Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Nov 28 20:25:17 2024
| Host         : lab39 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file NEXYS4_DDR_timing_summary_routed.rpt -pb NEXYS4_DDR_timing_summary_routed.pb -rpx NEXYS4_DDR_timing_summary_routed.rpx -warn_on_violation
| Design       : NEXYS4_DDR
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 18 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 441 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -35.653    -1126.746                     32                 1251        0.072        0.000                      0                 1251        3.000        0.000                       0                   447  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
CLK100MHZ             {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk    {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk    {0.000 5.000}      10.000          100.000         
sys_clk_pin           {0.000 5.000}      10.000          100.000         
  clk_out1_sys_clk_1  {0.000 5.000}      10.000          100.000         
  clkfbout_sys_clk_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_sys_clk        -35.653    -1126.746                     32                 1251        0.147        0.000                      0                 1251        4.500        0.000                       0                   443  
  clkfbout_sys_clk                                                                                                                                                      8.408        0.000                       0                     3  
sys_clk_pin                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_sys_clk_1      -35.652    -1126.719                     32                 1251        0.147        0.000                      0                 1251        4.500        0.000                       0                   443  
  clkfbout_sys_clk_1                                                                                                                                                    8.408        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_clk_1  clk_out1_sys_clk        -35.653    -1126.746                     32                 1251        0.072        0.000                      0                 1251  
clk_out1_sys_clk    clk_out1_sys_clk_1      -35.653    -1126.746                     32                 1251        0.072        0.000                      0                 1251  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk

Setup :           32  Failing Endpoints,  Worst Slack      -35.653ns,  Total Violation    -1126.746ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -35.653ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.566ns  (logic 19.326ns (42.413%)  route 26.240ns (57.587%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    44.582 r  udm_csr_rdata_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.464    45.046    udm/udm_controller/cosine[13]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.225    45.271 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    45.271    udm_n_51
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.032     9.618    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -45.271    
  -------------------------------------------------------------------
                         slack                                -35.653    

Slack (VIOLATED) :        -35.591ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.504ns  (logic 19.223ns (42.245%)  route 26.281ns (57.755%))
  Logic Levels:           115  (CARRY4=68 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    42.821 r  udm_csr_rdata_reg[15]_i_16/O[3]
                         net (fo=3, routed)           0.481    43.302    udm_csr_rdata_reg[15]_i_16_n_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.234    43.536 r  udm_csr_rdata[15]_i_10/O
                         net (fo=1, routed)           0.591    44.128    udm_csr_rdata[15]_i_10_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    44.539 r  udm_csr_rdata_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.441    44.980    udm/udm_controller/cosine[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.230    45.210 r  udm/udm_controller/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    45.210    udm_n_50
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.032     9.618    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -45.210    
  -------------------------------------------------------------------
                         slack                                -35.591    

Slack (VIOLATED) :        -35.574ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.511ns  (logic 19.724ns (43.339%)  route 25.787ns (56.661%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.216 r  udm_csr_rdata_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    45.216    cos[31]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.216    
  -------------------------------------------------------------------
                         slack                                -35.574    

Slack (VIOLATED) :        -35.570ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.507ns  (logic 19.720ns (43.334%)  route 25.787ns (56.666%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.212 r  udm_csr_rdata_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    45.212    cos[29]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.212    
  -------------------------------------------------------------------
                         slack                                -35.570    

Slack (VIOLATED) :        -35.538ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.492ns  (logic 19.339ns (42.511%)  route 26.153ns (57.489%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    44.586 r  udm_csr_rdata_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.377    44.963    udm/udm_controller/cosine[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.234    45.197 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    45.197    udm_n_49
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.070     9.659    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                         -45.197    
  -------------------------------------------------------------------
                         slack                                -35.538    

Slack (VIOLATED) :        -35.521ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.458ns  (logic 19.671ns (43.273%)  route 25.787ns (56.727%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    45.163 r  udm_csr_rdata_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    45.163    cos[30]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.163    
  -------------------------------------------------------------------
                         slack                                -35.521    

Slack (VIOLATED) :        -35.503ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.456ns  (logic 19.254ns (42.357%)  route 26.202ns (57.643%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    44.511 r  udm_csr_rdata_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.426    44.938    udm/udm_controller/cosine[12]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.224    45.162 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    45.162    udm_n_52
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.069     9.658    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -45.162    
  -------------------------------------------------------------------
                         slack                                -35.503    

Slack (VIOLATED) :        -35.499ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.436ns  (logic 19.649ns (43.245%)  route 25.787ns (56.754%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    45.141 r  udm_csr_rdata_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    45.141    cos[28]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.141    
  -------------------------------------------------------------------
                         slack                                -35.499    

Slack (VIOLATED) :        -35.485ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.422ns  (logic 19.635ns (43.228%)  route 25.787ns (56.772%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.127 r  udm_csr_rdata_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.127    cos[27]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.127    
  -------------------------------------------------------------------
                         slack                                -35.485    

Slack (VIOLATED) :        -35.481ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.418ns  (logic 19.631ns (43.223%)  route 25.787ns (56.777%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.123 r  udm_csr_rdata_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    45.123    cos[25]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.123    
  -------------------------------------------------------------------
                         slack                                -35.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.246ns (46.356%)  route 0.285ns (53.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X14Y100        FDRE                                         r  udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=3, routed)           0.285    -0.161    udm/uart_rx/rx_data[4]
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.098    -0.063 r  udm/uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    udm/udm_controller/D[4]
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.107    -0.210    udm/udm_controller/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/autoinc_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  udm/udm_controller/r_data_reg[1]/Q
                         net (fo=8, routed)           0.111    -0.337    udm/udm_controller/r_data_reg_n_0_[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  udm/udm_controller/autoinc_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/autoinc_ff_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.120    -0.455    udm/udm_controller/autoinc_ff_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.139%)  route 0.173ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[17]/Q
                         net (fo=3, routed)           0.173    -0.270    testmem/ram_reg_0[17]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.102    -0.435    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X0Y102         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.339    udm/uart_tx/in13[2]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm/uart_tx/databuf[2]
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.872    -0.801    udm/uart_tx/clk_out1
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092    -0.460    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.626%)  route 0.121ns (39.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    clk_gen
    SLICE_X5Y85          FDSE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.121    -0.303    udm/udm_controller/udm_csr_rdata_reg[15][11]
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  udm/udm_controller/udm_csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm_n_53
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.869    -0.804    clk_gen
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.121    -0.429    udm_csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.588%)  route 0.184ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[26]/Q
                         net (fo=3, routed)           0.184    -0.258    testmem/ram_reg_0[26]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.102    -0.435    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.185ns (32.583%)  route 0.383ns (67.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X3Y100         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.383    -0.041    udm/uart_tx/state__0[1]
    SLICE_X4Y99          LUT4 (Prop_lut4_I3_O)        0.044     0.003 r  udm/uart_tx/clk_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.003    udm/uart_tx/clk_counter[3]_i_1__0_n_0
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.875    -0.798    udm/uart_tx/clk_out1
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/C
                         clock pessimism              0.509    -0.289    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107    -0.182    udm/uart_tx/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X8Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.343    udm/udm_controller/in45[4]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092    -0.484    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.785%)  route 0.110ns (37.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X1Y97          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.308    udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.451    udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.801%)  route 0.141ns (43.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.141    -0.307    udm/udm_controller/in45[11]
    SLICE_X8Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.456    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y18     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y18     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y95      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y91      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y56      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      LED_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y91      LED_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      LED_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      LED_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y103     udm/uart_tx/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y103     udm/uart_tx/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y103     udm/uart_tx/bit_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      LED_reg[14]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57      LED_reg[15]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk
  To Clock:  clkfbout_sys_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk_1

Setup :           32  Failing Endpoints,  Worst Slack      -35.652ns,  Total Violation    -1126.719ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -35.652ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.566ns  (logic 19.326ns (42.413%)  route 26.240ns (57.587%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    44.582 r  udm_csr_rdata_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.464    45.046    udm/udm_controller/cosine[13]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.225    45.271 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    45.271    udm_n_51
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.032     9.619    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -45.271    
  -------------------------------------------------------------------
                         slack                                -35.652    

Slack (VIOLATED) :        -35.591ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.504ns  (logic 19.223ns (42.245%)  route 26.281ns (57.755%))
  Logic Levels:           115  (CARRY4=68 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    42.821 r  udm_csr_rdata_reg[15]_i_16/O[3]
                         net (fo=3, routed)           0.481    43.302    udm_csr_rdata_reg[15]_i_16_n_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.234    43.536 r  udm_csr_rdata[15]_i_10/O
                         net (fo=1, routed)           0.591    44.128    udm_csr_rdata[15]_i_10_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    44.539 r  udm_csr_rdata_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.441    44.980    udm/udm_controller/cosine[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.230    45.210 r  udm/udm_controller/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    45.210    udm_n_50
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.032     9.619    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.619    
                         arrival time                         -45.210    
  -------------------------------------------------------------------
                         slack                                -35.591    

Slack (VIOLATED) :        -35.573ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.511ns  (logic 19.724ns (43.339%)  route 25.787ns (56.661%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.216 r  udm_csr_rdata_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    45.216    cos[31]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.643    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -45.216    
  -------------------------------------------------------------------
                         slack                                -35.573    

Slack (VIOLATED) :        -35.569ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.507ns  (logic 19.720ns (43.334%)  route 25.787ns (56.666%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.212 r  udm_csr_rdata_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    45.212    cos[29]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.643    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -45.212    
  -------------------------------------------------------------------
                         slack                                -35.569    

Slack (VIOLATED) :        -35.537ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.492ns  (logic 19.339ns (42.511%)  route 26.153ns (57.489%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    44.586 r  udm_csr_rdata_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.377    44.963    udm/udm_controller/cosine[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.234    45.197 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    45.197    udm_n_49
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.070     9.660    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.660    
                         arrival time                         -45.197    
  -------------------------------------------------------------------
                         slack                                -35.537    

Slack (VIOLATED) :        -35.520ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.458ns  (logic 19.671ns (43.273%)  route 25.787ns (56.727%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    45.163 r  udm_csr_rdata_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    45.163    cos[30]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.643    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -45.163    
  -------------------------------------------------------------------
                         slack                                -35.520    

Slack (VIOLATED) :        -35.503ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.456ns  (logic 19.254ns (42.357%)  route 26.202ns (57.643%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    44.511 r  udm_csr_rdata_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.426    44.938    udm/udm_controller/cosine[12]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.224    45.162 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    45.162    udm_n_52
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.590    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.069     9.659    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                         -45.162    
  -------------------------------------------------------------------
                         slack                                -35.503    

Slack (VIOLATED) :        -35.498ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.436ns  (logic 19.649ns (43.245%)  route 25.787ns (56.754%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    45.141 r  udm_csr_rdata_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    45.141    cos[28]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.643    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -45.141    
  -------------------------------------------------------------------
                         slack                                -35.498    

Slack (VIOLATED) :        -35.484ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.422ns  (logic 19.635ns (43.228%)  route 25.787ns (56.772%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.127 r  udm_csr_rdata_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.127    cos[27]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.643    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -45.127    
  -------------------------------------------------------------------
                         slack                                -35.484    

Slack (VIOLATED) :        -35.480ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.418ns  (logic 19.631ns (43.223%)  route 25.787ns (56.777%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.123 r  udm_csr_rdata_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    45.123    cos[25]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.587    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.643    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          9.643    
                         arrival time                         -45.123    
  -------------------------------------------------------------------
                         slack                                -35.480    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.246ns (46.356%)  route 0.285ns (53.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X14Y100        FDRE                                         r  udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=3, routed)           0.285    -0.161    udm/uart_rx/rx_data[4]
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.098    -0.063 r  udm/uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    udm/udm_controller/D[4]
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/C
                         clock pessimism              0.509    -0.317    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.107    -0.210    udm/udm_controller/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/autoinc_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  udm/udm_controller/r_data_reg[1]/Q
                         net (fo=8, routed)           0.111    -0.337    udm/udm_controller/r_data_reg_n_0_[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  udm/udm_controller/autoinc_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/autoinc_ff_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/C
                         clock pessimism              0.251    -0.575    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.120    -0.455    udm/udm_controller/autoinc_ff_reg
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.139%)  route 0.173ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[17]/Q
                         net (fo=3, routed)           0.173    -0.270    testmem/ram_reg_0[17]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.102    -0.435    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X0Y102         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.339    udm/uart_tx/in13[2]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm/uart_tx/databuf[2]
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.872    -0.801    udm/uart_tx/clk_out1
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.249    -0.552    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092    -0.460    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.626%)  route 0.121ns (39.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    clk_gen
    SLICE_X5Y85          FDSE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.121    -0.303    udm/udm_controller/udm_csr_rdata_reg[15][11]
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  udm/udm_controller/udm_csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm_n_53
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.869    -0.804    clk_gen
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/C
                         clock pessimism              0.254    -0.550    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.121    -0.429    udm_csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.429    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.588%)  route 0.184ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[26]/Q
                         net (fo=3, routed)           0.184    -0.258    testmem/ram_reg_0[26]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.102    -0.435    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.435    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.185ns (32.583%)  route 0.383ns (67.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X3Y100         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.383    -0.041    udm/uart_tx/state__0[1]
    SLICE_X4Y99          LUT4 (Prop_lut4_I3_O)        0.044     0.003 r  udm/uart_tx/clk_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.003    udm/uart_tx/clk_counter[3]_i_1__0_n_0
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.875    -0.798    udm/uart_tx/clk_out1
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/C
                         clock pessimism              0.509    -0.289    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107    -0.182    udm/uart_tx/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.182    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X8Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.343    udm/udm_controller/in45[4]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092    -0.484    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.785%)  route 0.110ns (37.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X1Y97          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.308    udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.252    -0.543    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.451    udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.801%)  route 0.141ns (43.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.141    -0.307    udm/udm_controller/in45[11]
    SLICE_X8Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.251    -0.576    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.456    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.194    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y18     testmem/ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.234         10.000      7.766      RAMB36_X0Y18     testmem/ram_reg/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16   sys_clk/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X4Y87      LED_reg[0]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y95      LED_reg[0]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X6Y91      LED_reg[10]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X3Y56      LED_reg[10]_lopt_replica/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X5Y85      LED_reg[11]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y69      LED_reg[11]_lopt_replica/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      LED_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X4Y87      LED_reg[0]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X6Y91      LED_reg[10]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      LED_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X5Y85      LED_reg[11]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y67      LED_reg[12]_lopt_replica/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y92      LED_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X13Y102    udm/uart_rx/FSM_sequential_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y103     udm/uart_tx/bit_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y103     udm/uart_tx/bit_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y103     udm/uart_tx/bit_counter_reg[2]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y59      LED_reg[14]_lopt_replica/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X3Y57      LED_reg[15]_lopt_replica/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_clk_1
  To Clock:  clkfbout_sys_clk_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.408ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_clk_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clk/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         10.000      8.408      BUFGCTRL_X0Y17   sys_clk/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  sys_clk/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk_1
  To Clock:  clk_out1_sys_clk

Setup :           32  Failing Endpoints,  Worst Slack      -35.653ns,  Total Violation    -1126.746ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -35.653ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.566ns  (logic 19.326ns (42.413%)  route 26.240ns (57.587%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    44.582 r  udm_csr_rdata_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.464    45.046    udm/udm_controller/cosine[13]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.225    45.271 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    45.271    udm_n_51
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.032     9.618    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -45.271    
  -------------------------------------------------------------------
                         slack                                -35.653    

Slack (VIOLATED) :        -35.591ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.504ns  (logic 19.223ns (42.245%)  route 26.281ns (57.755%))
  Logic Levels:           115  (CARRY4=68 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    42.821 r  udm_csr_rdata_reg[15]_i_16/O[3]
                         net (fo=3, routed)           0.481    43.302    udm_csr_rdata_reg[15]_i_16_n_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.234    43.536 r  udm_csr_rdata[15]_i_10/O
                         net (fo=1, routed)           0.591    44.128    udm_csr_rdata[15]_i_10_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    44.539 r  udm_csr_rdata_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.441    44.980    udm/udm_controller/cosine[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.230    45.210 r  udm/udm_controller/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    45.210    udm_n_50
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.032     9.618    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -45.210    
  -------------------------------------------------------------------
                         slack                                -35.591    

Slack (VIOLATED) :        -35.574ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.511ns  (logic 19.724ns (43.339%)  route 25.787ns (56.661%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.216 r  udm_csr_rdata_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    45.216    cos[31]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.216    
  -------------------------------------------------------------------
                         slack                                -35.574    

Slack (VIOLATED) :        -35.570ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.507ns  (logic 19.720ns (43.334%)  route 25.787ns (56.666%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.212 r  udm_csr_rdata_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    45.212    cos[29]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.212    
  -------------------------------------------------------------------
                         slack                                -35.570    

Slack (VIOLATED) :        -35.538ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.492ns  (logic 19.339ns (42.511%)  route 26.153ns (57.489%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    44.586 r  udm_csr_rdata_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.377    44.963    udm/udm_controller/cosine[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.234    45.197 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    45.197    udm_n_49
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.070     9.659    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                         -45.197    
  -------------------------------------------------------------------
                         slack                                -35.538    

Slack (VIOLATED) :        -35.521ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.458ns  (logic 19.671ns (43.273%)  route 25.787ns (56.727%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    45.163 r  udm_csr_rdata_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    45.163    cos[30]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.163    
  -------------------------------------------------------------------
                         slack                                -35.521    

Slack (VIOLATED) :        -35.503ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.456ns  (logic 19.254ns (42.357%)  route 26.202ns (57.643%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    44.511 r  udm_csr_rdata_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.426    44.938    udm/udm_controller/cosine[12]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.224    45.162 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    45.162    udm_n_52
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.069     9.658    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -45.162    
  -------------------------------------------------------------------
                         slack                                -35.503    

Slack (VIOLATED) :        -35.499ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.436ns  (logic 19.649ns (43.245%)  route 25.787ns (56.754%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    45.141 r  udm_csr_rdata_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    45.141    cos[28]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.141    
  -------------------------------------------------------------------
                         slack                                -35.499    

Slack (VIOLATED) :        -35.485ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.422ns  (logic 19.635ns (43.228%)  route 25.787ns (56.772%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.127 r  udm_csr_rdata_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.127    cos[27]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.127    
  -------------------------------------------------------------------
                         slack                                -35.485    

Slack (VIOLATED) :        -35.481ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk rise@10.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        45.418ns  (logic 19.631ns (43.223%)  route 25.787ns (56.777%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.123 r  udm_csr_rdata_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    45.123    cos[25]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.123    
  -------------------------------------------------------------------
                         slack                                -35.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.246ns (46.356%)  route 0.285ns (53.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X14Y100        FDRE                                         r  udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=3, routed)           0.285    -0.161    udm/uart_rx/rx_data[4]
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.098    -0.063 r  udm/uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    udm/udm_controller/D[4]
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.107    -0.136    udm/udm_controller/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/autoinc_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  udm/udm_controller/r_data_reg[1]/Q
                         net (fo=8, routed)           0.111    -0.337    udm/udm_controller/r_data_reg_n_0_[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  udm/udm_controller/autoinc_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/autoinc_ff_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.120    -0.381    udm/udm_controller/autoinc_ff_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.139%)  route 0.173ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[17]/Q
                         net (fo=3, routed)           0.173    -0.270    testmem/ram_reg_0[17]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.074    -0.463    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.102    -0.361    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X0Y102         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.339    udm/uart_tx/in13[2]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm/uart_tx/databuf[2]
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.872    -0.801    udm/uart_tx/clk_out1
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092    -0.386    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.626%)  route 0.121ns (39.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    clk_gen
    SLICE_X5Y85          FDSE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.121    -0.303    udm/udm_controller/udm_csr_rdata_reg[15][11]
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  udm/udm_controller/udm_csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm_n_53
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.869    -0.804    clk_gen
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.121    -0.355    udm_csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.588%)  route 0.184ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[26]/Q
                         net (fo=3, routed)           0.184    -0.258    testmem/ram_reg_0[26]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.074    -0.463    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.102    -0.361    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.185ns (32.583%)  route 0.383ns (67.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X3Y100         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.383    -0.041    udm/uart_tx/state__0[1]
    SLICE_X4Y99          LUT4 (Prop_lut4_I3_O)        0.044     0.003 r  udm/uart_tx/clk_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.003    udm/uart_tx/clk_counter[3]_i_1__0_n_0
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.875    -0.798    udm/uart_tx/clk_out1
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.215    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107    -0.108    udm/uart_tx/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X8Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.343    udm/udm_controller/in45[4]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092    -0.410    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.785%)  route 0.110ns (37.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X1Y97          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.308    udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.074    -0.469    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.377    udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk rise@0.000ns - clk_out1_sys_clk_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.801%)  route 0.141ns (43.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.141    -0.307    udm/udm_controller/in45[11]
    SLICE_X8Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.382    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.120    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_clk
  To Clock:  clk_out1_sys_clk_1

Setup :           32  Failing Endpoints,  Worst Slack      -35.653ns,  Total Violation    -1126.746ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.072ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -35.653ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.566ns  (logic 19.326ns (42.413%)  route 26.240ns (57.587%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    44.582 r  udm_csr_rdata_reg[15]_i_5/O[1]
                         net (fo=1, routed)           0.464    45.046    udm/udm_controller/cosine[13]
    SLICE_X4Y98          LUT6 (Prop_lut6_I3_O)        0.225    45.271 r  udm/udm_controller/udm_csr_rdata[13]_i_1/O
                         net (fo=1, routed)           0.000    45.271    udm_n_51
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X4Y98          FDRE                                         r  udm_csr_rdata_reg[13]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X4Y98          FDRE (Setup_fdre_C_D)        0.032     9.618    udm_csr_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -45.271    
  -------------------------------------------------------------------
                         slack                                -35.653    

Slack (VIOLATED) :        -35.591ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.504ns  (logic 19.223ns (42.245%)  route 26.281ns (57.755%))
  Logic Levels:           115  (CARRY4=68 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    42.821 r  udm_csr_rdata_reg[15]_i_16/O[3]
                         net (fo=3, routed)           0.481    43.302    udm_csr_rdata_reg[15]_i_16_n_4
    SLICE_X4Y99          LUT4 (Prop_lut4_I2_O)        0.234    43.536 r  udm_csr_rdata[15]_i_10/O
                         net (fo=1, routed)           0.591    44.128    udm_csr_rdata[15]_i_10_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.411    44.539 r  udm_csr_rdata_reg[15]_i_5/O[2]
                         net (fo=1, routed)           0.441    44.980    udm/udm_controller/cosine[14]
    SLICE_X7Y99          LUT6 (Prop_lut6_I3_O)        0.230    45.210 r  udm/udm_controller/udm_csr_rdata[14]_i_1/O
                         net (fo=1, routed)           0.000    45.210    udm_n_50
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X7Y99          FDRE                                         r  udm_csr_rdata_reg[14]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X7Y99          FDRE (Setup_fdre_C_D)        0.032     9.618    udm_csr_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                          9.618    
                         arrival time                         -45.210    
  -------------------------------------------------------------------
                         slack                                -35.591    

Slack (VIOLATED) :        -35.574ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.511ns  (logic 19.724ns (43.339%)  route 25.787ns (56.661%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.216 r  udm_csr_rdata_reg[31]_i_2/O[3]
                         net (fo=1, routed)           0.000    45.216    cos[31]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[31]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.216    
  -------------------------------------------------------------------
                         slack                                -35.574    

Slack (VIOLATED) :        -35.570ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.507ns  (logic 19.720ns (43.334%)  route 25.787ns (56.666%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.212 r  udm_csr_rdata_reg[31]_i_2/O[1]
                         net (fo=1, routed)           0.000    45.212    cos[29]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[29]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[29]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.212    
  -------------------------------------------------------------------
                         slack                                -35.570    

Slack (VIOLATED) :        -35.538ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.492ns  (logic 19.339ns (42.511%)  route 26.153ns (57.489%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    44.586 r  udm_csr_rdata_reg[15]_i_5/O[3]
                         net (fo=1, routed)           0.377    44.963    udm/udm_controller/cosine[15]
    SLICE_X2Y99          LUT6 (Prop_lut6_I3_O)        0.234    45.197 r  udm/udm_controller/udm_csr_rdata[15]_i_2/O
                         net (fo=1, routed)           0.000    45.197    udm_n_49
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y99          FDRE                                         r  udm_csr_rdata_reg[15]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y99          FDRE (Setup_fdre_C_D)        0.070     9.659    udm_csr_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                          9.659    
                         arrival time                         -45.197    
  -------------------------------------------------------------------
                         slack                                -35.538    

Slack (VIOLATED) :        -35.521ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.458ns  (logic 19.671ns (43.273%)  route 25.787ns (56.727%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    45.163 r  udm_csr_rdata_reg[31]_i_2/O[2]
                         net (fo=1, routed)           0.000    45.163    cos[30]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[30]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[30]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.163    
  -------------------------------------------------------------------
                         slack                                -35.521    

Slack (VIOLATED) :        -35.503ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.456ns  (logic 19.254ns (42.357%)  route 26.202ns (57.643%))
  Logic Levels:           116  (CARRY4=69 LUT3=1 LUT4=15 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.684ns = ( 9.316 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.746 r  udm_csr_rdata_reg[15]_i_16/O[0]
                         net (fo=3, routed)           0.471    43.218    udm_csr_rdata_reg[15]_i_16_n_7
    SLICE_X4Y97          LUT4 (Prop_lut4_I2_O)        0.224    43.442 r  udm_csr_rdata[11]_i_5/O
                         net (fo=1, routed)           0.536    43.978    udm_csr_rdata[11]_i_5_n_0
    SLICE_X5Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    44.352 r  udm_csr_rdata_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000    44.352    udm_csr_rdata_reg[11]_i_2_n_0
    SLICE_X5Y93          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    44.511 r  udm_csr_rdata_reg[15]_i_5/O[0]
                         net (fo=1, routed)           0.426    44.938    udm/udm_controller/cosine[12]
    SLICE_X2Y96          LUT6 (Prop_lut6_I3_O)        0.224    45.162 r  udm/udm_controller/udm_csr_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000    45.162    udm_n_52
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.220     9.316    clk_gen
    SLICE_X2Y96          FDRE                                         r  udm_csr_rdata_reg[12]/C
                         clock pessimism              0.348     9.664    
                         clock uncertainty           -0.074     9.589    
    SLICE_X2Y96          FDRE (Setup_fdre_C_D)        0.069     9.658    udm_csr_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                          9.658    
                         arrival time                         -45.162    
  -------------------------------------------------------------------
                         slack                                -35.503    

Slack (VIOLATED) :        -35.499ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.436ns  (logic 19.649ns (43.245%)  route 25.787ns (56.754%))
  Logic Levels:           120  (CARRY4=73 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.982 r  udm_csr_rdata_reg[27]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.982    udm_csr_rdata_reg[27]_i_1_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    45.141 r  udm_csr_rdata_reg[31]_i_2/O[0]
                         net (fo=1, routed)           0.000    45.141    cos[28]
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y97          FDRE                                         r  udm_csr_rdata_reg[28]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y97          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[28]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.141    
  -------------------------------------------------------------------
                         slack                                -35.499    

Slack (VIOLATED) :        -35.485ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.422ns  (logic 19.635ns (43.228%)  route 25.787ns (56.772%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    45.127 r  udm_csr_rdata_reg[27]_i_1/O[3]
                         net (fo=1, routed)           0.000    45.127    cos[27]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[27]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.127    
  -------------------------------------------------------------------
                         slack                                -35.485    

Slack (VIOLATED) :        -35.481ns  (required time - arrival time)
  Source:                 ang_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_clk_1 rise@10.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        45.418ns  (logic 19.631ns (43.223%)  route 25.787ns (56.777%))
  Logic Levels:           119  (CARRY4=72 LUT2=1 LUT3=1 LUT4=14 LUT5=22 LUT6=9)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.687ns = ( 9.313 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.294ns
    Clock Pessimism Removal (CPR):    0.348ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.974     2.304    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.294    -2.990 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.297    -1.693    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076    -1.617 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.322    -0.294    clk_gen
    SLICE_X1Y53          FDRE                                         r  ang_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y53          FDRE (Prop_fdre_C_Q)         0.341     0.047 f  ang_reg[16]/Q
                         net (fo=3, routed)           0.360     0.407    ang_reg_n_0_[16]
    SLICE_X1Y53          LUT4 (Prop_lut4_I0_O)        0.097     0.504 r  udm_csr_rdata[23]_i_368/O
                         net (fo=1, routed)           0.403     0.907    udm_csr_rdata[23]_i_368_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I4_O)        0.097     1.004 r  udm_csr_rdata[23]_i_355/O
                         net (fo=11, routed)          0.767     1.771    udm_csr_rdata[23]_i_355_n_0
    SLICE_X0Y54          LUT5 (Prop_lut5_I1_O)        0.097     1.868 r  udm_csr_rdata[23]_i_337/O
                         net (fo=1, routed)           0.373     2.241    udm_csr_rdata[23]_i_337_n_0
    SLICE_X3Y54          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295     2.536 r  udm_csr_rdata_reg[23]_i_265/CO[3]
                         net (fo=1, routed)           0.000     2.536    udm_csr_rdata_reg[23]_i_265_n_0
    SLICE_X3Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.625 r  udm_csr_rdata_reg[23]_i_291/CO[3]
                         net (fo=1, routed)           0.000     2.625    udm_csr_rdata_reg[23]_i_291_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     2.714 r  udm_csr_rdata_reg[23]_i_266/CO[3]
                         net (fo=1, routed)           0.000     2.714    udm_csr_rdata_reg[23]_i_266_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     2.944 f  udm_csr_rdata_reg[23]_i_268/O[1]
                         net (fo=4, routed)           0.310     3.254    udm_csr_rdata_reg[23]_i_268_n_6
    SLICE_X2Y55          LUT4 (Prop_lut4_I0_O)        0.225     3.479 r  udm_csr_rdata[23]_i_270/O
                         net (fo=1, routed)           0.551     4.030    udm_csr_rdata[23]_i_270_n_0
    SLICE_X4Y55          LUT5 (Prop_lut5_I4_O)        0.097     4.127 r  udm_csr_rdata[23]_i_176/O
                         net (fo=11, routed)          0.491     4.619    udm_csr_rdata[23]_i_176_n_0
    SLICE_X4Y56          LUT5 (Prop_lut5_I2_O)        0.097     4.716 r  udm_csr_rdata[23]_i_128/O
                         net (fo=1, routed)           0.426     5.142    udm_csr_rdata[23]_i_128_n_0
    SLICE_X7Y52          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285     5.427 r  udm_csr_rdata_reg[23]_i_102/CO[3]
                         net (fo=1, routed)           0.000     5.427    udm_csr_rdata_reg[23]_i_102_n_0
    SLICE_X7Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.608 f  udm_csr_rdata_reg[23]_i_137/O[2]
                         net (fo=3, routed)           0.650     6.258    udm_csr_rdata_reg[23]_i_137_n_5
    SLICE_X7Y61          LUT4 (Prop_lut4_I1_O)        0.230     6.488 r  udm_csr_rdata[23]_i_190/O
                         net (fo=1, routed)           0.393     6.881    udm_csr_rdata[23]_i_190_n_0
    SLICE_X5Y61          LUT5 (Prop_lut5_I4_O)        0.097     6.978 r  udm_csr_rdata[23]_i_134/O
                         net (fo=12, routed)          0.655     7.633    udm_csr_rdata[23]_i_134_n_0
    SLICE_X7Y60          LUT5 (Prop_lut5_I2_O)        0.097     7.730 r  udm_csr_rdata[23]_i_104/O
                         net (fo=1, routed)           0.410     8.139    udm_csr_rdata[23]_i_104_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471     8.610 r  udm_csr_rdata_reg[23]_i_72/CO[3]
                         net (fo=1, routed)           0.000     8.610    udm_csr_rdata_reg[23]_i_72_n_0
    SLICE_X4Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.699 r  udm_csr_rdata_reg[23]_i_202/CO[3]
                         net (fo=1, routed)           0.000     8.699    udm_csr_rdata_reg[23]_i_202_n_0
    SLICE_X4Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.788 r  udm_csr_rdata_reg[23]_i_140/CO[3]
                         net (fo=1, routed)           0.000     8.788    udm_csr_rdata_reg[23]_i_140_n_0
    SLICE_X4Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.877 r  udm_csr_rdata_reg[23]_i_145/CO[3]
                         net (fo=1, routed)           0.000     8.877    udm_csr_rdata_reg[23]_i_145_n_0
    SLICE_X4Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     8.966 r  udm_csr_rdata_reg[23]_i_138/CO[3]
                         net (fo=1, routed)           0.000     8.966    udm_csr_rdata_reg[23]_i_138_n_0
    SLICE_X4Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     9.055 r  udm_csr_rdata_reg[23]_i_143/CO[3]
                         net (fo=1, routed)           0.000     9.055    udm_csr_rdata_reg[23]_i_143_n_0
    SLICE_X4Y65          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     9.289 f  udm_csr_rdata_reg[23]_i_144/O[3]
                         net (fo=4, routed)           0.521     9.810    udm_csr_rdata_reg[23]_i_144_n_4
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.234    10.044 r  udm_csr_rdata[23]_i_141/O
                         net (fo=1, routed)           0.097    10.141    udm_csr_rdata[23]_i_141_n_0
    SLICE_X5Y62          LUT5 (Prop_lut5_I4_O)        0.097    10.238 r  udm_csr_rdata[23]_i_110/O
                         net (fo=11, routed)          0.664    10.902    udm_csr_rdata[23]_i_110_n_0
    SLICE_X3Y63          LUT5 (Prop_lut5_I1_O)        0.097    10.999 r  udm_csr_rdata[23]_i_237/O
                         net (fo=1, routed)           0.000    10.999    udm_csr_rdata[23]_i_237_n_0
    SLICE_X3Y63          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    11.411 r  udm_csr_rdata_reg[23]_i_156/CO[3]
                         net (fo=1, routed)           0.000    11.411    udm_csr_rdata_reg[23]_i_156_n_0
    SLICE_X3Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.500 r  udm_csr_rdata_reg[23]_i_243/CO[3]
                         net (fo=1, routed)           0.000    11.500    udm_csr_rdata_reg[23]_i_243_n_0
    SLICE_X3Y65          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.589 r  udm_csr_rdata_reg[23]_i_228/CO[3]
                         net (fo=1, routed)           0.000    11.589    udm_csr_rdata_reg[23]_i_228_n_0
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.678 r  udm_csr_rdata_reg[23]_i_229/CO[3]
                         net (fo=1, routed)           0.000    11.678    udm_csr_rdata_reg[23]_i_229_n_0
    SLICE_X3Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    11.767 r  udm_csr_rdata_reg[23]_i_226/CO[3]
                         net (fo=1, routed)           0.000    11.767    udm_csr_rdata_reg[23]_i_226_n_0
    SLICE_X3Y68          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    12.001 f  udm_csr_rdata_reg[23]_i_221/O[3]
                         net (fo=4, routed)           0.697    12.698    udm_csr_rdata_reg[23]_i_221_n_4
    SLICE_X7Y66          LUT4 (Prop_lut4_I0_O)        0.234    12.932 r  udm_csr_rdata[23]_i_232/O
                         net (fo=1, routed)           0.096    13.028    udm_csr_rdata[23]_i_232_n_0
    SLICE_X7Y66          LUT5 (Prop_lut5_I4_O)        0.097    13.125 r  udm_csr_rdata[23]_i_155/O
                         net (fo=7, routed)           0.313    13.438    udm_csr_rdata[23]_i_155_n_0
    SLICE_X6Y65          LUT6 (Prop_lut6_I4_O)        0.097    13.535 r  udm_csr_rdata[23]_i_117/O
                         net (fo=1, routed)           0.267    13.802    udm_csr_rdata[23]_i_117_n_0
    SLICE_X5Y65          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.492    14.294 r  udm_csr_rdata_reg[23]_i_78/CO[3]
                         net (fo=1, routed)           0.000    14.294    udm_csr_rdata_reg[23]_i_78_n_0
    SLICE_X5Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.383 r  udm_csr_rdata_reg[31]_i_279/CO[3]
                         net (fo=1, routed)           0.000    14.383    udm_csr_rdata_reg[31]_i_279_n_0
    SLICE_X5Y67          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.472 r  udm_csr_rdata_reg[23]_i_161/CO[3]
                         net (fo=1, routed)           0.000    14.472    udm_csr_rdata_reg[23]_i_161_n_0
    SLICE_X5Y68          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.561 r  udm_csr_rdata_reg[23]_i_163/CO[3]
                         net (fo=1, routed)           0.000    14.561    udm_csr_rdata_reg[23]_i_163_n_0
    SLICE_X5Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    14.650 r  udm_csr_rdata_reg[23]_i_253/CO[3]
                         net (fo=1, routed)           0.000    14.650    udm_csr_rdata_reg[23]_i_253_n_0
    SLICE_X5Y70          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    14.831 f  udm_csr_rdata_reg[23]_i_165/O[2]
                         net (fo=4, routed)           0.489    15.321    udm_csr_rdata_reg[23]_i_165_n_5
    SLICE_X7Y69          LUT4 (Prop_lut4_I2_O)        0.230    15.551 r  udm_csr_rdata[23]_i_162/O
                         net (fo=1, routed)           0.393    15.944    udm_csr_rdata[23]_i_162_n_0
    SLICE_X7Y69          LUT5 (Prop_lut5_I4_O)        0.097    16.041 r  udm_csr_rdata[23]_i_119/O
                         net (fo=7, routed)           0.496    16.537    udm_csr_rdata[23]_i_119_n_0
    SLICE_X7Y67          LUT5 (Prop_lut5_I1_O)        0.097    16.634 r  udm_csr_rdata[23]_i_80/O
                         net (fo=1, routed)           0.413    17.046    udm_csr_rdata[23]_i_80_n_0
    SLICE_X4Y68          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.471    17.517 r  udm_csr_rdata_reg[23]_i_37/CO[3]
                         net (fo=1, routed)           0.000    17.517    udm_csr_rdata_reg[23]_i_37_n_0
    SLICE_X4Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.606 r  udm_csr_rdata_reg[31]_i_220/CO[3]
                         net (fo=1, routed)           0.000    17.606    udm_csr_rdata_reg[31]_i_220_n_0
    SLICE_X4Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.695 r  udm_csr_rdata_reg[27]_i_70/CO[3]
                         net (fo=1, routed)           0.000    17.695    udm_csr_rdata_reg[27]_i_70_n_0
    SLICE_X4Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.784 r  udm_csr_rdata_reg[31]_i_386/CO[3]
                         net (fo=1, routed)           0.000    17.784    udm_csr_rdata_reg[31]_i_386_n_0
    SLICE_X4Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.873 r  udm_csr_rdata_reg[31]_i_381/CO[3]
                         net (fo=1, routed)           0.000    17.873    udm_csr_rdata_reg[31]_i_381_n_0
    SLICE_X4Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    17.962 r  udm_csr_rdata_reg[31]_i_367/CO[3]
                         net (fo=1, routed)           0.000    17.962    udm_csr_rdata_reg[31]_i_367_n_0
    SLICE_X4Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    18.051 r  udm_csr_rdata_reg[31]_i_359/CO[3]
                         net (fo=1, routed)           0.007    18.059    udm_csr_rdata_reg[31]_i_359_n_0
    SLICE_X4Y75          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    18.240 f  udm_csr_rdata_reg[31]_i_358/O[2]
                         net (fo=7, routed)           0.570    18.809    udm_csr_rdata_reg[31]_i_358_n_5
    SLICE_X2Y74          LUT4 (Prop_lut4_I2_O)        0.230    19.039 r  udm_csr_rdata[19]_i_195/O
                         net (fo=1, routed)           0.306    19.345    udm_csr_rdata[19]_i_195_n_0
    SLICE_X2Y71          LUT5 (Prop_lut5_I4_O)        0.097    19.442 r  udm_csr_rdata[19]_i_171/O
                         net (fo=5, routed)           0.495    19.937    udm_csr_rdata[19]_i_171_n_0
    SLICE_X2Y70          LUT5 (Prop_lut5_I3_O)        0.097    20.034 r  udm_csr_rdata[31]_i_405/O
                         net (fo=1, routed)           0.425    20.459    udm_csr_rdata[31]_i_405_n_0
    SLICE_X3Y70          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    20.744 r  udm_csr_rdata_reg[31]_i_355/CO[3]
                         net (fo=1, routed)           0.000    20.744    udm_csr_rdata_reg[31]_i_355_n_0
    SLICE_X3Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    20.833 r  udm_csr_rdata_reg[27]_i_65/CO[3]
                         net (fo=1, routed)           0.000    20.833    udm_csr_rdata_reg[27]_i_65_n_0
    SLICE_X3Y72          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    21.067 f  udm_csr_rdata_reg[31]_i_333/O[3]
                         net (fo=4, routed)           0.769    21.836    udm_csr_rdata_reg[31]_i_333_n_4
    SLICE_X2Y73          LUT4 (Prop_lut4_I1_O)        0.234    22.070 r  udm_csr_rdata[31]_i_357/O
                         net (fo=2, routed)           0.595    22.665    udm_csr_rdata[31]_i_357_n_0
    SLICE_X2Y73          LUT6 (Prop_lut6_I0_O)        0.097    22.762 r  udm_csr_rdata[31]_i_296/O
                         net (fo=48, routed)          0.528    23.290    udm_csr_rdata[31]_i_296_n_0
    SLICE_X1Y74          LUT6 (Prop_lut6_I4_O)        0.097    23.387 r  udm_csr_rdata[31]_i_231/O
                         net (fo=3, routed)           0.238    23.625    udm_csr_rdata[31]_i_231_n_0
    SLICE_X0Y73          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    23.910 r  udm_csr_rdata_reg[31]_i_300/CO[3]
                         net (fo=1, routed)           0.000    23.910    udm_csr_rdata_reg[31]_i_300_n_0
    SLICE_X0Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    23.999 r  udm_csr_rdata_reg[31]_i_319/CO[3]
                         net (fo=1, routed)           0.007    24.007    udm_csr_rdata_reg[31]_i_319_n_0
    SLICE_X0Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    24.096 r  udm_csr_rdata_reg[27]_i_60/CO[3]
                         net (fo=1, routed)           0.000    24.096    udm_csr_rdata_reg[27]_i_60_n_0
    SLICE_X0Y76          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    24.330 r  udm_csr_rdata_reg[31]_i_270/O[3]
                         net (fo=4, routed)           0.582    24.911    udm_csr_rdata_reg[31]_i_270_n_4
    SLICE_X3Y76          LUT4 (Prop_lut4_I0_O)        0.234    25.145 f  udm_csr_rdata[31]_i_366/O
                         net (fo=1, routed)           0.482    25.628    udm_csr_rdata[31]_i_366_n_0
    SLICE_X2Y76          LUT5 (Prop_lut5_I4_O)        0.097    25.725 f  udm_csr_rdata[31]_i_303/O
                         net (fo=5, routed)           0.124    25.848    udm_csr_rdata[31]_i_303_n_0
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.097    25.945 f  udm_csr_rdata[31]_i_237/O
                         net (fo=46, routed)          0.255    26.200    udm_csr_rdata[31]_i_237_n_0
    SLICE_X2Y75          LUT6 (Prop_lut6_I1_O)        0.097    26.297 r  udm_csr_rdata[19]_i_100/O
                         net (fo=3, routed)           0.228    26.525    udm_csr_rdata[19]_i_100_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    26.820 r  udm_csr_rdata_reg[31]_i_247/CO[3]
                         net (fo=1, routed)           0.000    26.820    udm_csr_rdata_reg[31]_i_247_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    27.001 r  udm_csr_rdata_reg[31]_i_265/O[2]
                         net (fo=4, routed)           0.720    27.722    udm_csr_rdata_reg[31]_i_265_n_5
    SLICE_X2Y78          LUT6 (Prop_lut6_I2_O)        0.230    27.952 f  udm_csr_rdata[31]_i_248/O
                         net (fo=1, routed)           0.104    28.056    udm_csr_rdata[31]_i_248_n_0
    SLICE_X2Y78          LUT6 (Prop_lut6_I4_O)        0.097    28.153 f  udm_csr_rdata[31]_i_173/O
                         net (fo=53, routed)          0.585    28.738    udm_csr_rdata[31]_i_173_n_0
    SLICE_X3Y79          LUT4 (Prop_lut4_I1_O)        0.097    28.835 r  udm_csr_rdata[19]_i_84/O
                         net (fo=2, routed)           0.223    29.058    udm_csr_rdata[19]_i_84_n_0
    SLICE_X0Y79          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    29.353 r  udm_csr_rdata_reg[31]_i_179/CO[3]
                         net (fo=1, routed)           0.000    29.353    udm_csr_rdata_reg[31]_i_179_n_0
    SLICE_X0Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.442 r  udm_csr_rdata_reg[31]_i_203/CO[3]
                         net (fo=1, routed)           0.000    29.442    udm_csr_rdata_reg[31]_i_203_n_0
    SLICE_X0Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.531 r  udm_csr_rdata_reg[31]_i_183/CO[3]
                         net (fo=1, routed)           0.000    29.531    udm_csr_rdata_reg[31]_i_183_n_0
    SLICE_X0Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    29.620 r  udm_csr_rdata_reg[31]_i_182/CO[3]
                         net (fo=1, routed)           0.000    29.620    udm_csr_rdata_reg[31]_i_182_n_0
    SLICE_X0Y83          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    29.854 f  udm_csr_rdata_reg[27]_i_38/O[3]
                         net (fo=4, routed)           0.462    30.316    udm_csr_rdata_reg[27]_i_38_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.234    30.550 r  udm_csr_rdata[31]_i_185/O
                         net (fo=1, routed)           0.097    30.647    udm_csr_rdata[31]_i_185_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    30.744 r  udm_csr_rdata[31]_i_119/O
                         net (fo=51, routed)          0.766    31.510    udm_csr_rdata[31]_i_119_n_0
    SLICE_X2Y81          LUT5 (Prop_lut5_I3_O)        0.097    31.607 r  udm_csr_rdata[31]_i_217/O
                         net (fo=1, routed)           0.000    31.607    udm_csr_rdata[31]_i_217_n_0
    SLICE_X2Y81          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.284    31.891 r  udm_csr_rdata_reg[31]_i_151/CO[3]
                         net (fo=1, routed)           0.000    31.891    udm_csr_rdata_reg[31]_i_151_n_0
    SLICE_X2Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    31.983 r  udm_csr_rdata_reg[31]_i_149/CO[3]
                         net (fo=1, routed)           0.000    31.983    udm_csr_rdata_reg[31]_i_149_n_0
    SLICE_X2Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.075 r  udm_csr_rdata_reg[31]_i_148/CO[3]
                         net (fo=1, routed)           0.000    32.075    udm_csr_rdata_reg[31]_i_148_n_0
    SLICE_X2Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    32.167 r  udm_csr_rdata_reg[31]_i_153/CO[3]
                         net (fo=1, routed)           0.000    32.167    udm_csr_rdata_reg[31]_i_153_n_0
    SLICE_X2Y85          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237    32.404 r  udm_csr_rdata_reg[31]_i_150/O[3]
                         net (fo=4, routed)           0.579    32.983    udm_csr_rdata_reg[31]_i_150_n_4
    SLICE_X3Y83          LUT4 (Prop_lut4_I0_O)        0.222    33.205 f  udm_csr_rdata[31]_i_155/O
                         net (fo=1, routed)           0.096    33.300    udm_csr_rdata[31]_i_155_n_0
    SLICE_X3Y83          LUT5 (Prop_lut5_I4_O)        0.097    33.397 f  udm_csr_rdata[31]_i_99/O
                         net (fo=6, routed)           0.494    33.892    udm_csr_rdata[31]_i_99_n_0
    SLICE_X3Y82          LUT5 (Prop_lut5_I4_O)        0.097    33.989 r  udm_csr_rdata[15]_i_36/O
                         net (fo=45, routed)          0.270    34.259    udm_csr_rdata[15]_i_36_n_0
    SLICE_X1Y82          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.295    34.554 r  udm_csr_rdata_reg[23]_i_46/CO[3]
                         net (fo=1, routed)           0.000    34.554    udm_csr_rdata_reg[23]_i_46_n_0
    SLICE_X1Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.643 r  udm_csr_rdata_reg[27]_i_29/CO[3]
                         net (fo=1, routed)           0.000    34.643    udm_csr_rdata_reg[27]_i_29_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.732 r  udm_csr_rdata_reg[27]_i_28/CO[3]
                         net (fo=1, routed)           0.000    34.732    udm_csr_rdata_reg[27]_i_28_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    34.821 r  udm_csr_rdata_reg[27]_i_30/CO[3]
                         net (fo=1, routed)           0.000    34.821    udm_csr_rdata_reg[27]_i_30_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    35.055 f  udm_csr_rdata_reg[23]_i_63/O[3]
                         net (fo=4, routed)           0.298    35.353    udm_csr_rdata_reg[23]_i_63_n_4
    SLICE_X0Y86          LUT4 (Prop_lut4_I1_O)        0.234    35.587 r  udm_csr_rdata[27]_i_31/O
                         net (fo=1, routed)           0.200    35.787    udm_csr_rdata[27]_i_31_n_0
    SLICE_X3Y87          LUT5 (Prop_lut5_I4_O)        0.097    35.884 r  udm_csr_rdata[27]_i_18/O
                         net (fo=6, routed)           0.733    36.617    udm_csr_rdata[27]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I2_O)        0.097    36.714 r  udm_csr_rdata[23]_i_45/O
                         net (fo=1, routed)           0.228    36.942    udm_csr_rdata[23]_i_45_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.285    37.227 r  udm_csr_rdata_reg[23]_i_27/CO[3]
                         net (fo=1, routed)           0.000    37.227    udm_csr_rdata_reg[23]_i_27_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.316 r  udm_csr_rdata_reg[23]_i_30/CO[3]
                         net (fo=1, routed)           0.000    37.316    udm_csr_rdata_reg[23]_i_30_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    37.405 r  udm_csr_rdata_reg[23]_i_31/CO[3]
                         net (fo=1, routed)           0.000    37.405    udm_csr_rdata_reg[23]_i_31_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234    37.639 r  udm_csr_rdata_reg[23]_i_62/O[3]
                         net (fo=4, routed)           0.691    38.330    udm_csr_rdata_reg[23]_i_62_n_4
    SLICE_X7Y95          LUT4 (Prop_lut4_I1_O)        0.234    38.564 f  udm_csr_rdata[23]_i_32/O
                         net (fo=1, routed)           0.302    38.866    udm_csr_rdata[23]_i_32_n_0
    SLICE_X6Y95          LUT5 (Prop_lut5_I4_O)        0.097    38.963 f  udm_csr_rdata[23]_i_18/O
                         net (fo=4, routed)           0.723    39.686    udm_csr_rdata[23]_i_18_n_0
    SLICE_X1Y89          LUT5 (Prop_lut5_I1_O)        0.097    39.783 r  udm_csr_rdata[23]_i_11/O
                         net (fo=78, routed)          0.611    40.394    udm_csr_rdata[23]_i_11_n_0
    SLICE_X3Y90          LUT3 (Prop_lut3_I1_O)        0.097    40.491 r  udm_csr_rdata[7]_i_92/O
                         net (fo=1, routed)           0.000    40.491    udm_csr_rdata[7]_i_92_n_0
    SLICE_X3Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    40.886 r  udm_csr_rdata_reg[7]_i_66/CO[3]
                         net (fo=1, routed)           0.000    40.886    udm_csr_rdata_reg[7]_i_66_n_0
    SLICE_X3Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    40.975 r  udm_csr_rdata_reg[7]_i_49/CO[3]
                         net (fo=1, routed)           0.000    40.975    udm_csr_rdata_reg[7]_i_49_n_0
    SLICE_X3Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181    41.156 r  udm_csr_rdata_reg[7]_i_38/O[2]
                         net (fo=3, routed)           0.421    41.577    cos_cor/y[14][14]
    SLICE_X7Y93          LUT6 (Prop_lut6_I0_O)        0.230    41.807 r  udm_csr_rdata[7]_i_23/O
                         net (fo=1, routed)           0.317    42.124    udm_csr_rdata[7]_i_23_n_0
    SLICE_X4Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    42.498 r  udm_csr_rdata_reg[7]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.498    udm_csr_rdata_reg[7]_i_12_n_0
    SLICE_X4Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.587 r  udm_csr_rdata_reg[11]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.587    udm_csr_rdata_reg[11]_i_12_n_0
    SLICE_X4Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.676 r  udm_csr_rdata_reg[15]_i_16/CO[3]
                         net (fo=1, routed)           0.000    42.676    udm_csr_rdata_reg[15]_i_16_n_0
    SLICE_X4Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    42.765 r  udm_csr_rdata_reg[19]_i_12/CO[3]
                         net (fo=1, routed)           0.000    42.765    udm_csr_rdata_reg[19]_i_12_n_0
    SLICE_X4Y96          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159    42.924 r  udm_csr_rdata_reg[31]_i_11/O[0]
                         net (fo=3, routed)           0.618    43.542    udm_csr_rdata_reg[31]_i_11_n_7
    SLICE_X6Y95          LUT2 (Prop_lut2_I1_O)        0.227    43.769 r  udm_csr_rdata[19]_i_15/O
                         net (fo=1, routed)           0.401    44.170    udm_csr_rdata[19]_i_15_n_0
    SLICE_X5Y94          LUT6 (Prop_lut6_I5_O)        0.239    44.409 r  udm_csr_rdata[19]_i_9/O
                         net (fo=1, routed)           0.000    44.409    udm_csr_rdata[19]_i_9_n_0
    SLICE_X5Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    44.804 r  udm_csr_rdata_reg[19]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.804    udm_csr_rdata_reg[19]_i_1_n_0
    SLICE_X5Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    44.893 r  udm_csr_rdata_reg[23]_i_1/CO[3]
                         net (fo=1, routed)           0.000    44.893    udm_csr_rdata_reg[23]_i_1_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230    45.123 r  udm_csr_rdata_reg[27]_i_1/O[1]
                         net (fo=1, routed)           0.000    45.123    cos[25]
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.916    12.179    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -5.390     6.790 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.234     8.024    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     8.096 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         1.217     9.313    clk_gen
    SLICE_X5Y96          FDRE                                         r  udm_csr_rdata_reg[25]/C
                         clock pessimism              0.348     9.661    
                         clock uncertainty           -0.074     9.586    
    SLICE_X5Y96          FDRE (Setup_fdre_C_D)        0.056     9.642    udm_csr_rdata_reg[25]
  -------------------------------------------------------------------
                         required time                          9.642    
                         arrival time                         -45.123    
  -------------------------------------------------------------------
                         slack                                -35.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 udm/uart_rx/dout_bo_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/r_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.246ns (46.356%)  route 0.285ns (53.644%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.594ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.570    -0.594    udm/uart_rx/clk_out1
    SLICE_X14Y100        FDRE                                         r  udm/uart_rx/dout_bo_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y100        FDRE (Prop_fdre_C_Q)         0.148    -0.446 r  udm/uart_rx/dout_bo_reg[4]/Q
                         net (fo=3, routed)           0.285    -0.161    udm/uart_rx/rx_data[4]
    SLICE_X13Y99         LUT2 (Prop_lut2_I1_O)        0.098    -0.063 r  udm/uart_rx/r_data[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.063    udm/udm_controller/D[4]
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[4]/C
                         clock pessimism              0.509    -0.317    
                         clock uncertainty            0.074    -0.243    
    SLICE_X13Y99         FDRE (Hold_fdre_C_D)         0.107    -0.136    udm/udm_controller/r_data_reg[4]
  -------------------------------------------------------------------
                         required time                          0.136    
                         arrival time                          -0.063    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 udm/udm_controller/r_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/autoinc_ff_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.731%)  route 0.111ns (37.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.576    -0.588    udm/udm_controller/clk_out1
    SLICE_X13Y99         FDRE                                         r  udm/udm_controller/r_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.447 f  udm/udm_controller/r_data_reg[1]/Q
                         net (fo=8, routed)           0.111    -0.337    udm/udm_controller/r_data_reg_n_0_[1]
    SLICE_X12Y99         LUT5 (Prop_lut5_I2_O)        0.045    -0.292 r  udm/udm_controller/autoinc_ff_i_1/O
                         net (fo=1, routed)           0.000    -0.292    udm/udm_controller/autoinc_ff_i_1_n_0
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.847    -0.826    udm/udm_controller/clk_out1
    SLICE_X12Y99         FDRE                                         r  udm/udm_controller/autoinc_ff_reg/C
                         clock pessimism              0.251    -0.575    
                         clock uncertainty            0.074    -0.501    
    SLICE_X12Y99         FDRE (Hold_fdre_C_D)         0.120    -0.381    udm/udm_controller/autoinc_ff_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.292    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.148ns (46.139%)  route 0.173ns (53.861%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[17]/Q
                         net (fo=3, routed)           0.173    -0.270    testmem/ram_reg_0[17]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.074    -0.463    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.102    -0.361    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 udm/uart_tx/databuf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/databuf_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.544%)  route 0.085ns (31.456%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X0Y102         FDRE                                         r  udm/uart_tx/databuf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y102         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/databuf_reg[3]/Q
                         net (fo=1, routed)           0.085    -0.339    udm/uart_tx/in13[2]
    SLICE_X1Y102         LUT4 (Prop_lut4_I3_O)        0.045    -0.294 r  udm/uart_tx/databuf[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    udm/uart_tx/databuf[2]
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.872    -0.801    udm/uart_tx/clk_out1
    SLICE_X1Y102         FDRE                                         r  udm/uart_tx/databuf_reg[2]/C
                         clock pessimism              0.249    -0.552    
                         clock uncertainty            0.074    -0.478    
    SLICE_X1Y102         FDRE (Hold_fdre_C_D)         0.092    -0.386    udm/uart_tx/databuf_reg[2]
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 LED_reg[11]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm_csr_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.626%)  route 0.121ns (39.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    clk_gen
    SLICE_X5Y85          FDSE                                         r  LED_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDSE (Prop_fdse_C_Q)         0.141    -0.424 r  LED_reg[11]/Q
                         net (fo=1, routed)           0.121    -0.303    udm/udm_controller/udm_csr_rdata_reg[15][11]
    SLICE_X6Y85          LUT6 (Prop_lut6_I4_O)        0.045    -0.258 r  udm/udm_controller/udm_csr_rdata[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.258    udm_n_53
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.869    -0.804    clk_gen
    SLICE_X6Y85          FDRE                                         r  udm_csr_rdata_reg[11]/C
                         clock pessimism              0.254    -0.550    
                         clock uncertainty            0.074    -0.476    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.121    -0.355    udm_csr_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 udm/udm_controller/bus_wdata_bo_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            testmem/ram_reg/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.148ns (44.588%)  route 0.184ns (55.412%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.791ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.254ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.574    -0.590    udm/udm_controller/clk_out1
    SLICE_X8Y90          FDRE                                         r  udm/udm_controller/bus_wdata_bo_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.148    -0.442 r  udm/udm_controller/bus_wdata_bo_reg[26]/Q
                         net (fo=3, routed)           0.184    -0.258    testmem/ram_reg_0[26]
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.882    -0.791    testmem/clk_out1
    RAMB36_X0Y18         RAMB36E1                                     r  testmem/ram_reg/CLKARDCLK
                         clock pessimism              0.254    -0.537    
                         clock uncertainty            0.074    -0.463    
    RAMB36_X0Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.102    -0.361    testmem/ram_reg
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.258    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 udm/uart_tx/FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/uart_tx/clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.568ns  (logic 0.185ns (32.583%)  route 0.383ns (67.417%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.798ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.599    -0.565    udm/uart_tx/clk_out1
    SLICE_X3Y100         FDRE                                         r  udm/uart_tx/FSM_sequential_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  udm/uart_tx/FSM_sequential_state_reg[1]/Q
                         net (fo=52, routed)          0.383    -0.041    udm/uart_tx/state__0[1]
    SLICE_X4Y99          LUT4 (Prop_lut4_I3_O)        0.044     0.003 r  udm/uart_tx/clk_counter[3]_i_1__0/O
                         net (fo=1, routed)           0.000     0.003    udm/uart_tx/clk_counter[3]_i_1__0_n_0
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.875    -0.798    udm/uart_tx/clk_out1
    SLICE_X4Y99          FDRE                                         r  udm/uart_tx/clk_counter_reg[3]/C
                         clock pessimism              0.509    -0.289    
                         clock uncertainty            0.074    -0.215    
    SLICE_X4Y99          FDRE (Hold_fdre_C_D)         0.107    -0.108    udm/uart_tx/clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.003    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.820%)  route 0.082ns (28.180%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X8Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y93          FDRE (Prop_fdre_C_Q)         0.164    -0.425 r  udm/udm_controller/RD_DATA_reg_reg[12]/Q
                         net (fo=1, routed)           0.082    -0.343    udm/udm_controller/in45[4]
    SLICE_X9Y93          LUT6 (Prop_lut6_I5_O)        0.045    -0.298 r  udm/udm_controller/RD_DATA_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.298    udm/udm_controller/RD_DATA_reg[4]
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X9Y93          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[4]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X9Y93          FDRE (Hold_fdre_C_D)         0.092    -0.410    udm/udm_controller/RD_DATA_reg_reg[4]
  -------------------------------------------------------------------
                         required time                          0.410    
                         arrival time                          -0.298    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 udm/udm_controller/tx_sendbyte_ff_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/tx_dout_bo_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.785%)  route 0.110ns (37.215%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.795ns
    Source Clock Delay      (SCD):    -0.559ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.605    -0.559    udm/udm_controller/clk_out1
    SLICE_X1Y97          FDRE                                         r  udm/udm_controller/tx_sendbyte_ff_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.141    -0.418 r  udm/udm_controller/tx_sendbyte_ff_reg[5]/Q
                         net (fo=1, routed)           0.110    -0.308    udm/udm_controller/tx_sendbyte_ff[5]
    SLICE_X0Y98          LUT6 (Prop_lut6_I4_O)        0.045    -0.263 r  udm/udm_controller/tx_dout_bo[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.263    udm/udm_controller/tx_dout_bo[5]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.878    -0.795    udm/udm_controller/clk_out1
    SLICE_X0Y98          FDRE                                         r  udm/udm_controller/tx_dout_bo_reg[5]/C
                         clock pessimism              0.252    -0.543    
                         clock uncertainty            0.074    -0.469    
    SLICE_X0Y98          FDRE (Hold_fdre_C_D)         0.092    -0.377    udm/udm_controller/tx_dout_bo_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 udm/udm_controller/RD_DATA_reg_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            udm/udm_controller/RD_DATA_reg_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_clk_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_clk_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_clk_1 rise@0.000ns - clk_out1_sys_clk rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.801%)  route 0.141ns (43.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_clk rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.575    -0.589    udm/udm_controller/clk_out1
    SLICE_X9Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y94          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  udm/udm_controller/RD_DATA_reg_reg[19]/Q
                         net (fo=1, routed)           0.141    -0.307    udm/udm_controller/in45[11]
    SLICE_X8Y94          LUT6 (Prop_lut6_I5_O)        0.045    -0.262 r  udm/udm_controller/RD_DATA_reg[11]_i_1/O
                         net (fo=1, routed)           0.000    -0.262    udm/udm_controller/RD_DATA_reg[11]
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_clk_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    sys_clk/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sys_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    sys_clk/inst/clk_in1_sys_clk
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  sys_clk/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    sys_clk/inst/clk_out1_sys_clk
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  sys_clk/inst/clkout1_buf/O
                         net (fo=441, routed)         0.846    -0.827    udm/udm_controller/clk_out1
    SLICE_X8Y94          FDRE                                         r  udm/udm_controller/RD_DATA_reg_reg[11]/C
                         clock pessimism              0.251    -0.576    
                         clock uncertainty            0.074    -0.502    
    SLICE_X8Y94          FDRE (Hold_fdre_C_D)         0.120    -0.382    udm/udm_controller/RD_DATA_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.262    
  -------------------------------------------------------------------
                         slack                                  0.120    





