/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Fri Mar 20 13:08:30 2009
 *                 MD5 Checksum         4f0509cfa0b8fc4589050694b4a3e234
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_aud_dsp_ctrl0.h $
 * 
 * Hydra_Software_Devel/1   3/22/09 7:36p yuxiaz
 * PR53430: Initial version of header files.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_DSP_CTRL0_H__
#define BCHP_AUD_DSP_CTRL0_H__

/***************************************************************************
 *AUD_DSP_CTRL0 - Audio DSP Control Registers (Peripheral Control) 0
 ***************************************************************************/
#define BCHP_AUD_DSP_CTRL0_CORE_ID               0x00602000 /* DSP Core ID */
#define BCHP_AUD_DSP_CTRL0_PROC_ID               0x0060200c /* DSP Processor ID */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE0            0x00602010 /* Semaphore Register 0 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE1            0x00602014 /* Semaphore Register 1 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE2            0x00602018 /* Semaphore Register 2 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE3            0x0060201c /* Semaphore Register 3 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE4            0x00602020 /* Semaphore Register 4 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE5            0x00602024 /* Semaphore Register 5 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE6            0x00602028 /* Semaphore Register 6 */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE7            0x0060202c /* Semaphore Register 7 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX0              0x00602030 /* Mailbox Register 0 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX1              0x00602034 /* Mailbox Register 1 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX2              0x00602038 /* Mailbox Register 2 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX3              0x0060203c /* Mailbox Register 3 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX4              0x00602040 /* Mailbox Register 4 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX5              0x00602044 /* Mailbox Register 5 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX6              0x00602048 /* Mailbox Register 6 */
#define BCHP_AUD_DSP_CTRL0_MAILBOX7              0x0060204c /* Mailbox Register 7 */
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER             0x00602050 /* External Timer Control Register */
#define BCHP_AUD_DSP_CTRL0_EXT_TIMERVALUE        0x00602054 /* Time of the External Timer */
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER        0x00602058 /* Watchdog Timer Control Register */
#define BCHP_AUD_DSP_CTRL0_WDOG_TIMERVALUE       0x0060205c /* Time of the Watchdog Timer */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL             0x00602060 /* DSP Subsystem Miscellaneous Control */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS1          0x00602064 /* DSP Subsystem Miscellaneous Status 1 */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS2          0x00602068 /* DSP Subsystem Miscellaneous Status 2 */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3          0x0060206c /* DSP Subsystem Miscellaneous Status 3 */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS           0x00602070 /* DSP Subsystem UART Status */
#define BCHP_AUD_DSP_CTRL0_UART_RCV_DATA         0x00602074 /* DSP Subsystem UART Receive Data */
#define BCHP_AUD_DSP_CTRL0_UART_XMIT_DATA        0x00602078 /* DSP Subsystem UART Transmit Data */
#define BCHP_AUD_DSP_CTRL0_UART_CTRL             0x0060207c /* DSP Subsystem UART Control */
#define BCHP_AUD_DSP_CTRL0_RBUS_COMMAND          0x00602080 /* RBUS COMMAND for DSP Core */
#define BCHP_AUD_DSP_CTRL0_DSPC_MISC             0x00602090 /* MISC Control for DSP Core */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_SRC_ADDR0  0x00602120 /* HARDASSIST Source Address 0 */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_DST_ADDR0  0x00602124 /* HARDASSIST Destination Address 0 */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_COMMAND0   0x00602128 /* HARDASSIST Command 0 */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0    0x0060212c /* HARDASSIST Status Register 0 */
#define BCHP_AUD_DSP_CTRL0_I2R_RDATA             0x00602140 /* Peek and Poke DSP Internal Memory Controller RBUS Read Data */
#define BCHP_AUD_DSP_CTRL0_R2I_WDATA             0x00602144 /* Peek and Poke IMC RBUS Write Data */
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR          0x00602148 /* Peek and Poke DSP Internal Memory Controller RBUS Command and Address */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT              0x0060214c /* DSP Internal Memory Controller Status */
#define BCHP_AUD_DSP_CTRL0_DMA_SRC_ADDR0         0x00602180 /* DMA Source Address 0 */
#define BCHP_AUD_DSP_CTRL0_DMA_DST_ADDR0         0x00602184 /* DMA Destination Address 0 */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0         0x00602188 /* DMA Transfer Size 0 */
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0            0x0060218c /* DMA Abort Control 0 */
#define BCHP_AUD_DSP_CTRL0_DMA_SRC_ADDR1         0x00602190 /* DMA Source Address 1 */
#define BCHP_AUD_DSP_CTRL0_DMA_DST_ADDR1         0x00602194 /* DMA Destination Address 1 */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1         0x00602198 /* DMA Transfer Size 1 */
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1            0x0060219c /* DMA Abort Control 1 */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS            0x006021a0 /* DMA Status Register */
#define BCHP_AUD_DSP_CTRL0_DMA_TEST_STATUS       0x006021a4 /* DMA Test Status Register */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS       0x006021a8 /* Frame Profile Timer Status Register */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET          0x006021ac /* Frame Profile Timer Set Register */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR        0x006021b0 /* Frame Profile Timer Clear Register */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER              0x006021b4 /* Frame Profile Timer */

/***************************************************************************
 *CORE_ID - DSP Core ID
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: CORE_ID :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_CORE_ID_reserved0_MASK                  0xffffff00
#define BCHP_AUD_DSP_CTRL0_CORE_ID_reserved0_SHIFT                 8

/* AUD_DSP_CTRL0 :: CORE_ID :: ID [07:00] */
#define BCHP_AUD_DSP_CTRL0_CORE_ID_ID_MASK                         0x000000ff
#define BCHP_AUD_DSP_CTRL0_CORE_ID_ID_SHIFT                        0

/***************************************************************************
 *PROC_ID - DSP Processor ID
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: PROC_ID :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_PROC_ID_reserved0_MASK                  0xffffff00
#define BCHP_AUD_DSP_CTRL0_PROC_ID_reserved0_SHIFT                 8

/* AUD_DSP_CTRL0 :: PROC_ID :: ID [07:00] */
#define BCHP_AUD_DSP_CTRL0_PROC_ID_ID_MASK                         0x000000ff
#define BCHP_AUD_DSP_CTRL0_PROC_ID_ID_SHIFT                        0

/***************************************************************************
 *SEMAPHORE0 - Semaphore Register 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE0 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE0_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE0_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE0 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE0_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE0_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE1 - Semaphore Register 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE1 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE1_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE1_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE1 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE1_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE1_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE2 - Semaphore Register 2
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE2 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE2_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE2_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE2 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE2_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE2_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE3 - Semaphore Register 3
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE3 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE3_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE3_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE3 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE3_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE3_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE4 - Semaphore Register 4
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE4 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE4_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE4_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE4 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE4_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE4_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE5 - Semaphore Register 5
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE5 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE5_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE5_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE5 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE5_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE5_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE6 - Semaphore Register 6
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE6 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE6_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE6_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE6 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE6_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE6_STATUS_SHIFT                 0

/***************************************************************************
 *SEMAPHORE7 - Semaphore Register 7
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: SEMAPHORE7 :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE7_reserved0_MASK               0xffffff00
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE7_reserved0_SHIFT              8

/* AUD_DSP_CTRL0 :: SEMAPHORE7 :: STATUS [07:00] */
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE7_STATUS_MASK                  0x000000ff
#define BCHP_AUD_DSP_CTRL0_SEMAPHORE7_STATUS_SHIFT                 0

/***************************************************************************
 *MAILBOX0 - Mailbox Register 0
 ***************************************************************************/
/* union - case MPEG1_LAYER1 [31:00] */
/* AUD_DSP_CTRL0 :: MAILBOX0 :: MPEG1_LAYER1 :: MPEG1_LAYER1_DEBUG_VALUE [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_MASK 0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_SHIFT 0
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Start_of_decoder 3736141825
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_DMA_being_done 3736141826
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_Start 3736195072
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_End 3736199168
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_PCM_Samples_Out_Start 3736141872
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_Find_Sync 3736185347
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Search_Sync 3736185348
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Found_Sync 3736185349
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_Parsing_Header 3736185350
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_Layer1_Frame 3736185351
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Function_SubBand_Synthesis 3736185362
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Data 3736199169
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Sync 3736199170
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_Huffman_Error 3736199171
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_Undefined 3736199173
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Error_Bad_Header 3736199174
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER1_MPEG1_LAYER1_DEBUG_VALUE_Exit_from_decoder 3736207359

/* union - case MPEG1_LAYER2 [31:00] */
/* AUD_DSP_CTRL0 :: MAILBOX0 :: MPEG1_LAYER2 :: MPEG1_LAYER1_DEBUG_VALUE [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_MASK 0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_SHIFT 0
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Start_of_decoder 3736207361
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_DMA_being_done 3736207362
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_Start 3736260608
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_End 3736264704
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_PCM_Samples_Out_Start 3736207408
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_Find_Sync 3736250883
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Search_Sync 3736250884
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Found_Sync 3736250885
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_Parsing_Header 3736250886
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_Layer2_Frame 3736250888
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Function_SubBand_Synthesis 3736250898
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Data 3736264705
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Sync 3736264706
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_Huffman_Error 3736264707
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_Undefined 3736264709
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Error_Bad_Header 3736264710
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER2_MPEG1_LAYER1_DEBUG_VALUE_Exit_from_decoder 3736272895

/* union - case MPEG1_LAYER3 [31:00] */
/* AUD_DSP_CTRL0 :: MAILBOX0 :: MPEG1_LAYER3 :: MPEG1_LAYER1_DEBUG_VALUE [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_MASK 0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_SHIFT 0
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Start_of_decoder 3736272897
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_DMA_being_done 3736272898
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_Start 3736326144
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Interface_Dump_End 3736330240
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_PCM_Samples_Out_Start 3736272944
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Find_Sync 3736316419
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Search_Sync 3736316420
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Found_Sync 3736316421
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Parse_Header 3736316422
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Layer3 3736316425
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Side_Info 3736316426
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Main_Data 3736316428
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Get_Scale_Factors 3736316429
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Huff_Decode 3736316430
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Stereo 3736316432
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_Hybrid 3736316433
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Function_SubBand_Synthesis 3736316434
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Data 3736330241
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_No_Sync 3736330242
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_Huffman_Error 3736330243
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_Undefined 3736330245
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Error_Bad_Header 3736330246
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_MPEG1_LAYER3_MPEG1_LAYER1_DEBUG_VALUE_Exit_from_decoder 3736338431

/* union - case AAC [31:00] */
/* AUD_DSP_CTRL0 :: MAILBOX0 :: AAC :: AAC_DEBUG_VALUE [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_MASK       0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_SHIFT      0
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_Start_of_decoder 2864709633
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_DMA_being_done 2864709634
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_End_of_parsing 2864709635
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_Start_of_channel_decode 2864709636
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_End_of_channel_decode 2864709638
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AAC_AAC_DEBUG_VALUE_Exit_from_decoder 2864775167

/* union - case AC3 [31:00] */
/* AUD_DSP_CTRL0 :: MAILBOX0 :: AC3 :: AC3_DEBUG_VALUE [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_MASK       0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_SHIFT      0
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_Start_of_decoder 2888826881
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_DMA_being_done 2888826882
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_first_block_decode 2888826883
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_second_block_decode 2888826884
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_third_block_decode 2888826885
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_fourth_block_decode 2888826886
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_fifth_block_decode 2888826887
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_End_of_sixth_block_decode 2888826888
#define BCHP_AUD_DSP_CTRL0_MAILBOX0_AC3_AC3_DEBUG_VALUE_Exit_from_decoder 2888892415

/***************************************************************************
 *MAILBOX1 - Mailbox Register 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX1 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX1_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX1_MAIL_SHIFT                     0

/***************************************************************************
 *MAILBOX2 - Mailbox Register 2
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX2 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX2_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX2_MAIL_SHIFT                     0

/***************************************************************************
 *MAILBOX3 - Mailbox Register 3
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX3 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX3_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX3_MAIL_SHIFT                     0

/***************************************************************************
 *MAILBOX4 - Mailbox Register 4
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX4 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX4_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX4_MAIL_SHIFT                     0

/***************************************************************************
 *MAILBOX5 - Mailbox Register 5
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX5 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX5_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX5_MAIL_SHIFT                     0

/***************************************************************************
 *MAILBOX6 - Mailbox Register 6
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX6 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX6_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX6_MAIL_SHIFT                     0

/***************************************************************************
 *MAILBOX7 - Mailbox Register 7
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MAILBOX7 :: MAIL [31:00] */
#define BCHP_AUD_DSP_CTRL0_MAILBOX7_MAIL_MASK                      0xffffffff
#define BCHP_AUD_DSP_CTRL0_MAILBOX7_MAIL_SHIFT                     0

/***************************************************************************
 *EXT_TIMER - External Timer Control Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: EXT_TIMER :: ET [31:31] */
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER_ET_MASK                       0x80000000
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER_ET_SHIFT                      31

/* AUD_DSP_CTRL0 :: EXT_TIMER :: CM [30:30] */
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER_CM_MASK                       0x40000000
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER_CM_SHIFT                      30

/* AUD_DSP_CTRL0 :: EXT_TIMER :: COUNT [29:00] */
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER_COUNT_MASK                    0x3fffffff
#define BCHP_AUD_DSP_CTRL0_EXT_TIMER_COUNT_SHIFT                   0

/***************************************************************************
 *EXT_TIMERVALUE - Time of the External Timer
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: EXT_TIMERVALUE :: TIME [31:00] */
#define BCHP_AUD_DSP_CTRL0_EXT_TIMERVALUE_TIME_MASK                0xffffffff
#define BCHP_AUD_DSP_CTRL0_EXT_TIMERVALUE_TIME_SHIFT               0

/***************************************************************************
 *WATCHDOG_TIMER - Watchdog Timer Control Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: WATCHDOG_TIMER :: ET [31:31] */
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER_ET_MASK                  0x80000000
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER_ET_SHIFT                 31

/* AUD_DSP_CTRL0 :: WATCHDOG_TIMER :: CM [30:30] */
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER_CM_MASK                  0x40000000
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER_CM_SHIFT                 30

/* AUD_DSP_CTRL0 :: WATCHDOG_TIMER :: COUNT [29:00] */
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER_COUNT_MASK               0x3fffffff
#define BCHP_AUD_DSP_CTRL0_WATCHDOG_TIMER_COUNT_SHIFT              0

/***************************************************************************
 *WDOG_TIMERVALUE - Time of the Watchdog Timer
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: WDOG_TIMERVALUE :: TIME [31:00] */
#define BCHP_AUD_DSP_CTRL0_WDOG_TIMERVALUE_TIME_MASK               0xffffffff
#define BCHP_AUD_DSP_CTRL0_WDOG_TIMERVALUE_TIME_SHIFT              0

/***************************************************************************
 *MISC_CTRL - DSP Subsystem Miscellaneous Control
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MISC_CTRL :: reserved0 [31:14] */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_reserved0_MASK                0xffffc000
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_reserved0_SHIFT               14

/* AUD_DSP_CTRL0 :: MISC_CTRL :: DEU_ENABLE [13:13] */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_DEU_ENABLE_MASK               0x00002000
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_DEU_ENABLE_SHIFT              13

/* AUD_DSP_CTRL0 :: MISC_CTRL :: MSSD_EXT_ENABLE [12:12] */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_MSSD_EXT_ENABLE_MASK          0x00001000
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_MSSD_EXT_ENABLE_SHIFT         12

/* AUD_DSP_CTRL0 :: MISC_CTRL :: Z2PC_SEL [11:08] */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_Z2PC_SEL_MASK                 0x00000f00
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_Z2PC_SEL_SHIFT                8

/* AUD_DSP_CTRL0 :: MISC_CTRL :: Z1PC_SEL [07:04] */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_Z1PC_SEL_MASK                 0x000000f0
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_Z1PC_SEL_SHIFT                4

/* AUD_DSP_CTRL0 :: MISC_CTRL :: TMUX_SEL [03:00] */
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_TMUX_SEL_MASK                 0x0000000f
#define BCHP_AUD_DSP_CTRL0_MISC_CTRL_TMUX_SEL_SHIFT                0

/***************************************************************************
 *MISC_STATUS1 - DSP Subsystem Miscellaneous Status 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MISC_STATUS1 :: INFO [31:00] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS1_INFO_MASK                  0xffffffff
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS1_INFO_SHIFT                 0

/***************************************************************************
 *MISC_STATUS2 - DSP Subsystem Miscellaneous Status 2
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MISC_STATUS2 :: INFO [31:00] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS2_INFO_MASK                  0xffffffff
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS2_INFO_SHIFT                 0

/***************************************************************************
 *MISC_STATUS3 - DSP Subsystem Miscellaneous Status 3
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: reserved0 [31:11] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_reserved0_MASK             0xfffff800
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_reserved0_SHIFT            11

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: smode15 [10:10] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_smode15_MASK               0x00000400
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_smode15_SHIFT              10

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: smode14 [09:09] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_smode14_MASK               0x00000200
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_smode14_SHIFT              9

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: smode13 [08:08] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_smode13_MASK               0x00000100
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_smode13_SHIFT              8

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: zsp_halted [07:07] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_zsp_halted_MASK            0x00000080
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_zsp_halted_SHIFT           7

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: req0_or_1_addr_in_imem [06:06] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_req0_or_1_addr_in_imem_MASK 0x00000040
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_req0_or_1_addr_in_imem_SHIFT 6

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: reqi_addr_in_dmem [05:05] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_reqi_addr_in_dmem_MASK     0x00000020
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_reqi_addr_in_dmem_SHIFT    5

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: req0_or_1_addr_in_periph [04:04] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_req0_or_1_addr_in_periph_MASK 0x00000010
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_req0_or_1_addr_in_periph_SHIFT 4

/* AUD_DSP_CTRL0 :: MISC_STATUS3 :: idu_pc_vld_rd [03:00] */
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_idu_pc_vld_rd_MASK         0x0000000f
#define BCHP_AUD_DSP_CTRL0_MISC_STATUS3_idu_pc_vld_rd_SHIFT        0

/***************************************************************************
 *UART_STATUS - DSP Subsystem UART Status
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: UART_STATUS :: reserved0 [31:24] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_reserved0_MASK              0xff000000
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_reserved0_SHIFT             24

/* AUD_DSP_CTRL0 :: UART_STATUS :: XMIT_FIFO_AVAIL [23:16] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_FIFO_AVAIL_MASK        0x00ff0000
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_FIFO_AVAIL_SHIFT       16

/* AUD_DSP_CTRL0 :: UART_STATUS :: reserved1 [15:05] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_reserved1_MASK              0x0000ffe0
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_reserved1_SHIFT             5

/* AUD_DSP_CTRL0 :: UART_STATUS :: RCV_OVERFLOW [04:04] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_RCV_OVERFLOW_MASK           0x00000010
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_RCV_OVERFLOW_SHIFT          4

/* AUD_DSP_CTRL0 :: UART_STATUS :: XMIT_OVERFLOW [03:03] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_OVERFLOW_MASK          0x00000008
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_OVERFLOW_SHIFT         3

/* AUD_DSP_CTRL0 :: UART_STATUS :: XMIT_ACTIVE [02:02] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_ACTIVE_MASK            0x00000004
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_ACTIVE_SHIFT           2

/* AUD_DSP_CTRL0 :: UART_STATUS :: XMIT_FULL [01:01] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_FULL_MASK              0x00000002
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_XMIT_FULL_SHIFT             1

/* AUD_DSP_CTRL0 :: UART_STATUS :: RCV_EMPTY [00:00] */
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_RCV_EMPTY_MASK              0x00000001
#define BCHP_AUD_DSP_CTRL0_UART_STATUS_RCV_EMPTY_SHIFT             0

/***************************************************************************
 *UART_RCV_DATA - DSP Subsystem UART Receive Data
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: UART_RCV_DATA :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_UART_RCV_DATA_reserved0_MASK            0xffffff00
#define BCHP_AUD_DSP_CTRL0_UART_RCV_DATA_reserved0_SHIFT           8

/* AUD_DSP_CTRL0 :: UART_RCV_DATA :: RCV_DATA [07:00] */
#define BCHP_AUD_DSP_CTRL0_UART_RCV_DATA_RCV_DATA_MASK             0x000000ff
#define BCHP_AUD_DSP_CTRL0_UART_RCV_DATA_RCV_DATA_SHIFT            0

/***************************************************************************
 *UART_XMIT_DATA - DSP Subsystem UART Transmit Data
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: UART_XMIT_DATA :: reserved0 [31:08] */
#define BCHP_AUD_DSP_CTRL0_UART_XMIT_DATA_reserved0_MASK           0xffffff00
#define BCHP_AUD_DSP_CTRL0_UART_XMIT_DATA_reserved0_SHIFT          8

/* AUD_DSP_CTRL0 :: UART_XMIT_DATA :: XMIT_DATA [07:00] */
#define BCHP_AUD_DSP_CTRL0_UART_XMIT_DATA_XMIT_DATA_MASK           0x000000ff
#define BCHP_AUD_DSP_CTRL0_UART_XMIT_DATA_XMIT_DATA_SHIFT          0

/***************************************************************************
 *UART_CTRL - DSP Subsystem UART Control
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: UART_CTRL :: reserved0 [31:18] */
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_reserved0_MASK                0xfffc0000
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_reserved0_SHIFT               18

/* AUD_DSP_CTRL0 :: UART_CTRL :: TX_FIFO_RESET [17:17] */
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_TX_FIFO_RESET_MASK            0x00020000
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_TX_FIFO_RESET_SHIFT           17

/* AUD_DSP_CTRL0 :: UART_CTRL :: ENABLE [16:16] */
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_ENABLE_MASK                   0x00010000
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_ENABLE_SHIFT                  16

/* AUD_DSP_CTRL0 :: UART_CTRL :: reserved1 [15:12] */
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_reserved1_MASK                0x0000f000
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_reserved1_SHIFT               12

/* AUD_DSP_CTRL0 :: UART_CTRL :: BAUD_RATE_DIV [11:00] */
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_BAUD_RATE_DIV_MASK            0x00000fff
#define BCHP_AUD_DSP_CTRL0_UART_CTRL_BAUD_RATE_DIV_SHIFT           0

/***************************************************************************
 *RBUS_COMMAND - RBUS COMMAND for DSP Core
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: RBUS_COMMAND :: WR [31:16] */
#define BCHP_AUD_DSP_CTRL0_RBUS_COMMAND_WR_MASK                    0xffff0000
#define BCHP_AUD_DSP_CTRL0_RBUS_COMMAND_WR_SHIFT                   16

/* AUD_DSP_CTRL0 :: RBUS_COMMAND :: RD [15:00] */
#define BCHP_AUD_DSP_CTRL0_RBUS_COMMAND_RD_MASK                    0x0000ffff
#define BCHP_AUD_DSP_CTRL0_RBUS_COMMAND_RD_SHIFT                   0

/***************************************************************************
 *DSPC_MISC - MISC Control for DSP Core
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DSPC_MISC :: CTRL [31:00] */
#define BCHP_AUD_DSP_CTRL0_DSPC_MISC_CTRL_MASK                     0xffffffff
#define BCHP_AUD_DSP_CTRL0_DSPC_MISC_CTRL_SHIFT                    0

/***************************************************************************
 *HARDASSIST_SRC_ADDR0 - HARDASSIST Source Address 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: HARDASSIST_SRC_ADDR0 :: SRC_ADDR [31:00] */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_SRC_ADDR0_SRC_ADDR_MASK      0xffffffff
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_SRC_ADDR0_SRC_ADDR_SHIFT     0

/***************************************************************************
 *HARDASSIST_DST_ADDR0 - HARDASSIST Destination Address 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: HARDASSIST_DST_ADDR0 :: SRC_ADDR [31:00] */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_DST_ADDR0_SRC_ADDR_MASK      0xffffffff
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_DST_ADDR0_SRC_ADDR_SHIFT     0

/***************************************************************************
 *HARDASSIST_COMMAND0 - HARDASSIST Command 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: HARDASSIST_COMMAND0 :: CMD [31:00] */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_COMMAND0_CMD_MASK            0xffffffff
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_COMMAND0_CMD_SHIFT           0

/***************************************************************************
 *HARDASSIST_STATUS0 - HARDASSIST Status Register 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: HARDASSIST_STATUS0 :: reserved0 [31:02] */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_reserved0_MASK       0xfffffffc
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_reserved0_SHIFT      2

/* AUD_DSP_CTRL0 :: HARDASSIST_STATUS0 :: FINISHED0 [01:01] */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_FINISHED0_MASK       0x00000002
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_FINISHED0_SHIFT      1
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_FINISHED0_Not_finished 0
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_FINISHED0_Finished   1

/* AUD_DSP_CTRL0 :: HARDASSIST_STATUS0 :: BUSY0 [00:00] */
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_BUSY0_MASK           0x00000001
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_BUSY0_SHIFT          0
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_BUSY0_Ready          0
#define BCHP_AUD_DSP_CTRL0_HARDASSIST_STATUS0_BUSY0_Busy           1

/***************************************************************************
 *I2R_RDATA - Peek and Poke DSP Internal Memory Controller RBUS Read Data
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: I2R_RDATA :: DATA [31:00] */
#define BCHP_AUD_DSP_CTRL0_I2R_RDATA_DATA_MASK                     0xffffffff
#define BCHP_AUD_DSP_CTRL0_I2R_RDATA_DATA_SHIFT                    0

/***************************************************************************
 *R2I_WDATA - Peek and Poke IMC RBUS Write Data
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: R2I_WDATA :: DATA [31:00] */
#define BCHP_AUD_DSP_CTRL0_R2I_WDATA_DATA_MASK                     0xffffffff
#define BCHP_AUD_DSP_CTRL0_R2I_WDATA_DATA_SHIFT                    0

/***************************************************************************
 *R2I_CMD_ADDR - Peek and Poke DSP Internal Memory Controller RBUS Command and Address
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: R2I_CMD_ADDR :: reserved0 [31:20] */
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_reserved0_MASK             0xfff00000
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_reserved0_SHIFT            20

/* AUD_DSP_CTRL0 :: R2I_CMD_ADDR :: MEM [19:19] */
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_MEM_MASK                   0x00080000
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_MEM_SHIFT                  19

/* AUD_DSP_CTRL0 :: R2I_CMD_ADDR :: RD_WR_CMD [18:16] */
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_MASK             0x00070000
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_SHIFT            16
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_0           0
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_1           1
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_2           2
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_3           3
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_4           4
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_5           5
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_6           6
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_RD_WR_CMD_Type_7           7

/* AUD_DSP_CTRL0 :: R2I_CMD_ADDR :: ADDRESS [15:00] */
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_ADDRESS_MASK               0x0000ffff
#define BCHP_AUD_DSP_CTRL0_R2I_CMD_ADDR_ADDRESS_SHIFT              0

/***************************************************************************
 *IMC_STAT - DSP Internal Memory Controller Status
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: IMC_STAT :: ZIMEM_ADDR [31:08] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_ZIMEM_ADDR_MASK                0xffffff00
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_ZIMEM_ADDR_SHIFT               8

/* AUD_DSP_CTRL0 :: IMC_STAT :: reserved0 [07:07] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_reserved0_MASK                 0x00000080
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_reserved0_SHIFT                7

/* AUD_DSP_CTRL0 :: IMC_STAT :: DEU_IMEM [06:06] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DEU_IMEM_MASK                  0x00000040
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DEU_IMEM_SHIFT                 6

/* AUD_DSP_CTRL0 :: IMC_STAT :: DEU_DMEM [05:05] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DEU_DMEM_MASK                  0x00000020
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DEU_DMEM_SHIFT                 5

/* AUD_DSP_CTRL0 :: IMC_STAT :: RBUS_BUSY [04:04] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_RBUS_BUSY_MASK                 0x00000010
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_RBUS_BUSY_SHIFT                4

/* AUD_DSP_CTRL0 :: IMC_STAT :: RBUS_IMEM [03:03] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_RBUS_IMEM_MASK                 0x00000008
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_RBUS_IMEM_SHIFT                3

/* AUD_DSP_CTRL0 :: IMC_STAT :: RBUS_DMEM [02:02] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_RBUS_DMEM_MASK                 0x00000004
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_RBUS_DMEM_SHIFT                2

/* AUD_DSP_CTRL0 :: IMC_STAT :: DMA_IMEM [01:01] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DMA_IMEM_MASK                  0x00000002
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DMA_IMEM_SHIFT                 1

/* AUD_DSP_CTRL0 :: IMC_STAT :: DMA_DMEM [00:00] */
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DMA_DMEM_MASK                  0x00000001
#define BCHP_AUD_DSP_CTRL0_IMC_STAT_DMA_DMEM_SHIFT                 0

/***************************************************************************
 *DMA_SRC_ADDR0 - DMA Source Address 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_SRC_ADDR0 :: SRC_ADDR [31:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_SRC_ADDR0_SRC_ADDR_MASK             0xffffffff
#define BCHP_AUD_DSP_CTRL0_DMA_SRC_ADDR0_SRC_ADDR_SHIFT            0

/***************************************************************************
 *DMA_DST_ADDR0 - DMA Destination Address 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_DST_ADDR0 :: DST_ADDR [31:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_DST_ADDR0_DST_ADDR_MASK             0xffffffff
#define BCHP_AUD_DSP_CTRL0_DMA_DST_ADDR0_DST_ADDR_SHIFT            0

/***************************************************************************
 *DMA_TRANSFER0 - DMA Transfer Size 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_TRANSFER0 :: MW_SWAP_TYPE [31:30] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_MW_SWAP_TYPE_MASK         0xc0000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_MW_SWAP_TYPE_SHIFT        30
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_MW_SWAP_TYPE_Type_0       0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_MW_SWAP_TYPE_Type_1       1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_MW_SWAP_TYPE_Type_2       2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_MW_SWAP_TYPE_Type_3       3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER0 :: DATA_TYPE [29:28] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_DATA_TYPE_MASK            0x30000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_DATA_TYPE_SHIFT           28
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_DATA_TYPE_eight_bit       0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_DATA_TYPE_sixteen_bit     1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_DATA_TYPE_thirtytwo_bit   2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_DATA_TYPE_Reserved        3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER0 :: SWAP_TYPE [27:26] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_SWAP_TYPE_MASK            0x0c000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_SWAP_TYPE_SHIFT           26
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_SWAP_TYPE_Type_0          0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_SWAP_TYPE_Type_1          1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_SWAP_TYPE_Type_2          2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_SWAP_TYPE_Type_3          3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER0 :: TRAN_TYPE [25:24] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_TRAN_TYPE_MASK            0x03000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_TRAN_TYPE_SHIFT           24
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_TRAN_TYPE_Read            0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_TRAN_TYPE_Write           1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_TRAN_TYPE_Move            2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_TRAN_TYPE_Reserved        3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER0 :: reserved0 [23:17] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_reserved0_MASK            0x00fe0000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_reserved0_SHIFT           17

/* AUD_DSP_CTRL0 :: DMA_TRANSFER0 :: NUM_BYTES [16:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_NUM_BYTES_MASK            0x0001ffff
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER0_NUM_BYTES_SHIFT           0

/***************************************************************************
 *DMA_ABORT0 - DMA Abort Control 0
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_ABORT0 :: reserved0 [31:01] */
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0_reserved0_MASK               0xfffffffe
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0_reserved0_SHIFT              1

/* AUD_DSP_CTRL0 :: DMA_ABORT0 :: ABORT [00:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0_ABORT_MASK                   0x00000001
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0_ABORT_SHIFT                  0
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0_ABORT_Abort                  1
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT0_ABORT_Do_nothing             0

/***************************************************************************
 *DMA_SRC_ADDR1 - DMA Source Address 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_SRC_ADDR1 :: SRC_ADDR [31:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_SRC_ADDR1_SRC_ADDR_MASK             0xffffffff
#define BCHP_AUD_DSP_CTRL0_DMA_SRC_ADDR1_SRC_ADDR_SHIFT            0

/***************************************************************************
 *DMA_DST_ADDR1 - DMA Destination Address 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_DST_ADDR1 :: DST_ADDR [31:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_DST_ADDR1_DST_ADDR_MASK             0xffffffff
#define BCHP_AUD_DSP_CTRL0_DMA_DST_ADDR1_DST_ADDR_SHIFT            0

/***************************************************************************
 *DMA_TRANSFER1 - DMA Transfer Size 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_TRANSFER1 :: MW_SWAP_TYPE [31:30] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_MW_SWAP_TYPE_MASK         0xc0000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_MW_SWAP_TYPE_SHIFT        30
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_MW_SWAP_TYPE_Type_0       0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_MW_SWAP_TYPE_Type_1       1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_MW_SWAP_TYPE_Type_2       2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_MW_SWAP_TYPE_Type_3       3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER1 :: DATA_TYPE [29:28] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_DATA_TYPE_MASK            0x30000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_DATA_TYPE_SHIFT           28
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_DATA_TYPE_eight_bit       0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_DATA_TYPE_sixteen_bit     1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_DATA_TYPE_thirtytwo_bit   2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_DATA_TYPE_Reserved        3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER1 :: SWAP_TYPE [27:26] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_SWAP_TYPE_MASK            0x0c000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_SWAP_TYPE_SHIFT           26
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_SWAP_TYPE_Type_0          0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_SWAP_TYPE_Type_1          1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_SWAP_TYPE_Type_2          2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_SWAP_TYPE_Type_3          3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER1 :: TRAN_TYPE [25:24] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_TRAN_TYPE_MASK            0x03000000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_TRAN_TYPE_SHIFT           24
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_TRAN_TYPE_Read            0
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_TRAN_TYPE_Write           1
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_TRAN_TYPE_Move            2
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_TRAN_TYPE_Reserved        3

/* AUD_DSP_CTRL0 :: DMA_TRANSFER1 :: reserved0 [23:17] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_reserved0_MASK            0x00fe0000
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_reserved0_SHIFT           17

/* AUD_DSP_CTRL0 :: DMA_TRANSFER1 :: NUM_BYTES [16:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_NUM_BYTES_MASK            0x0001ffff
#define BCHP_AUD_DSP_CTRL0_DMA_TRANSFER1_NUM_BYTES_SHIFT           0

/***************************************************************************
 *DMA_ABORT1 - DMA Abort Control 1
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_ABORT1 :: reserved0 [31:01] */
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1_reserved0_MASK               0xfffffffe
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1_reserved0_SHIFT              1

/* AUD_DSP_CTRL0 :: DMA_ABORT1 :: ABORT [00:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1_ABORT_MASK                   0x00000001
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1_ABORT_SHIFT                  0
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1_ABORT_Abort                  1
#define BCHP_AUD_DSP_CTRL0_DMA_ABORT1_ABORT_Do_nothing             0

/***************************************************************************
 *DMA_STATUS - DMA Status Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_STATUS :: reserved0 [31:11] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_reserved0_MASK               0xfffff800
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_reserved0_SHIFT              11

/* AUD_DSP_CTRL0 :: DMA_STATUS :: ABORT1 [10:10] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT1_MASK                  0x00000400
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT1_SHIFT                 10
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT1_Normal                0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT1_Abort                 1

/* AUD_DSP_CTRL0 :: DMA_STATUS :: FINISHED1 [09:09] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED1_MASK               0x00000200
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED1_SHIFT              9
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED1_Not_finished       0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED1_Finished           1

/* AUD_DSP_CTRL0 :: DMA_STATUS :: BUSY1 [08:08] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY1_MASK                   0x00000100
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY1_SHIFT                  8
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY1_Ready                  0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY1_Busy                   1

/* AUD_DSP_CTRL0 :: DMA_STATUS :: reserved1 [07:03] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_reserved1_MASK               0x000000f8
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_reserved1_SHIFT              3

/* AUD_DSP_CTRL0 :: DMA_STATUS :: ABORT0 [02:02] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT0_MASK                  0x00000004
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT0_SHIFT                 2
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT0_Normal                0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_ABORT0_Abort                 1

/* AUD_DSP_CTRL0 :: DMA_STATUS :: FINISHED0 [01:01] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED0_MASK               0x00000002
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED0_SHIFT              1
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED0_Not_finished       0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_FINISHED0_Finished           1

/* AUD_DSP_CTRL0 :: DMA_STATUS :: BUSY0 [00:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY0_MASK                   0x00000001
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY0_SHIFT                  0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY0_Ready                  0
#define BCHP_AUD_DSP_CTRL0_DMA_STATUS_BUSY0_Busy                   1

/***************************************************************************
 *DMA_TEST_STATUS - DMA Test Status Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: DMA_TEST_STATUS :: TEST_STATUS [31:00] */
#define BCHP_AUD_DSP_CTRL0_DMA_TEST_STATUS_TEST_STATUS_MASK        0xffffffff
#define BCHP_AUD_DSP_CTRL0_DMA_TEST_STATUS_TEST_STATUS_SHIFT       0

/***************************************************************************
 *FP_TIMER_STATUS - Frame Profile Timer Status Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_31 [31:31] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_31_MASK             0x80000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_31_SHIFT            31

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_30 [30:30] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_30_MASK             0x40000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_30_SHIFT            30

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_29 [29:29] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_29_MASK             0x20000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_29_SHIFT            29

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_28 [28:28] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_28_MASK             0x10000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_28_SHIFT            28

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_27 [27:27] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_27_MASK             0x08000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_27_SHIFT            27

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_26 [26:26] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_26_MASK             0x04000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_26_SHIFT            26

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_25 [25:25] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_25_MASK             0x02000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_25_SHIFT            25

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_24 [24:24] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_24_MASK             0x01000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_24_SHIFT            24

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_23 [23:23] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_23_MASK             0x00800000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_23_SHIFT            23

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_22 [22:22] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_22_MASK             0x00400000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_22_SHIFT            22

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_21 [21:21] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_21_MASK             0x00200000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_21_SHIFT            21

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_20 [20:20] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_20_MASK             0x00100000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_20_SHIFT            20

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_19 [19:19] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_19_MASK             0x00080000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_19_SHIFT            19

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_18 [18:18] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_18_MASK             0x00040000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_18_SHIFT            18

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_17 [17:17] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_17_MASK             0x00020000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_17_SHIFT            17

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_16 [16:16] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_16_MASK             0x00010000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_16_SHIFT            16

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_15 [15:15] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_15_MASK             0x00008000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_15_SHIFT            15

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_14 [14:14] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_14_MASK             0x00004000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_14_SHIFT            14

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_13 [13:13] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_13_MASK             0x00002000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_13_SHIFT            13

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_12 [12:12] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_12_MASK             0x00001000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_12_SHIFT            12

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_11 [11:11] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_11_MASK             0x00000800
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_11_SHIFT            11

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_10 [10:10] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_10_MASK             0x00000400
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_10_SHIFT            10

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_9 [09:09] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_9_MASK              0x00000200
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_9_SHIFT             9

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_8 [08:08] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_8_MASK              0x00000100
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_8_SHIFT             8

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_7 [07:07] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_7_MASK              0x00000080
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_7_SHIFT             7

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_6 [06:06] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_6_MASK              0x00000040
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_6_SHIFT             6

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_5 [05:05] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_5_MASK              0x00000020
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_5_SHIFT             5

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_4 [04:04] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_4_MASK              0x00000010
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_4_SHIFT             4

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_3 [03:03] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_3_MASK              0x00000008
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_3_SHIFT             3

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_2 [02:02] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_2_MASK              0x00000004
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_2_SHIFT             2

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_1 [01:01] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_1_MASK              0x00000002
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_1_SHIFT             1

/* AUD_DSP_CTRL0 :: FP_TIMER_STATUS :: FLG_0 [00:00] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_0_MASK              0x00000001
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_STATUS_FLG_0_SHIFT             0

/***************************************************************************
 *FP_TIMER_SET - Frame Profile Timer Set Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_31 [31:31] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_31_MASK                0x80000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_31_SHIFT               31

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_30 [30:30] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_30_MASK                0x40000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_30_SHIFT               30

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_29 [29:29] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_29_MASK                0x20000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_29_SHIFT               29

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_28 [28:28] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_28_MASK                0x10000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_28_SHIFT               28

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_27 [27:27] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_27_MASK                0x08000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_27_SHIFT               27

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_26 [26:26] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_26_MASK                0x04000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_26_SHIFT               26

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_25 [25:25] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_25_MASK                0x02000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_25_SHIFT               25

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_24 [24:24] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_24_MASK                0x01000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_24_SHIFT               24

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_23 [23:23] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_23_MASK                0x00800000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_23_SHIFT               23

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_22 [22:22] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_22_MASK                0x00400000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_22_SHIFT               22

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_21 [21:21] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_21_MASK                0x00200000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_21_SHIFT               21

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_20 [20:20] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_20_MASK                0x00100000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_20_SHIFT               20

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_19 [19:19] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_19_MASK                0x00080000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_19_SHIFT               19

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_18 [18:18] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_18_MASK                0x00040000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_18_SHIFT               18

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_17 [17:17] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_17_MASK                0x00020000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_17_SHIFT               17

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_16 [16:16] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_16_MASK                0x00010000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_16_SHIFT               16

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_15 [15:15] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_15_MASK                0x00008000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_15_SHIFT               15

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_14 [14:14] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_14_MASK                0x00004000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_14_SHIFT               14

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_13 [13:13] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_13_MASK                0x00002000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_13_SHIFT               13

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_12 [12:12] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_12_MASK                0x00001000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_12_SHIFT               12

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_11 [11:11] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_11_MASK                0x00000800
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_11_SHIFT               11

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_10 [10:10] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_10_MASK                0x00000400
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_10_SHIFT               10

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_9 [09:09] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_9_MASK                 0x00000200
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_9_SHIFT                9

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_8 [08:08] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_8_MASK                 0x00000100
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_8_SHIFT                8

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_7 [07:07] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_7_MASK                 0x00000080
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_7_SHIFT                7

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_6 [06:06] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_6_MASK                 0x00000040
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_6_SHIFT                6

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_5 [05:05] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_5_MASK                 0x00000020
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_5_SHIFT                5

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_4 [04:04] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_4_MASK                 0x00000010
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_4_SHIFT                4

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_3 [03:03] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_3_MASK                 0x00000008
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_3_SHIFT                3

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_2 [02:02] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_2_MASK                 0x00000004
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_2_SHIFT                2

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_1 [01:01] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_1_MASK                 0x00000002
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_1_SHIFT                1

/* AUD_DSP_CTRL0 :: FP_TIMER_SET :: FLG_0 [00:00] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_0_MASK                 0x00000001
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_SET_FLG_0_SHIFT                0

/***************************************************************************
 *FP_TIMER_CLEAR - Frame Profile Timer Clear Register
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_31 [31:31] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_31_MASK              0x80000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_31_SHIFT             31

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_30 [30:30] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_30_MASK              0x40000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_30_SHIFT             30

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_29 [29:29] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_29_MASK              0x20000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_29_SHIFT             29

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_28 [28:28] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_28_MASK              0x10000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_28_SHIFT             28

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_27 [27:27] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_27_MASK              0x08000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_27_SHIFT             27

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_26 [26:26] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_26_MASK              0x04000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_26_SHIFT             26

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_25 [25:25] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_25_MASK              0x02000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_25_SHIFT             25

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_24 [24:24] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_24_MASK              0x01000000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_24_SHIFT             24

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_23 [23:23] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_23_MASK              0x00800000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_23_SHIFT             23

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_22 [22:22] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_22_MASK              0x00400000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_22_SHIFT             22

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_21 [21:21] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_21_MASK              0x00200000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_21_SHIFT             21

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_20 [20:20] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_20_MASK              0x00100000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_20_SHIFT             20

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_19 [19:19] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_19_MASK              0x00080000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_19_SHIFT             19

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_18 [18:18] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_18_MASK              0x00040000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_18_SHIFT             18

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_17 [17:17] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_17_MASK              0x00020000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_17_SHIFT             17

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_16 [16:16] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_16_MASK              0x00010000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_16_SHIFT             16

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_15 [15:15] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_15_MASK              0x00008000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_15_SHIFT             15

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_14 [14:14] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_14_MASK              0x00004000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_14_SHIFT             14

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_13 [13:13] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_13_MASK              0x00002000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_13_SHIFT             13

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_12 [12:12] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_12_MASK              0x00001000
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_12_SHIFT             12

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_11 [11:11] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_11_MASK              0x00000800
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_11_SHIFT             11

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_10 [10:10] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_10_MASK              0x00000400
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_10_SHIFT             10

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_9 [09:09] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_9_MASK               0x00000200
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_9_SHIFT              9

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_8 [08:08] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_8_MASK               0x00000100
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_8_SHIFT              8

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_7 [07:07] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_7_MASK               0x00000080
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_7_SHIFT              7

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_6 [06:06] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_6_MASK               0x00000040
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_6_SHIFT              6

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_5 [05:05] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_5_MASK               0x00000020
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_5_SHIFT              5

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_4 [04:04] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_4_MASK               0x00000010
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_4_SHIFT              4

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_3 [03:03] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_3_MASK               0x00000008
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_3_SHIFT              3

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_2 [02:02] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_2_MASK               0x00000004
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_2_SHIFT              2

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_1 [01:01] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_1_MASK               0x00000002
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_1_SHIFT              1

/* AUD_DSP_CTRL0 :: FP_TIMER_CLEAR :: FLG_0 [00:00] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_0_MASK               0x00000001
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CLEAR_FLG_0_SHIFT              0

/***************************************************************************
 *FP_TIMER - Frame Profile Timer
 ***************************************************************************/
/* AUD_DSP_CTRL0 :: FP_TIMER :: CONTER [31:00] */
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CONTER_MASK                    0xffffffff
#define BCHP_AUD_DSP_CTRL0_FP_TIMER_CONTER_SHIFT                   0

#endif /* #ifndef BCHP_AUD_DSP_CTRL0_H__ */

/* End of File */
