
Studienarbeit_V10.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000148c0  080001c0  080001c0  000011c0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000008b4  08014a80  08014a80  00015a80  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08015334  08015334  0001736c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08015334  08015334  00016334  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801533c  0801533c  0001736c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801533c  0801533c  0001633c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08015340  08015340  00016340  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000036c  20000000  08015344  00017000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000023e8  2000036c  080156b0  0001736c  2**2
                  ALLOC
 10 .ram2         00002af8  10000000  10000000  00018000  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20002754  20002754  00017754  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0001736c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00038981  00000000  00000000  0001739c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00006180  00000000  00000000  0004fd1d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002818  00000000  00000000  00055ea0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001f2d  00000000  00000000  000586b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000341a8  00000000  00000000  0005a5e5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00030a26  00000000  00000000  0008e78d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0013accc  00000000  00000000  000bf1b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  001f9e7f  2**0
                  CONTENTS, READONLY
 21 .debug_frame  0000ae54  00000000  00000000  001f9ec4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000008d  00000000  00000000  00204d18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	@ (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	@ (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	2000036c 	.word	0x2000036c
 80001dc:	00000000 	.word	0x00000000
 80001e0:	08014a68 	.word	0x08014a68

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	@ (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	@ (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	@ (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	20000370 	.word	0x20000370
 80001fc:	08014a68 	.word	0x08014a68

08000200 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 8000200:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 8000202:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000206:	f8df 0088 	ldr.w	r0, [pc, #136]	@ 8000290 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 800020a:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 800020e:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 8000212:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 8000214:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 8000216:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 8000218:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 800021a:	d332      	bcc.n	8000282 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 800021c:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 800021e:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 8000220:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 8000222:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 8000224:	d314      	bcc.n	8000250 <_CheckCase2>

08000226 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 8000226:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 8000228:	19d0      	adds	r0, r2, r7
 800022a:	bf00      	nop

0800022c <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 800022c:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000230:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000234:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000236:	d005      	beq.n	8000244 <_CSDone>
        LDRB     R3,[R1], #+1
 8000238:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000240:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000242:	d1f3      	bne.n	800022c <_LoopCopyStraight>

08000244 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000244:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000248:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800024a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800024e:	4770      	bx	lr

08000250 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000250:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000252:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000254:	d319      	bcc.n	800028a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000256:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000258:	1b12      	subs	r2, r2, r4

0800025a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800025a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800025e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000262:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000264:	d1f9      	bne.n	800025a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000266:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000268:	d005      	beq.n	8000276 <_No2ChunkNeeded>

0800026a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800026a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800026e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000272:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000274:	d1f9      	bne.n	800026a <_LoopCopyAfterWrapAround>

08000276 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000276:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800027a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800027c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800027e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000280:	4770      	bx	lr

08000282 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000282:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000284:	3801      	subs	r0, #1
        CMP      R0,R2
 8000286:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000288:	d2cd      	bcs.n	8000226 <_Case4>

0800028a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800028a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800028c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800028e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000290:	200014cc 	.word	0x200014cc

08000294 <__aeabi_drsub>:
 8000294:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000298:	e002      	b.n	80002a0 <__adddf3>
 800029a:	bf00      	nop

0800029c <__aeabi_dsub>:
 800029c:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002a0 <__adddf3>:
 80002a0:	b530      	push	{r4, r5, lr}
 80002a2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002aa:	ea94 0f05 	teq	r4, r5
 80002ae:	bf08      	it	eq
 80002b0:	ea90 0f02 	teqeq	r0, r2
 80002b4:	bf1f      	itttt	ne
 80002b6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002ba:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002be:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002c2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c6:	f000 80e2 	beq.w	800048e <__adddf3+0x1ee>
 80002ca:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ce:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002d2:	bfb8      	it	lt
 80002d4:	426d      	neglt	r5, r5
 80002d6:	dd0c      	ble.n	80002f2 <__adddf3+0x52>
 80002d8:	442c      	add	r4, r5
 80002da:	ea80 0202 	eor.w	r2, r0, r2
 80002de:	ea81 0303 	eor.w	r3, r1, r3
 80002e2:	ea82 0000 	eor.w	r0, r2, r0
 80002e6:	ea83 0101 	eor.w	r1, r3, r1
 80002ea:	ea80 0202 	eor.w	r2, r0, r2
 80002ee:	ea81 0303 	eor.w	r3, r1, r3
 80002f2:	2d36      	cmp	r5, #54	@ 0x36
 80002f4:	bf88      	it	hi
 80002f6:	bd30      	pophi	{r4, r5, pc}
 80002f8:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002fc:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000300:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000304:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x70>
 800030a:	4240      	negs	r0, r0
 800030c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000310:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000314:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000318:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800031c:	d002      	beq.n	8000324 <__adddf3+0x84>
 800031e:	4252      	negs	r2, r2
 8000320:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000324:	ea94 0f05 	teq	r4, r5
 8000328:	f000 80a7 	beq.w	800047a <__adddf3+0x1da>
 800032c:	f1a4 0401 	sub.w	r4, r4, #1
 8000330:	f1d5 0e20 	rsbs	lr, r5, #32
 8000334:	db0d      	blt.n	8000352 <__adddf3+0xb2>
 8000336:	fa02 fc0e 	lsl.w	ip, r2, lr
 800033a:	fa22 f205 	lsr.w	r2, r2, r5
 800033e:	1880      	adds	r0, r0, r2
 8000340:	f141 0100 	adc.w	r1, r1, #0
 8000344:	fa03 f20e 	lsl.w	r2, r3, lr
 8000348:	1880      	adds	r0, r0, r2
 800034a:	fa43 f305 	asr.w	r3, r3, r5
 800034e:	4159      	adcs	r1, r3
 8000350:	e00e      	b.n	8000370 <__adddf3+0xd0>
 8000352:	f1a5 0520 	sub.w	r5, r5, #32
 8000356:	f10e 0e20 	add.w	lr, lr, #32
 800035a:	2a01      	cmp	r2, #1
 800035c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000360:	bf28      	it	cs
 8000362:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000366:	fa43 f305 	asr.w	r3, r3, r5
 800036a:	18c0      	adds	r0, r0, r3
 800036c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000370:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000374:	d507      	bpl.n	8000386 <__adddf3+0xe6>
 8000376:	f04f 0e00 	mov.w	lr, #0
 800037a:	f1dc 0c00 	rsbs	ip, ip, #0
 800037e:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000382:	eb6e 0101 	sbc.w	r1, lr, r1
 8000386:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 800038a:	d31b      	bcc.n	80003c4 <__adddf3+0x124>
 800038c:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 8000390:	d30c      	bcc.n	80003ac <__adddf3+0x10c>
 8000392:	0849      	lsrs	r1, r1, #1
 8000394:	ea5f 0030 	movs.w	r0, r0, rrx
 8000398:	ea4f 0c3c 	mov.w	ip, ip, rrx
 800039c:	f104 0401 	add.w	r4, r4, #1
 80003a0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a8:	f080 809a 	bcs.w	80004e0 <__adddf3+0x240>
 80003ac:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003b0:	bf08      	it	eq
 80003b2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b6:	f150 0000 	adcs.w	r0, r0, #0
 80003ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003be:	ea41 0105 	orr.w	r1, r1, r5
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c8:	4140      	adcs	r0, r0
 80003ca:	eb41 0101 	adc.w	r1, r1, r1
 80003ce:	3c01      	subs	r4, #1
 80003d0:	bf28      	it	cs
 80003d2:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d6:	d2e9      	bcs.n	80003ac <__adddf3+0x10c>
 80003d8:	f091 0f00 	teq	r1, #0
 80003dc:	bf04      	itt	eq
 80003de:	4601      	moveq	r1, r0
 80003e0:	2000      	moveq	r0, #0
 80003e2:	fab1 f381 	clz	r3, r1
 80003e6:	bf08      	it	eq
 80003e8:	3320      	addeq	r3, #32
 80003ea:	f1a3 030b 	sub.w	r3, r3, #11
 80003ee:	f1b3 0220 	subs.w	r2, r3, #32
 80003f2:	da0c      	bge.n	800040e <__adddf3+0x16e>
 80003f4:	320c      	adds	r2, #12
 80003f6:	dd08      	ble.n	800040a <__adddf3+0x16a>
 80003f8:	f102 0c14 	add.w	ip, r2, #20
 80003fc:	f1c2 020c 	rsb	r2, r2, #12
 8000400:	fa01 f00c 	lsl.w	r0, r1, ip
 8000404:	fa21 f102 	lsr.w	r1, r1, r2
 8000408:	e00c      	b.n	8000424 <__adddf3+0x184>
 800040a:	f102 0214 	add.w	r2, r2, #20
 800040e:	bfd8      	it	le
 8000410:	f1c2 0c20 	rsble	ip, r2, #32
 8000414:	fa01 f102 	lsl.w	r1, r1, r2
 8000418:	fa20 fc0c 	lsr.w	ip, r0, ip
 800041c:	bfdc      	itt	le
 800041e:	ea41 010c 	orrle.w	r1, r1, ip
 8000422:	4090      	lslle	r0, r2
 8000424:	1ae4      	subs	r4, r4, r3
 8000426:	bfa2      	ittt	ge
 8000428:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800042c:	4329      	orrge	r1, r5
 800042e:	bd30      	popge	{r4, r5, pc}
 8000430:	ea6f 0404 	mvn.w	r4, r4
 8000434:	3c1f      	subs	r4, #31
 8000436:	da1c      	bge.n	8000472 <__adddf3+0x1d2>
 8000438:	340c      	adds	r4, #12
 800043a:	dc0e      	bgt.n	800045a <__adddf3+0x1ba>
 800043c:	f104 0414 	add.w	r4, r4, #20
 8000440:	f1c4 0220 	rsb	r2, r4, #32
 8000444:	fa20 f004 	lsr.w	r0, r0, r4
 8000448:	fa01 f302 	lsl.w	r3, r1, r2
 800044c:	ea40 0003 	orr.w	r0, r0, r3
 8000450:	fa21 f304 	lsr.w	r3, r1, r4
 8000454:	ea45 0103 	orr.w	r1, r5, r3
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	f1c4 040c 	rsb	r4, r4, #12
 800045e:	f1c4 0220 	rsb	r2, r4, #32
 8000462:	fa20 f002 	lsr.w	r0, r0, r2
 8000466:	fa01 f304 	lsl.w	r3, r1, r4
 800046a:	ea40 0003 	orr.w	r0, r0, r3
 800046e:	4629      	mov	r1, r5
 8000470:	bd30      	pop	{r4, r5, pc}
 8000472:	fa21 f004 	lsr.w	r0, r1, r4
 8000476:	4629      	mov	r1, r5
 8000478:	bd30      	pop	{r4, r5, pc}
 800047a:	f094 0f00 	teq	r4, #0
 800047e:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 8000482:	bf06      	itte	eq
 8000484:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000488:	3401      	addeq	r4, #1
 800048a:	3d01      	subne	r5, #1
 800048c:	e74e      	b.n	800032c <__adddf3+0x8c>
 800048e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000492:	bf18      	it	ne
 8000494:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000498:	d029      	beq.n	80004ee <__adddf3+0x24e>
 800049a:	ea94 0f05 	teq	r4, r5
 800049e:	bf08      	it	eq
 80004a0:	ea90 0f02 	teqeq	r0, r2
 80004a4:	d005      	beq.n	80004b2 <__adddf3+0x212>
 80004a6:	ea54 0c00 	orrs.w	ip, r4, r0
 80004aa:	bf04      	itt	eq
 80004ac:	4619      	moveq	r1, r3
 80004ae:	4610      	moveq	r0, r2
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	ea91 0f03 	teq	r1, r3
 80004b6:	bf1e      	ittt	ne
 80004b8:	2100      	movne	r1, #0
 80004ba:	2000      	movne	r0, #0
 80004bc:	bd30      	popne	{r4, r5, pc}
 80004be:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004c2:	d105      	bne.n	80004d0 <__adddf3+0x230>
 80004c4:	0040      	lsls	r0, r0, #1
 80004c6:	4149      	adcs	r1, r1
 80004c8:	bf28      	it	cs
 80004ca:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ce:	bd30      	pop	{r4, r5, pc}
 80004d0:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d4:	bf3c      	itt	cc
 80004d6:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004da:	bd30      	popcc	{r4, r5, pc}
 80004dc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004e0:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e4:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e8:	f04f 0000 	mov.w	r0, #0
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004f2:	bf1a      	itte	ne
 80004f4:	4619      	movne	r1, r3
 80004f6:	4610      	movne	r0, r2
 80004f8:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004fc:	bf1c      	itt	ne
 80004fe:	460b      	movne	r3, r1
 8000500:	4602      	movne	r2, r0
 8000502:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000506:	bf06      	itte	eq
 8000508:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800050c:	ea91 0f03 	teqeq	r1, r3
 8000510:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000514:	bd30      	pop	{r4, r5, pc}
 8000516:	bf00      	nop

08000518 <__aeabi_ui2d>:
 8000518:	f090 0f00 	teq	r0, #0
 800051c:	bf04      	itt	eq
 800051e:	2100      	moveq	r1, #0
 8000520:	4770      	bxeq	lr
 8000522:	b530      	push	{r4, r5, lr}
 8000524:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000528:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800052c:	f04f 0500 	mov.w	r5, #0
 8000530:	f04f 0100 	mov.w	r1, #0
 8000534:	e750      	b.n	80003d8 <__adddf3+0x138>
 8000536:	bf00      	nop

08000538 <__aeabi_i2d>:
 8000538:	f090 0f00 	teq	r0, #0
 800053c:	bf04      	itt	eq
 800053e:	2100      	moveq	r1, #0
 8000540:	4770      	bxeq	lr
 8000542:	b530      	push	{r4, r5, lr}
 8000544:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000548:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800054c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000550:	bf48      	it	mi
 8000552:	4240      	negmi	r0, r0
 8000554:	f04f 0100 	mov.w	r1, #0
 8000558:	e73e      	b.n	80003d8 <__adddf3+0x138>
 800055a:	bf00      	nop

0800055c <__aeabi_f2d>:
 800055c:	0042      	lsls	r2, r0, #1
 800055e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000562:	ea4f 0131 	mov.w	r1, r1, rrx
 8000566:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800056a:	bf1f      	itttt	ne
 800056c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 8000570:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000574:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000578:	4770      	bxne	lr
 800057a:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057e:	bf08      	it	eq
 8000580:	4770      	bxeq	lr
 8000582:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000586:	bf04      	itt	eq
 8000588:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 800058c:	4770      	bxeq	lr
 800058e:	b530      	push	{r4, r5, lr}
 8000590:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000594:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000598:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800059c:	e71c      	b.n	80003d8 <__adddf3+0x138>
 800059e:	bf00      	nop

080005a0 <__aeabi_ul2d>:
 80005a0:	ea50 0201 	orrs.w	r2, r0, r1
 80005a4:	bf08      	it	eq
 80005a6:	4770      	bxeq	lr
 80005a8:	b530      	push	{r4, r5, lr}
 80005aa:	f04f 0500 	mov.w	r5, #0
 80005ae:	e00a      	b.n	80005c6 <__aeabi_l2d+0x16>

080005b0 <__aeabi_l2d>:
 80005b0:	ea50 0201 	orrs.w	r2, r0, r1
 80005b4:	bf08      	it	eq
 80005b6:	4770      	bxeq	lr
 80005b8:	b530      	push	{r4, r5, lr}
 80005ba:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005be:	d502      	bpl.n	80005c6 <__aeabi_l2d+0x16>
 80005c0:	4240      	negs	r0, r0
 80005c2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005ca:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ce:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005d2:	f43f aed8 	beq.w	8000386 <__adddf3+0xe6>
 80005d6:	f04f 0203 	mov.w	r2, #3
 80005da:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005de:	bf18      	it	ne
 80005e0:	3203      	addne	r2, #3
 80005e2:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e6:	bf18      	it	ne
 80005e8:	3203      	addne	r2, #3
 80005ea:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ee:	f1c2 0320 	rsb	r3, r2, #32
 80005f2:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f6:	fa20 f002 	lsr.w	r0, r0, r2
 80005fa:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fe:	ea40 000e 	orr.w	r0, r0, lr
 8000602:	fa21 f102 	lsr.w	r1, r1, r2
 8000606:	4414      	add	r4, r2
 8000608:	e6bd      	b.n	8000386 <__adddf3+0xe6>
 800060a:	bf00      	nop

0800060c <__aeabi_dmul>:
 800060c:	b570      	push	{r4, r5, r6, lr}
 800060e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000612:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000616:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800061a:	bf1d      	ittte	ne
 800061c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000620:	ea94 0f0c 	teqne	r4, ip
 8000624:	ea95 0f0c 	teqne	r5, ip
 8000628:	f000 f8de 	bleq	80007e8 <__aeabi_dmul+0x1dc>
 800062c:	442c      	add	r4, r5
 800062e:	ea81 0603 	eor.w	r6, r1, r3
 8000632:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000636:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800063a:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063e:	bf18      	it	ne
 8000640:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000644:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000648:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800064c:	d038      	beq.n	80006c0 <__aeabi_dmul+0xb4>
 800064e:	fba0 ce02 	umull	ip, lr, r0, r2
 8000652:	f04f 0500 	mov.w	r5, #0
 8000656:	fbe1 e502 	umlal	lr, r5, r1, r2
 800065a:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065e:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000662:	f04f 0600 	mov.w	r6, #0
 8000666:	fbe1 5603 	umlal	r5, r6, r1, r3
 800066a:	f09c 0f00 	teq	ip, #0
 800066e:	bf18      	it	ne
 8000670:	f04e 0e01 	orrne.w	lr, lr, #1
 8000674:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000678:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 800067c:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 8000680:	d204      	bcs.n	800068c <__aeabi_dmul+0x80>
 8000682:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000686:	416d      	adcs	r5, r5
 8000688:	eb46 0606 	adc.w	r6, r6, r6
 800068c:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000690:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000694:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000698:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 800069c:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006a0:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a4:	bf88      	it	hi
 80006a6:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006aa:	d81e      	bhi.n	80006ea <__aeabi_dmul+0xde>
 80006ac:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006b0:	bf08      	it	eq
 80006b2:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b6:	f150 0000 	adcs.w	r0, r0, #0
 80006ba:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006be:	bd70      	pop	{r4, r5, r6, pc}
 80006c0:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c4:	ea46 0101 	orr.w	r1, r6, r1
 80006c8:	ea40 0002 	orr.w	r0, r0, r2
 80006cc:	ea81 0103 	eor.w	r1, r1, r3
 80006d0:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d4:	bfc2      	ittt	gt
 80006d6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006da:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006de:	bd70      	popgt	{r4, r5, r6, pc}
 80006e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e4:	f04f 0e00 	mov.w	lr, #0
 80006e8:	3c01      	subs	r4, #1
 80006ea:	f300 80ab 	bgt.w	8000844 <__aeabi_dmul+0x238>
 80006ee:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006f2:	bfde      	ittt	le
 80006f4:	2000      	movle	r0, #0
 80006f6:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006fa:	bd70      	pople	{r4, r5, r6, pc}
 80006fc:	f1c4 0400 	rsb	r4, r4, #0
 8000700:	3c20      	subs	r4, #32
 8000702:	da35      	bge.n	8000770 <__aeabi_dmul+0x164>
 8000704:	340c      	adds	r4, #12
 8000706:	dc1b      	bgt.n	8000740 <__aeabi_dmul+0x134>
 8000708:	f104 0414 	add.w	r4, r4, #20
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f305 	lsl.w	r3, r0, r5
 8000714:	fa20 f004 	lsr.w	r0, r0, r4
 8000718:	fa01 f205 	lsl.w	r2, r1, r5
 800071c:	ea40 0002 	orr.w	r0, r0, r2
 8000720:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000724:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000728:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800072c:	fa21 f604 	lsr.w	r6, r1, r4
 8000730:	eb42 0106 	adc.w	r1, r2, r6
 8000734:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000738:	bf08      	it	eq
 800073a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073e:	bd70      	pop	{r4, r5, r6, pc}
 8000740:	f1c4 040c 	rsb	r4, r4, #12
 8000744:	f1c4 0520 	rsb	r5, r4, #32
 8000748:	fa00 f304 	lsl.w	r3, r0, r4
 800074c:	fa20 f005 	lsr.w	r0, r0, r5
 8000750:	fa01 f204 	lsl.w	r2, r1, r4
 8000754:	ea40 0002 	orr.w	r0, r0, r2
 8000758:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800075c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000760:	f141 0100 	adc.w	r1, r1, #0
 8000764:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000768:	bf08      	it	eq
 800076a:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076e:	bd70      	pop	{r4, r5, r6, pc}
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f205 	lsl.w	r2, r0, r5
 8000778:	ea4e 0e02 	orr.w	lr, lr, r2
 800077c:	fa20 f304 	lsr.w	r3, r0, r4
 8000780:	fa01 f205 	lsl.w	r2, r1, r5
 8000784:	ea43 0302 	orr.w	r3, r3, r2
 8000788:	fa21 f004 	lsr.w	r0, r1, r4
 800078c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000790:	fa21 f204 	lsr.w	r2, r1, r4
 8000794:	ea20 0002 	bic.w	r0, r0, r2
 8000798:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 800079c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a0:	bf08      	it	eq
 80007a2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a6:	bd70      	pop	{r4, r5, r6, pc}
 80007a8:	f094 0f00 	teq	r4, #0
 80007ac:	d10f      	bne.n	80007ce <__aeabi_dmul+0x1c2>
 80007ae:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007b2:	0040      	lsls	r0, r0, #1
 80007b4:	eb41 0101 	adc.w	r1, r1, r1
 80007b8:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007bc:	bf08      	it	eq
 80007be:	3c01      	subeq	r4, #1
 80007c0:	d0f7      	beq.n	80007b2 <__aeabi_dmul+0x1a6>
 80007c2:	ea41 0106 	orr.w	r1, r1, r6
 80007c6:	f095 0f00 	teq	r5, #0
 80007ca:	bf18      	it	ne
 80007cc:	4770      	bxne	lr
 80007ce:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007d2:	0052      	lsls	r2, r2, #1
 80007d4:	eb43 0303 	adc.w	r3, r3, r3
 80007d8:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007dc:	bf08      	it	eq
 80007de:	3d01      	subeq	r5, #1
 80007e0:	d0f7      	beq.n	80007d2 <__aeabi_dmul+0x1c6>
 80007e2:	ea43 0306 	orr.w	r3, r3, r6
 80007e6:	4770      	bx	lr
 80007e8:	ea94 0f0c 	teq	r4, ip
 80007ec:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007f0:	bf18      	it	ne
 80007f2:	ea95 0f0c 	teqne	r5, ip
 80007f6:	d00c      	beq.n	8000812 <__aeabi_dmul+0x206>
 80007f8:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007fc:	bf18      	it	ne
 80007fe:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000802:	d1d1      	bne.n	80007a8 <__aeabi_dmul+0x19c>
 8000804:	ea81 0103 	eor.w	r1, r1, r3
 8000808:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800080c:	f04f 0000 	mov.w	r0, #0
 8000810:	bd70      	pop	{r4, r5, r6, pc}
 8000812:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000816:	bf06      	itte	eq
 8000818:	4610      	moveq	r0, r2
 800081a:	4619      	moveq	r1, r3
 800081c:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000820:	d019      	beq.n	8000856 <__aeabi_dmul+0x24a>
 8000822:	ea94 0f0c 	teq	r4, ip
 8000826:	d102      	bne.n	800082e <__aeabi_dmul+0x222>
 8000828:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 800082c:	d113      	bne.n	8000856 <__aeabi_dmul+0x24a>
 800082e:	ea95 0f0c 	teq	r5, ip
 8000832:	d105      	bne.n	8000840 <__aeabi_dmul+0x234>
 8000834:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000838:	bf1c      	itt	ne
 800083a:	4610      	movne	r0, r2
 800083c:	4619      	movne	r1, r3
 800083e:	d10a      	bne.n	8000856 <__aeabi_dmul+0x24a>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800084c:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000850:	f04f 0000 	mov.w	r0, #0
 8000854:	bd70      	pop	{r4, r5, r6, pc}
 8000856:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 800085a:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085e:	bd70      	pop	{r4, r5, r6, pc}

08000860 <__aeabi_ddiv>:
 8000860:	b570      	push	{r4, r5, r6, lr}
 8000862:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000866:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800086a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086e:	bf1d      	ittte	ne
 8000870:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000874:	ea94 0f0c 	teqne	r4, ip
 8000878:	ea95 0f0c 	teqne	r5, ip
 800087c:	f000 f8a7 	bleq	80009ce <__aeabi_ddiv+0x16e>
 8000880:	eba4 0405 	sub.w	r4, r4, r5
 8000884:	ea81 0e03 	eor.w	lr, r1, r3
 8000888:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800088c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000890:	f000 8088 	beq.w	80009a4 <__aeabi_ddiv+0x144>
 8000894:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000898:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 800089c:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008a0:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a4:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a8:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008ac:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008b0:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b4:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b8:	429d      	cmp	r5, r3
 80008ba:	bf08      	it	eq
 80008bc:	4296      	cmpeq	r6, r2
 80008be:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008c2:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c6:	d202      	bcs.n	80008ce <__aeabi_ddiv+0x6e>
 80008c8:	085b      	lsrs	r3, r3, #1
 80008ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ce:	1ab6      	subs	r6, r6, r2
 80008d0:	eb65 0503 	sbc.w	r5, r5, r3
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008de:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008e2:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e6:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ea:	bf22      	ittt	cs
 80008ec:	1ab6      	subcs	r6, r6, r2
 80008ee:	4675      	movcs	r5, lr
 80008f0:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fe:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000902:	bf22      	ittt	cs
 8000904:	1ab6      	subcs	r6, r6, r2
 8000906:	4675      	movcs	r5, lr
 8000908:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 800090c:	085b      	lsrs	r3, r3, #1
 800090e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000912:	ebb6 0e02 	subs.w	lr, r6, r2
 8000916:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091a:	bf22      	ittt	cs
 800091c:	1ab6      	subcs	r6, r6, r2
 800091e:	4675      	movcs	r5, lr
 8000920:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	ebb6 0e02 	subs.w	lr, r6, r2
 800092e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000932:	bf22      	ittt	cs
 8000934:	1ab6      	subcs	r6, r6, r2
 8000936:	4675      	movcs	r5, lr
 8000938:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 800093c:	ea55 0e06 	orrs.w	lr, r5, r6
 8000940:	d018      	beq.n	8000974 <__aeabi_ddiv+0x114>
 8000942:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000946:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800094a:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094e:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000952:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000956:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800095a:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095e:	d1c0      	bne.n	80008e2 <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	d10b      	bne.n	800097e <__aeabi_ddiv+0x11e>
 8000966:	ea41 0100 	orr.w	r1, r1, r0
 800096a:	f04f 0000 	mov.w	r0, #0
 800096e:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 8000972:	e7b6      	b.n	80008e2 <__aeabi_ddiv+0x82>
 8000974:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000978:	bf04      	itt	eq
 800097a:	4301      	orreq	r1, r0
 800097c:	2000      	moveq	r0, #0
 800097e:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000982:	bf88      	it	hi
 8000984:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000988:	f63f aeaf 	bhi.w	80006ea <__aeabi_dmul+0xde>
 800098c:	ebb5 0c03 	subs.w	ip, r5, r3
 8000990:	bf04      	itt	eq
 8000992:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000996:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800099a:	f150 0000 	adcs.w	r0, r0, #0
 800099e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009a2:	bd70      	pop	{r4, r5, r6, pc}
 80009a4:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a8:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009ac:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009b0:	bfc2      	ittt	gt
 80009b2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009ba:	bd70      	popgt	{r4, r5, r6, pc}
 80009bc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009c0:	f04f 0e00 	mov.w	lr, #0
 80009c4:	3c01      	subs	r4, #1
 80009c6:	e690      	b.n	80006ea <__aeabi_dmul+0xde>
 80009c8:	ea45 0e06 	orr.w	lr, r5, r6
 80009cc:	e68d      	b.n	80006ea <__aeabi_dmul+0xde>
 80009ce:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009d2:	ea94 0f0c 	teq	r4, ip
 80009d6:	bf08      	it	eq
 80009d8:	ea95 0f0c 	teqeq	r5, ip
 80009dc:	f43f af3b 	beq.w	8000856 <__aeabi_dmul+0x24a>
 80009e0:	ea94 0f0c 	teq	r4, ip
 80009e4:	d10a      	bne.n	80009fc <__aeabi_ddiv+0x19c>
 80009e6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009ea:	f47f af34 	bne.w	8000856 <__aeabi_dmul+0x24a>
 80009ee:	ea95 0f0c 	teq	r5, ip
 80009f2:	f47f af25 	bne.w	8000840 <__aeabi_dmul+0x234>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e72c      	b.n	8000856 <__aeabi_dmul+0x24a>
 80009fc:	ea95 0f0c 	teq	r5, ip
 8000a00:	d106      	bne.n	8000a10 <__aeabi_ddiv+0x1b0>
 8000a02:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a06:	f43f aefd 	beq.w	8000804 <__aeabi_dmul+0x1f8>
 8000a0a:	4610      	mov	r0, r2
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	e722      	b.n	8000856 <__aeabi_dmul+0x24a>
 8000a10:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a14:	bf18      	it	ne
 8000a16:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a1a:	f47f aec5 	bne.w	80007a8 <__aeabi_dmul+0x19c>
 8000a1e:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a22:	f47f af0d 	bne.w	8000840 <__aeabi_dmul+0x234>
 8000a26:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a2a:	f47f aeeb 	bne.w	8000804 <__aeabi_dmul+0x1f8>
 8000a2e:	e712      	b.n	8000856 <__aeabi_dmul+0x24a>

08000a30 <__aeabi_d2f>:
 8000a30:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a34:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a38:	bf24      	itt	cs
 8000a3a:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a3e:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a42:	d90d      	bls.n	8000a60 <__aeabi_d2f+0x30>
 8000a44:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000a48:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000a4c:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000a50:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000a54:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000a58:	bf08      	it	eq
 8000a5a:	f020 0001 	biceq.w	r0, r0, #1
 8000a5e:	4770      	bx	lr
 8000a60:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000a64:	d121      	bne.n	8000aaa <__aeabi_d2f+0x7a>
 8000a66:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000a6a:	bfbc      	itt	lt
 8000a6c:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000a70:	4770      	bxlt	lr
 8000a72:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a76:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000a7a:	f1c2 0218 	rsb	r2, r2, #24
 8000a7e:	f1c2 0c20 	rsb	ip, r2, #32
 8000a82:	fa10 f30c 	lsls.w	r3, r0, ip
 8000a86:	fa20 f002 	lsr.w	r0, r0, r2
 8000a8a:	bf18      	it	ne
 8000a8c:	f040 0001 	orrne.w	r0, r0, #1
 8000a90:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a94:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000a98:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000a9c:	ea40 000c 	orr.w	r0, r0, ip
 8000aa0:	fa23 f302 	lsr.w	r3, r3, r2
 8000aa4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000aa8:	e7cc      	b.n	8000a44 <__aeabi_d2f+0x14>
 8000aaa:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000aae:	d107      	bne.n	8000ac0 <__aeabi_d2f+0x90>
 8000ab0:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000ab4:	bf1e      	ittt	ne
 8000ab6:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000aba:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000abe:	4770      	bxne	lr
 8000ac0:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ac4:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ac8:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000acc:	4770      	bx	lr
 8000ace:	bf00      	nop

08000ad0 <__aeabi_uldivmod>:
 8000ad0:	b953      	cbnz	r3, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad2:	b94a      	cbnz	r2, 8000ae8 <__aeabi_uldivmod+0x18>
 8000ad4:	2900      	cmp	r1, #0
 8000ad6:	bf08      	it	eq
 8000ad8:	2800      	cmpeq	r0, #0
 8000ada:	bf1c      	itt	ne
 8000adc:	f04f 31ff 	movne.w	r1, #4294967295
 8000ae0:	f04f 30ff 	movne.w	r0, #4294967295
 8000ae4:	f000 b988 	b.w	8000df8 <__aeabi_idiv0>
 8000ae8:	f1ad 0c08 	sub.w	ip, sp, #8
 8000aec:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000af0:	f000 f806 	bl	8000b00 <__udivmoddi4>
 8000af4:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000af8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000afc:	b004      	add	sp, #16
 8000afe:	4770      	bx	lr

08000b00 <__udivmoddi4>:
 8000b00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000b04:	9d08      	ldr	r5, [sp, #32]
 8000b06:	468e      	mov	lr, r1
 8000b08:	4604      	mov	r4, r0
 8000b0a:	4688      	mov	r8, r1
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	d14a      	bne.n	8000ba6 <__udivmoddi4+0xa6>
 8000b10:	428a      	cmp	r2, r1
 8000b12:	4617      	mov	r7, r2
 8000b14:	d962      	bls.n	8000bdc <__udivmoddi4+0xdc>
 8000b16:	fab2 f682 	clz	r6, r2
 8000b1a:	b14e      	cbz	r6, 8000b30 <__udivmoddi4+0x30>
 8000b1c:	f1c6 0320 	rsb	r3, r6, #32
 8000b20:	fa01 f806 	lsl.w	r8, r1, r6
 8000b24:	fa20 f303 	lsr.w	r3, r0, r3
 8000b28:	40b7      	lsls	r7, r6
 8000b2a:	ea43 0808 	orr.w	r8, r3, r8
 8000b2e:	40b4      	lsls	r4, r6
 8000b30:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b34:	fa1f fc87 	uxth.w	ip, r7
 8000b38:	fbb8 f1fe 	udiv	r1, r8, lr
 8000b3c:	0c23      	lsrs	r3, r4, #16
 8000b3e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000b42:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b46:	fb01 f20c 	mul.w	r2, r1, ip
 8000b4a:	429a      	cmp	r2, r3
 8000b4c:	d909      	bls.n	8000b62 <__udivmoddi4+0x62>
 8000b4e:	18fb      	adds	r3, r7, r3
 8000b50:	f101 30ff 	add.w	r0, r1, #4294967295
 8000b54:	f080 80ea 	bcs.w	8000d2c <__udivmoddi4+0x22c>
 8000b58:	429a      	cmp	r2, r3
 8000b5a:	f240 80e7 	bls.w	8000d2c <__udivmoddi4+0x22c>
 8000b5e:	3902      	subs	r1, #2
 8000b60:	443b      	add	r3, r7
 8000b62:	1a9a      	subs	r2, r3, r2
 8000b64:	b2a3      	uxth	r3, r4
 8000b66:	fbb2 f0fe 	udiv	r0, r2, lr
 8000b6a:	fb0e 2210 	mls	r2, lr, r0, r2
 8000b6e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000b72:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b76:	459c      	cmp	ip, r3
 8000b78:	d909      	bls.n	8000b8e <__udivmoddi4+0x8e>
 8000b7a:	18fb      	adds	r3, r7, r3
 8000b7c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000b80:	f080 80d6 	bcs.w	8000d30 <__udivmoddi4+0x230>
 8000b84:	459c      	cmp	ip, r3
 8000b86:	f240 80d3 	bls.w	8000d30 <__udivmoddi4+0x230>
 8000b8a:	443b      	add	r3, r7
 8000b8c:	3802      	subs	r0, #2
 8000b8e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000b92:	eba3 030c 	sub.w	r3, r3, ip
 8000b96:	2100      	movs	r1, #0
 8000b98:	b11d      	cbz	r5, 8000ba2 <__udivmoddi4+0xa2>
 8000b9a:	40f3      	lsrs	r3, r6
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	e9c5 3200 	strd	r3, r2, [r5]
 8000ba2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000ba6:	428b      	cmp	r3, r1
 8000ba8:	d905      	bls.n	8000bb6 <__udivmoddi4+0xb6>
 8000baa:	b10d      	cbz	r5, 8000bb0 <__udivmoddi4+0xb0>
 8000bac:	e9c5 0100 	strd	r0, r1, [r5]
 8000bb0:	2100      	movs	r1, #0
 8000bb2:	4608      	mov	r0, r1
 8000bb4:	e7f5      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bb6:	fab3 f183 	clz	r1, r3
 8000bba:	2900      	cmp	r1, #0
 8000bbc:	d146      	bne.n	8000c4c <__udivmoddi4+0x14c>
 8000bbe:	4573      	cmp	r3, lr
 8000bc0:	d302      	bcc.n	8000bc8 <__udivmoddi4+0xc8>
 8000bc2:	4282      	cmp	r2, r0
 8000bc4:	f200 8105 	bhi.w	8000dd2 <__udivmoddi4+0x2d2>
 8000bc8:	1a84      	subs	r4, r0, r2
 8000bca:	eb6e 0203 	sbc.w	r2, lr, r3
 8000bce:	2001      	movs	r0, #1
 8000bd0:	4690      	mov	r8, r2
 8000bd2:	2d00      	cmp	r5, #0
 8000bd4:	d0e5      	beq.n	8000ba2 <__udivmoddi4+0xa2>
 8000bd6:	e9c5 4800 	strd	r4, r8, [r5]
 8000bda:	e7e2      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000bdc:	2a00      	cmp	r2, #0
 8000bde:	f000 8090 	beq.w	8000d02 <__udivmoddi4+0x202>
 8000be2:	fab2 f682 	clz	r6, r2
 8000be6:	2e00      	cmp	r6, #0
 8000be8:	f040 80a4 	bne.w	8000d34 <__udivmoddi4+0x234>
 8000bec:	1a8a      	subs	r2, r1, r2
 8000bee:	0c03      	lsrs	r3, r0, #16
 8000bf0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bf4:	b280      	uxth	r0, r0
 8000bf6:	b2bc      	uxth	r4, r7
 8000bf8:	2101      	movs	r1, #1
 8000bfa:	fbb2 fcfe 	udiv	ip, r2, lr
 8000bfe:	fb0e 221c 	mls	r2, lr, ip, r2
 8000c02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c06:	fb04 f20c 	mul.w	r2, r4, ip
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x11e>
 8000c0e:	18fb      	adds	r3, r7, r3
 8000c10:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000c14:	d202      	bcs.n	8000c1c <__udivmoddi4+0x11c>
 8000c16:	429a      	cmp	r2, r3
 8000c18:	f200 80e0 	bhi.w	8000ddc <__udivmoddi4+0x2dc>
 8000c1c:	46c4      	mov	ip, r8
 8000c1e:	1a9b      	subs	r3, r3, r2
 8000c20:	fbb3 f2fe 	udiv	r2, r3, lr
 8000c24:	fb0e 3312 	mls	r3, lr, r2, r3
 8000c28:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000c2c:	fb02 f404 	mul.w	r4, r2, r4
 8000c30:	429c      	cmp	r4, r3
 8000c32:	d907      	bls.n	8000c44 <__udivmoddi4+0x144>
 8000c34:	18fb      	adds	r3, r7, r3
 8000c36:	f102 30ff 	add.w	r0, r2, #4294967295
 8000c3a:	d202      	bcs.n	8000c42 <__udivmoddi4+0x142>
 8000c3c:	429c      	cmp	r4, r3
 8000c3e:	f200 80ca 	bhi.w	8000dd6 <__udivmoddi4+0x2d6>
 8000c42:	4602      	mov	r2, r0
 8000c44:	1b1b      	subs	r3, r3, r4
 8000c46:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000c4a:	e7a5      	b.n	8000b98 <__udivmoddi4+0x98>
 8000c4c:	f1c1 0620 	rsb	r6, r1, #32
 8000c50:	408b      	lsls	r3, r1
 8000c52:	fa22 f706 	lsr.w	r7, r2, r6
 8000c56:	431f      	orrs	r7, r3
 8000c58:	fa0e f401 	lsl.w	r4, lr, r1
 8000c5c:	fa20 f306 	lsr.w	r3, r0, r6
 8000c60:	fa2e fe06 	lsr.w	lr, lr, r6
 8000c64:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000c68:	4323      	orrs	r3, r4
 8000c6a:	fa00 f801 	lsl.w	r8, r0, r1
 8000c6e:	fa1f fc87 	uxth.w	ip, r7
 8000c72:	fbbe f0f9 	udiv	r0, lr, r9
 8000c76:	0c1c      	lsrs	r4, r3, #16
 8000c78:	fb09 ee10 	mls	lr, r9, r0, lr
 8000c7c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000c80:	fb00 fe0c 	mul.w	lr, r0, ip
 8000c84:	45a6      	cmp	lr, r4
 8000c86:	fa02 f201 	lsl.w	r2, r2, r1
 8000c8a:	d909      	bls.n	8000ca0 <__udivmoddi4+0x1a0>
 8000c8c:	193c      	adds	r4, r7, r4
 8000c8e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000c92:	f080 809c 	bcs.w	8000dce <__udivmoddi4+0x2ce>
 8000c96:	45a6      	cmp	lr, r4
 8000c98:	f240 8099 	bls.w	8000dce <__udivmoddi4+0x2ce>
 8000c9c:	3802      	subs	r0, #2
 8000c9e:	443c      	add	r4, r7
 8000ca0:	eba4 040e 	sub.w	r4, r4, lr
 8000ca4:	fa1f fe83 	uxth.w	lr, r3
 8000ca8:	fbb4 f3f9 	udiv	r3, r4, r9
 8000cac:	fb09 4413 	mls	r4, r9, r3, r4
 8000cb0:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000cb4:	fb03 fc0c 	mul.w	ip, r3, ip
 8000cb8:	45a4      	cmp	ip, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1ce>
 8000cbc:	193c      	adds	r4, r7, r4
 8000cbe:	f103 3eff 	add.w	lr, r3, #4294967295
 8000cc2:	f080 8082 	bcs.w	8000dca <__udivmoddi4+0x2ca>
 8000cc6:	45a4      	cmp	ip, r4
 8000cc8:	d97f      	bls.n	8000dca <__udivmoddi4+0x2ca>
 8000cca:	3b02      	subs	r3, #2
 8000ccc:	443c      	add	r4, r7
 8000cce:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000cd2:	eba4 040c 	sub.w	r4, r4, ip
 8000cd6:	fba0 ec02 	umull	lr, ip, r0, r2
 8000cda:	4564      	cmp	r4, ip
 8000cdc:	4673      	mov	r3, lr
 8000cde:	46e1      	mov	r9, ip
 8000ce0:	d362      	bcc.n	8000da8 <__udivmoddi4+0x2a8>
 8000ce2:	d05f      	beq.n	8000da4 <__udivmoddi4+0x2a4>
 8000ce4:	b15d      	cbz	r5, 8000cfe <__udivmoddi4+0x1fe>
 8000ce6:	ebb8 0203 	subs.w	r2, r8, r3
 8000cea:	eb64 0409 	sbc.w	r4, r4, r9
 8000cee:	fa04 f606 	lsl.w	r6, r4, r6
 8000cf2:	fa22 f301 	lsr.w	r3, r2, r1
 8000cf6:	431e      	orrs	r6, r3
 8000cf8:	40cc      	lsrs	r4, r1
 8000cfa:	e9c5 6400 	strd	r6, r4, [r5]
 8000cfe:	2100      	movs	r1, #0
 8000d00:	e74f      	b.n	8000ba2 <__udivmoddi4+0xa2>
 8000d02:	fbb1 fcf2 	udiv	ip, r1, r2
 8000d06:	0c01      	lsrs	r1, r0, #16
 8000d08:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000d0c:	b280      	uxth	r0, r0
 8000d0e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000d12:	463b      	mov	r3, r7
 8000d14:	4638      	mov	r0, r7
 8000d16:	463c      	mov	r4, r7
 8000d18:	46b8      	mov	r8, r7
 8000d1a:	46be      	mov	lr, r7
 8000d1c:	2620      	movs	r6, #32
 8000d1e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000d22:	eba2 0208 	sub.w	r2, r2, r8
 8000d26:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000d2a:	e766      	b.n	8000bfa <__udivmoddi4+0xfa>
 8000d2c:	4601      	mov	r1, r0
 8000d2e:	e718      	b.n	8000b62 <__udivmoddi4+0x62>
 8000d30:	4610      	mov	r0, r2
 8000d32:	e72c      	b.n	8000b8e <__udivmoddi4+0x8e>
 8000d34:	f1c6 0220 	rsb	r2, r6, #32
 8000d38:	fa2e f302 	lsr.w	r3, lr, r2
 8000d3c:	40b7      	lsls	r7, r6
 8000d3e:	40b1      	lsls	r1, r6
 8000d40:	fa20 f202 	lsr.w	r2, r0, r2
 8000d44:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d48:	430a      	orrs	r2, r1
 8000d4a:	fbb3 f8fe 	udiv	r8, r3, lr
 8000d4e:	b2bc      	uxth	r4, r7
 8000d50:	fb0e 3318 	mls	r3, lr, r8, r3
 8000d54:	0c11      	lsrs	r1, r2, #16
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb08 f904 	mul.w	r9, r8, r4
 8000d5e:	40b0      	lsls	r0, r6
 8000d60:	4589      	cmp	r9, r1
 8000d62:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000d66:	b280      	uxth	r0, r0
 8000d68:	d93e      	bls.n	8000de8 <__udivmoddi4+0x2e8>
 8000d6a:	1879      	adds	r1, r7, r1
 8000d6c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000d70:	d201      	bcs.n	8000d76 <__udivmoddi4+0x276>
 8000d72:	4589      	cmp	r9, r1
 8000d74:	d81f      	bhi.n	8000db6 <__udivmoddi4+0x2b6>
 8000d76:	eba1 0109 	sub.w	r1, r1, r9
 8000d7a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000d7e:	fb09 f804 	mul.w	r8, r9, r4
 8000d82:	fb0e 1119 	mls	r1, lr, r9, r1
 8000d86:	b292      	uxth	r2, r2
 8000d88:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000d8c:	4542      	cmp	r2, r8
 8000d8e:	d229      	bcs.n	8000de4 <__udivmoddi4+0x2e4>
 8000d90:	18ba      	adds	r2, r7, r2
 8000d92:	f109 31ff 	add.w	r1, r9, #4294967295
 8000d96:	d2c4      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d98:	4542      	cmp	r2, r8
 8000d9a:	d2c2      	bcs.n	8000d22 <__udivmoddi4+0x222>
 8000d9c:	f1a9 0102 	sub.w	r1, r9, #2
 8000da0:	443a      	add	r2, r7
 8000da2:	e7be      	b.n	8000d22 <__udivmoddi4+0x222>
 8000da4:	45f0      	cmp	r8, lr
 8000da6:	d29d      	bcs.n	8000ce4 <__udivmoddi4+0x1e4>
 8000da8:	ebbe 0302 	subs.w	r3, lr, r2
 8000dac:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000db0:	3801      	subs	r0, #1
 8000db2:	46e1      	mov	r9, ip
 8000db4:	e796      	b.n	8000ce4 <__udivmoddi4+0x1e4>
 8000db6:	eba7 0909 	sub.w	r9, r7, r9
 8000dba:	4449      	add	r1, r9
 8000dbc:	f1a8 0c02 	sub.w	ip, r8, #2
 8000dc0:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dc4:	fb09 f804 	mul.w	r8, r9, r4
 8000dc8:	e7db      	b.n	8000d82 <__udivmoddi4+0x282>
 8000dca:	4673      	mov	r3, lr
 8000dcc:	e77f      	b.n	8000cce <__udivmoddi4+0x1ce>
 8000dce:	4650      	mov	r0, sl
 8000dd0:	e766      	b.n	8000ca0 <__udivmoddi4+0x1a0>
 8000dd2:	4608      	mov	r0, r1
 8000dd4:	e6fd      	b.n	8000bd2 <__udivmoddi4+0xd2>
 8000dd6:	443b      	add	r3, r7
 8000dd8:	3a02      	subs	r2, #2
 8000dda:	e733      	b.n	8000c44 <__udivmoddi4+0x144>
 8000ddc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000de0:	443b      	add	r3, r7
 8000de2:	e71c      	b.n	8000c1e <__udivmoddi4+0x11e>
 8000de4:	4649      	mov	r1, r9
 8000de6:	e79c      	b.n	8000d22 <__udivmoddi4+0x222>
 8000de8:	eba1 0109 	sub.w	r1, r1, r9
 8000dec:	46c4      	mov	ip, r8
 8000dee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000df2:	fb09 f804 	mul.w	r8, r9, r4
 8000df6:	e7c4      	b.n	8000d82 <__udivmoddi4+0x282>

08000df8 <__aeabi_idiv0>:
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop

08000dfc <configureTimerForRunTimeStats>:
unsigned long getRunTimeCounterValue(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 8000dfc:	b480      	push	{r7}
 8000dfe:	af00      	add	r7, sp, #0

}
 8000e00:	bf00      	nop
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr

08000e0a <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 8000e0a:	b480      	push	{r7}
 8000e0c:	af00      	add	r7, sp, #0
return 0;
 8000e0e:	2300      	movs	r3, #0
}
 8000e10:	4618      	mov	r0, r3
 8000e12:	46bd      	mov	sp, r7
 8000e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e18:	4770      	bx	lr
	...

08000e1c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e1c:	b580      	push	{r7, lr}
 8000e1e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e20:	f000 ff1f 	bl	8001c62 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e24:	f000 f8a4 	bl	8000f70 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e28:	f000 f9c2 	bl	80011b0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000e2c:	f000 f97e 	bl	800112c <MX_DMA_Init>
  MX_I2C2_Init();
 8000e30:	f000 f8f0 	bl	8001014 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000e34:	f000 f92e 	bl	8001094 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000e38:	f007 fcdc 	bl	80087f4 <osKernelInitialize>
	  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of I2C2available */
  I2C2availableHandle = osSemaphoreNew(1, 1, &I2C2available_attributes);
 8000e3c:	4a2f      	ldr	r2, [pc, #188]	@ (8000efc <main+0xe0>)
 8000e3e:	2101      	movs	r1, #1
 8000e40:	2001      	movs	r0, #1
 8000e42:	f007 fef2 	bl	8008c2a <osSemaphoreNew>
 8000e46:	4603      	mov	r3, r0
 8000e48:	4a2d      	ldr	r2, [pc, #180]	@ (8000f00 <main+0xe4>)
 8000e4a:	6013      	str	r3, [r2, #0]

  /* creation of UART1available */
  UART1availableHandle = osSemaphoreNew(1, 1, &UART1available_attributes);
 8000e4c:	4a2d      	ldr	r2, [pc, #180]	@ (8000f04 <main+0xe8>)
 8000e4e:	2101      	movs	r1, #1
 8000e50:	2001      	movs	r0, #1
 8000e52:	f007 feea 	bl	8008c2a <osSemaphoreNew>
 8000e56:	4603      	mov	r3, r0
 8000e58:	4a2b      	ldr	r2, [pc, #172]	@ (8000f08 <main+0xec>)
 8000e5a:	6013      	str	r3, [r2, #0]
	  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8000e5c:	4a2b      	ldr	r2, [pc, #172]	@ (8000f0c <main+0xf0>)
 8000e5e:	2100      	movs	r1, #0
 8000e60:	482b      	ldr	r0, [pc, #172]	@ (8000f10 <main+0xf4>)
 8000e62:	f007 fd26 	bl	80088b2 <osThreadNew>
 8000e66:	4603      	mov	r3, r0
 8000e68:	4a2a      	ldr	r2, [pc, #168]	@ (8000f14 <main+0xf8>)
 8000e6a:	6013      	str	r3, [r2, #0]

  /* creation of IMUTask */
  IMUTaskHandle = osThreadNew(IMU_Task, NULL, &IMUTask_attributes);
 8000e6c:	4a2a      	ldr	r2, [pc, #168]	@ (8000f18 <main+0xfc>)
 8000e6e:	2100      	movs	r1, #0
 8000e70:	482a      	ldr	r0, [pc, #168]	@ (8000f1c <main+0x100>)
 8000e72:	f007 fd1e 	bl	80088b2 <osThreadNew>
 8000e76:	4603      	mov	r3, r0
 8000e78:	4a29      	ldr	r2, [pc, #164]	@ (8000f20 <main+0x104>)
 8000e7a:	6013      	str	r3, [r2, #0]

  /* creation of MagnetoTask */
  MagnetoTaskHandle = osThreadNew(Magneto_Task, NULL, &MagnetoTask_attributes);
 8000e7c:	4a29      	ldr	r2, [pc, #164]	@ (8000f24 <main+0x108>)
 8000e7e:	2100      	movs	r1, #0
 8000e80:	4829      	ldr	r0, [pc, #164]	@ (8000f28 <main+0x10c>)
 8000e82:	f007 fd16 	bl	80088b2 <osThreadNew>
 8000e86:	4603      	mov	r3, r0
 8000e88:	4a28      	ldr	r2, [pc, #160]	@ (8000f2c <main+0x110>)
 8000e8a:	6013      	str	r3, [r2, #0]

  /* creation of ToFTask */
  ToFTaskHandle = osThreadNew(ToF_Task, NULL, &ToFTask_attributes);
 8000e8c:	4a28      	ldr	r2, [pc, #160]	@ (8000f30 <main+0x114>)
 8000e8e:	2100      	movs	r1, #0
 8000e90:	4828      	ldr	r0, [pc, #160]	@ (8000f34 <main+0x118>)
 8000e92:	f007 fd0e 	bl	80088b2 <osThreadNew>
 8000e96:	4603      	mov	r3, r0
 8000e98:	4a27      	ldr	r2, [pc, #156]	@ (8000f38 <main+0x11c>)
 8000e9a:	6013      	str	r3, [r2, #0]

  /* creation of BaroTask */
  BaroTaskHandle = osThreadNew(Baro_Task, NULL, &BaroTask_attributes);
 8000e9c:	4a27      	ldr	r2, [pc, #156]	@ (8000f3c <main+0x120>)
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4827      	ldr	r0, [pc, #156]	@ (8000f40 <main+0x124>)
 8000ea2:	f007 fd06 	bl	80088b2 <osThreadNew>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	4a26      	ldr	r2, [pc, #152]	@ (8000f44 <main+0x128>)
 8000eaa:	6013      	str	r3, [r2, #0]

  /* creation of HumidityTask */
  HumidityTaskHandle = osThreadNew(Humidity_Task, NULL, &HumidityTask_attributes);
 8000eac:	4a26      	ldr	r2, [pc, #152]	@ (8000f48 <main+0x12c>)
 8000eae:	2100      	movs	r1, #0
 8000eb0:	4826      	ldr	r0, [pc, #152]	@ (8000f4c <main+0x130>)
 8000eb2:	f007 fcfe 	bl	80088b2 <osThreadNew>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	4a25      	ldr	r2, [pc, #148]	@ (8000f50 <main+0x134>)
 8000eba:	6013      	str	r3, [r2, #0]

  /* creation of InitTask */
  InitTaskHandle = osThreadNew(Init_Task, NULL, &InitTask_attributes);
 8000ebc:	4a25      	ldr	r2, [pc, #148]	@ (8000f54 <main+0x138>)
 8000ebe:	2100      	movs	r1, #0
 8000ec0:	4825      	ldr	r0, [pc, #148]	@ (8000f58 <main+0x13c>)
 8000ec2:	f007 fcf6 	bl	80088b2 <osThreadNew>
 8000ec6:	4603      	mov	r3, r0
 8000ec8:	4a24      	ldr	r2, [pc, #144]	@ (8000f5c <main+0x140>)
 8000eca:	6013      	str	r3, [r2, #0]

  /* creation of DataTransmitTas */
  DataTransmitTasHandle = osThreadNew(Data_Transmit_Task, NULL, &DataTransmitTas_attributes);
 8000ecc:	4a24      	ldr	r2, [pc, #144]	@ (8000f60 <main+0x144>)
 8000ece:	2100      	movs	r1, #0
 8000ed0:	4824      	ldr	r0, [pc, #144]	@ (8000f64 <main+0x148>)
 8000ed2:	f007 fcee 	bl	80088b2 <osThreadNew>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	4a23      	ldr	r2, [pc, #140]	@ (8000f68 <main+0x14c>)
 8000eda:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* terminate the default Task because it just exists because of the STM23CubeIDE configuration set it mandatory - that is not needed because
   * a idle task is created by FreeRTOS anyway   */
  osThreadTerminate(defaultTaskHandle);
 8000edc:	4b0d      	ldr	r3, [pc, #52]	@ (8000f14 <main+0xf8>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4618      	mov	r0, r3
 8000ee2:	f007 fd79 	bl	80089d8 <osThreadTerminate>
  /* USER CODE END RTOS_THREADS */

  /* USER CODE BEGIN RTOS_EVENTS */
  SEGGER_SYSVIEW_Conf();
 8000ee6:	f00d feb3 	bl	800ec50 <SEGGER_SYSVIEW_Conf>
  SEGGER_SYSVIEW_Start();
 8000eea:	f00d f825 	bl	800df38 <SEGGER_SYSVIEW_Start>
  SEGGER_SYSVIEW_PrintfHost("START");
 8000eee:	481f      	ldr	r0, [pc, #124]	@ (8000f6c <main+0x150>)
 8000ef0:	f00d fe30 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8000ef4:	f007 fca2 	bl	800883c <osKernelStart>
  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	  while (1)
 8000ef8:	bf00      	nop
 8000efa:	e7fd      	b.n	8000ef8 <main+0xdc>
 8000efc:	08015278 	.word	0x08015278
 8000f00:	20000610 	.word	0x20000610
 8000f04:	08015288 	.word	0x08015288
 8000f08:	20000614 	.word	0x20000614
 8000f0c:	08015158 	.word	0x08015158
 8000f10:	0800130d 	.word	0x0800130d
 8000f14:	200005f0 	.word	0x200005f0
 8000f18:	0801517c 	.word	0x0801517c
 8000f1c:	0800131d 	.word	0x0800131d
 8000f20:	200005f4 	.word	0x200005f4
 8000f24:	080151a0 	.word	0x080151a0
 8000f28:	08001355 	.word	0x08001355
 8000f2c:	200005f8 	.word	0x200005f8
 8000f30:	080151c4 	.word	0x080151c4
 8000f34:	0800138d 	.word	0x0800138d
 8000f38:	200005fc 	.word	0x200005fc
 8000f3c:	080151e8 	.word	0x080151e8
 8000f40:	080013c5 	.word	0x080013c5
 8000f44:	20000600 	.word	0x20000600
 8000f48:	0801520c 	.word	0x0801520c
 8000f4c:	080013fd 	.word	0x080013fd
 8000f50:	20000604 	.word	0x20000604
 8000f54:	08015230 	.word	0x08015230
 8000f58:	08001435 	.word	0x08001435
 8000f5c:	20000608 	.word	0x20000608
 8000f60:	08015254 	.word	0x08015254
 8000f64:	08001481 	.word	0x08001481
 8000f68:	2000060c 	.word	0x2000060c
 8000f6c:	08014b00 	.word	0x08014b00

08000f70 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b096      	sub	sp, #88	@ 0x58
 8000f74:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000f76:	f107 0314 	add.w	r3, r7, #20
 8000f7a:	2244      	movs	r2, #68	@ 0x44
 8000f7c:	2100      	movs	r1, #0
 8000f7e:	4618      	mov	r0, r3
 8000f80:	f013 fc7a 	bl	8014878 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000f84:	463b      	mov	r3, r7
 8000f86:	2200      	movs	r2, #0
 8000f88:	601a      	str	r2, [r3, #0]
 8000f8a:	605a      	str	r2, [r3, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
 8000f8e:	60da      	str	r2, [r3, #12]
 8000f90:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 8000f92:	2000      	movs	r0, #0
 8000f94:	f003 febc 	bl	8004d10 <HAL_PWREx_ControlVoltageScaling>
 8000f98:	4603      	mov	r3, r0
 8000f9a:	2b00      	cmp	r3, #0
 8000f9c:	d001      	beq.n	8000fa2 <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000f9e:	f000 fac1 	bl	8001524 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000fa2:	2310      	movs	r3, #16
 8000fa4:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000fa6:	2301      	movs	r3, #1
 8000fa8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000faa:	2300      	movs	r3, #0
 8000fac:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000fae:	2360      	movs	r3, #96	@ 0x60
 8000fb0:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000fb2:	2302      	movs	r3, #2
 8000fb4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000fb6:	2301      	movs	r3, #1
 8000fb8:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000fba:	2301      	movs	r3, #1
 8000fbc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 8000fbe:	233c      	movs	r3, #60	@ 0x3c
 8000fc0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000fc2:	2302      	movs	r3, #2
 8000fc4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000fca:	2302      	movs	r3, #2
 8000fcc:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000fce:	f107 0314 	add.w	r3, r7, #20
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	f003 ff40 	bl	8004e58 <HAL_RCC_OscConfig>
 8000fd8:	4603      	mov	r3, r0
 8000fda:	2b00      	cmp	r3, #0
 8000fdc:	d001      	beq.n	8000fe2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000fde:	f000 faa1 	bl	8001524 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000fe2:	230f      	movs	r3, #15
 8000fe4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000fea:	2300      	movs	r3, #0
 8000fec:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000ff6:	463b      	mov	r3, r7
 8000ff8:	2105      	movs	r1, #5
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f004 fb46 	bl	800568c <HAL_RCC_ClockConfig>
 8001000:	4603      	mov	r3, r0
 8001002:	2b00      	cmp	r3, #0
 8001004:	d001      	beq.n	800100a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001006:	f000 fa8d 	bl	8001524 <Error_Handler>
  }
}
 800100a:	bf00      	nop
 800100c:	3758      	adds	r7, #88	@ 0x58
 800100e:	46bd      	mov	sp, r7
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001018:	4b1b      	ldr	r3, [pc, #108]	@ (8001088 <MX_I2C2_Init+0x74>)
 800101a:	4a1c      	ldr	r2, [pc, #112]	@ (800108c <MX_I2C2_Init+0x78>)
 800101c:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x10B21F61;
 800101e:	4b1a      	ldr	r3, [pc, #104]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001020:	4a1b      	ldr	r2, [pc, #108]	@ (8001090 <MX_I2C2_Init+0x7c>)
 8001022:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001024:	4b18      	ldr	r3, [pc, #96]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001026:	2200      	movs	r2, #0
 8001028:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 800102a:	4b17      	ldr	r3, [pc, #92]	@ (8001088 <MX_I2C2_Init+0x74>)
 800102c:	2201      	movs	r2, #1
 800102e:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001030:	4b15      	ldr	r3, [pc, #84]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001032:	2200      	movs	r2, #0
 8001034:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001036:	4b14      	ldr	r3, [pc, #80]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001038:	2200      	movs	r2, #0
 800103a:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 800103c:	4b12      	ldr	r3, [pc, #72]	@ (8001088 <MX_I2C2_Init+0x74>)
 800103e:	2200      	movs	r2, #0
 8001040:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001042:	4b11      	ldr	r3, [pc, #68]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001044:	2200      	movs	r2, #0
 8001046:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001048:	4b0f      	ldr	r3, [pc, #60]	@ (8001088 <MX_I2C2_Init+0x74>)
 800104a:	2200      	movs	r2, #0
 800104c:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800104e:	480e      	ldr	r0, [pc, #56]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001050:	f001 fc70 	bl	8002934 <HAL_I2C_Init>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 800105a:	f000 fa63 	bl	8001524 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800105e:	2100      	movs	r1, #0
 8001060:	4809      	ldr	r0, [pc, #36]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001062:	f003 fd9d 	bl	8004ba0 <HAL_I2CEx_ConfigAnalogFilter>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d001      	beq.n	8001070 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 800106c:	f000 fa5a 	bl	8001524 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001070:	2100      	movs	r1, #0
 8001072:	4805      	ldr	r0, [pc, #20]	@ (8001088 <MX_I2C2_Init+0x74>)
 8001074:	f003 fddf 	bl	8004c36 <HAL_I2CEx_ConfigDigitalFilter>
 8001078:	4603      	mov	r3, r0
 800107a:	2b00      	cmp	r3, #0
 800107c:	d001      	beq.n	8001082 <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800107e:	f000 fa51 	bl	8001524 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001082:	bf00      	nop
 8001084:	bd80      	pop	{r7, pc}
 8001086:	bf00      	nop
 8001088:	20000388 	.word	0x20000388
 800108c:	40005800 	.word	0x40005800
 8001090:	10b21f61 	.word	0x10b21f61

08001094 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001094:	b580      	push	{r7, lr}
 8001096:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001098:	4b22      	ldr	r3, [pc, #136]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 800109a:	4a23      	ldr	r2, [pc, #140]	@ (8001128 <MX_USART1_UART_Init+0x94>)
 800109c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800109e:	4b21      	ldr	r3, [pc, #132]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010a0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010a4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010a6:	4b1f      	ldr	r3, [pc, #124]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010a8:	2200      	movs	r2, #0
 80010aa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010ae:	2200      	movs	r2, #0
 80010b0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80010b2:	4b1c      	ldr	r3, [pc, #112]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010b4:	2200      	movs	r2, #0
 80010b6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80010b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010ba:	220c      	movs	r2, #12
 80010bc:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80010be:	4b19      	ldr	r3, [pc, #100]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80010c4:	4b17      	ldr	r3, [pc, #92]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010c6:	2200      	movs	r2, #0
 80010c8:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80010ca:	4b16      	ldr	r3, [pc, #88]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010cc:	2200      	movs	r2, #0
 80010ce:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80010d0:	4b14      	ldr	r3, [pc, #80]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010d2:	2200      	movs	r2, #0
 80010d4:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80010d6:	4b13      	ldr	r3, [pc, #76]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010d8:	2200      	movs	r2, #0
 80010da:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80010dc:	4811      	ldr	r0, [pc, #68]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010de:	f005 ffaf 	bl	8007040 <HAL_UART_Init>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80010e8:	f000 fa1c 	bl	8001524 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010ec:	2100      	movs	r1, #0
 80010ee:	480d      	ldr	r0, [pc, #52]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 80010f0:	f007 fa71 	bl	80085d6 <HAL_UARTEx_SetTxFifoThreshold>
 80010f4:	4603      	mov	r3, r0
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d001      	beq.n	80010fe <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80010fa:	f000 fa13 	bl	8001524 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80010fe:	2100      	movs	r1, #0
 8001100:	4808      	ldr	r0, [pc, #32]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 8001102:	f007 faa6 	bl	8008652 <HAL_UARTEx_SetRxFifoThreshold>
 8001106:	4603      	mov	r3, r0
 8001108:	2b00      	cmp	r3, #0
 800110a:	d001      	beq.n	8001110 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 800110c:	f000 fa0a 	bl	8001524 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8001110:	4804      	ldr	r0, [pc, #16]	@ (8001124 <MX_USART1_UART_Init+0x90>)
 8001112:	f007 fa27 	bl	8008564 <HAL_UARTEx_DisableFifoMode>
 8001116:	4603      	mov	r3, r0
 8001118:	2b00      	cmp	r3, #0
 800111a:	d001      	beq.n	8001120 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 800111c:	f000 fa02 	bl	8001524 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001120:	bf00      	nop
 8001122:	bd80      	pop	{r7, pc}
 8001124:	2000049c 	.word	0x2000049c
 8001128:	40013800 	.word	0x40013800

0800112c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	b082      	sub	sp, #8
 8001130:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001132:	4b1e      	ldr	r3, [pc, #120]	@ (80011ac <MX_DMA_Init+0x80>)
 8001134:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001136:	4a1d      	ldr	r2, [pc, #116]	@ (80011ac <MX_DMA_Init+0x80>)
 8001138:	f043 0304 	orr.w	r3, r3, #4
 800113c:	6493      	str	r3, [r2, #72]	@ 0x48
 800113e:	4b1b      	ldr	r3, [pc, #108]	@ (80011ac <MX_DMA_Init+0x80>)
 8001140:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001142:	f003 0304 	and.w	r3, r3, #4
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800114a:	4b18      	ldr	r3, [pc, #96]	@ (80011ac <MX_DMA_Init+0x80>)
 800114c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800114e:	4a17      	ldr	r2, [pc, #92]	@ (80011ac <MX_DMA_Init+0x80>)
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6493      	str	r3, [r2, #72]	@ 0x48
 8001156:	4b15      	ldr	r3, [pc, #84]	@ (80011ac <MX_DMA_Init+0x80>)
 8001158:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800115a:	f003 0301 	and.w	r3, r3, #1
 800115e:	603b      	str	r3, [r7, #0]
 8001160:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 7, 0);
 8001162:	2200      	movs	r2, #0
 8001164:	2107      	movs	r1, #7
 8001166:	200b      	movs	r0, #11
 8001168:	f000 feae 	bl	8001ec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800116c:	200b      	movs	r0, #11
 800116e:	f000 fec7 	bl	8001f00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 8, 0);
 8001172:	2200      	movs	r2, #0
 8001174:	2108      	movs	r1, #8
 8001176:	200c      	movs	r0, #12
 8001178:	f000 fea6 	bl	8001ec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800117c:	200c      	movs	r0, #12
 800117e:	f000 febf 	bl	8001f00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 11, 0);
 8001182:	2200      	movs	r2, #0
 8001184:	210b      	movs	r1, #11
 8001186:	200d      	movs	r0, #13
 8001188:	f000 fe9e 	bl	8001ec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 800118c:	200d      	movs	r0, #13
 800118e:	f000 feb7 	bl	8001f00 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 11, 0);
 8001192:	2200      	movs	r2, #0
 8001194:	210b      	movs	r1, #11
 8001196:	200e      	movs	r0, #14
 8001198:	f000 fe96 	bl	8001ec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 800119c:	200e      	movs	r0, #14
 800119e:	f000 feaf 	bl	8001f00 <HAL_NVIC_EnableIRQ>

}
 80011a2:	bf00      	nop
 80011a4:	3708      	adds	r7, #8
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	40021000 	.word	0x40021000

080011b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011b0:	b580      	push	{r7, lr}
 80011b2:	b08a      	sub	sp, #40	@ 0x28
 80011b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011b6:	f107 0314 	add.w	r3, r7, #20
 80011ba:	2200      	movs	r2, #0
 80011bc:	601a      	str	r2, [r3, #0]
 80011be:	605a      	str	r2, [r3, #4]
 80011c0:	609a      	str	r2, [r3, #8]
 80011c2:	60da      	str	r2, [r3, #12]
 80011c4:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011c6:	4b4d      	ldr	r3, [pc, #308]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ca:	4a4c      	ldr	r2, [pc, #304]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011cc:	f043 0304 	orr.w	r3, r3, #4
 80011d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011d2:	4b4a      	ldr	r3, [pc, #296]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011d6:	f003 0304 	and.w	r3, r3, #4
 80011da:	613b      	str	r3, [r7, #16]
 80011dc:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80011de:	4b47      	ldr	r3, [pc, #284]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011e2:	4a46      	ldr	r2, [pc, #280]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80011e8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80011ea:	4b44      	ldr	r3, [pc, #272]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80011f2:	60fb      	str	r3, [r7, #12]
 80011f4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80011f6:	4b41      	ldr	r3, [pc, #260]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80011fa:	4a40      	ldr	r2, [pc, #256]	@ (80012fc <MX_GPIO_Init+0x14c>)
 80011fc:	f043 0302 	orr.w	r3, r3, #2
 8001200:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001202:	4b3e      	ldr	r3, [pc, #248]	@ (80012fc <MX_GPIO_Init+0x14c>)
 8001204:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001206:	f003 0302 	and.w	r3, r3, #2
 800120a:	60bb      	str	r3, [r7, #8]
 800120c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800120e:	4b3b      	ldr	r3, [pc, #236]	@ (80012fc <MX_GPIO_Init+0x14c>)
 8001210:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001212:	4a3a      	ldr	r2, [pc, #232]	@ (80012fc <MX_GPIO_Init+0x14c>)
 8001214:	f043 0308 	orr.w	r3, r3, #8
 8001218:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800121a:	4b38      	ldr	r3, [pc, #224]	@ (80012fc <MX_GPIO_Init+0x14c>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800121e:	f003 0308 	and.w	r3, r3, #8
 8001222:	607b      	str	r3, [r7, #4]
 8001224:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001226:	4b35      	ldr	r3, [pc, #212]	@ (80012fc <MX_GPIO_Init+0x14c>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800122a:	4a34      	ldr	r2, [pc, #208]	@ (80012fc <MX_GPIO_Init+0x14c>)
 800122c:	f043 0301 	orr.w	r3, r3, #1
 8001230:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001232:	4b32      	ldr	r3, [pc, #200]	@ (80012fc <MX_GPIO_Init+0x14c>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001236:	f003 0301 	and.w	r3, r3, #1
 800123a:	603b      	str	r3, [r7, #0]
 800123c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED2_GPIO_Port, LED2_Pin, GPIO_PIN_RESET);
 800123e:	2200      	movs	r2, #0
 8001240:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001244:	482e      	ldr	r0, [pc, #184]	@ (8001300 <MX_GPIO_Init+0x150>)
 8001246:	f001 fb45 	bl	80028d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 800124a:	2200      	movs	r2, #0
 800124c:	2140      	movs	r1, #64	@ 0x40
 800124e:	482d      	ldr	r0, [pc, #180]	@ (8001304 <MX_GPIO_Init+0x154>)
 8001250:	f001 fb40 	bl	80028d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BUTTON_EXTI13_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8001254:	f44f 5304 	mov.w	r3, #8448	@ 0x2100
 8001258:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800125a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800125e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001260:	2300      	movs	r3, #0
 8001262:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001264:	f107 0314 	add.w	r3, r7, #20
 8001268:	4619      	mov	r1, r3
 800126a:	4826      	ldr	r0, [pc, #152]	@ (8001304 <MX_GPIO_Init+0x154>)
 800126c:	f001 f9a0 	bl	80025b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : LED2_Pin */
  GPIO_InitStruct.Pin = LED2_Pin;
 8001270:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001274:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001276:	2301      	movs	r3, #1
 8001278:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800127a:	2300      	movs	r3, #0
 800127c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800127e:	2300      	movs	r3, #0
 8001280:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001282:	f107 0314 	add.w	r3, r7, #20
 8001286:	4619      	mov	r1, r3
 8001288:	481d      	ldr	r0, [pc, #116]	@ (8001300 <MX_GPIO_Init+0x150>)
 800128a:	f001 f991 	bl	80025b0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI10_Pin LSM6DSL_INT1_EXTI11_Pin HTS221_DRDY_EXTI15_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI10_Pin|LSM6DSL_INT1_EXTI11_Pin|HTS221_DRDY_EXTI15_Pin;
 800128e:	f44f 430c 	mov.w	r3, #35840	@ 0x8c00
 8001292:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001294:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800129a:	2300      	movs	r3, #0
 800129c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	4818      	ldr	r0, [pc, #96]	@ (8001308 <MX_GPIO_Init+0x158>)
 80012a6:	f001 f983 	bl	80025b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 80012aa:	2340      	movs	r3, #64	@ 0x40
 80012ac:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012ae:	2301      	movs	r3, #1
 80012b0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b2:	2300      	movs	r3, #0
 80012b4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b6:	2300      	movs	r3, #0
 80012b8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 80012ba:	f107 0314 	add.w	r3, r7, #20
 80012be:	4619      	mov	r1, r3
 80012c0:	4810      	ldr	r0, [pc, #64]	@ (8001304 <MX_GPIO_Init+0x154>)
 80012c2:	f001 f975 	bl	80025b0 <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_GPIO1_EXTI7_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin;
 80012c6:	2380      	movs	r3, #128	@ 0x80
 80012c8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80012ca:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80012ce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d0:	2300      	movs	r3, #0
 80012d2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(VL53L0X_GPIO1_EXTI7_GPIO_Port, &GPIO_InitStruct);
 80012d4:	f107 0314 	add.w	r3, r7, #20
 80012d8:	4619      	mov	r1, r3
 80012da:	480a      	ldr	r0, [pc, #40]	@ (8001304 <MX_GPIO_Init+0x154>)
 80012dc:	f001 f968 	bl	80025b0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 10, 0);
 80012e0:	2200      	movs	r2, #0
 80012e2:	210a      	movs	r1, #10
 80012e4:	2017      	movs	r0, #23
 80012e6:	f000 fdef 	bl	8001ec8 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 10, 0);
 80012ea:	2200      	movs	r2, #0
 80012ec:	210a      	movs	r1, #10
 80012ee:	2028      	movs	r0, #40	@ 0x28
 80012f0:	f000 fdea 	bl	8001ec8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80012f4:	bf00      	nop
 80012f6:	3728      	adds	r7, #40	@ 0x28
 80012f8:	46bd      	mov	sp, r7
 80012fa:	bd80      	pop	{r7, pc}
 80012fc:	40021000 	.word	0x40021000
 8001300:	48000400 	.word	0x48000400
 8001304:	48000800 	.word	0x48000800
 8001308:	48000c00 	.word	0x48000c00

0800130c <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b082      	sub	sp, #8
 8001310:	af00      	add	r7, sp, #0
 8001312:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8001314:	2001      	movs	r0, #1
 8001316:	f007 fc6d 	bl	8008bf4 <osDelay>
 800131a:	e7fb      	b.n	8001314 <StartDefaultTask+0x8>

0800131c <IMU_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_IMU_Task */
void IMU_Task(void *argument)
{
 800131c:	b580      	push	{r7, lr}
 800131e:	b084      	sub	sp, #16
 8001320:	af00      	add	r7, sp, #0
 8001322:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN IMU_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001324:	2300      	movs	r3, #0
 8001326:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001328:	f04f 32ff 	mov.w	r2, #4294967295
 800132c:	2101      	movs	r1, #1
 800132e:	2001      	movs	r0, #1
 8001330:	f007 fbdc 	bl	8008aec <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001334:	4b06      	ldr	r3, [pc, #24]	@ (8001350 <IMU_Task+0x34>)
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	f04f 31ff 	mov.w	r1, #4294967295
 800133c:	4618      	mov	r0, r3
 800133e:	f007 fcfd 	bl	8008d3c <osSemaphoreAcquire>
	  HAL_status = LSM6DSL_data_ready();
 8001342:	f00d fefd 	bl	800f140 <LSM6DSL_data_ready>
 8001346:	4603      	mov	r3, r0
 8001348:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 800134a:	bf00      	nop
 800134c:	e7ec      	b.n	8001328 <IMU_Task+0xc>
 800134e:	bf00      	nop
 8001350:	20000610 	.word	0x20000610

08001354 <Magneto_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Magneto_Task */
void Magneto_Task(void *argument)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Magneto_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 800135c:	2300      	movs	r3, #0
 800135e:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001360:	f04f 32ff 	mov.w	r2, #4294967295
 8001364:	2101      	movs	r1, #1
 8001366:	2002      	movs	r0, #2
 8001368:	f007 fbc0 	bl	8008aec <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 800136c:	4b06      	ldr	r3, [pc, #24]	@ (8001388 <Magneto_Task+0x34>)
 800136e:	681b      	ldr	r3, [r3, #0]
 8001370:	f04f 31ff 	mov.w	r1, #4294967295
 8001374:	4618      	mov	r0, r3
 8001376:	f007 fce1 	bl	8008d3c <osSemaphoreAcquire>
	  HAL_status = LIS3MDL_data_ready();
 800137a:	f00e fb31 	bl	800f9e0 <LIS3MDL_data_ready>
 800137e:	4603      	mov	r3, r0
 8001380:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(MAG_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001382:	bf00      	nop
 8001384:	e7ec      	b.n	8001360 <Magneto_Task+0xc>
 8001386:	bf00      	nop
 8001388:	20000610 	.word	0x20000610

0800138c <ToF_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_ToF_Task */
void ToF_Task(void *argument)
{
 800138c:	b580      	push	{r7, lr}
 800138e:	b084      	sub	sp, #16
 8001390:	af00      	add	r7, sp, #0
 8001392:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ToF_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001394:	2300      	movs	r3, #0
 8001396:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001398:	f04f 32ff 	mov.w	r2, #4294967295
 800139c:	2101      	movs	r1, #1
 800139e:	2010      	movs	r0, #16
 80013a0:	f007 fba4 	bl	8008aec <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 80013a4:	4b06      	ldr	r3, [pc, #24]	@ (80013c0 <ToF_Task+0x34>)
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	f04f 31ff 	mov.w	r1, #4294967295
 80013ac:	4618      	mov	r0, r3
 80013ae:	f007 fcc5 	bl	8008d3c <osSemaphoreAcquire>
	  HAL_status = VL53L0X_data_ready();
 80013b2:	f013 fa25 	bl	8014800 <VL53L0X_data_ready>
 80013b6:	4603      	mov	r3, r0
 80013b8:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(TOF_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013ba:	bf00      	nop
 80013bc:	e7ec      	b.n	8001398 <ToF_Task+0xc>
 80013be:	bf00      	nop
 80013c0:	20000610 	.word	0x20000610

080013c4 <Baro_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Baro_Task */
void Baro_Task(void *argument)
{
 80013c4:	b580      	push	{r7, lr}
 80013c6:	b084      	sub	sp, #16
 80013c8:	af00      	add	r7, sp, #0
 80013ca:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Baro_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 80013cc:	2300      	movs	r3, #0
 80013ce:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013d0:	f04f 32ff 	mov.w	r2, #4294967295
 80013d4:	2101      	movs	r1, #1
 80013d6:	2004      	movs	r0, #4
 80013d8:	f007 fb88 	bl	8008aec <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 80013dc:	4b06      	ldr	r3, [pc, #24]	@ (80013f8 <Baro_Task+0x34>)
 80013de:	681b      	ldr	r3, [r3, #0]
 80013e0:	f04f 31ff 	mov.w	r1, #4294967295
 80013e4:	4618      	mov	r0, r3
 80013e6:	f007 fca9 	bl	8008d3c <osSemaphoreAcquire>
	  HAL_status = LPS22HB_data_ready();
 80013ea:	f00e f813 	bl	800f414 <LPS22HB_data_ready>
 80013ee:	4603      	mov	r3, r0
 80013f0:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(BARO_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 80013f2:	bf00      	nop
 80013f4:	e7ec      	b.n	80013d0 <Baro_Task+0xc>
 80013f6:	bf00      	nop
 80013f8:	20000610 	.word	0x20000610

080013fc <Humidity_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Humidity_Task */
void Humidity_Task(void *argument)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b084      	sub	sp, #16
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Humidity_Task */
  HAL_StatusTypeDef HAL_status = HAL_OK;
 8001404:	2300      	movs	r3, #0
 8001406:	73fb      	strb	r3, [r7, #15]
  /* Infinite loop */
  for(;;)
  {
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 8001408:	f04f 32ff 	mov.w	r2, #4294967295
 800140c:	2101      	movs	r1, #1
 800140e:	2008      	movs	r0, #8
 8001410:	f007 fb6c 	bl	8008aec <osThreadFlagsWait>
	  osSemaphoreAcquire(I2C2availableHandle, osWaitForever);
 8001414:	4b06      	ldr	r3, [pc, #24]	@ (8001430 <Humidity_Task+0x34>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f04f 31ff 	mov.w	r1, #4294967295
 800141c:	4618      	mov	r0, r3
 800141e:	f007 fc8d 	bl	8008d3c <osSemaphoreAcquire>
	  HAL_status = HTS221_data_ready();
 8001422:	f00e fa15 	bl	800f850 <HTS221_data_ready>
 8001426:	4603      	mov	r3, r0
 8001428:	73fb      	strb	r3, [r7, #15]
	  osThreadFlagsWait(HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG, osFlagsWaitAll, osWaitForever);
 800142a:	bf00      	nop
 800142c:	e7ec      	b.n	8001408 <Humidity_Task+0xc>
 800142e:	bf00      	nop
 8001430:	20000610 	.word	0x20000610

08001434 <Init_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Init_Task */
void Init_Task(void *argument)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Init_Task */
  vl53l0x_initialize(); /* ToF */
 800143c:	f013 f8f6 	bl	801462c <vl53l0x_initialize>
  HTS221_initialize();  /* Humidity */
 8001440:	f00e f878 	bl	800f534 <HTS221_initialize>
  LPS22HB_initialize(); /* Barometer */
 8001444:	f00d ff6c 	bl	800f320 <LPS22HB_initialize>
  LSM6DSL_initialize(); /* IMU */
 8001448:	f00d fe00 	bl	800f04c <LSM6DSL_initialize>
  LIS3MDL_initialize(); /* Magnetometer */
 800144c:	f00e fa38 	bl	800f8c0 <LIS3MDL_initialize>

  /* initialisation mainly done -> clear interrupts in case they already are active and enable them */
  HAL_NVIC_ClearPendingIRQ(EXTI15_10_IRQn);
 8001450:	2028      	movs	r0, #40	@ 0x28
 8001452:	f000 fd63 	bl	8001f1c <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_ClearPendingIRQ(EXTI9_5_IRQn);
 8001456:	2017      	movs	r0, #23
 8001458:	f000 fd60 	bl	8001f1c <HAL_NVIC_ClearPendingIRQ>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 800145c:	2017      	movs	r0, #23
 800145e:	f000 fd4f 	bl	8001f00 <HAL_NVIC_EnableIRQ>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001462:	2028      	movs	r0, #40	@ 0x28
 8001464:	f000 fd4c 	bl	8001f00 <HAL_NVIC_EnableIRQ>

  /* initialisation finally done --> terminate this task */
  osThreadTerminate(InitTaskHandle);
 8001468:	4b04      	ldr	r3, [pc, #16]	@ (800147c <Init_Task+0x48>)
 800146a:	681b      	ldr	r3, [r3, #0]
 800146c:	4618      	mov	r0, r3
 800146e:	f007 fab3 	bl	80089d8 <osThreadTerminate>

  /* USER CODE END Init_Task */
}
 8001472:	bf00      	nop
 8001474:	3708      	adds	r7, #8
 8001476:	46bd      	mov	sp, r7
 8001478:	bd80      	pop	{r7, pc}
 800147a:	bf00      	nop
 800147c:	20000608 	.word	0x20000608

08001480 <Data_Transmit_Task>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_Data_Transmit_Task */
void Data_Transmit_Task(void *argument)
{
 8001480:	b580      	push	{r7, lr}
 8001482:	b082      	sub	sp, #8
 8001484:	af00      	add	r7, sp, #0
 8001486:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Data_Transmit_Task */
  /* Infinite loop */
  for(;;)
  {
	  /* wait until both sensors provide new data */
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG | MAG_SENSOR_THREAD_ACTIVATE_FLAG , osFlagsWaitAll, osWaitForever);
 8001488:	f04f 32ff 	mov.w	r2, #4294967295
 800148c:	2101      	movs	r1, #1
 800148e:	2003      	movs	r0, #3
 8001490:	f007 fb2c 	bl	8008aec <osThreadFlagsWait>
	  SEGGER_SYSVIEW_PrintfHost("DataTransmit");
 8001494:	4812      	ldr	r0, [pc, #72]	@ (80014e0 <Data_Transmit_Task+0x60>)
 8001496:	f00d fb5d 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
	  osSemaphoreAcquire(UART1availableHandle, osWaitForever);
 800149a:	4b12      	ldr	r3, [pc, #72]	@ (80014e4 <Data_Transmit_Task+0x64>)
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f04f 31ff 	mov.w	r1, #4294967295
 80014a2:	4618      	mov	r0, r3
 80014a4:	f007 fc4a 	bl	8008d3c <osSemaphoreAcquire>

	  memcpy(&transmit_data.acc_x, &lsm6dsl_values.acc_x, 6*sizeof(float));
 80014a8:	2218      	movs	r2, #24
 80014aa:	490f      	ldr	r1, [pc, #60]	@ (80014e8 <Data_Transmit_Task+0x68>)
 80014ac:	480f      	ldr	r0, [pc, #60]	@ (80014ec <Data_Transmit_Task+0x6c>)
 80014ae:	f013 fa77 	bl	80149a0 <memcpy>
	  memcpy(&transmit_data.mag_x, &lis3mdl_values.x, 3*sizeof(float));
 80014b2:	220c      	movs	r2, #12
 80014b4:	490e      	ldr	r1, [pc, #56]	@ (80014f0 <Data_Transmit_Task+0x70>)
 80014b6:	480f      	ldr	r0, [pc, #60]	@ (80014f4 <Data_Transmit_Task+0x74>)
 80014b8:	f013 fa72 	bl	80149a0 <memcpy>
	  HAL_UART_Transmit_DMA(&huart1, (const uint8_t *)&transmit_data, sizeof(transmit_data));
 80014bc:	2228      	movs	r2, #40	@ 0x28
 80014be:	490e      	ldr	r1, [pc, #56]	@ (80014f8 <Data_Transmit_Task+0x78>)
 80014c0:	480e      	ldr	r0, [pc, #56]	@ (80014fc <Data_Transmit_Task+0x7c>)
 80014c2:	f005 fe0d 	bl	80070e0 <HAL_UART_Transmit_DMA>
	  /* the HAL function above automatically enables the half transmit interrupt that is not needed here */
	  __HAL_DMA_DISABLE_IT(huart1.hdmatx, DMA_IT_HT );
 80014c6:	4b0d      	ldr	r3, [pc, #52]	@ (80014fc <Data_Transmit_Task+0x7c>)
 80014c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	681a      	ldr	r2, [r3, #0]
 80014ce:	4b0b      	ldr	r3, [pc, #44]	@ (80014fc <Data_Transmit_Task+0x7c>)
 80014d0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	f022 0204 	bic.w	r2, r2, #4
 80014d8:	601a      	str	r2, [r3, #0]
	  osThreadFlagsWait(IMU_SENSOR_THREAD_ACTIVATE_FLAG | MAG_SENSOR_THREAD_ACTIVATE_FLAG , osFlagsWaitAll, osWaitForever);
 80014da:	bf00      	nop
 80014dc:	e7d4      	b.n	8001488 <Data_Transmit_Task+0x8>
 80014de:	bf00      	nop
 80014e0:	08014b08 	.word	0x08014b08
 80014e4:	20000614 	.word	0x20000614
 80014e8:	200023d4 	.word	0x200023d4
 80014ec:	20000004 	.word	0x20000004
 80014f0:	20002420 	.word	0x20002420
 80014f4:	2000001c 	.word	0x2000001c
 80014f8:	20000000 	.word	0x20000000
 80014fc:	2000049c 	.word	0x2000049c

08001500 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b082      	sub	sp, #8
 8001504:	af00      	add	r7, sp, #0
 8001506:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM17)
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	681b      	ldr	r3, [r3, #0]
 800150c:	4a04      	ldr	r2, [pc, #16]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800150e:	4293      	cmp	r3, r2
 8001510:	d101      	bne.n	8001516 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8001512:	f000 fbbf 	bl	8001c94 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8001516:	bf00      	nop
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
 800151e:	bf00      	nop
 8001520:	40014800 	.word	0x40014800

08001524 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001528:	b672      	cpsid	i
}
 800152a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state
   */
  __disable_irq();
  while (1) {
 800152c:	bf00      	nop
 800152e:	e7fd      	b.n	800152c <Error_Handler+0x8>

08001530 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001530:	b580      	push	{r7, lr}
 8001532:	b082      	sub	sp, #8
 8001534:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001536:	4b11      	ldr	r3, [pc, #68]	@ (800157c <HAL_MspInit+0x4c>)
 8001538:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800153a:	4a10      	ldr	r2, [pc, #64]	@ (800157c <HAL_MspInit+0x4c>)
 800153c:	f043 0301 	orr.w	r3, r3, #1
 8001540:	6613      	str	r3, [r2, #96]	@ 0x60
 8001542:	4b0e      	ldr	r3, [pc, #56]	@ (800157c <HAL_MspInit+0x4c>)
 8001544:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001546:	f003 0301 	and.w	r3, r3, #1
 800154a:	607b      	str	r3, [r7, #4]
 800154c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800154e:	4b0b      	ldr	r3, [pc, #44]	@ (800157c <HAL_MspInit+0x4c>)
 8001550:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001552:	4a0a      	ldr	r2, [pc, #40]	@ (800157c <HAL_MspInit+0x4c>)
 8001554:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001558:	6593      	str	r3, [r2, #88]	@ 0x58
 800155a:	4b08      	ldr	r3, [pc, #32]	@ (800157c <HAL_MspInit+0x4c>)
 800155c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800155e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001562:	603b      	str	r3, [r7, #0]
 8001564:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001566:	2200      	movs	r2, #0
 8001568:	210f      	movs	r1, #15
 800156a:	f06f 0001 	mvn.w	r0, #1
 800156e:	f000 fcab 	bl	8001ec8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001572:	bf00      	nop
 8001574:	3708      	adds	r7, #8
 8001576:	46bd      	mov	sp, r7
 8001578:	bd80      	pop	{r7, pc}
 800157a:	bf00      	nop
 800157c:	40021000 	.word	0x40021000

08001580 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001580:	b580      	push	{r7, lr}
 8001582:	b0ae      	sub	sp, #184	@ 0xb8
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001588:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800158c:	2200      	movs	r2, #0
 800158e:	601a      	str	r2, [r3, #0]
 8001590:	605a      	str	r2, [r3, #4]
 8001592:	609a      	str	r2, [r3, #8]
 8001594:	60da      	str	r2, [r3, #12]
 8001596:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001598:	f107 0310 	add.w	r3, r7, #16
 800159c:	2294      	movs	r2, #148	@ 0x94
 800159e:	2100      	movs	r1, #0
 80015a0:	4618      	mov	r0, r3
 80015a2:	f013 f969 	bl	8014878 <memset>
  if(hi2c->Instance==I2C2)
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4a4f      	ldr	r2, [pc, #316]	@ (80016e8 <HAL_I2C_MspInit+0x168>)
 80015ac:	4293      	cmp	r3, r2
 80015ae:	f040 8096 	bne.w	80016de <HAL_I2C_MspInit+0x15e>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80015b2:	2380      	movs	r3, #128	@ 0x80
 80015b4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80015b6:	2300      	movs	r3, #0
 80015b8:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80015ba:	f107 0310 	add.w	r3, r7, #16
 80015be:	4618      	mov	r0, r3
 80015c0:	f004 fb54 	bl	8005c6c <HAL_RCCEx_PeriphCLKConfig>
 80015c4:	4603      	mov	r3, r0
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d001      	beq.n	80015ce <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80015ca:	f7ff ffab 	bl	8001524 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015ce:	4b47      	ldr	r3, [pc, #284]	@ (80016ec <HAL_I2C_MspInit+0x16c>)
 80015d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015d2:	4a46      	ldr	r2, [pc, #280]	@ (80016ec <HAL_I2C_MspInit+0x16c>)
 80015d4:	f043 0302 	orr.w	r3, r3, #2
 80015d8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80015da:	4b44      	ldr	r3, [pc, #272]	@ (80016ec <HAL_I2C_MspInit+0x16c>)
 80015dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80015de:	f003 0302 	and.w	r3, r3, #2
 80015e2:	60fb      	str	r3, [r7, #12]
 80015e4:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = INTERNAL_I2C2_SCL_Pin|INTERNAL_I2C2_SDA_Pin;
 80015e6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80015ea:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015ee:	2312      	movs	r3, #18
 80015f0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80015f4:	2301      	movs	r3, #1
 80015f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015fa:	2303      	movs	r3, #3
 80015fc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001600:	2304      	movs	r3, #4
 8001602:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001606:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 800160a:	4619      	mov	r1, r3
 800160c:	4838      	ldr	r0, [pc, #224]	@ (80016f0 <HAL_I2C_MspInit+0x170>)
 800160e:	f000 ffcf 	bl	80025b0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001612:	4b36      	ldr	r3, [pc, #216]	@ (80016ec <HAL_I2C_MspInit+0x16c>)
 8001614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001616:	4a35      	ldr	r2, [pc, #212]	@ (80016ec <HAL_I2C_MspInit+0x16c>)
 8001618:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800161c:	6593      	str	r3, [r2, #88]	@ 0x58
 800161e:	4b33      	ldr	r3, [pc, #204]	@ (80016ec <HAL_I2C_MspInit+0x16c>)
 8001620:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001622:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001626:	60bb      	str	r3, [r7, #8]
 8001628:	68bb      	ldr	r3, [r7, #8]

    /* I2C2 DMA Init */
    /* I2C2_RX Init */
    hdma_i2c2_rx.Instance = DMA1_Channel1;
 800162a:	4b32      	ldr	r3, [pc, #200]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 800162c:	4a32      	ldr	r2, [pc, #200]	@ (80016f8 <HAL_I2C_MspInit+0x178>)
 800162e:	601a      	str	r2, [r3, #0]
    hdma_i2c2_rx.Init.Request = DMA_REQUEST_I2C2_RX;
 8001630:	4b30      	ldr	r3, [pc, #192]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001632:	2212      	movs	r2, #18
 8001634:	605a      	str	r2, [r3, #4]
    hdma_i2c2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001636:	4b2f      	ldr	r3, [pc, #188]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
    hdma_i2c2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800163c:	4b2d      	ldr	r3, [pc, #180]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
    hdma_i2c2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001642:	4b2c      	ldr	r3, [pc, #176]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001644:	2280      	movs	r2, #128	@ 0x80
 8001646:	611a      	str	r2, [r3, #16]
    hdma_i2c2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001648:	4b2a      	ldr	r3, [pc, #168]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 800164a:	2200      	movs	r2, #0
 800164c:	615a      	str	r2, [r3, #20]
    hdma_i2c2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800164e:	4b29      	ldr	r3, [pc, #164]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001650:	2200      	movs	r2, #0
 8001652:	619a      	str	r2, [r3, #24]
    hdma_i2c2_rx.Init.Mode = DMA_NORMAL;
 8001654:	4b27      	ldr	r3, [pc, #156]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001656:	2200      	movs	r2, #0
 8001658:	61da      	str	r2, [r3, #28]
    hdma_i2c2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800165a:	4b26      	ldr	r3, [pc, #152]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 800165c:	2200      	movs	r2, #0
 800165e:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_rx) != HAL_OK)
 8001660:	4824      	ldr	r0, [pc, #144]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001662:	f000 fc69 	bl	8001f38 <HAL_DMA_Init>
 8001666:	4603      	mov	r3, r0
 8001668:	2b00      	cmp	r3, #0
 800166a:	d001      	beq.n	8001670 <HAL_I2C_MspInit+0xf0>
    {
      Error_Handler();
 800166c:	f7ff ff5a 	bl	8001524 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c2_rx);
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	4a20      	ldr	r2, [pc, #128]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001674:	63da      	str	r2, [r3, #60]	@ 0x3c
 8001676:	4a1f      	ldr	r2, [pc, #124]	@ (80016f4 <HAL_I2C_MspInit+0x174>)
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2_TX Init */
    hdma_i2c2_tx.Instance = DMA1_Channel2;
 800167c:	4b1f      	ldr	r3, [pc, #124]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 800167e:	4a20      	ldr	r2, [pc, #128]	@ (8001700 <HAL_I2C_MspInit+0x180>)
 8001680:	601a      	str	r2, [r3, #0]
    hdma_i2c2_tx.Init.Request = DMA_REQUEST_I2C2_TX;
 8001682:	4b1e      	ldr	r3, [pc, #120]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 8001684:	2213      	movs	r2, #19
 8001686:	605a      	str	r2, [r3, #4]
    hdma_i2c2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001688:	4b1c      	ldr	r3, [pc, #112]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 800168a:	2210      	movs	r2, #16
 800168c:	609a      	str	r2, [r3, #8]
    hdma_i2c2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800168e:	4b1b      	ldr	r3, [pc, #108]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 8001690:	2200      	movs	r2, #0
 8001692:	60da      	str	r2, [r3, #12]
    hdma_i2c2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001694:	4b19      	ldr	r3, [pc, #100]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 8001696:	2280      	movs	r2, #128	@ 0x80
 8001698:	611a      	str	r2, [r3, #16]
    hdma_i2c2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800169a:	4b18      	ldr	r3, [pc, #96]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 800169c:	2200      	movs	r2, #0
 800169e:	615a      	str	r2, [r3, #20]
    hdma_i2c2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80016a0:	4b16      	ldr	r3, [pc, #88]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 80016a2:	2200      	movs	r2, #0
 80016a4:	619a      	str	r2, [r3, #24]
    hdma_i2c2_tx.Init.Mode = DMA_NORMAL;
 80016a6:	4b15      	ldr	r3, [pc, #84]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 80016a8:	2200      	movs	r2, #0
 80016aa:	61da      	str	r2, [r3, #28]
    hdma_i2c2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80016ac:	4b13      	ldr	r3, [pc, #76]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 80016ae:	2200      	movs	r2, #0
 80016b0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c2_tx) != HAL_OK)
 80016b2:	4812      	ldr	r0, [pc, #72]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 80016b4:	f000 fc40 	bl	8001f38 <HAL_DMA_Init>
 80016b8:	4603      	mov	r3, r0
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d001      	beq.n	80016c2 <HAL_I2C_MspInit+0x142>
    {
      Error_Handler();
 80016be:	f7ff ff31 	bl	8001524 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c2_tx);
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	4a0d      	ldr	r2, [pc, #52]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 80016c6:	639a      	str	r2, [r3, #56]	@ 0x38
 80016c8:	4a0c      	ldr	r2, [pc, #48]	@ (80016fc <HAL_I2C_MspInit+0x17c>)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 6, 0);
 80016ce:	2200      	movs	r2, #0
 80016d0:	2106      	movs	r1, #6
 80016d2:	2021      	movs	r0, #33	@ 0x21
 80016d4:	f000 fbf8 	bl	8001ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 80016d8:	2021      	movs	r0, #33	@ 0x21
 80016da:	f000 fc11 	bl	8001f00 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 80016de:	bf00      	nop
 80016e0:	37b8      	adds	r7, #184	@ 0xb8
 80016e2:	46bd      	mov	sp, r7
 80016e4:	bd80      	pop	{r7, pc}
 80016e6:	bf00      	nop
 80016e8:	40005800 	.word	0x40005800
 80016ec:	40021000 	.word	0x40021000
 80016f0:	48000400 	.word	0x48000400
 80016f4:	200003dc 	.word	0x200003dc
 80016f8:	40020008 	.word	0x40020008
 80016fc:	2000043c 	.word	0x2000043c
 8001700:	4002001c 	.word	0x4002001c

08001704 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	b0ae      	sub	sp, #184	@ 0xb8
 8001708:	af00      	add	r7, sp, #0
 800170a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800170c:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8001710:	2200      	movs	r2, #0
 8001712:	601a      	str	r2, [r3, #0]
 8001714:	605a      	str	r2, [r3, #4]
 8001716:	609a      	str	r2, [r3, #8]
 8001718:	60da      	str	r2, [r3, #12]
 800171a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800171c:	f107 0310 	add.w	r3, r7, #16
 8001720:	2294      	movs	r2, #148	@ 0x94
 8001722:	2100      	movs	r1, #0
 8001724:	4618      	mov	r0, r3
 8001726:	f013 f8a7 	bl	8014878 <memset>
  if(huart->Instance==USART1)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a4f      	ldr	r2, [pc, #316]	@ (800186c <HAL_UART_MspInit+0x168>)
 8001730:	4293      	cmp	r3, r2
 8001732:	f040 8096 	bne.w	8001862 <HAL_UART_MspInit+0x15e>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001736:	2301      	movs	r3, #1
 8001738:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 800173a:	2300      	movs	r3, #0
 800173c:	64fb      	str	r3, [r7, #76]	@ 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800173e:	f107 0310 	add.w	r3, r7, #16
 8001742:	4618      	mov	r0, r3
 8001744:	f004 fa92 	bl	8005c6c <HAL_RCCEx_PeriphCLKConfig>
 8001748:	4603      	mov	r3, r0
 800174a:	2b00      	cmp	r3, #0
 800174c:	d001      	beq.n	8001752 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 800174e:	f7ff fee9 	bl	8001524 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001752:	4b47      	ldr	r3, [pc, #284]	@ (8001870 <HAL_UART_MspInit+0x16c>)
 8001754:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001756:	4a46      	ldr	r2, [pc, #280]	@ (8001870 <HAL_UART_MspInit+0x16c>)
 8001758:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800175c:	6613      	str	r3, [r2, #96]	@ 0x60
 800175e:	4b44      	ldr	r3, [pc, #272]	@ (8001870 <HAL_UART_MspInit+0x16c>)
 8001760:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001762:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001766:	60fb      	str	r3, [r7, #12]
 8001768:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800176a:	4b41      	ldr	r3, [pc, #260]	@ (8001870 <HAL_UART_MspInit+0x16c>)
 800176c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800176e:	4a40      	ldr	r2, [pc, #256]	@ (8001870 <HAL_UART_MspInit+0x16c>)
 8001770:	f043 0302 	orr.w	r3, r3, #2
 8001774:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001776:	4b3e      	ldr	r3, [pc, #248]	@ (8001870 <HAL_UART_MspInit+0x16c>)
 8001778:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800177a:	f003 0302 	and.w	r3, r3, #2
 800177e:	60bb      	str	r3, [r7, #8]
 8001780:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = ST_LINK_UART1_TX_Pin|ST_LINK_UART1_RX_Pin;
 8001782:	23c0      	movs	r3, #192	@ 0xc0
 8001784:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001788:	2302      	movs	r3, #2
 800178a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800178e:	2300      	movs	r3, #0
 8001790:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001794:	2303      	movs	r3, #3
 8001796:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800179a:	2307      	movs	r3, #7
 800179c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80017a0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80017a4:	4619      	mov	r1, r3
 80017a6:	4833      	ldr	r0, [pc, #204]	@ (8001874 <HAL_UART_MspInit+0x170>)
 80017a8:	f000 ff02 	bl	80025b0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel3;
 80017ac:	4b32      	ldr	r3, [pc, #200]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017ae:	4a33      	ldr	r2, [pc, #204]	@ (800187c <HAL_UART_MspInit+0x178>)
 80017b0:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 80017b2:	4b31      	ldr	r3, [pc, #196]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017b4:	2218      	movs	r2, #24
 80017b6:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017b8:	4b2f      	ldr	r3, [pc, #188]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017ba:	2200      	movs	r2, #0
 80017bc:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80017be:	4b2e      	ldr	r3, [pc, #184]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017c0:	2200      	movs	r2, #0
 80017c2:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80017c4:	4b2c      	ldr	r3, [pc, #176]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017c6:	2280      	movs	r2, #128	@ 0x80
 80017c8:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80017ca:	4b2b      	ldr	r3, [pc, #172]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80017d0:	4b29      	ldr	r3, [pc, #164]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017d2:	2200      	movs	r2, #0
 80017d4:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 80017d6:	4b28      	ldr	r3, [pc, #160]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017d8:	2200      	movs	r2, #0
 80017da:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80017dc:	4b26      	ldr	r3, [pc, #152]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017de:	2200      	movs	r2, #0
 80017e0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80017e2:	4825      	ldr	r0, [pc, #148]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017e4:	f000 fba8 	bl	8001f38 <HAL_DMA_Init>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d001      	beq.n	80017f2 <HAL_UART_MspInit+0xee>
    {
      Error_Handler();
 80017ee:	f7ff fe99 	bl	8001524 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	4a20      	ldr	r2, [pc, #128]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017f6:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 80017fa:	4a1f      	ldr	r2, [pc, #124]	@ (8001878 <HAL_UART_MspInit+0x174>)
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 8001800:	4b1f      	ldr	r3, [pc, #124]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001802:	4a20      	ldr	r2, [pc, #128]	@ (8001884 <HAL_UART_MspInit+0x180>)
 8001804:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001806:	4b1e      	ldr	r3, [pc, #120]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001808:	2219      	movs	r2, #25
 800180a:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800180c:	4b1c      	ldr	r3, [pc, #112]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 800180e:	2210      	movs	r2, #16
 8001810:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001812:	4b1b      	ldr	r3, [pc, #108]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001814:	2200      	movs	r2, #0
 8001816:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001818:	4b19      	ldr	r3, [pc, #100]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 800181a:	2280      	movs	r2, #128	@ 0x80
 800181c:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800181e:	4b18      	ldr	r3, [pc, #96]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001820:	2200      	movs	r2, #0
 8001822:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001824:	4b16      	ldr	r3, [pc, #88]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001826:	2200      	movs	r2, #0
 8001828:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800182a:	4b15      	ldr	r3, [pc, #84]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 800182c:	2200      	movs	r2, #0
 800182e:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001830:	4b13      	ldr	r3, [pc, #76]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001832:	2200      	movs	r2, #0
 8001834:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001836:	4812      	ldr	r0, [pc, #72]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 8001838:	f000 fb7e 	bl	8001f38 <HAL_DMA_Init>
 800183c:	4603      	mov	r3, r0
 800183e:	2b00      	cmp	r3, #0
 8001840:	d001      	beq.n	8001846 <HAL_UART_MspInit+0x142>
    {
      Error_Handler();
 8001842:	f7ff fe6f 	bl	8001524 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	4a0d      	ldr	r2, [pc, #52]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 800184a:	67da      	str	r2, [r3, #124]	@ 0x7c
 800184c:	4a0c      	ldr	r2, [pc, #48]	@ (8001880 <HAL_UART_MspInit+0x17c>)
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 6, 0);
 8001852:	2200      	movs	r2, #0
 8001854:	2106      	movs	r1, #6
 8001856:	2025      	movs	r0, #37	@ 0x25
 8001858:	f000 fb36 	bl	8001ec8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800185c:	2025      	movs	r0, #37	@ 0x25
 800185e:	f000 fb4f 	bl	8001f00 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001862:	bf00      	nop
 8001864:	37b8      	adds	r7, #184	@ 0xb8
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
 800186a:	bf00      	nop
 800186c:	40013800 	.word	0x40013800
 8001870:	40021000 	.word	0x40021000
 8001874:	48000400 	.word	0x48000400
 8001878:	20000530 	.word	0x20000530
 800187c:	40020030 	.word	0x40020030
 8001880:	20000590 	.word	0x20000590
 8001884:	40020044 	.word	0x40020044

08001888 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08c      	sub	sp, #48	@ 0x30
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock;
  uint32_t              uwPrescalerValue;
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 8001890:	2300      	movs	r3, #0
 8001892:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  /* Enable TIM17 clock */
  __HAL_RCC_TIM17_CLK_ENABLE();
 8001896:	4b31      	ldr	r3, [pc, #196]	@ (800195c <HAL_InitTick+0xd4>)
 8001898:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800189a:	4a30      	ldr	r2, [pc, #192]	@ (800195c <HAL_InitTick+0xd4>)
 800189c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80018a0:	6613      	str	r3, [r2, #96]	@ 0x60
 80018a2:	4b2e      	ldr	r3, [pc, #184]	@ (800195c <HAL_InitTick+0xd4>)
 80018a4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80018a6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80018ae:	f107 020c 	add.w	r2, r7, #12
 80018b2:	f107 0310 	add.w	r3, r7, #16
 80018b6:	4611      	mov	r1, r2
 80018b8:	4618      	mov	r0, r3
 80018ba:	f004 f8e5 	bl	8005a88 <HAL_RCC_GetClockConfig>

  /* Compute TIM17 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80018be:	f004 f8cd 	bl	8005a5c <HAL_RCC_GetPCLK2Freq>
 80018c2:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM17 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80018c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80018c6:	4a26      	ldr	r2, [pc, #152]	@ (8001960 <HAL_InitTick+0xd8>)
 80018c8:	fba2 2303 	umull	r2, r3, r2, r3
 80018cc:	0c9b      	lsrs	r3, r3, #18
 80018ce:	3b01      	subs	r3, #1
 80018d0:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM17 */
  htim17.Instance = TIM17;
 80018d2:	4b24      	ldr	r3, [pc, #144]	@ (8001964 <HAL_InitTick+0xdc>)
 80018d4:	4a24      	ldr	r2, [pc, #144]	@ (8001968 <HAL_InitTick+0xe0>)
 80018d6:	601a      	str	r2, [r3, #0]
   * Period = [(TIM17CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim17.Init.Period = (1000000U / 1000U) - 1U;
 80018d8:	4b22      	ldr	r3, [pc, #136]	@ (8001964 <HAL_InitTick+0xdc>)
 80018da:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80018de:	60da      	str	r2, [r3, #12]
  htim17.Init.Prescaler = uwPrescalerValue;
 80018e0:	4a20      	ldr	r2, [pc, #128]	@ (8001964 <HAL_InitTick+0xdc>)
 80018e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80018e4:	6053      	str	r3, [r2, #4]
  htim17.Init.ClockDivision = 0;
 80018e6:	4b1f      	ldr	r3, [pc, #124]	@ (8001964 <HAL_InitTick+0xdc>)
 80018e8:	2200      	movs	r2, #0
 80018ea:	611a      	str	r2, [r3, #16]
  htim17.Init.CounterMode = TIM_COUNTERMODE_UP;
 80018ec:	4b1d      	ldr	r3, [pc, #116]	@ (8001964 <HAL_InitTick+0xdc>)
 80018ee:	2200      	movs	r2, #0
 80018f0:	609a      	str	r2, [r3, #8]
  htim17.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018f2:	4b1c      	ldr	r3, [pc, #112]	@ (8001964 <HAL_InitTick+0xdc>)
 80018f4:	2200      	movs	r2, #0
 80018f6:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim17);
 80018f8:	481a      	ldr	r0, [pc, #104]	@ (8001964 <HAL_InitTick+0xdc>)
 80018fa:	f004 fecf 	bl	800669c <HAL_TIM_Base_Init>
 80018fe:	4603      	mov	r3, r0
 8001900:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8001904:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001908:	2b00      	cmp	r3, #0
 800190a:	d11b      	bne.n	8001944 <HAL_InitTick+0xbc>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim17);
 800190c:	4815      	ldr	r0, [pc, #84]	@ (8001964 <HAL_InitTick+0xdc>)
 800190e:	f004 ff33 	bl	8006778 <HAL_TIM_Base_Start_IT>
 8001912:	4603      	mov	r3, r0
 8001914:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 8001918:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800191c:	2b00      	cmp	r3, #0
 800191e:	d111      	bne.n	8001944 <HAL_InitTick+0xbc>
    {
    /* Enable the TIM17 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM17_IRQn);
 8001920:	201a      	movs	r0, #26
 8001922:	f000 faed 	bl	8001f00 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	2b0f      	cmp	r3, #15
 800192a:	d808      	bhi.n	800193e <HAL_InitTick+0xb6>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM17_IRQn, TickPriority, 0U);
 800192c:	2200      	movs	r2, #0
 800192e:	6879      	ldr	r1, [r7, #4]
 8001930:	201a      	movs	r0, #26
 8001932:	f000 fac9 	bl	8001ec8 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001936:	4a0d      	ldr	r2, [pc, #52]	@ (800196c <HAL_InitTick+0xe4>)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	6013      	str	r3, [r2, #0]
 800193c:	e002      	b.n	8001944 <HAL_InitTick+0xbc>
      }
      else
      {
        status = HAL_ERROR;
 800193e:	2301      	movs	r3, #1
 8001940:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

  HAL_TIM_RegisterCallback(&htim17, HAL_TIM_PERIOD_ELAPSED_CB_ID, TimeBase_TIM_PeriodElapsedCallback);
 8001944:	4a0a      	ldr	r2, [pc, #40]	@ (8001970 <HAL_InitTick+0xe8>)
 8001946:	210e      	movs	r1, #14
 8001948:	4806      	ldr	r0, [pc, #24]	@ (8001964 <HAL_InitTick+0xdc>)
 800194a:	f005 f909 	bl	8006b60 <HAL_TIM_RegisterCallback>

 /* Return function status */
  return status;
 800194e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 8001952:	4618      	mov	r0, r3
 8001954:	3730      	adds	r7, #48	@ 0x30
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40021000 	.word	0x40021000
 8001960:	431bde83 	.word	0x431bde83
 8001964:	20000618 	.word	0x20000618
 8001968:	40014800 	.word	0x40014800
 800196c:	2000002c 	.word	0x2000002c
 8001970:	08001975 	.word	0x08001975

08001974 <TimeBase_TIM_PeriodElapsedCallback>:
  * @param  htim TIM handle
  * @retval None
  */

void TimeBase_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);

  HAL_IncTick();
 800197c:	f000 f98a 	bl	8001c94 <HAL_IncTick>
}
 8001980:	bf00      	nop
 8001982:	3708      	adds	r7, #8
 8001984:	46bd      	mov	sp, r7
 8001986:	bd80      	pop	{r7, pc}

08001988 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001988:	b480      	push	{r7}
 800198a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800198c:	bf00      	nop
 800198e:	e7fd      	b.n	800198c <NMI_Handler+0x4>

08001990 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001994:	bf00      	nop
 8001996:	e7fd      	b.n	8001994 <HardFault_Handler+0x4>

08001998 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001998:	b480      	push	{r7}
 800199a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800199c:	bf00      	nop
 800199e:	e7fd      	b.n	800199c <MemManage_Handler+0x4>

080019a0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80019a0:	b480      	push	{r7}
 80019a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80019a4:	bf00      	nop
 80019a6:	e7fd      	b.n	80019a4 <BusFault_Handler+0x4>

080019a8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80019a8:	b480      	push	{r7}
 80019aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80019ac:	bf00      	nop
 80019ae:	e7fd      	b.n	80019ac <UsageFault_Handler+0x4>

080019b0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80019b0:	b480      	push	{r7}
 80019b2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80019b4:	bf00      	nop
 80019b6:	46bd      	mov	sp, r7
 80019b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019bc:	4770      	bx	lr
	...

080019c0 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 80019c0:	b580      	push	{r7, lr}
 80019c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 80019c4:	f00c fd80 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_rx);
 80019c8:	4803      	ldr	r0, [pc, #12]	@ (80019d8 <DMA1_Channel1_IRQHandler+0x18>)
 80019ca:	f000 fc93 	bl	80022f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 80019ce:	f00c fdbd 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 80019d2:	bf00      	nop
 80019d4:	bd80      	pop	{r7, pc}
 80019d6:	bf00      	nop
 80019d8:	200003dc 	.word	0x200003dc

080019dc <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 80019e0:	f00c fd72 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c2_tx);
 80019e4:	4803      	ldr	r0, [pc, #12]	@ (80019f4 <DMA1_Channel2_IRQHandler+0x18>)
 80019e6:	f000 fc85 	bl	80022f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 80019ea:	f00c fdaf 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 80019ee:	bf00      	nop
 80019f0:	bd80      	pop	{r7, pc}
 80019f2:	bf00      	nop
 80019f4:	2000043c 	.word	0x2000043c

080019f8 <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 80019fc:	f00c fd64 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001a00:	4803      	ldr	r0, [pc, #12]	@ (8001a10 <DMA1_Channel3_IRQHandler+0x18>)
 8001a02:	f000 fc77 	bl	80022f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a06:	f00c fda1 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8001a0a:	bf00      	nop
 8001a0c:	bd80      	pop	{r7, pc}
 8001a0e:	bf00      	nop
 8001a10:	20000530 	.word	0x20000530

08001a14 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8001a14:	b580      	push	{r7, lr}
 8001a16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a18:	f00c fd56 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001a1c:	4805      	ldr	r0, [pc, #20]	@ (8001a34 <DMA1_Channel4_IRQHandler+0x20>)
 8001a1e:	f000 fc69 	bl	80022f4 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */
  osSemaphoreRelease(UART1availableHandle);
 8001a22:	4b05      	ldr	r3, [pc, #20]	@ (8001a38 <DMA1_Channel4_IRQHandler+0x24>)
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	4618      	mov	r0, r3
 8001a28:	f007 f9de 	bl	8008de8 <osSemaphoreRelease>
  SEGGER_SYSVIEW_RecordExitISR();
 8001a2c:	f00c fd8e 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 8001a30:	bf00      	nop
 8001a32:	bd80      	pop	{r7, pc}
 8001a34:	20000590 	.word	0x20000590
 8001a38:	20000614 	.word	0x20000614

08001a3c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8001a3c:	b580      	push	{r7, lr}
 8001a3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a40:	f00c fd42 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 8001a44:	2080      	movs	r0, #128	@ 0x80
 8001a46:	f000 ff5d 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8001a4a:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001a4e:	f000 ff59 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a52:	f00c fd7b 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8001a56:	bf00      	nop
 8001a58:	bd80      	pop	{r7, pc}
	...

08001a5c <TIM1_TRG_COM_TIM17_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM17 global interrupt.
  */
void TIM1_TRG_COM_TIM17_IRQHandler(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 0 */
  HAL_TIM_IRQHandler(&htim17);
 8001a60:	4802      	ldr	r0, [pc, #8]	@ (8001a6c <TIM1_TRG_COM_TIM17_IRQHandler+0x10>)
 8001a62:	f004 fef9 	bl	8006858 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM17_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM17_IRQn 1 */
}
 8001a66:	bf00      	nop
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	20000618 	.word	0x20000618

08001a70 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a74:	f00c fd28 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8001a78:	4803      	ldr	r0, [pc, #12]	@ (8001a88 <I2C2_EV_IRQHandler+0x18>)
 8001a7a:	f001 fbc7 	bl	800320c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a7e:	f00c fd65 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8001a82:	bf00      	nop
 8001a84:	bd80      	pop	{r7, pc}
 8001a86:	bf00      	nop
 8001a88:	20000388 	.word	0x20000388

08001a8c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001a90:	f00c fd1a 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001a94:	4803      	ldr	r0, [pc, #12]	@ (8001aa4 <USART1_IRQHandler+0x18>)
 8001a96:	f005 fba3 	bl	80071e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001a9a:	f00c fd57 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END USART1_IRQn 1 */
}
 8001a9e:	bf00      	nop
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	2000049c 	.word	0x2000049c

08001aa8 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */
  SEGGER_SYSVIEW_RecordEnterISR();
 8001aac:	f00c fd0c 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI10_Pin);
 8001ab0:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 8001ab4:	f000 ff26 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8001ab8:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8001abc:	f000 ff22 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8001ac0:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001ac4:	f000 ff1e 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8001ac8:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 8001acc:	f000 ff1a 	bl	8002904 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */
  SEGGER_SYSVIEW_RecordExitISR();
 8001ad0:	f00c fd3c 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001ad4:	bf00      	nop
 8001ad6:	bd80      	pop	{r7, pc}

08001ad8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callback.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	4603      	mov	r3, r0
 8001ae0:	80fb      	strh	r3, [r7, #6]
	switch(GPIO_Pin)
 8001ae2:	88fb      	ldrh	r3, [r7, #6]
 8001ae4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001ae8:	d036      	beq.n	8001b58 <HAL_GPIO_EXTI_Callback+0x80>
 8001aea:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8001aee:	dc5f      	bgt.n	8001bb0 <HAL_GPIO_EXTI_Callback+0xd8>
 8001af0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001af4:	d00e      	beq.n	8001b14 <HAL_GPIO_EXTI_Callback+0x3c>
 8001af6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8001afa:	dc59      	bgt.n	8001bb0 <HAL_GPIO_EXTI_Callback+0xd8>
 8001afc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b00:	d020      	beq.n	8001b44 <HAL_GPIO_EXTI_Callback+0x6c>
 8001b02:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001b06:	dc53      	bgt.n	8001bb0 <HAL_GPIO_EXTI_Callback+0xd8>
 8001b08:	2b80      	cmp	r3, #128	@ 0x80
 8001b0a:	d047      	beq.n	8001b9c <HAL_GPIO_EXTI_Callback+0xc4>
 8001b0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8001b10:	d02c      	beq.n	8001b6c <HAL_GPIO_EXTI_Callback+0x94>
	case VL53L0X_GPIO1_EXTI7_Pin:
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
		SEGGER_SYSVIEW_PrintfHost("ToF");
		break;
	default:
		break;
 8001b12:	e04d      	b.n	8001bb0 <HAL_GPIO_EXTI_Callback+0xd8>
		osThreadFlagsSet(IMUTaskHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b14:	4b29      	ldr	r3, [pc, #164]	@ (8001bbc <HAL_GPIO_EXTI_Callback+0xe4>)
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	2101      	movs	r1, #1
 8001b1a:	4618      	mov	r0, r3
 8001b1c:	f006 ff8a 	bl	8008a34 <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001b20:	4b27      	ldr	r3, [pc, #156]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	4618      	mov	r0, r3
 8001b26:	f007 f9a7 	bl	8008e78 <osSemaphoreGetCount>
 8001b2a:	4603      	mov	r3, r0
 8001b2c:	2b00      	cmp	r3, #0
 8001b2e:	d005      	beq.n	8001b3c <HAL_GPIO_EXTI_Callback+0x64>
			osThreadFlagsSet(DataTransmitTasHandle, IMU_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b30:	4b24      	ldr	r3, [pc, #144]	@ (8001bc4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	2101      	movs	r1, #1
 8001b36:	4618      	mov	r0, r3
 8001b38:	f006 ff7c 	bl	8008a34 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("IMU");
 8001b3c:	4822      	ldr	r0, [pc, #136]	@ (8001bc8 <HAL_GPIO_EXTI_Callback+0xf0>)
 8001b3e:	f00d f809 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b42:	e036      	b.n	8001bb2 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(BaroTaskHandle, BARO_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b44:	4b21      	ldr	r3, [pc, #132]	@ (8001bcc <HAL_GPIO_EXTI_Callback+0xf4>)
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	2104      	movs	r1, #4
 8001b4a:	4618      	mov	r0, r3
 8001b4c:	f006 ff72 	bl	8008a34 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Baro");
 8001b50:	481f      	ldr	r0, [pc, #124]	@ (8001bd0 <HAL_GPIO_EXTI_Callback+0xf8>)
 8001b52:	f00c ffff 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b56:	e02c      	b.n	8001bb2 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(HumidityTaskHandle, HUMIDITY_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b58:	4b1e      	ldr	r3, [pc, #120]	@ (8001bd4 <HAL_GPIO_EXTI_Callback+0xfc>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	2108      	movs	r1, #8
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f006 ff68 	bl	8008a34 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Humidity");
 8001b64:	481c      	ldr	r0, [pc, #112]	@ (8001bd8 <HAL_GPIO_EXTI_Callback+0x100>)
 8001b66:	f00c fff5 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b6a:	e022      	b.n	8001bb2 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(MagnetoTaskHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b6c:	4b1b      	ldr	r3, [pc, #108]	@ (8001bdc <HAL_GPIO_EXTI_Callback+0x104>)
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	2102      	movs	r1, #2
 8001b72:	4618      	mov	r0, r3
 8001b74:	f006 ff5e 	bl	8008a34 <osThreadFlagsSet>
		if(osSemaphoreGetCount(UART1availableHandle) != 0)
 8001b78:	4b11      	ldr	r3, [pc, #68]	@ (8001bc0 <HAL_GPIO_EXTI_Callback+0xe8>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f007 f97b 	bl	8008e78 <osSemaphoreGetCount>
 8001b82:	4603      	mov	r3, r0
 8001b84:	2b00      	cmp	r3, #0
 8001b86:	d005      	beq.n	8001b94 <HAL_GPIO_EXTI_Callback+0xbc>
			osThreadFlagsSet(DataTransmitTasHandle, MAG_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b88:	4b0e      	ldr	r3, [pc, #56]	@ (8001bc4 <HAL_GPIO_EXTI_Callback+0xec>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	2102      	movs	r1, #2
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f006 ff50 	bl	8008a34 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("Magneto");
 8001b94:	4812      	ldr	r0, [pc, #72]	@ (8001be0 <HAL_GPIO_EXTI_Callback+0x108>)
 8001b96:	f00c ffdd 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001b9a:	e00a      	b.n	8001bb2 <HAL_GPIO_EXTI_Callback+0xda>
		osThreadFlagsSet(ToFTaskHandle, TOF_SENSOR_THREAD_ACTIVATE_FLAG);
 8001b9c:	4b11      	ldr	r3, [pc, #68]	@ (8001be4 <HAL_GPIO_EXTI_Callback+0x10c>)
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	2110      	movs	r1, #16
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f006 ff46 	bl	8008a34 <osThreadFlagsSet>
		SEGGER_SYSVIEW_PrintfHost("ToF");
 8001ba8:	480f      	ldr	r0, [pc, #60]	@ (8001be8 <HAL_GPIO_EXTI_Callback+0x110>)
 8001baa:	f00c ffd3 	bl	800eb54 <SEGGER_SYSVIEW_PrintfHost>
		break;
 8001bae:	e000      	b.n	8001bb2 <HAL_GPIO_EXTI_Callback+0xda>
		break;
 8001bb0:	bf00      	nop
	}
}
 8001bb2:	bf00      	nop
 8001bb4:	3708      	adds	r7, #8
 8001bb6:	46bd      	mov	sp, r7
 8001bb8:	bd80      	pop	{r7, pc}
 8001bba:	bf00      	nop
 8001bbc:	200005f4 	.word	0x200005f4
 8001bc0:	20000614 	.word	0x20000614
 8001bc4:	2000060c 	.word	0x2000060c
 8001bc8:	08014b18 	.word	0x08014b18
 8001bcc:	20000600 	.word	0x20000600
 8001bd0:	08014b1c 	.word	0x08014b1c
 8001bd4:	20000604 	.word	0x20000604
 8001bd8:	08014b24 	.word	0x08014b24
 8001bdc:	200005f8 	.word	0x200005f8
 8001be0:	08014b30 	.word	0x08014b30
 8001be4:	200005fc 	.word	0x200005fc
 8001be8:	08014b38 	.word	0x08014b38

08001bec <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8001bec:	b480      	push	{r7}
 8001bee:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001bf0:	4b06      	ldr	r3, [pc, #24]	@ (8001c0c <SystemInit+0x20>)
 8001bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001bf6:	4a05      	ldr	r2, [pc, #20]	@ (8001c0c <SystemInit+0x20>)
 8001bf8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001bfc:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8001c00:	bf00      	nop
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr
 8001c0a:	bf00      	nop
 8001c0c:	e000ed00 	.word	0xe000ed00

08001c10 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001c10:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001c48 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001c14:	f7ff ffea 	bl	8001bec <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001c18:	480c      	ldr	r0, [pc, #48]	@ (8001c4c <LoopForever+0x6>)
  ldr r1, =_edata
 8001c1a:	490d      	ldr	r1, [pc, #52]	@ (8001c50 <LoopForever+0xa>)
  ldr r2, =_sidata
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <LoopForever+0xe>)
  movs r3, #0
 8001c1e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001c20:	e002      	b.n	8001c28 <LoopCopyDataInit>

08001c22 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001c22:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001c24:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001c26:	3304      	adds	r3, #4

08001c28 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001c28:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001c2a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001c2c:	d3f9      	bcc.n	8001c22 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001c2e:	4a0a      	ldr	r2, [pc, #40]	@ (8001c58 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001c30:	4c0a      	ldr	r4, [pc, #40]	@ (8001c5c <LoopForever+0x16>)
  movs r3, #0
 8001c32:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001c34:	e001      	b.n	8001c3a <LoopFillZerobss>

08001c36 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001c36:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001c38:	3204      	adds	r2, #4

08001c3a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001c3a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001c3c:	d3fb      	bcc.n	8001c36 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001c3e:	f012 fe81 	bl	8014944 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001c42:	f7ff f8eb 	bl	8000e1c <main>

08001c46 <LoopForever>:

LoopForever:
    b LoopForever
 8001c46:	e7fe      	b.n	8001c46 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001c48:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 8001c4c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001c50:	2000036c 	.word	0x2000036c
  ldr r2, =_sidata
 8001c54:	08015344 	.word	0x08015344
  ldr r2, =_sbss
 8001c58:	2000036c 	.word	0x2000036c
  ldr r4, =_ebss
 8001c5c:	20002754 	.word	0x20002754

08001c60 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001c60:	e7fe      	b.n	8001c60 <ADC1_IRQHandler>

08001c62 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001c62:	b580      	push	{r7, lr}
 8001c64:	b082      	sub	sp, #8
 8001c66:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001c6c:	2003      	movs	r0, #3
 8001c6e:	f000 f920 	bl	8001eb2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001c72:	200f      	movs	r0, #15
 8001c74:	f7ff fe08 	bl	8001888 <HAL_InitTick>
 8001c78:	4603      	mov	r3, r0
 8001c7a:	2b00      	cmp	r3, #0
 8001c7c:	d002      	beq.n	8001c84 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001c7e:	2301      	movs	r3, #1
 8001c80:	71fb      	strb	r3, [r7, #7]
 8001c82:	e001      	b.n	8001c88 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001c84:	f7ff fc54 	bl	8001530 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001c88:	79fb      	ldrb	r3, [r7, #7]
}
 8001c8a:	4618      	mov	r0, r3
 8001c8c:	3708      	adds	r7, #8
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
	...

08001c94 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c94:	b480      	push	{r7}
 8001c96:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c98:	4b06      	ldr	r3, [pc, #24]	@ (8001cb4 <HAL_IncTick+0x20>)
 8001c9a:	781b      	ldrb	r3, [r3, #0]
 8001c9c:	461a      	mov	r2, r3
 8001c9e:	4b06      	ldr	r3, [pc, #24]	@ (8001cb8 <HAL_IncTick+0x24>)
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	4413      	add	r3, r2
 8001ca4:	4a04      	ldr	r2, [pc, #16]	@ (8001cb8 <HAL_IncTick+0x24>)
 8001ca6:	6013      	str	r3, [r2, #0]
}
 8001ca8:	bf00      	nop
 8001caa:	46bd      	mov	sp, r7
 8001cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb0:	4770      	bx	lr
 8001cb2:	bf00      	nop
 8001cb4:	20000030 	.word	0x20000030
 8001cb8:	200006d4 	.word	0x200006d4

08001cbc <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001cbc:	b480      	push	{r7}
 8001cbe:	af00      	add	r7, sp, #0
  return uwTick;
 8001cc0:	4b03      	ldr	r3, [pc, #12]	@ (8001cd0 <HAL_GetTick+0x14>)
 8001cc2:	681b      	ldr	r3, [r3, #0]
}
 8001cc4:	4618      	mov	r0, r3
 8001cc6:	46bd      	mov	sp, r7
 8001cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ccc:	4770      	bx	lr
 8001cce:	bf00      	nop
 8001cd0:	200006d4 	.word	0x200006d4

08001cd4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001cd4:	b580      	push	{r7, lr}
 8001cd6:	b084      	sub	sp, #16
 8001cd8:	af00      	add	r7, sp, #0
 8001cda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001cdc:	f7ff ffee 	bl	8001cbc <HAL_GetTick>
 8001ce0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cec:	d005      	beq.n	8001cfa <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001cee:	4b0a      	ldr	r3, [pc, #40]	@ (8001d18 <HAL_Delay+0x44>)
 8001cf0:	781b      	ldrb	r3, [r3, #0]
 8001cf2:	461a      	mov	r2, r3
 8001cf4:	68fb      	ldr	r3, [r7, #12]
 8001cf6:	4413      	add	r3, r2
 8001cf8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cfa:	bf00      	nop
 8001cfc:	f7ff ffde 	bl	8001cbc <HAL_GetTick>
 8001d00:	4602      	mov	r2, r0
 8001d02:	68bb      	ldr	r3, [r7, #8]
 8001d04:	1ad3      	subs	r3, r2, r3
 8001d06:	68fa      	ldr	r2, [r7, #12]
 8001d08:	429a      	cmp	r2, r3
 8001d0a:	d8f7      	bhi.n	8001cfc <HAL_Delay+0x28>
  {
  }
}
 8001d0c:	bf00      	nop
 8001d0e:	bf00      	nop
 8001d10:	3710      	adds	r7, #16
 8001d12:	46bd      	mov	sp, r7
 8001d14:	bd80      	pop	{r7, pc}
 8001d16:	bf00      	nop
 8001d18:	20000030 	.word	0x20000030

08001d1c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001d1c:	b480      	push	{r7}
 8001d1e:	b085      	sub	sp, #20
 8001d20:	af00      	add	r7, sp, #0
 8001d22:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001d24:	687b      	ldr	r3, [r7, #4]
 8001d26:	f003 0307 	and.w	r3, r3, #7
 8001d2a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001d2c:	4b0c      	ldr	r3, [pc, #48]	@ (8001d60 <__NVIC_SetPriorityGrouping+0x44>)
 8001d2e:	68db      	ldr	r3, [r3, #12]
 8001d30:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001d32:	68ba      	ldr	r2, [r7, #8]
 8001d34:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d38:	4013      	ands	r3, r2
 8001d3a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d3c:	68fb      	ldr	r3, [r7, #12]
 8001d3e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d40:	68bb      	ldr	r3, [r7, #8]
 8001d42:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d44:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d48:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d4c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d4e:	4a04      	ldr	r2, [pc, #16]	@ (8001d60 <__NVIC_SetPriorityGrouping+0x44>)
 8001d50:	68bb      	ldr	r3, [r7, #8]
 8001d52:	60d3      	str	r3, [r2, #12]
}
 8001d54:	bf00      	nop
 8001d56:	3714      	adds	r7, #20
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d5e:	4770      	bx	lr
 8001d60:	e000ed00 	.word	0xe000ed00

08001d64 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d64:	b480      	push	{r7}
 8001d66:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d68:	4b04      	ldr	r3, [pc, #16]	@ (8001d7c <__NVIC_GetPriorityGrouping+0x18>)
 8001d6a:	68db      	ldr	r3, [r3, #12]
 8001d6c:	0a1b      	lsrs	r3, r3, #8
 8001d6e:	f003 0307 	and.w	r3, r3, #7
}
 8001d72:	4618      	mov	r0, r3
 8001d74:	46bd      	mov	sp, r7
 8001d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d7a:	4770      	bx	lr
 8001d7c:	e000ed00 	.word	0xe000ed00

08001d80 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d80:	b480      	push	{r7}
 8001d82:	b083      	sub	sp, #12
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	4603      	mov	r3, r0
 8001d88:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d8e:	2b00      	cmp	r3, #0
 8001d90:	db0b      	blt.n	8001daa <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d92:	79fb      	ldrb	r3, [r7, #7]
 8001d94:	f003 021f 	and.w	r2, r3, #31
 8001d98:	4907      	ldr	r1, [pc, #28]	@ (8001db8 <__NVIC_EnableIRQ+0x38>)
 8001d9a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d9e:	095b      	lsrs	r3, r3, #5
 8001da0:	2001      	movs	r0, #1
 8001da2:	fa00 f202 	lsl.w	r2, r0, r2
 8001da6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001daa:	bf00      	nop
 8001dac:	370c      	adds	r7, #12
 8001dae:	46bd      	mov	sp, r7
 8001db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db4:	4770      	bx	lr
 8001db6:	bf00      	nop
 8001db8:	e000e100 	.word	0xe000e100

08001dbc <__NVIC_ClearPendingIRQ>:
  \details Clears the pending bit of a device specific interrupt in the NVIC pending register.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b083      	sub	sp, #12
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dc6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dca:	2b00      	cmp	r3, #0
 8001dcc:	db0c      	blt.n	8001de8 <__NVIC_ClearPendingIRQ+0x2c>
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001dce:	79fb      	ldrb	r3, [r7, #7]
 8001dd0:	f003 021f 	and.w	r2, r3, #31
 8001dd4:	4907      	ldr	r1, [pc, #28]	@ (8001df4 <__NVIC_ClearPendingIRQ+0x38>)
 8001dd6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dda:	095b      	lsrs	r3, r3, #5
 8001ddc:	2001      	movs	r0, #1
 8001dde:	fa00 f202 	lsl.w	r2, r0, r2
 8001de2:	3360      	adds	r3, #96	@ 0x60
 8001de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001de8:	bf00      	nop
 8001dea:	370c      	adds	r7, #12
 8001dec:	46bd      	mov	sp, r7
 8001dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001df2:	4770      	bx	lr
 8001df4:	e000e100 	.word	0xe000e100

08001df8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001df8:	b480      	push	{r7}
 8001dfa:	b083      	sub	sp, #12
 8001dfc:	af00      	add	r7, sp, #0
 8001dfe:	4603      	mov	r3, r0
 8001e00:	6039      	str	r1, [r7, #0]
 8001e02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	db0a      	blt.n	8001e22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e0c:	683b      	ldr	r3, [r7, #0]
 8001e0e:	b2da      	uxtb	r2, r3
 8001e10:	490c      	ldr	r1, [pc, #48]	@ (8001e44 <__NVIC_SetPriority+0x4c>)
 8001e12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e16:	0112      	lsls	r2, r2, #4
 8001e18:	b2d2      	uxtb	r2, r2
 8001e1a:	440b      	add	r3, r1
 8001e1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001e20:	e00a      	b.n	8001e38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e22:	683b      	ldr	r3, [r7, #0]
 8001e24:	b2da      	uxtb	r2, r3
 8001e26:	4908      	ldr	r1, [pc, #32]	@ (8001e48 <__NVIC_SetPriority+0x50>)
 8001e28:	79fb      	ldrb	r3, [r7, #7]
 8001e2a:	f003 030f 	and.w	r3, r3, #15
 8001e2e:	3b04      	subs	r3, #4
 8001e30:	0112      	lsls	r2, r2, #4
 8001e32:	b2d2      	uxtb	r2, r2
 8001e34:	440b      	add	r3, r1
 8001e36:	761a      	strb	r2, [r3, #24]
}
 8001e38:	bf00      	nop
 8001e3a:	370c      	adds	r7, #12
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e42:	4770      	bx	lr
 8001e44:	e000e100 	.word	0xe000e100
 8001e48:	e000ed00 	.word	0xe000ed00

08001e4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	b089      	sub	sp, #36	@ 0x24
 8001e50:	af00      	add	r7, sp, #0
 8001e52:	60f8      	str	r0, [r7, #12]
 8001e54:	60b9      	str	r1, [r7, #8]
 8001e56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	f003 0307 	and.w	r3, r3, #7
 8001e5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e60:	69fb      	ldr	r3, [r7, #28]
 8001e62:	f1c3 0307 	rsb	r3, r3, #7
 8001e66:	2b04      	cmp	r3, #4
 8001e68:	bf28      	it	cs
 8001e6a:	2304      	movcs	r3, #4
 8001e6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	3304      	adds	r3, #4
 8001e72:	2b06      	cmp	r3, #6
 8001e74:	d902      	bls.n	8001e7c <NVIC_EncodePriority+0x30>
 8001e76:	69fb      	ldr	r3, [r7, #28]
 8001e78:	3b03      	subs	r3, #3
 8001e7a:	e000      	b.n	8001e7e <NVIC_EncodePriority+0x32>
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e80:	f04f 32ff 	mov.w	r2, #4294967295
 8001e84:	69bb      	ldr	r3, [r7, #24]
 8001e86:	fa02 f303 	lsl.w	r3, r2, r3
 8001e8a:	43da      	mvns	r2, r3
 8001e8c:	68bb      	ldr	r3, [r7, #8]
 8001e8e:	401a      	ands	r2, r3
 8001e90:	697b      	ldr	r3, [r7, #20]
 8001e92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e94:	f04f 31ff 	mov.w	r1, #4294967295
 8001e98:	697b      	ldr	r3, [r7, #20]
 8001e9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001e9e:	43d9      	mvns	r1, r3
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ea4:	4313      	orrs	r3, r2
         );
}
 8001ea6:	4618      	mov	r0, r3
 8001ea8:	3724      	adds	r7, #36	@ 0x24
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr

08001eb2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001eb2:	b580      	push	{r7, lr}
 8001eb4:	b082      	sub	sp, #8
 8001eb6:	af00      	add	r7, sp, #0
 8001eb8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001eba:	6878      	ldr	r0, [r7, #4]
 8001ebc:	f7ff ff2e 	bl	8001d1c <__NVIC_SetPriorityGrouping>
}
 8001ec0:	bf00      	nop
 8001ec2:	3708      	adds	r7, #8
 8001ec4:	46bd      	mov	sp, r7
 8001ec6:	bd80      	pop	{r7, pc}

08001ec8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b086      	sub	sp, #24
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	4603      	mov	r3, r0
 8001ed0:	60b9      	str	r1, [r7, #8]
 8001ed2:	607a      	str	r2, [r7, #4]
 8001ed4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eda:	f7ff ff43 	bl	8001d64 <__NVIC_GetPriorityGrouping>
 8001ede:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ee0:	687a      	ldr	r2, [r7, #4]
 8001ee2:	68b9      	ldr	r1, [r7, #8]
 8001ee4:	6978      	ldr	r0, [r7, #20]
 8001ee6:	f7ff ffb1 	bl	8001e4c <NVIC_EncodePriority>
 8001eea:	4602      	mov	r2, r0
 8001eec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ef0:	4611      	mov	r1, r2
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	f7ff ff80 	bl	8001df8 <__NVIC_SetPriority>
}
 8001ef8:	bf00      	nop
 8001efa:	3718      	adds	r7, #24
 8001efc:	46bd      	mov	sp, r7
 8001efe:	bd80      	pop	{r7, pc}

08001f00 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f00:	b580      	push	{r7, lr}
 8001f02:	b082      	sub	sp, #8
 8001f04:	af00      	add	r7, sp, #0
 8001f06:	4603      	mov	r3, r0
 8001f08:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f0e:	4618      	mov	r0, r3
 8001f10:	f7ff ff36 	bl	8001d80 <__NVIC_EnableIRQ>
}
 8001f14:	bf00      	nop
 8001f16:	3708      	adds	r7, #8
 8001f18:	46bd      	mov	sp, r7
 8001f1a:	bd80      	pop	{r7, pc}

08001f1c <HAL_NVIC_ClearPendingIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	4603      	mov	r3, r0
 8001f24:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Clear pending interrupt */
  NVIC_ClearPendingIRQ(IRQn);
 8001f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	f7ff ff46 	bl	8001dbc <__NVIC_ClearPendingIRQ>
}
 8001f30:	bf00      	nop
 8001f32:	3708      	adds	r7, #8
 8001f34:	46bd      	mov	sp, r7
 8001f36:	bd80      	pop	{r7, pc}

08001f38 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	2b00      	cmp	r3, #0
 8001f44:	d101      	bne.n	8001f4a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8001f46:	2301      	movs	r3, #1
 8001f48:	e08d      	b.n	8002066 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	681b      	ldr	r3, [r3, #0]
 8001f4e:	461a      	mov	r2, r3
 8001f50:	4b47      	ldr	r3, [pc, #284]	@ (8002070 <HAL_DMA_Init+0x138>)
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d80f      	bhi.n	8001f76 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	4b45      	ldr	r3, [pc, #276]	@ (8002074 <HAL_DMA_Init+0x13c>)
 8001f5e:	4413      	add	r3, r2
 8001f60:	4a45      	ldr	r2, [pc, #276]	@ (8002078 <HAL_DMA_Init+0x140>)
 8001f62:	fba2 2303 	umull	r2, r3, r2, r3
 8001f66:	091b      	lsrs	r3, r3, #4
 8001f68:	009a      	lsls	r2, r3, #2
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	4a42      	ldr	r2, [pc, #264]	@ (800207c <HAL_DMA_Init+0x144>)
 8001f72:	641a      	str	r2, [r3, #64]	@ 0x40
 8001f74:	e00e      	b.n	8001f94 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	681b      	ldr	r3, [r3, #0]
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	4b40      	ldr	r3, [pc, #256]	@ (8002080 <HAL_DMA_Init+0x148>)
 8001f7e:	4413      	add	r3, r2
 8001f80:	4a3d      	ldr	r2, [pc, #244]	@ (8002078 <HAL_DMA_Init+0x140>)
 8001f82:	fba2 2303 	umull	r2, r3, r2, r3
 8001f86:	091b      	lsrs	r3, r3, #4
 8001f88:	009a      	lsls	r2, r3, #2
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	4a3c      	ldr	r2, [pc, #240]	@ (8002084 <HAL_DMA_Init+0x14c>)
 8001f92:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2202      	movs	r2, #2
 8001f98:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8001faa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001fae:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8001fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	691b      	ldr	r3, [r3, #16]
 8001fbe:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001fc4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	699b      	ldr	r3, [r3, #24]
 8001fca:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001fd0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	6a1b      	ldr	r3, [r3, #32]
 8001fd6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8001fd8:	68fa      	ldr	r2, [r7, #12]
 8001fda:	4313      	orrs	r3, r2
 8001fdc:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	68fa      	ldr	r2, [r7, #12]
 8001fe4:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f000 fa80 	bl	80024ec <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	689b      	ldr	r3, [r3, #8]
 8001ff0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8001ff4:	d102      	bne.n	8001ffc <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	685a      	ldr	r2, [r3, #4]
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002004:	b2d2      	uxtb	r2, r2
 8002006:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800200c:	687a      	ldr	r2, [r7, #4]
 800200e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002010:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d010      	beq.n	800203c <HAL_DMA_Init+0x104>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	685b      	ldr	r3, [r3, #4]
 800201e:	2b04      	cmp	r3, #4
 8002020:	d80c      	bhi.n	800203c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002022:	6878      	ldr	r0, [r7, #4]
 8002024:	f000 faa0 	bl	8002568 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800202c:	2200      	movs	r2, #0
 800202e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002034:	687a      	ldr	r2, [r7, #4]
 8002036:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002038:	605a      	str	r2, [r3, #4]
 800203a:	e008      	b.n	800204e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	2200      	movs	r2, #0
 8002040:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	2200      	movs	r2, #0
 8002046:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	2200      	movs	r2, #0
 800204c:	65da      	str	r2, [r3, #92]	@ 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
  /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
  /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	2200      	movs	r2, #0
 8002052:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	2200      	movs	r2, #0
 8002060:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002064:	2300      	movs	r3, #0
}
 8002066:	4618      	mov	r0, r3
 8002068:	3710      	adds	r7, #16
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}
 800206e:	bf00      	nop
 8002070:	40020407 	.word	0x40020407
 8002074:	bffdfff8 	.word	0xbffdfff8
 8002078:	cccccccd 	.word	0xcccccccd
 800207c:	40020000 	.word	0x40020000
 8002080:	bffdfbf8 	.word	0xbffdfbf8
 8002084:	40020400 	.word	0x40020400

08002088 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b086      	sub	sp, #24
 800208c:	af00      	add	r7, sp, #0
 800208e:	60f8      	str	r0, [r7, #12]
 8002090:	60b9      	str	r1, [r7, #8]
 8002092:	607a      	str	r2, [r7, #4]
 8002094:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002096:	2300      	movs	r3, #0
 8002098:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80020a0:	2b01      	cmp	r3, #1
 80020a2:	d101      	bne.n	80020a8 <HAL_DMA_Start_IT+0x20>
 80020a4:	2302      	movs	r3, #2
 80020a6:	e066      	b.n	8002176 <HAL_DMA_Start_IT+0xee>
 80020a8:	68fb      	ldr	r3, [r7, #12]
 80020aa:	2201      	movs	r2, #1
 80020ac:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 80020b0:	68fb      	ldr	r3, [r7, #12]
 80020b2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80020b6:	b2db      	uxtb	r3, r3
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d155      	bne.n	8002168 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80020bc:	68fb      	ldr	r3, [r7, #12]
 80020be:	2202      	movs	r2, #2
 80020c0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80020c4:	68fb      	ldr	r3, [r7, #12]
 80020c6:	2200      	movs	r2, #0
 80020c8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 80020ca:	68fb      	ldr	r3, [r7, #12]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	681a      	ldr	r2, [r3, #0]
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f022 0201 	bic.w	r2, r2, #1
 80020d8:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80020da:	683b      	ldr	r3, [r7, #0]
 80020dc:	687a      	ldr	r2, [r7, #4]
 80020de:	68b9      	ldr	r1, [r7, #8]
 80020e0:	68f8      	ldr	r0, [r7, #12]
 80020e2:	f000 f9c4 	bl	800246e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d008      	beq.n	8002100 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	681a      	ldr	r2, [r3, #0]
 80020f4:	68fb      	ldr	r3, [r7, #12]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f042 020e 	orr.w	r2, r2, #14
 80020fc:	601a      	str	r2, [r3, #0]
 80020fe:	e00f      	b.n	8002120 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002100:	68fb      	ldr	r3, [r7, #12]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	681a      	ldr	r2, [r3, #0]
 8002106:	68fb      	ldr	r3, [r7, #12]
 8002108:	681b      	ldr	r3, [r3, #0]
 800210a:	f022 0204 	bic.w	r2, r2, #4
 800210e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002110:	68fb      	ldr	r3, [r7, #12]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	681a      	ldr	r2, [r3, #0]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	f042 020a 	orr.w	r2, r2, #10
 800211e:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002120:	68fb      	ldr	r3, [r7, #12]
 8002122:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d007      	beq.n	800213e <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 800212e:	68fb      	ldr	r3, [r7, #12]
 8002130:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002132:	681a      	ldr	r2, [r3, #0]
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002138:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800213c:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 800213e:	68fb      	ldr	r3, [r7, #12]
 8002140:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002142:	2b00      	cmp	r3, #0
 8002144:	d007      	beq.n	8002156 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800214a:	681a      	ldr	r2, [r3, #0]
 800214c:	68fb      	ldr	r3, [r7, #12]
 800214e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002150:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002154:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002156:	68fb      	ldr	r3, [r7, #12]
 8002158:	681b      	ldr	r3, [r3, #0]
 800215a:	681a      	ldr	r2, [r3, #0]
 800215c:	68fb      	ldr	r3, [r7, #12]
 800215e:	681b      	ldr	r3, [r3, #0]
 8002160:	f042 0201 	orr.w	r2, r2, #1
 8002164:	601a      	str	r2, [r3, #0]
 8002166:	e005      	b.n	8002174 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002168:	68fb      	ldr	r3, [r7, #12]
 800216a:	2200      	movs	r2, #0
 800216c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002170:	2302      	movs	r3, #2
 8002172:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002174:	7dfb      	ldrb	r3, [r7, #23]
}
 8002176:	4618      	mov	r0, r3
 8002178:	3718      	adds	r7, #24
 800217a:	46bd      	mov	sp, r7
 800217c:	bd80      	pop	{r7, pc}

0800217e <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800217e:	b480      	push	{r7}
 8002180:	b085      	sub	sp, #20
 8002182:	af00      	add	r7, sp, #0
 8002184:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002186:	2300      	movs	r3, #0
 8002188:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002190:	b2db      	uxtb	r3, r3
 8002192:	2b02      	cmp	r3, #2
 8002194:	d008      	beq.n	80021a8 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	2204      	movs	r2, #4
 800219a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800219c:	687b      	ldr	r3, [r7, #4]
 800219e:	2200      	movs	r2, #0
 80021a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e040      	b.n	800222a <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	681b      	ldr	r3, [r3, #0]
 80021ac:	681a      	ldr	r2, [r3, #0]
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	f022 020e 	bic.w	r2, r2, #14
 80021b6:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021bc:	681a      	ldr	r2, [r3, #0]
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80021c2:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80021c6:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	681a      	ldr	r2, [r3, #0]
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f022 0201 	bic.w	r2, r2, #1
 80021d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021dc:	f003 021c 	and.w	r2, r3, #28
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021e4:	2101      	movs	r1, #1
 80021e6:	fa01 f202 	lsl.w	r2, r1, r2
 80021ea:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80021ec:	687b      	ldr	r3, [r7, #4]
 80021ee:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80021f0:	687a      	ldr	r2, [r7, #4]
 80021f2:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80021f4:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80021f6:	687b      	ldr	r3, [r7, #4]
 80021f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80021fa:	2b00      	cmp	r3, #0
 80021fc:	d00c      	beq.n	8002218 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002202:	681a      	ldr	r2, [r3, #0]
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002208:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800220c:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800220e:	687b      	ldr	r3, [r7, #4]
 8002210:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002212:	687a      	ldr	r2, [r7, #4]
 8002214:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002216:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2200      	movs	r2, #0
 8002224:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return status;
 8002228:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 800222a:	4618      	mov	r0, r3
 800222c:	3714      	adds	r7, #20
 800222e:	46bd      	mov	sp, r7
 8002230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002234:	4770      	bx	lr

08002236 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002236:	b580      	push	{r7, lr}
 8002238:	b084      	sub	sp, #16
 800223a:	af00      	add	r7, sp, #0
 800223c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800223e:	2300      	movs	r3, #0
 8002240:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002248:	b2db      	uxtb	r3, r3
 800224a:	2b02      	cmp	r3, #2
 800224c:	d005      	beq.n	800225a <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	2204      	movs	r2, #4
 8002252:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002254:	2301      	movs	r3, #1
 8002256:	73fb      	strb	r3, [r7, #15]
 8002258:	e047      	b.n	80022ea <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	681a      	ldr	r2, [r3, #0]
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	f022 020e 	bic.w	r2, r2, #14
 8002268:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800226a:	687b      	ldr	r3, [r7, #4]
 800226c:	681b      	ldr	r3, [r3, #0]
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f022 0201 	bic.w	r2, r2, #1
 8002278:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800227e:	681a      	ldr	r2, [r3, #0]
 8002280:	687b      	ldr	r3, [r7, #4]
 8002282:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002284:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002288:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800228e:	f003 021c 	and.w	r2, r3, #28
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002296:	2101      	movs	r1, #1
 8002298:	fa01 f202 	lsl.w	r2, r1, r2
 800229c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80022a2:	687a      	ldr	r2, [r7, #4]
 80022a4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80022a6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d00c      	beq.n	80022ca <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022b4:	681a      	ldr	r2, [r3, #0]
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80022ba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80022be:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80022c4:	687a      	ldr	r2, [r7, #4]
 80022c6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80022c8:	605a      	str	r2, [r3, #4]
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	2201      	movs	r2, #1
 80022ce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	2200      	movs	r2, #0
 80022d6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d003      	beq.n	80022ea <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80022e6:	6878      	ldr	r0, [r7, #4]
 80022e8:	4798      	blx	r3
    }
  }
  return status;
 80022ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3710      	adds	r7, #16
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}

080022f4 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002300:	681b      	ldr	r3, [r3, #0]
 8002302:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	681b      	ldr	r3, [r3, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002310:	f003 031c 	and.w	r3, r3, #28
 8002314:	2204      	movs	r2, #4
 8002316:	409a      	lsls	r2, r3
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	4013      	ands	r3, r2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d026      	beq.n	800236e <HAL_DMA_IRQHandler+0x7a>
 8002320:	68bb      	ldr	r3, [r7, #8]
 8002322:	f003 0304 	and.w	r3, r3, #4
 8002326:	2b00      	cmp	r3, #0
 8002328:	d021      	beq.n	800236e <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	681b      	ldr	r3, [r3, #0]
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 0320 	and.w	r3, r3, #32
 8002334:	2b00      	cmp	r3, #0
 8002336:	d107      	bne.n	8002348 <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	681a      	ldr	r2, [r3, #0]
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f022 0204 	bic.w	r2, r2, #4
 8002346:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800234c:	f003 021c 	and.w	r2, r3, #28
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002354:	2104      	movs	r1, #4
 8002356:	fa01 f202 	lsl.w	r2, r1, r2
 800235a:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 800235c:	687b      	ldr	r3, [r7, #4]
 800235e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002360:	2b00      	cmp	r3, #0
 8002362:	d071      	beq.n	8002448 <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002364:	687b      	ldr	r3, [r7, #4]
 8002366:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002368:	6878      	ldr	r0, [r7, #4]
 800236a:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 800236c:	e06c      	b.n	8002448 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002372:	f003 031c 	and.w	r3, r3, #28
 8002376:	2202      	movs	r2, #2
 8002378:	409a      	lsls	r2, r3
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	4013      	ands	r3, r2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d02e      	beq.n	80023e0 <HAL_DMA_IRQHandler+0xec>
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	f003 0302 	and.w	r3, r3, #2
 8002388:	2b00      	cmp	r3, #0
 800238a:	d029      	beq.n	80023e0 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	681b      	ldr	r3, [r3, #0]
 8002390:	681b      	ldr	r3, [r3, #0]
 8002392:	f003 0320 	and.w	r3, r3, #32
 8002396:	2b00      	cmp	r3, #0
 8002398:	d10b      	bne.n	80023b2 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	681a      	ldr	r2, [r3, #0]
 80023a0:	687b      	ldr	r3, [r7, #4]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	f022 020a 	bic.w	r2, r2, #10
 80023a8:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	2201      	movs	r2, #1
 80023ae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023b6:	f003 021c 	and.w	r2, r3, #28
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023be:	2102      	movs	r1, #2
 80023c0:	fa01 f202 	lsl.w	r2, r1, r2
 80023c4:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	2200      	movs	r2, #0
 80023ca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d038      	beq.n	8002448 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023da:	6878      	ldr	r0, [r7, #4]
 80023dc:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 80023de:	e033      	b.n	8002448 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80023e4:	f003 031c 	and.w	r3, r3, #28
 80023e8:	2208      	movs	r2, #8
 80023ea:	409a      	lsls	r2, r3
 80023ec:	68fb      	ldr	r3, [r7, #12]
 80023ee:	4013      	ands	r3, r2
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d02a      	beq.n	800244a <HAL_DMA_IRQHandler+0x156>
 80023f4:	68bb      	ldr	r3, [r7, #8]
 80023f6:	f003 0308 	and.w	r3, r3, #8
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	d025      	beq.n	800244a <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	681a      	ldr	r2, [r3, #0]
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	f022 020e 	bic.w	r2, r2, #14
 800240c:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002412:	f003 021c 	and.w	r2, r3, #28
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800241a:	2101      	movs	r1, #1
 800241c:	fa01 f202 	lsl.w	r2, r1, r2
 8002420:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2201      	movs	r2, #1
 8002426:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	2201      	movs	r2, #1
 800242c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2200      	movs	r2, #0
 8002434:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800243c:	2b00      	cmp	r3, #0
 800243e:	d004      	beq.n	800244a <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002444:	6878      	ldr	r0, [r7, #4]
 8002446:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002448:	bf00      	nop
 800244a:	bf00      	nop
}
 800244c:	3710      	adds	r7, #16
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}

08002452 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002452:	b480      	push	{r7}
 8002454:	b083      	sub	sp, #12
 8002456:	af00      	add	r7, sp, #0
 8002458:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002460:	b2db      	uxtb	r3, r3
}
 8002462:	4618      	mov	r0, r3
 8002464:	370c      	adds	r7, #12
 8002466:	46bd      	mov	sp, r7
 8002468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246c:	4770      	bx	lr

0800246e <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800246e:	b480      	push	{r7}
 8002470:	b085      	sub	sp, #20
 8002472:	af00      	add	r7, sp, #0
 8002474:	60f8      	str	r0, [r7, #12]
 8002476:	60b9      	str	r1, [r7, #8]
 8002478:	607a      	str	r2, [r7, #4]
 800247a:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800247c:	68fb      	ldr	r3, [r7, #12]
 800247e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002480:	68fa      	ldr	r2, [r7, #12]
 8002482:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002484:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800248a:	2b00      	cmp	r3, #0
 800248c:	d004      	beq.n	8002498 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800248e:	68fb      	ldr	r3, [r7, #12]
 8002490:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002492:	68fa      	ldr	r2, [r7, #12]
 8002494:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002496:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800249c:	f003 021c 	and.w	r2, r3, #28
 80024a0:	68fb      	ldr	r3, [r7, #12]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80024a4:	2101      	movs	r1, #1
 80024a6:	fa01 f202 	lsl.w	r2, r1, r2
 80024aa:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80024ac:	68fb      	ldr	r3, [r7, #12]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	683a      	ldr	r2, [r7, #0]
 80024b2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	689b      	ldr	r3, [r3, #8]
 80024b8:	2b10      	cmp	r3, #16
 80024ba:	d108      	bne.n	80024ce <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80024bc:	68fb      	ldr	r3, [r7, #12]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	687a      	ldr	r2, [r7, #4]
 80024c2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	68ba      	ldr	r2, [r7, #8]
 80024ca:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80024cc:	e007      	b.n	80024de <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	68ba      	ldr	r2, [r7, #8]
 80024d4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	687a      	ldr	r2, [r7, #4]
 80024dc:	60da      	str	r2, [r3, #12]
}
 80024de:	bf00      	nop
 80024e0:	3714      	adds	r7, #20
 80024e2:	46bd      	mov	sp, r7
 80024e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024e8:	4770      	bx	lr
	...

080024ec <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80024ec:	b480      	push	{r7}
 80024ee:	b085      	sub	sp, #20
 80024f0:	af00      	add	r7, sp, #0
 80024f2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	461a      	mov	r2, r3
 80024fa:	4b17      	ldr	r3, [pc, #92]	@ (8002558 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80024fc:	429a      	cmp	r2, r3
 80024fe:	d80a      	bhi.n	8002516 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002504:	089b      	lsrs	r3, r3, #2
 8002506:	009b      	lsls	r3, r3, #2
 8002508:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800250c:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8002510:	687a      	ldr	r2, [r7, #4]
 8002512:	6493      	str	r3, [r2, #72]	@ 0x48
 8002514:	e007      	b.n	8002526 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8002516:	687b      	ldr	r3, [r7, #4]
 8002518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800251a:	089b      	lsrs	r3, r3, #2
 800251c:	009a      	lsls	r2, r3, #2
 800251e:	4b0f      	ldr	r3, [pc, #60]	@ (800255c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002520:	4413      	add	r3, r2
 8002522:	687a      	ldr	r2, [r7, #4]
 8002524:	6493      	str	r3, [r2, #72]	@ 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	b2db      	uxtb	r3, r3
 800252c:	3b08      	subs	r3, #8
 800252e:	4a0c      	ldr	r2, [pc, #48]	@ (8002560 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002530:	fba2 2303 	umull	r2, r3, r2, r3
 8002534:	091b      	lsrs	r3, r3, #4
 8002536:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	4a0a      	ldr	r2, [pc, #40]	@ (8002564 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 800253c:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	f003 031f 	and.w	r3, r3, #31
 8002544:	2201      	movs	r2, #1
 8002546:	409a      	lsls	r2, r3
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800254c:	bf00      	nop
 800254e:	3714      	adds	r7, #20
 8002550:	46bd      	mov	sp, r7
 8002552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002556:	4770      	bx	lr
 8002558:	40020407 	.word	0x40020407
 800255c:	4002081c 	.word	0x4002081c
 8002560:	cccccccd 	.word	0xcccccccd
 8002564:	40020880 	.word	0x40020880

08002568 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002568:	b480      	push	{r7}
 800256a:	b085      	sub	sp, #20
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	685b      	ldr	r3, [r3, #4]
 8002574:	b2db      	uxtb	r3, r3
 8002576:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002578:	68fa      	ldr	r2, [r7, #12]
 800257a:	4b0b      	ldr	r3, [pc, #44]	@ (80025a8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 800257c:	4413      	add	r3, r2
 800257e:	009b      	lsls	r3, r3, #2
 8002580:	461a      	mov	r2, r3
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4a08      	ldr	r2, [pc, #32]	@ (80025ac <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800258a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	3b01      	subs	r3, #1
 8002590:	f003 0303 	and.w	r3, r3, #3
 8002594:	2201      	movs	r2, #1
 8002596:	409a      	lsls	r2, r3
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 800259c:	bf00      	nop
 800259e:	3714      	adds	r7, #20
 80025a0:	46bd      	mov	sp, r7
 80025a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a6:	4770      	bx	lr
 80025a8:	1000823f 	.word	0x1000823f
 80025ac:	40020940 	.word	0x40020940

080025b0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80025b0:	b480      	push	{r7}
 80025b2:	b087      	sub	sp, #28
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
 80025b8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80025ba:	2300      	movs	r3, #0
 80025bc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80025be:	e166      	b.n	800288e <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80025c0:	683b      	ldr	r3, [r7, #0]
 80025c2:	681a      	ldr	r2, [r3, #0]
 80025c4:	2101      	movs	r1, #1
 80025c6:	697b      	ldr	r3, [r7, #20]
 80025c8:	fa01 f303 	lsl.w	r3, r1, r3
 80025cc:	4013      	ands	r3, r2
 80025ce:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	f000 8158 	beq.w	8002888 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80025d8:	683b      	ldr	r3, [r7, #0]
 80025da:	685b      	ldr	r3, [r3, #4]
 80025dc:	f003 0303 	and.w	r3, r3, #3
 80025e0:	2b01      	cmp	r3, #1
 80025e2:	d005      	beq.n	80025f0 <HAL_GPIO_Init+0x40>
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	685b      	ldr	r3, [r3, #4]
 80025e8:	f003 0303 	and.w	r3, r3, #3
 80025ec:	2b02      	cmp	r3, #2
 80025ee:	d130      	bne.n	8002652 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	689b      	ldr	r3, [r3, #8]
 80025f4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80025f6:	697b      	ldr	r3, [r7, #20]
 80025f8:	005b      	lsls	r3, r3, #1
 80025fa:	2203      	movs	r2, #3
 80025fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002600:	43db      	mvns	r3, r3
 8002602:	693a      	ldr	r2, [r7, #16]
 8002604:	4013      	ands	r3, r2
 8002606:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002608:	683b      	ldr	r3, [r7, #0]
 800260a:	68da      	ldr	r2, [r3, #12]
 800260c:	697b      	ldr	r3, [r7, #20]
 800260e:	005b      	lsls	r3, r3, #1
 8002610:	fa02 f303 	lsl.w	r3, r2, r3
 8002614:	693a      	ldr	r2, [r7, #16]
 8002616:	4313      	orrs	r3, r2
 8002618:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	693a      	ldr	r2, [r7, #16]
 800261e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	685b      	ldr	r3, [r3, #4]
 8002624:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002626:	2201      	movs	r2, #1
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	fa02 f303 	lsl.w	r3, r2, r3
 800262e:	43db      	mvns	r3, r3
 8002630:	693a      	ldr	r2, [r7, #16]
 8002632:	4013      	ands	r3, r2
 8002634:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002636:	683b      	ldr	r3, [r7, #0]
 8002638:	685b      	ldr	r3, [r3, #4]
 800263a:	091b      	lsrs	r3, r3, #4
 800263c:	f003 0201 	and.w	r2, r3, #1
 8002640:	697b      	ldr	r3, [r7, #20]
 8002642:	fa02 f303 	lsl.w	r3, r2, r3
 8002646:	693a      	ldr	r2, [r7, #16]
 8002648:	4313      	orrs	r3, r2
 800264a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	693a      	ldr	r2, [r7, #16]
 8002650:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002652:	683b      	ldr	r3, [r7, #0]
 8002654:	685b      	ldr	r3, [r3, #4]
 8002656:	f003 0303 	and.w	r3, r3, #3
 800265a:	2b03      	cmp	r3, #3
 800265c:	d017      	beq.n	800268e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 800265e:	687b      	ldr	r3, [r7, #4]
 8002660:	68db      	ldr	r3, [r3, #12]
 8002662:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002664:	697b      	ldr	r3, [r7, #20]
 8002666:	005b      	lsls	r3, r3, #1
 8002668:	2203      	movs	r2, #3
 800266a:	fa02 f303 	lsl.w	r3, r2, r3
 800266e:	43db      	mvns	r3, r3
 8002670:	693a      	ldr	r2, [r7, #16]
 8002672:	4013      	ands	r3, r2
 8002674:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	689a      	ldr	r2, [r3, #8]
 800267a:	697b      	ldr	r3, [r7, #20]
 800267c:	005b      	lsls	r3, r3, #1
 800267e:	fa02 f303 	lsl.w	r3, r2, r3
 8002682:	693a      	ldr	r2, [r7, #16]
 8002684:	4313      	orrs	r3, r2
 8002686:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	693a      	ldr	r2, [r7, #16]
 800268c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	685b      	ldr	r3, [r3, #4]
 8002692:	f003 0303 	and.w	r3, r3, #3
 8002696:	2b02      	cmp	r3, #2
 8002698:	d123      	bne.n	80026e2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800269a:	697b      	ldr	r3, [r7, #20]
 800269c:	08da      	lsrs	r2, r3, #3
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	3208      	adds	r2, #8
 80026a2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80026a6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80026a8:	697b      	ldr	r3, [r7, #20]
 80026aa:	f003 0307 	and.w	r3, r3, #7
 80026ae:	009b      	lsls	r3, r3, #2
 80026b0:	220f      	movs	r2, #15
 80026b2:	fa02 f303 	lsl.w	r3, r2, r3
 80026b6:	43db      	mvns	r3, r3
 80026b8:	693a      	ldr	r2, [r7, #16]
 80026ba:	4013      	ands	r3, r2
 80026bc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80026be:	683b      	ldr	r3, [r7, #0]
 80026c0:	691a      	ldr	r2, [r3, #16]
 80026c2:	697b      	ldr	r3, [r7, #20]
 80026c4:	f003 0307 	and.w	r3, r3, #7
 80026c8:	009b      	lsls	r3, r3, #2
 80026ca:	fa02 f303 	lsl.w	r3, r2, r3
 80026ce:	693a      	ldr	r2, [r7, #16]
 80026d0:	4313      	orrs	r3, r2
 80026d2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80026d4:	697b      	ldr	r3, [r7, #20]
 80026d6:	08da      	lsrs	r2, r3, #3
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	3208      	adds	r2, #8
 80026dc:	6939      	ldr	r1, [r7, #16]
 80026de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	681b      	ldr	r3, [r3, #0]
 80026e6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80026e8:	697b      	ldr	r3, [r7, #20]
 80026ea:	005b      	lsls	r3, r3, #1
 80026ec:	2203      	movs	r2, #3
 80026ee:	fa02 f303 	lsl.w	r3, r2, r3
 80026f2:	43db      	mvns	r3, r3
 80026f4:	693a      	ldr	r2, [r7, #16]
 80026f6:	4013      	ands	r3, r2
 80026f8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80026fa:	683b      	ldr	r3, [r7, #0]
 80026fc:	685b      	ldr	r3, [r3, #4]
 80026fe:	f003 0203 	and.w	r2, r3, #3
 8002702:	697b      	ldr	r3, [r7, #20]
 8002704:	005b      	lsls	r3, r3, #1
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	693a      	ldr	r2, [r7, #16]
 800270c:	4313      	orrs	r3, r2
 800270e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	693a      	ldr	r2, [r7, #16]
 8002714:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002716:	683b      	ldr	r3, [r7, #0]
 8002718:	685b      	ldr	r3, [r3, #4]
 800271a:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800271e:	2b00      	cmp	r3, #0
 8002720:	f000 80b2 	beq.w	8002888 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002724:	4b61      	ldr	r3, [pc, #388]	@ (80028ac <HAL_GPIO_Init+0x2fc>)
 8002726:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002728:	4a60      	ldr	r2, [pc, #384]	@ (80028ac <HAL_GPIO_Init+0x2fc>)
 800272a:	f043 0301 	orr.w	r3, r3, #1
 800272e:	6613      	str	r3, [r2, #96]	@ 0x60
 8002730:	4b5e      	ldr	r3, [pc, #376]	@ (80028ac <HAL_GPIO_Init+0x2fc>)
 8002732:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002734:	f003 0301 	and.w	r3, r3, #1
 8002738:	60bb      	str	r3, [r7, #8]
 800273a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800273c:	4a5c      	ldr	r2, [pc, #368]	@ (80028b0 <HAL_GPIO_Init+0x300>)
 800273e:	697b      	ldr	r3, [r7, #20]
 8002740:	089b      	lsrs	r3, r3, #2
 8002742:	3302      	adds	r3, #2
 8002744:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002748:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800274a:	697b      	ldr	r3, [r7, #20]
 800274c:	f003 0303 	and.w	r3, r3, #3
 8002750:	009b      	lsls	r3, r3, #2
 8002752:	220f      	movs	r2, #15
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002766:	d02b      	beq.n	80027c0 <HAL_GPIO_Init+0x210>
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	4a52      	ldr	r2, [pc, #328]	@ (80028b4 <HAL_GPIO_Init+0x304>)
 800276c:	4293      	cmp	r3, r2
 800276e:	d025      	beq.n	80027bc <HAL_GPIO_Init+0x20c>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	4a51      	ldr	r2, [pc, #324]	@ (80028b8 <HAL_GPIO_Init+0x308>)
 8002774:	4293      	cmp	r3, r2
 8002776:	d01f      	beq.n	80027b8 <HAL_GPIO_Init+0x208>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	4a50      	ldr	r2, [pc, #320]	@ (80028bc <HAL_GPIO_Init+0x30c>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d019      	beq.n	80027b4 <HAL_GPIO_Init+0x204>
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	4a4f      	ldr	r2, [pc, #316]	@ (80028c0 <HAL_GPIO_Init+0x310>)
 8002784:	4293      	cmp	r3, r2
 8002786:	d013      	beq.n	80027b0 <HAL_GPIO_Init+0x200>
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	4a4e      	ldr	r2, [pc, #312]	@ (80028c4 <HAL_GPIO_Init+0x314>)
 800278c:	4293      	cmp	r3, r2
 800278e:	d00d      	beq.n	80027ac <HAL_GPIO_Init+0x1fc>
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	4a4d      	ldr	r2, [pc, #308]	@ (80028c8 <HAL_GPIO_Init+0x318>)
 8002794:	4293      	cmp	r3, r2
 8002796:	d007      	beq.n	80027a8 <HAL_GPIO_Init+0x1f8>
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	4a4c      	ldr	r2, [pc, #304]	@ (80028cc <HAL_GPIO_Init+0x31c>)
 800279c:	4293      	cmp	r3, r2
 800279e:	d101      	bne.n	80027a4 <HAL_GPIO_Init+0x1f4>
 80027a0:	2307      	movs	r3, #7
 80027a2:	e00e      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027a4:	2308      	movs	r3, #8
 80027a6:	e00c      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027a8:	2306      	movs	r3, #6
 80027aa:	e00a      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027ac:	2305      	movs	r3, #5
 80027ae:	e008      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027b0:	2304      	movs	r3, #4
 80027b2:	e006      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027b4:	2303      	movs	r3, #3
 80027b6:	e004      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027b8:	2302      	movs	r3, #2
 80027ba:	e002      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027bc:	2301      	movs	r3, #1
 80027be:	e000      	b.n	80027c2 <HAL_GPIO_Init+0x212>
 80027c0:	2300      	movs	r3, #0
 80027c2:	697a      	ldr	r2, [r7, #20]
 80027c4:	f002 0203 	and.w	r2, r2, #3
 80027c8:	0092      	lsls	r2, r2, #2
 80027ca:	4093      	lsls	r3, r2
 80027cc:	693a      	ldr	r2, [r7, #16]
 80027ce:	4313      	orrs	r3, r2
 80027d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80027d2:	4937      	ldr	r1, [pc, #220]	@ (80028b0 <HAL_GPIO_Init+0x300>)
 80027d4:	697b      	ldr	r3, [r7, #20]
 80027d6:	089b      	lsrs	r3, r3, #2
 80027d8:	3302      	adds	r3, #2
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80027e0:	4b3b      	ldr	r3, [pc, #236]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 80027e2:	689b      	ldr	r3, [r3, #8]
 80027e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	43db      	mvns	r3, r3
 80027ea:	693a      	ldr	r2, [r7, #16]
 80027ec:	4013      	ands	r3, r2
 80027ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d003      	beq.n	8002804 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80027fc:	693a      	ldr	r2, [r7, #16]
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	4313      	orrs	r3, r2
 8002802:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002804:	4a32      	ldr	r2, [pc, #200]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 8002806:	693b      	ldr	r3, [r7, #16]
 8002808:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800280a:	4b31      	ldr	r3, [pc, #196]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 800280c:	68db      	ldr	r3, [r3, #12]
 800280e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002810:	68fb      	ldr	r3, [r7, #12]
 8002812:	43db      	mvns	r3, r3
 8002814:	693a      	ldr	r2, [r7, #16]
 8002816:	4013      	ands	r3, r2
 8002818:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800281a:	683b      	ldr	r3, [r7, #0]
 800281c:	685b      	ldr	r3, [r3, #4]
 800281e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002826:	693a      	ldr	r2, [r7, #16]
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	4313      	orrs	r3, r2
 800282c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800282e:	4a28      	ldr	r2, [pc, #160]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 8002830:	693b      	ldr	r3, [r7, #16]
 8002832:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002834:	4b26      	ldr	r3, [pc, #152]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800283a:	68fb      	ldr	r3, [r7, #12]
 800283c:	43db      	mvns	r3, r3
 800283e:	693a      	ldr	r2, [r7, #16]
 8002840:	4013      	ands	r3, r2
 8002842:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002844:	683b      	ldr	r3, [r7, #0]
 8002846:	685b      	ldr	r3, [r3, #4]
 8002848:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800284c:	2b00      	cmp	r3, #0
 800284e:	d003      	beq.n	8002858 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 8002850:	693a      	ldr	r2, [r7, #16]
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	4313      	orrs	r3, r2
 8002856:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002858:	4a1d      	ldr	r2, [pc, #116]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 800285a:	693b      	ldr	r3, [r7, #16]
 800285c:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800285e:	4b1c      	ldr	r3, [pc, #112]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	43db      	mvns	r3, r3
 8002868:	693a      	ldr	r2, [r7, #16]
 800286a:	4013      	ands	r3, r2
 800286c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800286e:	683b      	ldr	r3, [r7, #0]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 800287a:	693a      	ldr	r2, [r7, #16]
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	4313      	orrs	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002882:	4a13      	ldr	r2, [pc, #76]	@ (80028d0 <HAL_GPIO_Init+0x320>)
 8002884:	693b      	ldr	r3, [r7, #16]
 8002886:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8002888:	697b      	ldr	r3, [r7, #20]
 800288a:	3301      	adds	r3, #1
 800288c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800288e:	683b      	ldr	r3, [r7, #0]
 8002890:	681a      	ldr	r2, [r3, #0]
 8002892:	697b      	ldr	r3, [r7, #20]
 8002894:	fa22 f303 	lsr.w	r3, r2, r3
 8002898:	2b00      	cmp	r3, #0
 800289a:	f47f ae91 	bne.w	80025c0 <HAL_GPIO_Init+0x10>
  }
}
 800289e:	bf00      	nop
 80028a0:	bf00      	nop
 80028a2:	371c      	adds	r7, #28
 80028a4:	46bd      	mov	sp, r7
 80028a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028aa:	4770      	bx	lr
 80028ac:	40021000 	.word	0x40021000
 80028b0:	40010000 	.word	0x40010000
 80028b4:	48000400 	.word	0x48000400
 80028b8:	48000800 	.word	0x48000800
 80028bc:	48000c00 	.word	0x48000c00
 80028c0:	48001000 	.word	0x48001000
 80028c4:	48001400 	.word	0x48001400
 80028c8:	48001800 	.word	0x48001800
 80028cc:	48001c00 	.word	0x48001c00
 80028d0:	40010400 	.word	0x40010400

080028d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80028d4:	b480      	push	{r7}
 80028d6:	b083      	sub	sp, #12
 80028d8:	af00      	add	r7, sp, #0
 80028da:	6078      	str	r0, [r7, #4]
 80028dc:	460b      	mov	r3, r1
 80028de:	807b      	strh	r3, [r7, #2]
 80028e0:	4613      	mov	r3, r2
 80028e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80028e4:	787b      	ldrb	r3, [r7, #1]
 80028e6:	2b00      	cmp	r3, #0
 80028e8:	d003      	beq.n	80028f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80028ea:	887a      	ldrh	r2, [r7, #2]
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80028f0:	e002      	b.n	80028f8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80028f2:	887a      	ldrh	r2, [r7, #2]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80028f8:	bf00      	nop
 80028fa:	370c      	adds	r7, #12
 80028fc:	46bd      	mov	sp, r7
 80028fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002902:	4770      	bx	lr

08002904 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8002904:	b580      	push	{r7, lr}
 8002906:	b082      	sub	sp, #8
 8002908:	af00      	add	r7, sp, #0
 800290a:	4603      	mov	r3, r0
 800290c:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 800290e:	4b08      	ldr	r3, [pc, #32]	@ (8002930 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002910:	695a      	ldr	r2, [r3, #20]
 8002912:	88fb      	ldrh	r3, [r7, #6]
 8002914:	4013      	ands	r3, r2
 8002916:	2b00      	cmp	r3, #0
 8002918:	d006      	beq.n	8002928 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 800291a:	4a05      	ldr	r2, [pc, #20]	@ (8002930 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 800291c:	88fb      	ldrh	r3, [r7, #6]
 800291e:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002920:	88fb      	ldrh	r3, [r7, #6]
 8002922:	4618      	mov	r0, r3
 8002924:	f7ff f8d8 	bl	8001ad8 <HAL_GPIO_EXTI_Callback>
  }
}
 8002928:	bf00      	nop
 800292a:	3708      	adds	r7, #8
 800292c:	46bd      	mov	sp, r7
 800292e:	bd80      	pop	{r7, pc}
 8002930:	40010400 	.word	0x40010400

08002934 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002934:	b580      	push	{r7, lr}
 8002936:	b082      	sub	sp, #8
 8002938:	af00      	add	r7, sp, #0
 800293a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	2b00      	cmp	r3, #0
 8002940:	d101      	bne.n	8002946 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002942:	2301      	movs	r3, #1
 8002944:	e08d      	b.n	8002a62 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800294c:	b2db      	uxtb	r3, r3
 800294e:	2b00      	cmp	r3, #0
 8002950:	d106      	bne.n	8002960 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800295a:	6878      	ldr	r0, [r7, #4]
 800295c:	f7fe fe10 	bl	8001580 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2224      	movs	r2, #36	@ 0x24
 8002964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	681a      	ldr	r2, [r3, #0]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	f022 0201 	bic.w	r2, r2, #1
 8002976:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	685a      	ldr	r2, [r3, #4]
 800297c:	687b      	ldr	r3, [r7, #4]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002984:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	689a      	ldr	r2, [r3, #8]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	681b      	ldr	r3, [r3, #0]
 8002990:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002994:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	68db      	ldr	r3, [r3, #12]
 800299a:	2b01      	cmp	r3, #1
 800299c:	d107      	bne.n	80029ae <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	689a      	ldr	r2, [r3, #8]
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80029aa:	609a      	str	r2, [r3, #8]
 80029ac:	e006      	b.n	80029bc <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	689a      	ldr	r2, [r3, #8]
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	681b      	ldr	r3, [r3, #0]
 80029b6:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80029ba:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	68db      	ldr	r3, [r3, #12]
 80029c0:	2b02      	cmp	r3, #2
 80029c2:	d108      	bne.n	80029d6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	685a      	ldr	r2, [r3, #4]
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	681b      	ldr	r3, [r3, #0]
 80029ce:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80029d2:	605a      	str	r2, [r3, #4]
 80029d4:	e007      	b.n	80029e6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	685a      	ldr	r2, [r3, #4]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80029e4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	685b      	ldr	r3, [r3, #4]
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	6812      	ldr	r2, [r2, #0]
 80029f0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80029f4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80029f8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	68da      	ldr	r2, [r3, #12]
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002a08:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691a      	ldr	r2, [r3, #16]
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	695b      	ldr	r3, [r3, #20]
 8002a12:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	699b      	ldr	r3, [r3, #24]
 8002a1a:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	430a      	orrs	r2, r1
 8002a22:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002a24:	687b      	ldr	r3, [r7, #4]
 8002a26:	69d9      	ldr	r1, [r3, #28]
 8002a28:	687b      	ldr	r3, [r7, #4]
 8002a2a:	6a1a      	ldr	r2, [r3, #32]
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	681b      	ldr	r3, [r3, #0]
 8002a30:	430a      	orrs	r2, r1
 8002a32:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	681a      	ldr	r2, [r3, #0]
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	681b      	ldr	r3, [r3, #0]
 8002a3e:	f042 0201 	orr.w	r2, r2, #1
 8002a42:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	2200      	movs	r2, #0
 8002a48:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2220      	movs	r2, #32
 8002a4e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002a60:	2300      	movs	r3, #0
}
 8002a62:	4618      	mov	r0, r3
 8002a64:	3708      	adds	r7, #8
 8002a66:	46bd      	mov	sp, r7
 8002a68:	bd80      	pop	{r7, pc}
	...

08002a6c <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b08a      	sub	sp, #40	@ 0x28
 8002a70:	af02      	add	r7, sp, #8
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	607a      	str	r2, [r7, #4]
 8002a76:	461a      	mov	r2, r3
 8002a78:	460b      	mov	r3, r1
 8002a7a:	817b      	strh	r3, [r7, #10]
 8002a7c:	4613      	mov	r3, r2
 8002a7e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8002a80:	2300      	movs	r3, #0
 8002a82:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002a8a:	b2db      	uxtb	r3, r3
 8002a8c:	2b20      	cmp	r3, #32
 8002a8e:	f040 80ef 	bne.w	8002c70 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	699b      	ldr	r3, [r3, #24]
 8002a98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002a9c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002aa0:	d101      	bne.n	8002aa6 <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 8002aa2:	2302      	movs	r3, #2
 8002aa4:	e0e5      	b.n	8002c72 <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002aac:	2b01      	cmp	r3, #1
 8002aae:	d101      	bne.n	8002ab4 <HAL_I2C_Master_Transmit_DMA+0x48>
 8002ab0:	2302      	movs	r3, #2
 8002ab2:	e0de      	b.n	8002c72 <HAL_I2C_Master_Transmit_DMA+0x206>
 8002ab4:	68fb      	ldr	r3, [r7, #12]
 8002ab6:	2201      	movs	r2, #1
 8002ab8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002abc:	68fb      	ldr	r3, [r7, #12]
 8002abe:	2221      	movs	r2, #33	@ 0x21
 8002ac0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	2210      	movs	r2, #16
 8002ac8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002acc:	68fb      	ldr	r3, [r7, #12]
 8002ace:	2200      	movs	r2, #0
 8002ad0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ad2:	68fb      	ldr	r3, [r7, #12]
 8002ad4:	687a      	ldr	r2, [r7, #4]
 8002ad6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002ad8:	68fb      	ldr	r3, [r7, #12]
 8002ada:	893a      	ldrh	r2, [r7, #8]
 8002adc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	4a66      	ldr	r2, [pc, #408]	@ (8002c7c <HAL_I2C_Master_Transmit_DMA+0x210>)
 8002ae2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	4a66      	ldr	r2, [pc, #408]	@ (8002c80 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8002ae8:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002aee:	b29b      	uxth	r3, r3
 8002af0:	2bff      	cmp	r3, #255	@ 0xff
 8002af2:	d906      	bls.n	8002b02 <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002af4:	68fb      	ldr	r3, [r7, #12]
 8002af6:	22ff      	movs	r2, #255	@ 0xff
 8002af8:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002afa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002afe:	61fb      	str	r3, [r7, #28]
 8002b00:	e007      	b.n	8002b12 <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b06:	b29a      	uxth	r2, r3
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002b0c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002b10:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	d01a      	beq.n	8002b50 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b1e:	781a      	ldrb	r2, [r3, #0]
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b2a:	1c5a      	adds	r2, r3, #1
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b34:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002b3a:	b29b      	uxth	r3, r3
 8002b3c:	3b01      	subs	r3, #1
 8002b3e:	b29a      	uxth	r2, r3
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8002b44:	68fb      	ldr	r3, [r7, #12]
 8002b46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b48:	3b01      	subs	r3, #1
 8002b4a:	b29a      	uxth	r2, r3
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 8002b50:	68fb      	ldr	r3, [r7, #12]
 8002b52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	d074      	beq.n	8002c42 <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b5c:	2b00      	cmp	r3, #0
 8002b5e:	d022      	beq.n	8002ba6 <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b64:	4a47      	ldr	r2, [pc, #284]	@ (8002c84 <HAL_I2C_Master_Transmit_DMA+0x218>)
 8002b66:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b6c:	4a46      	ldr	r2, [pc, #280]	@ (8002c88 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8002b6e:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b74:	2200      	movs	r2, #0
 8002b76:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8002b78:	68fb      	ldr	r3, [r7, #12]
 8002b7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002b84:	68fb      	ldr	r3, [r7, #12]
 8002b86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b88:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002b90:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8002b96:	f7ff fa77 	bl	8002088 <HAL_DMA_Start_IT>
 8002b9a:	4603      	mov	r3, r0
 8002b9c:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002b9e:	7dfb      	ldrb	r3, [r7, #23]
 8002ba0:	2b00      	cmp	r3, #0
 8002ba2:	d13a      	bne.n	8002c1a <HAL_I2C_Master_Transmit_DMA+0x1ae>
 8002ba4:	e013      	b.n	8002bce <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	2220      	movs	r2, #32
 8002baa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	2200      	movs	r2, #0
 8002bb2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bba:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	2200      	movs	r2, #0
 8002bc6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002bca:	2301      	movs	r3, #1
 8002bcc:	e051      	b.n	8002c72 <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bd2:	b2db      	uxtb	r3, r3
 8002bd4:	3301      	adds	r3, #1
 8002bd6:	b2da      	uxtb	r2, r3
 8002bd8:	8979      	ldrh	r1, [r7, #10]
 8002bda:	4b2c      	ldr	r3, [pc, #176]	@ (8002c8c <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002bdc:	9300      	str	r3, [sp, #0]
 8002bde:	69fb      	ldr	r3, [r7, #28]
 8002be0:	68f8      	ldr	r0, [r7, #12]
 8002be2:	f001 fec9 	bl	8004978 <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002bf0:	1ad3      	subs	r3, r2, r3
 8002bf2:	b29a      	uxth	r2, r3
 8002bf4:	68fb      	ldr	r3, [r7, #12]
 8002bf6:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002bf8:	68fb      	ldr	r3, [r7, #12]
 8002bfa:	2200      	movs	r2, #0
 8002bfc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002c00:	2110      	movs	r1, #16
 8002c02:	68f8      	ldr	r0, [r7, #12]
 8002c04:	f001 feea 	bl	80049dc <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	681a      	ldr	r2, [r3, #0]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002c16:	601a      	str	r2, [r3, #0]
 8002c18:	e028      	b.n	8002c6c <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002c1a:	68fb      	ldr	r3, [r7, #12]
 8002c1c:	2220      	movs	r2, #32
 8002c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002c22:	68fb      	ldr	r3, [r7, #12]
 8002c24:	2200      	movs	r2, #0
 8002c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002c2a:	68fb      	ldr	r3, [r7, #12]
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2e:	f043 0210 	orr.w	r2, r3, #16
 8002c32:	68fb      	ldr	r3, [r7, #12]
 8002c34:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002c36:	68fb      	ldr	r3, [r7, #12]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e017      	b.n	8002c72 <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	4a12      	ldr	r2, [pc, #72]	@ (8002c90 <HAL_I2C_Master_Transmit_DMA+0x224>)
 8002c46:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 8002c48:	69bb      	ldr	r3, [r7, #24]
 8002c4a:	b2da      	uxtb	r2, r3
 8002c4c:	8979      	ldrh	r1, [r7, #10]
 8002c4e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c8c <HAL_I2C_Master_Transmit_DMA+0x220>)
 8002c50:	9300      	str	r3, [sp, #0]
 8002c52:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002c56:	68f8      	ldr	r0, [r7, #12]
 8002c58:	f001 fe8e 	bl	8004978 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002c5c:	68fb      	ldr	r3, [r7, #12]
 8002c5e:	2200      	movs	r2, #0
 8002c60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002c64:	2101      	movs	r1, #1
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f001 feb8 	bl	80049dc <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002c6c:	2300      	movs	r3, #0
 8002c6e:	e000      	b.n	8002c72 <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8002c70:	2302      	movs	r3, #2
  }
}
 8002c72:	4618      	mov	r0, r3
 8002c74:	3720      	adds	r7, #32
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}
 8002c7a:	bf00      	nop
 8002c7c:	ffff0000 	.word	0xffff0000
 8002c80:	0800379d 	.word	0x0800379d
 8002c84:	080047c7 	.word	0x080047c7
 8002c88:	0800490f 	.word	0x0800490f
 8002c8c:	80002000 	.word	0x80002000
 8002c90:	08003311 	.word	0x08003311

08002c94 <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8002c94:	b580      	push	{r7, lr}
 8002c96:	b088      	sub	sp, #32
 8002c98:	af02      	add	r7, sp, #8
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	607a      	str	r2, [r7, #4]
 8002c9e:	461a      	mov	r2, r3
 8002ca0:	460b      	mov	r3, r1
 8002ca2:	817b      	strh	r3, [r7, #10]
 8002ca4:	4613      	mov	r3, r2
 8002ca6:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cae:	b2db      	uxtb	r3, r3
 8002cb0:	2b20      	cmp	r3, #32
 8002cb2:	f040 80cd 	bne.w	8002e50 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	699b      	ldr	r3, [r3, #24]
 8002cbc:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002cc0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002cc4:	d101      	bne.n	8002cca <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8002cc6:	2302      	movs	r3, #2
 8002cc8:	e0c3      	b.n	8002e52 <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002cd0:	2b01      	cmp	r3, #1
 8002cd2:	d101      	bne.n	8002cd8 <HAL_I2C_Master_Receive_DMA+0x44>
 8002cd4:	2302      	movs	r3, #2
 8002cd6:	e0bc      	b.n	8002e52 <HAL_I2C_Master_Receive_DMA+0x1be>
 8002cd8:	68fb      	ldr	r3, [r7, #12]
 8002cda:	2201      	movs	r2, #1
 8002cdc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	2222      	movs	r2, #34	@ 0x22
 8002ce4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	2210      	movs	r2, #16
 8002cec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	687a      	ldr	r2, [r7, #4]
 8002cfa:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	893a      	ldrh	r2, [r7, #8]
 8002d00:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002d02:	68fb      	ldr	r3, [r7, #12]
 8002d04:	4a55      	ldr	r2, [pc, #340]	@ (8002e5c <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8002d06:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	4a55      	ldr	r2, [pc, #340]	@ (8002e60 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8002d0c:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d12:	b29b      	uxth	r3, r3
 8002d14:	2bff      	cmp	r3, #255	@ 0xff
 8002d16:	d906      	bls.n	8002d26 <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = 1U;
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8002d1e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002d22:	617b      	str	r3, [r7, #20]
 8002d24:	e007      	b.n	8002d36 <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002d2a:	b29a      	uxth	r2, r3
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8002d30:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002d34:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d070      	beq.n	8002e20 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d020      	beq.n	8002d88 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8002d46:	68fb      	ldr	r3, [r7, #12]
 8002d48:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d4a:	4a46      	ldr	r2, [pc, #280]	@ (8002e64 <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8002d4c:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d52:	4a45      	ldr	r2, [pc, #276]	@ (8002e68 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8002d54:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8002d56:	68fb      	ldr	r3, [r7, #12]
 8002d58:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d5a:	2200      	movs	r2, #0
 8002d5c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002d62:	2200      	movs	r2, #0
 8002d64:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	3324      	adds	r3, #36	@ 0x24
 8002d70:	4619      	mov	r1, r3
 8002d72:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8002d74:	68fb      	ldr	r3, [r7, #12]
 8002d76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8002d78:	f7ff f986 	bl	8002088 <HAL_DMA_Start_IT>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8002d80:	7cfb      	ldrb	r3, [r7, #19]
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d138      	bne.n	8002df8 <HAL_I2C_Master_Receive_DMA+0x164>
 8002d86:	e013      	b.n	8002db0 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2220      	movs	r2, #32
 8002d8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d9c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	2200      	movs	r2, #0
 8002da8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e050      	b.n	8002e52 <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002db4:	b2da      	uxtb	r2, r3
 8002db6:	8979      	ldrh	r1, [r7, #10]
 8002db8:	4b2c      	ldr	r3, [pc, #176]	@ (8002e6c <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002dba:	9300      	str	r3, [sp, #0]
 8002dbc:	697b      	ldr	r3, [r7, #20]
 8002dbe:	68f8      	ldr	r0, [r7, #12]
 8002dc0:	f001 fdda 	bl	8004978 <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002dc8:	b29a      	uxth	r2, r3
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002dce:	1ad3      	subs	r3, r2, r3
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8002dde:	2110      	movs	r1, #16
 8002de0:	68f8      	ldr	r0, [r7, #12]
 8002de2:	f001 fdfb 	bl	80049dc <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8002de6:	68fb      	ldr	r3, [r7, #12]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	681a      	ldr	r2, [r3, #0]
 8002dec:	68fb      	ldr	r3, [r7, #12]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002df4:	601a      	str	r2, [r3, #0]
 8002df6:	e029      	b.n	8002e4c <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8002df8:	68fb      	ldr	r3, [r7, #12]
 8002dfa:	2220      	movs	r2, #32
 8002dfc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	2200      	movs	r2, #0
 8002e04:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e0c:	f043 0210 	orr.w	r2, r3, #16
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	2200      	movs	r2, #0
 8002e18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e018      	b.n	8002e52 <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	4a13      	ldr	r2, [pc, #76]	@ (8002e70 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8002e24:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002e26:	68fb      	ldr	r3, [r7, #12]
 8002e28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e2a:	b2da      	uxtb	r2, r3
 8002e2c:	8979      	ldrh	r1, [r7, #10]
 8002e2e:	4b0f      	ldr	r3, [pc, #60]	@ (8002e6c <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8002e30:	9300      	str	r3, [sp, #0]
 8002e32:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002e36:	68f8      	ldr	r0, [r7, #12]
 8002e38:	f001 fd9e 	bl	8004978 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8002e44:	2102      	movs	r1, #2
 8002e46:	68f8      	ldr	r0, [r7, #12]
 8002e48:	f001 fdc8 	bl	80049dc <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8002e4c:	2300      	movs	r3, #0
 8002e4e:	e000      	b.n	8002e52 <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8002e50:	2302      	movs	r3, #2
  }
}
 8002e52:	4618      	mov	r0, r3
 8002e54:	3718      	adds	r7, #24
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	ffff0000 	.word	0xffff0000
 8002e60:	0800379d 	.word	0x0800379d
 8002e64:	0800485d 	.word	0x0800485d
 8002e68:	0800490f 	.word	0x0800490f
 8002e6c:	80002400 	.word	0x80002400
 8002e70:	08003311 	.word	0x08003311

08002e74 <HAL_I2C_Mem_Write_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                        uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8002e74:	b580      	push	{r7, lr}
 8002e76:	b088      	sub	sp, #32
 8002e78:	af02      	add	r7, sp, #8
 8002e7a:	60f8      	str	r0, [r7, #12]
 8002e7c:	4608      	mov	r0, r1
 8002e7e:	4611      	mov	r1, r2
 8002e80:	461a      	mov	r2, r3
 8002e82:	4603      	mov	r3, r0
 8002e84:	817b      	strh	r3, [r7, #10]
 8002e86:	460b      	mov	r3, r1
 8002e88:	813b      	strh	r3, [r7, #8]
 8002e8a:	4613      	mov	r3, r2
 8002e8c:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002e8e:	68fb      	ldr	r3, [r7, #12]
 8002e90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002e94:	b2db      	uxtb	r3, r3
 8002e96:	2b20      	cmp	r3, #32
 8002e98:	f040 80c3 	bne.w	8003022 <HAL_I2C_Mem_Write_DMA+0x1ae>
  {
    if ((pData == NULL) || (Size == 0U))
 8002e9c:	6a3b      	ldr	r3, [r7, #32]
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d002      	beq.n	8002ea8 <HAL_I2C_Mem_Write_DMA+0x34>
 8002ea2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d105      	bne.n	8002eb4 <HAL_I2C_Mem_Write_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002eae:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8002eb0:	2301      	movs	r3, #1
 8002eb2:	e0b7      	b.n	8003024 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8002eb4:	68fb      	ldr	r3, [r7, #12]
 8002eb6:	681b      	ldr	r3, [r3, #0]
 8002eb8:	699b      	ldr	r3, [r3, #24]
 8002eba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002ebe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ec2:	d101      	bne.n	8002ec8 <HAL_I2C_Mem_Write_DMA+0x54>
    {
      return HAL_BUSY;
 8002ec4:	2302      	movs	r3, #2
 8002ec6:	e0ad      	b.n	8003024 <HAL_I2C_Mem_Write_DMA+0x1b0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_I2C_Mem_Write_DMA+0x62>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e0a6      	b.n	8003024 <HAL_I2C_Mem_Write_DMA+0x1b0>
 8002ed6:	68fb      	ldr	r3, [r7, #12]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	2221      	movs	r2, #33	@ 0x21
 8002ee2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	2240      	movs	r2, #64	@ 0x40
 8002eea:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002eee:	68fb      	ldr	r3, [r7, #12]
 8002ef0:	2200      	movs	r2, #0
 8002ef2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002ef4:	68fb      	ldr	r3, [r7, #12]
 8002ef6:	6a3a      	ldr	r2, [r7, #32]
 8002ef8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002efe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	4a4a      	ldr	r2, [pc, #296]	@ (800302c <HAL_I2C_Mem_Write_DMA+0x1b8>)
 8002f04:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	4a49      	ldr	r2, [pc, #292]	@ (8003030 <HAL_I2C_Mem_Write_DMA+0x1bc>)
 8002f0a:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 8002f0c:	897a      	ldrh	r2, [r7, #10]
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f16:	b29b      	uxth	r3, r3
 8002f18:	2bff      	cmp	r3, #255	@ 0xff
 8002f1a:	d903      	bls.n	8002f24 <HAL_I2C_Mem_Write_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	22ff      	movs	r2, #255	@ 0xff
 8002f20:	851a      	strh	r2, [r3, #40]	@ 0x28
 8002f22:	e004      	b.n	8002f2e <HAL_I2C_Mem_Write_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002f24:	68fb      	ldr	r3, [r7, #12]
 8002f26:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f28:	b29a      	uxth	r2, r3
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002f2e:	88fb      	ldrh	r3, [r7, #6]
 8002f30:	2b01      	cmp	r3, #1
 8002f32:	d109      	bne.n	8002f48 <HAL_I2C_Mem_Write_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002f34:	893b      	ldrh	r3, [r7, #8]
 8002f36:	b2da      	uxtb	r2, r3
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	f04f 32ff 	mov.w	r2, #4294967295
 8002f44:	651a      	str	r2, [r3, #80]	@ 0x50
 8002f46:	e00b      	b.n	8002f60 <HAL_I2C_Mem_Write_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002f48:	893b      	ldrh	r3, [r7, #8]
 8002f4a:	0a1b      	lsrs	r3, r3, #8
 8002f4c:	b29b      	uxth	r3, r3
 8002f4e:	b2da      	uxtb	r2, r3
 8002f50:	68fb      	ldr	r3, [r7, #12]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8002f56:	893b      	ldrh	r3, [r7, #8]
 8002f58:	b2db      	uxtb	r3, r3
 8002f5a:	461a      	mov	r2, r3
 8002f5c:	68fb      	ldr	r3, [r7, #12]
 8002f5e:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmatx != NULL)
 8002f60:	68fb      	ldr	r3, [r7, #12]
 8002f62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f64:	2b00      	cmp	r3, #0
 8002f66:	d020      	beq.n	8002faa <HAL_I2C_Mem_Write_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 8002f68:	68fb      	ldr	r3, [r7, #12]
 8002f6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f6c:	4a31      	ldr	r2, [pc, #196]	@ (8003034 <HAL_I2C_Mem_Write_DMA+0x1c0>)
 8002f6e:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f74:	4a30      	ldr	r2, [pc, #192]	@ (8003038 <HAL_I2C_Mem_Write_DMA+0x1c4>)
 8002f76:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8002f78:	68fb      	ldr	r3, [r7, #12]
 8002f7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmatx->XferAbortCallback = NULL;
 8002f80:	68fb      	ldr	r3, [r7, #12]
 8002f82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002f84:	2200      	movs	r2, #0
 8002f86:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002f8c:	6a39      	ldr	r1, [r7, #32]
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	681b      	ldr	r3, [r3, #0]
 8002f92:	3328      	adds	r3, #40	@ 0x28
 8002f94:	461a      	mov	r2, r3
                                       hi2c->XferSize);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)pData, (uint32_t)&hi2c->Instance->TXDR,
 8002f9a:	f7ff f875 	bl	8002088 <HAL_DMA_Start_IT>
 8002f9e:	4603      	mov	r3, r0
 8002fa0:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 8002fa2:	7dfb      	ldrb	r3, [r7, #23]
 8002fa4:	2b00      	cmp	r3, #0
 8002fa6:	d128      	bne.n	8002ffa <HAL_I2C_Mem_Write_DMA+0x186>
 8002fa8:	e013      	b.n	8002fd2 <HAL_I2C_Mem_Write_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	2220      	movs	r2, #32
 8002fae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	2200      	movs	r2, #0
 8002fb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8002fba:	68fb      	ldr	r3, [r7, #12]
 8002fbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fbe:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002fc2:	68fb      	ldr	r3, [r7, #12]
 8002fc4:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	2200      	movs	r2, #0
 8002fca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002fce:	2301      	movs	r3, #1
 8002fd0:	e028      	b.n	8003024 <HAL_I2C_Mem_Write_DMA+0x1b0>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002fd2:	88fb      	ldrh	r3, [r7, #6]
 8002fd4:	b2da      	uxtb	r2, r3
 8002fd6:	8979      	ldrh	r1, [r7, #10]
 8002fd8:	4b18      	ldr	r3, [pc, #96]	@ (800303c <HAL_I2C_Mem_Write_DMA+0x1c8>)
 8002fda:	9300      	str	r3, [sp, #0]
 8002fdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002fe0:	68f8      	ldr	r0, [r7, #12]
 8002fe2:	f001 fcc9 	bl	8004978 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002fe6:	68fb      	ldr	r3, [r7, #12]
 8002fe8:	2200      	movs	r2, #0
 8002fea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 8002fee:	2101      	movs	r1, #1
 8002ff0:	68f8      	ldr	r0, [r7, #12]
 8002ff2:	f001 fcf3 	bl	80049dc <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 8002ff6:	2300      	movs	r3, #0
 8002ff8:	e014      	b.n	8003024 <HAL_I2C_Mem_Write_DMA+0x1b0>
      hi2c->State     = HAL_I2C_STATE_READY;
 8002ffa:	68fb      	ldr	r3, [r7, #12]
 8002ffc:	2220      	movs	r2, #32
 8002ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	2200      	movs	r2, #0
 8003006:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 800300a:	68fb      	ldr	r3, [r7, #12]
 800300c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800300e:	f043 0210 	orr.w	r2, r3, #16
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003016:	68fb      	ldr	r3, [r7, #12]
 8003018:	2200      	movs	r2, #0
 800301a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800301e:	2301      	movs	r3, #1
 8003020:	e000      	b.n	8003024 <HAL_I2C_Mem_Write_DMA+0x1b0>
  }
  else
  {
    return HAL_BUSY;
 8003022:	2302      	movs	r3, #2
  }
}
 8003024:	4618      	mov	r0, r3
 8003026:	3718      	adds	r7, #24
 8003028:	46bd      	mov	sp, r7
 800302a:	bd80      	pop	{r7, pc}
 800302c:	ffff0000 	.word	0xffff0000
 8003030:	080039a1 	.word	0x080039a1
 8003034:	080047c7 	.word	0x080047c7
 8003038:	0800490f 	.word	0x0800490f
 800303c:	80002000 	.word	0x80002000

08003040 <HAL_I2C_Mem_Read_DMA>:
  * @param  Size Amount of data to be read
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                       uint16_t MemAddSize, uint8_t *pData, uint16_t Size)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b088      	sub	sp, #32
 8003044:	af02      	add	r7, sp, #8
 8003046:	60f8      	str	r0, [r7, #12]
 8003048:	4608      	mov	r0, r1
 800304a:	4611      	mov	r1, r2
 800304c:	461a      	mov	r2, r3
 800304e:	4603      	mov	r3, r0
 8003050:	817b      	strh	r3, [r7, #10]
 8003052:	460b      	mov	r3, r1
 8003054:	813b      	strh	r3, [r7, #8]
 8003056:	4613      	mov	r3, r2
 8003058:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef dmaxferstatus;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003060:	b2db      	uxtb	r3, r3
 8003062:	2b20      	cmp	r3, #32
 8003064:	f040 80c2 	bne.w	80031ec <HAL_I2C_Mem_Read_DMA+0x1ac>
  {
    if ((pData == NULL) || (Size == 0U))
 8003068:	6a3b      	ldr	r3, [r7, #32]
 800306a:	2b00      	cmp	r3, #0
 800306c:	d002      	beq.n	8003074 <HAL_I2C_Mem_Read_DMA+0x34>
 800306e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8003070:	2b00      	cmp	r3, #0
 8003072:	d105      	bne.n	8003080 <HAL_I2C_Mem_Read_DMA+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800307a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800307c:	2301      	movs	r3, #1
 800307e:	e0b6      	b.n	80031ee <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800308a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800308e:	d101      	bne.n	8003094 <HAL_I2C_Mem_Read_DMA+0x54>
    {
      return HAL_BUSY;
 8003090:	2302      	movs	r3, #2
 8003092:	e0ac      	b.n	80031ee <HAL_I2C_Mem_Read_DMA+0x1ae>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800309a:	2b01      	cmp	r3, #1
 800309c:	d101      	bne.n	80030a2 <HAL_I2C_Mem_Read_DMA+0x62>
 800309e:	2302      	movs	r3, #2
 80030a0:	e0a5      	b.n	80031ee <HAL_I2C_Mem_Read_DMA+0x1ae>
 80030a2:	68fb      	ldr	r3, [r7, #12]
 80030a4:	2201      	movs	r2, #1
 80030a6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 80030aa:	68fb      	ldr	r3, [r7, #12]
 80030ac:	2222      	movs	r2, #34	@ 0x22
 80030ae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MEM;
 80030b2:	68fb      	ldr	r3, [r7, #12]
 80030b4:	2240      	movs	r2, #64	@ 0x40
 80030b6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	2200      	movs	r2, #0
 80030be:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6a3a      	ldr	r2, [r7, #32]
 80030c4:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80030c6:	68fb      	ldr	r3, [r7, #12]
 80030c8:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80030ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	4a4a      	ldr	r2, [pc, #296]	@ (80031f8 <HAL_I2C_Mem_Read_DMA+0x1b8>)
 80030d0:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Mem_ISR_DMA;
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	4a49      	ldr	r2, [pc, #292]	@ (80031fc <HAL_I2C_Mem_Read_DMA+0x1bc>)
 80030d6:	635a      	str	r2, [r3, #52]	@ 0x34
    hi2c->Devaddress  = DevAddress;
 80030d8:	897a      	ldrh	r2, [r7, #10]
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	64da      	str	r2, [r3, #76]	@ 0x4c

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030e2:	b29b      	uxth	r3, r3
 80030e4:	2bff      	cmp	r3, #255	@ 0xff
 80030e6:	d903      	bls.n	80030f0 <HAL_I2C_Mem_Read_DMA+0xb0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	22ff      	movs	r2, #255	@ 0xff
 80030ec:	851a      	strh	r2, [r3, #40]	@ 0x28
 80030ee:	e004      	b.n	80030fa <HAL_I2C_Mem_Read_DMA+0xba>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030f4:	b29a      	uxth	r2, r3
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    /* If Memory address size is 8Bit */
    if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80030fa:	88fb      	ldrh	r3, [r7, #6]
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d109      	bne.n	8003114 <HAL_I2C_Mem_Read_DMA+0xd4>
    {
      /* Prefetch Memory Address */
      hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8003100:	893b      	ldrh	r3, [r7, #8]
 8003102:	b2da      	uxtb	r2, r3
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Reset Memaddress content */
      hi2c->Memaddress = 0xFFFFFFFFU;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	f04f 32ff 	mov.w	r2, #4294967295
 8003110:	651a      	str	r2, [r3, #80]	@ 0x50
 8003112:	e00b      	b.n	800312c <HAL_I2C_Mem_Read_DMA+0xec>
    }
    /* If Memory address size is 16Bit */
    else
    {
      /* Prefetch Memory Address (MSB part, LSB will be manage through interrupt) */
      hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8003114:	893b      	ldrh	r3, [r7, #8]
 8003116:	0a1b      	lsrs	r3, r3, #8
 8003118:	b29b      	uxth	r3, r3
 800311a:	b2da      	uxtb	r2, r3
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Prepare Memaddress buffer for LSB part */
      hi2c->Memaddress = I2C_MEM_ADD_LSB(MemAddress);
 8003122:	893b      	ldrh	r3, [r7, #8]
 8003124:	b2db      	uxtb	r3, r3
 8003126:	461a      	mov	r2, r3
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	651a      	str	r2, [r3, #80]	@ 0x50
    }

    if (hi2c->hdmarx != NULL)
 800312c:	68fb      	ldr	r3, [r7, #12]
 800312e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003130:	2b00      	cmp	r3, #0
 8003132:	d020      	beq.n	8003176 <HAL_I2C_Mem_Read_DMA+0x136>
    {
      /* Set the I2C DMA transfer complete callback */
      hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003138:	4a31      	ldr	r2, [pc, #196]	@ (8003200 <HAL_I2C_Mem_Read_DMA+0x1c0>)
 800313a:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA error callback */
      hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003140:	4a30      	ldr	r2, [pc, #192]	@ (8003204 <HAL_I2C_Mem_Read_DMA+0x1c4>)
 8003142:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the unused DMA callbacks to NULL */
      hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003148:	2200      	movs	r2, #0
 800314a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->hdmarx->XferAbortCallback = NULL;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003150:	2200      	movs	r2, #0
 8003152:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the DMA channel */
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003154:	68fb      	ldr	r3, [r7, #12]
 8003156:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	3324      	adds	r3, #36	@ 0x24
 800315e:	4619      	mov	r1, r3
 8003160:	6a3a      	ldr	r2, [r7, #32]
                                       hi2c->XferSize);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
      dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003166:	f7fe ff8f 	bl	8002088 <HAL_DMA_Start_IT>
 800316a:	4603      	mov	r3, r0
 800316c:	75fb      	strb	r3, [r7, #23]
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    if (dmaxferstatus == HAL_OK)
 800316e:	7dfb      	ldrb	r3, [r7, #23]
 8003170:	2b00      	cmp	r3, #0
 8003172:	d127      	bne.n	80031c4 <HAL_I2C_Mem_Read_DMA+0x184>
 8003174:	e013      	b.n	800319e <HAL_I2C_Mem_Read_DMA+0x15e>
      hi2c->State     = HAL_I2C_STATE_READY;
 8003176:	68fb      	ldr	r3, [r7, #12]
 8003178:	2220      	movs	r2, #32
 800317a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	2200      	movs	r2, #0
 8003182:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800318a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800318e:	68fb      	ldr	r3, [r7, #12]
 8003190:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 8003192:	68fb      	ldr	r3, [r7, #12]
 8003194:	2200      	movs	r2, #0
 8003196:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800319a:	2301      	movs	r3, #1
 800319c:	e027      	b.n	80031ee <HAL_I2C_Mem_Read_DMA+0x1ae>
    {
      /* Send Slave Address and Memory Address */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800319e:	88fb      	ldrh	r3, [r7, #6]
 80031a0:	b2da      	uxtb	r2, r3
 80031a2:	8979      	ldrh	r1, [r7, #10]
 80031a4:	4b18      	ldr	r3, [pc, #96]	@ (8003208 <HAL_I2C_Mem_Read_DMA+0x1c8>)
 80031a6:	9300      	str	r3, [sp, #0]
 80031a8:	2300      	movs	r3, #0
 80031aa:	68f8      	ldr	r0, [r7, #12]
 80031ac:	f001 fbe4 	bl	8004978 <I2C_TransferConfig>

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	2200      	movs	r2, #0
 80031b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80031b8:	2101      	movs	r1, #1
 80031ba:	68f8      	ldr	r0, [r7, #12]
 80031bc:	f001 fc0e 	bl	80049dc <I2C_Enable_IRQ>
      __HAL_UNLOCK(hi2c);

      return HAL_ERROR;
    }

    return HAL_OK;
 80031c0:	2300      	movs	r3, #0
 80031c2:	e014      	b.n	80031ee <HAL_I2C_Mem_Read_DMA+0x1ae>
      hi2c->State     = HAL_I2C_STATE_READY;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	2220      	movs	r2, #32
 80031c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
      hi2c->Mode      = HAL_I2C_MODE_NONE;
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	2200      	movs	r2, #0
 80031d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80031d4:	68fb      	ldr	r3, [r7, #12]
 80031d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80031d8:	f043 0210 	orr.w	r2, r3, #16
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	645a      	str	r2, [r3, #68]	@ 0x44
      __HAL_UNLOCK(hi2c);
 80031e0:	68fb      	ldr	r3, [r7, #12]
 80031e2:	2200      	movs	r2, #0
 80031e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e000      	b.n	80031ee <HAL_I2C_Mem_Read_DMA+0x1ae>
  }
  else
  {
    return HAL_BUSY;
 80031ec:	2302      	movs	r3, #2
  }
}
 80031ee:	4618      	mov	r0, r3
 80031f0:	3718      	adds	r7, #24
 80031f2:	46bd      	mov	sp, r7
 80031f4:	bd80      	pop	{r7, pc}
 80031f6:	bf00      	nop
 80031f8:	ffff0000 	.word	0xffff0000
 80031fc:	080039a1 	.word	0x080039a1
 8003200:	0800485d 	.word	0x0800485d
 8003204:	0800490f 	.word	0x0800490f
 8003208:	80002000 	.word	0x80002000

0800320c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	699b      	ldr	r3, [r3, #24]
 800321a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003224:	687b      	ldr	r3, [r7, #4]
 8003226:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003228:	2b00      	cmp	r3, #0
 800322a:	d005      	beq.n	8003238 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003230:	68ba      	ldr	r2, [r7, #8]
 8003232:	68f9      	ldr	r1, [r7, #12]
 8003234:	6878      	ldr	r0, [r7, #4]
 8003236:	4798      	blx	r3
  }
}
 8003238:	bf00      	nop
 800323a:	3710      	adds	r7, #16
 800323c:	46bd      	mov	sp, r7
 800323e:	bd80      	pop	{r7, pc}

08003240 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003240:	b480      	push	{r7}
 8003242:	b083      	sub	sp, #12
 8003244:	af00      	add	r7, sp, #0
 8003246:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8003248:	bf00      	nop
 800324a:	370c      	adds	r7, #12
 800324c:	46bd      	mov	sp, r7
 800324e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003252:	4770      	bx	lr

08003254 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003254:	b480      	push	{r7}
 8003256:	b083      	sub	sp, #12
 8003258:	af00      	add	r7, sp, #0
 800325a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr

08003268 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003268:	b480      	push	{r7}
 800326a:	b083      	sub	sp, #12
 800326c:	af00      	add	r7, sp, #0
 800326e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003270:	bf00      	nop
 8003272:	370c      	adds	r7, #12
 8003274:	46bd      	mov	sp, r7
 8003276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800327a:	4770      	bx	lr

0800327c <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800327c:	b480      	push	{r7}
 800327e:	b083      	sub	sp, #12
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003284:	bf00      	nop
 8003286:	370c      	adds	r7, #12
 8003288:	46bd      	mov	sp, r7
 800328a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800328e:	4770      	bx	lr

08003290 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003290:	b480      	push	{r7}
 8003292:	b083      	sub	sp, #12
 8003294:	af00      	add	r7, sp, #0
 8003296:	6078      	str	r0, [r7, #4]
 8003298:	460b      	mov	r3, r1
 800329a:	70fb      	strb	r3, [r7, #3]
 800329c:	4613      	mov	r3, r2
 800329e:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 80032a0:	bf00      	nop
 80032a2:	370c      	adds	r7, #12
 80032a4:	46bd      	mov	sp, r7
 80032a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032aa:	4770      	bx	lr

080032ac <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032ac:	b480      	push	{r7}
 80032ae:	b083      	sub	sp, #12
 80032b0:	af00      	add	r7, sp, #0
 80032b2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 80032b4:	bf00      	nop
 80032b6:	370c      	adds	r7, #12
 80032b8:	46bd      	mov	sp, r7
 80032ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032be:	4770      	bx	lr

080032c0 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032c0:	b480      	push	{r7}
 80032c2:	b083      	sub	sp, #12
 80032c4:	af00      	add	r7, sp, #0
 80032c6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 80032c8:	bf00      	nop
 80032ca:	370c      	adds	r7, #12
 80032cc:	46bd      	mov	sp, r7
 80032ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032d2:	4770      	bx	lr

080032d4 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e6:	4770      	bx	lr

080032e8 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b083      	sub	sp, #12
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80032f0:	bf00      	nop
 80032f2:	370c      	adds	r7, #12
 80032f4:	46bd      	mov	sp, r7
 80032f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032fa:	4770      	bx	lr

080032fc <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b083      	sub	sp, #12
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003304:	bf00      	nop
 8003306:	370c      	adds	r7, #12
 8003308:	46bd      	mov	sp, r7
 800330a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800330e:	4770      	bx	lr

08003310 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003310:	b580      	push	{r7, lr}
 8003312:	b088      	sub	sp, #32
 8003314:	af02      	add	r7, sp, #8
 8003316:	60f8      	str	r0, [r7, #12]
 8003318:	60b9      	str	r1, [r7, #8]
 800331a:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 800331c:	68bb      	ldr	r3, [r7, #8]
 800331e:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003326:	2b01      	cmp	r3, #1
 8003328:	d101      	bne.n	800332e <I2C_Master_ISR_IT+0x1e>
 800332a:	2302      	movs	r3, #2
 800332c:	e12e      	b.n	800358c <I2C_Master_ISR_IT+0x27c>
 800332e:	68fb      	ldr	r3, [r7, #12]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003336:	697b      	ldr	r3, [r7, #20]
 8003338:	091b      	lsrs	r3, r3, #4
 800333a:	f003 0301 	and.w	r3, r3, #1
 800333e:	2b00      	cmp	r3, #0
 8003340:	d013      	beq.n	800336a <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	091b      	lsrs	r3, r3, #4
 8003346:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800334a:	2b00      	cmp	r3, #0
 800334c:	d00d      	beq.n	800336a <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800334e:	68fb      	ldr	r3, [r7, #12]
 8003350:	681b      	ldr	r3, [r3, #0]
 8003352:	2210      	movs	r2, #16
 8003354:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003356:	68fb      	ldr	r3, [r7, #12]
 8003358:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335a:	f043 0204 	orr.w	r2, r3, #4
 800335e:	68fb      	ldr	r3, [r7, #12]
 8003360:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003362:	68f8      	ldr	r0, [r7, #12]
 8003364:	f001 fa0b 	bl	800477e <I2C_Flush_TXDR>
 8003368:	e0fb      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800336a:	697b      	ldr	r3, [r7, #20]
 800336c:	089b      	lsrs	r3, r3, #2
 800336e:	f003 0301 	and.w	r3, r3, #1
 8003372:	2b00      	cmp	r3, #0
 8003374:	d023      	beq.n	80033be <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	089b      	lsrs	r3, r3, #2
 800337a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800337e:	2b00      	cmp	r3, #0
 8003380:	d01d      	beq.n	80033be <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003382:	697b      	ldr	r3, [r7, #20]
 8003384:	f023 0304 	bic.w	r3, r3, #4
 8003388:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 800338a:	68fb      	ldr	r3, [r7, #12]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003394:	b2d2      	uxtb	r2, r2
 8003396:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003398:	68fb      	ldr	r3, [r7, #12]
 800339a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800339c:	1c5a      	adds	r2, r3, #1
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80033a6:	3b01      	subs	r3, #1
 80033a8:	b29a      	uxth	r2, r3
 80033aa:	68fb      	ldr	r3, [r7, #12]
 80033ac:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 80033ae:	68fb      	ldr	r3, [r7, #12]
 80033b0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033b2:	b29b      	uxth	r3, r3
 80033b4:	3b01      	subs	r3, #1
 80033b6:	b29a      	uxth	r2, r3
 80033b8:	68fb      	ldr	r3, [r7, #12]
 80033ba:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80033bc:	e0d1      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80033be:	697b      	ldr	r3, [r7, #20]
 80033c0:	099b      	lsrs	r3, r3, #6
 80033c2:	f003 0301 	and.w	r3, r3, #1
 80033c6:	2b00      	cmp	r3, #0
 80033c8:	d12a      	bne.n	8003420 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80033ca:	697b      	ldr	r3, [r7, #20]
 80033cc:	085b      	lsrs	r3, r3, #1
 80033ce:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 80033d2:	2b00      	cmp	r3, #0
 80033d4:	d024      	beq.n	8003420 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	085b      	lsrs	r3, r3, #1
 80033da:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d01e      	beq.n	8003420 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 80033e2:	68fb      	ldr	r3, [r7, #12]
 80033e4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033e6:	b29b      	uxth	r3, r3
 80033e8:	2b00      	cmp	r3, #0
 80033ea:	f000 80ba 	beq.w	8003562 <I2C_Master_ISR_IT+0x252>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033f2:	781a      	ldrb	r2, [r3, #0]
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80033fe:	1c5a      	adds	r2, r3, #1
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003408:	3b01      	subs	r3, #1
 800340a:	b29a      	uxth	r2, r3
 800340c:	68fb      	ldr	r3, [r7, #12]
 800340e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003410:	68fb      	ldr	r3, [r7, #12]
 8003412:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003414:	b29b      	uxth	r3, r3
 8003416:	3b01      	subs	r3, #1
 8003418:	b29a      	uxth	r2, r3
 800341a:	68fb      	ldr	r3, [r7, #12]
 800341c:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 800341e:	e0a0      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003420:	697b      	ldr	r3, [r7, #20]
 8003422:	09db      	lsrs	r3, r3, #7
 8003424:	f003 0301 	and.w	r3, r3, #1
 8003428:	2b00      	cmp	r3, #0
 800342a:	d06b      	beq.n	8003504 <I2C_Master_ISR_IT+0x1f4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	099b      	lsrs	r3, r3, #6
 8003430:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003434:	2b00      	cmp	r3, #0
 8003436:	d065      	beq.n	8003504 <I2C_Master_ISR_IT+0x1f4>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003438:	68fb      	ldr	r3, [r7, #12]
 800343a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800343c:	b29b      	uxth	r3, r3
 800343e:	2b00      	cmp	r3, #0
 8003440:	d04e      	beq.n	80034e0 <I2C_Master_ISR_IT+0x1d0>
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003446:	2b00      	cmp	r3, #0
 8003448:	d14a      	bne.n	80034e0 <I2C_Master_ISR_IT+0x1d0>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	685b      	ldr	r3, [r3, #4]
 8003450:	b29b      	uxth	r3, r3
 8003452:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003456:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800345c:	b29b      	uxth	r3, r3
 800345e:	2bff      	cmp	r3, #255	@ 0xff
 8003460:	d91c      	bls.n	800349c <I2C_Master_ISR_IT+0x18c>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	699b      	ldr	r3, [r3, #24]
 8003468:	0c1b      	lsrs	r3, r3, #16
 800346a:	b2db      	uxtb	r3, r3
 800346c:	f003 0301 	and.w	r3, r3, #1
 8003470:	b2db      	uxtb	r3, r3
 8003472:	2b01      	cmp	r3, #1
 8003474:	d103      	bne.n	800347e <I2C_Master_ISR_IT+0x16e>
        {
          hi2c->XferSize = 1U;
 8003476:	68fb      	ldr	r3, [r7, #12]
 8003478:	2201      	movs	r2, #1
 800347a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800347c:	e002      	b.n	8003484 <I2C_Master_ISR_IT+0x174>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	22ff      	movs	r2, #255	@ 0xff
 8003482:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003484:	68fb      	ldr	r3, [r7, #12]
 8003486:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003488:	b2da      	uxtb	r2, r3
 800348a:	8a79      	ldrh	r1, [r7, #18]
 800348c:	2300      	movs	r3, #0
 800348e:	9300      	str	r3, [sp, #0]
 8003490:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003494:	68f8      	ldr	r0, [r7, #12]
 8003496:	f001 fa6f 	bl	8004978 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800349a:	e032      	b.n	8003502 <I2C_Master_ISR_IT+0x1f2>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 800349c:	68fb      	ldr	r3, [r7, #12]
 800349e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034a0:	b29a      	uxth	r2, r3
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80034a6:	68fb      	ldr	r3, [r7, #12]
 80034a8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80034aa:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80034ae:	d00b      	beq.n	80034c8 <I2C_Master_ISR_IT+0x1b8>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80034b0:	68fb      	ldr	r3, [r7, #12]
 80034b2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034b4:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80034ba:	8a79      	ldrh	r1, [r7, #18]
 80034bc:	2000      	movs	r0, #0
 80034be:	9000      	str	r0, [sp, #0]
 80034c0:	68f8      	ldr	r0, [r7, #12]
 80034c2:	f001 fa59 	bl	8004978 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034c6:	e01c      	b.n	8003502 <I2C_Master_ISR_IT+0x1f2>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	8a79      	ldrh	r1, [r7, #18]
 80034d0:	2300      	movs	r3, #0
 80034d2:	9300      	str	r3, [sp, #0]
 80034d4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80034d8:	68f8      	ldr	r0, [r7, #12]
 80034da:	f001 fa4d 	bl	8004978 <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80034de:	e010      	b.n	8003502 <I2C_Master_ISR_IT+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	685b      	ldr	r3, [r3, #4]
 80034e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034ea:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80034ee:	d003      	beq.n	80034f8 <I2C_Master_ISR_IT+0x1e8>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80034f0:	68f8      	ldr	r0, [r7, #12]
 80034f2:	f000 fd08 	bl	8003f06 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80034f6:	e034      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80034f8:	2140      	movs	r1, #64	@ 0x40
 80034fa:	68f8      	ldr	r0, [r7, #12]
 80034fc:	f001 f828 	bl	8004550 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003500:	e02f      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
 8003502:	e02e      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	099b      	lsrs	r3, r3, #6
 8003508:	f003 0301 	and.w	r3, r3, #1
 800350c:	2b00      	cmp	r3, #0
 800350e:	d028      	beq.n	8003562 <I2C_Master_ISR_IT+0x252>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	099b      	lsrs	r3, r3, #6
 8003514:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003518:	2b00      	cmp	r3, #0
 800351a:	d022      	beq.n	8003562 <I2C_Master_ISR_IT+0x252>
  {
    if (hi2c->XferCount == 0U)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003520:	b29b      	uxth	r3, r3
 8003522:	2b00      	cmp	r3, #0
 8003524:	d119      	bne.n	800355a <I2C_Master_ISR_IT+0x24a>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003526:	68fb      	ldr	r3, [r7, #12]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685b      	ldr	r3, [r3, #4]
 800352c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003530:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003534:	d015      	beq.n	8003562 <I2C_Master_ISR_IT+0x252>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003536:	68fb      	ldr	r3, [r7, #12]
 8003538:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800353e:	d108      	bne.n	8003552 <I2C_Master_ISR_IT+0x242>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	685a      	ldr	r2, [r3, #4]
 8003546:	68fb      	ldr	r3, [r7, #12]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800354e:	605a      	str	r2, [r3, #4]
 8003550:	e007      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003552:	68f8      	ldr	r0, [r7, #12]
 8003554:	f000 fcd7 	bl	8003f06 <I2C_ITMasterSeqCplt>
 8003558:	e003      	b.n	8003562 <I2C_Master_ISR_IT+0x252>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800355a:	2140      	movs	r1, #64	@ 0x40
 800355c:	68f8      	ldr	r0, [r7, #12]
 800355e:	f000 fff7 	bl	8004550 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	095b      	lsrs	r3, r3, #5
 8003566:	f003 0301 	and.w	r3, r3, #1
 800356a:	2b00      	cmp	r3, #0
 800356c:	d009      	beq.n	8003582 <I2C_Master_ISR_IT+0x272>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	095b      	lsrs	r3, r3, #5
 8003572:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <I2C_Master_ISR_IT+0x272>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 800357a:	6979      	ldr	r1, [r7, #20]
 800357c:	68f8      	ldr	r0, [r7, #12]
 800357e:	f000 fd5d 	bl	800403c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003582:	68fb      	ldr	r3, [r7, #12]
 8003584:	2200      	movs	r2, #0
 8003586:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800358a:	2300      	movs	r3, #0
}
 800358c:	4618      	mov	r0, r3
 800358e:	3718      	adds	r7, #24
 8003590:	46bd      	mov	sp, r7
 8003592:	bd80      	pop	{r7, pc}

08003594 <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003594:	b580      	push	{r7, lr}
 8003596:	b086      	sub	sp, #24
 8003598:	af00      	add	r7, sp, #0
 800359a:	60f8      	str	r0, [r7, #12]
 800359c:	60b9      	str	r1, [r7, #8]
 800359e:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035a4:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80035b0:	2b01      	cmp	r3, #1
 80035b2:	d101      	bne.n	80035b8 <I2C_Slave_ISR_IT+0x24>
 80035b4:	2302      	movs	r3, #2
 80035b6:	e0ed      	b.n	8003794 <I2C_Slave_ISR_IT+0x200>
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	2201      	movs	r2, #1
 80035bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035c0:	693b      	ldr	r3, [r7, #16]
 80035c2:	095b      	lsrs	r3, r3, #5
 80035c4:	f003 0301 	and.w	r3, r3, #1
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d00a      	beq.n	80035e2 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	095b      	lsrs	r3, r3, #5
 80035d0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d004      	beq.n	80035e2 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80035d8:	6939      	ldr	r1, [r7, #16]
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 fdf8 	bl	80041d0 <I2C_ITSlaveCplt>
 80035e0:	e0d3      	b.n	800378a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80035e2:	693b      	ldr	r3, [r7, #16]
 80035e4:	091b      	lsrs	r3, r3, #4
 80035e6:	f003 0301 	and.w	r3, r3, #1
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d04d      	beq.n	800368a <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	091b      	lsrs	r3, r3, #4
 80035f2:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d047      	beq.n	800368a <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80035fe:	b29b      	uxth	r3, r3
 8003600:	2b00      	cmp	r3, #0
 8003602:	d128      	bne.n	8003656 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800360a:	b2db      	uxtb	r3, r3
 800360c:	2b28      	cmp	r3, #40	@ 0x28
 800360e:	d108      	bne.n	8003622 <I2C_Slave_ISR_IT+0x8e>
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003616:	d104      	bne.n	8003622 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8003618:	6939      	ldr	r1, [r7, #16]
 800361a:	68f8      	ldr	r0, [r7, #12]
 800361c:	f000 ff42 	bl	80044a4 <I2C_ITListenCplt>
 8003620:	e032      	b.n	8003688 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003628:	b2db      	uxtb	r3, r3
 800362a:	2b29      	cmp	r3, #41	@ 0x29
 800362c:	d10e      	bne.n	800364c <I2C_Slave_ISR_IT+0xb8>
 800362e:	697b      	ldr	r3, [r7, #20]
 8003630:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003634:	d00a      	beq.n	800364c <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003636:	68fb      	ldr	r3, [r7, #12]
 8003638:	681b      	ldr	r3, [r3, #0]
 800363a:	2210      	movs	r2, #16
 800363c:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800363e:	68f8      	ldr	r0, [r7, #12]
 8003640:	f001 f89d 	bl	800477e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8003644:	68f8      	ldr	r0, [r7, #12]
 8003646:	f000 fc9b 	bl	8003f80 <I2C_ITSlaveSeqCplt>
 800364a:	e01d      	b.n	8003688 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	2210      	movs	r2, #16
 8003652:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 8003654:	e096      	b.n	8003784 <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	2210      	movs	r2, #16
 800365c:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800365e:	68fb      	ldr	r3, [r7, #12]
 8003660:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003662:	f043 0204 	orr.w	r2, r3, #4
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800366a:	697b      	ldr	r3, [r7, #20]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d004      	beq.n	800367a <I2C_Slave_ISR_IT+0xe6>
 8003670:	697b      	ldr	r3, [r7, #20]
 8003672:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003676:	f040 8085 	bne.w	8003784 <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 800367a:	68fb      	ldr	r3, [r7, #12]
 800367c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800367e:	4619      	mov	r1, r3
 8003680:	68f8      	ldr	r0, [r7, #12]
 8003682:	f000 ff65 	bl	8004550 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003686:	e07d      	b.n	8003784 <I2C_Slave_ISR_IT+0x1f0>
 8003688:	e07c      	b.n	8003784 <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800368a:	693b      	ldr	r3, [r7, #16]
 800368c:	089b      	lsrs	r3, r3, #2
 800368e:	f003 0301 	and.w	r3, r3, #1
 8003692:	2b00      	cmp	r3, #0
 8003694:	d030      	beq.n	80036f8 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	089b      	lsrs	r3, r3, #2
 800369a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 800369e:	2b00      	cmp	r3, #0
 80036a0:	d02a      	beq.n	80036f8 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036a6:	b29b      	uxth	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d018      	beq.n	80036de <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80036ac:	68fb      	ldr	r3, [r7, #12]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036b2:	68fb      	ldr	r3, [r7, #12]
 80036b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036b6:	b2d2      	uxtb	r2, r2
 80036b8:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80036be:	1c5a      	adds	r2, r3, #1
 80036c0:	68fb      	ldr	r3, [r7, #12]
 80036c2:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80036c8:	3b01      	subs	r3, #1
 80036ca:	b29a      	uxth	r2, r3
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036d4:	b29b      	uxth	r3, r3
 80036d6:	3b01      	subs	r3, #1
 80036d8:	b29a      	uxth	r2, r3
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 80036de:	68fb      	ldr	r3, [r7, #12]
 80036e0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80036e2:	b29b      	uxth	r3, r3
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d14f      	bne.n	8003788 <I2C_Slave_ISR_IT+0x1f4>
 80036e8:	697b      	ldr	r3, [r7, #20]
 80036ea:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80036ee:	d04b      	beq.n	8003788 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 80036f0:	68f8      	ldr	r0, [r7, #12]
 80036f2:	f000 fc45 	bl	8003f80 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 80036f6:	e047      	b.n	8003788 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 80036f8:	693b      	ldr	r3, [r7, #16]
 80036fa:	08db      	lsrs	r3, r3, #3
 80036fc:	f003 0301 	and.w	r3, r3, #1
 8003700:	2b00      	cmp	r3, #0
 8003702:	d00a      	beq.n	800371a <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	08db      	lsrs	r3, r3, #3
 8003708:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800370c:	2b00      	cmp	r3, #0
 800370e:	d004      	beq.n	800371a <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8003710:	6939      	ldr	r1, [r7, #16]
 8003712:	68f8      	ldr	r0, [r7, #12]
 8003714:	f000 fb73 	bl	8003dfe <I2C_ITAddrCplt>
 8003718:	e037      	b.n	800378a <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800371a:	693b      	ldr	r3, [r7, #16]
 800371c:	085b      	lsrs	r3, r3, #1
 800371e:	f003 0301 	and.w	r3, r3, #1
 8003722:	2b00      	cmp	r3, #0
 8003724:	d031      	beq.n	800378a <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	085b      	lsrs	r3, r3, #1
 800372a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 800372e:	2b00      	cmp	r3, #0
 8003730:	d02b      	beq.n	800378a <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003736:	b29b      	uxth	r3, r3
 8003738:	2b00      	cmp	r3, #0
 800373a:	d018      	beq.n	800376e <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003740:	781a      	ldrb	r2, [r3, #0]
 8003742:	68fb      	ldr	r3, [r7, #12]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800374c:	1c5a      	adds	r2, r3, #1
 800374e:	68fb      	ldr	r3, [r7, #12]
 8003750:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003756:	b29b      	uxth	r3, r3
 8003758:	3b01      	subs	r3, #1
 800375a:	b29a      	uxth	r2, r3
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003764:	3b01      	subs	r3, #1
 8003766:	b29a      	uxth	r2, r3
 8003768:	68fb      	ldr	r3, [r7, #12]
 800376a:	851a      	strh	r2, [r3, #40]	@ 0x28
 800376c:	e00d      	b.n	800378a <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003774:	d002      	beq.n	800377c <I2C_Slave_ISR_IT+0x1e8>
 8003776:	697b      	ldr	r3, [r7, #20]
 8003778:	2b00      	cmp	r3, #0
 800377a:	d106      	bne.n	800378a <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800377c:	68f8      	ldr	r0, [r7, #12]
 800377e:	f000 fbff 	bl	8003f80 <I2C_ITSlaveSeqCplt>
 8003782:	e002      	b.n	800378a <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 8003784:	bf00      	nop
 8003786:	e000      	b.n	800378a <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 8003788:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	2200      	movs	r2, #0
 800378e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003792:	2300      	movs	r3, #0
}
 8003794:	4618      	mov	r0, r3
 8003796:	3718      	adds	r7, #24
 8003798:	46bd      	mov	sp, r7
 800379a:	bd80      	pop	{r7, pc}

0800379c <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 800379c:	b580      	push	{r7, lr}
 800379e:	b088      	sub	sp, #32
 80037a0:	af02      	add	r7, sp, #8
 80037a2:	60f8      	str	r0, [r7, #12]
 80037a4:	60b9      	str	r1, [r7, #8]
 80037a6:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80037a8:	68fb      	ldr	r3, [r7, #12]
 80037aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80037ae:	2b01      	cmp	r3, #1
 80037b0:	d101      	bne.n	80037b6 <I2C_Master_ISR_DMA+0x1a>
 80037b2:	2302      	movs	r3, #2
 80037b4:	e0f0      	b.n	8003998 <I2C_Master_ISR_DMA+0x1fc>
 80037b6:	68fb      	ldr	r3, [r7, #12]
 80037b8:	2201      	movs	r2, #1
 80037ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80037be:	68bb      	ldr	r3, [r7, #8]
 80037c0:	091b      	lsrs	r3, r3, #4
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d017      	beq.n	80037fa <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	091b      	lsrs	r3, r3, #4
 80037ce:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d011      	beq.n	80037fa <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037d6:	68fb      	ldr	r3, [r7, #12]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	2210      	movs	r2, #16
 80037dc:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80037de:	68fb      	ldr	r3, [r7, #12]
 80037e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037e2:	f043 0204 	orr.w	r2, r3, #4
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80037ea:	2120      	movs	r1, #32
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f001 f8f5 	bl	80049dc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80037f2:	68f8      	ldr	r0, [r7, #12]
 80037f4:	f000 ffc3 	bl	800477e <I2C_Flush_TXDR>
 80037f8:	e0c9      	b.n	800398e <I2C_Master_ISR_DMA+0x1f2>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 80037fa:	68bb      	ldr	r3, [r7, #8]
 80037fc:	09db      	lsrs	r3, r3, #7
 80037fe:	f003 0301 	and.w	r3, r3, #1
 8003802:	2b00      	cmp	r3, #0
 8003804:	f000 8081 	beq.w	800390a <I2C_Master_ISR_DMA+0x16e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	099b      	lsrs	r3, r3, #6
 800380c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003810:	2b00      	cmp	r3, #0
 8003812:	d07a      	beq.n	800390a <I2C_Master_ISR_DMA+0x16e>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	681a      	ldr	r2, [r3, #0]
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	681b      	ldr	r3, [r3, #0]
 800381e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003822:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003828:	b29b      	uxth	r3, r3
 800382a:	2b00      	cmp	r3, #0
 800382c:	d05c      	beq.n	80038e8 <I2C_Master_ISR_DMA+0x14c>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	685b      	ldr	r3, [r3, #4]
 8003834:	b29b      	uxth	r3, r3
 8003836:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800383a:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003840:	b29b      	uxth	r3, r3
 8003842:	2bff      	cmp	r3, #255	@ 0xff
 8003844:	d914      	bls.n	8003870 <I2C_Master_ISR_DMA+0xd4>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003846:	68fb      	ldr	r3, [r7, #12]
 8003848:	681b      	ldr	r3, [r3, #0]
 800384a:	699b      	ldr	r3, [r3, #24]
 800384c:	0c1b      	lsrs	r3, r3, #16
 800384e:	b2db      	uxtb	r3, r3
 8003850:	f003 0301 	and.w	r3, r3, #1
 8003854:	b2db      	uxtb	r3, r3
 8003856:	2b01      	cmp	r3, #1
 8003858:	d103      	bne.n	8003862 <I2C_Master_ISR_DMA+0xc6>
        {
          hi2c->XferSize = 1U;
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	2201      	movs	r2, #1
 800385e:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003860:	e002      	b.n	8003868 <I2C_Master_ISR_DMA+0xcc>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	22ff      	movs	r2, #255	@ 0xff
 8003866:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        xfermode = I2C_RELOAD_MODE;
 8003868:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800386c:	617b      	str	r3, [r7, #20]
 800386e:	e010      	b.n	8003892 <I2C_Master_ISR_DMA+0xf6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003874:	b29a      	uxth	r2, r3
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 800387a:	68fb      	ldr	r3, [r7, #12]
 800387c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800387e:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003882:	d003      	beq.n	800388c <I2C_Master_ISR_DMA+0xf0>
        {
          xfermode = hi2c->XferOptions;
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003888:	617b      	str	r3, [r7, #20]
 800388a:	e002      	b.n	8003892 <I2C_Master_ISR_DMA+0xf6>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 800388c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003890:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003896:	b2da      	uxtb	r2, r3
 8003898:	8a79      	ldrh	r1, [r7, #18]
 800389a:	2300      	movs	r3, #0
 800389c:	9300      	str	r3, [sp, #0]
 800389e:	697b      	ldr	r3, [r7, #20]
 80038a0:	68f8      	ldr	r0, [r7, #12]
 80038a2:	f001 f869 	bl	8004978 <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80038a6:	68fb      	ldr	r3, [r7, #12]
 80038a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038aa:	b29a      	uxth	r2, r3
 80038ac:	68fb      	ldr	r3, [r7, #12]
 80038ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	b29a      	uxth	r2, r3
 80038b4:	68fb      	ldr	r3, [r7, #12]
 80038b6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80038be:	b2db      	uxtb	r3, r3
 80038c0:	2b22      	cmp	r3, #34	@ 0x22
 80038c2:	d108      	bne.n	80038d6 <I2C_Master_ISR_DMA+0x13a>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	681b      	ldr	r3, [r3, #0]
 80038c8:	681a      	ldr	r2, [r3, #0]
 80038ca:	68fb      	ldr	r3, [r7, #12]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80038d2:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80038d4:	e05b      	b.n	800398e <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80038e4:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 80038e6:	e052      	b.n	800398e <I2C_Master_ISR_DMA+0x1f2>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	685b      	ldr	r3, [r3, #4]
 80038ee:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80038f2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80038f6:	d003      	beq.n	8003900 <I2C_Master_ISR_DMA+0x164>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 80038f8:	68f8      	ldr	r0, [r7, #12]
 80038fa:	f000 fb04 	bl	8003f06 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 80038fe:	e046      	b.n	800398e <I2C_Master_ISR_DMA+0x1f2>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003900:	2140      	movs	r1, #64	@ 0x40
 8003902:	68f8      	ldr	r0, [r7, #12]
 8003904:	f000 fe24 	bl	8004550 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003908:	e041      	b.n	800398e <I2C_Master_ISR_DMA+0x1f2>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800390a:	68bb      	ldr	r3, [r7, #8]
 800390c:	099b      	lsrs	r3, r3, #6
 800390e:	f003 0301 	and.w	r3, r3, #1
 8003912:	2b00      	cmp	r3, #0
 8003914:	d029      	beq.n	800396a <I2C_Master_ISR_DMA+0x1ce>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	099b      	lsrs	r3, r3, #6
 800391a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800391e:	2b00      	cmp	r3, #0
 8003920:	d023      	beq.n	800396a <I2C_Master_ISR_DMA+0x1ce>
  {
    if (hi2c->XferCount == 0U)
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003926:	b29b      	uxth	r3, r3
 8003928:	2b00      	cmp	r3, #0
 800392a:	d119      	bne.n	8003960 <I2C_Master_ISR_DMA+0x1c4>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 800392c:	68fb      	ldr	r3, [r7, #12]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	685b      	ldr	r3, [r3, #4]
 8003932:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003936:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800393a:	d027      	beq.n	800398c <I2C_Master_ISR_DMA+0x1f0>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003940:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003944:	d108      	bne.n	8003958 <I2C_Master_ISR_DMA+0x1bc>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	685a      	ldr	r2, [r3, #4]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003954:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 8003956:	e019      	b.n	800398c <I2C_Master_ISR_DMA+0x1f0>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003958:	68f8      	ldr	r0, [r7, #12]
 800395a:	f000 fad4 	bl	8003f06 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 800395e:	e015      	b.n	800398c <I2C_Master_ISR_DMA+0x1f0>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003960:	2140      	movs	r1, #64	@ 0x40
 8003962:	68f8      	ldr	r0, [r7, #12]
 8003964:	f000 fdf4 	bl	8004550 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 8003968:	e010      	b.n	800398c <I2C_Master_ISR_DMA+0x1f0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800396a:	68bb      	ldr	r3, [r7, #8]
 800396c:	095b      	lsrs	r3, r3, #5
 800396e:	f003 0301 	and.w	r3, r3, #1
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00b      	beq.n	800398e <I2C_Master_ISR_DMA+0x1f2>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	095b      	lsrs	r3, r3, #5
 800397a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800397e:	2b00      	cmp	r3, #0
 8003980:	d005      	beq.n	800398e <I2C_Master_ISR_DMA+0x1f2>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003982:	68b9      	ldr	r1, [r7, #8]
 8003984:	68f8      	ldr	r0, [r7, #12]
 8003986:	f000 fb59 	bl	800403c <I2C_ITMasterCplt>
 800398a:	e000      	b.n	800398e <I2C_Master_ISR_DMA+0x1f2>
    if (hi2c->XferCount == 0U)
 800398c:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	2200      	movs	r2, #0
 8003992:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003996:	2300      	movs	r3, #0
}
 8003998:	4618      	mov	r0, r3
 800399a:	3718      	adds	r7, #24
 800399c:	46bd      	mov	sp, r7
 800399e:	bd80      	pop	{r7, pc}

080039a0 <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80039a0:	b580      	push	{r7, lr}
 80039a2:	b088      	sub	sp, #32
 80039a4:	af02      	add	r7, sp, #8
 80039a6:	60f8      	str	r0, [r7, #12]
 80039a8:	60b9      	str	r1, [r7, #8]
 80039aa:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80039ac:	4b94      	ldr	r3, [pc, #592]	@ (8003c00 <I2C_Mem_ISR_DMA+0x260>)
 80039ae:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80039b0:	68fb      	ldr	r3, [r7, #12]
 80039b2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80039b6:	2b01      	cmp	r3, #1
 80039b8:	d101      	bne.n	80039be <I2C_Mem_ISR_DMA+0x1e>
 80039ba:	2302      	movs	r3, #2
 80039bc:	e139      	b.n	8003c32 <I2C_Mem_ISR_DMA+0x292>
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	2201      	movs	r2, #1
 80039c2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80039c6:	68bb      	ldr	r3, [r7, #8]
 80039c8:	091b      	lsrs	r3, r3, #4
 80039ca:	f003 0301 	and.w	r3, r3, #1
 80039ce:	2b00      	cmp	r3, #0
 80039d0:	d017      	beq.n	8003a02 <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	091b      	lsrs	r3, r3, #4
 80039d6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d011      	beq.n	8003a02 <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	2210      	movs	r2, #16
 80039e4:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039ea:	f043 0204 	orr.w	r2, r3, #4
 80039ee:	68fb      	ldr	r3, [r7, #12]
 80039f0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80039f2:	2120      	movs	r1, #32
 80039f4:	68f8      	ldr	r0, [r7, #12]
 80039f6:	f000 fff1 	bl	80049dc <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80039fa:	68f8      	ldr	r0, [r7, #12]
 80039fc:	f000 febf 	bl	800477e <I2C_Flush_TXDR>
 8003a00:	e112      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003a02:	68bb      	ldr	r3, [r7, #8]
 8003a04:	085b      	lsrs	r3, r3, #1
 8003a06:	f003 0301 	and.w	r3, r3, #1
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d00f      	beq.n	8003a2e <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	085b      	lsrs	r3, r3, #1
 8003a12:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003a16:	2b00      	cmp	r3, #0
 8003a18:	d009      	beq.n	8003a2e <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	68fa      	ldr	r2, [r7, #12]
 8003a20:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003a22:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	f04f 32ff 	mov.w	r2, #4294967295
 8003a2a:	651a      	str	r2, [r3, #80]	@ 0x50
 8003a2c:	e0fc      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003a2e:	68bb      	ldr	r3, [r7, #8]
 8003a30:	09db      	lsrs	r3, r3, #7
 8003a32:	f003 0301 	and.w	r3, r3, #1
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d06e      	beq.n	8003b18 <I2C_Mem_ISR_DMA+0x178>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	099b      	lsrs	r3, r3, #6
 8003a3e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d068      	beq.n	8003b18 <I2C_Mem_ISR_DMA+0x178>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003a46:	2101      	movs	r1, #1
 8003a48:	68f8      	ldr	r0, [r7, #12]
 8003a4a:	f001 f84b 	bl	8004ae4 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003a4e:	2110      	movs	r1, #16
 8003a50:	68f8      	ldr	r0, [r7, #12]
 8003a52:	f000 ffc3 	bl	80049dc <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 8003a56:	68fb      	ldr	r3, [r7, #12]
 8003a58:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a5a:	b29b      	uxth	r3, r3
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d056      	beq.n	8003b0e <I2C_Mem_ISR_DMA+0x16e>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003a60:	68fb      	ldr	r3, [r7, #12]
 8003a62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003a64:	b29b      	uxth	r3, r3
 8003a66:	2bff      	cmp	r3, #255	@ 0xff
 8003a68:	d91e      	bls.n	8003aa8 <I2C_Mem_ISR_DMA+0x108>
      {
        /* Errata workaround 170323 */
        if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	699b      	ldr	r3, [r3, #24]
 8003a70:	0c1b      	lsrs	r3, r3, #16
 8003a72:	b2db      	uxtb	r3, r3
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	b2db      	uxtb	r3, r3
 8003a7a:	2b01      	cmp	r3, #1
 8003a7c:	d103      	bne.n	8003a86 <I2C_Mem_ISR_DMA+0xe6>
        {
          hi2c->XferSize = 1U;
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	2201      	movs	r2, #1
 8003a82:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003a84:	e002      	b.n	8003a8c <I2C_Mem_ISR_DMA+0xec>
        }
        else
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8003a86:	68fb      	ldr	r3, [r7, #12]
 8003a88:	22ff      	movs	r2, #255	@ 0xff
 8003a8a:	851a      	strh	r2, [r3, #40]	@ 0x28
        }
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003a8c:	68fb      	ldr	r3, [r7, #12]
 8003a8e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003a90:	b299      	uxth	r1, r3
 8003a92:	68fb      	ldr	r3, [r7, #12]
 8003a94:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003a96:	b2da      	uxtb	r2, r3
 8003a98:	2300      	movs	r3, #0
 8003a9a:	9300      	str	r3, [sp, #0]
 8003a9c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aa0:	68f8      	ldr	r0, [r7, #12]
 8003aa2:	f000 ff69 	bl	8004978 <I2C_TransferConfig>
 8003aa6:	e011      	b.n	8003acc <I2C_Mem_ISR_DMA+0x12c>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003aa8:	68fb      	ldr	r3, [r7, #12]
 8003aaa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aac:	b29a      	uxth	r2, r3
 8003aae:	68fb      	ldr	r3, [r7, #12]
 8003ab0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ab6:	b299      	uxth	r1, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003abc:	b2da      	uxtb	r2, r3
 8003abe:	2300      	movs	r3, #0
 8003ac0:	9300      	str	r3, [sp, #0]
 8003ac2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 ff56 	bl	8004978 <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ad0:	b29a      	uxth	r2, r3
 8003ad2:	68fb      	ldr	r3, [r7, #12]
 8003ad4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad6:	1ad3      	subs	r3, r2, r3
 8003ad8:	b29a      	uxth	r2, r3
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ae4:	b2db      	uxtb	r3, r3
 8003ae6:	2b22      	cmp	r3, #34	@ 0x22
 8003ae8:	d108      	bne.n	8003afc <I2C_Mem_ISR_DMA+0x15c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003aea:	68fb      	ldr	r3, [r7, #12]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	681a      	ldr	r2, [r3, #0]
 8003af0:	68fb      	ldr	r3, [r7, #12]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003af8:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003afa:	e095      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	681a      	ldr	r2, [r3, #0]
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003b0a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8003b0c:	e08c      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003b0e:	2140      	movs	r1, #64	@ 0x40
 8003b10:	68f8      	ldr	r0, [r7, #12]
 8003b12:	f000 fd1d 	bl	8004550 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8003b16:	e087      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003b18:	68bb      	ldr	r3, [r7, #8]
 8003b1a:	099b      	lsrs	r3, r3, #6
 8003b1c:	f003 0301 	and.w	r3, r3, #1
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d071      	beq.n	8003c08 <I2C_Mem_ISR_DMA+0x268>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	099b      	lsrs	r3, r3, #6
 8003b28:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8003b2c:	2b00      	cmp	r3, #0
 8003b2e:	d06b      	beq.n	8003c08 <I2C_Mem_ISR_DMA+0x268>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003b30:	2101      	movs	r1, #1
 8003b32:	68f8      	ldr	r0, [r7, #12]
 8003b34:	f000 ffd6 	bl	8004ae4 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b38:	2110      	movs	r1, #16
 8003b3a:	68f8      	ldr	r0, [r7, #12]
 8003b3c:	f000 ff4e 	bl	80049dc <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003b40:	68fb      	ldr	r3, [r7, #12]
 8003b42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003b46:	b2db      	uxtb	r3, r3
 8003b48:	2b22      	cmp	r3, #34	@ 0x22
 8003b4a:	d101      	bne.n	8003b50 <I2C_Mem_ISR_DMA+0x1b0>
    {
      direction = I2C_GENERATE_START_READ;
 8003b4c:	4b2d      	ldr	r3, [pc, #180]	@ (8003c04 <I2C_Mem_ISR_DMA+0x264>)
 8003b4e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b54:	b29b      	uxth	r3, r3
 8003b56:	2bff      	cmp	r3, #255	@ 0xff
 8003b58:	d91e      	bls.n	8003b98 <I2C_Mem_ISR_DMA+0x1f8>
    {
      /* Errata workaround 170323 */
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	699b      	ldr	r3, [r3, #24]
 8003b60:	0c1b      	lsrs	r3, r3, #16
 8003b62:	b2db      	uxtb	r3, r3
 8003b64:	f003 0301 	and.w	r3, r3, #1
 8003b68:	b2db      	uxtb	r3, r3
 8003b6a:	2b01      	cmp	r3, #1
 8003b6c:	d103      	bne.n	8003b76 <I2C_Mem_ISR_DMA+0x1d6>
      {
        hi2c->XferSize = 1U;
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2201      	movs	r2, #1
 8003b72:	851a      	strh	r2, [r3, #40]	@ 0x28
 8003b74:	e002      	b.n	8003b7c <I2C_Mem_ISR_DMA+0x1dc>
      }
      else
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003b76:	68fb      	ldr	r3, [r7, #12]
 8003b78:	22ff      	movs	r2, #255	@ 0xff
 8003b7a:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b80:	b299      	uxth	r1, r3
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b86:	b2da      	uxtb	r2, r3
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	9300      	str	r3, [sp, #0]
 8003b8c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003b90:	68f8      	ldr	r0, [r7, #12]
 8003b92:	f000 fef1 	bl	8004978 <I2C_TransferConfig>
 8003b96:	e011      	b.n	8003bbc <I2C_Mem_ISR_DMA+0x21c>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b9c:	b29a      	uxth	r2, r3
 8003b9e:	68fb      	ldr	r3, [r7, #12]
 8003ba0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8003ba2:	68fb      	ldr	r3, [r7, #12]
 8003ba4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ba6:	b299      	uxth	r1, r3
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bac:	b2da      	uxtb	r2, r3
 8003bae:	697b      	ldr	r3, [r7, #20]
 8003bb0:	9300      	str	r3, [sp, #0]
 8003bb2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bb6:	68f8      	ldr	r0, [r7, #12]
 8003bb8:	f000 fede 	bl	8004978 <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003bc0:	b29a      	uxth	r2, r3
 8003bc2:	68fb      	ldr	r3, [r7, #12]
 8003bc4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc6:	1ad3      	subs	r3, r2, r3
 8003bc8:	b29a      	uxth	r2, r3
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003bd4:	b2db      	uxtb	r3, r3
 8003bd6:	2b22      	cmp	r3, #34	@ 0x22
 8003bd8:	d108      	bne.n	8003bec <I2C_Mem_ISR_DMA+0x24c>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	681a      	ldr	r2, [r3, #0]
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	681b      	ldr	r3, [r3, #0]
 8003be4:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003be8:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bea:	e01d      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8003bec:	68fb      	ldr	r3, [r7, #12]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681a      	ldr	r2, [r3, #0]
 8003bf2:	68fb      	ldr	r3, [r7, #12]
 8003bf4:	681b      	ldr	r3, [r3, #0]
 8003bf6:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003bfa:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8003bfc:	e014      	b.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
 8003bfe:	bf00      	nop
 8003c00:	80002000 	.word	0x80002000
 8003c04:	80002400 	.word	0x80002400
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c08:	68bb      	ldr	r3, [r7, #8]
 8003c0a:	095b      	lsrs	r3, r3, #5
 8003c0c:	f003 0301 	and.w	r3, r3, #1
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d009      	beq.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	095b      	lsrs	r3, r3, #5
 8003c18:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c1c:	2b00      	cmp	r3, #0
 8003c1e:	d003      	beq.n	8003c28 <I2C_Mem_ISR_DMA+0x288>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 8003c20:	68b9      	ldr	r1, [r7, #8]
 8003c22:	68f8      	ldr	r0, [r7, #12]
 8003c24:	f000 fa0a 	bl	800403c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003c28:	68fb      	ldr	r3, [r7, #12]
 8003c2a:	2200      	movs	r2, #0
 8003c2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003c30:	2300      	movs	r3, #0
}
 8003c32:	4618      	mov	r0, r3
 8003c34:	3718      	adds	r7, #24
 8003c36:	46bd      	mov	sp, r7
 8003c38:	bd80      	pop	{r7, pc}
 8003c3a:	bf00      	nop

08003c3c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b088      	sub	sp, #32
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	60f8      	str	r0, [r7, #12]
 8003c44:	60b9      	str	r1, [r7, #8]
 8003c46:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c4c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 8003c4e:	2300      	movs	r3, #0
 8003c50:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8003c52:	68fb      	ldr	r3, [r7, #12]
 8003c54:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003c58:	2b01      	cmp	r3, #1
 8003c5a:	d101      	bne.n	8003c60 <I2C_Slave_ISR_DMA+0x24>
 8003c5c:	2302      	movs	r3, #2
 8003c5e:	e0ca      	b.n	8003df6 <I2C_Slave_ISR_DMA+0x1ba>
 8003c60:	68fb      	ldr	r3, [r7, #12]
 8003c62:	2201      	movs	r2, #1
 8003c64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	095b      	lsrs	r3, r3, #5
 8003c6c:	f003 0301 	and.w	r3, r3, #1
 8003c70:	2b00      	cmp	r3, #0
 8003c72:	d00a      	beq.n	8003c8a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	095b      	lsrs	r3, r3, #5
 8003c78:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003c7c:	2b00      	cmp	r3, #0
 8003c7e:	d004      	beq.n	8003c8a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8003c80:	68b9      	ldr	r1, [r7, #8]
 8003c82:	68f8      	ldr	r0, [r7, #12]
 8003c84:	f000 faa4 	bl	80041d0 <I2C_ITSlaveCplt>
 8003c88:	e0b0      	b.n	8003dec <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003c8a:	68bb      	ldr	r3, [r7, #8]
 8003c8c:	091b      	lsrs	r3, r3, #4
 8003c8e:	f003 0301 	and.w	r3, r3, #1
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f000 809a 	beq.w	8003dcc <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	091b      	lsrs	r3, r3, #4
 8003c9c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	f000 8093 	beq.w	8003dcc <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	0b9b      	lsrs	r3, r3, #14
 8003caa:	f003 0301 	and.w	r3, r3, #1
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d105      	bne.n	8003cbe <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	0bdb      	lsrs	r3, r3, #15
 8003cb6:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d07f      	beq.n	8003dbe <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d00d      	beq.n	8003ce2 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 8003cc6:	687b      	ldr	r3, [r7, #4]
 8003cc8:	0bdb      	lsrs	r3, r3, #15
 8003cca:	f003 0301 	and.w	r3, r3, #1
 8003cce:	2b00      	cmp	r3, #0
 8003cd0:	d007      	beq.n	8003ce2 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 8003cd2:	68fb      	ldr	r3, [r7, #12]
 8003cd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003cd6:	681b      	ldr	r3, [r3, #0]
 8003cd8:	685b      	ldr	r3, [r3, #4]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d101      	bne.n	8003ce2 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 8003cde:	2301      	movs	r3, #1
 8003ce0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d00d      	beq.n	8003d06 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 8003cea:	687b      	ldr	r3, [r7, #4]
 8003cec:	0b9b      	lsrs	r3, r3, #14
 8003cee:	f003 0301 	and.w	r3, r3, #1
 8003cf2:	2b00      	cmp	r3, #0
 8003cf4:	d007      	beq.n	8003d06 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	685b      	ldr	r3, [r3, #4]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d101      	bne.n	8003d06 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8003d02:	2301      	movs	r3, #1
 8003d04:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8003d06:	69fb      	ldr	r3, [r7, #28]
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d128      	bne.n	8003d5e <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d12:	b2db      	uxtb	r3, r3
 8003d14:	2b28      	cmp	r3, #40	@ 0x28
 8003d16:	d108      	bne.n	8003d2a <I2C_Slave_ISR_DMA+0xee>
 8003d18:	69bb      	ldr	r3, [r7, #24]
 8003d1a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003d1e:	d104      	bne.n	8003d2a <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8003d20:	68b9      	ldr	r1, [r7, #8]
 8003d22:	68f8      	ldr	r0, [r7, #12]
 8003d24:	f000 fbbe 	bl	80044a4 <I2C_ITListenCplt>
 8003d28:	e048      	b.n	8003dbc <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d30:	b2db      	uxtb	r3, r3
 8003d32:	2b29      	cmp	r3, #41	@ 0x29
 8003d34:	d10e      	bne.n	8003d54 <I2C_Slave_ISR_DMA+0x118>
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003d3c:	d00a      	beq.n	8003d54 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d3e:	68fb      	ldr	r3, [r7, #12]
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	2210      	movs	r2, #16
 8003d44:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8003d46:	68f8      	ldr	r0, [r7, #12]
 8003d48:	f000 fd19 	bl	800477e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 8003d4c:	68f8      	ldr	r0, [r7, #12]
 8003d4e:	f000 f917 	bl	8003f80 <I2C_ITSlaveSeqCplt>
 8003d52:	e033      	b.n	8003dbc <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d54:	68fb      	ldr	r3, [r7, #12]
 8003d56:	681b      	ldr	r3, [r3, #0]
 8003d58:	2210      	movs	r2, #16
 8003d5a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 8003d5c:	e034      	b.n	8003dc8 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003d5e:	68fb      	ldr	r3, [r7, #12]
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	2210      	movs	r2, #16
 8003d64:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d6a:	f043 0204 	orr.w	r2, r3, #4
 8003d6e:	68fb      	ldr	r3, [r7, #12]
 8003d70:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8003d72:	68fb      	ldr	r3, [r7, #12]
 8003d74:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003d78:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8003d7a:	69bb      	ldr	r3, [r7, #24]
 8003d7c:	2b00      	cmp	r3, #0
 8003d7e:	d003      	beq.n	8003d88 <I2C_Slave_ISR_DMA+0x14c>
 8003d80:	69bb      	ldr	r3, [r7, #24]
 8003d82:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d86:	d11f      	bne.n	8003dc8 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8003d88:	7dfb      	ldrb	r3, [r7, #23]
 8003d8a:	2b21      	cmp	r3, #33	@ 0x21
 8003d8c:	d002      	beq.n	8003d94 <I2C_Slave_ISR_DMA+0x158>
 8003d8e:	7dfb      	ldrb	r3, [r7, #23]
 8003d90:	2b29      	cmp	r3, #41	@ 0x29
 8003d92:	d103      	bne.n	8003d9c <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	2221      	movs	r2, #33	@ 0x21
 8003d98:	631a      	str	r2, [r3, #48]	@ 0x30
 8003d9a:	e008      	b.n	8003dae <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003d9c:	7dfb      	ldrb	r3, [r7, #23]
 8003d9e:	2b22      	cmp	r3, #34	@ 0x22
 8003da0:	d002      	beq.n	8003da8 <I2C_Slave_ISR_DMA+0x16c>
 8003da2:	7dfb      	ldrb	r3, [r7, #23]
 8003da4:	2b2a      	cmp	r3, #42	@ 0x2a
 8003da6:	d102      	bne.n	8003dae <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	2222      	movs	r2, #34	@ 0x22
 8003dac:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003db2:	4619      	mov	r1, r3
 8003db4:	68f8      	ldr	r0, [r7, #12]
 8003db6:	f000 fbcb 	bl	8004550 <I2C_ITError>
      if (treatdmanack == 1U)
 8003dba:	e005      	b.n	8003dc8 <I2C_Slave_ISR_DMA+0x18c>
 8003dbc:	e004      	b.n	8003dc8 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	2210      	movs	r2, #16
 8003dc4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003dc6:	e011      	b.n	8003dec <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 8003dc8:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 8003dca:	e00f      	b.n	8003dec <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	08db      	lsrs	r3, r3, #3
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d009      	beq.n	8003dec <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	08db      	lsrs	r3, r3, #3
 8003ddc:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d003      	beq.n	8003dec <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 8003de4:	68b9      	ldr	r1, [r7, #8]
 8003de6:	68f8      	ldr	r0, [r7, #12]
 8003de8:	f000 f809 	bl	8003dfe <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	3720      	adds	r7, #32
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	bd80      	pop	{r7, pc}

08003dfe <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8003dfe:	b580      	push	{r7, lr}
 8003e00:	b084      	sub	sp, #16
 8003e02:	af00      	add	r7, sp, #0
 8003e04:	6078      	str	r0, [r7, #4]
 8003e06:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e0e:	b2db      	uxtb	r3, r3
 8003e10:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8003e14:	2b28      	cmp	r3, #40	@ 0x28
 8003e16:	d16a      	bne.n	8003eee <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	699b      	ldr	r3, [r3, #24]
 8003e1e:	0c1b      	lsrs	r3, r3, #16
 8003e20:	b2db      	uxtb	r3, r3
 8003e22:	f003 0301 	and.w	r3, r3, #1
 8003e26:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	681b      	ldr	r3, [r3, #0]
 8003e2c:	699b      	ldr	r3, [r3, #24]
 8003e2e:	0c1b      	lsrs	r3, r3, #16
 8003e30:	b29b      	uxth	r3, r3
 8003e32:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003e36:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003e44:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	68db      	ldr	r3, [r3, #12]
 8003e4c:	b29b      	uxth	r3, r3
 8003e4e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8003e52:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8003e54:	687b      	ldr	r3, [r7, #4]
 8003e56:	68db      	ldr	r3, [r3, #12]
 8003e58:	2b02      	cmp	r3, #2
 8003e5a:	d138      	bne.n	8003ece <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 8003e5c:	897b      	ldrh	r3, [r7, #10]
 8003e5e:	09db      	lsrs	r3, r3, #7
 8003e60:	b29a      	uxth	r2, r3
 8003e62:	89bb      	ldrh	r3, [r7, #12]
 8003e64:	4053      	eors	r3, r2
 8003e66:	b29b      	uxth	r3, r3
 8003e68:	f003 0306 	and.w	r3, r3, #6
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d11c      	bne.n	8003eaa <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8003e70:	897b      	ldrh	r3, [r7, #10]
 8003e72:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e78:	1c5a      	adds	r2, r3, #1
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e82:	2b02      	cmp	r3, #2
 8003e84:	d13b      	bne.n	8003efe <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	2208      	movs	r2, #8
 8003e92:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	2200      	movs	r2, #0
 8003e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003e9c:	89ba      	ldrh	r2, [r7, #12]
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ea0:	4619      	mov	r1, r3
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	f7ff f9f4 	bl	8003290 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003ea8:	e029      	b.n	8003efe <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8003eaa:	893b      	ldrh	r3, [r7, #8]
 8003eac:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003eae:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003eb2:	6878      	ldr	r0, [r7, #4]
 8003eb4:	f000 fe16 	bl	8004ae4 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	2200      	movs	r2, #0
 8003ebc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ec0:	89ba      	ldrh	r2, [r7, #12]
 8003ec2:	7bfb      	ldrb	r3, [r7, #15]
 8003ec4:	4619      	mov	r1, r3
 8003ec6:	6878      	ldr	r0, [r7, #4]
 8003ec8:	f7ff f9e2 	bl	8003290 <HAL_I2C_AddrCallback>
}
 8003ecc:	e017      	b.n	8003efe <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 8003ece:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003ed2:	6878      	ldr	r0, [r7, #4]
 8003ed4:	f000 fe06 	bl	8004ae4 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 8003ee0:	89ba      	ldrh	r2, [r7, #12]
 8003ee2:	7bfb      	ldrb	r3, [r7, #15]
 8003ee4:	4619      	mov	r1, r3
 8003ee6:	6878      	ldr	r0, [r7, #4]
 8003ee8:	f7ff f9d2 	bl	8003290 <HAL_I2C_AddrCallback>
}
 8003eec:	e007      	b.n	8003efe <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	2208      	movs	r2, #8
 8003ef4:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	2200      	movs	r2, #0
 8003efa:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 8003efe:	bf00      	nop
 8003f00:	3710      	adds	r7, #16
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003f06:	b580      	push	{r7, lr}
 8003f08:	b082      	sub	sp, #8
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2200      	movs	r2, #0
 8003f12:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003f1c:	b2db      	uxtb	r3, r3
 8003f1e:	2b21      	cmp	r3, #33	@ 0x21
 8003f20:	d115      	bne.n	8003f4e <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f22:	687b      	ldr	r3, [r7, #4]
 8003f24:	2220      	movs	r2, #32
 8003f26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	2211      	movs	r2, #17
 8003f2e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	2200      	movs	r2, #0
 8003f34:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003f36:	2101      	movs	r1, #1
 8003f38:	6878      	ldr	r0, [r7, #4]
 8003f3a:	f000 fdd3 	bl	8004ae4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	2200      	movs	r2, #0
 8003f42:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8003f46:	6878      	ldr	r0, [r7, #4]
 8003f48:	f7ff f97a 	bl	8003240 <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003f4c:	e014      	b.n	8003f78 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	2220      	movs	r2, #32
 8003f52:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	2212      	movs	r2, #18
 8003f5a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	2200      	movs	r2, #0
 8003f60:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003f62:	2102      	movs	r1, #2
 8003f64:	6878      	ldr	r0, [r7, #4]
 8003f66:	f000 fdbd 	bl	8004ae4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7ff f96e 	bl	8003254 <HAL_I2C_MasterRxCpltCallback>
}
 8003f78:	bf00      	nop
 8003f7a:	3708      	adds	r7, #8
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bd80      	pop	{r7, pc}

08003f80 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8003f80:	b580      	push	{r7, lr}
 8003f82:	b084      	sub	sp, #16
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	681b      	ldr	r3, [r3, #0]
 8003f8e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	2200      	movs	r2, #0
 8003f94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	0b9b      	lsrs	r3, r3, #14
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	681a      	ldr	r2, [r3, #0]
 8003faa:	687b      	ldr	r3, [r7, #4]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8003fb2:	601a      	str	r2, [r3, #0]
 8003fb4:	e00d      	b.n	8003fd2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8003fb6:	68fb      	ldr	r3, [r7, #12]
 8003fb8:	0bdb      	lsrs	r3, r3, #15
 8003fba:	f003 0301 	and.w	r3, r3, #1
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d007      	beq.n	8003fd2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003fd0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b29      	cmp	r3, #41	@ 0x29
 8003fdc:	d112      	bne.n	8004004 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2228      	movs	r2, #40	@ 0x28
 8003fe2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	2221      	movs	r2, #33	@ 0x21
 8003fea:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8003fec:	2101      	movs	r1, #1
 8003fee:	6878      	ldr	r0, [r7, #4]
 8003ff0:	f000 fd78 	bl	8004ae4 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	2200      	movs	r2, #0
 8003ff8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8003ffc:	6878      	ldr	r0, [r7, #4]
 8003ffe:	f7ff f933 	bl	8003268 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004002:	e017      	b.n	8004034 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800400a:	b2db      	uxtb	r3, r3
 800400c:	2b2a      	cmp	r3, #42	@ 0x2a
 800400e:	d111      	bne.n	8004034 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2228      	movs	r2, #40	@ 0x28
 8004014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	2222      	movs	r2, #34	@ 0x22
 800401c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800401e:	2102      	movs	r1, #2
 8004020:	6878      	ldr	r0, [r7, #4]
 8004022:	f000 fd5f 	bl	8004ae4 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	2200      	movs	r2, #0
 800402a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800402e:	6878      	ldr	r0, [r7, #4]
 8004030:	f7ff f924 	bl	800327c <HAL_I2C_SlaveRxCpltCallback>
}
 8004034:	bf00      	nop
 8004036:	3710      	adds	r7, #16
 8004038:	46bd      	mov	sp, r7
 800403a:	bd80      	pop	{r7, pc}

0800403c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	b086      	sub	sp, #24
 8004040:	af00      	add	r7, sp, #0
 8004042:	6078      	str	r0, [r7, #4]
 8004044:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004046:	683b      	ldr	r3, [r7, #0]
 8004048:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	2220      	movs	r2, #32
 8004050:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004058:	b2db      	uxtb	r3, r3
 800405a:	2b21      	cmp	r3, #33	@ 0x21
 800405c:	d107      	bne.n	800406e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 800405e:	2101      	movs	r1, #1
 8004060:	6878      	ldr	r0, [r7, #4]
 8004062:	f000 fd3f 	bl	8004ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004066:	687b      	ldr	r3, [r7, #4]
 8004068:	2211      	movs	r2, #17
 800406a:	631a      	str	r2, [r3, #48]	@ 0x30
 800406c:	e00c      	b.n	8004088 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b22      	cmp	r3, #34	@ 0x22
 8004078:	d106      	bne.n	8004088 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 800407a:	2102      	movs	r1, #2
 800407c:	6878      	ldr	r0, [r7, #4]
 800407e:	f000 fd31 	bl	8004ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	2212      	movs	r2, #18
 8004086:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6859      	ldr	r1, [r3, #4]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	681a      	ldr	r2, [r3, #0]
 8004092:	4b4d      	ldr	r3, [pc, #308]	@ (80041c8 <I2C_ITMasterCplt+0x18c>)
 8004094:	400b      	ands	r3, r1
 8004096:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	2200      	movs	r2, #0
 800409c:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	4a4a      	ldr	r2, [pc, #296]	@ (80041cc <I2C_ITMasterCplt+0x190>)
 80040a2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 80040a4:	697b      	ldr	r3, [r7, #20]
 80040a6:	091b      	lsrs	r3, r3, #4
 80040a8:	f003 0301 	and.w	r3, r3, #1
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d009      	beq.n	80040c4 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	2210      	movs	r2, #16
 80040b6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040bc:	f043 0204 	orr.w	r2, r3, #4
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040ca:	b2db      	uxtb	r3, r3
 80040cc:	2b60      	cmp	r3, #96	@ 0x60
 80040ce:	d10b      	bne.n	80040e8 <I2C_ITMasterCplt+0xac>
 80040d0:	697b      	ldr	r3, [r7, #20]
 80040d2:	089b      	lsrs	r3, r3, #2
 80040d4:	f003 0301 	and.w	r3, r3, #1
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d005      	beq.n	80040e8 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80040e2:	b2db      	uxtb	r3, r3
 80040e4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 80040e6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80040e8:	6878      	ldr	r0, [r7, #4]
 80040ea:	f000 fb48 	bl	800477e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040f2:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80040fa:	b2db      	uxtb	r3, r3
 80040fc:	2b60      	cmp	r3, #96	@ 0x60
 80040fe:	d002      	beq.n	8004106 <I2C_ITMasterCplt+0xca>
 8004100:	693b      	ldr	r3, [r7, #16]
 8004102:	2b00      	cmp	r3, #0
 8004104:	d006      	beq.n	8004114 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800410a:	4619      	mov	r1, r3
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f000 fa1f 	bl	8004550 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004112:	e054      	b.n	80041be <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800411a:	b2db      	uxtb	r3, r3
 800411c:	2b21      	cmp	r3, #33	@ 0x21
 800411e:	d124      	bne.n	800416a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2220      	movs	r2, #32
 8004124:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2200      	movs	r2, #0
 800412c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800412e:	687b      	ldr	r3, [r7, #4]
 8004130:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004134:	b2db      	uxtb	r3, r3
 8004136:	2b40      	cmp	r3, #64	@ 0x40
 8004138:	d10b      	bne.n	8004152 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800413a:	687b      	ldr	r3, [r7, #4]
 800413c:	2200      	movs	r2, #0
 800413e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	2200      	movs	r2, #0
 8004146:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 800414a:	6878      	ldr	r0, [r7, #4]
 800414c:	f7ff f8b8 	bl	80032c0 <HAL_I2C_MemTxCpltCallback>
}
 8004150:	e035      	b.n	80041be <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	2200      	movs	r2, #0
 8004156:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	2200      	movs	r2, #0
 800415e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004162:	6878      	ldr	r0, [r7, #4]
 8004164:	f7ff f86c 	bl	8003240 <HAL_I2C_MasterTxCpltCallback>
}
 8004168:	e029      	b.n	80041be <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004170:	b2db      	uxtb	r3, r3
 8004172:	2b22      	cmp	r3, #34	@ 0x22
 8004174:	d123      	bne.n	80041be <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	2220      	movs	r2, #32
 800417a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2200      	movs	r2, #0
 8004182:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800418a:	b2db      	uxtb	r3, r3
 800418c:	2b40      	cmp	r3, #64	@ 0x40
 800418e:	d10b      	bne.n	80041a8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	2200      	movs	r2, #0
 8004194:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004198:	687b      	ldr	r3, [r7, #4]
 800419a:	2200      	movs	r2, #0
 800419c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 80041a0:	6878      	ldr	r0, [r7, #4]
 80041a2:	f7ff f897 	bl	80032d4 <HAL_I2C_MemRxCpltCallback>
}
 80041a6:	e00a      	b.n	80041be <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	2200      	movs	r2, #0
 80041ac:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	2200      	movs	r2, #0
 80041b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 80041b8:	6878      	ldr	r0, [r7, #4]
 80041ba:	f7ff f84b 	bl	8003254 <HAL_I2C_MasterRxCpltCallback>
}
 80041be:	bf00      	nop
 80041c0:	3718      	adds	r7, #24
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	fe00e800 	.word	0xfe00e800
 80041cc:	ffff0000 	.word	0xffff0000

080041d0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b086      	sub	sp, #24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
 80041d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 80041da:	687b      	ldr	r3, [r7, #4]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80041ea:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 80041ec:	687b      	ldr	r3, [r7, #4]
 80041ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80041f2:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	681b      	ldr	r3, [r3, #0]
 80041f8:	2220      	movs	r2, #32
 80041fa:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80041fc:	7afb      	ldrb	r3, [r7, #11]
 80041fe:	2b21      	cmp	r3, #33	@ 0x21
 8004200:	d002      	beq.n	8004208 <I2C_ITSlaveCplt+0x38>
 8004202:	7afb      	ldrb	r3, [r7, #11]
 8004204:	2b29      	cmp	r3, #41	@ 0x29
 8004206:	d108      	bne.n	800421a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004208:	f248 0101 	movw	r1, #32769	@ 0x8001
 800420c:	6878      	ldr	r0, [r7, #4]
 800420e:	f000 fc69 	bl	8004ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	2221      	movs	r2, #33	@ 0x21
 8004216:	631a      	str	r2, [r3, #48]	@ 0x30
 8004218:	e019      	b.n	800424e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800421a:	7afb      	ldrb	r3, [r7, #11]
 800421c:	2b22      	cmp	r3, #34	@ 0x22
 800421e:	d002      	beq.n	8004226 <I2C_ITSlaveCplt+0x56>
 8004220:	7afb      	ldrb	r3, [r7, #11]
 8004222:	2b2a      	cmp	r3, #42	@ 0x2a
 8004224:	d108      	bne.n	8004238 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004226:	f248 0102 	movw	r1, #32770	@ 0x8002
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f000 fc5a 	bl	8004ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	2222      	movs	r2, #34	@ 0x22
 8004234:	631a      	str	r2, [r3, #48]	@ 0x30
 8004236:	e00a      	b.n	800424e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004238:	7afb      	ldrb	r3, [r7, #11]
 800423a:	2b28      	cmp	r3, #40	@ 0x28
 800423c:	d107      	bne.n	800424e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800423e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004242:	6878      	ldr	r0, [r7, #4]
 8004244:	f000 fc4e 	bl	8004ae4 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	2200      	movs	r2, #0
 800424c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	685a      	ldr	r2, [r3, #4]
 8004254:	687b      	ldr	r3, [r7, #4]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800425c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	6859      	ldr	r1, [r3, #4]
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	681a      	ldr	r2, [r3, #0]
 8004268:	4b8c      	ldr	r3, [pc, #560]	@ (800449c <I2C_ITSlaveCplt+0x2cc>)
 800426a:	400b      	ands	r3, r1
 800426c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f000 fa85 	bl	800477e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	0b9b      	lsrs	r3, r3, #14
 8004278:	f003 0301 	and.w	r3, r3, #1
 800427c:	2b00      	cmp	r3, #0
 800427e:	d013      	beq.n	80042a8 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	681a      	ldr	r2, [r3, #0]
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800428e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004294:	2b00      	cmp	r3, #0
 8004296:	d020      	beq.n	80042da <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	b29a      	uxth	r2, r3
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80042a6:	e018      	b.n	80042da <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80042a8:	693b      	ldr	r3, [r7, #16]
 80042aa:	0bdb      	lsrs	r3, r3, #15
 80042ac:	f003 0301 	and.w	r3, r3, #1
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d012      	beq.n	80042da <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	681b      	ldr	r3, [r3, #0]
 80042b8:	681a      	ldr	r2, [r3, #0]
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80042c2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	d006      	beq.n	80042da <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	685b      	ldr	r3, [r3, #4]
 80042d4:	b29a      	uxth	r2, r3
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 80042da:	697b      	ldr	r3, [r7, #20]
 80042dc:	089b      	lsrs	r3, r3, #2
 80042de:	f003 0301 	and.w	r3, r3, #1
 80042e2:	2b00      	cmp	r3, #0
 80042e4:	d020      	beq.n	8004328 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 80042e6:	697b      	ldr	r3, [r7, #20]
 80042e8:	f023 0304 	bic.w	r3, r3, #4
 80042ec:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f8:	b2d2      	uxtb	r2, r2
 80042fa:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004300:	1c5a      	adds	r2, r3, #1
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800430a:	2b00      	cmp	r3, #0
 800430c:	d00c      	beq.n	8004328 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004312:	3b01      	subs	r3, #1
 8004314:	b29a      	uxth	r2, r3
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800431e:	b29b      	uxth	r3, r3
 8004320:	3b01      	subs	r3, #1
 8004322:	b29a      	uxth	r2, r3
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800432c:	b29b      	uxth	r3, r3
 800432e:	2b00      	cmp	r3, #0
 8004330:	d005      	beq.n	800433e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004336:	f043 0204 	orr.w	r2, r3, #4
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800433e:	697b      	ldr	r3, [r7, #20]
 8004340:	091b      	lsrs	r3, r3, #4
 8004342:	f003 0301 	and.w	r3, r3, #1
 8004346:	2b00      	cmp	r3, #0
 8004348:	d04a      	beq.n	80043e0 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	091b      	lsrs	r3, r3, #4
 800434e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004352:	2b00      	cmp	r3, #0
 8004354:	d044      	beq.n	80043e0 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800435a:	b29b      	uxth	r3, r3
 800435c:	2b00      	cmp	r3, #0
 800435e:	d128      	bne.n	80043b2 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004366:	b2db      	uxtb	r3, r3
 8004368:	2b28      	cmp	r3, #40	@ 0x28
 800436a:	d108      	bne.n	800437e <I2C_ITSlaveCplt+0x1ae>
 800436c:	68fb      	ldr	r3, [r7, #12]
 800436e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004372:	d104      	bne.n	800437e <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004374:	6979      	ldr	r1, [r7, #20]
 8004376:	6878      	ldr	r0, [r7, #4]
 8004378:	f000 f894 	bl	80044a4 <I2C_ITListenCplt>
 800437c:	e030      	b.n	80043e0 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004384:	b2db      	uxtb	r3, r3
 8004386:	2b29      	cmp	r3, #41	@ 0x29
 8004388:	d10e      	bne.n	80043a8 <I2C_ITSlaveCplt+0x1d8>
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004390:	d00a      	beq.n	80043a8 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	2210      	movs	r2, #16
 8004398:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 f9ef 	bl	800477e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80043a0:	6878      	ldr	r0, [r7, #4]
 80043a2:	f7ff fded 	bl	8003f80 <I2C_ITSlaveSeqCplt>
 80043a6:	e01b      	b.n	80043e0 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	2210      	movs	r2, #16
 80043ae:	61da      	str	r2, [r3, #28]
 80043b0:	e016      	b.n	80043e0 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	2210      	movs	r2, #16
 80043b8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043be:	f043 0204 	orr.w	r2, r3, #4
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d003      	beq.n	80043d4 <I2C_ITSlaveCplt+0x204>
 80043cc:	68fb      	ldr	r3, [r7, #12]
 80043ce:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80043d2:	d105      	bne.n	80043e0 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043d8:	4619      	mov	r1, r3
 80043da:	6878      	ldr	r0, [r7, #4]
 80043dc:	f000 f8b8 	bl	8004550 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80043e8:	687b      	ldr	r3, [r7, #4]
 80043ea:	2200      	movs	r2, #0
 80043ec:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043f2:	2b00      	cmp	r3, #0
 80043f4:	d010      	beq.n	8004418 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043fa:	4619      	mov	r1, r3
 80043fc:	6878      	ldr	r0, [r7, #4]
 80043fe:	f000 f8a7 	bl	8004550 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004408:	b2db      	uxtb	r3, r3
 800440a:	2b28      	cmp	r3, #40	@ 0x28
 800440c:	d141      	bne.n	8004492 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 800440e:	6979      	ldr	r1, [r7, #20]
 8004410:	6878      	ldr	r0, [r7, #4]
 8004412:	f000 f847 	bl	80044a4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004416:	e03c      	b.n	8004492 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800441c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004420:	d014      	beq.n	800444c <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004422:	6878      	ldr	r0, [r7, #4]
 8004424:	f7ff fdac 	bl	8003f80 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	4a1d      	ldr	r2, [pc, #116]	@ (80044a0 <I2C_ITSlaveCplt+0x2d0>)
 800442c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	2220      	movs	r2, #32
 8004432:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	2200      	movs	r2, #0
 800443a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	2200      	movs	r2, #0
 8004440:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004444:	6878      	ldr	r0, [r7, #4]
 8004446:	f7fe ff31 	bl	80032ac <HAL_I2C_ListenCpltCallback>
}
 800444a:	e022      	b.n	8004492 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004452:	b2db      	uxtb	r3, r3
 8004454:	2b22      	cmp	r3, #34	@ 0x22
 8004456:	d10e      	bne.n	8004476 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004458:	687b      	ldr	r3, [r7, #4]
 800445a:	2220      	movs	r2, #32
 800445c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2200      	movs	r2, #0
 800446a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 800446e:	6878      	ldr	r0, [r7, #4]
 8004470:	f7fe ff04 	bl	800327c <HAL_I2C_SlaveRxCpltCallback>
}
 8004474:	e00d      	b.n	8004492 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2220      	movs	r2, #32
 800447a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2200      	movs	r2, #0
 8004482:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800448c:	6878      	ldr	r0, [r7, #4]
 800448e:	f7fe feeb 	bl	8003268 <HAL_I2C_SlaveTxCpltCallback>
}
 8004492:	bf00      	nop
 8004494:	3718      	adds	r7, #24
 8004496:	46bd      	mov	sp, r7
 8004498:	bd80      	pop	{r7, pc}
 800449a:	bf00      	nop
 800449c:	fe00e800 	.word	0xfe00e800
 80044a0:	ffff0000 	.word	0xffff0000

080044a4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 80044a4:	b580      	push	{r7, lr}
 80044a6:	b082      	sub	sp, #8
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
 80044ac:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	4a26      	ldr	r2, [pc, #152]	@ (800454c <I2C_ITListenCplt+0xa8>)
 80044b2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2200      	movs	r2, #0
 80044b8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	2220      	movs	r2, #32
 80044be:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	2200      	movs	r2, #0
 80044c6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	2200      	movs	r2, #0
 80044ce:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	089b      	lsrs	r3, r3, #2
 80044d4:	f003 0301 	and.w	r3, r3, #1
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d022      	beq.n	8004522 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80044e2:	687b      	ldr	r3, [r7, #4]
 80044e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044e6:	b2d2      	uxtb	r2, r2
 80044e8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044ee:	1c5a      	adds	r2, r3, #1
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d012      	beq.n	8004522 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004500:	3b01      	subs	r3, #1
 8004502:	b29a      	uxth	r2, r3
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800450c:	b29b      	uxth	r3, r3
 800450e:	3b01      	subs	r3, #1
 8004510:	b29a      	uxth	r2, r3
 8004512:	687b      	ldr	r3, [r7, #4]
 8004514:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800451a:	f043 0204 	orr.w	r2, r3, #4
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004522:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004526:	6878      	ldr	r0, [r7, #4]
 8004528:	f000 fadc 	bl	8004ae4 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	2210      	movs	r2, #16
 8004532:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	2200      	movs	r2, #0
 8004538:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 800453c:	6878      	ldr	r0, [r7, #4]
 800453e:	f7fe feb5 	bl	80032ac <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004542:	bf00      	nop
 8004544:	3708      	adds	r7, #8
 8004546:	46bd      	mov	sp, r7
 8004548:	bd80      	pop	{r7, pc}
 800454a:	bf00      	nop
 800454c:	ffff0000 	.word	0xffff0000

08004550 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004550:	b580      	push	{r7, lr}
 8004552:	b084      	sub	sp, #16
 8004554:	af00      	add	r7, sp, #0
 8004556:	6078      	str	r0, [r7, #4]
 8004558:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004560:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	2200      	movs	r2, #0
 8004566:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	4a6d      	ldr	r2, [pc, #436]	@ (8004724 <I2C_ITError+0x1d4>)
 800456e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2200      	movs	r2, #0
 8004574:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	431a      	orrs	r2, r3
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004582:	7bfb      	ldrb	r3, [r7, #15]
 8004584:	2b28      	cmp	r3, #40	@ 0x28
 8004586:	d005      	beq.n	8004594 <I2C_ITError+0x44>
 8004588:	7bfb      	ldrb	r3, [r7, #15]
 800458a:	2b29      	cmp	r3, #41	@ 0x29
 800458c:	d002      	beq.n	8004594 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 800458e:	7bfb      	ldrb	r3, [r7, #15]
 8004590:	2b2a      	cmp	r3, #42	@ 0x2a
 8004592:	d10b      	bne.n	80045ac <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004594:	2103      	movs	r1, #3
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 faa4 	bl	8004ae4 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	2228      	movs	r2, #40	@ 0x28
 80045a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	4a60      	ldr	r2, [pc, #384]	@ (8004728 <I2C_ITError+0x1d8>)
 80045a8:	635a      	str	r2, [r3, #52]	@ 0x34
 80045aa:	e030      	b.n	800460e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 80045ac:	f248 0103 	movw	r1, #32771	@ 0x8003
 80045b0:	6878      	ldr	r0, [r7, #4]
 80045b2:	f000 fa97 	bl	8004ae4 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80045b6:	6878      	ldr	r0, [r7, #4]
 80045b8:	f000 f8e1 	bl	800477e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045c2:	b2db      	uxtb	r3, r3
 80045c4:	2b60      	cmp	r3, #96	@ 0x60
 80045c6:	d01f      	beq.n	8004608 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	2220      	movs	r2, #32
 80045cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	699b      	ldr	r3, [r3, #24]
 80045d6:	f003 0320 	and.w	r3, r3, #32
 80045da:	2b20      	cmp	r3, #32
 80045dc:	d114      	bne.n	8004608 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	699b      	ldr	r3, [r3, #24]
 80045e4:	f003 0310 	and.w	r3, r3, #16
 80045e8:	2b10      	cmp	r3, #16
 80045ea:	d109      	bne.n	8004600 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	2210      	movs	r2, #16
 80045f2:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045f8:	f043 0204 	orr.w	r2, r3, #4
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004600:	687b      	ldr	r3, [r7, #4]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	2220      	movs	r2, #32
 8004606:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	2200      	movs	r2, #0
 800460c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004612:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004618:	2b00      	cmp	r3, #0
 800461a:	d039      	beq.n	8004690 <I2C_ITError+0x140>
 800461c:	68bb      	ldr	r3, [r7, #8]
 800461e:	2b11      	cmp	r3, #17
 8004620:	d002      	beq.n	8004628 <I2C_ITError+0xd8>
 8004622:	68bb      	ldr	r3, [r7, #8]
 8004624:	2b21      	cmp	r3, #33	@ 0x21
 8004626:	d133      	bne.n	8004690 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004632:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004636:	d107      	bne.n	8004648 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004646:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800464c:	4618      	mov	r0, r3
 800464e:	f7fd ff00 	bl	8002452 <HAL_DMA_GetState>
 8004652:	4603      	mov	r3, r0
 8004654:	2b01      	cmp	r3, #1
 8004656:	d017      	beq.n	8004688 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800465c:	4a33      	ldr	r2, [pc, #204]	@ (800472c <I2C_ITError+0x1dc>)
 800465e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	2200      	movs	r2, #0
 8004664:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800466c:	4618      	mov	r0, r3
 800466e:	f7fd fde2 	bl	8002236 <HAL_DMA_Abort_IT>
 8004672:	4603      	mov	r3, r0
 8004674:	2b00      	cmp	r3, #0
 8004676:	d04d      	beq.n	8004714 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800467e:	687a      	ldr	r2, [r7, #4]
 8004680:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004682:	4610      	mov	r0, r2
 8004684:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004686:	e045      	b.n	8004714 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004688:	6878      	ldr	r0, [r7, #4]
 800468a:	f000 f851 	bl	8004730 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800468e:	e041      	b.n	8004714 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004694:	2b00      	cmp	r3, #0
 8004696:	d039      	beq.n	800470c <I2C_ITError+0x1bc>
 8004698:	68bb      	ldr	r3, [r7, #8]
 800469a:	2b12      	cmp	r3, #18
 800469c:	d002      	beq.n	80046a4 <I2C_ITError+0x154>
 800469e:	68bb      	ldr	r3, [r7, #8]
 80046a0:	2b22      	cmp	r3, #34	@ 0x22
 80046a2:	d133      	bne.n	800470c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80046ae:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80046b2:	d107      	bne.n	80046c4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	681a      	ldr	r2, [r3, #0]
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80046c2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c8:	4618      	mov	r0, r3
 80046ca:	f7fd fec2 	bl	8002452 <HAL_DMA_GetState>
 80046ce:	4603      	mov	r3, r0
 80046d0:	2b01      	cmp	r3, #1
 80046d2:	d017      	beq.n	8004704 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d8:	4a14      	ldr	r2, [pc, #80]	@ (800472c <I2C_ITError+0x1dc>)
 80046da:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	2200      	movs	r2, #0
 80046e0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e8:	4618      	mov	r0, r3
 80046ea:	f7fd fda4 	bl	8002236 <HAL_DMA_Abort_IT>
 80046ee:	4603      	mov	r3, r0
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d011      	beq.n	8004718 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046f8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046fa:	687a      	ldr	r2, [r7, #4]
 80046fc:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80046fe:	4610      	mov	r0, r2
 8004700:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004702:	e009      	b.n	8004718 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004704:	6878      	ldr	r0, [r7, #4]
 8004706:	f000 f813 	bl	8004730 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800470a:	e005      	b.n	8004718 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800470c:	6878      	ldr	r0, [r7, #4]
 800470e:	f000 f80f 	bl	8004730 <I2C_TreatErrorCallback>
  }
}
 8004712:	e002      	b.n	800471a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004714:	bf00      	nop
 8004716:	e000      	b.n	800471a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004718:	bf00      	nop
}
 800471a:	bf00      	nop
 800471c:	3710      	adds	r7, #16
 800471e:	46bd      	mov	sp, r7
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	ffff0000 	.word	0xffff0000
 8004728:	08003595 	.word	0x08003595
 800472c:	0800493d 	.word	0x0800493d

08004730 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004730:	b580      	push	{r7, lr}
 8004732:	b082      	sub	sp, #8
 8004734:	af00      	add	r7, sp, #0
 8004736:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004738:	687b      	ldr	r3, [r7, #4]
 800473a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800473e:	b2db      	uxtb	r3, r3
 8004740:	2b60      	cmp	r3, #96	@ 0x60
 8004742:	d10e      	bne.n	8004762 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	2220      	movs	r2, #32
 8004748:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	2200      	movs	r2, #0
 8004750:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	2200      	movs	r2, #0
 8004756:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800475a:	6878      	ldr	r0, [r7, #4]
 800475c:	f7fe fdce 	bl	80032fc <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004760:	e009      	b.n	8004776 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	2200      	movs	r2, #0
 8004766:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	2200      	movs	r2, #0
 800476c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004770:	6878      	ldr	r0, [r7, #4]
 8004772:	f7fe fdb9 	bl	80032e8 <HAL_I2C_ErrorCallback>
}
 8004776:	bf00      	nop
 8004778:	3708      	adds	r7, #8
 800477a:	46bd      	mov	sp, r7
 800477c:	bd80      	pop	{r7, pc}

0800477e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800477e:	b480      	push	{r7}
 8004780:	b083      	sub	sp, #12
 8004782:	af00      	add	r7, sp, #0
 8004784:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	f003 0302 	and.w	r3, r3, #2
 8004790:	2b02      	cmp	r3, #2
 8004792:	d103      	bne.n	800479c <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	2200      	movs	r2, #0
 800479a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	699b      	ldr	r3, [r3, #24]
 80047a2:	f003 0301 	and.w	r3, r3, #1
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d007      	beq.n	80047ba <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	699a      	ldr	r2, [r3, #24]
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	681b      	ldr	r3, [r3, #0]
 80047b4:	f042 0201 	orr.w	r2, r2, #1
 80047b8:	619a      	str	r2, [r3, #24]
  }
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr

080047c6 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80047c6:	b580      	push	{r7, lr}
 80047c8:	b084      	sub	sp, #16
 80047ca:	af00      	add	r7, sp, #0
 80047cc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80047e2:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80047e8:	b29b      	uxth	r3, r3
 80047ea:	2b00      	cmp	r3, #0
 80047ec:	d104      	bne.n	80047f8 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80047ee:	2120      	movs	r1, #32
 80047f0:	68f8      	ldr	r0, [r7, #12]
 80047f2:	f000 f8f3 	bl	80049dc <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 80047f6:	e02d      	b.n	8004854 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 80047f8:	68fb      	ldr	r3, [r7, #12]
 80047fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80047fc:	68fa      	ldr	r2, [r7, #12]
 80047fe:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004800:	441a      	add	r2, r3
 8004802:	68fb      	ldr	r3, [r7, #12]
 8004804:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800480a:	b29b      	uxth	r3, r3
 800480c:	2bff      	cmp	r3, #255	@ 0xff
 800480e:	d903      	bls.n	8004818 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	22ff      	movs	r2, #255	@ 0xff
 8004814:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004816:	e004      	b.n	8004822 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8004818:	68fb      	ldr	r3, [r7, #12]
 800481a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800481c:	b29a      	uxth	r2, r3
 800481e:	68fb      	ldr	r3, [r7, #12]
 8004820:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800482a:	4619      	mov	r1, r3
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	3328      	adds	r3, #40	@ 0x28
 8004832:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8004838:	f7fd fc26 	bl	8002088 <HAL_DMA_Start_IT>
 800483c:	4603      	mov	r3, r0
 800483e:	2b00      	cmp	r3, #0
 8004840:	d004      	beq.n	800484c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8004842:	2110      	movs	r1, #16
 8004844:	68f8      	ldr	r0, [r7, #12]
 8004846:	f7ff fe83 	bl	8004550 <I2C_ITError>
}
 800484a:	e003      	b.n	8004854 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800484c:	2140      	movs	r1, #64	@ 0x40
 800484e:	68f8      	ldr	r0, [r7, #12]
 8004850:	f000 f8c4 	bl	80049dc <I2C_Enable_IRQ>
}
 8004854:	bf00      	nop
 8004856:	3710      	adds	r7, #16
 8004858:	46bd      	mov	sp, r7
 800485a:	bd80      	pop	{r7, pc}

0800485c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800485c:	b580      	push	{r7, lr}
 800485e:	b084      	sub	sp, #16
 8004860:	af00      	add	r7, sp, #0
 8004862:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004868:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800486a:	68fb      	ldr	r3, [r7, #12]
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	681a      	ldr	r2, [r3, #0]
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	681b      	ldr	r3, [r3, #0]
 8004874:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004878:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800487e:	b29b      	uxth	r3, r3
 8004880:	2b00      	cmp	r3, #0
 8004882:	d104      	bne.n	800488e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004884:	2120      	movs	r1, #32
 8004886:	68f8      	ldr	r0, [r7, #12]
 8004888:	f000 f8a8 	bl	80049dc <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800488c:	e03b      	b.n	8004906 <I2C_DMAMasterReceiveCplt+0xaa>
    hi2c->pBuffPtr += hi2c->XferSize;
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004892:	68fa      	ldr	r2, [r7, #12]
 8004894:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8004896:	441a      	add	r2, r3
 8004898:	68fb      	ldr	r3, [r7, #12]
 800489a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048a0:	b29b      	uxth	r3, r3
 80048a2:	2bff      	cmp	r3, #255	@ 0xff
 80048a4:	d911      	bls.n	80048ca <I2C_DMAMasterReceiveCplt+0x6e>
      if (I2C_GET_DIR(hi2c) == I2C_DIRECTION_RECEIVE)
 80048a6:	68fb      	ldr	r3, [r7, #12]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	0c1b      	lsrs	r3, r3, #16
 80048ae:	b2db      	uxtb	r3, r3
 80048b0:	f003 0301 	and.w	r3, r3, #1
 80048b4:	b2db      	uxtb	r3, r3
 80048b6:	2b01      	cmp	r3, #1
 80048b8:	d103      	bne.n	80048c2 <I2C_DMAMasterReceiveCplt+0x66>
        hi2c->XferSize = 1U;
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	2201      	movs	r2, #1
 80048be:	851a      	strh	r2, [r3, #40]	@ 0x28
 80048c0:	e008      	b.n	80048d4 <I2C_DMAMasterReceiveCplt+0x78>
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	22ff      	movs	r2, #255	@ 0xff
 80048c6:	851a      	strh	r2, [r3, #40]	@ 0x28
 80048c8:	e004      	b.n	80048d4 <I2C_DMAMasterReceiveCplt+0x78>
      hi2c->XferSize = hi2c->XferCount;
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80048ce:	b29a      	uxth	r2, r3
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	3324      	adds	r3, #36	@ 0x24
 80048de:	4619      	mov	r1, r3
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048e4:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80048e6:	68fb      	ldr	r3, [r7, #12]
 80048e8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80048ea:	f7fd fbcd 	bl	8002088 <HAL_DMA_Start_IT>
 80048ee:	4603      	mov	r3, r0
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d004      	beq.n	80048fe <I2C_DMAMasterReceiveCplt+0xa2>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80048f4:	2110      	movs	r1, #16
 80048f6:	68f8      	ldr	r0, [r7, #12]
 80048f8:	f7ff fe2a 	bl	8004550 <I2C_ITError>
}
 80048fc:	e003      	b.n	8004906 <I2C_DMAMasterReceiveCplt+0xaa>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80048fe:	2140      	movs	r1, #64	@ 0x40
 8004900:	68f8      	ldr	r0, [r7, #12]
 8004902:	f000 f86b 	bl	80049dc <I2C_Enable_IRQ>
}
 8004906:	bf00      	nop
 8004908:	3710      	adds	r7, #16
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}

0800490e <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800490e:	b580      	push	{r7, lr}
 8004910:	b084      	sub	sp, #16
 8004912:	af00      	add	r7, sp, #0
 8004914:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800491a:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 800491c:	68fb      	ldr	r3, [r7, #12]
 800491e:	681b      	ldr	r3, [r3, #0]
 8004920:	685a      	ldr	r2, [r3, #4]
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800492a:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 800492c:	2110      	movs	r1, #16
 800492e:	68f8      	ldr	r0, [r7, #12]
 8004930:	f7ff fe0e 	bl	8004550 <I2C_ITError>
}
 8004934:	bf00      	nop
 8004936:	3710      	adds	r7, #16
 8004938:	46bd      	mov	sp, r7
 800493a:	bd80      	pop	{r7, pc}

0800493c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b084      	sub	sp, #16
 8004940:	af00      	add	r7, sp, #0
 8004942:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800494e:	2b00      	cmp	r3, #0
 8004950:	d003      	beq.n	800495a <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004956:	2200      	movs	r2, #0
 8004958:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800495e:	2b00      	cmp	r3, #0
 8004960:	d003      	beq.n	800496a <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004962:	68fb      	ldr	r3, [r7, #12]
 8004964:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004966:	2200      	movs	r2, #0
 8004968:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800496a:	68f8      	ldr	r0, [r7, #12]
 800496c:	f7ff fee0 	bl	8004730 <I2C_TreatErrorCallback>
}
 8004970:	bf00      	nop
 8004972:	3710      	adds	r7, #16
 8004974:	46bd      	mov	sp, r7
 8004976:	bd80      	pop	{r7, pc}

08004978 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8004978:	b480      	push	{r7}
 800497a:	b087      	sub	sp, #28
 800497c:	af00      	add	r7, sp, #0
 800497e:	60f8      	str	r0, [r7, #12]
 8004980:	607b      	str	r3, [r7, #4]
 8004982:	460b      	mov	r3, r1
 8004984:	817b      	strh	r3, [r7, #10]
 8004986:	4613      	mov	r3, r2
 8004988:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800498a:	897b      	ldrh	r3, [r7, #10]
 800498c:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8004990:	7a7b      	ldrb	r3, [r7, #9]
 8004992:	041b      	lsls	r3, r3, #16
 8004994:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8004998:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800499e:	6a3b      	ldr	r3, [r7, #32]
 80049a0:	4313      	orrs	r3, r2
 80049a2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80049a6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	685a      	ldr	r2, [r3, #4]
 80049ae:	6a3b      	ldr	r3, [r7, #32]
 80049b0:	0d5b      	lsrs	r3, r3, #21
 80049b2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80049b6:	4b08      	ldr	r3, [pc, #32]	@ (80049d8 <I2C_TransferConfig+0x60>)
 80049b8:	430b      	orrs	r3, r1
 80049ba:	43db      	mvns	r3, r3
 80049bc:	ea02 0103 	and.w	r1, r2, r3
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	697a      	ldr	r2, [r7, #20]
 80049c6:	430a      	orrs	r2, r1
 80049c8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80049ca:	bf00      	nop
 80049cc:	371c      	adds	r7, #28
 80049ce:	46bd      	mov	sp, r7
 80049d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d4:	4770      	bx	lr
 80049d6:	bf00      	nop
 80049d8:	03ff63ff 	.word	0x03ff63ff

080049dc <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80049dc:	b480      	push	{r7}
 80049de:	b085      	sub	sp, #20
 80049e0:	af00      	add	r7, sp, #0
 80049e2:	6078      	str	r0, [r7, #4]
 80049e4:	460b      	mov	r3, r1
 80049e6:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80049e8:	2300      	movs	r3, #0
 80049ea:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049f0:	4a39      	ldr	r2, [pc, #228]	@ (8004ad8 <I2C_Enable_IRQ+0xfc>)
 80049f2:	4293      	cmp	r3, r2
 80049f4:	d032      	beq.n	8004a5c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80049fa:	4a38      	ldr	r2, [pc, #224]	@ (8004adc <I2C_Enable_IRQ+0x100>)
 80049fc:	4293      	cmp	r3, r2
 80049fe:	d02d      	beq.n	8004a5c <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 8004a04:	4a36      	ldr	r2, [pc, #216]	@ (8004ae0 <I2C_Enable_IRQ+0x104>)
 8004a06:	4293      	cmp	r3, r2
 8004a08:	d028      	beq.n	8004a5c <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a0a:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a0e:	2b00      	cmp	r3, #0
 8004a10:	da03      	bge.n	8004a1a <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a12:	68fb      	ldr	r3, [r7, #12]
 8004a14:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004a18:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a1a:	887b      	ldrh	r3, [r7, #2]
 8004a1c:	f003 0301 	and.w	r3, r3, #1
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d003      	beq.n	8004a2c <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004a2a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004a2c:	887b      	ldrh	r3, [r7, #2]
 8004a2e:	f003 0302 	and.w	r3, r3, #2
 8004a32:	2b00      	cmp	r3, #0
 8004a34:	d003      	beq.n	8004a3e <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004a3c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004a3e:	887b      	ldrh	r3, [r7, #2]
 8004a40:	2b10      	cmp	r3, #16
 8004a42:	d103      	bne.n	8004a4c <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004a4a:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a4c:	887b      	ldrh	r3, [r7, #2]
 8004a4e:	2b20      	cmp	r3, #32
 8004a50:	d133      	bne.n	8004aba <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8004a52:	68fb      	ldr	r3, [r7, #12]
 8004a54:	f043 0320 	orr.w	r3, r3, #32
 8004a58:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a5a:	e02e      	b.n	8004aba <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004a5c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004a60:	2b00      	cmp	r3, #0
 8004a62:	da03      	bge.n	8004a6c <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004a64:	68fb      	ldr	r3, [r7, #12]
 8004a66:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004a6a:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004a6c:	887b      	ldrh	r3, [r7, #2]
 8004a6e:	f003 0301 	and.w	r3, r3, #1
 8004a72:	2b00      	cmp	r3, #0
 8004a74:	d003      	beq.n	8004a7e <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8004a7c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004a7e:	887b      	ldrh	r3, [r7, #2]
 8004a80:	f003 0302 	and.w	r3, r3, #2
 8004a84:	2b00      	cmp	r3, #0
 8004a86:	d003      	beq.n	8004a90 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8004a8e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004a90:	887b      	ldrh	r3, [r7, #2]
 8004a92:	2b10      	cmp	r3, #16
 8004a94:	d103      	bne.n	8004a9e <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004a9c:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004a9e:	887b      	ldrh	r3, [r7, #2]
 8004aa0:	2b20      	cmp	r3, #32
 8004aa2:	d103      	bne.n	8004aac <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8004aaa:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004aac:	887b      	ldrh	r3, [r7, #2]
 8004aae:	2b40      	cmp	r3, #64	@ 0x40
 8004ab0:	d103      	bne.n	8004aba <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ab8:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	6819      	ldr	r1, [r3, #0]
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	68fa      	ldr	r2, [r7, #12]
 8004ac6:	430a      	orrs	r2, r1
 8004ac8:	601a      	str	r2, [r3, #0]
}
 8004aca:	bf00      	nop
 8004acc:	3714      	adds	r7, #20
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr
 8004ad6:	bf00      	nop
 8004ad8:	0800379d 	.word	0x0800379d
 8004adc:	08003c3d 	.word	0x08003c3d
 8004ae0:	080039a1 	.word	0x080039a1

08004ae4 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	6078      	str	r0, [r7, #4]
 8004aec:	460b      	mov	r3, r1
 8004aee:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8004af0:	2300      	movs	r3, #0
 8004af2:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8004af4:	887b      	ldrh	r3, [r7, #2]
 8004af6:	f003 0301 	and.w	r3, r3, #1
 8004afa:	2b00      	cmp	r3, #0
 8004afc:	d00f      	beq.n	8004b1e <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 8004b04:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b06:	687b      	ldr	r3, [r7, #4]
 8004b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b0c:	b2db      	uxtb	r3, r3
 8004b0e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b12:	2b28      	cmp	r3, #40	@ 0x28
 8004b14:	d003      	beq.n	8004b1e <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004b1c:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8004b1e:	887b      	ldrh	r3, [r7, #2]
 8004b20:	f003 0302 	and.w	r3, r3, #2
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d00f      	beq.n	8004b48 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8004b28:	68fb      	ldr	r3, [r7, #12]
 8004b2a:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8004b2e:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b36:	b2db      	uxtb	r3, r3
 8004b38:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004b3c:	2b28      	cmp	r3, #40	@ 0x28
 8004b3e:	d003      	beq.n	8004b48 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b40:	68fb      	ldr	r3, [r7, #12]
 8004b42:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8004b46:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8004b48:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	da03      	bge.n	8004b58 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 8004b56:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 8004b58:	887b      	ldrh	r3, [r7, #2]
 8004b5a:	2b10      	cmp	r3, #16
 8004b5c:	d103      	bne.n	8004b66 <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8004b64:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 8004b66:	887b      	ldrh	r3, [r7, #2]
 8004b68:	2b20      	cmp	r3, #32
 8004b6a:	d103      	bne.n	8004b74 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	f043 0320 	orr.w	r3, r3, #32
 8004b72:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8004b74:	887b      	ldrh	r3, [r7, #2]
 8004b76:	2b40      	cmp	r3, #64	@ 0x40
 8004b78:	d103      	bne.n	8004b82 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004b80:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	6819      	ldr	r1, [r3, #0]
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	43da      	mvns	r2, r3
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	400a      	ands	r2, r1
 8004b92:	601a      	str	r2, [r3, #0]
}
 8004b94:	bf00      	nop
 8004b96:	3714      	adds	r7, #20
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9e:	4770      	bx	lr

08004ba0 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8004ba0:	b480      	push	{r7}
 8004ba2:	b083      	sub	sp, #12
 8004ba4:	af00      	add	r7, sp, #0
 8004ba6:	6078      	str	r0, [r7, #4]
 8004ba8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b20      	cmp	r3, #32
 8004bb4:	d138      	bne.n	8004c28 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004bbc:	2b01      	cmp	r3, #1
 8004bbe:	d101      	bne.n	8004bc4 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8004bc0:	2302      	movs	r3, #2
 8004bc2:	e032      	b.n	8004c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	2224      	movs	r2, #36	@ 0x24
 8004bd0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004bd4:	687b      	ldr	r3, [r7, #4]
 8004bd6:	681b      	ldr	r3, [r3, #0]
 8004bd8:	681a      	ldr	r2, [r3, #0]
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	681b      	ldr	r3, [r3, #0]
 8004bde:	f022 0201 	bic.w	r2, r2, #1
 8004be2:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	681b      	ldr	r3, [r3, #0]
 8004be8:	681a      	ldr	r2, [r3, #0]
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004bf2:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	6819      	ldr	r1, [r3, #0]
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	681b      	ldr	r3, [r3, #0]
 8004bfe:	683a      	ldr	r2, [r7, #0]
 8004c00:	430a      	orrs	r2, r1
 8004c02:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	681a      	ldr	r2, [r3, #0]
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	f042 0201 	orr.w	r2, r2, #1
 8004c12:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2220      	movs	r2, #32
 8004c18:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2200      	movs	r2, #0
 8004c20:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004c24:	2300      	movs	r3, #0
 8004c26:	e000      	b.n	8004c2a <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8004c28:	2302      	movs	r3, #2
  }
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	370c      	adds	r7, #12
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c34:	4770      	bx	lr

08004c36 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8004c36:	b480      	push	{r7}
 8004c38:	b085      	sub	sp, #20
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	6078      	str	r0, [r7, #4]
 8004c3e:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b20      	cmp	r3, #32
 8004c4a:	d139      	bne.n	8004cc0 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d101      	bne.n	8004c5a <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8004c56:	2302      	movs	r3, #2
 8004c58:	e033      	b.n	8004cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	2224      	movs	r2, #36	@ 0x24
 8004c66:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	681a      	ldr	r2, [r3, #0]
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	f022 0201 	bic.w	r2, r2, #1
 8004c78:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8004c88:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	021b      	lsls	r3, r3, #8
 8004c8e:	68fa      	ldr	r2, [r7, #12]
 8004c90:	4313      	orrs	r3, r2
 8004c92:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	68fa      	ldr	r2, [r7, #12]
 8004c9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	2220      	movs	r2, #32
 8004cb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004cbc:	2300      	movs	r3, #0
 8004cbe:	e000      	b.n	8004cc2 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8004cc0:	2302      	movs	r3, #2
  }
}
 8004cc2:	4618      	mov	r0, r3
 8004cc4:	3714      	adds	r7, #20
 8004cc6:	46bd      	mov	sp, r7
 8004cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ccc:	4770      	bx	lr
	...

08004cd0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8004cd0:	b480      	push	{r7}
 8004cd2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004cd4:	4b0d      	ldr	r3, [pc, #52]	@ (8004d0c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004cdc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ce0:	d102      	bne.n	8004ce8 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8004ce2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ce6:	e00b      	b.n	8004d00 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8004ce8:	4b08      	ldr	r3, [pc, #32]	@ (8004d0c <HAL_PWREx_GetVoltageRange+0x3c>)
 8004cea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004cee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004cf2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004cf6:	d102      	bne.n	8004cfe <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8004cf8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004cfc:	e000      	b.n	8004d00 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8004cfe:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8004d00:	4618      	mov	r0, r3
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40007000 	.word	0x40007000

08004d10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8004d10:	b480      	push	{r7}
 8004d12:	b085      	sub	sp, #20
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8004d18:	687b      	ldr	r3, [r7, #4]
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d141      	bne.n	8004da2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004d1e:	4b4b      	ldr	r3, [pc, #300]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d20:	681b      	ldr	r3, [r3, #0]
 8004d22:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004d26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d2a:	d131      	bne.n	8004d90 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d2c:	4b47      	ldr	r3, [pc, #284]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d2e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d32:	4a46      	ldr	r2, [pc, #280]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d34:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d38:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004d3c:	4b43      	ldr	r3, [pc, #268]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004d44:	4a41      	ldr	r2, [pc, #260]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d46:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004d4a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004d4c:	4b40      	ldr	r3, [pc, #256]	@ (8004e50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2232      	movs	r2, #50	@ 0x32
 8004d52:	fb02 f303 	mul.w	r3, r2, r3
 8004d56:	4a3f      	ldr	r2, [pc, #252]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004d58:	fba2 2303 	umull	r2, r3, r2, r3
 8004d5c:	0c9b      	lsrs	r3, r3, #18
 8004d5e:	3301      	adds	r3, #1
 8004d60:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d62:	e002      	b.n	8004d6a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	3b01      	subs	r3, #1
 8004d68:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004d6a:	4b38      	ldr	r3, [pc, #224]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d6c:	695b      	ldr	r3, [r3, #20]
 8004d6e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d72:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d76:	d102      	bne.n	8004d7e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d1f2      	bne.n	8004d64 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004d7e:	4b33      	ldr	r3, [pc, #204]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d80:	695b      	ldr	r3, [r3, #20]
 8004d82:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004d86:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004d8a:	d158      	bne.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004d8c:	2303      	movs	r3, #3
 8004d8e:	e057      	b.n	8004e40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004d90:	4b2e      	ldr	r3, [pc, #184]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d92:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004d96:	4a2d      	ldr	r2, [pc, #180]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004d98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004d9c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004da0:	e04d      	b.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004da8:	d141      	bne.n	8004e2e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8004daa:	4b28      	ldr	r3, [pc, #160]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8004db2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004db6:	d131      	bne.n	8004e1c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004db8:	4b24      	ldr	r3, [pc, #144]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dba:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004dbe:	4a23      	ldr	r2, [pc, #140]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dc0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004dc4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8004dc8:	4b20      	ldr	r3, [pc, #128]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dca:	681b      	ldr	r3, [r3, #0]
 8004dcc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004dd0:	4a1e      	ldr	r2, [pc, #120]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004dd2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004dd6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8004dd8:	4b1d      	ldr	r3, [pc, #116]	@ (8004e50 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	2232      	movs	r2, #50	@ 0x32
 8004dde:	fb02 f303 	mul.w	r3, r2, r3
 8004de2:	4a1c      	ldr	r2, [pc, #112]	@ (8004e54 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8004de4:	fba2 2303 	umull	r2, r3, r2, r3
 8004de8:	0c9b      	lsrs	r3, r3, #18
 8004dea:	3301      	adds	r3, #1
 8004dec:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004dee:	e002      	b.n	8004df6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8004df0:	68fb      	ldr	r3, [r7, #12]
 8004df2:	3b01      	subs	r3, #1
 8004df4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8004df6:	4b15      	ldr	r3, [pc, #84]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004df8:	695b      	ldr	r3, [r3, #20]
 8004dfa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004dfe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e02:	d102      	bne.n	8004e0a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d1f2      	bne.n	8004df0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8004e0a:	4b10      	ldr	r3, [pc, #64]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e0c:	695b      	ldr	r3, [r3, #20]
 8004e0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004e12:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004e16:	d112      	bne.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8004e18:	2303      	movs	r3, #3
 8004e1a:	e011      	b.n	8004e40 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8004e1c:	4b0b      	ldr	r3, [pc, #44]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e1e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004e22:	4a0a      	ldr	r2, [pc, #40]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e24:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004e28:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8004e2c:	e007      	b.n	8004e3e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8004e2e:	4b07      	ldr	r3, [pc, #28]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8004e36:	4a05      	ldr	r2, [pc, #20]	@ (8004e4c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8004e38:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004e3c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8004e3e:	2300      	movs	r3, #0
}
 8004e40:	4618      	mov	r0, r3
 8004e42:	3714      	adds	r7, #20
 8004e44:	46bd      	mov	sp, r7
 8004e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e4a:	4770      	bx	lr
 8004e4c:	40007000 	.word	0x40007000
 8004e50:	20000028 	.word	0x20000028
 8004e54:	431bde83 	.word	0x431bde83

08004e58 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004e58:	b580      	push	{r7, lr}
 8004e5a:	b088      	sub	sp, #32
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d102      	bne.n	8004e6c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8004e66:	2301      	movs	r3, #1
 8004e68:	f000 bc08 	b.w	800567c <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004e6c:	4b96      	ldr	r3, [pc, #600]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004e6e:	689b      	ldr	r3, [r3, #8]
 8004e70:	f003 030c 	and.w	r3, r3, #12
 8004e74:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8004e76:	4b94      	ldr	r3, [pc, #592]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004e78:	68db      	ldr	r3, [r3, #12]
 8004e7a:	f003 0303 	and.w	r3, r3, #3
 8004e7e:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f003 0310 	and.w	r3, r3, #16
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	f000 80e4 	beq.w	8005056 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d007      	beq.n	8004ea4 <HAL_RCC_OscConfig+0x4c>
 8004e94:	69bb      	ldr	r3, [r7, #24]
 8004e96:	2b0c      	cmp	r3, #12
 8004e98:	f040 808b 	bne.w	8004fb2 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8004e9c:	697b      	ldr	r3, [r7, #20]
 8004e9e:	2b01      	cmp	r3, #1
 8004ea0:	f040 8087 	bne.w	8004fb2 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8004ea4:	4b88      	ldr	r3, [pc, #544]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f003 0302 	and.w	r3, r3, #2
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d005      	beq.n	8004ebc <HAL_RCC_OscConfig+0x64>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	699b      	ldr	r3, [r3, #24]
 8004eb4:	2b00      	cmp	r3, #0
 8004eb6:	d101      	bne.n	8004ebc <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8004eb8:	2301      	movs	r3, #1
 8004eba:	e3df      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	6a1a      	ldr	r2, [r3, #32]
 8004ec0:	4b81      	ldr	r3, [pc, #516]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	f003 0308 	and.w	r3, r3, #8
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d004      	beq.n	8004ed6 <HAL_RCC_OscConfig+0x7e>
 8004ecc:	4b7e      	ldr	r3, [pc, #504]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ed4:	e005      	b.n	8004ee2 <HAL_RCC_OscConfig+0x8a>
 8004ed6:	4b7c      	ldr	r3, [pc, #496]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004ed8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004edc:	091b      	lsrs	r3, r3, #4
 8004ede:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d223      	bcs.n	8004f2e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	6a1b      	ldr	r3, [r3, #32]
 8004eea:	4618      	mov	r0, r3
 8004eec:	f000 fdfe 	bl	8005aec <RCC_SetFlashLatencyFromMSIRange>
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	2b00      	cmp	r3, #0
 8004ef4:	d001      	beq.n	8004efa <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8004ef6:	2301      	movs	r3, #1
 8004ef8:	e3c0      	b.n	800567c <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004efa:	4b73      	ldr	r3, [pc, #460]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	4a72      	ldr	r2, [pc, #456]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f00:	f043 0308 	orr.w	r3, r3, #8
 8004f04:	6013      	str	r3, [r2, #0]
 8004f06:	4b70      	ldr	r3, [pc, #448]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6a1b      	ldr	r3, [r3, #32]
 8004f12:	496d      	ldr	r1, [pc, #436]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f14:	4313      	orrs	r3, r2
 8004f16:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f18:	4b6b      	ldr	r3, [pc, #428]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f1a:	685b      	ldr	r3, [r3, #4]
 8004f1c:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f20:	687b      	ldr	r3, [r7, #4]
 8004f22:	69db      	ldr	r3, [r3, #28]
 8004f24:	021b      	lsls	r3, r3, #8
 8004f26:	4968      	ldr	r1, [pc, #416]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f28:	4313      	orrs	r3, r2
 8004f2a:	604b      	str	r3, [r1, #4]
 8004f2c:	e025      	b.n	8004f7a <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004f2e:	4b66      	ldr	r3, [pc, #408]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	4a65      	ldr	r2, [pc, #404]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f34:	f043 0308 	orr.w	r3, r3, #8
 8004f38:	6013      	str	r3, [r2, #0]
 8004f3a:	4b63      	ldr	r3, [pc, #396]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	4960      	ldr	r1, [pc, #384]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f48:	4313      	orrs	r3, r2
 8004f4a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8004f4c:	4b5e      	ldr	r3, [pc, #376]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f4e:	685b      	ldr	r3, [r3, #4]
 8004f50:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	69db      	ldr	r3, [r3, #28]
 8004f58:	021b      	lsls	r3, r3, #8
 8004f5a:	495b      	ldr	r1, [pc, #364]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f5c:	4313      	orrs	r3, r2
 8004f5e:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d109      	bne.n	8004f7a <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	6a1b      	ldr	r3, [r3, #32]
 8004f6a:	4618      	mov	r0, r3
 8004f6c:	f000 fdbe 	bl	8005aec <RCC_SetFlashLatencyFromMSIRange>
 8004f70:	4603      	mov	r3, r0
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d001      	beq.n	8004f7a <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8004f76:	2301      	movs	r3, #1
 8004f78:	e380      	b.n	800567c <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8004f7a:	f000 fcc1 	bl	8005900 <HAL_RCC_GetSysClockFreq>
 8004f7e:	4602      	mov	r2, r0
 8004f80:	4b51      	ldr	r3, [pc, #324]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004f82:	689b      	ldr	r3, [r3, #8]
 8004f84:	091b      	lsrs	r3, r3, #4
 8004f86:	f003 030f 	and.w	r3, r3, #15
 8004f8a:	4950      	ldr	r1, [pc, #320]	@ (80050cc <HAL_RCC_OscConfig+0x274>)
 8004f8c:	5ccb      	ldrb	r3, [r1, r3]
 8004f8e:	f003 031f 	and.w	r3, r3, #31
 8004f92:	fa22 f303 	lsr.w	r3, r2, r3
 8004f96:	4a4e      	ldr	r2, [pc, #312]	@ (80050d0 <HAL_RCC_OscConfig+0x278>)
 8004f98:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8004f9a:	4b4e      	ldr	r3, [pc, #312]	@ (80050d4 <HAL_RCC_OscConfig+0x27c>)
 8004f9c:	681b      	ldr	r3, [r3, #0]
 8004f9e:	4618      	mov	r0, r3
 8004fa0:	f7fc fc72 	bl	8001888 <HAL_InitTick>
 8004fa4:	4603      	mov	r3, r0
 8004fa6:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8004fa8:	7bfb      	ldrb	r3, [r7, #15]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d052      	beq.n	8005054 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8004fae:	7bfb      	ldrb	r3, [r7, #15]
 8004fb0:	e364      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8004fb2:	687b      	ldr	r3, [r7, #4]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d032      	beq.n	8005020 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8004fba:	4b43      	ldr	r3, [pc, #268]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a42      	ldr	r2, [pc, #264]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004fc0:	f043 0301 	orr.w	r3, r3, #1
 8004fc4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8004fc6:	f7fc fe79 	bl	8001cbc <HAL_GetTick>
 8004fca:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fcc:	e008      	b.n	8004fe0 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8004fce:	f7fc fe75 	bl	8001cbc <HAL_GetTick>
 8004fd2:	4602      	mov	r2, r0
 8004fd4:	693b      	ldr	r3, [r7, #16]
 8004fd6:	1ad3      	subs	r3, r2, r3
 8004fd8:	2b02      	cmp	r3, #2
 8004fda:	d901      	bls.n	8004fe0 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8004fdc:	2303      	movs	r3, #3
 8004fde:	e34d      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004fe0:	4b39      	ldr	r3, [pc, #228]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	f003 0302 	and.w	r3, r3, #2
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d0f0      	beq.n	8004fce <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8004fec:	4b36      	ldr	r3, [pc, #216]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a35      	ldr	r2, [pc, #212]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004ff2:	f043 0308 	orr.w	r3, r3, #8
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	4b33      	ldr	r3, [pc, #204]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005000:	687b      	ldr	r3, [r7, #4]
 8005002:	6a1b      	ldr	r3, [r3, #32]
 8005004:	4930      	ldr	r1, [pc, #192]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8005006:	4313      	orrs	r3, r2
 8005008:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800500a:	4b2f      	ldr	r3, [pc, #188]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 800500c:	685b      	ldr	r3, [r3, #4]
 800500e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	69db      	ldr	r3, [r3, #28]
 8005016:	021b      	lsls	r3, r3, #8
 8005018:	492b      	ldr	r1, [pc, #172]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 800501a:	4313      	orrs	r3, r2
 800501c:	604b      	str	r3, [r1, #4]
 800501e:	e01a      	b.n	8005056 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005020:	4b29      	ldr	r3, [pc, #164]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	4a28      	ldr	r2, [pc, #160]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8005026:	f023 0301 	bic.w	r3, r3, #1
 800502a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800502c:	f7fc fe46 	bl	8001cbc <HAL_GetTick>
 8005030:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005032:	e008      	b.n	8005046 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005034:	f7fc fe42 	bl	8001cbc <HAL_GetTick>
 8005038:	4602      	mov	r2, r0
 800503a:	693b      	ldr	r3, [r7, #16]
 800503c:	1ad3      	subs	r3, r2, r3
 800503e:	2b02      	cmp	r3, #2
 8005040:	d901      	bls.n	8005046 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005042:	2303      	movs	r3, #3
 8005044:	e31a      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005046:	4b20      	ldr	r3, [pc, #128]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	f003 0302 	and.w	r3, r3, #2
 800504e:	2b00      	cmp	r3, #0
 8005050:	d1f0      	bne.n	8005034 <HAL_RCC_OscConfig+0x1dc>
 8005052:	e000      	b.n	8005056 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005054:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005056:	687b      	ldr	r3, [r7, #4]
 8005058:	681b      	ldr	r3, [r3, #0]
 800505a:	f003 0301 	and.w	r3, r3, #1
 800505e:	2b00      	cmp	r3, #0
 8005060:	d073      	beq.n	800514a <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005062:	69bb      	ldr	r3, [r7, #24]
 8005064:	2b08      	cmp	r3, #8
 8005066:	d005      	beq.n	8005074 <HAL_RCC_OscConfig+0x21c>
 8005068:	69bb      	ldr	r3, [r7, #24]
 800506a:	2b0c      	cmp	r3, #12
 800506c:	d10e      	bne.n	800508c <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 800506e:	697b      	ldr	r3, [r7, #20]
 8005070:	2b03      	cmp	r3, #3
 8005072:	d10b      	bne.n	800508c <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005074:	4b14      	ldr	r3, [pc, #80]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8005076:	681b      	ldr	r3, [r3, #0]
 8005078:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800507c:	2b00      	cmp	r3, #0
 800507e:	d063      	beq.n	8005148 <HAL_RCC_OscConfig+0x2f0>
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	2b00      	cmp	r3, #0
 8005086:	d15f      	bne.n	8005148 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005088:	2301      	movs	r3, #1
 800508a:	e2f7      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	685b      	ldr	r3, [r3, #4]
 8005090:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005094:	d106      	bne.n	80050a4 <HAL_RCC_OscConfig+0x24c>
 8005096:	4b0c      	ldr	r3, [pc, #48]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	4a0b      	ldr	r2, [pc, #44]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 800509c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050a0:	6013      	str	r3, [r2, #0]
 80050a2:	e025      	b.n	80050f0 <HAL_RCC_OscConfig+0x298>
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80050ac:	d114      	bne.n	80050d8 <HAL_RCC_OscConfig+0x280>
 80050ae:	4b06      	ldr	r3, [pc, #24]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 80050b0:	681b      	ldr	r3, [r3, #0]
 80050b2:	4a05      	ldr	r2, [pc, #20]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 80050b4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80050b8:	6013      	str	r3, [r2, #0]
 80050ba:	4b03      	ldr	r3, [pc, #12]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	4a02      	ldr	r2, [pc, #8]	@ (80050c8 <HAL_RCC_OscConfig+0x270>)
 80050c0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050c4:	6013      	str	r3, [r2, #0]
 80050c6:	e013      	b.n	80050f0 <HAL_RCC_OscConfig+0x298>
 80050c8:	40021000 	.word	0x40021000
 80050cc:	08015298 	.word	0x08015298
 80050d0:	20000028 	.word	0x20000028
 80050d4:	2000002c 	.word	0x2000002c
 80050d8:	4ba0      	ldr	r3, [pc, #640]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	4a9f      	ldr	r2, [pc, #636]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80050de:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80050e2:	6013      	str	r3, [r2, #0]
 80050e4:	4b9d      	ldr	r3, [pc, #628]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	4a9c      	ldr	r2, [pc, #624]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80050ea:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80050ee:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	685b      	ldr	r3, [r3, #4]
 80050f4:	2b00      	cmp	r3, #0
 80050f6:	d013      	beq.n	8005120 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050f8:	f7fc fde0 	bl	8001cbc <HAL_GetTick>
 80050fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80050fe:	e008      	b.n	8005112 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005100:	f7fc fddc 	bl	8001cbc <HAL_GetTick>
 8005104:	4602      	mov	r2, r0
 8005106:	693b      	ldr	r3, [r7, #16]
 8005108:	1ad3      	subs	r3, r2, r3
 800510a:	2b64      	cmp	r3, #100	@ 0x64
 800510c:	d901      	bls.n	8005112 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 800510e:	2303      	movs	r3, #3
 8005110:	e2b4      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005112:	4b92      	ldr	r3, [pc, #584]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800511a:	2b00      	cmp	r3, #0
 800511c:	d0f0      	beq.n	8005100 <HAL_RCC_OscConfig+0x2a8>
 800511e:	e014      	b.n	800514a <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005120:	f7fc fdcc 	bl	8001cbc <HAL_GetTick>
 8005124:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005126:	e008      	b.n	800513a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005128:	f7fc fdc8 	bl	8001cbc <HAL_GetTick>
 800512c:	4602      	mov	r2, r0
 800512e:	693b      	ldr	r3, [r7, #16]
 8005130:	1ad3      	subs	r3, r2, r3
 8005132:	2b64      	cmp	r3, #100	@ 0x64
 8005134:	d901      	bls.n	800513a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005136:	2303      	movs	r3, #3
 8005138:	e2a0      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800513a:	4b88      	ldr	r3, [pc, #544]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005142:	2b00      	cmp	r3, #0
 8005144:	d1f0      	bne.n	8005128 <HAL_RCC_OscConfig+0x2d0>
 8005146:	e000      	b.n	800514a <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005148:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f003 0302 	and.w	r3, r3, #2
 8005152:	2b00      	cmp	r3, #0
 8005154:	d060      	beq.n	8005218 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005156:	69bb      	ldr	r3, [r7, #24]
 8005158:	2b04      	cmp	r3, #4
 800515a:	d005      	beq.n	8005168 <HAL_RCC_OscConfig+0x310>
 800515c:	69bb      	ldr	r3, [r7, #24]
 800515e:	2b0c      	cmp	r3, #12
 8005160:	d119      	bne.n	8005196 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2b02      	cmp	r3, #2
 8005166:	d116      	bne.n	8005196 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005168:	4b7c      	ldr	r3, [pc, #496]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005170:	2b00      	cmp	r3, #0
 8005172:	d005      	beq.n	8005180 <HAL_RCC_OscConfig+0x328>
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	68db      	ldr	r3, [r3, #12]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d101      	bne.n	8005180 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 800517c:	2301      	movs	r3, #1
 800517e:	e27d      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005180:	4b76      	ldr	r3, [pc, #472]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005182:	685b      	ldr	r3, [r3, #4]
 8005184:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	691b      	ldr	r3, [r3, #16]
 800518c:	061b      	lsls	r3, r3, #24
 800518e:	4973      	ldr	r1, [pc, #460]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005190:	4313      	orrs	r3, r2
 8005192:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005194:	e040      	b.n	8005218 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	68db      	ldr	r3, [r3, #12]
 800519a:	2b00      	cmp	r3, #0
 800519c:	d023      	beq.n	80051e6 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800519e:	4b6f      	ldr	r3, [pc, #444]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a6e      	ldr	r2, [pc, #440]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051a4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80051a8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051aa:	f7fc fd87 	bl	8001cbc <HAL_GetTick>
 80051ae:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051b0:	e008      	b.n	80051c4 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051b2:	f7fc fd83 	bl	8001cbc <HAL_GetTick>
 80051b6:	4602      	mov	r2, r0
 80051b8:	693b      	ldr	r3, [r7, #16]
 80051ba:	1ad3      	subs	r3, r2, r3
 80051bc:	2b02      	cmp	r3, #2
 80051be:	d901      	bls.n	80051c4 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80051c0:	2303      	movs	r3, #3
 80051c2:	e25b      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80051c4:	4b65      	ldr	r3, [pc, #404]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d0f0      	beq.n	80051b2 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80051d0:	4b62      	ldr	r3, [pc, #392]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	691b      	ldr	r3, [r3, #16]
 80051dc:	061b      	lsls	r3, r3, #24
 80051de:	495f      	ldr	r1, [pc, #380]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051e0:	4313      	orrs	r3, r2
 80051e2:	604b      	str	r3, [r1, #4]
 80051e4:	e018      	b.n	8005218 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80051e6:	4b5d      	ldr	r3, [pc, #372]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051e8:	681b      	ldr	r3, [r3, #0]
 80051ea:	4a5c      	ldr	r2, [pc, #368]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80051ec:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80051f0:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80051f2:	f7fc fd63 	bl	8001cbc <HAL_GetTick>
 80051f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80051f8:	e008      	b.n	800520c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80051fa:	f7fc fd5f 	bl	8001cbc <HAL_GetTick>
 80051fe:	4602      	mov	r2, r0
 8005200:	693b      	ldr	r3, [r7, #16]
 8005202:	1ad3      	subs	r3, r2, r3
 8005204:	2b02      	cmp	r3, #2
 8005206:	d901      	bls.n	800520c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005208:	2303      	movs	r3, #3
 800520a:	e237      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800520c:	4b53      	ldr	r3, [pc, #332]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005214:	2b00      	cmp	r3, #0
 8005216:	d1f0      	bne.n	80051fa <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f003 0308 	and.w	r3, r3, #8
 8005220:	2b00      	cmp	r3, #0
 8005222:	d03c      	beq.n	800529e <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	695b      	ldr	r3, [r3, #20]
 8005228:	2b00      	cmp	r3, #0
 800522a:	d01c      	beq.n	8005266 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800522c:	4b4b      	ldr	r3, [pc, #300]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800522e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005232:	4a4a      	ldr	r2, [pc, #296]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005234:	f043 0301 	orr.w	r3, r3, #1
 8005238:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800523c:	f7fc fd3e 	bl	8001cbc <HAL_GetTick>
 8005240:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005242:	e008      	b.n	8005256 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005244:	f7fc fd3a 	bl	8001cbc <HAL_GetTick>
 8005248:	4602      	mov	r2, r0
 800524a:	693b      	ldr	r3, [r7, #16]
 800524c:	1ad3      	subs	r3, r2, r3
 800524e:	2b02      	cmp	r3, #2
 8005250:	d901      	bls.n	8005256 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005252:	2303      	movs	r3, #3
 8005254:	e212      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005256:	4b41      	ldr	r3, [pc, #260]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005258:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800525c:	f003 0302 	and.w	r3, r3, #2
 8005260:	2b00      	cmp	r3, #0
 8005262:	d0ef      	beq.n	8005244 <HAL_RCC_OscConfig+0x3ec>
 8005264:	e01b      	b.n	800529e <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005266:	4b3d      	ldr	r3, [pc, #244]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005268:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800526c:	4a3b      	ldr	r2, [pc, #236]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800526e:	f023 0301 	bic.w	r3, r3, #1
 8005272:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005276:	f7fc fd21 	bl	8001cbc <HAL_GetTick>
 800527a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 800527c:	e008      	b.n	8005290 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800527e:	f7fc fd1d 	bl	8001cbc <HAL_GetTick>
 8005282:	4602      	mov	r2, r0
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	1ad3      	subs	r3, r2, r3
 8005288:	2b02      	cmp	r3, #2
 800528a:	d901      	bls.n	8005290 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 800528c:	2303      	movs	r3, #3
 800528e:	e1f5      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005290:	4b32      	ldr	r3, [pc, #200]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005292:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005296:	f003 0302 	and.w	r3, r3, #2
 800529a:	2b00      	cmp	r3, #0
 800529c:	d1ef      	bne.n	800527e <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800529e:	687b      	ldr	r3, [r7, #4]
 80052a0:	681b      	ldr	r3, [r3, #0]
 80052a2:	f003 0304 	and.w	r3, r3, #4
 80052a6:	2b00      	cmp	r3, #0
 80052a8:	f000 80a6 	beq.w	80053f8 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80052ac:	2300      	movs	r3, #0
 80052ae:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80052b0:	4b2a      	ldr	r3, [pc, #168]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80052b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d10d      	bne.n	80052d8 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80052bc:	4b27      	ldr	r3, [pc, #156]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80052be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052c0:	4a26      	ldr	r2, [pc, #152]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80052c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80052c6:	6593      	str	r3, [r2, #88]	@ 0x58
 80052c8:	4b24      	ldr	r3, [pc, #144]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 80052ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80052cc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80052d0:	60bb      	str	r3, [r7, #8]
 80052d2:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80052d4:	2301      	movs	r3, #1
 80052d6:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052d8:	4b21      	ldr	r3, [pc, #132]	@ (8005360 <HAL_RCC_OscConfig+0x508>)
 80052da:	681b      	ldr	r3, [r3, #0]
 80052dc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d118      	bne.n	8005316 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80052e4:	4b1e      	ldr	r3, [pc, #120]	@ (8005360 <HAL_RCC_OscConfig+0x508>)
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4a1d      	ldr	r2, [pc, #116]	@ (8005360 <HAL_RCC_OscConfig+0x508>)
 80052ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80052ee:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80052f0:	f7fc fce4 	bl	8001cbc <HAL_GetTick>
 80052f4:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80052f6:	e008      	b.n	800530a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80052f8:	f7fc fce0 	bl	8001cbc <HAL_GetTick>
 80052fc:	4602      	mov	r2, r0
 80052fe:	693b      	ldr	r3, [r7, #16]
 8005300:	1ad3      	subs	r3, r2, r3
 8005302:	2b02      	cmp	r3, #2
 8005304:	d901      	bls.n	800530a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005306:	2303      	movs	r3, #3
 8005308:	e1b8      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800530a:	4b15      	ldr	r3, [pc, #84]	@ (8005360 <HAL_RCC_OscConfig+0x508>)
 800530c:	681b      	ldr	r3, [r3, #0]
 800530e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005312:	2b00      	cmp	r3, #0
 8005314:	d0f0      	beq.n	80052f8 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	689b      	ldr	r3, [r3, #8]
 800531a:	2b01      	cmp	r3, #1
 800531c:	d108      	bne.n	8005330 <HAL_RCC_OscConfig+0x4d8>
 800531e:	4b0f      	ldr	r3, [pc, #60]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005320:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005324:	4a0d      	ldr	r2, [pc, #52]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800532e:	e029      	b.n	8005384 <HAL_RCC_OscConfig+0x52c>
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	689b      	ldr	r3, [r3, #8]
 8005334:	2b05      	cmp	r3, #5
 8005336:	d115      	bne.n	8005364 <HAL_RCC_OscConfig+0x50c>
 8005338:	4b08      	ldr	r3, [pc, #32]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800533a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800533e:	4a07      	ldr	r2, [pc, #28]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005340:	f043 0304 	orr.w	r3, r3, #4
 8005344:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005348:	4b04      	ldr	r3, [pc, #16]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 800534a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800534e:	4a03      	ldr	r2, [pc, #12]	@ (800535c <HAL_RCC_OscConfig+0x504>)
 8005350:	f043 0301 	orr.w	r3, r3, #1
 8005354:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005358:	e014      	b.n	8005384 <HAL_RCC_OscConfig+0x52c>
 800535a:	bf00      	nop
 800535c:	40021000 	.word	0x40021000
 8005360:	40007000 	.word	0x40007000
 8005364:	4b9d      	ldr	r3, [pc, #628]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005366:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800536a:	4a9c      	ldr	r2, [pc, #624]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800536c:	f023 0301 	bic.w	r3, r3, #1
 8005370:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005374:	4b99      	ldr	r3, [pc, #612]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800537a:	4a98      	ldr	r2, [pc, #608]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800537c:	f023 0304 	bic.w	r3, r3, #4
 8005380:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005384:	687b      	ldr	r3, [r7, #4]
 8005386:	689b      	ldr	r3, [r3, #8]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d016      	beq.n	80053ba <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800538c:	f7fc fc96 	bl	8001cbc <HAL_GetTick>
 8005390:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005392:	e00a      	b.n	80053aa <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005394:	f7fc fc92 	bl	8001cbc <HAL_GetTick>
 8005398:	4602      	mov	r2, r0
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	1ad3      	subs	r3, r2, r3
 800539e:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d901      	bls.n	80053aa <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80053a6:	2303      	movs	r3, #3
 80053a8:	e168      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80053aa:	4b8c      	ldr	r3, [pc, #560]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80053ac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053b0:	f003 0302 	and.w	r3, r3, #2
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	d0ed      	beq.n	8005394 <HAL_RCC_OscConfig+0x53c>
 80053b8:	e015      	b.n	80053e6 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80053ba:	f7fc fc7f 	bl	8001cbc <HAL_GetTick>
 80053be:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053c0:	e00a      	b.n	80053d8 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80053c2:	f7fc fc7b 	bl	8001cbc <HAL_GetTick>
 80053c6:	4602      	mov	r2, r0
 80053c8:	693b      	ldr	r3, [r7, #16]
 80053ca:	1ad3      	subs	r3, r2, r3
 80053cc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80053d0:	4293      	cmp	r3, r2
 80053d2:	d901      	bls.n	80053d8 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80053d4:	2303      	movs	r3, #3
 80053d6:	e151      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80053d8:	4b80      	ldr	r3, [pc, #512]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80053da:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80053de:	f003 0302 	and.w	r3, r3, #2
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d1ed      	bne.n	80053c2 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80053e6:	7ffb      	ldrb	r3, [r7, #31]
 80053e8:	2b01      	cmp	r3, #1
 80053ea:	d105      	bne.n	80053f8 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80053ec:	4b7b      	ldr	r3, [pc, #492]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80053ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80053f0:	4a7a      	ldr	r2, [pc, #488]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80053f2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80053f6:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80053f8:	687b      	ldr	r3, [r7, #4]
 80053fa:	681b      	ldr	r3, [r3, #0]
 80053fc:	f003 0320 	and.w	r3, r3, #32
 8005400:	2b00      	cmp	r3, #0
 8005402:	d03c      	beq.n	800547e <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005408:	2b00      	cmp	r3, #0
 800540a:	d01c      	beq.n	8005446 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800540c:	4b73      	ldr	r3, [pc, #460]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800540e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005412:	4a72      	ldr	r2, [pc, #456]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005414:	f043 0301 	orr.w	r3, r3, #1
 8005418:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800541c:	f7fc fc4e 	bl	8001cbc <HAL_GetTick>
 8005420:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005422:	e008      	b.n	8005436 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005424:	f7fc fc4a 	bl	8001cbc <HAL_GetTick>
 8005428:	4602      	mov	r2, r0
 800542a:	693b      	ldr	r3, [r7, #16]
 800542c:	1ad3      	subs	r3, r2, r3
 800542e:	2b02      	cmp	r3, #2
 8005430:	d901      	bls.n	8005436 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005432:	2303      	movs	r3, #3
 8005434:	e122      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005436:	4b69      	ldr	r3, [pc, #420]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005438:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800543c:	f003 0302 	and.w	r3, r3, #2
 8005440:	2b00      	cmp	r3, #0
 8005442:	d0ef      	beq.n	8005424 <HAL_RCC_OscConfig+0x5cc>
 8005444:	e01b      	b.n	800547e <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005446:	4b65      	ldr	r3, [pc, #404]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005448:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800544c:	4a63      	ldr	r2, [pc, #396]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800544e:	f023 0301 	bic.w	r3, r3, #1
 8005452:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005456:	f7fc fc31 	bl	8001cbc <HAL_GetTick>
 800545a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800545c:	e008      	b.n	8005470 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800545e:	f7fc fc2d 	bl	8001cbc <HAL_GetTick>
 8005462:	4602      	mov	r2, r0
 8005464:	693b      	ldr	r3, [r7, #16]
 8005466:	1ad3      	subs	r3, r2, r3
 8005468:	2b02      	cmp	r3, #2
 800546a:	d901      	bls.n	8005470 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 800546c:	2303      	movs	r3, #3
 800546e:	e105      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005470:	4b5a      	ldr	r3, [pc, #360]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005472:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005476:	f003 0302 	and.w	r3, r3, #2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d1ef      	bne.n	800545e <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	2b00      	cmp	r3, #0
 8005484:	f000 80f9 	beq.w	800567a <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800548c:	2b02      	cmp	r3, #2
 800548e:	f040 80cf 	bne.w	8005630 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005492:	4b52      	ldr	r3, [pc, #328]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005494:	68db      	ldr	r3, [r3, #12]
 8005496:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005498:	697b      	ldr	r3, [r7, #20]
 800549a:	f003 0203 	and.w	r2, r3, #3
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054a2:	429a      	cmp	r2, r3
 80054a4:	d12c      	bne.n	8005500 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054a6:	697b      	ldr	r3, [r7, #20]
 80054a8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80054b0:	3b01      	subs	r3, #1
 80054b2:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80054b4:	429a      	cmp	r2, r3
 80054b6:	d123      	bne.n	8005500 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80054be:	687b      	ldr	r3, [r7, #4]
 80054c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80054c2:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80054c4:	429a      	cmp	r2, r3
 80054c6:	d11b      	bne.n	8005500 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054c8:	697b      	ldr	r3, [r7, #20]
 80054ca:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80054d2:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80054d4:	429a      	cmp	r2, r3
 80054d6:	d113      	bne.n	8005500 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054d8:	697b      	ldr	r3, [r7, #20]
 80054da:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80054e2:	085b      	lsrs	r3, r3, #1
 80054e4:	3b01      	subs	r3, #1
 80054e6:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80054e8:	429a      	cmp	r2, r3
 80054ea:	d109      	bne.n	8005500 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80054ec:	697b      	ldr	r3, [r7, #20]
 80054ee:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80054f6:	085b      	lsrs	r3, r3, #1
 80054f8:	3b01      	subs	r3, #1
 80054fa:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80054fc:	429a      	cmp	r2, r3
 80054fe:	d071      	beq.n	80055e4 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005500:	69bb      	ldr	r3, [r7, #24]
 8005502:	2b0c      	cmp	r3, #12
 8005504:	d068      	beq.n	80055d8 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005506:	4b35      	ldr	r3, [pc, #212]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d105      	bne.n	800551e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005512:	4b32      	ldr	r3, [pc, #200]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 800551e:	2301      	movs	r3, #1
 8005520:	e0ac      	b.n	800567c <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005522:	4b2e      	ldr	r3, [pc, #184]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	4a2d      	ldr	r2, [pc, #180]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005528:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800552c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800552e:	f7fc fbc5 	bl	8001cbc <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005536:	f7fc fbc1 	bl	8001cbc <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e099      	b.n	800567c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005548:	4b24      	ldr	r3, [pc, #144]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d1f0      	bne.n	8005536 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005554:	4b21      	ldr	r3, [pc, #132]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005556:	68da      	ldr	r2, [r3, #12]
 8005558:	4b21      	ldr	r3, [pc, #132]	@ (80055e0 <HAL_RCC_OscConfig+0x788>)
 800555a:	4013      	ands	r3, r2
 800555c:	687a      	ldr	r2, [r7, #4]
 800555e:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005560:	687a      	ldr	r2, [r7, #4]
 8005562:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005564:	3a01      	subs	r2, #1
 8005566:	0112      	lsls	r2, r2, #4
 8005568:	4311      	orrs	r1, r2
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800556e:	0212      	lsls	r2, r2, #8
 8005570:	4311      	orrs	r1, r2
 8005572:	687a      	ldr	r2, [r7, #4]
 8005574:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005576:	0852      	lsrs	r2, r2, #1
 8005578:	3a01      	subs	r2, #1
 800557a:	0552      	lsls	r2, r2, #21
 800557c:	4311      	orrs	r1, r2
 800557e:	687a      	ldr	r2, [r7, #4]
 8005580:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005582:	0852      	lsrs	r2, r2, #1
 8005584:	3a01      	subs	r2, #1
 8005586:	0652      	lsls	r2, r2, #25
 8005588:	4311      	orrs	r1, r2
 800558a:	687a      	ldr	r2, [r7, #4]
 800558c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800558e:	06d2      	lsls	r2, r2, #27
 8005590:	430a      	orrs	r2, r1
 8005592:	4912      	ldr	r1, [pc, #72]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 8005594:	4313      	orrs	r3, r2
 8005596:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005598:	4b10      	ldr	r3, [pc, #64]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	4a0f      	ldr	r2, [pc, #60]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 800559e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055a2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055a4:	4b0d      	ldr	r3, [pc, #52]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	4a0c      	ldr	r2, [pc, #48]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80055aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055ae:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80055b0:	f7fc fb84 	bl	8001cbc <HAL_GetTick>
 80055b4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055b6:	e008      	b.n	80055ca <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80055b8:	f7fc fb80 	bl	8001cbc <HAL_GetTick>
 80055bc:	4602      	mov	r2, r0
 80055be:	693b      	ldr	r3, [r7, #16]
 80055c0:	1ad3      	subs	r3, r2, r3
 80055c2:	2b02      	cmp	r3, #2
 80055c4:	d901      	bls.n	80055ca <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80055c6:	2303      	movs	r3, #3
 80055c8:	e058      	b.n	800567c <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055ca:	4b04      	ldr	r3, [pc, #16]	@ (80055dc <HAL_RCC_OscConfig+0x784>)
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d0f0      	beq.n	80055b8 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80055d6:	e050      	b.n	800567a <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e04f      	b.n	800567c <HAL_RCC_OscConfig+0x824>
 80055dc:	40021000 	.word	0x40021000
 80055e0:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80055e4:	4b27      	ldr	r3, [pc, #156]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d144      	bne.n	800567a <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80055f0:	4b24      	ldr	r3, [pc, #144]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	4a23      	ldr	r2, [pc, #140]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 80055f6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80055fa:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80055fc:	4b21      	ldr	r3, [pc, #132]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 80055fe:	68db      	ldr	r3, [r3, #12]
 8005600:	4a20      	ldr	r2, [pc, #128]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 8005602:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005606:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005608:	f7fc fb58 	bl	8001cbc <HAL_GetTick>
 800560c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800560e:	e008      	b.n	8005622 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005610:	f7fc fb54 	bl	8001cbc <HAL_GetTick>
 8005614:	4602      	mov	r2, r0
 8005616:	693b      	ldr	r3, [r7, #16]
 8005618:	1ad3      	subs	r3, r2, r3
 800561a:	2b02      	cmp	r3, #2
 800561c:	d901      	bls.n	8005622 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 800561e:	2303      	movs	r3, #3
 8005620:	e02c      	b.n	800567c <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005622:	4b18      	ldr	r3, [pc, #96]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 8005624:	681b      	ldr	r3, [r3, #0]
 8005626:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800562a:	2b00      	cmp	r3, #0
 800562c:	d0f0      	beq.n	8005610 <HAL_RCC_OscConfig+0x7b8>
 800562e:	e024      	b.n	800567a <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005630:	69bb      	ldr	r3, [r7, #24]
 8005632:	2b0c      	cmp	r3, #12
 8005634:	d01f      	beq.n	8005676 <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005636:	4b13      	ldr	r3, [pc, #76]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	4a12      	ldr	r2, [pc, #72]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 800563c:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005640:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005642:	f7fc fb3b 	bl	8001cbc <HAL_GetTick>
 8005646:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005648:	e008      	b.n	800565c <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800564a:	f7fc fb37 	bl	8001cbc <HAL_GetTick>
 800564e:	4602      	mov	r2, r0
 8005650:	693b      	ldr	r3, [r7, #16]
 8005652:	1ad3      	subs	r3, r2, r3
 8005654:	2b02      	cmp	r3, #2
 8005656:	d901      	bls.n	800565c <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 8005658:	2303      	movs	r3, #3
 800565a:	e00f      	b.n	800567c <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800565c:	4b09      	ldr	r3, [pc, #36]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 800565e:	681b      	ldr	r3, [r3, #0]
 8005660:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005664:	2b00      	cmp	r3, #0
 8005666:	d1f0      	bne.n	800564a <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005668:	4b06      	ldr	r3, [pc, #24]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 800566a:	68da      	ldr	r2, [r3, #12]
 800566c:	4905      	ldr	r1, [pc, #20]	@ (8005684 <HAL_RCC_OscConfig+0x82c>)
 800566e:	4b06      	ldr	r3, [pc, #24]	@ (8005688 <HAL_RCC_OscConfig+0x830>)
 8005670:	4013      	ands	r3, r2
 8005672:	60cb      	str	r3, [r1, #12]
 8005674:	e001      	b.n	800567a <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005676:	2301      	movs	r3, #1
 8005678:	e000      	b.n	800567c <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800567a:	2300      	movs	r3, #0
}
 800567c:	4618      	mov	r0, r3
 800567e:	3720      	adds	r7, #32
 8005680:	46bd      	mov	sp, r7
 8005682:	bd80      	pop	{r7, pc}
 8005684:	40021000 	.word	0x40021000
 8005688:	feeefffc 	.word	0xfeeefffc

0800568c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	b086      	sub	sp, #24
 8005690:	af00      	add	r7, sp, #0
 8005692:	6078      	str	r0, [r7, #4]
 8005694:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005696:	2300      	movs	r3, #0
 8005698:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	2b00      	cmp	r3, #0
 800569e:	d101      	bne.n	80056a4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80056a0:	2301      	movs	r3, #1
 80056a2:	e11d      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80056a4:	4b90      	ldr	r3, [pc, #576]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	f003 030f 	and.w	r3, r3, #15
 80056ac:	683a      	ldr	r2, [r7, #0]
 80056ae:	429a      	cmp	r2, r3
 80056b0:	d910      	bls.n	80056d4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80056b2:	4b8d      	ldr	r3, [pc, #564]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	f023 020f 	bic.w	r2, r3, #15
 80056ba:	498b      	ldr	r1, [pc, #556]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 80056bc:	683b      	ldr	r3, [r7, #0]
 80056be:	4313      	orrs	r3, r2
 80056c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80056c2:	4b89      	ldr	r3, [pc, #548]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 030f 	and.w	r3, r3, #15
 80056ca:	683a      	ldr	r2, [r7, #0]
 80056cc:	429a      	cmp	r2, r3
 80056ce:	d001      	beq.n	80056d4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80056d0:	2301      	movs	r3, #1
 80056d2:	e105      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80056d4:	687b      	ldr	r3, [r7, #4]
 80056d6:	681b      	ldr	r3, [r3, #0]
 80056d8:	f003 0302 	and.w	r3, r3, #2
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d010      	beq.n	8005702 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	689a      	ldr	r2, [r3, #8]
 80056e4:	4b81      	ldr	r3, [pc, #516]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80056ec:	429a      	cmp	r2, r3
 80056ee:	d908      	bls.n	8005702 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80056f0:	4b7e      	ldr	r3, [pc, #504]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80056f2:	689b      	ldr	r3, [r3, #8]
 80056f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80056f8:	687b      	ldr	r3, [r7, #4]
 80056fa:	689b      	ldr	r3, [r3, #8]
 80056fc:	497b      	ldr	r1, [pc, #492]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80056fe:	4313      	orrs	r3, r2
 8005700:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005702:	687b      	ldr	r3, [r7, #4]
 8005704:	681b      	ldr	r3, [r3, #0]
 8005706:	f003 0301 	and.w	r3, r3, #1
 800570a:	2b00      	cmp	r3, #0
 800570c:	d079      	beq.n	8005802 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	685b      	ldr	r3, [r3, #4]
 8005712:	2b03      	cmp	r3, #3
 8005714:	d11e      	bne.n	8005754 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005716:	4b75      	ldr	r3, [pc, #468]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800571e:	2b00      	cmp	r3, #0
 8005720:	d101      	bne.n	8005726 <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e0dc      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8005726:	f000 fa3b 	bl	8005ba0 <RCC_GetSysClockFreqFromPLLSource>
 800572a:	4603      	mov	r3, r0
 800572c:	4a70      	ldr	r2, [pc, #448]	@ (80058f0 <HAL_RCC_ClockConfig+0x264>)
 800572e:	4293      	cmp	r3, r2
 8005730:	d946      	bls.n	80057c0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8005732:	4b6e      	ldr	r3, [pc, #440]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005734:	689b      	ldr	r3, [r3, #8]
 8005736:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800573a:	2b00      	cmp	r3, #0
 800573c:	d140      	bne.n	80057c0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800573e:	4b6b      	ldr	r3, [pc, #428]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005740:	689b      	ldr	r3, [r3, #8]
 8005742:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005746:	4a69      	ldr	r2, [pc, #420]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005748:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800574c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800574e:	2380      	movs	r3, #128	@ 0x80
 8005750:	617b      	str	r3, [r7, #20]
 8005752:	e035      	b.n	80057c0 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	2b02      	cmp	r3, #2
 800575a:	d107      	bne.n	800576c <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800575c:	4b63      	ldr	r3, [pc, #396]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005764:	2b00      	cmp	r3, #0
 8005766:	d115      	bne.n	8005794 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005768:	2301      	movs	r3, #1
 800576a:	e0b9      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	685b      	ldr	r3, [r3, #4]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d107      	bne.n	8005784 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005774:	4b5d      	ldr	r3, [pc, #372]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	f003 0302 	and.w	r3, r3, #2
 800577c:	2b00      	cmp	r3, #0
 800577e:	d109      	bne.n	8005794 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005780:	2301      	movs	r3, #1
 8005782:	e0ad      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005784:	4b59      	ldr	r3, [pc, #356]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800578c:	2b00      	cmp	r3, #0
 800578e:	d101      	bne.n	8005794 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8005790:	2301      	movs	r3, #1
 8005792:	e0a5      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8005794:	f000 f8b4 	bl	8005900 <HAL_RCC_GetSysClockFreq>
 8005798:	4603      	mov	r3, r0
 800579a:	4a55      	ldr	r2, [pc, #340]	@ (80058f0 <HAL_RCC_ClockConfig+0x264>)
 800579c:	4293      	cmp	r3, r2
 800579e:	d90f      	bls.n	80057c0 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80057a0:	4b52      	ldr	r3, [pc, #328]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80057a2:	689b      	ldr	r3, [r3, #8]
 80057a4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80057a8:	2b00      	cmp	r3, #0
 80057aa:	d109      	bne.n	80057c0 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80057ac:	4b4f      	ldr	r3, [pc, #316]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80057ae:	689b      	ldr	r3, [r3, #8]
 80057b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80057b4:	4a4d      	ldr	r2, [pc, #308]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80057b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80057ba:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80057bc:	2380      	movs	r3, #128	@ 0x80
 80057be:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80057c0:	4b4a      	ldr	r3, [pc, #296]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80057c2:	689b      	ldr	r3, [r3, #8]
 80057c4:	f023 0203 	bic.w	r2, r3, #3
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	685b      	ldr	r3, [r3, #4]
 80057cc:	4947      	ldr	r1, [pc, #284]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80057ce:	4313      	orrs	r3, r2
 80057d0:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80057d2:	f7fc fa73 	bl	8001cbc <HAL_GetTick>
 80057d6:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057d8:	e00a      	b.n	80057f0 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80057da:	f7fc fa6f 	bl	8001cbc <HAL_GetTick>
 80057de:	4602      	mov	r2, r0
 80057e0:	693b      	ldr	r3, [r7, #16]
 80057e2:	1ad3      	subs	r3, r2, r3
 80057e4:	f241 3288 	movw	r2, #5000	@ 0x1388
 80057e8:	4293      	cmp	r3, r2
 80057ea:	d901      	bls.n	80057f0 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80057ec:	2303      	movs	r3, #3
 80057ee:	e077      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80057f0:	4b3e      	ldr	r3, [pc, #248]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80057f2:	689b      	ldr	r3, [r3, #8]
 80057f4:	f003 020c 	and.w	r2, r3, #12
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	009b      	lsls	r3, r3, #2
 80057fe:	429a      	cmp	r2, r3
 8005800:	d1eb      	bne.n	80057da <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8005802:	697b      	ldr	r3, [r7, #20]
 8005804:	2b80      	cmp	r3, #128	@ 0x80
 8005806:	d105      	bne.n	8005814 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005808:	4b38      	ldr	r3, [pc, #224]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 800580a:	689b      	ldr	r3, [r3, #8]
 800580c:	4a37      	ldr	r2, [pc, #220]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 800580e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005812:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	f003 0302 	and.w	r3, r3, #2
 800581c:	2b00      	cmp	r3, #0
 800581e:	d010      	beq.n	8005842 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8005820:	687b      	ldr	r3, [r7, #4]
 8005822:	689a      	ldr	r2, [r3, #8]
 8005824:	4b31      	ldr	r3, [pc, #196]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005826:	689b      	ldr	r3, [r3, #8]
 8005828:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800582c:	429a      	cmp	r2, r3
 800582e:	d208      	bcs.n	8005842 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005830:	4b2e      	ldr	r3, [pc, #184]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005832:	689b      	ldr	r3, [r3, #8]
 8005834:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005838:	687b      	ldr	r3, [r7, #4]
 800583a:	689b      	ldr	r3, [r3, #8]
 800583c:	492b      	ldr	r1, [pc, #172]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 800583e:	4313      	orrs	r3, r2
 8005840:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005842:	4b29      	ldr	r3, [pc, #164]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	f003 030f 	and.w	r3, r3, #15
 800584a:	683a      	ldr	r2, [r7, #0]
 800584c:	429a      	cmp	r2, r3
 800584e:	d210      	bcs.n	8005872 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005850:	4b25      	ldr	r3, [pc, #148]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f023 020f 	bic.w	r2, r3, #15
 8005858:	4923      	ldr	r1, [pc, #140]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	4313      	orrs	r3, r2
 800585e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005860:	4b21      	ldr	r3, [pc, #132]	@ (80058e8 <HAL_RCC_ClockConfig+0x25c>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f003 030f 	and.w	r3, r3, #15
 8005868:	683a      	ldr	r2, [r7, #0]
 800586a:	429a      	cmp	r2, r3
 800586c:	d001      	beq.n	8005872 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e036      	b.n	80058e0 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f003 0304 	and.w	r3, r3, #4
 800587a:	2b00      	cmp	r3, #0
 800587c:	d008      	beq.n	8005890 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800587e:	4b1b      	ldr	r3, [pc, #108]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 8005880:	689b      	ldr	r3, [r3, #8]
 8005882:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	68db      	ldr	r3, [r3, #12]
 800588a:	4918      	ldr	r1, [pc, #96]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 800588c:	4313      	orrs	r3, r2
 800588e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	f003 0308 	and.w	r3, r3, #8
 8005898:	2b00      	cmp	r3, #0
 800589a:	d009      	beq.n	80058b0 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800589c:	4b13      	ldr	r3, [pc, #76]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 800589e:	689b      	ldr	r3, [r3, #8]
 80058a0:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	691b      	ldr	r3, [r3, #16]
 80058a8:	00db      	lsls	r3, r3, #3
 80058aa:	4910      	ldr	r1, [pc, #64]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80058ac:	4313      	orrs	r3, r2
 80058ae:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80058b0:	f000 f826 	bl	8005900 <HAL_RCC_GetSysClockFreq>
 80058b4:	4602      	mov	r2, r0
 80058b6:	4b0d      	ldr	r3, [pc, #52]	@ (80058ec <HAL_RCC_ClockConfig+0x260>)
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	091b      	lsrs	r3, r3, #4
 80058bc:	f003 030f 	and.w	r3, r3, #15
 80058c0:	490c      	ldr	r1, [pc, #48]	@ (80058f4 <HAL_RCC_ClockConfig+0x268>)
 80058c2:	5ccb      	ldrb	r3, [r1, r3]
 80058c4:	f003 031f 	and.w	r3, r3, #31
 80058c8:	fa22 f303 	lsr.w	r3, r2, r3
 80058cc:	4a0a      	ldr	r2, [pc, #40]	@ (80058f8 <HAL_RCC_ClockConfig+0x26c>)
 80058ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80058d0:	4b0a      	ldr	r3, [pc, #40]	@ (80058fc <HAL_RCC_ClockConfig+0x270>)
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	4618      	mov	r0, r3
 80058d6:	f7fb ffd7 	bl	8001888 <HAL_InitTick>
 80058da:	4603      	mov	r3, r0
 80058dc:	73fb      	strb	r3, [r7, #15]

  return status;
 80058de:	7bfb      	ldrb	r3, [r7, #15]
}
 80058e0:	4618      	mov	r0, r3
 80058e2:	3718      	adds	r7, #24
 80058e4:	46bd      	mov	sp, r7
 80058e6:	bd80      	pop	{r7, pc}
 80058e8:	40022000 	.word	0x40022000
 80058ec:	40021000 	.word	0x40021000
 80058f0:	04c4b400 	.word	0x04c4b400
 80058f4:	08015298 	.word	0x08015298
 80058f8:	20000028 	.word	0x20000028
 80058fc:	2000002c 	.word	0x2000002c

08005900 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005900:	b480      	push	{r7}
 8005902:	b089      	sub	sp, #36	@ 0x24
 8005904:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8005906:	2300      	movs	r3, #0
 8005908:	61fb      	str	r3, [r7, #28]
 800590a:	2300      	movs	r3, #0
 800590c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800590e:	4b3e      	ldr	r3, [pc, #248]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 8005910:	689b      	ldr	r3, [r3, #8]
 8005912:	f003 030c 	and.w	r3, r3, #12
 8005916:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005918:	4b3b      	ldr	r3, [pc, #236]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 800591a:	68db      	ldr	r3, [r3, #12]
 800591c:	f003 0303 	and.w	r3, r3, #3
 8005920:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005922:	693b      	ldr	r3, [r7, #16]
 8005924:	2b00      	cmp	r3, #0
 8005926:	d005      	beq.n	8005934 <HAL_RCC_GetSysClockFreq+0x34>
 8005928:	693b      	ldr	r3, [r7, #16]
 800592a:	2b0c      	cmp	r3, #12
 800592c:	d121      	bne.n	8005972 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	2b01      	cmp	r3, #1
 8005932:	d11e      	bne.n	8005972 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005934:	4b34      	ldr	r3, [pc, #208]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 8005936:	681b      	ldr	r3, [r3, #0]
 8005938:	f003 0308 	and.w	r3, r3, #8
 800593c:	2b00      	cmp	r3, #0
 800593e:	d107      	bne.n	8005950 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005940:	4b31      	ldr	r3, [pc, #196]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 8005942:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005946:	0a1b      	lsrs	r3, r3, #8
 8005948:	f003 030f 	and.w	r3, r3, #15
 800594c:	61fb      	str	r3, [r7, #28]
 800594e:	e005      	b.n	800595c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005950:	4b2d      	ldr	r3, [pc, #180]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	091b      	lsrs	r3, r3, #4
 8005956:	f003 030f 	and.w	r3, r3, #15
 800595a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 800595c:	4a2b      	ldr	r2, [pc, #172]	@ (8005a0c <HAL_RCC_GetSysClockFreq+0x10c>)
 800595e:	69fb      	ldr	r3, [r7, #28]
 8005960:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005964:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005966:	693b      	ldr	r3, [r7, #16]
 8005968:	2b00      	cmp	r3, #0
 800596a:	d10d      	bne.n	8005988 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 800596c:	69fb      	ldr	r3, [r7, #28]
 800596e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8005970:	e00a      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8005972:	693b      	ldr	r3, [r7, #16]
 8005974:	2b04      	cmp	r3, #4
 8005976:	d102      	bne.n	800597e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8005978:	4b25      	ldr	r3, [pc, #148]	@ (8005a10 <HAL_RCC_GetSysClockFreq+0x110>)
 800597a:	61bb      	str	r3, [r7, #24]
 800597c:	e004      	b.n	8005988 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	2b08      	cmp	r3, #8
 8005982:	d101      	bne.n	8005988 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8005984:	4b23      	ldr	r3, [pc, #140]	@ (8005a14 <HAL_RCC_GetSysClockFreq+0x114>)
 8005986:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8005988:	693b      	ldr	r3, [r7, #16]
 800598a:	2b0c      	cmp	r3, #12
 800598c:	d134      	bne.n	80059f8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800598e:	4b1e      	ldr	r3, [pc, #120]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 8005990:	68db      	ldr	r3, [r3, #12]
 8005992:	f003 0303 	and.w	r3, r3, #3
 8005996:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8005998:	68bb      	ldr	r3, [r7, #8]
 800599a:	2b02      	cmp	r3, #2
 800599c:	d003      	beq.n	80059a6 <HAL_RCC_GetSysClockFreq+0xa6>
 800599e:	68bb      	ldr	r3, [r7, #8]
 80059a0:	2b03      	cmp	r3, #3
 80059a2:	d003      	beq.n	80059ac <HAL_RCC_GetSysClockFreq+0xac>
 80059a4:	e005      	b.n	80059b2 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80059a6:	4b1a      	ldr	r3, [pc, #104]	@ (8005a10 <HAL_RCC_GetSysClockFreq+0x110>)
 80059a8:	617b      	str	r3, [r7, #20]
      break;
 80059aa:	e005      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80059ac:	4b19      	ldr	r3, [pc, #100]	@ (8005a14 <HAL_RCC_GetSysClockFreq+0x114>)
 80059ae:	617b      	str	r3, [r7, #20]
      break;
 80059b0:	e002      	b.n	80059b8 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80059b2:	69fb      	ldr	r3, [r7, #28]
 80059b4:	617b      	str	r3, [r7, #20]
      break;
 80059b6:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80059b8:	4b13      	ldr	r3, [pc, #76]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 80059ba:	68db      	ldr	r3, [r3, #12]
 80059bc:	091b      	lsrs	r3, r3, #4
 80059be:	f003 030f 	and.w	r3, r3, #15
 80059c2:	3301      	adds	r3, #1
 80059c4:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80059c6:	4b10      	ldr	r3, [pc, #64]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 80059c8:	68db      	ldr	r3, [r3, #12]
 80059ca:	0a1b      	lsrs	r3, r3, #8
 80059cc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80059d0:	697a      	ldr	r2, [r7, #20]
 80059d2:	fb03 f202 	mul.w	r2, r3, r2
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	fbb2 f3f3 	udiv	r3, r2, r3
 80059dc:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80059de:	4b0a      	ldr	r3, [pc, #40]	@ (8005a08 <HAL_RCC_GetSysClockFreq+0x108>)
 80059e0:	68db      	ldr	r3, [r3, #12]
 80059e2:	0e5b      	lsrs	r3, r3, #25
 80059e4:	f003 0303 	and.w	r3, r3, #3
 80059e8:	3301      	adds	r3, #1
 80059ea:	005b      	lsls	r3, r3, #1
 80059ec:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80059ee:	697a      	ldr	r2, [r7, #20]
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80059f6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80059f8:	69bb      	ldr	r3, [r7, #24]
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3724      	adds	r7, #36	@ 0x24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	40021000 	.word	0x40021000
 8005a0c:	080152b0 	.word	0x080152b0
 8005a10:	00f42400 	.word	0x00f42400
 8005a14:	007a1200 	.word	0x007a1200

08005a18 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005a1c:	4b03      	ldr	r3, [pc, #12]	@ (8005a2c <HAL_RCC_GetHCLKFreq+0x14>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
}
 8005a20:	4618      	mov	r0, r3
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr
 8005a2a:	bf00      	nop
 8005a2c:	20000028 	.word	0x20000028

08005a30 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a30:	b580      	push	{r7, lr}
 8005a32:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8005a34:	f7ff fff0 	bl	8005a18 <HAL_RCC_GetHCLKFreq>
 8005a38:	4602      	mov	r2, r0
 8005a3a:	4b06      	ldr	r3, [pc, #24]	@ (8005a54 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a3c:	689b      	ldr	r3, [r3, #8]
 8005a3e:	0a1b      	lsrs	r3, r3, #8
 8005a40:	f003 0307 	and.w	r3, r3, #7
 8005a44:	4904      	ldr	r1, [pc, #16]	@ (8005a58 <HAL_RCC_GetPCLK1Freq+0x28>)
 8005a46:	5ccb      	ldrb	r3, [r1, r3]
 8005a48:	f003 031f 	and.w	r3, r3, #31
 8005a4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a50:	4618      	mov	r0, r3
 8005a52:	bd80      	pop	{r7, pc}
 8005a54:	40021000 	.word	0x40021000
 8005a58:	080152a8 	.word	0x080152a8

08005a5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a5c:	b580      	push	{r7, lr}
 8005a5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8005a60:	f7ff ffda 	bl	8005a18 <HAL_RCC_GetHCLKFreq>
 8005a64:	4602      	mov	r2, r0
 8005a66:	4b06      	ldr	r3, [pc, #24]	@ (8005a80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a68:	689b      	ldr	r3, [r3, #8]
 8005a6a:	0adb      	lsrs	r3, r3, #11
 8005a6c:	f003 0307 	and.w	r3, r3, #7
 8005a70:	4904      	ldr	r1, [pc, #16]	@ (8005a84 <HAL_RCC_GetPCLK2Freq+0x28>)
 8005a72:	5ccb      	ldrb	r3, [r1, r3]
 8005a74:	f003 031f 	and.w	r3, r3, #31
 8005a78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a7c:	4618      	mov	r0, r3
 8005a7e:	bd80      	pop	{r7, pc}
 8005a80:	40021000 	.word	0x40021000
 8005a84:	080152a8 	.word	0x080152a8

08005a88 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
 8005a8e:	6078      	str	r0, [r7, #4]
 8005a90:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	220f      	movs	r2, #15
 8005a96:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8005a98:	4b12      	ldr	r3, [pc, #72]	@ (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005a9a:	689b      	ldr	r3, [r3, #8]
 8005a9c:	f003 0203 	and.w	r2, r3, #3
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8005aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005aa6:	689b      	ldr	r3, [r3, #8]
 8005aa8:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8005ab0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005ab2:	689b      	ldr	r3, [r3, #8]
 8005ab4:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8005abc:	4b09      	ldr	r3, [pc, #36]	@ (8005ae4 <HAL_RCC_GetClockConfig+0x5c>)
 8005abe:	689b      	ldr	r3, [r3, #8]
 8005ac0:	08db      	lsrs	r3, r3, #3
 8005ac2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8005aca:	4b07      	ldr	r3, [pc, #28]	@ (8005ae8 <HAL_RCC_GetClockConfig+0x60>)
 8005acc:	681b      	ldr	r3, [r3, #0]
 8005ace:	f003 020f 	and.w	r2, r3, #15
 8005ad2:	683b      	ldr	r3, [r7, #0]
 8005ad4:	601a      	str	r2, [r3, #0]
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	40021000 	.word	0x40021000
 8005ae8:	40022000 	.word	0x40022000

08005aec <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b086      	sub	sp, #24
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8005af4:	2300      	movs	r3, #0
 8005af6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8005af8:	4b27      	ldr	r3, [pc, #156]	@ (8005b98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005afa:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005afc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b00:	2b00      	cmp	r3, #0
 8005b02:	d003      	beq.n	8005b0c <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8005b04:	f7ff f8e4 	bl	8004cd0 <HAL_PWREx_GetVoltageRange>
 8005b08:	6178      	str	r0, [r7, #20]
 8005b0a:	e014      	b.n	8005b36 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8005b0c:	4b22      	ldr	r3, [pc, #136]	@ (8005b98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b10:	4a21      	ldr	r2, [pc, #132]	@ (8005b98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b12:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b16:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b18:	4b1f      	ldr	r3, [pc, #124]	@ (8005b98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b1a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b1c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b20:	60fb      	str	r3, [r7, #12]
 8005b22:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8005b24:	f7ff f8d4 	bl	8004cd0 <HAL_PWREx_GetVoltageRange>
 8005b28:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8005b2a:	4b1b      	ldr	r3, [pc, #108]	@ (8005b98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b2e:	4a1a      	ldr	r2, [pc, #104]	@ (8005b98 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8005b30:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b34:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005b36:	697b      	ldr	r3, [r7, #20]
 8005b38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b3c:	d10b      	bne.n	8005b56 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	2b80      	cmp	r3, #128	@ 0x80
 8005b42:	d913      	bls.n	8005b6c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	2ba0      	cmp	r3, #160	@ 0xa0
 8005b48:	d902      	bls.n	8005b50 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8005b4a:	2302      	movs	r3, #2
 8005b4c:	613b      	str	r3, [r7, #16]
 8005b4e:	e00d      	b.n	8005b6c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b50:	2301      	movs	r3, #1
 8005b52:	613b      	str	r3, [r7, #16]
 8005b54:	e00a      	b.n	8005b6c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	2b7f      	cmp	r3, #127	@ 0x7f
 8005b5a:	d902      	bls.n	8005b62 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 8005b5c:	2302      	movs	r3, #2
 8005b5e:	613b      	str	r3, [r7, #16]
 8005b60:	e004      	b.n	8005b6c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2b70      	cmp	r3, #112	@ 0x70
 8005b66:	d101      	bne.n	8005b6c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8005b68:	2301      	movs	r3, #1
 8005b6a:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8005b6c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b6e:	681b      	ldr	r3, [r3, #0]
 8005b70:	f023 020f 	bic.w	r2, r3, #15
 8005b74:	4909      	ldr	r1, [pc, #36]	@ (8005b9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b76:	693b      	ldr	r3, [r7, #16]
 8005b78:	4313      	orrs	r3, r2
 8005b7a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8005b7c:	4b07      	ldr	r3, [pc, #28]	@ (8005b9c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	f003 030f 	and.w	r3, r3, #15
 8005b84:	693a      	ldr	r2, [r7, #16]
 8005b86:	429a      	cmp	r2, r3
 8005b88:	d001      	beq.n	8005b8e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8005b8a:	2301      	movs	r3, #1
 8005b8c:	e000      	b.n	8005b90 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8005b8e:	2300      	movs	r3, #0
}
 8005b90:	4618      	mov	r0, r3
 8005b92:	3718      	adds	r7, #24
 8005b94:	46bd      	mov	sp, r7
 8005b96:	bd80      	pop	{r7, pc}
 8005b98:	40021000 	.word	0x40021000
 8005b9c:	40022000 	.word	0x40022000

08005ba0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8005ba0:	b480      	push	{r7}
 8005ba2:	b087      	sub	sp, #28
 8005ba4:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8005ba6:	4b2d      	ldr	r3, [pc, #180]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005ba8:	68db      	ldr	r3, [r3, #12]
 8005baa:	f003 0303 	and.w	r3, r3, #3
 8005bae:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	2b03      	cmp	r3, #3
 8005bb4:	d00b      	beq.n	8005bce <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	2b03      	cmp	r3, #3
 8005bba:	d825      	bhi.n	8005c08 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	d008      	beq.n	8005bd4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d11f      	bne.n	8005c08 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8005bc8:	4b25      	ldr	r3, [pc, #148]	@ (8005c60 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8005bca:	613b      	str	r3, [r7, #16]
    break;
 8005bcc:	e01f      	b.n	8005c0e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8005bce:	4b25      	ldr	r3, [pc, #148]	@ (8005c64 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8005bd0:	613b      	str	r3, [r7, #16]
    break;
 8005bd2:	e01c      	b.n	8005c0e <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8005bd4:	4b21      	ldr	r3, [pc, #132]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	f003 0308 	and.w	r3, r3, #8
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d107      	bne.n	8005bf0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8005be0:	4b1e      	ldr	r3, [pc, #120]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005be2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005be6:	0a1b      	lsrs	r3, r3, #8
 8005be8:	f003 030f 	and.w	r3, r3, #15
 8005bec:	617b      	str	r3, [r7, #20]
 8005bee:	e005      	b.n	8005bfc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8005bf0:	4b1a      	ldr	r3, [pc, #104]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005bf2:	681b      	ldr	r3, [r3, #0]
 8005bf4:	091b      	lsrs	r3, r3, #4
 8005bf6:	f003 030f 	and.w	r3, r3, #15
 8005bfa:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8005bfc:	4a1a      	ldr	r2, [pc, #104]	@ (8005c68 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8005bfe:	697b      	ldr	r3, [r7, #20]
 8005c00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c04:	613b      	str	r3, [r7, #16]
    break;
 8005c06:	e002      	b.n	8005c0e <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8005c08:	2300      	movs	r3, #0
 8005c0a:	613b      	str	r3, [r7, #16]
    break;
 8005c0c:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8005c0e:	4b13      	ldr	r3, [pc, #76]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c10:	68db      	ldr	r3, [r3, #12]
 8005c12:	091b      	lsrs	r3, r3, #4
 8005c14:	f003 030f 	and.w	r3, r3, #15
 8005c18:	3301      	adds	r3, #1
 8005c1a:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8005c1c:	4b0f      	ldr	r3, [pc, #60]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c1e:	68db      	ldr	r3, [r3, #12]
 8005c20:	0a1b      	lsrs	r3, r3, #8
 8005c22:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005c26:	693a      	ldr	r2, [r7, #16]
 8005c28:	fb03 f202 	mul.w	r2, r3, r2
 8005c2c:	68bb      	ldr	r3, [r7, #8]
 8005c2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c32:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8005c34:	4b09      	ldr	r3, [pc, #36]	@ (8005c5c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8005c36:	68db      	ldr	r3, [r3, #12]
 8005c38:	0e5b      	lsrs	r3, r3, #25
 8005c3a:	f003 0303 	and.w	r3, r3, #3
 8005c3e:	3301      	adds	r3, #1
 8005c40:	005b      	lsls	r3, r3, #1
 8005c42:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8005c44:	693a      	ldr	r2, [r7, #16]
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c4c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8005c4e:	683b      	ldr	r3, [r7, #0]
}
 8005c50:	4618      	mov	r0, r3
 8005c52:	371c      	adds	r7, #28
 8005c54:	46bd      	mov	sp, r7
 8005c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c5a:	4770      	bx	lr
 8005c5c:	40021000 	.word	0x40021000
 8005c60:	00f42400 	.word	0x00f42400
 8005c64:	007a1200 	.word	0x007a1200
 8005c68:	080152b0 	.word	0x080152b0

08005c6c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005c6c:	b580      	push	{r7, lr}
 8005c6e:	b086      	sub	sp, #24
 8005c70:	af00      	add	r7, sp, #0
 8005c72:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8005c74:	2300      	movs	r3, #0
 8005c76:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8005c78:	2300      	movs	r3, #0
 8005c7a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d040      	beq.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8005c88:	687b      	ldr	r3, [r7, #4]
 8005c8a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005c8c:	2b80      	cmp	r3, #128	@ 0x80
 8005c8e:	d02a      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005c90:	2b80      	cmp	r3, #128	@ 0x80
 8005c92:	d825      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005c94:	2b60      	cmp	r3, #96	@ 0x60
 8005c96:	d026      	beq.n	8005ce6 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8005c98:	2b60      	cmp	r3, #96	@ 0x60
 8005c9a:	d821      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005c9c:	2b40      	cmp	r3, #64	@ 0x40
 8005c9e:	d006      	beq.n	8005cae <HAL_RCCEx_PeriphCLKConfig+0x42>
 8005ca0:	2b40      	cmp	r3, #64	@ 0x40
 8005ca2:	d81d      	bhi.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8005ca4:	2b00      	cmp	r3, #0
 8005ca6:	d009      	beq.n	8005cbc <HAL_RCCEx_PeriphCLKConfig+0x50>
 8005ca8:	2b20      	cmp	r3, #32
 8005caa:	d010      	beq.n	8005cce <HAL_RCCEx_PeriphCLKConfig+0x62>
 8005cac:	e018      	b.n	8005ce0 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005cae:	4b89      	ldr	r3, [pc, #548]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	4a88      	ldr	r2, [pc, #544]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cb4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005cb8:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005cba:	e015      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	3304      	adds	r3, #4
 8005cc0:	2100      	movs	r1, #0
 8005cc2:	4618      	mov	r0, r3
 8005cc4:	f000 fb02 	bl	80062cc <RCCEx_PLLSAI1_Config>
 8005cc8:	4603      	mov	r3, r0
 8005cca:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005ccc:	e00c      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005cce:	687b      	ldr	r3, [r7, #4]
 8005cd0:	3320      	adds	r3, #32
 8005cd2:	2100      	movs	r1, #0
 8005cd4:	4618      	mov	r0, r3
 8005cd6:	f000 fbed 	bl	80064b4 <RCCEx_PLLSAI2_Config>
 8005cda:	4603      	mov	r3, r0
 8005cdc:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8005cde:	e003      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005ce0:	2301      	movs	r3, #1
 8005ce2:	74fb      	strb	r3, [r7, #19]
      break;
 8005ce4:	e000      	b.n	8005ce8 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8005ce6:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005ce8:	7cfb      	ldrb	r3, [r7, #19]
 8005cea:	2b00      	cmp	r3, #0
 8005cec:	d10b      	bne.n	8005d06 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8005cee:	4b79      	ldr	r3, [pc, #484]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cf0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005cf4:	f023 02e0 	bic.w	r2, r3, #224	@ 0xe0
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005cfc:	4975      	ldr	r1, [pc, #468]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005cfe:	4313      	orrs	r3, r2
 8005d00:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005d04:	e001      	b.n	8005d0a <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005d06:	7cfb      	ldrb	r3, [r7, #19]
 8005d08:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005d12:	2b00      	cmp	r3, #0
 8005d14:	d047      	beq.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d1e:	d030      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005d20:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d24:	d82a      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d26:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d2a:	d02a      	beq.n	8005d82 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8005d2c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005d30:	d824      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d32:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d36:	d008      	beq.n	8005d4a <HAL_RCCEx_PeriphCLKConfig+0xde>
 8005d38:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005d3c:	d81e      	bhi.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8005d3e:	2b00      	cmp	r3, #0
 8005d40:	d00a      	beq.n	8005d58 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8005d42:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005d46:	d010      	beq.n	8005d6a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8005d48:	e018      	b.n	8005d7c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8005d4a:	4b62      	ldr	r3, [pc, #392]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d4c:	68db      	ldr	r3, [r3, #12]
 8005d4e:	4a61      	ldr	r2, [pc, #388]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d50:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005d54:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d56:	e015      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	3304      	adds	r3, #4
 8005d5c:	2100      	movs	r1, #0
 8005d5e:	4618      	mov	r0, r3
 8005d60:	f000 fab4 	bl	80062cc <RCCEx_PLLSAI1_Config>
 8005d64:	4603      	mov	r3, r0
 8005d66:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d68:	e00c      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8005d6a:	687b      	ldr	r3, [r7, #4]
 8005d6c:	3320      	adds	r3, #32
 8005d6e:	2100      	movs	r1, #0
 8005d70:	4618      	mov	r0, r3
 8005d72:	f000 fb9f 	bl	80064b4 <RCCEx_PLLSAI2_Config>
 8005d76:	4603      	mov	r3, r0
 8005d78:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8005d7a:	e003      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8005d7c:	2301      	movs	r3, #1
 8005d7e:	74fb      	strb	r3, [r7, #19]
      break;
 8005d80:	e000      	b.n	8005d84 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8005d82:	bf00      	nop
    }

    if(ret == HAL_OK)
 8005d84:	7cfb      	ldrb	r3, [r7, #19]
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d10b      	bne.n	8005da2 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8005d8a:	4b52      	ldr	r3, [pc, #328]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d8c:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8005d90:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005d94:	687b      	ldr	r3, [r7, #4]
 8005d96:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005d98:	494e      	ldr	r1, [pc, #312]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005d9a:	4313      	orrs	r3, r2
 8005d9c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
 8005da0:	e001      	b.n	8005da6 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005da2:	7cfb      	ldrb	r3, [r7, #19]
 8005da4:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005dae:	2b00      	cmp	r3, #0
 8005db0:	f000 809f 	beq.w	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005db4:	2300      	movs	r3, #0
 8005db6:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005db8:	4b46      	ldr	r3, [pc, #280]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dbc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d101      	bne.n	8005dc8 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8005dc4:	2301      	movs	r3, #1
 8005dc6:	e000      	b.n	8005dca <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8005dc8:	2300      	movs	r3, #0
 8005dca:	2b00      	cmp	r3, #0
 8005dcc:	d00d      	beq.n	8005dea <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005dce:	4b41      	ldr	r3, [pc, #260]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dd0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dd2:	4a40      	ldr	r2, [pc, #256]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005dd4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005dd8:	6593      	str	r3, [r2, #88]	@ 0x58
 8005dda:	4b3e      	ldr	r3, [pc, #248]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ddc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005dde:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005de2:	60bb      	str	r3, [r7, #8]
 8005de4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005de6:	2301      	movs	r3, #1
 8005de8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005dea:	4b3b      	ldr	r3, [pc, #236]	@ (8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005dec:	681b      	ldr	r3, [r3, #0]
 8005dee:	4a3a      	ldr	r2, [pc, #232]	@ (8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005df0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005df4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8005df6:	f7fb ff61 	bl	8001cbc <HAL_GetTick>
 8005dfa:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005dfc:	e009      	b.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005dfe:	f7fb ff5d 	bl	8001cbc <HAL_GetTick>
 8005e02:	4602      	mov	r2, r0
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	1ad3      	subs	r3, r2, r3
 8005e08:	2b02      	cmp	r3, #2
 8005e0a:	d902      	bls.n	8005e12 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8005e0c:	2303      	movs	r3, #3
 8005e0e:	74fb      	strb	r3, [r7, #19]
        break;
 8005e10:	e005      	b.n	8005e1e <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8005e12:	4b31      	ldr	r3, [pc, #196]	@ (8005ed8 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d0ef      	beq.n	8005dfe <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8005e1e:	7cfb      	ldrb	r3, [r7, #19]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d15b      	bne.n	8005edc <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8005e24:	4b2b      	ldr	r3, [pc, #172]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e26:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e2e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8005e30:	697b      	ldr	r3, [r7, #20]
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d01f      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8005e36:	687b      	ldr	r3, [r7, #4]
 8005e38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e3c:	697a      	ldr	r2, [r7, #20]
 8005e3e:	429a      	cmp	r2, r3
 8005e40:	d019      	beq.n	8005e76 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8005e42:	4b24      	ldr	r3, [pc, #144]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e44:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e48:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005e4c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8005e4e:	4b21      	ldr	r3, [pc, #132]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e54:	4a1f      	ldr	r2, [pc, #124]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005e5a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8005e5e:	4b1d      	ldr	r3, [pc, #116]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005e64:	4a1b      	ldr	r2, [pc, #108]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005e6a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8005e6e:	4a19      	ldr	r2, [pc, #100]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005e70:	697b      	ldr	r3, [r7, #20]
 8005e72:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8005e76:	697b      	ldr	r3, [r7, #20]
 8005e78:	f003 0301 	and.w	r3, r3, #1
 8005e7c:	2b00      	cmp	r3, #0
 8005e7e:	d016      	beq.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005e80:	f7fb ff1c 	bl	8001cbc <HAL_GetTick>
 8005e84:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e86:	e00b      	b.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e88:	f7fb ff18 	bl	8001cbc <HAL_GetTick>
 8005e8c:	4602      	mov	r2, r0
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	1ad3      	subs	r3, r2, r3
 8005e92:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005e96:	4293      	cmp	r3, r2
 8005e98:	d902      	bls.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8005e9a:	2303      	movs	r3, #3
 8005e9c:	74fb      	strb	r3, [r7, #19]
            break;
 8005e9e:	e006      	b.n	8005eae <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ea0:	4b0c      	ldr	r3, [pc, #48]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ea2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ea6:	f003 0302 	and.w	r3, r3, #2
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d0ec      	beq.n	8005e88 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8005eae:	7cfb      	ldrb	r3, [r7, #19]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d10c      	bne.n	8005ece <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005eb4:	4b07      	ldr	r3, [pc, #28]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005eb6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005eba:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ec4:	4903      	ldr	r1, [pc, #12]	@ (8005ed4 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8005ec6:	4313      	orrs	r3, r2
 8005ec8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8005ecc:	e008      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8005ece:	7cfb      	ldrb	r3, [r7, #19]
 8005ed0:	74bb      	strb	r3, [r7, #18]
 8005ed2:	e005      	b.n	8005ee0 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8005ed4:	40021000 	.word	0x40021000
 8005ed8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8005edc:	7cfb      	ldrb	r3, [r7, #19]
 8005ede:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005ee0:	7c7b      	ldrb	r3, [r7, #17]
 8005ee2:	2b01      	cmp	r3, #1
 8005ee4:	d105      	bne.n	8005ef2 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005ee6:	4ba0      	ldr	r3, [pc, #640]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ee8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005eea:	4a9f      	ldr	r2, [pc, #636]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005eec:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005ef0:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8005ef2:	687b      	ldr	r3, [r7, #4]
 8005ef4:	681b      	ldr	r3, [r3, #0]
 8005ef6:	f003 0301 	and.w	r3, r3, #1
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d00a      	beq.n	8005f14 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8005efe:	4b9a      	ldr	r3, [pc, #616]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f04:	f023 0203 	bic.w	r2, r3, #3
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005f0c:	4996      	ldr	r1, [pc, #600]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	f003 0302 	and.w	r3, r3, #2
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d00a      	beq.n	8005f36 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8005f20:	4b91      	ldr	r3, [pc, #580]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f22:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f26:	f023 020c 	bic.w	r2, r3, #12
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005f2e:	498e      	ldr	r1, [pc, #568]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f30:	4313      	orrs	r3, r2
 8005f32:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	f003 0304 	and.w	r3, r3, #4
 8005f3e:	2b00      	cmp	r3, #0
 8005f40:	d00a      	beq.n	8005f58 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8005f42:	4b89      	ldr	r3, [pc, #548]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f44:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f48:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005f50:	4985      	ldr	r1, [pc, #532]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f52:	4313      	orrs	r3, r2
 8005f54:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f003 0308 	and.w	r3, r3, #8
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d00a      	beq.n	8005f7a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8005f64:	4b80      	ldr	r3, [pc, #512]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f66:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f6a:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005f72:	497d      	ldr	r1, [pc, #500]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f74:	4313      	orrs	r3, r2
 8005f76:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f003 0310 	and.w	r3, r3, #16
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d00a      	beq.n	8005f9c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8005f86:	4b78      	ldr	r3, [pc, #480]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f88:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005f8c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005f94:	4974      	ldr	r1, [pc, #464]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005f96:	4313      	orrs	r3, r2
 8005f98:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	681b      	ldr	r3, [r3, #0]
 8005fa0:	f003 0320 	and.w	r3, r3, #32
 8005fa4:	2b00      	cmp	r3, #0
 8005fa6:	d00a      	beq.n	8005fbe <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8005fa8:	4b6f      	ldr	r3, [pc, #444]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005faa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fae:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005fb6:	496c      	ldr	r1, [pc, #432]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fb8:	4313      	orrs	r3, r2
 8005fba:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	681b      	ldr	r3, [r3, #0]
 8005fc2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00a      	beq.n	8005fe0 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8005fca:	4b67      	ldr	r3, [pc, #412]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fcc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005fd0:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005fd8:	4963      	ldr	r1, [pc, #396]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fda:	4313      	orrs	r3, r2
 8005fdc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	681b      	ldr	r3, [r3, #0]
 8005fe4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d00a      	beq.n	8006002 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8005fec:	4b5e      	ldr	r3, [pc, #376]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005fee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8005ff2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005ffa:	495b      	ldr	r1, [pc, #364]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8005ffc:	4313      	orrs	r3, r2
 8005ffe:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800600a:	2b00      	cmp	r3, #0
 800600c:	d00a      	beq.n	8006024 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800600e:	4b56      	ldr	r3, [pc, #344]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006010:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006014:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800601c:	4952      	ldr	r1, [pc, #328]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800601e:	4313      	orrs	r3, r2
 8006020:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800602c:	2b00      	cmp	r3, #0
 800602e:	d00a      	beq.n	8006046 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006030:	4b4d      	ldr	r3, [pc, #308]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006032:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006036:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800603e:	494a      	ldr	r1, [pc, #296]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006040:	4313      	orrs	r3, r2
 8006042:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800604e:	2b00      	cmp	r3, #0
 8006050:	d00a      	beq.n	8006068 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006052:	4b45      	ldr	r3, [pc, #276]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006058:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006060:	4941      	ldr	r1, [pc, #260]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006062:	4313      	orrs	r3, r2
 8006064:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006070:	2b00      	cmp	r3, #0
 8006072:	d00a      	beq.n	800608a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006074:	4b3c      	ldr	r3, [pc, #240]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006076:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800607a:	f023 0203 	bic.w	r2, r3, #3
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006082:	4939      	ldr	r1, [pc, #228]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006084:	4313      	orrs	r3, r2
 8006086:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006092:	2b00      	cmp	r3, #0
 8006094:	d028      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006096:	4b34      	ldr	r3, [pc, #208]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006098:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800609c:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060a4:	4930      	ldr	r1, [pc, #192]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060a6:	4313      	orrs	r3, r2
 80060a8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80060ac:	687b      	ldr	r3, [r7, #4]
 80060ae:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80060b4:	d106      	bne.n	80060c4 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80060b6:	4b2c      	ldr	r3, [pc, #176]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060b8:	68db      	ldr	r3, [r3, #12]
 80060ba:	4a2b      	ldr	r2, [pc, #172]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 80060bc:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80060c0:	60d3      	str	r3, [r2, #12]
 80060c2:	e011      	b.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80060c8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80060cc:	d10c      	bne.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80060ce:	687b      	ldr	r3, [r7, #4]
 80060d0:	3304      	adds	r3, #4
 80060d2:	2101      	movs	r1, #1
 80060d4:	4618      	mov	r0, r3
 80060d6:	f000 f8f9 	bl	80062cc <RCCEx_PLLSAI1_Config>
 80060da:	4603      	mov	r3, r0
 80060dc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80060de:	7cfb      	ldrb	r3, [r7, #19]
 80060e0:	2b00      	cmp	r3, #0
 80060e2:	d001      	beq.n	80060e8 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 80060e4:	7cfb      	ldrb	r3, [r7, #19]
 80060e6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80060e8:	687b      	ldr	r3, [r7, #4]
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80060f0:	2b00      	cmp	r3, #0
 80060f2:	d04d      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80060f8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060fc:	d108      	bne.n	8006110 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 80060fe:	4b1a      	ldr	r3, [pc, #104]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006100:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006104:	4a18      	ldr	r2, [pc, #96]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006106:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800610a:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 800610e:	e012      	b.n	8006136 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8006110:	4b15      	ldr	r3, [pc, #84]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006112:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006116:	4a14      	ldr	r2, [pc, #80]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006118:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800611c:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 8006120:	4b11      	ldr	r3, [pc, #68]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006122:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006126:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800612e:	490e      	ldr	r1, [pc, #56]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006130:	4313      	orrs	r3, r2
 8006132:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800613a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800613e:	d106      	bne.n	800614e <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006140:	4b09      	ldr	r3, [pc, #36]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	4a08      	ldr	r2, [pc, #32]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8006146:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800614a:	60d3      	str	r3, [r2, #12]
 800614c:	e020      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006152:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006156:	d109      	bne.n	800616c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006158:	4b03      	ldr	r3, [pc, #12]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800615a:	68db      	ldr	r3, [r3, #12]
 800615c:	4a02      	ldr	r2, [pc, #8]	@ (8006168 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 800615e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006162:	60d3      	str	r3, [r2, #12]
 8006164:	e014      	b.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8006166:	bf00      	nop
 8006168:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006170:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006174:	d10c      	bne.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	3304      	adds	r3, #4
 800617a:	2101      	movs	r1, #1
 800617c:	4618      	mov	r0, r3
 800617e:	f000 f8a5 	bl	80062cc <RCCEx_PLLSAI1_Config>
 8006182:	4603      	mov	r3, r0
 8006184:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006186:	7cfb      	ldrb	r3, [r7, #19]
 8006188:	2b00      	cmp	r3, #0
 800618a:	d001      	beq.n	8006190 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800618c:	7cfb      	ldrb	r3, [r7, #19]
 800618e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006198:	2b00      	cmp	r3, #0
 800619a:	d028      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800619c:	4b4a      	ldr	r3, [pc, #296]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800619e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80061a2:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061aa:	4947      	ldr	r1, [pc, #284]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061ac:	4313      	orrs	r3, r2
 80061ae:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061b6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80061ba:	d106      	bne.n	80061ca <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80061bc:	4b42      	ldr	r3, [pc, #264]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061be:	68db      	ldr	r3, [r3, #12]
 80061c0:	4a41      	ldr	r2, [pc, #260]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061c2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80061c6:	60d3      	str	r3, [r2, #12]
 80061c8:	e011      	b.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80061ce:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80061d2:	d10c      	bne.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80061d4:	687b      	ldr	r3, [r7, #4]
 80061d6:	3304      	adds	r3, #4
 80061d8:	2101      	movs	r1, #1
 80061da:	4618      	mov	r0, r3
 80061dc:	f000 f876 	bl	80062cc <RCCEx_PLLSAI1_Config>
 80061e0:	4603      	mov	r3, r0
 80061e2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80061e4:	7cfb      	ldrb	r3, [r7, #19]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d001      	beq.n	80061ee <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 80061ea:	7cfb      	ldrb	r3, [r7, #19]
 80061ec:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	681b      	ldr	r3, [r3, #0]
 80061f2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d01e      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80061fa:	4b33      	ldr	r3, [pc, #204]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80061fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006200:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006204:	687b      	ldr	r3, [r7, #4]
 8006206:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800620a:	492f      	ldr	r1, [pc, #188]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800620c:	4313      	orrs	r3, r2
 800620e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006218:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800621c:	d10c      	bne.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	3304      	adds	r3, #4
 8006222:	2102      	movs	r1, #2
 8006224:	4618      	mov	r0, r3
 8006226:	f000 f851 	bl	80062cc <RCCEx_PLLSAI1_Config>
 800622a:	4603      	mov	r3, r0
 800622c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800622e:	7cfb      	ldrb	r3, [r7, #19]
 8006230:	2b00      	cmp	r3, #0
 8006232:	d001      	beq.n	8006238 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 8006234:	7cfb      	ldrb	r3, [r7, #19]
 8006236:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006240:	2b00      	cmp	r3, #0
 8006242:	d00b      	beq.n	800625c <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006244:	4b20      	ldr	r3, [pc, #128]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006246:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800624a:	f023 0204 	bic.w	r2, r3, #4
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006254:	491c      	ldr	r1, [pc, #112]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8006256:	4313      	orrs	r3, r2
 8006258:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006264:	2b00      	cmp	r3, #0
 8006266:	d00b      	beq.n	8006280 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006268:	4b17      	ldr	r3, [pc, #92]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800626a:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800626e:	f023 0218 	bic.w	r2, r3, #24
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006278:	4913      	ldr	r1, [pc, #76]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800627a:	4313      	orrs	r3, r2
 800627c:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006288:	2b00      	cmp	r3, #0
 800628a:	d017      	beq.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800628c:	4b0e      	ldr	r3, [pc, #56]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800628e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006292:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800629c:	490a      	ldr	r1, [pc, #40]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800629e:	4313      	orrs	r3, r2
 80062a0:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 80062a4:	687b      	ldr	r3, [r7, #4]
 80062a6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80062aa:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062ae:	d105      	bne.n	80062bc <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80062b0:	4b05      	ldr	r3, [pc, #20]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062b2:	68db      	ldr	r3, [r3, #12]
 80062b4:	4a04      	ldr	r2, [pc, #16]	@ (80062c8 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80062b6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80062ba:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80062bc:	7cbb      	ldrb	r3, [r7, #18]
}
 80062be:	4618      	mov	r0, r3
 80062c0:	3718      	adds	r7, #24
 80062c2:	46bd      	mov	sp, r7
 80062c4:	bd80      	pop	{r7, pc}
 80062c6:	bf00      	nop
 80062c8:	40021000 	.word	0x40021000

080062cc <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80062cc:	b580      	push	{r7, lr}
 80062ce:	b084      	sub	sp, #16
 80062d0:	af00      	add	r7, sp, #0
 80062d2:	6078      	str	r0, [r7, #4]
 80062d4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80062d6:	2300      	movs	r3, #0
 80062d8:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80062da:	4b72      	ldr	r3, [pc, #456]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062dc:	68db      	ldr	r3, [r3, #12]
 80062de:	f003 0303 	and.w	r3, r3, #3
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d00e      	beq.n	8006304 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80062e6:	4b6f      	ldr	r3, [pc, #444]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80062e8:	68db      	ldr	r3, [r3, #12]
 80062ea:	f003 0203 	and.w	r2, r3, #3
 80062ee:	687b      	ldr	r3, [r7, #4]
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	429a      	cmp	r2, r3
 80062f4:	d103      	bne.n	80062fe <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	681b      	ldr	r3, [r3, #0]
       ||
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d142      	bne.n	8006384 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 80062fe:	2301      	movs	r3, #1
 8006300:	73fb      	strb	r3, [r7, #15]
 8006302:	e03f      	b.n	8006384 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	2b03      	cmp	r3, #3
 800630a:	d018      	beq.n	800633e <RCCEx_PLLSAI1_Config+0x72>
 800630c:	2b03      	cmp	r3, #3
 800630e:	d825      	bhi.n	800635c <RCCEx_PLLSAI1_Config+0x90>
 8006310:	2b01      	cmp	r3, #1
 8006312:	d002      	beq.n	800631a <RCCEx_PLLSAI1_Config+0x4e>
 8006314:	2b02      	cmp	r3, #2
 8006316:	d009      	beq.n	800632c <RCCEx_PLLSAI1_Config+0x60>
 8006318:	e020      	b.n	800635c <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800631a:	4b62      	ldr	r3, [pc, #392]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800631c:	681b      	ldr	r3, [r3, #0]
 800631e:	f003 0302 	and.w	r3, r3, #2
 8006322:	2b00      	cmp	r3, #0
 8006324:	d11d      	bne.n	8006362 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 8006326:	2301      	movs	r3, #1
 8006328:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800632a:	e01a      	b.n	8006362 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800632c:	4b5d      	ldr	r3, [pc, #372]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006334:	2b00      	cmp	r3, #0
 8006336:	d116      	bne.n	8006366 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 8006338:	2301      	movs	r3, #1
 800633a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800633c:	e013      	b.n	8006366 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 800633e:	4b59      	ldr	r3, [pc, #356]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006340:	681b      	ldr	r3, [r3, #0]
 8006342:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006346:	2b00      	cmp	r3, #0
 8006348:	d10f      	bne.n	800636a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800634a:	4b56      	ldr	r3, [pc, #344]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006352:	2b00      	cmp	r3, #0
 8006354:	d109      	bne.n	800636a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 8006356:	2301      	movs	r3, #1
 8006358:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800635a:	e006      	b.n	800636a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 800635c:	2301      	movs	r3, #1
 800635e:	73fb      	strb	r3, [r7, #15]
      break;
 8006360:	e004      	b.n	800636c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006362:	bf00      	nop
 8006364:	e002      	b.n	800636c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8006366:	bf00      	nop
 8006368:	e000      	b.n	800636c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800636a:	bf00      	nop
    }

    if(status == HAL_OK)
 800636c:	7bfb      	ldrb	r3, [r7, #15]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d108      	bne.n	8006384 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006372:	4b4c      	ldr	r3, [pc, #304]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006374:	68db      	ldr	r3, [r3, #12]
 8006376:	f023 0203 	bic.w	r2, r3, #3
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	4949      	ldr	r1, [pc, #292]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006380:	4313      	orrs	r3, r2
 8006382:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006384:	7bfb      	ldrb	r3, [r7, #15]
 8006386:	2b00      	cmp	r3, #0
 8006388:	f040 8086 	bne.w	8006498 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800638c:	4b45      	ldr	r3, [pc, #276]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800638e:	681b      	ldr	r3, [r3, #0]
 8006390:	4a44      	ldr	r2, [pc, #272]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006392:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006396:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006398:	f7fb fc90 	bl	8001cbc <HAL_GetTick>
 800639c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800639e:	e009      	b.n	80063b4 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80063a0:	f7fb fc8c 	bl	8001cbc <HAL_GetTick>
 80063a4:	4602      	mov	r2, r0
 80063a6:	68bb      	ldr	r3, [r7, #8]
 80063a8:	1ad3      	subs	r3, r2, r3
 80063aa:	2b02      	cmp	r3, #2
 80063ac:	d902      	bls.n	80063b4 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 80063ae:	2303      	movs	r3, #3
 80063b0:	73fb      	strb	r3, [r7, #15]
        break;
 80063b2:	e005      	b.n	80063c0 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80063b4:	4b3b      	ldr	r3, [pc, #236]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063b6:	681b      	ldr	r3, [r3, #0]
 80063b8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80063bc:	2b00      	cmp	r3, #0
 80063be:	d1ef      	bne.n	80063a0 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80063c0:	7bfb      	ldrb	r3, [r7, #15]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d168      	bne.n	8006498 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80063c6:	683b      	ldr	r3, [r7, #0]
 80063c8:	2b00      	cmp	r3, #0
 80063ca:	d113      	bne.n	80063f4 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063cc:	4b35      	ldr	r3, [pc, #212]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063ce:	691a      	ldr	r2, [r3, #16]
 80063d0:	4b35      	ldr	r3, [pc, #212]	@ (80064a8 <RCCEx_PLLSAI1_Config+0x1dc>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	687a      	ldr	r2, [r7, #4]
 80063d6:	6892      	ldr	r2, [r2, #8]
 80063d8:	0211      	lsls	r1, r2, #8
 80063da:	687a      	ldr	r2, [r7, #4]
 80063dc:	68d2      	ldr	r2, [r2, #12]
 80063de:	06d2      	lsls	r2, r2, #27
 80063e0:	4311      	orrs	r1, r2
 80063e2:	687a      	ldr	r2, [r7, #4]
 80063e4:	6852      	ldr	r2, [r2, #4]
 80063e6:	3a01      	subs	r2, #1
 80063e8:	0112      	lsls	r2, r2, #4
 80063ea:	430a      	orrs	r2, r1
 80063ec:	492d      	ldr	r1, [pc, #180]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063ee:	4313      	orrs	r3, r2
 80063f0:	610b      	str	r3, [r1, #16]
 80063f2:	e02d      	b.n	8006450 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80063f4:	683b      	ldr	r3, [r7, #0]
 80063f6:	2b01      	cmp	r3, #1
 80063f8:	d115      	bne.n	8006426 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80063fa:	4b2a      	ldr	r3, [pc, #168]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 80063fc:	691a      	ldr	r2, [r3, #16]
 80063fe:	4b2b      	ldr	r3, [pc, #172]	@ (80064ac <RCCEx_PLLSAI1_Config+0x1e0>)
 8006400:	4013      	ands	r3, r2
 8006402:	687a      	ldr	r2, [r7, #4]
 8006404:	6892      	ldr	r2, [r2, #8]
 8006406:	0211      	lsls	r1, r2, #8
 8006408:	687a      	ldr	r2, [r7, #4]
 800640a:	6912      	ldr	r2, [r2, #16]
 800640c:	0852      	lsrs	r2, r2, #1
 800640e:	3a01      	subs	r2, #1
 8006410:	0552      	lsls	r2, r2, #21
 8006412:	4311      	orrs	r1, r2
 8006414:	687a      	ldr	r2, [r7, #4]
 8006416:	6852      	ldr	r2, [r2, #4]
 8006418:	3a01      	subs	r2, #1
 800641a:	0112      	lsls	r2, r2, #4
 800641c:	430a      	orrs	r2, r1
 800641e:	4921      	ldr	r1, [pc, #132]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006420:	4313      	orrs	r3, r2
 8006422:	610b      	str	r3, [r1, #16]
 8006424:	e014      	b.n	8006450 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006426:	4b1f      	ldr	r3, [pc, #124]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006428:	691a      	ldr	r2, [r3, #16]
 800642a:	4b21      	ldr	r3, [pc, #132]	@ (80064b0 <RCCEx_PLLSAI1_Config+0x1e4>)
 800642c:	4013      	ands	r3, r2
 800642e:	687a      	ldr	r2, [r7, #4]
 8006430:	6892      	ldr	r2, [r2, #8]
 8006432:	0211      	lsls	r1, r2, #8
 8006434:	687a      	ldr	r2, [r7, #4]
 8006436:	6952      	ldr	r2, [r2, #20]
 8006438:	0852      	lsrs	r2, r2, #1
 800643a:	3a01      	subs	r2, #1
 800643c:	0652      	lsls	r2, r2, #25
 800643e:	4311      	orrs	r1, r2
 8006440:	687a      	ldr	r2, [r7, #4]
 8006442:	6852      	ldr	r2, [r2, #4]
 8006444:	3a01      	subs	r2, #1
 8006446:	0112      	lsls	r2, r2, #4
 8006448:	430a      	orrs	r2, r1
 800644a:	4916      	ldr	r1, [pc, #88]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800644c:	4313      	orrs	r3, r2
 800644e:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006450:	4b14      	ldr	r3, [pc, #80]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	4a13      	ldr	r2, [pc, #76]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006456:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800645a:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800645c:	f7fb fc2e 	bl	8001cbc <HAL_GetTick>
 8006460:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006462:	e009      	b.n	8006478 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006464:	f7fb fc2a 	bl	8001cbc <HAL_GetTick>
 8006468:	4602      	mov	r2, r0
 800646a:	68bb      	ldr	r3, [r7, #8]
 800646c:	1ad3      	subs	r3, r2, r3
 800646e:	2b02      	cmp	r3, #2
 8006470:	d902      	bls.n	8006478 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8006472:	2303      	movs	r3, #3
 8006474:	73fb      	strb	r3, [r7, #15]
          break;
 8006476:	e005      	b.n	8006484 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006478:	4b0a      	ldr	r3, [pc, #40]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0ef      	beq.n	8006464 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8006484:	7bfb      	ldrb	r3, [r7, #15]
 8006486:	2b00      	cmp	r3, #0
 8006488:	d106      	bne.n	8006498 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800648a:	4b06      	ldr	r3, [pc, #24]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 800648c:	691a      	ldr	r2, [r3, #16]
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	699b      	ldr	r3, [r3, #24]
 8006492:	4904      	ldr	r1, [pc, #16]	@ (80064a4 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006494:	4313      	orrs	r3, r2
 8006496:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006498:	7bfb      	ldrb	r3, [r7, #15]
}
 800649a:	4618      	mov	r0, r3
 800649c:	3710      	adds	r7, #16
 800649e:	46bd      	mov	sp, r7
 80064a0:	bd80      	pop	{r7, pc}
 80064a2:	bf00      	nop
 80064a4:	40021000 	.word	0x40021000
 80064a8:	07ff800f 	.word	0x07ff800f
 80064ac:	ff9f800f 	.word	0xff9f800f
 80064b0:	f9ff800f 	.word	0xf9ff800f

080064b4 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 80064b4:	b580      	push	{r7, lr}
 80064b6:	b084      	sub	sp, #16
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	6078      	str	r0, [r7, #4]
 80064bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80064be:	2300      	movs	r3, #0
 80064c0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80064c2:	4b72      	ldr	r3, [pc, #456]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 80064c4:	68db      	ldr	r3, [r3, #12]
 80064c6:	f003 0303 	and.w	r3, r3, #3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00e      	beq.n	80064ec <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 80064ce:	4b6f      	ldr	r3, [pc, #444]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 80064d0:	68db      	ldr	r3, [r3, #12]
 80064d2:	f003 0203 	and.w	r2, r3, #3
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	429a      	cmp	r2, r3
 80064dc:	d103      	bne.n	80064e6 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	681b      	ldr	r3, [r3, #0]
       ||
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d142      	bne.n	800656c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 80064e6:	2301      	movs	r3, #1
 80064e8:	73fb      	strb	r3, [r7, #15]
 80064ea:	e03f      	b.n	800656c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	2b03      	cmp	r3, #3
 80064f2:	d018      	beq.n	8006526 <RCCEx_PLLSAI2_Config+0x72>
 80064f4:	2b03      	cmp	r3, #3
 80064f6:	d825      	bhi.n	8006544 <RCCEx_PLLSAI2_Config+0x90>
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d002      	beq.n	8006502 <RCCEx_PLLSAI2_Config+0x4e>
 80064fc:	2b02      	cmp	r3, #2
 80064fe:	d009      	beq.n	8006514 <RCCEx_PLLSAI2_Config+0x60>
 8006500:	e020      	b.n	8006544 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006502:	4b62      	ldr	r3, [pc, #392]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006504:	681b      	ldr	r3, [r3, #0]
 8006506:	f003 0302 	and.w	r3, r3, #2
 800650a:	2b00      	cmp	r3, #0
 800650c:	d11d      	bne.n	800654a <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 800650e:	2301      	movs	r3, #1
 8006510:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006512:	e01a      	b.n	800654a <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006514:	4b5d      	ldr	r3, [pc, #372]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800651c:	2b00      	cmp	r3, #0
 800651e:	d116      	bne.n	800654e <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 8006520:	2301      	movs	r3, #1
 8006522:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006524:	e013      	b.n	800654e <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006526:	4b59      	ldr	r3, [pc, #356]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800652e:	2b00      	cmp	r3, #0
 8006530:	d10f      	bne.n	8006552 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006532:	4b56      	ldr	r3, [pc, #344]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006534:	681b      	ldr	r3, [r3, #0]
 8006536:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d109      	bne.n	8006552 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 800653e:	2301      	movs	r3, #1
 8006540:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006542:	e006      	b.n	8006552 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 8006544:	2301      	movs	r3, #1
 8006546:	73fb      	strb	r3, [r7, #15]
      break;
 8006548:	e004      	b.n	8006554 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800654a:	bf00      	nop
 800654c:	e002      	b.n	8006554 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 800654e:	bf00      	nop
 8006550:	e000      	b.n	8006554 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 8006552:	bf00      	nop
    }

    if(status == HAL_OK)
 8006554:	7bfb      	ldrb	r3, [r7, #15]
 8006556:	2b00      	cmp	r3, #0
 8006558:	d108      	bne.n	800656c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 800655a:	4b4c      	ldr	r3, [pc, #304]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 800655c:	68db      	ldr	r3, [r3, #12]
 800655e:	f023 0203 	bic.w	r2, r3, #3
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	681b      	ldr	r3, [r3, #0]
 8006566:	4949      	ldr	r1, [pc, #292]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006568:	4313      	orrs	r3, r2
 800656a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800656c:	7bfb      	ldrb	r3, [r7, #15]
 800656e:	2b00      	cmp	r3, #0
 8006570:	f040 8086 	bne.w	8006680 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006574:	4b45      	ldr	r3, [pc, #276]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006576:	681b      	ldr	r3, [r3, #0]
 8006578:	4a44      	ldr	r2, [pc, #272]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 800657a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800657e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006580:	f7fb fb9c 	bl	8001cbc <HAL_GetTick>
 8006584:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006586:	e009      	b.n	800659c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006588:	f7fb fb98 	bl	8001cbc <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	68bb      	ldr	r3, [r7, #8]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d902      	bls.n	800659c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	73fb      	strb	r3, [r7, #15]
        break;
 800659a:	e005      	b.n	80065a8 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800659c:	4b3b      	ldr	r3, [pc, #236]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d1ef      	bne.n	8006588 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 80065a8:	7bfb      	ldrb	r3, [r7, #15]
 80065aa:	2b00      	cmp	r3, #0
 80065ac:	d168      	bne.n	8006680 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 80065ae:	683b      	ldr	r3, [r7, #0]
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d113      	bne.n	80065dc <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80065b4:	4b35      	ldr	r3, [pc, #212]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 80065b6:	695a      	ldr	r2, [r3, #20]
 80065b8:	4b35      	ldr	r3, [pc, #212]	@ (8006690 <RCCEx_PLLSAI2_Config+0x1dc>)
 80065ba:	4013      	ands	r3, r2
 80065bc:	687a      	ldr	r2, [r7, #4]
 80065be:	6892      	ldr	r2, [r2, #8]
 80065c0:	0211      	lsls	r1, r2, #8
 80065c2:	687a      	ldr	r2, [r7, #4]
 80065c4:	68d2      	ldr	r2, [r2, #12]
 80065c6:	06d2      	lsls	r2, r2, #27
 80065c8:	4311      	orrs	r1, r2
 80065ca:	687a      	ldr	r2, [r7, #4]
 80065cc:	6852      	ldr	r2, [r2, #4]
 80065ce:	3a01      	subs	r2, #1
 80065d0:	0112      	lsls	r2, r2, #4
 80065d2:	430a      	orrs	r2, r1
 80065d4:	492d      	ldr	r1, [pc, #180]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	614b      	str	r3, [r1, #20]
 80065da:	e02d      	b.n	8006638 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 80065dc:	683b      	ldr	r3, [r7, #0]
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d115      	bne.n	800660e <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80065e2:	4b2a      	ldr	r3, [pc, #168]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 80065e4:	695a      	ldr	r2, [r3, #20]
 80065e6:	4b2b      	ldr	r3, [pc, #172]	@ (8006694 <RCCEx_PLLSAI2_Config+0x1e0>)
 80065e8:	4013      	ands	r3, r2
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	6892      	ldr	r2, [r2, #8]
 80065ee:	0211      	lsls	r1, r2, #8
 80065f0:	687a      	ldr	r2, [r7, #4]
 80065f2:	6912      	ldr	r2, [r2, #16]
 80065f4:	0852      	lsrs	r2, r2, #1
 80065f6:	3a01      	subs	r2, #1
 80065f8:	0552      	lsls	r2, r2, #21
 80065fa:	4311      	orrs	r1, r2
 80065fc:	687a      	ldr	r2, [r7, #4]
 80065fe:	6852      	ldr	r2, [r2, #4]
 8006600:	3a01      	subs	r2, #1
 8006602:	0112      	lsls	r2, r2, #4
 8006604:	430a      	orrs	r2, r1
 8006606:	4921      	ldr	r1, [pc, #132]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006608:	4313      	orrs	r3, r2
 800660a:	614b      	str	r3, [r1, #20]
 800660c:	e014      	b.n	8006638 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 800660e:	4b1f      	ldr	r3, [pc, #124]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006610:	695a      	ldr	r2, [r3, #20]
 8006612:	4b21      	ldr	r3, [pc, #132]	@ (8006698 <RCCEx_PLLSAI2_Config+0x1e4>)
 8006614:	4013      	ands	r3, r2
 8006616:	687a      	ldr	r2, [r7, #4]
 8006618:	6892      	ldr	r2, [r2, #8]
 800661a:	0211      	lsls	r1, r2, #8
 800661c:	687a      	ldr	r2, [r7, #4]
 800661e:	6952      	ldr	r2, [r2, #20]
 8006620:	0852      	lsrs	r2, r2, #1
 8006622:	3a01      	subs	r2, #1
 8006624:	0652      	lsls	r2, r2, #25
 8006626:	4311      	orrs	r1, r2
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	6852      	ldr	r2, [r2, #4]
 800662c:	3a01      	subs	r2, #1
 800662e:	0112      	lsls	r2, r2, #4
 8006630:	430a      	orrs	r2, r1
 8006632:	4916      	ldr	r1, [pc, #88]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006634:	4313      	orrs	r3, r2
 8006636:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006638:	4b14      	ldr	r3, [pc, #80]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 800663a:	681b      	ldr	r3, [r3, #0]
 800663c:	4a13      	ldr	r2, [pc, #76]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 800663e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006642:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006644:	f7fb fb3a 	bl	8001cbc <HAL_GetTick>
 8006648:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 800664a:	e009      	b.n	8006660 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800664c:	f7fb fb36 	bl	8001cbc <HAL_GetTick>
 8006650:	4602      	mov	r2, r0
 8006652:	68bb      	ldr	r3, [r7, #8]
 8006654:	1ad3      	subs	r3, r2, r3
 8006656:	2b02      	cmp	r3, #2
 8006658:	d902      	bls.n	8006660 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 800665a:	2303      	movs	r3, #3
 800665c:	73fb      	strb	r3, [r7, #15]
          break;
 800665e:	e005      	b.n	800666c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006660:	4b0a      	ldr	r3, [pc, #40]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d0ef      	beq.n	800664c <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800666c:	7bfb      	ldrb	r3, [r7, #15]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d106      	bne.n	8006680 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006672:	4b06      	ldr	r3, [pc, #24]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 8006674:	695a      	ldr	r2, [r3, #20]
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	699b      	ldr	r3, [r3, #24]
 800667a:	4904      	ldr	r1, [pc, #16]	@ (800668c <RCCEx_PLLSAI2_Config+0x1d8>)
 800667c:	4313      	orrs	r3, r2
 800667e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006680:	7bfb      	ldrb	r3, [r7, #15]
}
 8006682:	4618      	mov	r0, r3
 8006684:	3710      	adds	r7, #16
 8006686:	46bd      	mov	sp, r7
 8006688:	bd80      	pop	{r7, pc}
 800668a:	bf00      	nop
 800668c:	40021000 	.word	0x40021000
 8006690:	07ff800f 	.word	0x07ff800f
 8006694:	ff9f800f 	.word	0xff9f800f
 8006698:	f9ff800f 	.word	0xf9ff800f

0800669c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800669c:	b580      	push	{r7, lr}
 800669e:	b082      	sub	sp, #8
 80066a0:	af00      	add	r7, sp, #0
 80066a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d101      	bne.n	80066ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80066aa:	2301      	movs	r3, #1
 80066ac:	e054      	b.n	8006758 <HAL_TIM_Base_Init+0xbc>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80066ae:	687b      	ldr	r3, [r7, #4]
 80066b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b4:	b2db      	uxtb	r3, r3
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d111      	bne.n	80066de <HAL_TIM_Base_Init+0x42>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	2200      	movs	r2, #0
 80066be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
    /* Reset interrupt callbacks to legacy weak callbacks */
    TIM_ResetCallback(htim);
 80066c2:	6878      	ldr	r0, [r7, #4]
 80066c4:	f000 fc36 	bl	8006f34 <TIM_ResetCallback>

    if (htim->Base_MspInitCallback == NULL)
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066cc:	2b00      	cmp	r3, #0
 80066ce:	d102      	bne.n	80066d6 <HAL_TIM_Base_Init+0x3a>
    {
      htim->Base_MspInitCallback = HAL_TIM_Base_MspInit;
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	4a23      	ldr	r2, [pc, #140]	@ (8006760 <HAL_TIM_Base_Init+0xc4>)
 80066d4:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066da:	6878      	ldr	r0, [r7, #4]
 80066dc:	4798      	blx	r3
    HAL_TIM_Base_MspInit(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	2202      	movs	r2, #2
 80066e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80066e6:	687b      	ldr	r3, [r7, #4]
 80066e8:	681a      	ldr	r2, [r3, #0]
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	3304      	adds	r3, #4
 80066ee:	4619      	mov	r1, r3
 80066f0:	4610      	mov	r0, r2
 80066f2:	f000 fb79 	bl	8006de8 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	2201      	movs	r2, #1
 80066fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	2201      	movs	r2, #1
 8006702:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	2201      	movs	r2, #1
 800670a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	2201      	movs	r2, #1
 8006712:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	2201      	movs	r2, #1
 800671a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	2201      	movs	r2, #1
 8006722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	2201      	movs	r2, #1
 800672a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	2201      	movs	r2, #1
 8006732:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	2201      	movs	r2, #1
 800673a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	2201      	movs	r2, #1
 8006742:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	2201      	movs	r2, #1
 800674a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	2201      	movs	r2, #1
 8006752:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006756:	2300      	movs	r3, #0
}
 8006758:	4618      	mov	r0, r3
 800675a:	3708      	adds	r7, #8
 800675c:	46bd      	mov	sp, r7
 800675e:	bd80      	pop	{r7, pc}
 8006760:	08006765 	.word	0x08006765

08006764 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8006764:	b480      	push	{r7}
 8006766:	b083      	sub	sp, #12
 8006768:	af00      	add	r7, sp, #0
 800676a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800676c:	bf00      	nop
 800676e:	370c      	adds	r7, #12
 8006770:	46bd      	mov	sp, r7
 8006772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006776:	4770      	bx	lr

08006778 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8006778:	b480      	push	{r7}
 800677a:	b085      	sub	sp, #20
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006786:	b2db      	uxtb	r3, r3
 8006788:	2b01      	cmp	r3, #1
 800678a:	d001      	beq.n	8006790 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800678c:	2301      	movs	r3, #1
 800678e:	e04f      	b.n	8006830 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	2202      	movs	r2, #2
 8006794:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	681b      	ldr	r3, [r3, #0]
 800679c:	68da      	ldr	r2, [r3, #12]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	681b      	ldr	r3, [r3, #0]
 80067a2:	f042 0201 	orr.w	r2, r2, #1
 80067a6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	4a23      	ldr	r2, [pc, #140]	@ (800683c <HAL_TIM_Base_Start_IT+0xc4>)
 80067ae:	4293      	cmp	r3, r2
 80067b0:	d01d      	beq.n	80067ee <HAL_TIM_Base_Start_IT+0x76>
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	681b      	ldr	r3, [r3, #0]
 80067b6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80067ba:	d018      	beq.n	80067ee <HAL_TIM_Base_Start_IT+0x76>
 80067bc:	687b      	ldr	r3, [r7, #4]
 80067be:	681b      	ldr	r3, [r3, #0]
 80067c0:	4a1f      	ldr	r2, [pc, #124]	@ (8006840 <HAL_TIM_Base_Start_IT+0xc8>)
 80067c2:	4293      	cmp	r3, r2
 80067c4:	d013      	beq.n	80067ee <HAL_TIM_Base_Start_IT+0x76>
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	681b      	ldr	r3, [r3, #0]
 80067ca:	4a1e      	ldr	r2, [pc, #120]	@ (8006844 <HAL_TIM_Base_Start_IT+0xcc>)
 80067cc:	4293      	cmp	r3, r2
 80067ce:	d00e      	beq.n	80067ee <HAL_TIM_Base_Start_IT+0x76>
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	681b      	ldr	r3, [r3, #0]
 80067d4:	4a1c      	ldr	r2, [pc, #112]	@ (8006848 <HAL_TIM_Base_Start_IT+0xd0>)
 80067d6:	4293      	cmp	r3, r2
 80067d8:	d009      	beq.n	80067ee <HAL_TIM_Base_Start_IT+0x76>
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	681b      	ldr	r3, [r3, #0]
 80067de:	4a1b      	ldr	r2, [pc, #108]	@ (800684c <HAL_TIM_Base_Start_IT+0xd4>)
 80067e0:	4293      	cmp	r3, r2
 80067e2:	d004      	beq.n	80067ee <HAL_TIM_Base_Start_IT+0x76>
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	681b      	ldr	r3, [r3, #0]
 80067e8:	4a19      	ldr	r2, [pc, #100]	@ (8006850 <HAL_TIM_Base_Start_IT+0xd8>)
 80067ea:	4293      	cmp	r3, r2
 80067ec:	d115      	bne.n	800681a <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	689a      	ldr	r2, [r3, #8]
 80067f4:	4b17      	ldr	r3, [pc, #92]	@ (8006854 <HAL_TIM_Base_Start_IT+0xdc>)
 80067f6:	4013      	ands	r3, r2
 80067f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80067fa:	68fb      	ldr	r3, [r7, #12]
 80067fc:	2b06      	cmp	r3, #6
 80067fe:	d015      	beq.n	800682c <HAL_TIM_Base_Start_IT+0xb4>
 8006800:	68fb      	ldr	r3, [r7, #12]
 8006802:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006806:	d011      	beq.n	800682c <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	681b      	ldr	r3, [r3, #0]
 800680c:	681a      	ldr	r2, [r3, #0]
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	f042 0201 	orr.w	r2, r2, #1
 8006816:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006818:	e008      	b.n	800682c <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	681a      	ldr	r2, [r3, #0]
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	681b      	ldr	r3, [r3, #0]
 8006824:	f042 0201 	orr.w	r2, r2, #1
 8006828:	601a      	str	r2, [r3, #0]
 800682a:	e000      	b.n	800682e <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800682c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800682e:	2300      	movs	r3, #0
}
 8006830:	4618      	mov	r0, r3
 8006832:	3714      	adds	r7, #20
 8006834:	46bd      	mov	sp, r7
 8006836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800683a:	4770      	bx	lr
 800683c:	40012c00 	.word	0x40012c00
 8006840:	40000400 	.word	0x40000400
 8006844:	40000800 	.word	0x40000800
 8006848:	40000c00 	.word	0x40000c00
 800684c:	40013400 	.word	0x40013400
 8006850:	40014000 	.word	0x40014000
 8006854:	00010007 	.word	0x00010007

08006858 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006858:	b580      	push	{r7, lr}
 800685a:	b084      	sub	sp, #16
 800685c:	af00      	add	r7, sp, #0
 800685e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	68db      	ldr	r3, [r3, #12]
 8006866:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	691b      	ldr	r3, [r3, #16]
 800686e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8006870:	68bb      	ldr	r3, [r7, #8]
 8006872:	f003 0302 	and.w	r3, r3, #2
 8006876:	2b00      	cmp	r3, #0
 8006878:	d026      	beq.n	80068c8 <HAL_TIM_IRQHandler+0x70>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	f003 0302 	and.w	r3, r3, #2
 8006880:	2b00      	cmp	r3, #0
 8006882:	d021      	beq.n	80068c8 <HAL_TIM_IRQHandler+0x70>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f06f 0202 	mvn.w	r2, #2
 800688c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	2201      	movs	r2, #1
 8006892:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	699b      	ldr	r3, [r3, #24]
 800689a:	f003 0303 	and.w	r3, r3, #3
 800689e:	2b00      	cmp	r3, #0
 80068a0:	d005      	beq.n	80068ae <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80068a8:	6878      	ldr	r0, [r7, #4]
 80068aa:	4798      	blx	r3
 80068ac:	e009      	b.n	80068c2 <HAL_TIM_IRQHandler+0x6a>
        }
        /* Output compare event */
        else
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80068b4:	6878      	ldr	r0, [r7, #4]
 80068b6:	4798      	blx	r3
          htim->PWM_PulseFinishedCallback(htim);
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80068be:	6878      	ldr	r0, [r7, #4]
 80068c0:	4798      	blx	r3
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
          HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	2200      	movs	r2, #0
 80068c6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80068c8:	68bb      	ldr	r3, [r7, #8]
 80068ca:	f003 0304 	and.w	r3, r3, #4
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d026      	beq.n	8006920 <HAL_TIM_IRQHandler+0xc8>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	f003 0304 	and.w	r3, r3, #4
 80068d8:	2b00      	cmp	r3, #0
 80068da:	d021      	beq.n	8006920 <HAL_TIM_IRQHandler+0xc8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f06f 0204 	mvn.w	r2, #4
 80068e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2202      	movs	r2, #2
 80068ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	681b      	ldr	r3, [r3, #0]
 80068f0:	699b      	ldr	r3, [r3, #24]
 80068f2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80068f6:	2b00      	cmp	r3, #0
 80068f8:	d005      	beq.n	8006906 <HAL_TIM_IRQHandler+0xae>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006900:	6878      	ldr	r0, [r7, #4]
 8006902:	4798      	blx	r3
 8006904:	e009      	b.n	800691a <HAL_TIM_IRQHandler+0xc2>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 800690c:	6878      	ldr	r0, [r7, #4]
 800690e:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006910:	687b      	ldr	r3, [r7, #4]
 8006912:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	2200      	movs	r2, #0
 800691e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006920:	68bb      	ldr	r3, [r7, #8]
 8006922:	f003 0308 	and.w	r3, r3, #8
 8006926:	2b00      	cmp	r3, #0
 8006928:	d026      	beq.n	8006978 <HAL_TIM_IRQHandler+0x120>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800692a:	68fb      	ldr	r3, [r7, #12]
 800692c:	f003 0308 	and.w	r3, r3, #8
 8006930:	2b00      	cmp	r3, #0
 8006932:	d021      	beq.n	8006978 <HAL_TIM_IRQHandler+0x120>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f06f 0208 	mvn.w	r2, #8
 800693c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2204      	movs	r2, #4
 8006942:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	69db      	ldr	r3, [r3, #28]
 800694a:	f003 0303 	and.w	r3, r3, #3
 800694e:	2b00      	cmp	r3, #0
 8006950:	d005      	beq.n	800695e <HAL_TIM_IRQHandler+0x106>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006958:	6878      	ldr	r0, [r7, #4]
 800695a:	4798      	blx	r3
 800695c:	e009      	b.n	8006972 <HAL_TIM_IRQHandler+0x11a>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006964:	6878      	ldr	r0, [r7, #4]
 8006966:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 8006968:	687b      	ldr	r3, [r7, #4]
 800696a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 800696e:	6878      	ldr	r0, [r7, #4]
 8006970:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	2200      	movs	r2, #0
 8006976:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006978:	68bb      	ldr	r3, [r7, #8]
 800697a:	f003 0310 	and.w	r3, r3, #16
 800697e:	2b00      	cmp	r3, #0
 8006980:	d026      	beq.n	80069d0 <HAL_TIM_IRQHandler+0x178>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006982:	68fb      	ldr	r3, [r7, #12]
 8006984:	f003 0310 	and.w	r3, r3, #16
 8006988:	2b00      	cmp	r3, #0
 800698a:	d021      	beq.n	80069d0 <HAL_TIM_IRQHandler+0x178>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f06f 0210 	mvn.w	r2, #16
 8006994:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	2208      	movs	r2, #8
 800699a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	681b      	ldr	r3, [r3, #0]
 80069a0:	69db      	ldr	r3, [r3, #28]
 80069a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d005      	beq.n	80069b6 <HAL_TIM_IRQHandler+0x15e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80069b0:	6878      	ldr	r0, [r7, #4]
 80069b2:	4798      	blx	r3
 80069b4:	e009      	b.n	80069ca <HAL_TIM_IRQHandler+0x172>
      }
      /* Output compare event */
      else
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80069bc:	6878      	ldr	r0, [r7, #4]
 80069be:	4798      	blx	r3
        htim->PWM_PulseFinishedCallback(htim);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80069c6:	6878      	ldr	r0, [r7, #4]
 80069c8:	4798      	blx	r3
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
        HAL_TIM_PWM_PulseFinishedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069ca:	687b      	ldr	r3, [r7, #4]
 80069cc:	2200      	movs	r2, #0
 80069ce:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 80069d0:	68bb      	ldr	r3, [r7, #8]
 80069d2:	f003 0301 	and.w	r3, r3, #1
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d00e      	beq.n	80069f8 <HAL_TIM_IRQHandler+0x1a0>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80069da:	68fb      	ldr	r3, [r7, #12]
 80069dc:	f003 0301 	and.w	r3, r3, #1
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d009      	beq.n	80069f8 <HAL_TIM_IRQHandler+0x1a0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	f06f 0201 	mvn.w	r2, #1
 80069ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	4798      	blx	r3
      HAL_TIM_PeriodElapsedCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80069f8:	68bb      	ldr	r3, [r7, #8]
 80069fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d104      	bne.n	8006a0c <HAL_TIM_IRQHandler+0x1b4>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006a02:	68bb      	ldr	r3, [r7, #8]
 8006a04:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d00e      	beq.n	8006a2a <HAL_TIM_IRQHandler+0x1d2>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d009      	beq.n	8006a2a <HAL_TIM_IRQHandler+0x1d2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006a1e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006a26:	6878      	ldr	r0, [r7, #4]
 8006a28:	4798      	blx	r3
      HAL_TIMEx_BreakCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006a2a:	68bb      	ldr	r3, [r7, #8]
 8006a2c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006a30:	2b00      	cmp	r3, #0
 8006a32:	d00e      	beq.n	8006a52 <HAL_TIM_IRQHandler+0x1fa>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006a3a:	2b00      	cmp	r3, #0
 8006a3c:	d009      	beq.n	8006a52 <HAL_TIM_IRQHandler+0x1fa>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006a3e:	687b      	ldr	r3, [r7, #4]
 8006a40:	681b      	ldr	r3, [r3, #0]
 8006a42:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006a46:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 8006a4e:	6878      	ldr	r0, [r7, #4]
 8006a50:	4798      	blx	r3
      HAL_TIMEx_Break2Callback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006a52:	68bb      	ldr	r3, [r7, #8]
 8006a54:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a58:	2b00      	cmp	r3, #0
 8006a5a:	d00e      	beq.n	8006a7a <HAL_TIM_IRQHandler+0x222>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a62:	2b00      	cmp	r3, #0
 8006a64:	d009      	beq.n	8006a7a <HAL_TIM_IRQHandler+0x222>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	681b      	ldr	r3, [r3, #0]
 8006a6a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006a6e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8006a76:	6878      	ldr	r0, [r7, #4]
 8006a78:	4798      	blx	r3
      HAL_TIM_TriggerCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006a7a:	68bb      	ldr	r3, [r7, #8]
 8006a7c:	f003 0320 	and.w	r3, r3, #32
 8006a80:	2b00      	cmp	r3, #0
 8006a82:	d00e      	beq.n	8006aa2 <HAL_TIM_IRQHandler+0x24a>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	f003 0320 	and.w	r3, r3, #32
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d009      	beq.n	8006aa2 <HAL_TIM_IRQHandler+0x24a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006a8e:	687b      	ldr	r3, [r7, #4]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	f06f 0220 	mvn.w	r2, #32
 8006a96:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
 8006a98:	687b      	ldr	r3, [r7, #4]
 8006a9a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	4798      	blx	r3
#else
      HAL_TIMEx_CommutCallback(htim);
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006aa2:	bf00      	nop
 8006aa4:	3710      	adds	r7, #16
 8006aa6:	46bd      	mov	sp, r7
 8006aa8:	bd80      	pop	{r7, pc}

08006aaa <HAL_TIM_PeriodElapsedHalfCpltCallback>:
  * @brief  Period elapsed half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006aaa:	b480      	push	{r7}
 8006aac:	b083      	sub	sp, #12
 8006aae:	af00      	add	r7, sp, #0
 8006ab0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedHalfCpltCallback could be implemented in the user file
   */
}
 8006ab2:	bf00      	nop
 8006ab4:	370c      	adds	r7, #12
 8006ab6:	46bd      	mov	sp, r7
 8006ab8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006abc:	4770      	bx	lr

08006abe <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006abe:	b480      	push	{r7}
 8006ac0:	b083      	sub	sp, #12
 8006ac2:	af00      	add	r7, sp, #0
 8006ac4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006ac6:	bf00      	nop
 8006ac8:	370c      	adds	r7, #12
 8006aca:	46bd      	mov	sp, r7
 8006acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ad0:	4770      	bx	lr

08006ad2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006ad2:	b480      	push	{r7}
 8006ad4:	b083      	sub	sp, #12
 8006ad6:	af00      	add	r7, sp, #0
 8006ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006ada:	bf00      	nop
 8006adc:	370c      	adds	r7, #12
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr

08006ae6 <HAL_TIM_IC_CaptureHalfCpltCallback>:
  * @brief  Input Capture half complete callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006ae6:	b480      	push	{r7}
 8006ae8:	b083      	sub	sp, #12
 8006aea:	af00      	add	r7, sp, #0
 8006aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureHalfCpltCallback could be implemented in the user file
   */
}
 8006aee:	bf00      	nop
 8006af0:	370c      	adds	r7, #12
 8006af2:	46bd      	mov	sp, r7
 8006af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af8:	4770      	bx	lr

08006afa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006afa:	b480      	push	{r7}
 8006afc:	b083      	sub	sp, #12
 8006afe:	af00      	add	r7, sp, #0
 8006b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006b02:	bf00      	nop
 8006b04:	370c      	adds	r7, #12
 8006b06:	46bd      	mov	sp, r7
 8006b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b0c:	4770      	bx	lr

08006b0e <HAL_TIM_PWM_PulseFinishedHalfCpltCallback>:
  * @brief  PWM Pulse finished half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b0e:	b480      	push	{r7}
 8006b10:	b083      	sub	sp, #12
 8006b12:	af00      	add	r7, sp, #0
 8006b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedHalfCpltCallback could be implemented in the user file
   */
}
 8006b16:	bf00      	nop
 8006b18:	370c      	adds	r7, #12
 8006b1a:	46bd      	mov	sp, r7
 8006b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b20:	4770      	bx	lr

08006b22 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006b22:	b480      	push	{r7}
 8006b24:	b083      	sub	sp, #12
 8006b26:	af00      	add	r7, sp, #0
 8006b28:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006b2a:	bf00      	nop
 8006b2c:	370c      	adds	r7, #12
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b34:	4770      	bx	lr

08006b36 <HAL_TIM_TriggerHalfCpltCallback>:
  * @brief  Hall Trigger detection half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8006b36:	b480      	push	{r7}
 8006b38:	b083      	sub	sp, #12
 8006b3a:	af00      	add	r7, sp, #0
 8006b3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerHalfCpltCallback could be implemented in the user file
   */
}
 8006b3e:	bf00      	nop
 8006b40:	370c      	adds	r7, #12
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr

08006b4a <HAL_TIM_ErrorCallback>:
  * @brief  Timer error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_ErrorCallback(TIM_HandleTypeDef *htim)
{
 8006b4a:	b480      	push	{r7}
 8006b4c:	b083      	sub	sp, #12
 8006b4e:	af00      	add	r7, sp, #0
 8006b50:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_ErrorCallback could be implemented in the user file
   */
}
 8006b52:	bf00      	nop
 8006b54:	370c      	adds	r7, #12
 8006b56:	46bd      	mov	sp, r7
 8006b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b5c:	4770      	bx	lr
	...

08006b60 <HAL_TIM_RegisterCallback>:
  *          @param pCallback pointer to the callback function
  *          @retval status
  */
HAL_StatusTypeDef HAL_TIM_RegisterCallback(TIM_HandleTypeDef *htim, HAL_TIM_CallbackIDTypeDef CallbackID,
                                           pTIM_CallbackTypeDef pCallback)
{
 8006b60:	b480      	push	{r7}
 8006b62:	b087      	sub	sp, #28
 8006b64:	af00      	add	r7, sp, #0
 8006b66:	60f8      	str	r0, [r7, #12]
 8006b68:	460b      	mov	r3, r1
 8006b6a:	607a      	str	r2, [r7, #4]
 8006b6c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 8006b6e:	2300      	movs	r3, #0
 8006b70:	75fb      	strb	r3, [r7, #23]

  if (pCallback == NULL)
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	2b00      	cmp	r3, #0
 8006b76:	d101      	bne.n	8006b7c <HAL_TIM_RegisterCallback+0x1c>
  {
    return HAL_ERROR;
 8006b78:	2301      	movs	r3, #1
 8006b7a:	e12e      	b.n	8006dda <HAL_TIM_RegisterCallback+0x27a>
  }

  if (htim->State == HAL_TIM_STATE_READY)
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006b82:	b2db      	uxtb	r3, r3
 8006b84:	2b01      	cmp	r3, #1
 8006b86:	f040 80c1 	bne.w	8006d0c <HAL_TIM_RegisterCallback+0x1ac>
  {
    switch (CallbackID)
 8006b8a:	7afb      	ldrb	r3, [r7, #11]
 8006b8c:	2b1b      	cmp	r3, #27
 8006b8e:	f200 80ba 	bhi.w	8006d06 <HAL_TIM_RegisterCallback+0x1a6>
 8006b92:	a201      	add	r2, pc, #4	@ (adr r2, 8006b98 <HAL_TIM_RegisterCallback+0x38>)
 8006b94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b98:	08006c09 	.word	0x08006c09
 8006b9c:	08006c11 	.word	0x08006c11
 8006ba0:	08006c19 	.word	0x08006c19
 8006ba4:	08006c21 	.word	0x08006c21
 8006ba8:	08006c29 	.word	0x08006c29
 8006bac:	08006c31 	.word	0x08006c31
 8006bb0:	08006c39 	.word	0x08006c39
 8006bb4:	08006c41 	.word	0x08006c41
 8006bb8:	08006c49 	.word	0x08006c49
 8006bbc:	08006c51 	.word	0x08006c51
 8006bc0:	08006c59 	.word	0x08006c59
 8006bc4:	08006c61 	.word	0x08006c61
 8006bc8:	08006c69 	.word	0x08006c69
 8006bcc:	08006c71 	.word	0x08006c71
 8006bd0:	08006c7b 	.word	0x08006c7b
 8006bd4:	08006c85 	.word	0x08006c85
 8006bd8:	08006c8f 	.word	0x08006c8f
 8006bdc:	08006c99 	.word	0x08006c99
 8006be0:	08006ca3 	.word	0x08006ca3
 8006be4:	08006cad 	.word	0x08006cad
 8006be8:	08006cb7 	.word	0x08006cb7
 8006bec:	08006cc1 	.word	0x08006cc1
 8006bf0:	08006ccb 	.word	0x08006ccb
 8006bf4:	08006cd5 	.word	0x08006cd5
 8006bf8:	08006cdf 	.word	0x08006cdf
 8006bfc:	08006ce9 	.word	0x08006ce9
 8006c00:	08006cf3 	.word	0x08006cf3
 8006c04:	08006cfd 	.word	0x08006cfd
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback                 = pCallback;
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	687a      	ldr	r2, [r7, #4]
 8006c0c:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006c0e:	e0e3      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback               = pCallback;
 8006c10:	68fb      	ldr	r3, [r7, #12]
 8006c12:	687a      	ldr	r2, [r7, #4]
 8006c14:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006c16:	e0df      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback                   = pCallback;
 8006c18:	68fb      	ldr	r3, [r7, #12]
 8006c1a:	687a      	ldr	r2, [r7, #4]
 8006c1c:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006c1e:	e0db      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback                 = pCallback;
 8006c20:	68fb      	ldr	r3, [r7, #12]
 8006c22:	687a      	ldr	r2, [r7, #4]
 8006c24:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006c26:	e0d7      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback                   = pCallback;
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	687a      	ldr	r2, [r7, #4]
 8006c2c:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006c2e:	e0d3      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback                 = pCallback;
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	687a      	ldr	r2, [r7, #4]
 8006c34:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006c36:	e0cf      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback                  = pCallback;
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	687a      	ldr	r2, [r7, #4]
 8006c3c:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006c3e:	e0cb      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback                = pCallback;
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	687a      	ldr	r2, [r7, #4]
 8006c44:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006c46:	e0c7      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback             = pCallback;
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	687a      	ldr	r2, [r7, #4]
 8006c4c:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006c4e:	e0c3      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback           = pCallback;
 8006c50:	68fb      	ldr	r3, [r7, #12]
 8006c52:	687a      	ldr	r2, [r7, #4]
 8006c54:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006c56:	e0bf      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback              = pCallback;
 8006c58:	68fb      	ldr	r3, [r7, #12]
 8006c5a:	687a      	ldr	r2, [r7, #4]
 8006c5c:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006c5e:	e0bb      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback            = pCallback;
 8006c60:	68fb      	ldr	r3, [r7, #12]
 8006c62:	687a      	ldr	r2, [r7, #4]
 8006c64:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006c66:	e0b7      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback           = pCallback;
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	687a      	ldr	r2, [r7, #4]
 8006c6c:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006c6e:	e0b3      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback         = pCallback;
 8006c70:	68fb      	ldr	r3, [r7, #12]
 8006c72:	687a      	ldr	r2, [r7, #4]
 8006c74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006c78:	e0ae      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_CB_ID :
        htim->PeriodElapsedCallback                = pCallback;
 8006c7a:	68fb      	ldr	r3, [r7, #12]
 8006c7c:	687a      	ldr	r2, [r7, #4]
 8006c7e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
        break;
 8006c82:	e0a9      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PERIOD_ELAPSED_HALF_CB_ID :
        htim->PeriodElapsedHalfCpltCallback        = pCallback;
 8006c84:	68fb      	ldr	r3, [r7, #12]
 8006c86:	687a      	ldr	r2, [r7, #4]
 8006c88:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        break;
 8006c8c:	e0a4      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_CB_ID :
        htim->TriggerCallback                      = pCallback;
 8006c8e:	68fb      	ldr	r3, [r7, #12]
 8006c90:	687a      	ldr	r2, [r7, #4]
 8006c92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        break;
 8006c96:	e09f      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_TRIGGER_HALF_CB_ID :
        htim->TriggerHalfCpltCallback              = pCallback;
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	687a      	ldr	r2, [r7, #4]
 8006c9c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        break;
 8006ca0:	e09a      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_CB_ID :
        htim->IC_CaptureCallback                   = pCallback;
 8006ca2:	68fb      	ldr	r3, [r7, #12]
 8006ca4:	687a      	ldr	r2, [r7, #4]
 8006ca6:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
        break;
 8006caa:	e095      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_CAPTURE_HALF_CB_ID :
        htim->IC_CaptureHalfCpltCallback           = pCallback;
 8006cac:	68fb      	ldr	r3, [r7, #12]
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
        break;
 8006cb4:	e090      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_DELAY_ELAPSED_CB_ID :
        htim->OC_DelayElapsedCallback              = pCallback;
 8006cb6:	68fb      	ldr	r3, [r7, #12]
 8006cb8:	687a      	ldr	r2, [r7, #4]
 8006cba:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
        break;
 8006cbe:	e08b      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_CB_ID :
        htim->PWM_PulseFinishedCallback            = pCallback;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	687a      	ldr	r2, [r7, #4]
 8006cc4:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
        break;
 8006cc8:	e086      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_PULSE_FINISHED_HALF_CB_ID :
        htim->PWM_PulseFinishedHalfCpltCallback    = pCallback;
 8006cca:	68fb      	ldr	r3, [r7, #12]
 8006ccc:	687a      	ldr	r2, [r7, #4]
 8006cce:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
        break;
 8006cd2:	e081      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ERROR_CB_ID :
        htim->ErrorCallback                        = pCallback;
 8006cd4:	68fb      	ldr	r3, [r7, #12]
 8006cd6:	687a      	ldr	r2, [r7, #4]
 8006cd8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
        break;
 8006cdc:	e07c      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_CB_ID :
        htim->CommutationCallback                  = pCallback;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	687a      	ldr	r2, [r7, #4]
 8006ce2:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
        break;
 8006ce6:	e077      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_COMMUTATION_HALF_CB_ID :
        htim->CommutationHalfCpltCallback          = pCallback;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	687a      	ldr	r2, [r7, #4]
 8006cec:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
        break;
 8006cf0:	e072      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK_CB_ID :
        htim->BreakCallback                        = pCallback;
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	687a      	ldr	r2, [r7, #4]
 8006cf6:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
        break;
 8006cfa:	e06d      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BREAK2_CB_ID :
        htim->Break2Callback                       = pCallback;
 8006cfc:	68fb      	ldr	r3, [r7, #12]
 8006cfe:	687a      	ldr	r2, [r7, #4]
 8006d00:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
        break;
 8006d04:	e068      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006d06:	2301      	movs	r3, #1
 8006d08:	75fb      	strb	r3, [r7, #23]
        break;
 8006d0a:	e065      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else if (htim->State == HAL_TIM_STATE_RESET)
 8006d0c:	68fb      	ldr	r3, [r7, #12]
 8006d0e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006d12:	b2db      	uxtb	r3, r3
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d15d      	bne.n	8006dd4 <HAL_TIM_RegisterCallback+0x274>
  {
    switch (CallbackID)
 8006d18:	7afb      	ldrb	r3, [r7, #11]
 8006d1a:	2b0d      	cmp	r3, #13
 8006d1c:	d857      	bhi.n	8006dce <HAL_TIM_RegisterCallback+0x26e>
 8006d1e:	a201      	add	r2, pc, #4	@ (adr r2, 8006d24 <HAL_TIM_RegisterCallback+0x1c4>)
 8006d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d24:	08006d5d 	.word	0x08006d5d
 8006d28:	08006d65 	.word	0x08006d65
 8006d2c:	08006d6d 	.word	0x08006d6d
 8006d30:	08006d75 	.word	0x08006d75
 8006d34:	08006d7d 	.word	0x08006d7d
 8006d38:	08006d85 	.word	0x08006d85
 8006d3c:	08006d8d 	.word	0x08006d8d
 8006d40:	08006d95 	.word	0x08006d95
 8006d44:	08006d9d 	.word	0x08006d9d
 8006d48:	08006da5 	.word	0x08006da5
 8006d4c:	08006dad 	.word	0x08006dad
 8006d50:	08006db5 	.word	0x08006db5
 8006d54:	08006dbd 	.word	0x08006dbd
 8006d58:	08006dc5 	.word	0x08006dc5
    {
      case HAL_TIM_BASE_MSPINIT_CB_ID :
        htim->Base_MspInitCallback         = pCallback;
 8006d5c:	68fb      	ldr	r3, [r7, #12]
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	64da      	str	r2, [r3, #76]	@ 0x4c
        break;
 8006d62:	e039      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_BASE_MSPDEINIT_CB_ID :
        htim->Base_MspDeInitCallback       = pCallback;
 8006d64:	68fb      	ldr	r3, [r7, #12]
 8006d66:	687a      	ldr	r2, [r7, #4]
 8006d68:	651a      	str	r2, [r3, #80]	@ 0x50
        break;
 8006d6a:	e035      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPINIT_CB_ID :
        htim->IC_MspInitCallback           = pCallback;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	687a      	ldr	r2, [r7, #4]
 8006d70:	655a      	str	r2, [r3, #84]	@ 0x54
        break;
 8006d72:	e031      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_IC_MSPDEINIT_CB_ID :
        htim->IC_MspDeInitCallback         = pCallback;
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	687a      	ldr	r2, [r7, #4]
 8006d78:	659a      	str	r2, [r3, #88]	@ 0x58
        break;
 8006d7a:	e02d      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPINIT_CB_ID :
        htim->OC_MspInitCallback           = pCallback;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	687a      	ldr	r2, [r7, #4]
 8006d80:	65da      	str	r2, [r3, #92]	@ 0x5c
        break;
 8006d82:	e029      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_OC_MSPDEINIT_CB_ID :
        htim->OC_MspDeInitCallback         = pCallback;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	687a      	ldr	r2, [r7, #4]
 8006d88:	661a      	str	r2, [r3, #96]	@ 0x60
        break;
 8006d8a:	e025      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPINIT_CB_ID :
        htim->PWM_MspInitCallback          = pCallback;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	687a      	ldr	r2, [r7, #4]
 8006d90:	665a      	str	r2, [r3, #100]	@ 0x64
        break;
 8006d92:	e021      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_PWM_MSPDEINIT_CB_ID :
        htim->PWM_MspDeInitCallback        = pCallback;
 8006d94:	68fb      	ldr	r3, [r7, #12]
 8006d96:	687a      	ldr	r2, [r7, #4]
 8006d98:	669a      	str	r2, [r3, #104]	@ 0x68
        break;
 8006d9a:	e01d      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPINIT_CB_ID :
        htim->OnePulse_MspInitCallback     = pCallback;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	687a      	ldr	r2, [r7, #4]
 8006da0:	66da      	str	r2, [r3, #108]	@ 0x6c
        break;
 8006da2:	e019      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ONE_PULSE_MSPDEINIT_CB_ID :
        htim->OnePulse_MspDeInitCallback   = pCallback;
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	687a      	ldr	r2, [r7, #4]
 8006da8:	671a      	str	r2, [r3, #112]	@ 0x70
        break;
 8006daa:	e015      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPINIT_CB_ID :
        htim->Encoder_MspInitCallback      = pCallback;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	687a      	ldr	r2, [r7, #4]
 8006db0:	675a      	str	r2, [r3, #116]	@ 0x74
        break;
 8006db2:	e011      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_ENCODER_MSPDEINIT_CB_ID :
        htim->Encoder_MspDeInitCallback    = pCallback;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	687a      	ldr	r2, [r7, #4]
 8006db8:	679a      	str	r2, [r3, #120]	@ 0x78
        break;
 8006dba:	e00d      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPINIT_CB_ID :
        htim->HallSensor_MspInitCallback   = pCallback;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	687a      	ldr	r2, [r7, #4]
 8006dc0:	67da      	str	r2, [r3, #124]	@ 0x7c
        break;
 8006dc2:	e009      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      case HAL_TIM_HALL_SENSOR_MSPDEINIT_CB_ID :
        htim->HallSensor_MspDeInitCallback = pCallback;
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	687a      	ldr	r2, [r7, #4]
 8006dc8:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        break;
 8006dcc:	e004      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>

      default :
        /* Return error status */
        status = HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	75fb      	strb	r3, [r7, #23]
        break;
 8006dd2:	e001      	b.n	8006dd8 <HAL_TIM_RegisterCallback+0x278>
    }
  }
  else
  {
    /* Return error status */
    status = HAL_ERROR;
 8006dd4:	2301      	movs	r3, #1
 8006dd6:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8006dd8:	7dfb      	ldrb	r3, [r7, #23]
}
 8006dda:	4618      	mov	r0, r3
 8006ddc:	371c      	adds	r7, #28
 8006dde:	46bd      	mov	sp, r7
 8006de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006de4:	4770      	bx	lr
 8006de6:	bf00      	nop

08006de8 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006de8:	b480      	push	{r7}
 8006dea:	b085      	sub	sp, #20
 8006dec:	af00      	add	r7, sp, #0
 8006dee:	6078      	str	r0, [r7, #4]
 8006df0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006df8:	687b      	ldr	r3, [r7, #4]
 8006dfa:	4a46      	ldr	r2, [pc, #280]	@ (8006f14 <TIM_Base_SetConfig+0x12c>)
 8006dfc:	4293      	cmp	r3, r2
 8006dfe:	d013      	beq.n	8006e28 <TIM_Base_SetConfig+0x40>
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e06:	d00f      	beq.n	8006e28 <TIM_Base_SetConfig+0x40>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	4a43      	ldr	r2, [pc, #268]	@ (8006f18 <TIM_Base_SetConfig+0x130>)
 8006e0c:	4293      	cmp	r3, r2
 8006e0e:	d00b      	beq.n	8006e28 <TIM_Base_SetConfig+0x40>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	4a42      	ldr	r2, [pc, #264]	@ (8006f1c <TIM_Base_SetConfig+0x134>)
 8006e14:	4293      	cmp	r3, r2
 8006e16:	d007      	beq.n	8006e28 <TIM_Base_SetConfig+0x40>
 8006e18:	687b      	ldr	r3, [r7, #4]
 8006e1a:	4a41      	ldr	r2, [pc, #260]	@ (8006f20 <TIM_Base_SetConfig+0x138>)
 8006e1c:	4293      	cmp	r3, r2
 8006e1e:	d003      	beq.n	8006e28 <TIM_Base_SetConfig+0x40>
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	4a40      	ldr	r2, [pc, #256]	@ (8006f24 <TIM_Base_SetConfig+0x13c>)
 8006e24:	4293      	cmp	r3, r2
 8006e26:	d108      	bne.n	8006e3a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e2e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006e30:	683b      	ldr	r3, [r7, #0]
 8006e32:	685b      	ldr	r3, [r3, #4]
 8006e34:	68fa      	ldr	r2, [r7, #12]
 8006e36:	4313      	orrs	r3, r2
 8006e38:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	4a35      	ldr	r2, [pc, #212]	@ (8006f14 <TIM_Base_SetConfig+0x12c>)
 8006e3e:	4293      	cmp	r3, r2
 8006e40:	d01f      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006e48:	d01b      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	4a32      	ldr	r2, [pc, #200]	@ (8006f18 <TIM_Base_SetConfig+0x130>)
 8006e4e:	4293      	cmp	r3, r2
 8006e50:	d017      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	4a31      	ldr	r2, [pc, #196]	@ (8006f1c <TIM_Base_SetConfig+0x134>)
 8006e56:	4293      	cmp	r3, r2
 8006e58:	d013      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	4a30      	ldr	r2, [pc, #192]	@ (8006f20 <TIM_Base_SetConfig+0x138>)
 8006e5e:	4293      	cmp	r3, r2
 8006e60:	d00f      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	4a2f      	ldr	r2, [pc, #188]	@ (8006f24 <TIM_Base_SetConfig+0x13c>)
 8006e66:	4293      	cmp	r3, r2
 8006e68:	d00b      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	4a2e      	ldr	r2, [pc, #184]	@ (8006f28 <TIM_Base_SetConfig+0x140>)
 8006e6e:	4293      	cmp	r3, r2
 8006e70:	d007      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	4a2d      	ldr	r2, [pc, #180]	@ (8006f2c <TIM_Base_SetConfig+0x144>)
 8006e76:	4293      	cmp	r3, r2
 8006e78:	d003      	beq.n	8006e82 <TIM_Base_SetConfig+0x9a>
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	4a2c      	ldr	r2, [pc, #176]	@ (8006f30 <TIM_Base_SetConfig+0x148>)
 8006e7e:	4293      	cmp	r3, r2
 8006e80:	d108      	bne.n	8006e94 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006e82:	68fb      	ldr	r3, [r7, #12]
 8006e84:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006e88:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	68db      	ldr	r3, [r3, #12]
 8006e8e:	68fa      	ldr	r2, [r7, #12]
 8006e90:	4313      	orrs	r3, r2
 8006e92:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006e9a:	683b      	ldr	r3, [r7, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	4313      	orrs	r3, r2
 8006ea0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	68fa      	ldr	r2, [r7, #12]
 8006ea6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	689a      	ldr	r2, [r3, #8]
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006eb0:	683b      	ldr	r3, [r7, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	4a16      	ldr	r2, [pc, #88]	@ (8006f14 <TIM_Base_SetConfig+0x12c>)
 8006ebc:	4293      	cmp	r3, r2
 8006ebe:	d00f      	beq.n	8006ee0 <TIM_Base_SetConfig+0xf8>
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	4a18      	ldr	r2, [pc, #96]	@ (8006f24 <TIM_Base_SetConfig+0x13c>)
 8006ec4:	4293      	cmp	r3, r2
 8006ec6:	d00b      	beq.n	8006ee0 <TIM_Base_SetConfig+0xf8>
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	4a17      	ldr	r2, [pc, #92]	@ (8006f28 <TIM_Base_SetConfig+0x140>)
 8006ecc:	4293      	cmp	r3, r2
 8006ece:	d007      	beq.n	8006ee0 <TIM_Base_SetConfig+0xf8>
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	4a16      	ldr	r2, [pc, #88]	@ (8006f2c <TIM_Base_SetConfig+0x144>)
 8006ed4:	4293      	cmp	r3, r2
 8006ed6:	d003      	beq.n	8006ee0 <TIM_Base_SetConfig+0xf8>
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	4a15      	ldr	r2, [pc, #84]	@ (8006f30 <TIM_Base_SetConfig+0x148>)
 8006edc:	4293      	cmp	r3, r2
 8006ede:	d103      	bne.n	8006ee8 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006ee0:	683b      	ldr	r3, [r7, #0]
 8006ee2:	691a      	ldr	r2, [r3, #16]
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	2201      	movs	r2, #1
 8006eec:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	691b      	ldr	r3, [r3, #16]
 8006ef2:	f003 0301 	and.w	r3, r3, #1
 8006ef6:	2b01      	cmp	r3, #1
 8006ef8:	d105      	bne.n	8006f06 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	691b      	ldr	r3, [r3, #16]
 8006efe:	f023 0201 	bic.w	r2, r3, #1
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	611a      	str	r2, [r3, #16]
  }
}
 8006f06:	bf00      	nop
 8006f08:	3714      	adds	r7, #20
 8006f0a:	46bd      	mov	sp, r7
 8006f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f10:	4770      	bx	lr
 8006f12:	bf00      	nop
 8006f14:	40012c00 	.word	0x40012c00
 8006f18:	40000400 	.word	0x40000400
 8006f1c:	40000800 	.word	0x40000800
 8006f20:	40000c00 	.word	0x40000c00
 8006f24:	40013400 	.word	0x40013400
 8006f28:	40014000 	.word	0x40014000
 8006f2c:	40014400 	.word	0x40014400
 8006f30:	40014800 	.word	0x40014800

08006f34 <TIM_ResetCallback>:
  * @param  htim pointer to a TIM_HandleTypeDef structure that contains
  *                the configuration information for TIM module.
  * @retval None
  */
void TIM_ResetCallback(TIM_HandleTypeDef *htim)
{
 8006f34:	b480      	push	{r7}
 8006f36:	b083      	sub	sp, #12
 8006f38:	af00      	add	r7, sp, #0
 8006f3a:	6078      	str	r0, [r7, #4]
  /* Reset the TIM callback to the legacy weak callbacks */
  htim->PeriodElapsedCallback             = HAL_TIM_PeriodElapsedCallback;
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	4a1e      	ldr	r2, [pc, #120]	@ (8006fb8 <TIM_ResetCallback+0x84>)
 8006f40:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  htim->PeriodElapsedHalfCpltCallback     = HAL_TIM_PeriodElapsedHalfCpltCallback;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	4a1d      	ldr	r2, [pc, #116]	@ (8006fbc <TIM_ResetCallback+0x88>)
 8006f48:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  htim->TriggerCallback                   = HAL_TIM_TriggerCallback;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a1c      	ldr	r2, [pc, #112]	@ (8006fc0 <TIM_ResetCallback+0x8c>)
 8006f50:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  htim->TriggerHalfCpltCallback           = HAL_TIM_TriggerHalfCpltCallback;
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a1b      	ldr	r2, [pc, #108]	@ (8006fc4 <TIM_ResetCallback+0x90>)
 8006f58:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  htim->IC_CaptureCallback                = HAL_TIM_IC_CaptureCallback;
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a1a      	ldr	r2, [pc, #104]	@ (8006fc8 <TIM_ResetCallback+0x94>)
 8006f60:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
  htim->IC_CaptureHalfCpltCallback        = HAL_TIM_IC_CaptureHalfCpltCallback;
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a19      	ldr	r2, [pc, #100]	@ (8006fcc <TIM_ResetCallback+0x98>)
 8006f68:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
  htim->OC_DelayElapsedCallback           = HAL_TIM_OC_DelayElapsedCallback;
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a18      	ldr	r2, [pc, #96]	@ (8006fd0 <TIM_ResetCallback+0x9c>)
 8006f70:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
  htim->PWM_PulseFinishedCallback         = HAL_TIM_PWM_PulseFinishedCallback;
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	4a17      	ldr	r2, [pc, #92]	@ (8006fd4 <TIM_ResetCallback+0xa0>)
 8006f78:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
  htim->PWM_PulseFinishedHalfCpltCallback = HAL_TIM_PWM_PulseFinishedHalfCpltCallback;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	4a16      	ldr	r2, [pc, #88]	@ (8006fd8 <TIM_ResetCallback+0xa4>)
 8006f80:	f8c3 20a4 	str.w	r2, [r3, #164]	@ 0xa4
  htim->ErrorCallback                     = HAL_TIM_ErrorCallback;
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	4a15      	ldr	r2, [pc, #84]	@ (8006fdc <TIM_ResetCallback+0xa8>)
 8006f88:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
  htim->CommutationCallback               = HAL_TIMEx_CommutCallback;
 8006f8c:	687b      	ldr	r3, [r7, #4]
 8006f8e:	4a14      	ldr	r2, [pc, #80]	@ (8006fe0 <TIM_ResetCallback+0xac>)
 8006f90:	f8c3 20ac 	str.w	r2, [r3, #172]	@ 0xac
  htim->CommutationHalfCpltCallback       = HAL_TIMEx_CommutHalfCpltCallback;
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	4a13      	ldr	r2, [pc, #76]	@ (8006fe4 <TIM_ResetCallback+0xb0>)
 8006f98:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
  htim->BreakCallback                     = HAL_TIMEx_BreakCallback;
 8006f9c:	687b      	ldr	r3, [r7, #4]
 8006f9e:	4a12      	ldr	r2, [pc, #72]	@ (8006fe8 <TIM_ResetCallback+0xb4>)
 8006fa0:	f8c3 20b4 	str.w	r2, [r3, #180]	@ 0xb4
  htim->Break2Callback                    = HAL_TIMEx_Break2Callback;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	4a11      	ldr	r2, [pc, #68]	@ (8006fec <TIM_ResetCallback+0xb8>)
 8006fa8:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
}
 8006fac:	bf00      	nop
 8006fae:	370c      	adds	r7, #12
 8006fb0:	46bd      	mov	sp, r7
 8006fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fb6:	4770      	bx	lr
 8006fb8:	08001501 	.word	0x08001501
 8006fbc:	08006aab 	.word	0x08006aab
 8006fc0:	08006b23 	.word	0x08006b23
 8006fc4:	08006b37 	.word	0x08006b37
 8006fc8:	08006ad3 	.word	0x08006ad3
 8006fcc:	08006ae7 	.word	0x08006ae7
 8006fd0:	08006abf 	.word	0x08006abf
 8006fd4:	08006afb 	.word	0x08006afb
 8006fd8:	08006b0f 	.word	0x08006b0f
 8006fdc:	08006b4b 	.word	0x08006b4b
 8006fe0:	08006ff1 	.word	0x08006ff1
 8006fe4:	08007005 	.word	0x08007005
 8006fe8:	08007019 	.word	0x08007019
 8006fec:	0800702d 	.word	0x0800702d

08006ff0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ff0:	b480      	push	{r7}
 8006ff2:	b083      	sub	sp, #12
 8006ff4:	af00      	add	r7, sp, #0
 8006ff6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ff8:	bf00      	nop
 8006ffa:	370c      	adds	r7, #12
 8006ffc:	46bd      	mov	sp, r7
 8006ffe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007002:	4770      	bx	lr

08007004 <HAL_TIMEx_CommutHalfCpltCallback>:
  * @brief  Commutation half complete callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutHalfCpltCallback(TIM_HandleTypeDef *htim)
{
 8007004:	b480      	push	{r7}
 8007006:	b083      	sub	sp, #12
 8007008:	af00      	add	r7, sp, #0
 800700a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutHalfCpltCallback could be implemented in the user file
   */
}
 800700c:	bf00      	nop
 800700e:	370c      	adds	r7, #12
 8007010:	46bd      	mov	sp, r7
 8007012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007016:	4770      	bx	lr

08007018 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007018:	b480      	push	{r7}
 800701a:	b083      	sub	sp, #12
 800701c:	af00      	add	r7, sp, #0
 800701e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007020:	bf00      	nop
 8007022:	370c      	adds	r7, #12
 8007024:	46bd      	mov	sp, r7
 8007026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800702a:	4770      	bx	lr

0800702c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800702c:	b480      	push	{r7}
 800702e:	b083      	sub	sp, #12
 8007030:	af00      	add	r7, sp, #0
 8007032:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007034:	bf00      	nop
 8007036:	370c      	adds	r7, #12
 8007038:	46bd      	mov	sp, r7
 800703a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800703e:	4770      	bx	lr

08007040 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007040:	b580      	push	{r7, lr}
 8007042:	b082      	sub	sp, #8
 8007044:	af00      	add	r7, sp, #0
 8007046:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	2b00      	cmp	r3, #0
 800704c:	d101      	bne.n	8007052 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800704e:	2301      	movs	r3, #1
 8007050:	e042      	b.n	80070d8 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007052:	687b      	ldr	r3, [r7, #4]
 8007054:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007058:	2b00      	cmp	r3, #0
 800705a:	d106      	bne.n	800706a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	2200      	movs	r2, #0
 8007060:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007064:	6878      	ldr	r0, [r7, #4]
 8007066:	f7fa fb4d 	bl	8001704 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	2224      	movs	r2, #36	@ 0x24
 800706e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	681a      	ldr	r2, [r3, #0]
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	f022 0201 	bic.w	r2, r2, #1
 8007080:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007086:	2b00      	cmp	r3, #0
 8007088:	d002      	beq.n	8007090 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800708a:	6878      	ldr	r0, [r7, #4]
 800708c:	f000 ff10 	bl	8007eb0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	f000 fc11 	bl	80078b8 <UART_SetConfig>
 8007096:	4603      	mov	r3, r0
 8007098:	2b01      	cmp	r3, #1
 800709a:	d101      	bne.n	80070a0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800709c:	2301      	movs	r3, #1
 800709e:	e01b      	b.n	80070d8 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	681b      	ldr	r3, [r3, #0]
 80070a4:	685a      	ldr	r2, [r3, #4]
 80070a6:	687b      	ldr	r3, [r7, #4]
 80070a8:	681b      	ldr	r3, [r3, #0]
 80070aa:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80070ae:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	681b      	ldr	r3, [r3, #0]
 80070b4:	689a      	ldr	r2, [r3, #8]
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80070be:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	681b      	ldr	r3, [r3, #0]
 80070c4:	681a      	ldr	r2, [r3, #0]
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	681b      	ldr	r3, [r3, #0]
 80070ca:	f042 0201 	orr.w	r2, r2, #1
 80070ce:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80070d0:	6878      	ldr	r0, [r7, #4]
 80070d2:	f000 ff8f 	bl	8007ff4 <UART_CheckIdleState>
 80070d6:	4603      	mov	r3, r0
}
 80070d8:	4618      	mov	r0, r3
 80070da:	3708      	adds	r7, #8
 80070dc:	46bd      	mov	sp, r7
 80070de:	bd80      	pop	{r7, pc}

080070e0 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b08a      	sub	sp, #40	@ 0x28
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	60f8      	str	r0, [r7, #12]
 80070e8:	60b9      	str	r1, [r7, #8]
 80070ea:	4613      	mov	r3, r2
 80070ec:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80070ee:	68fb      	ldr	r3, [r7, #12]
 80070f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070f4:	2b20      	cmp	r3, #32
 80070f6:	d167      	bne.n	80071c8 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 80070f8:	68bb      	ldr	r3, [r7, #8]
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d002      	beq.n	8007104 <HAL_UART_Transmit_DMA+0x24>
 80070fe:	88fb      	ldrh	r3, [r7, #6]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d101      	bne.n	8007108 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8007104:	2301      	movs	r3, #1
 8007106:	e060      	b.n	80071ca <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	68ba      	ldr	r2, [r7, #8]
 800710c:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800710e:	68fb      	ldr	r3, [r7, #12]
 8007110:	88fa      	ldrh	r2, [r7, #6]
 8007112:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007116:	68fb      	ldr	r3, [r7, #12]
 8007118:	88fa      	ldrh	r2, [r7, #6]
 800711a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800711e:	68fb      	ldr	r3, [r7, #12]
 8007120:	2200      	movs	r2, #0
 8007122:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	2221      	movs	r2, #33	@ 0x21
 800712a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007132:	2b00      	cmp	r3, #0
 8007134:	d028      	beq.n	8007188 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800713a:	4a26      	ldr	r2, [pc, #152]	@ (80071d4 <HAL_UART_Transmit_DMA+0xf4>)
 800713c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007142:	4a25      	ldr	r2, [pc, #148]	@ (80071d8 <HAL_UART_Transmit_DMA+0xf8>)
 8007144:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800714a:	4a24      	ldr	r2, [pc, #144]	@ (80071dc <HAL_UART_Transmit_DMA+0xfc>)
 800714c:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007152:	2200      	movs	r2, #0
 8007154:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800715e:	4619      	mov	r1, r3
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	681b      	ldr	r3, [r3, #0]
 8007164:	3328      	adds	r3, #40	@ 0x28
 8007166:	461a      	mov	r2, r3
 8007168:	88fb      	ldrh	r3, [r7, #6]
 800716a:	f7fa ff8d 	bl	8002088 <HAL_DMA_Start_IT>
 800716e:	4603      	mov	r3, r0
 8007170:	2b00      	cmp	r3, #0
 8007172:	d009      	beq.n	8007188 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	2210      	movs	r2, #16
 8007178:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	2220      	movs	r2, #32
 8007180:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 8007184:	2301      	movs	r3, #1
 8007186:	e020      	b.n	80071ca <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	2240      	movs	r2, #64	@ 0x40
 800718e:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	681b      	ldr	r3, [r3, #0]
 8007194:	3308      	adds	r3, #8
 8007196:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007198:	697b      	ldr	r3, [r7, #20]
 800719a:	e853 3f00 	ldrex	r3, [r3]
 800719e:	613b      	str	r3, [r7, #16]
   return(result);
 80071a0:	693b      	ldr	r3, [r7, #16]
 80071a2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071a6:	627b      	str	r3, [r7, #36]	@ 0x24
 80071a8:	68fb      	ldr	r3, [r7, #12]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	3308      	adds	r3, #8
 80071ae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80071b0:	623a      	str	r2, [r7, #32]
 80071b2:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80071b4:	69f9      	ldr	r1, [r7, #28]
 80071b6:	6a3a      	ldr	r2, [r7, #32]
 80071b8:	e841 2300 	strex	r3, r2, [r1]
 80071bc:	61bb      	str	r3, [r7, #24]
   return(result);
 80071be:	69bb      	ldr	r3, [r7, #24]
 80071c0:	2b00      	cmp	r3, #0
 80071c2:	d1e5      	bne.n	8007190 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 80071c4:	2300      	movs	r3, #0
 80071c6:	e000      	b.n	80071ca <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80071c8:	2302      	movs	r3, #2
  }
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3728      	adds	r7, #40	@ 0x28
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bd80      	pop	{r7, pc}
 80071d2:	bf00      	nop
 80071d4:	08008371 	.word	0x08008371
 80071d8:	0800840b 	.word	0x0800840b
 80071dc:	08008427 	.word	0x08008427

080071e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80071e0:	b580      	push	{r7, lr}
 80071e2:	b0ba      	sub	sp, #232	@ 0xe8
 80071e4:	af00      	add	r7, sp, #0
 80071e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	69db      	ldr	r3, [r3, #28]
 80071ee:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80071f2:	687b      	ldr	r3, [r7, #4]
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	689b      	ldr	r3, [r3, #8]
 8007202:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007206:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800720a:	f640 030f 	movw	r3, #2063	@ 0x80f
 800720e:	4013      	ands	r3, r2
 8007210:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007214:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007218:	2b00      	cmp	r3, #0
 800721a:	d11b      	bne.n	8007254 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800721c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007220:	f003 0320 	and.w	r3, r3, #32
 8007224:	2b00      	cmp	r3, #0
 8007226:	d015      	beq.n	8007254 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007228:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800722c:	f003 0320 	and.w	r3, r3, #32
 8007230:	2b00      	cmp	r3, #0
 8007232:	d105      	bne.n	8007240 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007234:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007238:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800723c:	2b00      	cmp	r3, #0
 800723e:	d009      	beq.n	8007254 <HAL_UART_IRQHandler+0x74>
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007244:	2b00      	cmp	r3, #0
 8007246:	f000 8300 	beq.w	800784a <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800724e:	6878      	ldr	r0, [r7, #4]
 8007250:	4798      	blx	r3
      }
      return;
 8007252:	e2fa      	b.n	800784a <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
 8007254:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007258:	2b00      	cmp	r3, #0
 800725a:	f000 8123 	beq.w	80074a4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800725e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007262:	4b8d      	ldr	r3, [pc, #564]	@ (8007498 <HAL_UART_IRQHandler+0x2b8>)
 8007264:	4013      	ands	r3, r2
 8007266:	2b00      	cmp	r3, #0
 8007268:	d106      	bne.n	8007278 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800726a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800726e:	4b8b      	ldr	r3, [pc, #556]	@ (800749c <HAL_UART_IRQHandler+0x2bc>)
 8007270:	4013      	ands	r3, r2
 8007272:	2b00      	cmp	r3, #0
 8007274:	f000 8116 	beq.w	80074a4 <HAL_UART_IRQHandler+0x2c4>
      && (((cr3its & USART_CR3_EIE) != 0U)
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800727c:	f003 0301 	and.w	r3, r3, #1
 8007280:	2b00      	cmp	r3, #0
 8007282:	d011      	beq.n	80072a8 <HAL_UART_IRQHandler+0xc8>
 8007284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007288:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800728c:	2b00      	cmp	r3, #0
 800728e:	d00b      	beq.n	80072a8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007290:	687b      	ldr	r3, [r7, #4]
 8007292:	681b      	ldr	r3, [r3, #0]
 8007294:	2201      	movs	r2, #1
 8007296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800729e:	f043 0201 	orr.w	r2, r3, #1
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072ac:	f003 0302 	and.w	r3, r3, #2
 80072b0:	2b00      	cmp	r3, #0
 80072b2:	d011      	beq.n	80072d8 <HAL_UART_IRQHandler+0xf8>
 80072b4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	2b00      	cmp	r3, #0
 80072be:	d00b      	beq.n	80072d8 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	2202      	movs	r2, #2
 80072c6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072ce:	f043 0204 	orr.w	r2, r3, #4
 80072d2:	687b      	ldr	r3, [r7, #4]
 80072d4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80072d8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80072dc:	f003 0304 	and.w	r3, r3, #4
 80072e0:	2b00      	cmp	r3, #0
 80072e2:	d011      	beq.n	8007308 <HAL_UART_IRQHandler+0x128>
 80072e4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80072e8:	f003 0301 	and.w	r3, r3, #1
 80072ec:	2b00      	cmp	r3, #0
 80072ee:	d00b      	beq.n	8007308 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	681b      	ldr	r3, [r3, #0]
 80072f4:	2204      	movs	r2, #4
 80072f6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80072f8:	687b      	ldr	r3, [r7, #4]
 80072fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80072fe:	f043 0202 	orr.w	r2, r3, #2
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007308:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800730c:	f003 0308 	and.w	r3, r3, #8
 8007310:	2b00      	cmp	r3, #0
 8007312:	d017      	beq.n	8007344 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007314:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007318:	f003 0320 	and.w	r3, r3, #32
 800731c:	2b00      	cmp	r3, #0
 800731e:	d105      	bne.n	800732c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007320:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007324:	4b5c      	ldr	r3, [pc, #368]	@ (8007498 <HAL_UART_IRQHandler+0x2b8>)
 8007326:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007328:	2b00      	cmp	r3, #0
 800732a:	d00b      	beq.n	8007344 <HAL_UART_IRQHandler+0x164>
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
            ((cr3its & USART_CR3_EIE) != 0U)))
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	2208      	movs	r2, #8
 8007332:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800733a:	f043 0208 	orr.w	r2, r3, #8
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007344:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007348:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800734c:	2b00      	cmp	r3, #0
 800734e:	d012      	beq.n	8007376 <HAL_UART_IRQHandler+0x196>
 8007350:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007354:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007358:	2b00      	cmp	r3, #0
 800735a:	d00c      	beq.n	8007376 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007364:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800736c:	f043 0220 	orr.w	r2, r3, #32
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007376:	687b      	ldr	r3, [r7, #4]
 8007378:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800737c:	2b00      	cmp	r3, #0
 800737e:	f000 8266 	beq.w	800784e <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007386:	f003 0320 	and.w	r3, r3, #32
 800738a:	2b00      	cmp	r3, #0
 800738c:	d013      	beq.n	80073b6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800738e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007392:	f003 0320 	and.w	r3, r3, #32
 8007396:	2b00      	cmp	r3, #0
 8007398:	d105      	bne.n	80073a6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800739a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800739e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d007      	beq.n	80073b6 <HAL_UART_IRQHandler+0x1d6>
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	d003      	beq.n	80073b6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80073b2:	6878      	ldr	r0, [r7, #4]
 80073b4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80073b6:	687b      	ldr	r3, [r7, #4]
 80073b8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80073bc:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	681b      	ldr	r3, [r3, #0]
 80073c4:	689b      	ldr	r3, [r3, #8]
 80073c6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ca:	2b40      	cmp	r3, #64	@ 0x40
 80073cc:	d005      	beq.n	80073da <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80073ce:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80073d2:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d054      	beq.n	8007484 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80073da:	6878      	ldr	r0, [r7, #4]
 80073dc:	f000 ff62 	bl	80082a4 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	689b      	ldr	r3, [r3, #8]
 80073e6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80073ea:	2b40      	cmp	r3, #64	@ 0x40
 80073ec:	d146      	bne.n	800747c <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	3308      	adds	r3, #8
 80073f4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80073f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80073fc:	e853 3f00 	ldrex	r3, [r3]
 8007400:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007404:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007408:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800740c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007410:	687b      	ldr	r3, [r7, #4]
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	3308      	adds	r3, #8
 8007416:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800741a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800741e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007422:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007426:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800742a:	e841 2300 	strex	r3, r2, [r1]
 800742e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007432:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007436:	2b00      	cmp	r3, #0
 8007438:	d1d9      	bne.n	80073ee <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800743a:	687b      	ldr	r3, [r7, #4]
 800743c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007440:	2b00      	cmp	r3, #0
 8007442:	d017      	beq.n	8007474 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800744a:	4a15      	ldr	r2, [pc, #84]	@ (80074a0 <HAL_UART_IRQHandler+0x2c0>)
 800744c:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007454:	4618      	mov	r0, r3
 8007456:	f7fa feee 	bl	8002236 <HAL_DMA_Abort_IT>
 800745a:	4603      	mov	r3, r0
 800745c:	2b00      	cmp	r3, #0
 800745e:	d019      	beq.n	8007494 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007466:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007468:	687a      	ldr	r2, [r7, #4]
 800746a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800746e:	4610      	mov	r0, r2
 8007470:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007472:	e00f      	b.n	8007494 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007474:	6878      	ldr	r0, [r7, #4]
 8007476:	f000 fa09 	bl	800788c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800747a:	e00b      	b.n	8007494 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800747c:	6878      	ldr	r0, [r7, #4]
 800747e:	f000 fa05 	bl	800788c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007482:	e007      	b.n	8007494 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007484:	6878      	ldr	r0, [r7, #4]
 8007486:	f000 fa01 	bl	800788c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007492:	e1dc      	b.n	800784e <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007494:	bf00      	nop
    return;
 8007496:	e1da      	b.n	800784e <HAL_UART_IRQHandler+0x66e>
 8007498:	10000001 	.word	0x10000001
 800749c:	04000120 	.word	0x04000120
 80074a0:	080084a7 	.word	0x080084a7

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80074a4:	687b      	ldr	r3, [r7, #4]
 80074a6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80074a8:	2b01      	cmp	r3, #1
 80074aa:	f040 8170 	bne.w	800778e <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80074ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80074b2:	f003 0310 	and.w	r3, r3, #16
 80074b6:	2b00      	cmp	r3, #0
 80074b8:	f000 8169 	beq.w	800778e <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80074bc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80074c0:	f003 0310 	and.w	r3, r3, #16
 80074c4:	2b00      	cmp	r3, #0
 80074c6:	f000 8162 	beq.w	800778e <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	2210      	movs	r2, #16
 80074d0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	689b      	ldr	r3, [r3, #8]
 80074d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074dc:	2b40      	cmp	r3, #64	@ 0x40
 80074de:	f040 80d8 	bne.w	8007692 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80074e2:	687b      	ldr	r3, [r7, #4]
 80074e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	685b      	ldr	r3, [r3, #4]
 80074ec:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80074f0:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	f000 80af 	beq.w	8007658 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007500:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007504:	429a      	cmp	r2, r3
 8007506:	f080 80a7 	bcs.w	8007658 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800750a:	687b      	ldr	r3, [r7, #4]
 800750c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007510:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007514:	687b      	ldr	r3, [r7, #4]
 8007516:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	f003 0320 	and.w	r3, r3, #32
 8007522:	2b00      	cmp	r3, #0
 8007524:	f040 8087 	bne.w	8007636 <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007530:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007534:	e853 3f00 	ldrex	r3, [r3]
 8007538:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800753c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007540:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007544:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	461a      	mov	r2, r3
 800754e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007552:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007556:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800755a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800755e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007562:	e841 2300 	strex	r3, r2, [r1]
 8007566:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800756a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800756e:	2b00      	cmp	r3, #0
 8007570:	d1da      	bne.n	8007528 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	3308      	adds	r3, #8
 8007578:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800757a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800757c:	e853 3f00 	ldrex	r3, [r3]
 8007580:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007582:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007584:	f023 0301 	bic.w	r3, r3, #1
 8007588:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	3308      	adds	r3, #8
 8007592:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007596:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800759a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800759e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80075a2:	e841 2300 	strex	r3, r2, [r1]
 80075a6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80075a8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1e1      	bne.n	8007572 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3308      	adds	r3, #8
 80075b4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80075b8:	e853 3f00 	ldrex	r3, [r3]
 80075bc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80075be:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80075c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80075c4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	3308      	adds	r3, #8
 80075ce:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80075d2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80075d4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80075d8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80075da:	e841 2300 	strex	r3, r2, [r1]
 80075de:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80075e0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d1e3      	bne.n	80075ae <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	2220      	movs	r2, #32
 80075ea:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	2200      	movs	r2, #0
 80075f2:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80075fc:	e853 3f00 	ldrex	r3, [r3]
 8007600:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007602:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007604:	f023 0310 	bic.w	r3, r3, #16
 8007608:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	461a      	mov	r2, r3
 8007612:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007616:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007618:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800761a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800761c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800761e:	e841 2300 	strex	r3, r2, [r1]
 8007622:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007626:	2b00      	cmp	r3, #0
 8007628:	d1e4      	bne.n	80075f4 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007630:	4618      	mov	r0, r3
 8007632:	f7fa fda4 	bl	800217e <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	2202      	movs	r2, #2
 800763a:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007648:	b29b      	uxth	r3, r3
 800764a:	1ad3      	subs	r3, r2, r3
 800764c:	b29b      	uxth	r3, r3
 800764e:	4619      	mov	r1, r3
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 f925 	bl	80078a0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007656:	e0fc      	b.n	8007852 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800765e:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007662:	429a      	cmp	r2, r3
 8007664:	f040 80f5 	bne.w	8007852 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800766e:	681b      	ldr	r3, [r3, #0]
 8007670:	681b      	ldr	r3, [r3, #0]
 8007672:	f003 0320 	and.w	r3, r3, #32
 8007676:	2b20      	cmp	r3, #32
 8007678:	f040 80eb 	bne.w	8007852 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	2202      	movs	r2, #2
 8007680:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007688:	4619      	mov	r1, r3
 800768a:	6878      	ldr	r0, [r7, #4]
 800768c:	f000 f908 	bl	80078a0 <HAL_UARTEx_RxEventCallback>
      return;
 8007690:	e0df      	b.n	8007852 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007692:	687b      	ldr	r3, [r7, #4]
 8007694:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007698:	687b      	ldr	r3, [r7, #4]
 800769a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800769e:	b29b      	uxth	r3, r3
 80076a0:	1ad3      	subs	r3, r2, r3
 80076a2:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80076ac:	b29b      	uxth	r3, r3
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	f000 80d1 	beq.w	8007856 <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 80076b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	f000 80cc 	beq.w	8007856 <HAL_UART_IRQHandler+0x676>
      {
#if defined(USART_CR1_FIFOEN)
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80076be:	687b      	ldr	r3, [r7, #4]
 80076c0:	681b      	ldr	r3, [r3, #0]
 80076c2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80076c6:	e853 3f00 	ldrex	r3, [r3]
 80076ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80076cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80076ce:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076d2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	461a      	mov	r2, r3
 80076dc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80076e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80076e2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80076e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80076e8:	e841 2300 	strex	r3, r2, [r1]
 80076ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80076ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80076f0:	2b00      	cmp	r3, #0
 80076f2:	d1e4      	bne.n	80076be <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80076f4:	687b      	ldr	r3, [r7, #4]
 80076f6:	681b      	ldr	r3, [r3, #0]
 80076f8:	3308      	adds	r3, #8
 80076fa:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fe:	e853 3f00 	ldrex	r3, [r3]
 8007702:	623b      	str	r3, [r7, #32]
   return(result);
 8007704:	6a3b      	ldr	r3, [r7, #32]
 8007706:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800770a:	f023 0301 	bic.w	r3, r3, #1
 800770e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	681b      	ldr	r3, [r3, #0]
 8007716:	3308      	adds	r3, #8
 8007718:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800771c:	633a      	str	r2, [r7, #48]	@ 0x30
 800771e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007720:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007722:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007724:	e841 2300 	strex	r3, r2, [r1]
 8007728:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800772a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800772c:	2b00      	cmp	r3, #0
 800772e:	d1e1      	bne.n	80076f4 <HAL_UART_IRQHandler+0x514>
        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	2220      	movs	r2, #32
 8007734:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007738:	687b      	ldr	r3, [r7, #4]
 800773a:	2200      	movs	r2, #0
 800773c:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800773e:	687b      	ldr	r3, [r7, #4]
 8007740:	2200      	movs	r2, #0
 8007742:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800774a:	693b      	ldr	r3, [r7, #16]
 800774c:	e853 3f00 	ldrex	r3, [r3]
 8007750:	60fb      	str	r3, [r7, #12]
   return(result);
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	f023 0310 	bic.w	r3, r3, #16
 8007758:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007766:	61fb      	str	r3, [r7, #28]
 8007768:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800776a:	69b9      	ldr	r1, [r7, #24]
 800776c:	69fa      	ldr	r2, [r7, #28]
 800776e:	e841 2300 	strex	r3, r2, [r1]
 8007772:	617b      	str	r3, [r7, #20]
   return(result);
 8007774:	697b      	ldr	r3, [r7, #20]
 8007776:	2b00      	cmp	r3, #0
 8007778:	d1e4      	bne.n	8007744 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2202      	movs	r2, #2
 800777e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007780:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007784:	4619      	mov	r1, r3
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f88a 	bl	80078a0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800778c:	e063      	b.n	8007856 <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800778e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007792:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007796:	2b00      	cmp	r3, #0
 8007798:	d00e      	beq.n	80077b8 <HAL_UART_IRQHandler+0x5d8>
 800779a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800779e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d008      	beq.n	80077b8 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 80077ae:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80077b0:	6878      	ldr	r0, [r7, #4]
 80077b2:	f000 feb9 	bl	8008528 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80077b6:	e051      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 80077b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d014      	beq.n	80077ee <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 80077c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077c8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d105      	bne.n	80077dc <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 80077d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80077d4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077d8:	2b00      	cmp	r3, #0
 80077da:	d008      	beq.n	80077ee <HAL_UART_IRQHandler+0x60e>
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
      && ((cr1its & USART_CR1_TXEIE) != 0U))
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077e0:	2b00      	cmp	r3, #0
 80077e2:	d03a      	beq.n	800785a <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	4798      	blx	r3
    }
    return;
 80077ec:	e035      	b.n	800785a <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 80077ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80077f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077f6:	2b00      	cmp	r3, #0
 80077f8:	d009      	beq.n	800780e <HAL_UART_IRQHandler+0x62e>
 80077fa:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80077fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007802:	2b00      	cmp	r3, #0
 8007804:	d003      	beq.n	800780e <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8007806:	6878      	ldr	r0, [r7, #4]
 8007808:	f000 fe63 	bl	80084d2 <UART_EndTransmit_IT>
    return;
 800780c:	e026      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
  }

#if defined(USART_CR1_FIFOEN)
  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800780e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007812:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007816:	2b00      	cmp	r3, #0
 8007818:	d009      	beq.n	800782e <HAL_UART_IRQHandler+0x64e>
 800781a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800781e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8007822:	2b00      	cmp	r3, #0
 8007824:	d003      	beq.n	800782e <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8007826:	6878      	ldr	r0, [r7, #4]
 8007828:	f000 fe92 	bl	8008550 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800782c:	e016      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800782e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007832:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007836:	2b00      	cmp	r3, #0
 8007838:	d010      	beq.n	800785c <HAL_UART_IRQHandler+0x67c>
 800783a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800783e:	2b00      	cmp	r3, #0
 8007840:	da0c      	bge.n	800785c <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8007842:	6878      	ldr	r0, [r7, #4]
 8007844:	f000 fe7a 	bl	800853c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007848:	e008      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
      return;
 800784a:	bf00      	nop
 800784c:	e006      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
    return;
 800784e:	bf00      	nop
 8007850:	e004      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
      return;
 8007852:	bf00      	nop
 8007854:	e002      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
      return;
 8007856:	bf00      	nop
 8007858:	e000      	b.n	800785c <HAL_UART_IRQHandler+0x67c>
    return;
 800785a:	bf00      	nop
  }
#endif /* USART_CR1_FIFOEN */
}
 800785c:	37e8      	adds	r7, #232	@ 0xe8
 800785e:	46bd      	mov	sp, r7
 8007860:	bd80      	pop	{r7, pc}
 8007862:	bf00      	nop

08007864 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8007864:	b480      	push	{r7}
 8007866:	b083      	sub	sp, #12
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800786c:	bf00      	nop
 800786e:	370c      	adds	r7, #12
 8007870:	46bd      	mov	sp, r7
 8007872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007876:	4770      	bx	lr

08007878 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8007878:	b480      	push	{r7}
 800787a:	b083      	sub	sp, #12
 800787c:	af00      	add	r7, sp, #0
 800787e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8007880:	bf00      	nop
 8007882:	370c      	adds	r7, #12
 8007884:	46bd      	mov	sp, r7
 8007886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800788a:	4770      	bx	lr

0800788c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800788c:	b480      	push	{r7}
 800788e:	b083      	sub	sp, #12
 8007890:	af00      	add	r7, sp, #0
 8007892:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8007894:	bf00      	nop
 8007896:	370c      	adds	r7, #12
 8007898:	46bd      	mov	sp, r7
 800789a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800789e:	4770      	bx	lr

080078a0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
 80078a8:	460b      	mov	r3, r1
 80078aa:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80078b8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80078bc:	b08c      	sub	sp, #48	@ 0x30
 80078be:	af00      	add	r7, sp, #0
 80078c0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80078c2:	2300      	movs	r3, #0
 80078c4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80078c8:	697b      	ldr	r3, [r7, #20]
 80078ca:	689a      	ldr	r2, [r3, #8]
 80078cc:	697b      	ldr	r3, [r7, #20]
 80078ce:	691b      	ldr	r3, [r3, #16]
 80078d0:	431a      	orrs	r2, r3
 80078d2:	697b      	ldr	r3, [r7, #20]
 80078d4:	695b      	ldr	r3, [r3, #20]
 80078d6:	431a      	orrs	r2, r3
 80078d8:	697b      	ldr	r3, [r7, #20]
 80078da:	69db      	ldr	r3, [r3, #28]
 80078dc:	4313      	orrs	r3, r2
 80078de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80078e0:	697b      	ldr	r3, [r7, #20]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	681a      	ldr	r2, [r3, #0]
 80078e6:	4baa      	ldr	r3, [pc, #680]	@ (8007b90 <UART_SetConfig+0x2d8>)
 80078e8:	4013      	ands	r3, r2
 80078ea:	697a      	ldr	r2, [r7, #20]
 80078ec:	6812      	ldr	r2, [r2, #0]
 80078ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80078f0:	430b      	orrs	r3, r1
 80078f2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80078f4:	697b      	ldr	r3, [r7, #20]
 80078f6:	681b      	ldr	r3, [r3, #0]
 80078f8:	685b      	ldr	r3, [r3, #4]
 80078fa:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80078fe:	697b      	ldr	r3, [r7, #20]
 8007900:	68da      	ldr	r2, [r3, #12]
 8007902:	697b      	ldr	r3, [r7, #20]
 8007904:	681b      	ldr	r3, [r3, #0]
 8007906:	430a      	orrs	r2, r1
 8007908:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800790a:	697b      	ldr	r3, [r7, #20]
 800790c:	699b      	ldr	r3, [r3, #24]
 800790e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8007910:	697b      	ldr	r3, [r7, #20]
 8007912:	681b      	ldr	r3, [r3, #0]
 8007914:	4a9f      	ldr	r2, [pc, #636]	@ (8007b94 <UART_SetConfig+0x2dc>)
 8007916:	4293      	cmp	r3, r2
 8007918:	d004      	beq.n	8007924 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800791a:	697b      	ldr	r3, [r7, #20]
 800791c:	6a1b      	ldr	r3, [r3, #32]
 800791e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007920:	4313      	orrs	r3, r2
 8007922:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	681b      	ldr	r3, [r3, #0]
 8007928:	689b      	ldr	r3, [r3, #8]
 800792a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800792e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8007932:	697a      	ldr	r2, [r7, #20]
 8007934:	6812      	ldr	r2, [r2, #0]
 8007936:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007938:	430b      	orrs	r3, r1
 800793a:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800793c:	697b      	ldr	r3, [r7, #20]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007942:	f023 010f 	bic.w	r1, r3, #15
 8007946:	697b      	ldr	r3, [r7, #20]
 8007948:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800794a:	697b      	ldr	r3, [r7, #20]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8007952:	697b      	ldr	r3, [r7, #20]
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	4a90      	ldr	r2, [pc, #576]	@ (8007b98 <UART_SetConfig+0x2e0>)
 8007958:	4293      	cmp	r3, r2
 800795a:	d125      	bne.n	80079a8 <UART_SetConfig+0xf0>
 800795c:	4b8f      	ldr	r3, [pc, #572]	@ (8007b9c <UART_SetConfig+0x2e4>)
 800795e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007962:	f003 0303 	and.w	r3, r3, #3
 8007966:	2b03      	cmp	r3, #3
 8007968:	d81a      	bhi.n	80079a0 <UART_SetConfig+0xe8>
 800796a:	a201      	add	r2, pc, #4	@ (adr r2, 8007970 <UART_SetConfig+0xb8>)
 800796c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007970:	08007981 	.word	0x08007981
 8007974:	08007991 	.word	0x08007991
 8007978:	08007989 	.word	0x08007989
 800797c:	08007999 	.word	0x08007999
 8007980:	2301      	movs	r3, #1
 8007982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007986:	e116      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007988:	2302      	movs	r3, #2
 800798a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800798e:	e112      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007990:	2304      	movs	r3, #4
 8007992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007996:	e10e      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007998:	2308      	movs	r3, #8
 800799a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800799e:	e10a      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 80079a0:	2310      	movs	r3, #16
 80079a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80079a6:	e106      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 80079a8:	697b      	ldr	r3, [r7, #20]
 80079aa:	681b      	ldr	r3, [r3, #0]
 80079ac:	4a7c      	ldr	r2, [pc, #496]	@ (8007ba0 <UART_SetConfig+0x2e8>)
 80079ae:	4293      	cmp	r3, r2
 80079b0:	d138      	bne.n	8007a24 <UART_SetConfig+0x16c>
 80079b2:	4b7a      	ldr	r3, [pc, #488]	@ (8007b9c <UART_SetConfig+0x2e4>)
 80079b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80079b8:	f003 030c 	and.w	r3, r3, #12
 80079bc:	2b0c      	cmp	r3, #12
 80079be:	d82d      	bhi.n	8007a1c <UART_SetConfig+0x164>
 80079c0:	a201      	add	r2, pc, #4	@ (adr r2, 80079c8 <UART_SetConfig+0x110>)
 80079c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079c6:	bf00      	nop
 80079c8:	080079fd 	.word	0x080079fd
 80079cc:	08007a1d 	.word	0x08007a1d
 80079d0:	08007a1d 	.word	0x08007a1d
 80079d4:	08007a1d 	.word	0x08007a1d
 80079d8:	08007a0d 	.word	0x08007a0d
 80079dc:	08007a1d 	.word	0x08007a1d
 80079e0:	08007a1d 	.word	0x08007a1d
 80079e4:	08007a1d 	.word	0x08007a1d
 80079e8:	08007a05 	.word	0x08007a05
 80079ec:	08007a1d 	.word	0x08007a1d
 80079f0:	08007a1d 	.word	0x08007a1d
 80079f4:	08007a1d 	.word	0x08007a1d
 80079f8:	08007a15 	.word	0x08007a15
 80079fc:	2300      	movs	r3, #0
 80079fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a02:	e0d8      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a04:	2302      	movs	r3, #2
 8007a06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a0a:	e0d4      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a0c:	2304      	movs	r3, #4
 8007a0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a12:	e0d0      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a14:	2308      	movs	r3, #8
 8007a16:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a1a:	e0cc      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a1c:	2310      	movs	r3, #16
 8007a1e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a22:	e0c8      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a24:	697b      	ldr	r3, [r7, #20]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	4a5e      	ldr	r2, [pc, #376]	@ (8007ba4 <UART_SetConfig+0x2ec>)
 8007a2a:	4293      	cmp	r3, r2
 8007a2c:	d125      	bne.n	8007a7a <UART_SetConfig+0x1c2>
 8007a2e:	4b5b      	ldr	r3, [pc, #364]	@ (8007b9c <UART_SetConfig+0x2e4>)
 8007a30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a34:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007a38:	2b30      	cmp	r3, #48	@ 0x30
 8007a3a:	d016      	beq.n	8007a6a <UART_SetConfig+0x1b2>
 8007a3c:	2b30      	cmp	r3, #48	@ 0x30
 8007a3e:	d818      	bhi.n	8007a72 <UART_SetConfig+0x1ba>
 8007a40:	2b20      	cmp	r3, #32
 8007a42:	d00a      	beq.n	8007a5a <UART_SetConfig+0x1a2>
 8007a44:	2b20      	cmp	r3, #32
 8007a46:	d814      	bhi.n	8007a72 <UART_SetConfig+0x1ba>
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d002      	beq.n	8007a52 <UART_SetConfig+0x19a>
 8007a4c:	2b10      	cmp	r3, #16
 8007a4e:	d008      	beq.n	8007a62 <UART_SetConfig+0x1aa>
 8007a50:	e00f      	b.n	8007a72 <UART_SetConfig+0x1ba>
 8007a52:	2300      	movs	r3, #0
 8007a54:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a58:	e0ad      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a5a:	2302      	movs	r3, #2
 8007a5c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a60:	e0a9      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a62:	2304      	movs	r3, #4
 8007a64:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a68:	e0a5      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a6a:	2308      	movs	r3, #8
 8007a6c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a70:	e0a1      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a72:	2310      	movs	r3, #16
 8007a74:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007a78:	e09d      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007a7a:	697b      	ldr	r3, [r7, #20]
 8007a7c:	681b      	ldr	r3, [r3, #0]
 8007a7e:	4a4a      	ldr	r2, [pc, #296]	@ (8007ba8 <UART_SetConfig+0x2f0>)
 8007a80:	4293      	cmp	r3, r2
 8007a82:	d125      	bne.n	8007ad0 <UART_SetConfig+0x218>
 8007a84:	4b45      	ldr	r3, [pc, #276]	@ (8007b9c <UART_SetConfig+0x2e4>)
 8007a86:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007a8a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8007a8e:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a90:	d016      	beq.n	8007ac0 <UART_SetConfig+0x208>
 8007a92:	2bc0      	cmp	r3, #192	@ 0xc0
 8007a94:	d818      	bhi.n	8007ac8 <UART_SetConfig+0x210>
 8007a96:	2b80      	cmp	r3, #128	@ 0x80
 8007a98:	d00a      	beq.n	8007ab0 <UART_SetConfig+0x1f8>
 8007a9a:	2b80      	cmp	r3, #128	@ 0x80
 8007a9c:	d814      	bhi.n	8007ac8 <UART_SetConfig+0x210>
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d002      	beq.n	8007aa8 <UART_SetConfig+0x1f0>
 8007aa2:	2b40      	cmp	r3, #64	@ 0x40
 8007aa4:	d008      	beq.n	8007ab8 <UART_SetConfig+0x200>
 8007aa6:	e00f      	b.n	8007ac8 <UART_SetConfig+0x210>
 8007aa8:	2300      	movs	r3, #0
 8007aaa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007aae:	e082      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007ab0:	2302      	movs	r3, #2
 8007ab2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ab6:	e07e      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007ab8:	2304      	movs	r3, #4
 8007aba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007abe:	e07a      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007ac0:	2308      	movs	r3, #8
 8007ac2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ac6:	e076      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007ac8:	2310      	movs	r3, #16
 8007aca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007ace:	e072      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	681b      	ldr	r3, [r3, #0]
 8007ad4:	4a35      	ldr	r2, [pc, #212]	@ (8007bac <UART_SetConfig+0x2f4>)
 8007ad6:	4293      	cmp	r3, r2
 8007ad8:	d12a      	bne.n	8007b30 <UART_SetConfig+0x278>
 8007ada:	4b30      	ldr	r3, [pc, #192]	@ (8007b9c <UART_SetConfig+0x2e4>)
 8007adc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ae0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8007ae4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007ae8:	d01a      	beq.n	8007b20 <UART_SetConfig+0x268>
 8007aea:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007aee:	d81b      	bhi.n	8007b28 <UART_SetConfig+0x270>
 8007af0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007af4:	d00c      	beq.n	8007b10 <UART_SetConfig+0x258>
 8007af6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007afa:	d815      	bhi.n	8007b28 <UART_SetConfig+0x270>
 8007afc:	2b00      	cmp	r3, #0
 8007afe:	d003      	beq.n	8007b08 <UART_SetConfig+0x250>
 8007b00:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b04:	d008      	beq.n	8007b18 <UART_SetConfig+0x260>
 8007b06:	e00f      	b.n	8007b28 <UART_SetConfig+0x270>
 8007b08:	2300      	movs	r3, #0
 8007b0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b0e:	e052      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b10:	2302      	movs	r3, #2
 8007b12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b16:	e04e      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b18:	2304      	movs	r3, #4
 8007b1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b1e:	e04a      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b20:	2308      	movs	r3, #8
 8007b22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b26:	e046      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b28:	2310      	movs	r3, #16
 8007b2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b2e:	e042      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b30:	697b      	ldr	r3, [r7, #20]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	4a17      	ldr	r2, [pc, #92]	@ (8007b94 <UART_SetConfig+0x2dc>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d13a      	bne.n	8007bb0 <UART_SetConfig+0x2f8>
 8007b3a:	4b18      	ldr	r3, [pc, #96]	@ (8007b9c <UART_SetConfig+0x2e4>)
 8007b3c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007b40:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007b44:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b48:	d01a      	beq.n	8007b80 <UART_SetConfig+0x2c8>
 8007b4a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007b4e:	d81b      	bhi.n	8007b88 <UART_SetConfig+0x2d0>
 8007b50:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b54:	d00c      	beq.n	8007b70 <UART_SetConfig+0x2b8>
 8007b56:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007b5a:	d815      	bhi.n	8007b88 <UART_SetConfig+0x2d0>
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d003      	beq.n	8007b68 <UART_SetConfig+0x2b0>
 8007b60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007b64:	d008      	beq.n	8007b78 <UART_SetConfig+0x2c0>
 8007b66:	e00f      	b.n	8007b88 <UART_SetConfig+0x2d0>
 8007b68:	2300      	movs	r3, #0
 8007b6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b6e:	e022      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b70:	2302      	movs	r3, #2
 8007b72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b76:	e01e      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b78:	2304      	movs	r3, #4
 8007b7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b7e:	e01a      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b80:	2308      	movs	r3, #8
 8007b82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b86:	e016      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b88:	2310      	movs	r3, #16
 8007b8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007b8e:	e012      	b.n	8007bb6 <UART_SetConfig+0x2fe>
 8007b90:	cfff69f3 	.word	0xcfff69f3
 8007b94:	40008000 	.word	0x40008000
 8007b98:	40013800 	.word	0x40013800
 8007b9c:	40021000 	.word	0x40021000
 8007ba0:	40004400 	.word	0x40004400
 8007ba4:	40004800 	.word	0x40004800
 8007ba8:	40004c00 	.word	0x40004c00
 8007bac:	40005000 	.word	0x40005000
 8007bb0:	2310      	movs	r3, #16
 8007bb2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	681b      	ldr	r3, [r3, #0]
 8007bba:	4aae      	ldr	r2, [pc, #696]	@ (8007e74 <UART_SetConfig+0x5bc>)
 8007bbc:	4293      	cmp	r3, r2
 8007bbe:	f040 8097 	bne.w	8007cf0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007bc2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007bc6:	2b08      	cmp	r3, #8
 8007bc8:	d823      	bhi.n	8007c12 <UART_SetConfig+0x35a>
 8007bca:	a201      	add	r2, pc, #4	@ (adr r2, 8007bd0 <UART_SetConfig+0x318>)
 8007bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007bd0:	08007bf5 	.word	0x08007bf5
 8007bd4:	08007c13 	.word	0x08007c13
 8007bd8:	08007bfd 	.word	0x08007bfd
 8007bdc:	08007c13 	.word	0x08007c13
 8007be0:	08007c03 	.word	0x08007c03
 8007be4:	08007c13 	.word	0x08007c13
 8007be8:	08007c13 	.word	0x08007c13
 8007bec:	08007c13 	.word	0x08007c13
 8007bf0:	08007c0b 	.word	0x08007c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007bf4:	f7fd ff1c 	bl	8005a30 <HAL_RCC_GetPCLK1Freq>
 8007bf8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007bfa:	e010      	b.n	8007c1e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007bfc:	4b9e      	ldr	r3, [pc, #632]	@ (8007e78 <UART_SetConfig+0x5c0>)
 8007bfe:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c00:	e00d      	b.n	8007c1e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007c02:	f7fd fe7d 	bl	8005900 <HAL_RCC_GetSysClockFreq>
 8007c06:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007c08:	e009      	b.n	8007c1e <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007c0a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007c0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007c10:	e005      	b.n	8007c1e <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8007c12:	2300      	movs	r3, #0
 8007c14:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007c16:	2301      	movs	r3, #1
 8007c18:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007c1c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007c1e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c20:	2b00      	cmp	r3, #0
 8007c22:	f000 8130 	beq.w	8007e86 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007c26:	697b      	ldr	r3, [r7, #20]
 8007c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c2a:	4a94      	ldr	r2, [pc, #592]	@ (8007e7c <UART_SetConfig+0x5c4>)
 8007c2c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c30:	461a      	mov	r2, r3
 8007c32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c34:	fbb3 f3f2 	udiv	r3, r3, r2
 8007c38:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	685a      	ldr	r2, [r3, #4]
 8007c3e:	4613      	mov	r3, r2
 8007c40:	005b      	lsls	r3, r3, #1
 8007c42:	4413      	add	r3, r2
 8007c44:	69ba      	ldr	r2, [r7, #24]
 8007c46:	429a      	cmp	r2, r3
 8007c48:	d305      	bcc.n	8007c56 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8007c4a:	697b      	ldr	r3, [r7, #20]
 8007c4c:	685b      	ldr	r3, [r3, #4]
 8007c4e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007c50:	69ba      	ldr	r2, [r7, #24]
 8007c52:	429a      	cmp	r2, r3
 8007c54:	d903      	bls.n	8007c5e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8007c56:	2301      	movs	r3, #1
 8007c58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007c5c:	e113      	b.n	8007e86 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007c5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c60:	2200      	movs	r2, #0
 8007c62:	60bb      	str	r3, [r7, #8]
 8007c64:	60fa      	str	r2, [r7, #12]
 8007c66:	697b      	ldr	r3, [r7, #20]
 8007c68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c6a:	4a84      	ldr	r2, [pc, #528]	@ (8007e7c <UART_SetConfig+0x5c4>)
 8007c6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007c70:	b29b      	uxth	r3, r3
 8007c72:	2200      	movs	r2, #0
 8007c74:	603b      	str	r3, [r7, #0]
 8007c76:	607a      	str	r2, [r7, #4]
 8007c78:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007c7c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007c80:	f7f8 ff26 	bl	8000ad0 <__aeabi_uldivmod>
 8007c84:	4602      	mov	r2, r0
 8007c86:	460b      	mov	r3, r1
 8007c88:	4610      	mov	r0, r2
 8007c8a:	4619      	mov	r1, r3
 8007c8c:	f04f 0200 	mov.w	r2, #0
 8007c90:	f04f 0300 	mov.w	r3, #0
 8007c94:	020b      	lsls	r3, r1, #8
 8007c96:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8007c9a:	0202      	lsls	r2, r0, #8
 8007c9c:	6979      	ldr	r1, [r7, #20]
 8007c9e:	6849      	ldr	r1, [r1, #4]
 8007ca0:	0849      	lsrs	r1, r1, #1
 8007ca2:	2000      	movs	r0, #0
 8007ca4:	460c      	mov	r4, r1
 8007ca6:	4605      	mov	r5, r0
 8007ca8:	eb12 0804 	adds.w	r8, r2, r4
 8007cac:	eb43 0905 	adc.w	r9, r3, r5
 8007cb0:	697b      	ldr	r3, [r7, #20]
 8007cb2:	685b      	ldr	r3, [r3, #4]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	469a      	mov	sl, r3
 8007cb8:	4693      	mov	fp, r2
 8007cba:	4652      	mov	r2, sl
 8007cbc:	465b      	mov	r3, fp
 8007cbe:	4640      	mov	r0, r8
 8007cc0:	4649      	mov	r1, r9
 8007cc2:	f7f8 ff05 	bl	8000ad0 <__aeabi_uldivmod>
 8007cc6:	4602      	mov	r2, r0
 8007cc8:	460b      	mov	r3, r1
 8007cca:	4613      	mov	r3, r2
 8007ccc:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8007cce:	6a3b      	ldr	r3, [r7, #32]
 8007cd0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007cd4:	d308      	bcc.n	8007ce8 <UART_SetConfig+0x430>
 8007cd6:	6a3b      	ldr	r3, [r7, #32]
 8007cd8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007cdc:	d204      	bcs.n	8007ce8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8007cde:	697b      	ldr	r3, [r7, #20]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6a3a      	ldr	r2, [r7, #32]
 8007ce4:	60da      	str	r2, [r3, #12]
 8007ce6:	e0ce      	b.n	8007e86 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8007ce8:	2301      	movs	r3, #1
 8007cea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007cee:	e0ca      	b.n	8007e86 <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cf0:	697b      	ldr	r3, [r7, #20]
 8007cf2:	69db      	ldr	r3, [r3, #28]
 8007cf4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007cf8:	d166      	bne.n	8007dc8 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8007cfa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007cfe:	2b08      	cmp	r3, #8
 8007d00:	d827      	bhi.n	8007d52 <UART_SetConfig+0x49a>
 8007d02:	a201      	add	r2, pc, #4	@ (adr r2, 8007d08 <UART_SetConfig+0x450>)
 8007d04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d08:	08007d2d 	.word	0x08007d2d
 8007d0c:	08007d35 	.word	0x08007d35
 8007d10:	08007d3d 	.word	0x08007d3d
 8007d14:	08007d53 	.word	0x08007d53
 8007d18:	08007d43 	.word	0x08007d43
 8007d1c:	08007d53 	.word	0x08007d53
 8007d20:	08007d53 	.word	0x08007d53
 8007d24:	08007d53 	.word	0x08007d53
 8007d28:	08007d4b 	.word	0x08007d4b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007d2c:	f7fd fe80 	bl	8005a30 <HAL_RCC_GetPCLK1Freq>
 8007d30:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d32:	e014      	b.n	8007d5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007d34:	f7fd fe92 	bl	8005a5c <HAL_RCC_GetPCLK2Freq>
 8007d38:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d3a:	e010      	b.n	8007d5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007d3c:	4b4e      	ldr	r3, [pc, #312]	@ (8007e78 <UART_SetConfig+0x5c0>)
 8007d3e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d40:	e00d      	b.n	8007d5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007d42:	f7fd fddd 	bl	8005900 <HAL_RCC_GetSysClockFreq>
 8007d46:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007d48:	e009      	b.n	8007d5e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007d4a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007d4e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007d50:	e005      	b.n	8007d5e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8007d52:	2300      	movs	r3, #0
 8007d54:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007d56:	2301      	movs	r3, #1
 8007d58:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007d5c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d60:	2b00      	cmp	r3, #0
 8007d62:	f000 8090 	beq.w	8007e86 <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007d66:	697b      	ldr	r3, [r7, #20]
 8007d68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007d6a:	4a44      	ldr	r2, [pc, #272]	@ (8007e7c <UART_SetConfig+0x5c4>)
 8007d6c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007d70:	461a      	mov	r2, r3
 8007d72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007d74:	fbb3 f3f2 	udiv	r3, r3, r2
 8007d78:	005a      	lsls	r2, r3, #1
 8007d7a:	697b      	ldr	r3, [r7, #20]
 8007d7c:	685b      	ldr	r3, [r3, #4]
 8007d7e:	085b      	lsrs	r3, r3, #1
 8007d80:	441a      	add	r2, r3
 8007d82:	697b      	ldr	r3, [r7, #20]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	fbb2 f3f3 	udiv	r3, r2, r3
 8007d8a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007d8c:	6a3b      	ldr	r3, [r7, #32]
 8007d8e:	2b0f      	cmp	r3, #15
 8007d90:	d916      	bls.n	8007dc0 <UART_SetConfig+0x508>
 8007d92:	6a3b      	ldr	r3, [r7, #32]
 8007d94:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007d98:	d212      	bcs.n	8007dc0 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8007d9a:	6a3b      	ldr	r3, [r7, #32]
 8007d9c:	b29b      	uxth	r3, r3
 8007d9e:	f023 030f 	bic.w	r3, r3, #15
 8007da2:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007da4:	6a3b      	ldr	r3, [r7, #32]
 8007da6:	085b      	lsrs	r3, r3, #1
 8007da8:	b29b      	uxth	r3, r3
 8007daa:	f003 0307 	and.w	r3, r3, #7
 8007dae:	b29a      	uxth	r2, r3
 8007db0:	8bfb      	ldrh	r3, [r7, #30]
 8007db2:	4313      	orrs	r3, r2
 8007db4:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8007db6:	697b      	ldr	r3, [r7, #20]
 8007db8:	681b      	ldr	r3, [r3, #0]
 8007dba:	8bfa      	ldrh	r2, [r7, #30]
 8007dbc:	60da      	str	r2, [r3, #12]
 8007dbe:	e062      	b.n	8007e86 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8007dc0:	2301      	movs	r3, #1
 8007dc2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8007dc6:	e05e      	b.n	8007e86 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8007dc8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007dcc:	2b08      	cmp	r3, #8
 8007dce:	d828      	bhi.n	8007e22 <UART_SetConfig+0x56a>
 8007dd0:	a201      	add	r2, pc, #4	@ (adr r2, 8007dd8 <UART_SetConfig+0x520>)
 8007dd2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007dd6:	bf00      	nop
 8007dd8:	08007dfd 	.word	0x08007dfd
 8007ddc:	08007e05 	.word	0x08007e05
 8007de0:	08007e0d 	.word	0x08007e0d
 8007de4:	08007e23 	.word	0x08007e23
 8007de8:	08007e13 	.word	0x08007e13
 8007dec:	08007e23 	.word	0x08007e23
 8007df0:	08007e23 	.word	0x08007e23
 8007df4:	08007e23 	.word	0x08007e23
 8007df8:	08007e1b 	.word	0x08007e1b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007dfc:	f7fd fe18 	bl	8005a30 <HAL_RCC_GetPCLK1Freq>
 8007e00:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e02:	e014      	b.n	8007e2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007e04:	f7fd fe2a 	bl	8005a5c <HAL_RCC_GetPCLK2Freq>
 8007e08:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e0a:	e010      	b.n	8007e2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007e0c:	4b1a      	ldr	r3, [pc, #104]	@ (8007e78 <UART_SetConfig+0x5c0>)
 8007e0e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e10:	e00d      	b.n	8007e2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007e12:	f7fd fd75 	bl	8005900 <HAL_RCC_GetSysClockFreq>
 8007e16:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007e18:	e009      	b.n	8007e2e <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007e1a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007e1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007e20:	e005      	b.n	8007e2e <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8007e22:	2300      	movs	r3, #0
 8007e24:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007e26:	2301      	movs	r3, #1
 8007e28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007e2c:	bf00      	nop
    }

    if (pclk != 0U)
 8007e2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e30:	2b00      	cmp	r3, #0
 8007e32:	d028      	beq.n	8007e86 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007e34:	697b      	ldr	r3, [r7, #20]
 8007e36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e38:	4a10      	ldr	r2, [pc, #64]	@ (8007e7c <UART_SetConfig+0x5c4>)
 8007e3a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007e3e:	461a      	mov	r2, r3
 8007e40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e42:	fbb3 f2f2 	udiv	r2, r3, r2
 8007e46:	697b      	ldr	r3, [r7, #20]
 8007e48:	685b      	ldr	r3, [r3, #4]
 8007e4a:	085b      	lsrs	r3, r3, #1
 8007e4c:	441a      	add	r2, r3
 8007e4e:	697b      	ldr	r3, [r7, #20]
 8007e50:	685b      	ldr	r3, [r3, #4]
 8007e52:	fbb2 f3f3 	udiv	r3, r2, r3
 8007e56:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007e58:	6a3b      	ldr	r3, [r7, #32]
 8007e5a:	2b0f      	cmp	r3, #15
 8007e5c:	d910      	bls.n	8007e80 <UART_SetConfig+0x5c8>
 8007e5e:	6a3b      	ldr	r3, [r7, #32]
 8007e60:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007e64:	d20c      	bcs.n	8007e80 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007e66:	6a3b      	ldr	r3, [r7, #32]
 8007e68:	b29a      	uxth	r2, r3
 8007e6a:	697b      	ldr	r3, [r7, #20]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	60da      	str	r2, [r3, #12]
 8007e70:	e009      	b.n	8007e86 <UART_SetConfig+0x5ce>
 8007e72:	bf00      	nop
 8007e74:	40008000 	.word	0x40008000
 8007e78:	00f42400 	.word	0x00f42400
 8007e7c:	080152e0 	.word	0x080152e0
      }
      else
      {
        ret = HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	2201      	movs	r2, #1
 8007e8a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007e8e:	697b      	ldr	r3, [r7, #20]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007e96:	697b      	ldr	r3, [r7, #20]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007e9c:	697b      	ldr	r3, [r7, #20]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007ea2:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8007ea6:	4618      	mov	r0, r3
 8007ea8:	3730      	adds	r7, #48	@ 0x30
 8007eaa:	46bd      	mov	sp, r7
 8007eac:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08007eb0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007eb0:	b480      	push	{r7}
 8007eb2:	b083      	sub	sp, #12
 8007eb4:	af00      	add	r7, sp, #0
 8007eb6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ebc:	f003 0308 	and.w	r3, r3, #8
 8007ec0:	2b00      	cmp	r3, #0
 8007ec2:	d00a      	beq.n	8007eda <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8007ec4:	687b      	ldr	r3, [r7, #4]
 8007ec6:	681b      	ldr	r3, [r3, #0]
 8007ec8:	685b      	ldr	r3, [r3, #4]
 8007eca:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007ece:	687b      	ldr	r3, [r7, #4]
 8007ed0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	430a      	orrs	r2, r1
 8007ed8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ede:	f003 0301 	and.w	r3, r3, #1
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	d00a      	beq.n	8007efc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	685b      	ldr	r3, [r3, #4]
 8007eec:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8007ef0:	687b      	ldr	r3, [r7, #4]
 8007ef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	430a      	orrs	r2, r1
 8007efa:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f00:	f003 0302 	and.w	r3, r3, #2
 8007f04:	2b00      	cmp	r3, #0
 8007f06:	d00a      	beq.n	8007f1e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	430a      	orrs	r2, r1
 8007f1c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f22:	f003 0304 	and.w	r3, r3, #4
 8007f26:	2b00      	cmp	r3, #0
 8007f28:	d00a      	beq.n	8007f40 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	681b      	ldr	r3, [r3, #0]
 8007f2e:	685b      	ldr	r3, [r3, #4]
 8007f30:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007f38:	687b      	ldr	r3, [r7, #4]
 8007f3a:	681b      	ldr	r3, [r3, #0]
 8007f3c:	430a      	orrs	r2, r1
 8007f3e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f44:	f003 0310 	and.w	r3, r3, #16
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d00a      	beq.n	8007f62 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	689b      	ldr	r3, [r3, #8]
 8007f52:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007f56:	687b      	ldr	r3, [r7, #4]
 8007f58:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	430a      	orrs	r2, r1
 8007f60:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f66:	f003 0320 	and.w	r3, r3, #32
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d00a      	beq.n	8007f84 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007f6e:	687b      	ldr	r3, [r7, #4]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	689b      	ldr	r3, [r3, #8]
 8007f74:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	430a      	orrs	r2, r1
 8007f82:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007f84:	687b      	ldr	r3, [r7, #4]
 8007f86:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007f88:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007f8c:	2b00      	cmp	r3, #0
 8007f8e:	d01a      	beq.n	8007fc6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	685b      	ldr	r3, [r3, #4]
 8007f96:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007f9e:	687b      	ldr	r3, [r7, #4]
 8007fa0:	681b      	ldr	r3, [r3, #0]
 8007fa2:	430a      	orrs	r2, r1
 8007fa4:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007faa:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007fae:	d10a      	bne.n	8007fc6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007fb0:	687b      	ldr	r3, [r7, #4]
 8007fb2:	681b      	ldr	r3, [r3, #0]
 8007fb4:	685b      	ldr	r3, [r3, #4]
 8007fb6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	430a      	orrs	r2, r1
 8007fc4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007fca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007fce:	2b00      	cmp	r3, #0
 8007fd0:	d00a      	beq.n	8007fe8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	685b      	ldr	r3, [r3, #4]
 8007fd8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	681b      	ldr	r3, [r3, #0]
 8007fe4:	430a      	orrs	r2, r1
 8007fe6:	605a      	str	r2, [r3, #4]
  }
}
 8007fe8:	bf00      	nop
 8007fea:	370c      	adds	r7, #12
 8007fec:	46bd      	mov	sp, r7
 8007fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff2:	4770      	bx	lr

08007ff4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8007ff4:	b580      	push	{r7, lr}
 8007ff6:	b098      	sub	sp, #96	@ 0x60
 8007ff8:	af02      	add	r7, sp, #8
 8007ffa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ffc:	687b      	ldr	r3, [r7, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008004:	f7f9 fe5a 	bl	8001cbc <HAL_GetTick>
 8008008:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	681b      	ldr	r3, [r3, #0]
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	f003 0308 	and.w	r3, r3, #8
 8008014:	2b08      	cmp	r3, #8
 8008016:	d12f      	bne.n	8008078 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008018:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800801c:	9300      	str	r3, [sp, #0]
 800801e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008020:	2200      	movs	r2, #0
 8008022:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f88e 	bl	8008148 <UART_WaitOnFlagUntilTimeout>
 800802c:	4603      	mov	r3, r0
 800802e:	2b00      	cmp	r3, #0
 8008030:	d022      	beq.n	8008078 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008038:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800803a:	e853 3f00 	ldrex	r3, [r3]
 800803e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008040:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008042:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008046:	653b      	str	r3, [r7, #80]	@ 0x50
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	461a      	mov	r2, r3
 800804e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008050:	647b      	str	r3, [r7, #68]	@ 0x44
 8008052:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008054:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008056:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008058:	e841 2300 	strex	r3, r2, [r1]
 800805c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800805e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008060:	2b00      	cmp	r3, #0
 8008062:	d1e6      	bne.n	8008032 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	2220      	movs	r2, #32
 8008068:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	2200      	movs	r2, #0
 8008070:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008074:	2303      	movs	r3, #3
 8008076:	e063      	b.n	8008140 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	681b      	ldr	r3, [r3, #0]
 800807e:	f003 0304 	and.w	r3, r3, #4
 8008082:	2b04      	cmp	r3, #4
 8008084:	d149      	bne.n	800811a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008086:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800808a:	9300      	str	r3, [sp, #0]
 800808c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800808e:	2200      	movs	r2, #0
 8008090:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 f857 	bl	8008148 <UART_WaitOnFlagUntilTimeout>
 800809a:	4603      	mov	r3, r0
 800809c:	2b00      	cmp	r3, #0
 800809e:	d03c      	beq.n	800811a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80080a8:	e853 3f00 	ldrex	r3, [r3]
 80080ac:	623b      	str	r3, [r7, #32]
   return(result);
 80080ae:	6a3b      	ldr	r3, [r7, #32]
 80080b0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80080b4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80080b6:	687b      	ldr	r3, [r7, #4]
 80080b8:	681b      	ldr	r3, [r3, #0]
 80080ba:	461a      	mov	r2, r3
 80080bc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80080be:	633b      	str	r3, [r7, #48]	@ 0x30
 80080c0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080c2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80080c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80080c6:	e841 2300 	strex	r3, r2, [r1]
 80080ca:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80080cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d1e6      	bne.n	80080a0 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	681b      	ldr	r3, [r3, #0]
 80080d6:	3308      	adds	r3, #8
 80080d8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	e853 3f00 	ldrex	r3, [r3]
 80080e0:	60fb      	str	r3, [r7, #12]
   return(result);
 80080e2:	68fb      	ldr	r3, [r7, #12]
 80080e4:	f023 0301 	bic.w	r3, r3, #1
 80080e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	3308      	adds	r3, #8
 80080f0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80080f2:	61fa      	str	r2, [r7, #28]
 80080f4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80080f6:	69b9      	ldr	r1, [r7, #24]
 80080f8:	69fa      	ldr	r2, [r7, #28]
 80080fa:	e841 2300 	strex	r3, r2, [r1]
 80080fe:	617b      	str	r3, [r7, #20]
   return(result);
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	2b00      	cmp	r3, #0
 8008104:	d1e5      	bne.n	80080d2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	2220      	movs	r2, #32
 800810a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	2200      	movs	r2, #0
 8008112:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008116:	2303      	movs	r3, #3
 8008118:	e012      	b.n	8008140 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	2220      	movs	r2, #32
 800811e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2220      	movs	r2, #32
 8008126:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2200      	movs	r2, #0
 800812e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800813e:	2300      	movs	r3, #0
}
 8008140:	4618      	mov	r0, r3
 8008142:	3758      	adds	r7, #88	@ 0x58
 8008144:	46bd      	mov	sp, r7
 8008146:	bd80      	pop	{r7, pc}

08008148 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008148:	b580      	push	{r7, lr}
 800814a:	b084      	sub	sp, #16
 800814c:	af00      	add	r7, sp, #0
 800814e:	60f8      	str	r0, [r7, #12]
 8008150:	60b9      	str	r1, [r7, #8]
 8008152:	603b      	str	r3, [r7, #0]
 8008154:	4613      	mov	r3, r2
 8008156:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008158:	e04f      	b.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800815a:	69bb      	ldr	r3, [r7, #24]
 800815c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008160:	d04b      	beq.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008162:	f7f9 fdab 	bl	8001cbc <HAL_GetTick>
 8008166:	4602      	mov	r2, r0
 8008168:	683b      	ldr	r3, [r7, #0]
 800816a:	1ad3      	subs	r3, r2, r3
 800816c:	69ba      	ldr	r2, [r7, #24]
 800816e:	429a      	cmp	r2, r3
 8008170:	d302      	bcc.n	8008178 <UART_WaitOnFlagUntilTimeout+0x30>
 8008172:	69bb      	ldr	r3, [r7, #24]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d101      	bne.n	800817c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008178:	2303      	movs	r3, #3
 800817a:	e04e      	b.n	800821a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	681b      	ldr	r3, [r3, #0]
 8008182:	f003 0304 	and.w	r3, r3, #4
 8008186:	2b00      	cmp	r3, #0
 8008188:	d037      	beq.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb2>
 800818a:	68bb      	ldr	r3, [r7, #8]
 800818c:	2b80      	cmp	r3, #128	@ 0x80
 800818e:	d034      	beq.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb2>
 8008190:	68bb      	ldr	r3, [r7, #8]
 8008192:	2b40      	cmp	r3, #64	@ 0x40
 8008194:	d031      	beq.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	69db      	ldr	r3, [r3, #28]
 800819c:	f003 0308 	and.w	r3, r3, #8
 80081a0:	2b08      	cmp	r3, #8
 80081a2:	d110      	bne.n	80081c6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80081a4:	68fb      	ldr	r3, [r7, #12]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	2208      	movs	r2, #8
 80081aa:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f000 f879 	bl	80082a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80081b2:	68fb      	ldr	r3, [r7, #12]
 80081b4:	2208      	movs	r2, #8
 80081b6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2200      	movs	r2, #0
 80081be:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80081c2:	2301      	movs	r3, #1
 80081c4:	e029      	b.n	800821a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	681b      	ldr	r3, [r3, #0]
 80081ca:	69db      	ldr	r3, [r3, #28]
 80081cc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80081d0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80081d4:	d111      	bne.n	80081fa <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	681b      	ldr	r3, [r3, #0]
 80081da:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80081de:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80081e0:	68f8      	ldr	r0, [r7, #12]
 80081e2:	f000 f85f 	bl	80082a4 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	2220      	movs	r2, #32
 80081ea:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80081ee:	68fb      	ldr	r3, [r7, #12]
 80081f0:	2200      	movs	r2, #0
 80081f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80081f6:	2303      	movs	r3, #3
 80081f8:	e00f      	b.n	800821a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80081fa:	68fb      	ldr	r3, [r7, #12]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	69da      	ldr	r2, [r3, #28]
 8008200:	68bb      	ldr	r3, [r7, #8]
 8008202:	4013      	ands	r3, r2
 8008204:	68ba      	ldr	r2, [r7, #8]
 8008206:	429a      	cmp	r2, r3
 8008208:	bf0c      	ite	eq
 800820a:	2301      	moveq	r3, #1
 800820c:	2300      	movne	r3, #0
 800820e:	b2db      	uxtb	r3, r3
 8008210:	461a      	mov	r2, r3
 8008212:	79fb      	ldrb	r3, [r7, #7]
 8008214:	429a      	cmp	r2, r3
 8008216:	d0a0      	beq.n	800815a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008218:	2300      	movs	r3, #0
}
 800821a:	4618      	mov	r0, r3
 800821c:	3710      	adds	r7, #16
 800821e:	46bd      	mov	sp, r7
 8008220:	bd80      	pop	{r7, pc}

08008222 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8008222:	b480      	push	{r7}
 8008224:	b08f      	sub	sp, #60	@ 0x3c
 8008226:	af00      	add	r7, sp, #0
 8008228:	6078      	str	r0, [r7, #4]
#if defined(USART_CR1_FIFOEN)
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800822a:	687b      	ldr	r3, [r7, #4]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008230:	6a3b      	ldr	r3, [r7, #32]
 8008232:	e853 3f00 	ldrex	r3, [r3]
 8008236:	61fb      	str	r3, [r7, #28]
   return(result);
 8008238:	69fb      	ldr	r3, [r7, #28]
 800823a:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800823e:	637b      	str	r3, [r7, #52]	@ 0x34
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	461a      	mov	r2, r3
 8008246:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008248:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800824a:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800824c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800824e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008250:	e841 2300 	strex	r3, r2, [r1]
 8008254:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008258:	2b00      	cmp	r3, #0
 800825a:	d1e6      	bne.n	800822a <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	3308      	adds	r3, #8
 8008262:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008264:	68fb      	ldr	r3, [r7, #12]
 8008266:	e853 3f00 	ldrex	r3, [r3]
 800826a:	60bb      	str	r3, [r7, #8]
   return(result);
 800826c:	68bb      	ldr	r3, [r7, #8]
 800826e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8008272:	633b      	str	r3, [r7, #48]	@ 0x30
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	681b      	ldr	r3, [r3, #0]
 8008278:	3308      	adds	r3, #8
 800827a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800827c:	61ba      	str	r2, [r7, #24]
 800827e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008280:	6979      	ldr	r1, [r7, #20]
 8008282:	69ba      	ldr	r2, [r7, #24]
 8008284:	e841 2300 	strex	r3, r2, [r1]
 8008288:	613b      	str	r3, [r7, #16]
   return(result);
 800828a:	693b      	ldr	r3, [r7, #16]
 800828c:	2b00      	cmp	r3, #0
 800828e:	d1e5      	bne.n	800825c <UART_EndTxTransfer+0x3a>
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	2220      	movs	r2, #32
 8008294:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 8008298:	bf00      	nop
 800829a:	373c      	adds	r7, #60	@ 0x3c
 800829c:	46bd      	mov	sp, r7
 800829e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082a2:	4770      	bx	lr

080082a4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80082a4:	b480      	push	{r7}
 80082a6:	b095      	sub	sp, #84	@ 0x54
 80082a8:	af00      	add	r7, sp, #0
 80082aa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082b2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80082b4:	e853 3f00 	ldrex	r3, [r3]
 80082b8:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80082ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80082bc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80082c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	461a      	mov	r2, r3
 80082c8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80082ca:	643b      	str	r3, [r7, #64]	@ 0x40
 80082cc:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082ce:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80082d0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80082d2:	e841 2300 	strex	r3, r2, [r1]
 80082d6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80082d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80082da:	2b00      	cmp	r3, #0
 80082dc:	d1e6      	bne.n	80082ac <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	681b      	ldr	r3, [r3, #0]
 80082e2:	3308      	adds	r3, #8
 80082e4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082e6:	6a3b      	ldr	r3, [r7, #32]
 80082e8:	e853 3f00 	ldrex	r3, [r3]
 80082ec:	61fb      	str	r3, [r7, #28]
   return(result);
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80082f4:	f023 0301 	bic.w	r3, r3, #1
 80082f8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	3308      	adds	r3, #8
 8008300:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008302:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008304:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008306:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008308:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800830a:	e841 2300 	strex	r3, r2, [r1]
 800830e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008310:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008312:	2b00      	cmp	r3, #0
 8008314:	d1e3      	bne.n	80082de <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008316:	687b      	ldr	r3, [r7, #4]
 8008318:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800831a:	2b01      	cmp	r3, #1
 800831c:	d118      	bne.n	8008350 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800831e:	687b      	ldr	r3, [r7, #4]
 8008320:	681b      	ldr	r3, [r3, #0]
 8008322:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008324:	68fb      	ldr	r3, [r7, #12]
 8008326:	e853 3f00 	ldrex	r3, [r3]
 800832a:	60bb      	str	r3, [r7, #8]
   return(result);
 800832c:	68bb      	ldr	r3, [r7, #8]
 800832e:	f023 0310 	bic.w	r3, r3, #16
 8008332:	647b      	str	r3, [r7, #68]	@ 0x44
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	681b      	ldr	r3, [r3, #0]
 8008338:	461a      	mov	r2, r3
 800833a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800833c:	61bb      	str	r3, [r7, #24]
 800833e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008340:	6979      	ldr	r1, [r7, #20]
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	e841 2300 	strex	r3, r2, [r1]
 8008348:	613b      	str	r3, [r7, #16]
   return(result);
 800834a:	693b      	ldr	r3, [r7, #16]
 800834c:	2b00      	cmp	r3, #0
 800834e:	d1e6      	bne.n	800831e <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	2220      	movs	r2, #32
 8008354:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	2200      	movs	r2, #0
 800835c:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	2200      	movs	r2, #0
 8008362:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008364:	bf00      	nop
 8008366:	3754      	adds	r7, #84	@ 0x54
 8008368:	46bd      	mov	sp, r7
 800836a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836e:	4770      	bx	lr

08008370 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b090      	sub	sp, #64	@ 0x40
 8008374:	af00      	add	r7, sp, #0
 8008376:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800837c:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	681b      	ldr	r3, [r3, #0]
 8008382:	681b      	ldr	r3, [r3, #0]
 8008384:	f003 0320 	and.w	r3, r3, #32
 8008388:	2b00      	cmp	r3, #0
 800838a:	d137      	bne.n	80083fc <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800838c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800838e:	2200      	movs	r2, #0
 8008390:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008394:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008396:	681b      	ldr	r3, [r3, #0]
 8008398:	3308      	adds	r3, #8
 800839a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800839c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800839e:	e853 3f00 	ldrex	r3, [r3]
 80083a2:	623b      	str	r3, [r7, #32]
   return(result);
 80083a4:	6a3b      	ldr	r3, [r7, #32]
 80083a6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80083aa:	63bb      	str	r3, [r7, #56]	@ 0x38
 80083ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ae:	681b      	ldr	r3, [r3, #0]
 80083b0:	3308      	adds	r3, #8
 80083b2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80083b4:	633a      	str	r2, [r7, #48]	@ 0x30
 80083b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80083ba:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80083bc:	e841 2300 	strex	r3, r2, [r1]
 80083c0:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80083c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d1e5      	bne.n	8008394 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80083c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083ce:	693b      	ldr	r3, [r7, #16]
 80083d0:	e853 3f00 	ldrex	r3, [r3]
 80083d4:	60fb      	str	r3, [r7, #12]
   return(result);
 80083d6:	68fb      	ldr	r3, [r7, #12]
 80083d8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80083dc:	637b      	str	r3, [r7, #52]	@ 0x34
 80083de:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083e0:	681b      	ldr	r3, [r3, #0]
 80083e2:	461a      	mov	r2, r3
 80083e4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083e6:	61fb      	str	r3, [r7, #28]
 80083e8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083ea:	69b9      	ldr	r1, [r7, #24]
 80083ec:	69fa      	ldr	r2, [r7, #28]
 80083ee:	e841 2300 	strex	r3, r2, [r1]
 80083f2:	617b      	str	r3, [r7, #20]
   return(result);
 80083f4:	697b      	ldr	r3, [r7, #20]
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d1e6      	bne.n	80083c8 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80083fa:	e002      	b.n	8008402 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 80083fc:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 80083fe:	f7ff fa31 	bl	8007864 <HAL_UART_TxCpltCallback>
}
 8008402:	bf00      	nop
 8008404:	3740      	adds	r7, #64	@ 0x40
 8008406:	46bd      	mov	sp, r7
 8008408:	bd80      	pop	{r7, pc}

0800840a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800840a:	b580      	push	{r7, lr}
 800840c:	b084      	sub	sp, #16
 800840e:	af00      	add	r7, sp, #0
 8008410:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008416:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008418:	68f8      	ldr	r0, [r7, #12]
 800841a:	f7ff fa2d 	bl	8007878 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800841e:	bf00      	nop
 8008420:	3710      	adds	r7, #16
 8008422:	46bd      	mov	sp, r7
 8008424:	bd80      	pop	{r7, pc}

08008426 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8008426:	b580      	push	{r7, lr}
 8008428:	b086      	sub	sp, #24
 800842a:	af00      	add	r7, sp, #0
 800842c:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008432:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008434:	697b      	ldr	r3, [r7, #20]
 8008436:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800843a:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800843c:	697b      	ldr	r3, [r7, #20]
 800843e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8008442:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008444:	697b      	ldr	r3, [r7, #20]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	689b      	ldr	r3, [r3, #8]
 800844a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800844e:	2b80      	cmp	r3, #128	@ 0x80
 8008450:	d109      	bne.n	8008466 <UART_DMAError+0x40>
 8008452:	693b      	ldr	r3, [r7, #16]
 8008454:	2b21      	cmp	r3, #33	@ 0x21
 8008456:	d106      	bne.n	8008466 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008458:	697b      	ldr	r3, [r7, #20]
 800845a:	2200      	movs	r2, #0
 800845c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8008460:	6978      	ldr	r0, [r7, #20]
 8008462:	f7ff fede 	bl	8008222 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008466:	697b      	ldr	r3, [r7, #20]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	689b      	ldr	r3, [r3, #8]
 800846c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008470:	2b40      	cmp	r3, #64	@ 0x40
 8008472:	d109      	bne.n	8008488 <UART_DMAError+0x62>
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	2b22      	cmp	r3, #34	@ 0x22
 8008478:	d106      	bne.n	8008488 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800847a:	697b      	ldr	r3, [r7, #20]
 800847c:	2200      	movs	r2, #0
 800847e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8008482:	6978      	ldr	r0, [r7, #20]
 8008484:	f7ff ff0e 	bl	80082a4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008488:	697b      	ldr	r3, [r7, #20]
 800848a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800848e:	f043 0210 	orr.w	r2, r3, #16
 8008492:	697b      	ldr	r3, [r7, #20]
 8008494:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008498:	6978      	ldr	r0, [r7, #20]
 800849a:	f7ff f9f7 	bl	800788c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800849e:	bf00      	nop
 80084a0:	3718      	adds	r7, #24
 80084a2:	46bd      	mov	sp, r7
 80084a4:	bd80      	pop	{r7, pc}

080084a6 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80084a6:	b580      	push	{r7, lr}
 80084a8:	b084      	sub	sp, #16
 80084aa:	af00      	add	r7, sp, #0
 80084ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80084ae:	687b      	ldr	r3, [r7, #4]
 80084b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80084b2:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	2200      	movs	r2, #0
 80084b8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->TxXferCount = 0U;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	2200      	movs	r2, #0
 80084c0:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80084c4:	68f8      	ldr	r0, [r7, #12]
 80084c6:	f7ff f9e1 	bl	800788c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80084ca:	bf00      	nop
 80084cc:	3710      	adds	r7, #16
 80084ce:	46bd      	mov	sp, r7
 80084d0:	bd80      	pop	{r7, pc}

080084d2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b088      	sub	sp, #32
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80084e0:	68fb      	ldr	r3, [r7, #12]
 80084e2:	e853 3f00 	ldrex	r3, [r3]
 80084e6:	60bb      	str	r3, [r7, #8]
   return(result);
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80084ee:	61fb      	str	r3, [r7, #28]
 80084f0:	687b      	ldr	r3, [r7, #4]
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	461a      	mov	r2, r3
 80084f6:	69fb      	ldr	r3, [r7, #28]
 80084f8:	61bb      	str	r3, [r7, #24]
 80084fa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80084fc:	6979      	ldr	r1, [r7, #20]
 80084fe:	69ba      	ldr	r2, [r7, #24]
 8008500:	e841 2300 	strex	r3, r2, [r1]
 8008504:	613b      	str	r3, [r7, #16]
   return(result);
 8008506:	693b      	ldr	r3, [r7, #16]
 8008508:	2b00      	cmp	r3, #0
 800850a:	d1e6      	bne.n	80084da <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800850c:	687b      	ldr	r3, [r7, #4]
 800850e:	2220      	movs	r2, #32
 8008510:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008514:	687b      	ldr	r3, [r7, #4]
 8008516:	2200      	movs	r2, #0
 8008518:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800851a:	6878      	ldr	r0, [r7, #4]
 800851c:	f7ff f9a2 	bl	8007864 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008520:	bf00      	nop
 8008522:	3720      	adds	r7, #32
 8008524:	46bd      	mov	sp, r7
 8008526:	bd80      	pop	{r7, pc}

08008528 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008528:	b480      	push	{r7}
 800852a:	b083      	sub	sp, #12
 800852c:	af00      	add	r7, sp, #0
 800852e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008530:	bf00      	nop
 8008532:	370c      	adds	r7, #12
 8008534:	46bd      	mov	sp, r7
 8008536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800853a:	4770      	bx	lr

0800853c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008544:	bf00      	nop
 8008546:	370c      	adds	r7, #12
 8008548:	46bd      	mov	sp, r7
 800854a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854e:	4770      	bx	lr

08008550 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008550:	b480      	push	{r7}
 8008552:	b083      	sub	sp, #12
 8008554:	af00      	add	r7, sp, #0
 8008556:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008558:	bf00      	nop
 800855a:	370c      	adds	r7, #12
 800855c:	46bd      	mov	sp, r7
 800855e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008562:	4770      	bx	lr

08008564 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008564:	b480      	push	{r7}
 8008566:	b085      	sub	sp, #20
 8008568:	af00      	add	r7, sp, #0
 800856a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800856c:	687b      	ldr	r3, [r7, #4]
 800856e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008572:	2b01      	cmp	r3, #1
 8008574:	d101      	bne.n	800857a <HAL_UARTEx_DisableFifoMode+0x16>
 8008576:	2302      	movs	r3, #2
 8008578:	e027      	b.n	80085ca <HAL_UARTEx_DisableFifoMode+0x66>
 800857a:	687b      	ldr	r3, [r7, #4]
 800857c:	2201      	movs	r2, #1
 800857e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008582:	687b      	ldr	r3, [r7, #4]
 8008584:	2224      	movs	r2, #36	@ 0x24
 8008586:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800858a:	687b      	ldr	r3, [r7, #4]
 800858c:	681b      	ldr	r3, [r3, #0]
 800858e:	681b      	ldr	r3, [r3, #0]
 8008590:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008592:	687b      	ldr	r3, [r7, #4]
 8008594:	681b      	ldr	r3, [r3, #0]
 8008596:	681a      	ldr	r2, [r3, #0]
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	681b      	ldr	r3, [r3, #0]
 800859c:	f022 0201 	bic.w	r2, r2, #1
 80085a0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80085a2:	68fb      	ldr	r3, [r7, #12]
 80085a4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80085a8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	2200      	movs	r2, #0
 80085ae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	68fa      	ldr	r2, [r7, #12]
 80085b6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	2220      	movs	r2, #32
 80085bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	2200      	movs	r2, #0
 80085c4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80085c8:	2300      	movs	r3, #0
}
 80085ca:	4618      	mov	r0, r3
 80085cc:	3714      	adds	r7, #20
 80085ce:	46bd      	mov	sp, r7
 80085d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085d4:	4770      	bx	lr

080085d6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b084      	sub	sp, #16
 80085da:	af00      	add	r7, sp, #0
 80085dc:	6078      	str	r0, [r7, #4]
 80085de:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80085e0:	687b      	ldr	r3, [r7, #4]
 80085e2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80085e6:	2b01      	cmp	r3, #1
 80085e8:	d101      	bne.n	80085ee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 80085ea:	2302      	movs	r3, #2
 80085ec:	e02d      	b.n	800864a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	2201      	movs	r2, #1
 80085f2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80085f6:	687b      	ldr	r3, [r7, #4]
 80085f8:	2224      	movs	r2, #36	@ 0x24
 80085fa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80085fe:	687b      	ldr	r3, [r7, #4]
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008606:	687b      	ldr	r3, [r7, #4]
 8008608:	681b      	ldr	r3, [r3, #0]
 800860a:	681a      	ldr	r2, [r3, #0]
 800860c:	687b      	ldr	r3, [r7, #4]
 800860e:	681b      	ldr	r3, [r3, #0]
 8008610:	f022 0201 	bic.w	r2, r2, #1
 8008614:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	681b      	ldr	r3, [r3, #0]
 800861a:	689b      	ldr	r3, [r3, #8]
 800861c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	681b      	ldr	r3, [r3, #0]
 8008624:	683a      	ldr	r2, [r7, #0]
 8008626:	430a      	orrs	r2, r1
 8008628:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800862a:	6878      	ldr	r0, [r7, #4]
 800862c:	f000 f850 	bl	80086d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	681b      	ldr	r3, [r3, #0]
 8008634:	68fa      	ldr	r2, [r7, #12]
 8008636:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2220      	movs	r2, #32
 800863c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008648:	2300      	movs	r3, #0
}
 800864a:	4618      	mov	r0, r3
 800864c:	3710      	adds	r7, #16
 800864e:	46bd      	mov	sp, r7
 8008650:	bd80      	pop	{r7, pc}

08008652 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008652:	b580      	push	{r7, lr}
 8008654:	b084      	sub	sp, #16
 8008656:	af00      	add	r7, sp, #0
 8008658:	6078      	str	r0, [r7, #4]
 800865a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008662:	2b01      	cmp	r3, #1
 8008664:	d101      	bne.n	800866a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008666:	2302      	movs	r3, #2
 8008668:	e02d      	b.n	80086c6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	2201      	movs	r2, #1
 800866e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2224      	movs	r2, #36	@ 0x24
 8008676:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	681b      	ldr	r3, [r3, #0]
 8008680:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	681a      	ldr	r2, [r3, #0]
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	681b      	ldr	r3, [r3, #0]
 800868c:	f022 0201 	bic.w	r2, r2, #1
 8008690:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	689b      	ldr	r3, [r3, #8]
 8008698:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	683a      	ldr	r2, [r7, #0]
 80086a2:	430a      	orrs	r2, r1
 80086a4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80086a6:	6878      	ldr	r0, [r7, #4]
 80086a8:	f000 f812 	bl	80086d0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80086ac:	687b      	ldr	r3, [r7, #4]
 80086ae:	681b      	ldr	r3, [r3, #0]
 80086b0:	68fa      	ldr	r2, [r7, #12]
 80086b2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	2220      	movs	r2, #32
 80086b8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	2200      	movs	r2, #0
 80086c0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80086c4:	2300      	movs	r3, #0
}
 80086c6:	4618      	mov	r0, r3
 80086c8:	3710      	adds	r7, #16
 80086ca:	46bd      	mov	sp, r7
 80086cc:	bd80      	pop	{r7, pc}
	...

080086d0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b085      	sub	sp, #20
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80086dc:	2b00      	cmp	r3, #0
 80086de:	d108      	bne.n	80086f2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	2201      	movs	r2, #1
 80086e4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 80086e8:	687b      	ldr	r3, [r7, #4]
 80086ea:	2201      	movs	r2, #1
 80086ec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80086f0:	e031      	b.n	8008756 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80086f2:	2308      	movs	r3, #8
 80086f4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80086f6:	2308      	movs	r3, #8
 80086f8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80086fa:	687b      	ldr	r3, [r7, #4]
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	689b      	ldr	r3, [r3, #8]
 8008700:	0e5b      	lsrs	r3, r3, #25
 8008702:	b2db      	uxtb	r3, r3
 8008704:	f003 0307 	and.w	r3, r3, #7
 8008708:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	681b      	ldr	r3, [r3, #0]
 800870e:	689b      	ldr	r3, [r3, #8]
 8008710:	0f5b      	lsrs	r3, r3, #29
 8008712:	b2db      	uxtb	r3, r3
 8008714:	f003 0307 	and.w	r3, r3, #7
 8008718:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800871a:	7bbb      	ldrb	r3, [r7, #14]
 800871c:	7b3a      	ldrb	r2, [r7, #12]
 800871e:	4911      	ldr	r1, [pc, #68]	@ (8008764 <UARTEx_SetNbDataToProcess+0x94>)
 8008720:	5c8a      	ldrb	r2, [r1, r2]
 8008722:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008726:	7b3a      	ldrb	r2, [r7, #12]
 8008728:	490f      	ldr	r1, [pc, #60]	@ (8008768 <UARTEx_SetNbDataToProcess+0x98>)
 800872a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800872c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008730:	b29a      	uxth	r2, r3
 8008732:	687b      	ldr	r3, [r7, #4]
 8008734:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008738:	7bfb      	ldrb	r3, [r7, #15]
 800873a:	7b7a      	ldrb	r2, [r7, #13]
 800873c:	4909      	ldr	r1, [pc, #36]	@ (8008764 <UARTEx_SetNbDataToProcess+0x94>)
 800873e:	5c8a      	ldrb	r2, [r1, r2]
 8008740:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008744:	7b7a      	ldrb	r2, [r7, #13]
 8008746:	4908      	ldr	r1, [pc, #32]	@ (8008768 <UARTEx_SetNbDataToProcess+0x98>)
 8008748:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800874a:	fb93 f3f2 	sdiv	r3, r3, r2
 800874e:	b29a      	uxth	r2, r3
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008756:	bf00      	nop
 8008758:	3714      	adds	r7, #20
 800875a:	46bd      	mov	sp, r7
 800875c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008760:	4770      	bx	lr
 8008762:	bf00      	nop
 8008764:	080152f8 	.word	0x080152f8
 8008768:	08015300 	.word	0x08015300

0800876c <__NVIC_SetPriority>:
{
 800876c:	b480      	push	{r7}
 800876e:	b083      	sub	sp, #12
 8008770:	af00      	add	r7, sp, #0
 8008772:	4603      	mov	r3, r0
 8008774:	6039      	str	r1, [r7, #0]
 8008776:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008778:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800877c:	2b00      	cmp	r3, #0
 800877e:	db0a      	blt.n	8008796 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008780:	683b      	ldr	r3, [r7, #0]
 8008782:	b2da      	uxtb	r2, r3
 8008784:	490c      	ldr	r1, [pc, #48]	@ (80087b8 <__NVIC_SetPriority+0x4c>)
 8008786:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800878a:	0112      	lsls	r2, r2, #4
 800878c:	b2d2      	uxtb	r2, r2
 800878e:	440b      	add	r3, r1
 8008790:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8008794:	e00a      	b.n	80087ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008796:	683b      	ldr	r3, [r7, #0]
 8008798:	b2da      	uxtb	r2, r3
 800879a:	4908      	ldr	r1, [pc, #32]	@ (80087bc <__NVIC_SetPriority+0x50>)
 800879c:	79fb      	ldrb	r3, [r7, #7]
 800879e:	f003 030f 	and.w	r3, r3, #15
 80087a2:	3b04      	subs	r3, #4
 80087a4:	0112      	lsls	r2, r2, #4
 80087a6:	b2d2      	uxtb	r2, r2
 80087a8:	440b      	add	r3, r1
 80087aa:	761a      	strb	r2, [r3, #24]
}
 80087ac:	bf00      	nop
 80087ae:	370c      	adds	r7, #12
 80087b0:	46bd      	mov	sp, r7
 80087b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b6:	4770      	bx	lr
 80087b8:	e000e100 	.word	0xe000e100
 80087bc:	e000ed00 	.word	0xe000ed00

080087c0 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80087c0:	b580      	push	{r7, lr}
 80087c2:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80087c4:	4b05      	ldr	r3, [pc, #20]	@ (80087dc <SysTick_Handler+0x1c>)
 80087c6:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80087c8:	f002 ff9c 	bl	800b704 <xTaskGetSchedulerState>
 80087cc:	4603      	mov	r3, r0
 80087ce:	2b01      	cmp	r3, #1
 80087d0:	d001      	beq.n	80087d6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80087d2:	f004 fa79 	bl	800ccc8 <xPortSysTickHandler>
  }
}
 80087d6:	bf00      	nop
 80087d8:	bd80      	pop	{r7, pc}
 80087da:	bf00      	nop
 80087dc:	e000e010 	.word	0xe000e010

080087e0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80087e0:	b580      	push	{r7, lr}
 80087e2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80087e4:	2100      	movs	r1, #0
 80087e6:	f06f 0004 	mvn.w	r0, #4
 80087ea:	f7ff ffbf 	bl	800876c <__NVIC_SetPriority>
#endif
}
 80087ee:	bf00      	nop
 80087f0:	bd80      	pop	{r7, pc}
	...

080087f4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 80087f4:	b480      	push	{r7}
 80087f6:	b083      	sub	sp, #12
 80087f8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80087fa:	f3ef 8305 	mrs	r3, IPSR
 80087fe:	603b      	str	r3, [r7, #0]
  return(result);
 8008800:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008802:	2b00      	cmp	r3, #0
 8008804:	d003      	beq.n	800880e <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008806:	f06f 0305 	mvn.w	r3, #5
 800880a:	607b      	str	r3, [r7, #4]
 800880c:	e00c      	b.n	8008828 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800880e:	4b0a      	ldr	r3, [pc, #40]	@ (8008838 <osKernelInitialize+0x44>)
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	2b00      	cmp	r3, #0
 8008814:	d105      	bne.n	8008822 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008816:	4b08      	ldr	r3, [pc, #32]	@ (8008838 <osKernelInitialize+0x44>)
 8008818:	2201      	movs	r2, #1
 800881a:	601a      	str	r2, [r3, #0]
      stat = osOK;
 800881c:	2300      	movs	r3, #0
 800881e:	607b      	str	r3, [r7, #4]
 8008820:	e002      	b.n	8008828 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008822:	f04f 33ff 	mov.w	r3, #4294967295
 8008826:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008828:	687b      	ldr	r3, [r7, #4]
}
 800882a:	4618      	mov	r0, r3
 800882c:	370c      	adds	r7, #12
 800882e:	46bd      	mov	sp, r7
 8008830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008834:	4770      	bx	lr
 8008836:	bf00      	nop
 8008838:	200006d8 	.word	0x200006d8

0800883c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 800883c:	b580      	push	{r7, lr}
 800883e:	b082      	sub	sp, #8
 8008840:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008842:	f3ef 8305 	mrs	r3, IPSR
 8008846:	603b      	str	r3, [r7, #0]
  return(result);
 8008848:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800884a:	2b00      	cmp	r3, #0
 800884c:	d003      	beq.n	8008856 <osKernelStart+0x1a>
    stat = osErrorISR;
 800884e:	f06f 0305 	mvn.w	r3, #5
 8008852:	607b      	str	r3, [r7, #4]
 8008854:	e010      	b.n	8008878 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008856:	4b0b      	ldr	r3, [pc, #44]	@ (8008884 <osKernelStart+0x48>)
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	2b01      	cmp	r3, #1
 800885c:	d109      	bne.n	8008872 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 800885e:	f7ff ffbf 	bl	80087e0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008862:	4b08      	ldr	r3, [pc, #32]	@ (8008884 <osKernelStart+0x48>)
 8008864:	2202      	movs	r2, #2
 8008866:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008868:	f002 f8de 	bl	800aa28 <vTaskStartScheduler>
      stat = osOK;
 800886c:	2300      	movs	r3, #0
 800886e:	607b      	str	r3, [r7, #4]
 8008870:	e002      	b.n	8008878 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008872:	f04f 33ff 	mov.w	r3, #4294967295
 8008876:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008878:	687b      	ldr	r3, [r7, #4]
}
 800887a:	4618      	mov	r0, r3
 800887c:	3708      	adds	r7, #8
 800887e:	46bd      	mov	sp, r7
 8008880:	bd80      	pop	{r7, pc}
 8008882:	bf00      	nop
 8008884:	200006d8 	.word	0x200006d8

08008888 <osKernelGetTickCount>:
  }

  return (lock);
}

uint32_t osKernelGetTickCount (void) {
 8008888:	b580      	push	{r7, lr}
 800888a:	b082      	sub	sp, #8
 800888c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800888e:	f3ef 8305 	mrs	r3, IPSR
 8008892:	603b      	str	r3, [r7, #0]
  return(result);
 8008894:	683b      	ldr	r3, [r7, #0]
  TickType_t ticks;

  if (IS_IRQ()) {
 8008896:	2b00      	cmp	r3, #0
 8008898:	d003      	beq.n	80088a2 <osKernelGetTickCount+0x1a>
    ticks = xTaskGetTickCountFromISR();
 800889a:	f002 fa5f 	bl	800ad5c <xTaskGetTickCountFromISR>
 800889e:	6078      	str	r0, [r7, #4]
 80088a0:	e002      	b.n	80088a8 <osKernelGetTickCount+0x20>
  } else {
    ticks = xTaskGetTickCount();
 80088a2:	f002 fa49 	bl	800ad38 <xTaskGetTickCount>
 80088a6:	6078      	str	r0, [r7, #4]
  }

  return (ticks);
 80088a8:	687b      	ldr	r3, [r7, #4]
}
 80088aa:	4618      	mov	r0, r3
 80088ac:	3708      	adds	r7, #8
 80088ae:	46bd      	mov	sp, r7
 80088b0:	bd80      	pop	{r7, pc}

080088b2 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80088b2:	b580      	push	{r7, lr}
 80088b4:	b08e      	sub	sp, #56	@ 0x38
 80088b6:	af04      	add	r7, sp, #16
 80088b8:	60f8      	str	r0, [r7, #12]
 80088ba:	60b9      	str	r1, [r7, #8]
 80088bc:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80088be:	2300      	movs	r3, #0
 80088c0:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80088c2:	f3ef 8305 	mrs	r3, IPSR
 80088c6:	617b      	str	r3, [r7, #20]
  return(result);
 80088c8:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d17f      	bne.n	80089ce <osThreadNew+0x11c>
 80088ce:	68fb      	ldr	r3, [r7, #12]
 80088d0:	2b00      	cmp	r3, #0
 80088d2:	d07c      	beq.n	80089ce <osThreadNew+0x11c>
    stack = configMINIMAL_STACK_SIZE;
 80088d4:	2380      	movs	r3, #128	@ 0x80
 80088d6:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 80088d8:	2318      	movs	r3, #24
 80088da:	61fb      	str	r3, [r7, #28]

    name = NULL;
 80088dc:	2300      	movs	r3, #0
 80088de:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 80088e0:	f04f 33ff 	mov.w	r3, #4294967295
 80088e4:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80088e6:	687b      	ldr	r3, [r7, #4]
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	d045      	beq.n	8008978 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	2b00      	cmp	r3, #0
 80088f2:	d002      	beq.n	80088fa <osThreadNew+0x48>
        name = attr->name;
 80088f4:	687b      	ldr	r3, [r7, #4]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	699b      	ldr	r3, [r3, #24]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d002      	beq.n	8008908 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	699b      	ldr	r3, [r3, #24]
 8008906:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008908:	69fb      	ldr	r3, [r7, #28]
 800890a:	2b00      	cmp	r3, #0
 800890c:	d008      	beq.n	8008920 <osThreadNew+0x6e>
 800890e:	69fb      	ldr	r3, [r7, #28]
 8008910:	2b38      	cmp	r3, #56	@ 0x38
 8008912:	d805      	bhi.n	8008920 <osThreadNew+0x6e>
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	685b      	ldr	r3, [r3, #4]
 8008918:	f003 0301 	and.w	r3, r3, #1
 800891c:	2b00      	cmp	r3, #0
 800891e:	d001      	beq.n	8008924 <osThreadNew+0x72>
        return (NULL);
 8008920:	2300      	movs	r3, #0
 8008922:	e055      	b.n	80089d0 <osThreadNew+0x11e>
      }

      if (attr->stack_size > 0U) {
 8008924:	687b      	ldr	r3, [r7, #4]
 8008926:	695b      	ldr	r3, [r3, #20]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d003      	beq.n	8008934 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	695b      	ldr	r3, [r3, #20]
 8008930:	089b      	lsrs	r3, r3, #2
 8008932:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	689b      	ldr	r3, [r3, #8]
 8008938:	2b00      	cmp	r3, #0
 800893a:	d00e      	beq.n	800895a <osThreadNew+0xa8>
 800893c:	687b      	ldr	r3, [r7, #4]
 800893e:	68db      	ldr	r3, [r3, #12]
 8008940:	2bab      	cmp	r3, #171	@ 0xab
 8008942:	d90a      	bls.n	800895a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008944:	687b      	ldr	r3, [r7, #4]
 8008946:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008948:	2b00      	cmp	r3, #0
 800894a:	d006      	beq.n	800895a <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 800894c:	687b      	ldr	r3, [r7, #4]
 800894e:	695b      	ldr	r3, [r3, #20]
 8008950:	2b00      	cmp	r3, #0
 8008952:	d002      	beq.n	800895a <osThreadNew+0xa8>
        mem = 1;
 8008954:	2301      	movs	r3, #1
 8008956:	61bb      	str	r3, [r7, #24]
 8008958:	e010      	b.n	800897c <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	2b00      	cmp	r3, #0
 8008960:	d10c      	bne.n	800897c <osThreadNew+0xca>
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	68db      	ldr	r3, [r3, #12]
 8008966:	2b00      	cmp	r3, #0
 8008968:	d108      	bne.n	800897c <osThreadNew+0xca>
 800896a:	687b      	ldr	r3, [r7, #4]
 800896c:	691b      	ldr	r3, [r3, #16]
 800896e:	2b00      	cmp	r3, #0
 8008970:	d104      	bne.n	800897c <osThreadNew+0xca>
          mem = 0;
 8008972:	2300      	movs	r3, #0
 8008974:	61bb      	str	r3, [r7, #24]
 8008976:	e001      	b.n	800897c <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008978:	2300      	movs	r3, #0
 800897a:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	2b01      	cmp	r3, #1
 8008980:	d110      	bne.n	80089a4 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008982:	687b      	ldr	r3, [r7, #4]
 8008984:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008986:	687a      	ldr	r2, [r7, #4]
 8008988:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 800898a:	9202      	str	r2, [sp, #8]
 800898c:	9301      	str	r3, [sp, #4]
 800898e:	69fb      	ldr	r3, [r7, #28]
 8008990:	9300      	str	r3, [sp, #0]
 8008992:	68bb      	ldr	r3, [r7, #8]
 8008994:	6a3a      	ldr	r2, [r7, #32]
 8008996:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008998:	68f8      	ldr	r0, [r7, #12]
 800899a:	f001 fc81 	bl	800a2a0 <xTaskCreateStatic>
 800899e:	4603      	mov	r3, r0
 80089a0:	613b      	str	r3, [r7, #16]
 80089a2:	e014      	b.n	80089ce <osThreadNew+0x11c>
      #endif
    }
    else {
      if (mem == 0) {
 80089a4:	69bb      	ldr	r3, [r7, #24]
 80089a6:	2b00      	cmp	r3, #0
 80089a8:	d111      	bne.n	80089ce <osThreadNew+0x11c>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80089aa:	6a3b      	ldr	r3, [r7, #32]
 80089ac:	b29b      	uxth	r3, r3
 80089ae:	461a      	mov	r2, r3
 80089b0:	f107 0310 	add.w	r3, r7, #16
 80089b4:	9301      	str	r3, [sp, #4]
 80089b6:	69fb      	ldr	r3, [r7, #28]
 80089b8:	9300      	str	r3, [sp, #0]
 80089ba:	68bb      	ldr	r3, [r7, #8]
 80089bc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80089be:	68f8      	ldr	r0, [r7, #12]
 80089c0:	f001 fcdb 	bl	800a37a <xTaskCreate>
 80089c4:	4603      	mov	r3, r0
 80089c6:	2b01      	cmp	r3, #1
 80089c8:	d001      	beq.n	80089ce <osThreadNew+0x11c>
            hTask = NULL;
 80089ca:	2300      	movs	r3, #0
 80089cc:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 80089ce:	693b      	ldr	r3, [r7, #16]
}
 80089d0:	4618      	mov	r0, r3
 80089d2:	3728      	adds	r7, #40	@ 0x28
 80089d4:	46bd      	mov	sp, r7
 80089d6:	bd80      	pop	{r7, pc}

080089d8 <osThreadTerminate>:
  vTaskDelete (NULL);
#endif
  for (;;);
}

osStatus_t osThreadTerminate (osThreadId_t thread_id) {
 80089d8:	b580      	push	{r7, lr}
 80089da:	b086      	sub	sp, #24
 80089dc:	af00      	add	r7, sp, #0
 80089de:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 80089e0:	687b      	ldr	r3, [r7, #4]
 80089e2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80089e4:	f3ef 8305 	mrs	r3, IPSR
 80089e8:	60bb      	str	r3, [r7, #8]
  return(result);
 80089ea:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;
#ifndef USE_FreeRTOS_HEAP_1
  eTaskState tstate;

  if (IS_IRQ()) {
 80089ec:	2b00      	cmp	r3, #0
 80089ee:	d003      	beq.n	80089f8 <osThreadTerminate+0x20>
    stat = osErrorISR;
 80089f0:	f06f 0305 	mvn.w	r3, #5
 80089f4:	617b      	str	r3, [r7, #20]
 80089f6:	e017      	b.n	8008a28 <osThreadTerminate+0x50>
  }
  else if (hTask == NULL) {
 80089f8:	693b      	ldr	r3, [r7, #16]
 80089fa:	2b00      	cmp	r3, #0
 80089fc:	d103      	bne.n	8008a06 <osThreadTerminate+0x2e>
    stat = osErrorParameter;
 80089fe:	f06f 0303 	mvn.w	r3, #3
 8008a02:	617b      	str	r3, [r7, #20]
 8008a04:	e010      	b.n	8008a28 <osThreadTerminate+0x50>
  }
  else {
    tstate = eTaskGetState (hTask);
 8008a06:	6938      	ldr	r0, [r7, #16]
 8008a08:	f001 ff18 	bl	800a83c <eTaskGetState>
 8008a0c:	4603      	mov	r3, r0
 8008a0e:	73fb      	strb	r3, [r7, #15]

    if (tstate != eDeleted) {
 8008a10:	7bfb      	ldrb	r3, [r7, #15]
 8008a12:	2b04      	cmp	r3, #4
 8008a14:	d005      	beq.n	8008a22 <osThreadTerminate+0x4a>
      stat = osOK;
 8008a16:	2300      	movs	r3, #0
 8008a18:	617b      	str	r3, [r7, #20]
      vTaskDelete (hTask);
 8008a1a:	6938      	ldr	r0, [r7, #16]
 8008a1c:	f001 fe34 	bl	800a688 <vTaskDelete>
 8008a20:	e002      	b.n	8008a28 <osThreadTerminate+0x50>
    } else {
      stat = osErrorResource;
 8008a22:	f06f 0302 	mvn.w	r3, #2
 8008a26:	617b      	str	r3, [r7, #20]
  }
#else
  stat = osError;
#endif

  return (stat);
 8008a28:	697b      	ldr	r3, [r7, #20]
}
 8008a2a:	4618      	mov	r0, r3
 8008a2c:	3718      	adds	r7, #24
 8008a2e:	46bd      	mov	sp, r7
 8008a30:	bd80      	pop	{r7, pc}
	...

08008a34 <osThreadFlagsSet>:
  return (count);
}
#endif /* (configUSE_OS2_THREAD_ENUMERATE == 1) */

#if (configUSE_OS2_THREAD_FLAGS == 1)
uint32_t osThreadFlagsSet (osThreadId_t thread_id, uint32_t flags) {
 8008a34:	b580      	push	{r7, lr}
 8008a36:	b088      	sub	sp, #32
 8008a38:	af02      	add	r7, sp, #8
 8008a3a:	6078      	str	r0, [r7, #4]
 8008a3c:	6039      	str	r1, [r7, #0]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8008a3e:	687b      	ldr	r3, [r7, #4]
 8008a40:	617b      	str	r3, [r7, #20]
  uint32_t rflags;
  BaseType_t yield;

  if ((hTask == NULL) || ((flags & THREAD_FLAGS_INVALID_BITS) != 0U)) {
 8008a42:	697b      	ldr	r3, [r7, #20]
 8008a44:	2b00      	cmp	r3, #0
 8008a46:	d002      	beq.n	8008a4e <osThreadFlagsSet+0x1a>
 8008a48:	683b      	ldr	r3, [r7, #0]
 8008a4a:	2b00      	cmp	r3, #0
 8008a4c:	da03      	bge.n	8008a56 <osThreadFlagsSet+0x22>
    rflags = (uint32_t)osErrorParameter;
 8008a4e:	f06f 0303 	mvn.w	r3, #3
 8008a52:	60fb      	str	r3, [r7, #12]
 8008a54:	e042      	b.n	8008adc <osThreadFlagsSet+0xa8>
  }
  else {
    rflags = (uint32_t)osError;
 8008a56:	f04f 33ff 	mov.w	r3, #4294967295
 8008a5a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a5c:	f3ef 8305 	mrs	r3, IPSR
 8008a60:	613b      	str	r3, [r7, #16]
  return(result);
 8008a62:	693b      	ldr	r3, [r7, #16]

    if (IS_IRQ()) {
 8008a64:	2b00      	cmp	r3, #0
 8008a66:	d028      	beq.n	8008aba <osThreadFlagsSet+0x86>
      yield = pdFALSE;
 8008a68:	2300      	movs	r3, #0
 8008a6a:	60bb      	str	r3, [r7, #8]

      (void)xTaskNotifyFromISR (hTask, flags, eSetBits, &yield);
 8008a6c:	f107 0308 	add.w	r3, r7, #8
 8008a70:	9301      	str	r3, [sp, #4]
 8008a72:	2300      	movs	r3, #0
 8008a74:	9300      	str	r3, [sp, #0]
 8008a76:	2301      	movs	r3, #1
 8008a78:	683a      	ldr	r2, [r7, #0]
 8008a7a:	2100      	movs	r1, #0
 8008a7c:	6978      	ldr	r0, [r7, #20]
 8008a7e:	f003 fa51 	bl	800bf24 <xTaskGenericNotifyFromISR>
      (void)xTaskNotifyAndQueryFromISR (hTask, 0, eNoAction, &rflags, NULL);
 8008a82:	2300      	movs	r3, #0
 8008a84:	9301      	str	r3, [sp, #4]
 8008a86:	f107 030c 	add.w	r3, r7, #12
 8008a8a:	9300      	str	r3, [sp, #0]
 8008a8c:	2300      	movs	r3, #0
 8008a8e:	2200      	movs	r2, #0
 8008a90:	2100      	movs	r1, #0
 8008a92:	6978      	ldr	r0, [r7, #20]
 8008a94:	f003 fa46 	bl	800bf24 <xTaskGenericNotifyFromISR>

      portYIELD_FROM_ISR (yield);
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	2b00      	cmp	r3, #0
 8008a9c:	d00a      	beq.n	8008ab4 <osThreadFlagsSet+0x80>
 8008a9e:	f005 fd71 	bl	800e584 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8008aa2:	4b11      	ldr	r3, [pc, #68]	@ (8008ae8 <osThreadFlagsSet+0xb4>)
 8008aa4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aa8:	601a      	str	r2, [r3, #0]
 8008aaa:	f3bf 8f4f 	dsb	sy
 8008aae:	f3bf 8f6f 	isb	sy
 8008ab2:	e013      	b.n	8008adc <osThreadFlagsSet+0xa8>
 8008ab4:	f005 fd4a 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
 8008ab8:	e010      	b.n	8008adc <osThreadFlagsSet+0xa8>
    }
    else {
      (void)xTaskNotify (hTask, flags, eSetBits);
 8008aba:	2300      	movs	r3, #0
 8008abc:	9300      	str	r3, [sp, #0]
 8008abe:	2301      	movs	r3, #1
 8008ac0:	683a      	ldr	r2, [r7, #0]
 8008ac2:	2100      	movs	r1, #0
 8008ac4:	6978      	ldr	r0, [r7, #20]
 8008ac6:	f003 f8f1 	bl	800bcac <xTaskGenericNotify>
      (void)xTaskNotifyAndQuery (hTask, 0, eNoAction, &rflags);
 8008aca:	f107 030c 	add.w	r3, r7, #12
 8008ace:	9300      	str	r3, [sp, #0]
 8008ad0:	2300      	movs	r3, #0
 8008ad2:	2200      	movs	r2, #0
 8008ad4:	2100      	movs	r1, #0
 8008ad6:	6978      	ldr	r0, [r7, #20]
 8008ad8:	f003 f8e8 	bl	800bcac <xTaskGenericNotify>
    }
  }
  /* Return flags after setting */
  return (rflags);
 8008adc:	68fb      	ldr	r3, [r7, #12]
}
 8008ade:	4618      	mov	r0, r3
 8008ae0:	3718      	adds	r7, #24
 8008ae2:	46bd      	mov	sp, r7
 8008ae4:	bd80      	pop	{r7, pc}
 8008ae6:	bf00      	nop
 8008ae8:	e000ed04 	.word	0xe000ed04

08008aec <osThreadFlagsWait>:
  }

  return (rflags);
}

uint32_t osThreadFlagsWait (uint32_t flags, uint32_t options, uint32_t timeout) {
 8008aec:	b580      	push	{r7, lr}
 8008aee:	b08e      	sub	sp, #56	@ 0x38
 8008af0:	af02      	add	r7, sp, #8
 8008af2:	60f8      	str	r0, [r7, #12]
 8008af4:	60b9      	str	r1, [r7, #8]
 8008af6:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008af8:	f3ef 8305 	mrs	r3, IPSR
 8008afc:	617b      	str	r3, [r7, #20]
  return(result);
 8008afe:	697b      	ldr	r3, [r7, #20]
  uint32_t rflags, nval;
  uint32_t clear;
  TickType_t t0, td, tout;
  BaseType_t rval;

  if (IS_IRQ()) {
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d003      	beq.n	8008b0c <osThreadFlagsWait+0x20>
    rflags = (uint32_t)osErrorISR;
 8008b04:	f06f 0305 	mvn.w	r3, #5
 8008b08:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b0a:	e06e      	b.n	8008bea <osThreadFlagsWait+0xfe>
  }
  else if ((flags & THREAD_FLAGS_INVALID_BITS) != 0U) {
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	2b00      	cmp	r3, #0
 8008b10:	da03      	bge.n	8008b1a <osThreadFlagsWait+0x2e>
    rflags = (uint32_t)osErrorParameter;
 8008b12:	f06f 0303 	mvn.w	r3, #3
 8008b16:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008b18:	e067      	b.n	8008bea <osThreadFlagsWait+0xfe>
  }
  else {
    if ((options & osFlagsNoClear) == osFlagsNoClear) {
 8008b1a:	68bb      	ldr	r3, [r7, #8]
 8008b1c:	f003 0302 	and.w	r3, r3, #2
 8008b20:	2b00      	cmp	r3, #0
 8008b22:	d002      	beq.n	8008b2a <osThreadFlagsWait+0x3e>
      clear = 0U;
 8008b24:	2300      	movs	r3, #0
 8008b26:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008b28:	e001      	b.n	8008b2e <osThreadFlagsWait+0x42>
    } else {
      clear = flags;
 8008b2a:	68fb      	ldr	r3, [r7, #12]
 8008b2c:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    rflags = 0U;
 8008b2e:	2300      	movs	r3, #0
 8008b30:	62fb      	str	r3, [r7, #44]	@ 0x2c
    tout   = timeout;
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	627b      	str	r3, [r7, #36]	@ 0x24

    t0 = xTaskGetTickCount();
 8008b36:	f002 f8ff 	bl	800ad38 <xTaskGetTickCount>
 8008b3a:	6238      	str	r0, [r7, #32]
    do {
      rval = xTaskNotifyWait (0, clear, &nval, tout);
 8008b3c:	f107 0210 	add.w	r2, r7, #16
 8008b40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008b42:	9300      	str	r3, [sp, #0]
 8008b44:	4613      	mov	r3, r2
 8008b46:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008b48:	2100      	movs	r1, #0
 8008b4a:	2000      	movs	r0, #0
 8008b4c:	f003 f810 	bl	800bb70 <xTaskGenericNotifyWait>
 8008b50:	61f8      	str	r0, [r7, #28]

      if (rval == pdPASS) {
 8008b52:	69fb      	ldr	r3, [r7, #28]
 8008b54:	2b01      	cmp	r3, #1
 8008b56:	d137      	bne.n	8008bc8 <osThreadFlagsWait+0xdc>
        rflags &= flags;
 8008b58:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	4013      	ands	r3, r2
 8008b5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
        rflags |= nval;
 8008b60:	693b      	ldr	r3, [r7, #16]
 8008b62:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008b64:	4313      	orrs	r3, r2
 8008b66:	62fb      	str	r3, [r7, #44]	@ 0x2c

        if ((options & osFlagsWaitAll) == osFlagsWaitAll) {
 8008b68:	68bb      	ldr	r3, [r7, #8]
 8008b6a:	f003 0301 	and.w	r3, r3, #1
 8008b6e:	2b00      	cmp	r3, #0
 8008b70:	d00c      	beq.n	8008b8c <osThreadFlagsWait+0xa0>
          if ((flags & rflags) == flags) {
 8008b72:	68fa      	ldr	r2, [r7, #12]
 8008b74:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b76:	4013      	ands	r3, r2
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	429a      	cmp	r2, r3
 8008b7c:	d032      	beq.n	8008be4 <osThreadFlagsWait+0xf8>
            break;
          } else {
            if (timeout == 0U) {
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d10f      	bne.n	8008ba4 <osThreadFlagsWait+0xb8>
              rflags = (uint32_t)osErrorResource;
 8008b84:	f06f 0302 	mvn.w	r3, #2
 8008b88:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008b8a:	e02e      	b.n	8008bea <osThreadFlagsWait+0xfe>
            }
          }
        }
        else {
          if ((flags & rflags) != 0) {
 8008b8c:	68fa      	ldr	r2, [r7, #12]
 8008b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b90:	4013      	ands	r3, r2
 8008b92:	2b00      	cmp	r3, #0
 8008b94:	d128      	bne.n	8008be8 <osThreadFlagsWait+0xfc>
            break;
          } else {
            if (timeout == 0U) {
 8008b96:	687b      	ldr	r3, [r7, #4]
 8008b98:	2b00      	cmp	r3, #0
 8008b9a:	d103      	bne.n	8008ba4 <osThreadFlagsWait+0xb8>
              rflags = (uint32_t)osErrorResource;
 8008b9c:	f06f 0302 	mvn.w	r3, #2
 8008ba0:	62fb      	str	r3, [r7, #44]	@ 0x2c
              break;
 8008ba2:	e022      	b.n	8008bea <osThreadFlagsWait+0xfe>
            }
          }
        }

        /* Update timeout */
        td = xTaskGetTickCount() - t0;
 8008ba4:	f002 f8c8 	bl	800ad38 <xTaskGetTickCount>
 8008ba8:	4602      	mov	r2, r0
 8008baa:	6a3b      	ldr	r3, [r7, #32]
 8008bac:	1ad3      	subs	r3, r2, r3
 8008bae:	61bb      	str	r3, [r7, #24]

        if (td > tout) {
 8008bb0:	69ba      	ldr	r2, [r7, #24]
 8008bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008bb4:	429a      	cmp	r2, r3
 8008bb6:	d902      	bls.n	8008bbe <osThreadFlagsWait+0xd2>
          tout  = 0;
 8008bb8:	2300      	movs	r3, #0
 8008bba:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bbc:	e00e      	b.n	8008bdc <osThreadFlagsWait+0xf0>
        } else {
          tout -= td;
 8008bbe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008bc0:	69bb      	ldr	r3, [r7, #24]
 8008bc2:	1ad3      	subs	r3, r2, r3
 8008bc4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008bc6:	e009      	b.n	8008bdc <osThreadFlagsWait+0xf0>
        }
      }
      else {
        if (timeout == 0) {
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d103      	bne.n	8008bd6 <osThreadFlagsWait+0xea>
          rflags = (uint32_t)osErrorResource;
 8008bce:	f06f 0302 	mvn.w	r3, #2
 8008bd2:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008bd4:	e002      	b.n	8008bdc <osThreadFlagsWait+0xf0>
        } else {
          rflags = (uint32_t)osErrorTimeout;
 8008bd6:	f06f 0301 	mvn.w	r3, #1
 8008bda:	62fb      	str	r3, [r7, #44]	@ 0x2c
        }
      }
    }
    while (rval != pdFAIL);
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d1ac      	bne.n	8008b3c <osThreadFlagsWait+0x50>
 8008be2:	e002      	b.n	8008bea <osThreadFlagsWait+0xfe>
            break;
 8008be4:	bf00      	nop
 8008be6:	e000      	b.n	8008bea <osThreadFlagsWait+0xfe>
            break;
 8008be8:	bf00      	nop
  }

  /* Return flags before clearing */
  return (rflags);
 8008bea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 8008bec:	4618      	mov	r0, r3
 8008bee:	3730      	adds	r7, #48	@ 0x30
 8008bf0:	46bd      	mov	sp, r7
 8008bf2:	bd80      	pop	{r7, pc}

08008bf4 <osDelay>:
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8008bf4:	b580      	push	{r7, lr}
 8008bf6:	b084      	sub	sp, #16
 8008bf8:	af00      	add	r7, sp, #0
 8008bfa:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008bfc:	f3ef 8305 	mrs	r3, IPSR
 8008c00:	60bb      	str	r3, [r7, #8]
  return(result);
 8008c02:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008c04:	2b00      	cmp	r3, #0
 8008c06:	d003      	beq.n	8008c10 <osDelay+0x1c>
    stat = osErrorISR;
 8008c08:	f06f 0305 	mvn.w	r3, #5
 8008c0c:	60fb      	str	r3, [r7, #12]
 8008c0e:	e007      	b.n	8008c20 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8008c10:	2300      	movs	r3, #0
 8008c12:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d002      	beq.n	8008c20 <osDelay+0x2c>
      vTaskDelay(ticks);
 8008c1a:	6878      	ldr	r0, [r7, #4]
 8008c1c:	f001 fdd6 	bl	800a7cc <vTaskDelay>
    }
  }

  return (stat);
 8008c20:	68fb      	ldr	r3, [r7, #12]
}
 8008c22:	4618      	mov	r0, r3
 8008c24:	3710      	adds	r7, #16
 8008c26:	46bd      	mov	sp, r7
 8008c28:	bd80      	pop	{r7, pc}

08008c2a <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8008c2a:	b580      	push	{r7, lr}
 8008c2c:	b08a      	sub	sp, #40	@ 0x28
 8008c2e:	af02      	add	r7, sp, #8
 8008c30:	60f8      	str	r0, [r7, #12]
 8008c32:	60b9      	str	r1, [r7, #8]
 8008c34:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8008c36:	2300      	movs	r3, #0
 8008c38:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008c3a:	f3ef 8305 	mrs	r3, IPSR
 8008c3e:	613b      	str	r3, [r7, #16]
  return(result);
 8008c40:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8008c42:	2b00      	cmp	r3, #0
 8008c44:	d175      	bne.n	8008d32 <osSemaphoreNew+0x108>
 8008c46:	68fb      	ldr	r3, [r7, #12]
 8008c48:	2b00      	cmp	r3, #0
 8008c4a:	d072      	beq.n	8008d32 <osSemaphoreNew+0x108>
 8008c4c:	68ba      	ldr	r2, [r7, #8]
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	429a      	cmp	r2, r3
 8008c52:	d86e      	bhi.n	8008d32 <osSemaphoreNew+0x108>
    mem = -1;
 8008c54:	f04f 33ff 	mov.w	r3, #4294967295
 8008c58:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2b00      	cmp	r3, #0
 8008c5e:	d015      	beq.n	8008c8c <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	689b      	ldr	r3, [r3, #8]
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	d006      	beq.n	8008c76 <osSemaphoreNew+0x4c>
 8008c68:	687b      	ldr	r3, [r7, #4]
 8008c6a:	68db      	ldr	r3, [r3, #12]
 8008c6c:	2b4f      	cmp	r3, #79	@ 0x4f
 8008c6e:	d902      	bls.n	8008c76 <osSemaphoreNew+0x4c>
        mem = 1;
 8008c70:	2301      	movs	r3, #1
 8008c72:	61bb      	str	r3, [r7, #24]
 8008c74:	e00c      	b.n	8008c90 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8008c76:	687b      	ldr	r3, [r7, #4]
 8008c78:	689b      	ldr	r3, [r3, #8]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d108      	bne.n	8008c90 <osSemaphoreNew+0x66>
 8008c7e:	687b      	ldr	r3, [r7, #4]
 8008c80:	68db      	ldr	r3, [r3, #12]
 8008c82:	2b00      	cmp	r3, #0
 8008c84:	d104      	bne.n	8008c90 <osSemaphoreNew+0x66>
          mem = 0;
 8008c86:	2300      	movs	r3, #0
 8008c88:	61bb      	str	r3, [r7, #24]
 8008c8a:	e001      	b.n	8008c90 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 8008c8c:	2300      	movs	r3, #0
 8008c8e:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 8008c90:	69bb      	ldr	r3, [r7, #24]
 8008c92:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c96:	d04c      	beq.n	8008d32 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 8008c98:	68fb      	ldr	r3, [r7, #12]
 8008c9a:	2b01      	cmp	r3, #1
 8008c9c:	d128      	bne.n	8008cf0 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 8008c9e:	69bb      	ldr	r3, [r7, #24]
 8008ca0:	2b01      	cmp	r3, #1
 8008ca2:	d10a      	bne.n	8008cba <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	2203      	movs	r2, #3
 8008caa:	9200      	str	r2, [sp, #0]
 8008cac:	2200      	movs	r2, #0
 8008cae:	2100      	movs	r1, #0
 8008cb0:	2001      	movs	r0, #1
 8008cb2:	f000 fa8d 	bl	80091d0 <xQueueGenericCreateStatic>
 8008cb6:	61f8      	str	r0, [r7, #28]
 8008cb8:	e005      	b.n	8008cc6 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8008cba:	2203      	movs	r2, #3
 8008cbc:	2100      	movs	r1, #0
 8008cbe:	2001      	movs	r0, #1
 8008cc0:	f000 faf0 	bl	80092a4 <xQueueGenericCreate>
 8008cc4:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	2b00      	cmp	r3, #0
 8008cca:	d022      	beq.n	8008d12 <osSemaphoreNew+0xe8>
 8008ccc:	68bb      	ldr	r3, [r7, #8]
 8008cce:	2b00      	cmp	r3, #0
 8008cd0:	d01f      	beq.n	8008d12 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008cd2:	2300      	movs	r3, #0
 8008cd4:	2200      	movs	r2, #0
 8008cd6:	2100      	movs	r1, #0
 8008cd8:	69f8      	ldr	r0, [r7, #28]
 8008cda:	f000 fbd7 	bl	800948c <xQueueGenericSend>
 8008cde:	4603      	mov	r3, r0
 8008ce0:	2b01      	cmp	r3, #1
 8008ce2:	d016      	beq.n	8008d12 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8008ce4:	69f8      	ldr	r0, [r7, #28]
 8008ce6:	f001 f86a 	bl	8009dbe <vQueueDelete>
            hSemaphore = NULL;
 8008cea:	2300      	movs	r3, #0
 8008cec:	61fb      	str	r3, [r7, #28]
 8008cee:	e010      	b.n	8008d12 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8008cf0:	69bb      	ldr	r3, [r7, #24]
 8008cf2:	2b01      	cmp	r3, #1
 8008cf4:	d108      	bne.n	8008d08 <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	689b      	ldr	r3, [r3, #8]
 8008cfa:	461a      	mov	r2, r3
 8008cfc:	68b9      	ldr	r1, [r7, #8]
 8008cfe:	68f8      	ldr	r0, [r7, #12]
 8008d00:	f000 fb4f 	bl	80093a2 <xQueueCreateCountingSemaphoreStatic>
 8008d04:	61f8      	str	r0, [r7, #28]
 8008d06:	e004      	b.n	8008d12 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 8008d08:	68b9      	ldr	r1, [r7, #8]
 8008d0a:	68f8      	ldr	r0, [r7, #12]
 8008d0c:	f000 fb85 	bl	800941a <xQueueCreateCountingSemaphore>
 8008d10:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8008d12:	69fb      	ldr	r3, [r7, #28]
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d00c      	beq.n	8008d32 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	2b00      	cmp	r3, #0
 8008d1c:	d003      	beq.n	8008d26 <osSemaphoreNew+0xfc>
          name = attr->name;
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	681b      	ldr	r3, [r3, #0]
 8008d22:	617b      	str	r3, [r7, #20]
 8008d24:	e001      	b.n	8008d2a <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8008d26:	2300      	movs	r3, #0
 8008d28:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8008d2a:	6979      	ldr	r1, [r7, #20]
 8008d2c:	69f8      	ldr	r0, [r7, #28]
 8008d2e:	f001 f995 	bl	800a05c <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8008d32:	69fb      	ldr	r3, [r7, #28]
}
 8008d34:	4618      	mov	r0, r3
 8008d36:	3720      	adds	r7, #32
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	bd80      	pop	{r7, pc}

08008d3c <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8008d3c:	b580      	push	{r7, lr}
 8008d3e:	b086      	sub	sp, #24
 8008d40:	af00      	add	r7, sp, #0
 8008d42:	6078      	str	r0, [r7, #4]
 8008d44:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008d4a:	2300      	movs	r3, #0
 8008d4c:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008d4e:	693b      	ldr	r3, [r7, #16]
 8008d50:	2b00      	cmp	r3, #0
 8008d52:	d103      	bne.n	8008d5c <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8008d54:	f06f 0303 	mvn.w	r3, #3
 8008d58:	617b      	str	r3, [r7, #20]
 8008d5a:	e03e      	b.n	8008dda <osSemaphoreAcquire+0x9e>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008d5c:	f3ef 8305 	mrs	r3, IPSR
 8008d60:	60fb      	str	r3, [r7, #12]
  return(result);
 8008d62:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008d64:	2b00      	cmp	r3, #0
 8008d66:	d027      	beq.n	8008db8 <osSemaphoreAcquire+0x7c>
    if (timeout != 0U) {
 8008d68:	683b      	ldr	r3, [r7, #0]
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d003      	beq.n	8008d76 <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8008d6e:	f06f 0303 	mvn.w	r3, #3
 8008d72:	617b      	str	r3, [r7, #20]
 8008d74:	e031      	b.n	8008dda <osSemaphoreAcquire+0x9e>
    }
    else {
      yield = pdFALSE;
 8008d76:	2300      	movs	r3, #0
 8008d78:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 8008d7a:	f107 0308 	add.w	r3, r7, #8
 8008d7e:	461a      	mov	r2, r3
 8008d80:	2100      	movs	r1, #0
 8008d82:	6938      	ldr	r0, [r7, #16]
 8008d84:	f000 ff38 	bl	8009bf8 <xQueueReceiveFromISR>
 8008d88:	4603      	mov	r3, r0
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d003      	beq.n	8008d96 <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 8008d8e:	f06f 0302 	mvn.w	r3, #2
 8008d92:	617b      	str	r3, [r7, #20]
 8008d94:	e021      	b.n	8008dda <osSemaphoreAcquire+0x9e>
      } else {
        portYIELD_FROM_ISR (yield);
 8008d96:	68bb      	ldr	r3, [r7, #8]
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d00a      	beq.n	8008db2 <osSemaphoreAcquire+0x76>
 8008d9c:	f005 fbf2 	bl	800e584 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8008da0:	4b10      	ldr	r3, [pc, #64]	@ (8008de4 <osSemaphoreAcquire+0xa8>)
 8008da2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008da6:	601a      	str	r2, [r3, #0]
 8008da8:	f3bf 8f4f 	dsb	sy
 8008dac:	f3bf 8f6f 	isb	sy
 8008db0:	e013      	b.n	8008dda <osSemaphoreAcquire+0x9e>
 8008db2:	f005 fbcb 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
 8008db6:	e010      	b.n	8008dda <osSemaphoreAcquire+0x9e>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8008db8:	6839      	ldr	r1, [r7, #0]
 8008dba:	6938      	ldr	r0, [r7, #16]
 8008dbc:	f000 fe10 	bl	80099e0 <xQueueSemaphoreTake>
 8008dc0:	4603      	mov	r3, r0
 8008dc2:	2b01      	cmp	r3, #1
 8008dc4:	d009      	beq.n	8008dda <osSemaphoreAcquire+0x9e>
      if (timeout != 0U) {
 8008dc6:	683b      	ldr	r3, [r7, #0]
 8008dc8:	2b00      	cmp	r3, #0
 8008dca:	d003      	beq.n	8008dd4 <osSemaphoreAcquire+0x98>
        stat = osErrorTimeout;
 8008dcc:	f06f 0301 	mvn.w	r3, #1
 8008dd0:	617b      	str	r3, [r7, #20]
 8008dd2:	e002      	b.n	8008dda <osSemaphoreAcquire+0x9e>
      } else {
        stat = osErrorResource;
 8008dd4:	f06f 0302 	mvn.w	r3, #2
 8008dd8:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8008dda:	697b      	ldr	r3, [r7, #20]
}
 8008ddc:	4618      	mov	r0, r3
 8008dde:	3718      	adds	r7, #24
 8008de0:	46bd      	mov	sp, r7
 8008de2:	bd80      	pop	{r7, pc}
 8008de4:	e000ed04 	.word	0xe000ed04

08008de8 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b086      	sub	sp, #24
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8008df4:	2300      	movs	r3, #0
 8008df6:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8008df8:	693b      	ldr	r3, [r7, #16]
 8008dfa:	2b00      	cmp	r3, #0
 8008dfc:	d103      	bne.n	8008e06 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 8008dfe:	f06f 0303 	mvn.w	r3, #3
 8008e02:	617b      	str	r3, [r7, #20]
 8008e04:	e031      	b.n	8008e6a <osSemaphoreRelease+0x82>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e06:	f3ef 8305 	mrs	r3, IPSR
 8008e0a:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008e0e:	2b00      	cmp	r3, #0
 8008e10:	d01f      	beq.n	8008e52 <osSemaphoreRelease+0x6a>
    yield = pdFALSE;
 8008e12:	2300      	movs	r3, #0
 8008e14:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8008e16:	f107 0308 	add.w	r3, r7, #8
 8008e1a:	4619      	mov	r1, r3
 8008e1c:	6938      	ldr	r0, [r7, #16]
 8008e1e:	f000 fc43 	bl	80096a8 <xQueueGiveFromISR>
 8008e22:	4603      	mov	r3, r0
 8008e24:	2b01      	cmp	r3, #1
 8008e26:	d003      	beq.n	8008e30 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8008e28:	f06f 0302 	mvn.w	r3, #2
 8008e2c:	617b      	str	r3, [r7, #20]
 8008e2e:	e01c      	b.n	8008e6a <osSemaphoreRelease+0x82>
    } else {
      portYIELD_FROM_ISR (yield);
 8008e30:	68bb      	ldr	r3, [r7, #8]
 8008e32:	2b00      	cmp	r3, #0
 8008e34:	d00a      	beq.n	8008e4c <osSemaphoreRelease+0x64>
 8008e36:	f005 fba5 	bl	800e584 <SEGGER_SYSVIEW_RecordExitISRToScheduler>
 8008e3a:	4b0e      	ldr	r3, [pc, #56]	@ (8008e74 <osSemaphoreRelease+0x8c>)
 8008e3c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008e40:	601a      	str	r2, [r3, #0]
 8008e42:	f3bf 8f4f 	dsb	sy
 8008e46:	f3bf 8f6f 	isb	sy
 8008e4a:	e00e      	b.n	8008e6a <osSemaphoreRelease+0x82>
 8008e4c:	f005 fb7e 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
 8008e50:	e00b      	b.n	8008e6a <osSemaphoreRelease+0x82>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8008e52:	2300      	movs	r3, #0
 8008e54:	2200      	movs	r2, #0
 8008e56:	2100      	movs	r1, #0
 8008e58:	6938      	ldr	r0, [r7, #16]
 8008e5a:	f000 fb17 	bl	800948c <xQueueGenericSend>
 8008e5e:	4603      	mov	r3, r0
 8008e60:	2b01      	cmp	r3, #1
 8008e62:	d002      	beq.n	8008e6a <osSemaphoreRelease+0x82>
      stat = osErrorResource;
 8008e64:	f06f 0302 	mvn.w	r3, #2
 8008e68:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 8008e6a:	697b      	ldr	r3, [r7, #20]
}
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	3718      	adds	r7, #24
 8008e70:	46bd      	mov	sp, r7
 8008e72:	bd80      	pop	{r7, pc}
 8008e74:	e000ed04 	.word	0xe000ed04

08008e78 <osSemaphoreGetCount>:

uint32_t osSemaphoreGetCount (osSemaphoreId_t semaphore_id) {
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b086      	sub	sp, #24
 8008e7c:	af00      	add	r7, sp, #0
 8008e7e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	613b      	str	r3, [r7, #16]
  uint32_t count;

  if (hSemaphore == NULL) {
 8008e84:	693b      	ldr	r3, [r7, #16]
 8008e86:	2b00      	cmp	r3, #0
 8008e88:	d102      	bne.n	8008e90 <osSemaphoreGetCount+0x18>
    count = 0U;
 8008e8a:	2300      	movs	r3, #0
 8008e8c:	617b      	str	r3, [r7, #20]
 8008e8e:	e00e      	b.n	8008eae <osSemaphoreGetCount+0x36>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008e90:	f3ef 8305 	mrs	r3, IPSR
 8008e94:	60fb      	str	r3, [r7, #12]
  return(result);
 8008e96:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d004      	beq.n	8008ea6 <osSemaphoreGetCount+0x2e>
    count = uxQueueMessagesWaitingFromISR (hSemaphore);
 8008e9c:	6938      	ldr	r0, [r7, #16]
 8008e9e:	f000 ff6d 	bl	8009d7c <uxQueueMessagesWaitingFromISR>
 8008ea2:	6178      	str	r0, [r7, #20]
 8008ea4:	e003      	b.n	8008eae <osSemaphoreGetCount+0x36>
  } else {
    count = (uint32_t)uxSemaphoreGetCount (hSemaphore);
 8008ea6:	6938      	ldr	r0, [r7, #16]
 8008ea8:	f000 ff45 	bl	8009d36 <uxQueueMessagesWaiting>
 8008eac:	6178      	str	r0, [r7, #20]
  }

  return (count);
 8008eae:	697b      	ldr	r3, [r7, #20]
}
 8008eb0:	4618      	mov	r0, r3
 8008eb2:	3718      	adds	r7, #24
 8008eb4:	46bd      	mov	sp, r7
 8008eb6:	bd80      	pop	{r7, pc}

08008eb8 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008eb8:	b480      	push	{r7}
 8008eba:	b085      	sub	sp, #20
 8008ebc:	af00      	add	r7, sp, #0
 8008ebe:	60f8      	str	r0, [r7, #12]
 8008ec0:	60b9      	str	r1, [r7, #8]
 8008ec2:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	4a07      	ldr	r2, [pc, #28]	@ (8008ee4 <vApplicationGetIdleTaskMemory+0x2c>)
 8008ec8:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008eca:	68bb      	ldr	r3, [r7, #8]
 8008ecc:	4a06      	ldr	r2, [pc, #24]	@ (8008ee8 <vApplicationGetIdleTaskMemory+0x30>)
 8008ece:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	2280      	movs	r2, #128	@ 0x80
 8008ed4:	601a      	str	r2, [r3, #0]
}
 8008ed6:	bf00      	nop
 8008ed8:	3714      	adds	r7, #20
 8008eda:	46bd      	mov	sp, r7
 8008edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee0:	4770      	bx	lr
 8008ee2:	bf00      	nop
 8008ee4:	200006dc 	.word	0x200006dc
 8008ee8:	20000788 	.word	0x20000788

08008eec <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008eec:	b480      	push	{r7}
 8008eee:	b085      	sub	sp, #20
 8008ef0:	af00      	add	r7, sp, #0
 8008ef2:	60f8      	str	r0, [r7, #12]
 8008ef4:	60b9      	str	r1, [r7, #8]
 8008ef6:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	4a07      	ldr	r2, [pc, #28]	@ (8008f18 <vApplicationGetTimerTaskMemory+0x2c>)
 8008efc:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008efe:	68bb      	ldr	r3, [r7, #8]
 8008f00:	4a06      	ldr	r2, [pc, #24]	@ (8008f1c <vApplicationGetTimerTaskMemory+0x30>)
 8008f02:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8008f0a:	601a      	str	r2, [r3, #0]
}
 8008f0c:	bf00      	nop
 8008f0e:	3714      	adds	r7, #20
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr
 8008f18:	20000988 	.word	0x20000988
 8008f1c:	20000a34 	.word	0x20000a34

08008f20 <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b082      	sub	sp, #8
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialise( pxList );

    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	f103 0208 	add.w	r2, r3, #8
 8008f2e:	687b      	ldr	r3, [r7, #4]
 8008f30:	605a      	str	r2, [r3, #4]

    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	f04f 32ff 	mov.w	r2, #4294967295
 8008f38:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );
 8008f3a:	687b      	ldr	r3, [r7, #4]
 8008f3c:	f103 0208 	add.w	r2, r3, #8
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	f103 0208 	add.w	r2, r3, #8
 8008f4a:	687b      	ldr	r3, [r7, #4]
 8008f4c:	611a      	str	r2, [r3, #16]
        pxList->xListEnd.pxContainer = NULL;
        listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( &( pxList->xListEnd ) );
    }
    #endif

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008f4e:	687b      	ldr	r3, [r7, #4]
 8008f50:	2200      	movs	r2, #0
 8008f52:	601a      	str	r2, [r3, #0]
    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );

    traceRETURN_vListInitialise();
 8008f54:	f240 1019 	movw	r0, #281	@ 0x119
 8008f58:	f005 fb30 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 8008f5c:	bf00      	nop
 8008f5e:	3708      	adds	r7, #8
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b082      	sub	sp, #8
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	6078      	str	r0, [r7, #4]
    traceENTER_vListInitialiseItem( pxItem );

    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8008f6c:	687b      	ldr	r3, [r7, #4]
 8008f6e:	2200      	movs	r2, #0
 8008f70:	611a      	str	r2, [r3, #16]
    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );

    traceRETURN_vListInitialiseItem();
 8008f72:	f44f 708d 	mov.w	r0, #282	@ 0x11a
 8008f76:	f005 fb21 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 8008f7a:	bf00      	nop
 8008f7c:	3708      	adds	r7, #8
 8008f7e:	46bd      	mov	sp, r7
 8008f80:	bd80      	pop	{r7, pc}

08008f82 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8008f82:	b580      	push	{r7, lr}
 8008f84:	b084      	sub	sp, #16
 8008f86:	af00      	add	r7, sp, #0
 8008f88:	6078      	str	r0, [r7, #4]
 8008f8a:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8008f8c:	687b      	ldr	r3, [r7, #4]
 8008f8e:	685b      	ldr	r3, [r3, #4]
 8008f90:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8008f92:	683b      	ldr	r3, [r7, #0]
 8008f94:	68fa      	ldr	r2, [r7, #12]
 8008f96:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	689a      	ldr	r2, [r3, #8]
 8008f9c:	683b      	ldr	r3, [r7, #0]
 8008f9e:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	689b      	ldr	r3, [r3, #8]
 8008fa4:	683a      	ldr	r2, [r7, #0]
 8008fa6:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	683a      	ldr	r2, [r7, #0]
 8008fac:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 8008fae:	683b      	ldr	r3, [r7, #0]
 8008fb0:	687a      	ldr	r2, [r7, #4]
 8008fb2:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 8008fb4:	687b      	ldr	r3, [r7, #4]
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	1c5a      	adds	r2, r3, #1
 8008fba:	687b      	ldr	r3, [r7, #4]
 8008fbc:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsertEnd();
 8008fbe:	f240 101b 	movw	r0, #283	@ 0x11b
 8008fc2:	f005 fafb 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 8008fc6:	bf00      	nop
 8008fc8:	3710      	adds	r7, #16
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b084      	sub	sp, #16
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	6078      	str	r0, [r7, #4]
 8008fd6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 8008fde:	68bb      	ldr	r3, [r7, #8]
 8008fe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008fe4:	d103      	bne.n	8008fee <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	691b      	ldr	r3, [r3, #16]
 8008fea:	60fb      	str	r3, [r7, #12]
 8008fec:	e00c      	b.n	8009008 <vListInsert+0x3a>
        *   5) If the FreeRTOS port supports interrupt nesting then ensure that
        *      the priority of the tick interrupt is at or below
        *      configMAX_SYSCALL_INTERRUPT_PRIORITY.
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext )
 8008fee:	687b      	ldr	r3, [r7, #4]
 8008ff0:	3308      	adds	r3, #8
 8008ff2:	60fb      	str	r3, [r7, #12]
 8008ff4:	e002      	b.n	8008ffc <vListInsert+0x2e>
 8008ff6:	68fb      	ldr	r3, [r7, #12]
 8008ff8:	685b      	ldr	r3, [r3, #4]
 8008ffa:	60fb      	str	r3, [r7, #12]
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	685b      	ldr	r3, [r3, #4]
 8009000:	681b      	ldr	r3, [r3, #0]
 8009002:	68ba      	ldr	r2, [r7, #8]
 8009004:	429a      	cmp	r2, r3
 8009006:	d2f6      	bcs.n	8008ff6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	685a      	ldr	r2, [r3, #4]
 800900c:	683b      	ldr	r3, [r7, #0]
 800900e:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8009010:	683b      	ldr	r3, [r7, #0]
 8009012:	685b      	ldr	r3, [r3, #4]
 8009014:	683a      	ldr	r2, [r7, #0]
 8009016:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8009018:	683b      	ldr	r3, [r7, #0]
 800901a:	68fa      	ldr	r2, [r7, #12]
 800901c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800901e:	68fb      	ldr	r3, [r7, #12]
 8009020:	683a      	ldr	r2, [r7, #0]
 8009022:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8009024:	683b      	ldr	r3, [r7, #0]
 8009026:	687a      	ldr	r2, [r7, #4]
 8009028:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems + 1U );
 800902a:	687b      	ldr	r3, [r7, #4]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	1c5a      	adds	r2, r3, #1
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	601a      	str	r2, [r3, #0]

    traceRETURN_vListInsert();
 8009034:	f44f 708e 	mov.w	r0, #284	@ 0x11c
 8009038:	f005 fac0 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 800903c:	bf00      	nop
 800903e:	3710      	adds	r7, #16
 8009040:	46bd      	mov	sp, r7
 8009042:	bd80      	pop	{r7, pc}

08009044 <uxListRemove>:
/*-----------------------------------------------------------*/


UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8009044:	b580      	push	{r7, lr}
 8009046:	b084      	sub	sp, #16
 8009048:	af00      	add	r7, sp, #0
 800904a:	6078      	str	r0, [r7, #4]
    /* The list item knows which list it is in.  Obtain the list from the list
     * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 800904c:	687b      	ldr	r3, [r7, #4]
 800904e:	691b      	ldr	r3, [r3, #16]
 8009050:	60fb      	str	r3, [r7, #12]

    traceENTER_uxListRemove( pxItemToRemove );

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	685b      	ldr	r3, [r3, #4]
 8009056:	687a      	ldr	r2, [r7, #4]
 8009058:	6892      	ldr	r2, [r2, #8]
 800905a:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800905c:	687b      	ldr	r3, [r7, #4]
 800905e:	689b      	ldr	r3, [r3, #8]
 8009060:	687a      	ldr	r2, [r7, #4]
 8009062:	6852      	ldr	r2, [r2, #4]
 8009064:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	685b      	ldr	r3, [r3, #4]
 800906a:	687a      	ldr	r2, [r7, #4]
 800906c:	429a      	cmp	r2, r3
 800906e:	d103      	bne.n	8009078 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	689a      	ldr	r2, [r3, #8]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8009078:	687b      	ldr	r3, [r7, #4]
 800907a:	2200      	movs	r2, #0
 800907c:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems ) = ( UBaseType_t ) ( pxList->uxNumberOfItems - 1U );
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	1e5a      	subs	r2, r3, #1
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	601a      	str	r2, [r3, #0]

    traceRETURN_uxListRemove( pxList->uxNumberOfItems );
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	681b      	ldr	r3, [r3, #0]
 800908c:	4619      	mov	r1, r3
 800908e:	f240 101d 	movw	r0, #285	@ 0x11d
 8009092:	f005 facf 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return pxList->uxNumberOfItems;
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	681b      	ldr	r3, [r3, #0]
}
 800909a:	4618      	mov	r0, r3
 800909c:	3710      	adds	r7, #16
 800909e:	46bd      	mov	sp, r7
 80090a0:	bd80      	pop	{r7, pc}
	...

080090a4 <xQueueGenericReset>:
    } while( 0 )
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                               BaseType_t xNewQueue )
{
 80090a4:	b580      	push	{r7, lr}
 80090a6:	b086      	sub	sp, #24
 80090a8:	af00      	add	r7, sp, #0
 80090aa:	6078      	str	r0, [r7, #4]
 80090ac:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn = pdPASS;
 80090ae:	2301      	movs	r3, #1
 80090b0:	617b      	str	r3, [r7, #20]
    Queue_t * const pxQueue = xQueue;
 80090b2:	687b      	ldr	r3, [r7, #4]
 80090b4:	613b      	str	r3, [r7, #16]

    traceENTER_xQueueGenericReset( xQueue, xNewQueue );

    configASSERT( pxQueue );
 80090b6:	693b      	ldr	r3, [r7, #16]
 80090b8:	2b00      	cmp	r3, #0
 80090ba:	d10b      	bne.n	80090d4 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
    uint32_t ulNewBASEPRI;

    __asm volatile
 80090bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090c0:	f383 8811 	msr	BASEPRI, r3
 80090c4:	f3bf 8f6f 	isb	sy
 80090c8:	f3bf 8f4f 	dsb	sy
 80090cc:	60fb      	str	r3, [r7, #12]
        "   msr basepri, %0                                         \n" \
        "   isb                                                     \n" \
        "   dsb                                                     \n" \
        : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );
}
 80090ce:	bf00      	nop
 80090d0:	bf00      	nop
 80090d2:	e7fd      	b.n	80090d0 <xQueueGenericReset+0x2c>

    if( ( pxQueue != NULL ) &&
 80090d4:	693b      	ldr	r3, [r7, #16]
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d05d      	beq.n	8009196 <xQueueGenericReset+0xf2>
        ( pxQueue->uxLength >= 1U ) &&
 80090da:	693b      	ldr	r3, [r7, #16]
 80090dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    if( ( pxQueue != NULL ) &&
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d059      	beq.n	8009196 <xQueueGenericReset+0xf2>
        /* Check for multiplication overflow. */
        ( ( SIZE_MAX / pxQueue->uxLength ) >= pxQueue->uxItemSize ) )
 80090e2:	693b      	ldr	r3, [r7, #16]
 80090e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80090e6:	693b      	ldr	r3, [r7, #16]
 80090e8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090ea:	2100      	movs	r1, #0
 80090ec:	fba3 2302 	umull	r2, r3, r3, r2
 80090f0:	2b00      	cmp	r3, #0
 80090f2:	d000      	beq.n	80090f6 <xQueueGenericReset+0x52>
 80090f4:	2101      	movs	r1, #1
 80090f6:	460b      	mov	r3, r1
        ( pxQueue->uxLength >= 1U ) &&
 80090f8:	2b00      	cmp	r3, #0
 80090fa:	d14c      	bne.n	8009196 <xQueueGenericReset+0xf2>
    {
        taskENTER_CRITICAL();
 80090fc:	f003 fd52 	bl	800cba4 <vPortEnterCritical>
        {
            pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
 8009100:	693b      	ldr	r3, [r7, #16]
 8009102:	681a      	ldr	r2, [r3, #0]
 8009104:	693b      	ldr	r3, [r7, #16]
 8009106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009108:	6939      	ldr	r1, [r7, #16]
 800910a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800910c:	fb01 f303 	mul.w	r3, r1, r3
 8009110:	441a      	add	r2, r3
 8009112:	693b      	ldr	r3, [r7, #16]
 8009114:	609a      	str	r2, [r3, #8]
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8009116:	693b      	ldr	r3, [r7, #16]
 8009118:	2200      	movs	r2, #0
 800911a:	639a      	str	r2, [r3, #56]	@ 0x38
            pxQueue->pcWriteTo = pxQueue->pcHead;
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	681a      	ldr	r2, [r3, #0]
 8009120:	693b      	ldr	r3, [r7, #16]
 8009122:	605a      	str	r2, [r3, #4]
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize );
 8009124:	693b      	ldr	r3, [r7, #16]
 8009126:	681a      	ldr	r2, [r3, #0]
 8009128:	693b      	ldr	r3, [r7, #16]
 800912a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800912c:	3b01      	subs	r3, #1
 800912e:	6939      	ldr	r1, [r7, #16]
 8009130:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8009132:	fb01 f303 	mul.w	r3, r1, r3
 8009136:	441a      	add	r2, r3
 8009138:	693b      	ldr	r3, [r7, #16]
 800913a:	60da      	str	r2, [r3, #12]
            pxQueue->cRxLock = queueUNLOCKED;
 800913c:	693b      	ldr	r3, [r7, #16]
 800913e:	22ff      	movs	r2, #255	@ 0xff
 8009140:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            pxQueue->cTxLock = queueUNLOCKED;
 8009144:	693b      	ldr	r3, [r7, #16]
 8009146:	22ff      	movs	r2, #255	@ 0xff
 8009148:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

            if( xNewQueue == pdFALSE )
 800914c:	683b      	ldr	r3, [r7, #0]
 800914e:	2b00      	cmp	r3, #0
 8009150:	d114      	bne.n	800917c <xQueueGenericReset+0xd8>
                /* If there are tasks blocked waiting to read from the queue, then
                 * the tasks will remain blocked as after this function exits the queue
                 * will still be empty.  If there are tasks blocked waiting to write to
                 * the queue, then one should be unblocked as after this function exits
                 * it will be possible to write to it. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009152:	693b      	ldr	r3, [r7, #16]
 8009154:	691b      	ldr	r3, [r3, #16]
 8009156:	2b00      	cmp	r3, #0
 8009158:	d01a      	beq.n	8009190 <xQueueGenericReset+0xec>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800915a:	693b      	ldr	r3, [r7, #16]
 800915c:	3310      	adds	r3, #16
 800915e:	4618      	mov	r0, r3
 8009160:	f002 f84c 	bl	800b1fc <xTaskRemoveFromEventList>
 8009164:	4603      	mov	r3, r0
 8009166:	2b00      	cmp	r3, #0
 8009168:	d012      	beq.n	8009190 <xQueueGenericReset+0xec>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 800916a:	4b18      	ldr	r3, [pc, #96]	@ (80091cc <xQueueGenericReset+0x128>)
 800916c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009170:	601a      	str	r2, [r3, #0]
 8009172:	f3bf 8f4f 	dsb	sy
 8009176:	f3bf 8f6f 	isb	sy
 800917a:	e009      	b.n	8009190 <xQueueGenericReset+0xec>
                }
            }
            else
            {
                /* Ensure the event queues start in the correct state. */
                vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800917c:	693b      	ldr	r3, [r7, #16]
 800917e:	3310      	adds	r3, #16
 8009180:	4618      	mov	r0, r3
 8009182:	f7ff fecd 	bl	8008f20 <vListInitialise>
                vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8009186:	693b      	ldr	r3, [r7, #16]
 8009188:	3324      	adds	r3, #36	@ 0x24
 800918a:	4618      	mov	r0, r3
 800918c:	f7ff fec8 	bl	8008f20 <vListInitialise>
            }
        }
        taskEXIT_CRITICAL();
 8009190:	f003 fd3a 	bl	800cc08 <vPortExitCritical>
 8009194:	e001      	b.n	800919a <xQueueGenericReset+0xf6>
    }
    else
    {
        xReturn = pdFAIL;
 8009196:	2300      	movs	r3, #0
 8009198:	617b      	str	r3, [r7, #20]
    }

    configASSERT( xReturn != pdFAIL );
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d10b      	bne.n	80091b8 <xQueueGenericReset+0x114>
    __asm volatile
 80091a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091a4:	f383 8811 	msr	BASEPRI, r3
 80091a8:	f3bf 8f6f 	isb	sy
 80091ac:	f3bf 8f4f 	dsb	sy
 80091b0:	60bb      	str	r3, [r7, #8]
}
 80091b2:	bf00      	nop
 80091b4:	bf00      	nop
 80091b6:	e7fd      	b.n	80091b4 <xQueueGenericReset+0x110>

    /* A value is returned for calling semantic consistency with previous
     * versions. */
    traceRETURN_xQueueGenericReset( xReturn );
 80091b8:	697b      	ldr	r3, [r7, #20]
 80091ba:	4619      	mov	r1, r3
 80091bc:	2096      	movs	r0, #150	@ 0x96
 80091be:	f005 fa39 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80091c2:	697b      	ldr	r3, [r7, #20]
}
 80091c4:	4618      	mov	r0, r3
 80091c6:	3718      	adds	r7, #24
 80091c8:	46bd      	mov	sp, r7
 80091ca:	bd80      	pop	{r7, pc}
 80091cc:	e000ed04 	.word	0xe000ed04

080091d0 <xQueueGenericCreateStatic>:
    QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength,
                                             const UBaseType_t uxItemSize,
                                             uint8_t * pucQueueStorage,
                                             StaticQueue_t * pxStaticQueue,
                                             const uint8_t ucQueueType )
    {
 80091d0:	b580      	push	{r7, lr}
 80091d2:	b08c      	sub	sp, #48	@ 0x30
 80091d4:	af02      	add	r7, sp, #8
 80091d6:	60f8      	str	r0, [r7, #12]
 80091d8:	60b9      	str	r1, [r7, #8]
 80091da:	607a      	str	r2, [r7, #4]
 80091dc:	603b      	str	r3, [r7, #0]
        Queue_t * pxNewQueue = NULL;
 80091de:	2300      	movs	r3, #0
 80091e0:	627b      	str	r3, [r7, #36]	@ 0x24

        traceENTER_xQueueGenericCreateStatic( uxQueueLength, uxItemSize, pucQueueStorage, pxStaticQueue, ucQueueType );

        /* The StaticQueue_t structure and the queue storage area must be
         * supplied. */
        configASSERT( pxStaticQueue );
 80091e2:	683b      	ldr	r3, [r7, #0]
 80091e4:	2b00      	cmp	r3, #0
 80091e6:	d10b      	bne.n	8009200 <xQueueGenericCreateStatic+0x30>
    __asm volatile
 80091e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091ec:	f383 8811 	msr	BASEPRI, r3
 80091f0:	f3bf 8f6f 	isb	sy
 80091f4:	f3bf 8f4f 	dsb	sy
 80091f8:	623b      	str	r3, [r7, #32]
}
 80091fa:	bf00      	nop
 80091fc:	bf00      	nop
 80091fe:	e7fd      	b.n	80091fc <xQueueGenericCreateStatic+0x2c>

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 8009200:	68fb      	ldr	r3, [r7, #12]
 8009202:	2b00      	cmp	r3, #0
 8009204:	d031      	beq.n	800926a <xQueueGenericCreateStatic+0x9a>
 8009206:	683b      	ldr	r3, [r7, #0]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d02e      	beq.n	800926a <xQueueGenericCreateStatic+0x9a>
            ( pxStaticQueue != NULL ) &&
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	2b00      	cmp	r3, #0
 8009210:	d002      	beq.n	8009218 <xQueueGenericCreateStatic+0x48>

            /* A queue storage area should be provided if the item size is not 0, and
             * should not be provided if the item size is 0. */
            ( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0U ) ) ) &&
 8009212:	68bb      	ldr	r3, [r7, #8]
 8009214:	2b00      	cmp	r3, #0
 8009216:	d028      	beq.n	800926a <xQueueGenericCreateStatic+0x9a>
 8009218:	687b      	ldr	r3, [r7, #4]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d102      	bne.n	8009224 <xQueueGenericCreateStatic+0x54>
            ( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0U ) ) ) )
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d122      	bne.n	800926a <xQueueGenericCreateStatic+0x9a>
            #if ( configASSERT_DEFINED == 1 )
            {
                /* Sanity check that the size of the structure used to declare a
                 * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                 * the real queue and semaphore structures. */
                volatile size_t xSize = sizeof( StaticQueue_t );
 8009224:	2350      	movs	r3, #80	@ 0x50
 8009226:	617b      	str	r3, [r7, #20]

                /* This assertion cannot be branch covered in unit tests */
                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
 8009228:	697b      	ldr	r3, [r7, #20]
 800922a:	2b50      	cmp	r3, #80	@ 0x50
 800922c:	d00b      	beq.n	8009246 <xQueueGenericCreateStatic+0x76>
    __asm volatile
 800922e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009232:	f383 8811 	msr	BASEPRI, r3
 8009236:	f3bf 8f6f 	isb	sy
 800923a:	f3bf 8f4f 	dsb	sy
 800923e:	61fb      	str	r3, [r7, #28]
}
 8009240:	bf00      	nop
 8009242:	bf00      	nop
 8009244:	e7fd      	b.n	8009242 <xQueueGenericCreateStatic+0x72>
                ( void ) xSize;                             /* Prevent unused variable warning when configASSERT() is not defined. */
 8009246:	697b      	ldr	r3, [r7, #20]
             * The address of a statically allocated storage area was also passed in
             * but is already set. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewQueue = ( Queue_t * ) pxStaticQueue;
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	627b      	str	r3, [r7, #36]	@ 0x24
            #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
            {
                /* Queues can be allocated wither statically or dynamically, so
                 * note this queue was allocated statically in case the queue is
                 * later deleted. */
                pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800924c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800924e:	2201      	movs	r2, #1
 8009250:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            }
            #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

            prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8009254:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8009258:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800925a:	9300      	str	r3, [sp, #0]
 800925c:	4613      	mov	r3, r2
 800925e:	687a      	ldr	r2, [r7, #4]
 8009260:	68b9      	ldr	r1, [r7, #8]
 8009262:	68f8      	ldr	r0, [r7, #12]
 8009264:	f000 f87a 	bl	800935c <prvInitialiseNewQueue>
 8009268:	e00e      	b.n	8009288 <xQueueGenericCreateStatic+0xb8>
        }
        else
        {
            configASSERT( pxNewQueue );
 800926a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800926c:	2b00      	cmp	r3, #0
 800926e:	d10b      	bne.n	8009288 <xQueueGenericCreateStatic+0xb8>
    __asm volatile
 8009270:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009274:	f383 8811 	msr	BASEPRI, r3
 8009278:	f3bf 8f6f 	isb	sy
 800927c:	f3bf 8f4f 	dsb	sy
 8009280:	61bb      	str	r3, [r7, #24]
}
 8009282:	bf00      	nop
 8009284:	bf00      	nop
 8009286:	e7fd      	b.n	8009284 <xQueueGenericCreateStatic+0xb4>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreateStatic( pxNewQueue );
 8009288:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800928a:	4618      	mov	r0, r3
 800928c:	f005 fb6c 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 8009290:	4603      	mov	r3, r0
 8009292:	4619      	mov	r1, r3
 8009294:	2097      	movs	r0, #151	@ 0x97
 8009296:	f005 f9cd 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 800929a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800929c:	4618      	mov	r0, r3
 800929e:	3728      	adds	r7, #40	@ 0x28
 80092a0:	46bd      	mov	sp, r7
 80092a2:	bd80      	pop	{r7, pc}

080092a4 <xQueueGenericCreate>:
#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

    QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength,
                                       const UBaseType_t uxItemSize,
                                       const uint8_t ucQueueType )
    {
 80092a4:	b580      	push	{r7, lr}
 80092a6:	b08a      	sub	sp, #40	@ 0x28
 80092a8:	af02      	add	r7, sp, #8
 80092aa:	60f8      	str	r0, [r7, #12]
 80092ac:	60b9      	str	r1, [r7, #8]
 80092ae:	4613      	mov	r3, r2
 80092b0:	71fb      	strb	r3, [r7, #7]
        Queue_t * pxNewQueue = NULL;
 80092b2:	2300      	movs	r3, #0
 80092b4:	61fb      	str	r3, [r7, #28]
        size_t xQueueSizeInBytes;
        uint8_t * pucQueueStorage;

        traceENTER_xQueueGenericCreate( uxQueueLength, uxItemSize, ucQueueType );

        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80092b6:	68fb      	ldr	r3, [r7, #12]
 80092b8:	2b00      	cmp	r3, #0
 80092ba:	d032      	beq.n	8009322 <xQueueGenericCreate+0x7e>
            /* Check for multiplication overflow. */
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80092bc:	2100      	movs	r1, #0
 80092be:	68ba      	ldr	r2, [r7, #8]
 80092c0:	68fb      	ldr	r3, [r7, #12]
 80092c2:	fba3 2302 	umull	r2, r3, r3, r2
 80092c6:	2b00      	cmp	r3, #0
 80092c8:	d000      	beq.n	80092cc <xQueueGenericCreate+0x28>
 80092ca:	2101      	movs	r1, #1
 80092cc:	460b      	mov	r3, r1
        if( ( uxQueueLength > ( UBaseType_t ) 0 ) &&
 80092ce:	2b00      	cmp	r3, #0
 80092d0:	d127      	bne.n	8009322 <xQueueGenericCreate+0x7e>
            /* Check for addition overflow. */
            ( ( UBaseType_t ) ( SIZE_MAX - sizeof( Queue_t ) ) >= ( uxQueueLength * uxItemSize ) ) )
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	68ba      	ldr	r2, [r7, #8]
 80092d6:	fb02 f303 	mul.w	r3, r2, r3
            ( ( SIZE_MAX / uxQueueLength ) >= uxItemSize ) &&
 80092da:	f113 0f51 	cmn.w	r3, #81	@ 0x51
 80092de:	d820      	bhi.n	8009322 <xQueueGenericCreate+0x7e>
        {
            /* Allocate enough space to hold the maximum number of items that
             * can be in the queue at any time.  It is valid for uxItemSize to be
             * zero in the case the queue is used as a semaphore. */
            xQueueSizeInBytes = ( size_t ) ( ( size_t ) uxQueueLength * ( size_t ) uxItemSize );
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	68ba      	ldr	r2, [r7, #8]
 80092e4:	fb02 f303 	mul.w	r3, r2, r3
 80092e8:	61bb      	str	r3, [r7, #24]

            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes );
 80092ea:	69bb      	ldr	r3, [r7, #24]
 80092ec:	3350      	adds	r3, #80	@ 0x50
 80092ee:	4618      	mov	r0, r3
 80092f0:	f003 fd86 	bl	800ce00 <pvPortMalloc>
 80092f4:	61f8      	str	r0, [r7, #28]

            if( pxNewQueue != NULL )
 80092f6:	69fb      	ldr	r3, [r7, #28]
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d021      	beq.n	8009340 <xQueueGenericCreate+0x9c>
            {
                /* Jump past the queue structure to find the location of the queue
                 * storage area. */
                pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80092fc:	69fb      	ldr	r3, [r7, #28]
 80092fe:	617b      	str	r3, [r7, #20]
                pucQueueStorage += sizeof( Queue_t );
 8009300:	697b      	ldr	r3, [r7, #20]
 8009302:	3350      	adds	r3, #80	@ 0x50
 8009304:	617b      	str	r3, [r7, #20]
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    /* Queues can be created either statically or dynamically, so
                     * note this task was created dynamically in case it is later
                     * deleted. */
                    pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8009306:	69fb      	ldr	r3, [r7, #28]
 8009308:	2200      	movs	r2, #0
 800930a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
                }
                #endif /* configSUPPORT_STATIC_ALLOCATION */

                prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800930e:	79fa      	ldrb	r2, [r7, #7]
 8009310:	69fb      	ldr	r3, [r7, #28]
 8009312:	9300      	str	r3, [sp, #0]
 8009314:	4613      	mov	r3, r2
 8009316:	697a      	ldr	r2, [r7, #20]
 8009318:	68b9      	ldr	r1, [r7, #8]
 800931a:	68f8      	ldr	r0, [r7, #12]
 800931c:	f000 f81e 	bl	800935c <prvInitialiseNewQueue>
            if( pxNewQueue != NULL )
 8009320:	e00e      	b.n	8009340 <xQueueGenericCreate+0x9c>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            configASSERT( pxNewQueue );
 8009322:	69fb      	ldr	r3, [r7, #28]
 8009324:	2b00      	cmp	r3, #0
 8009326:	d10b      	bne.n	8009340 <xQueueGenericCreate+0x9c>
    __asm volatile
 8009328:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800932c:	f383 8811 	msr	BASEPRI, r3
 8009330:	f3bf 8f6f 	isb	sy
 8009334:	f3bf 8f4f 	dsb	sy
 8009338:	613b      	str	r3, [r7, #16]
}
 800933a:	bf00      	nop
 800933c:	bf00      	nop
 800933e:	e7fd      	b.n	800933c <xQueueGenericCreate+0x98>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueGenericCreate( pxNewQueue );
 8009340:	69fb      	ldr	r3, [r7, #28]
 8009342:	4618      	mov	r0, r3
 8009344:	f005 fb10 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 8009348:	4603      	mov	r3, r0
 800934a:	4619      	mov	r1, r3
 800934c:	2098      	movs	r0, #152	@ 0x98
 800934e:	f005 f971 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxNewQueue;
 8009352:	69fb      	ldr	r3, [r7, #28]
    }
 8009354:	4618      	mov	r0, r3
 8009356:	3720      	adds	r7, #32
 8009358:	46bd      	mov	sp, r7
 800935a:	bd80      	pop	{r7, pc}

0800935c <prvInitialiseNewQueue>:
static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                   const UBaseType_t uxItemSize,
                                   uint8_t * pucQueueStorage,
                                   const uint8_t ucQueueType,
                                   Queue_t * pxNewQueue )
{
 800935c:	b580      	push	{r7, lr}
 800935e:	b084      	sub	sp, #16
 8009360:	af00      	add	r7, sp, #0
 8009362:	60f8      	str	r0, [r7, #12]
 8009364:	60b9      	str	r1, [r7, #8]
 8009366:	607a      	str	r2, [r7, #4]
 8009368:	70fb      	strb	r3, [r7, #3]
    /* Remove compiler warnings about unused parameters should
     * configUSE_TRACE_FACILITY not be set to 1. */
    ( void ) ucQueueType;

    if( uxItemSize == ( UBaseType_t ) 0 )
 800936a:	68bb      	ldr	r3, [r7, #8]
 800936c:	2b00      	cmp	r3, #0
 800936e:	d103      	bne.n	8009378 <prvInitialiseNewQueue+0x1c>
    {
        /* No RAM was allocated for the queue storage area, but PC head cannot
         * be set to NULL because NULL is used as a key to say the queue is used as
         * a mutex.  Therefore just set pcHead to point to the queue as a benign
         * value that is known to be within the memory map. */
        pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8009370:	69bb      	ldr	r3, [r7, #24]
 8009372:	69ba      	ldr	r2, [r7, #24]
 8009374:	601a      	str	r2, [r3, #0]
 8009376:	e002      	b.n	800937e <prvInitialiseNewQueue+0x22>
    }
    else
    {
        /* Set the head to the start of the queue storage area. */
        pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8009378:	69bb      	ldr	r3, [r7, #24]
 800937a:	687a      	ldr	r2, [r7, #4]
 800937c:	601a      	str	r2, [r3, #0]
    }

    /* Initialise the queue members as described where the queue type is
     * defined. */
    pxNewQueue->uxLength = uxQueueLength;
 800937e:	69bb      	ldr	r3, [r7, #24]
 8009380:	68fa      	ldr	r2, [r7, #12]
 8009382:	63da      	str	r2, [r3, #60]	@ 0x3c
    pxNewQueue->uxItemSize = uxItemSize;
 8009384:	69bb      	ldr	r3, [r7, #24]
 8009386:	68ba      	ldr	r2, [r7, #8]
 8009388:	641a      	str	r2, [r3, #64]	@ 0x40
    ( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800938a:	2101      	movs	r1, #1
 800938c:	69b8      	ldr	r0, [r7, #24]
 800938e:	f7ff fe89 	bl	80090a4 <xQueueGenericReset>

    #if ( configUSE_TRACE_FACILITY == 1 )
    {
        pxNewQueue->ucQueueType = ucQueueType;
 8009392:	69bb      	ldr	r3, [r7, #24]
 8009394:	78fa      	ldrb	r2, [r7, #3]
 8009396:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
        pxNewQueue->pxQueueSetContainer = NULL;
    }
    #endif /* configUSE_QUEUE_SETS */

    traceQUEUE_CREATE( pxNewQueue );
}
 800939a:	bf00      	nop
 800939c:	3710      	adds	r7, #16
 800939e:	46bd      	mov	sp, r7
 80093a0:	bd80      	pop	{r7, pc}

080093a2 <xQueueCreateCountingSemaphoreStatic>:
#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount,
                                                       const UBaseType_t uxInitialCount,
                                                       StaticQueue_t * pxStaticQueue )
    {
 80093a2:	b580      	push	{r7, lr}
 80093a4:	b088      	sub	sp, #32
 80093a6:	af02      	add	r7, sp, #8
 80093a8:	60f8      	str	r0, [r7, #12]
 80093aa:	60b9      	str	r1, [r7, #8]
 80093ac:	607a      	str	r2, [r7, #4]
        QueueHandle_t xHandle = NULL;
 80093ae:	2300      	movs	r3, #0
 80093b0:	617b      	str	r3, [r7, #20]

        traceENTER_xQueueCreateCountingSemaphoreStatic( uxMaxCount, uxInitialCount, pxStaticQueue );

        if( ( uxMaxCount != 0U ) &&
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d013      	beq.n	80093e0 <xQueueCreateCountingSemaphoreStatic+0x3e>
 80093b8:	68ba      	ldr	r2, [r7, #8]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	429a      	cmp	r2, r3
 80093be:	d80f      	bhi.n	80093e0 <xQueueCreateCountingSemaphoreStatic+0x3e>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80093c0:	2302      	movs	r3, #2
 80093c2:	9300      	str	r3, [sp, #0]
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	2200      	movs	r2, #0
 80093c8:	2100      	movs	r1, #0
 80093ca:	68f8      	ldr	r0, [r7, #12]
 80093cc:	f7ff ff00 	bl	80091d0 <xQueueGenericCreateStatic>
 80093d0:	6178      	str	r0, [r7, #20]

            if( xHandle != NULL )
 80093d2:	697b      	ldr	r3, [r7, #20]
 80093d4:	2b00      	cmp	r3, #0
 80093d6:	d012      	beq.n	80093fe <xQueueCreateCountingSemaphoreStatic+0x5c>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80093d8:	697b      	ldr	r3, [r7, #20]
 80093da:	68ba      	ldr	r2, [r7, #8]
 80093dc:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 80093de:	e00e      	b.n	80093fe <xQueueCreateCountingSemaphoreStatic+0x5c>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 80093e0:	697b      	ldr	r3, [r7, #20]
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d10b      	bne.n	80093fe <xQueueCreateCountingSemaphoreStatic+0x5c>
    __asm volatile
 80093e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093ea:	f383 8811 	msr	BASEPRI, r3
 80093ee:	f3bf 8f6f 	isb	sy
 80093f2:	f3bf 8f4f 	dsb	sy
 80093f6:	613b      	str	r3, [r7, #16]
}
 80093f8:	bf00      	nop
 80093fa:	bf00      	nop
 80093fc:	e7fd      	b.n	80093fa <xQueueCreateCountingSemaphoreStatic+0x58>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphoreStatic( xHandle );
 80093fe:	697b      	ldr	r3, [r7, #20]
 8009400:	4618      	mov	r0, r3
 8009402:	f005 fab1 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 8009406:	4603      	mov	r3, r0
 8009408:	4619      	mov	r1, r3
 800940a:	209f      	movs	r0, #159	@ 0x9f
 800940c:	f005 f912 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xHandle;
 8009410:	697b      	ldr	r3, [r7, #20]
    }
 8009412:	4618      	mov	r0, r3
 8009414:	3718      	adds	r7, #24
 8009416:	46bd      	mov	sp, r7
 8009418:	bd80      	pop	{r7, pc}

0800941a <xQueueCreateCountingSemaphore>:

#if ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

    QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                 const UBaseType_t uxInitialCount )
    {
 800941a:	b580      	push	{r7, lr}
 800941c:	b084      	sub	sp, #16
 800941e:	af00      	add	r7, sp, #0
 8009420:	6078      	str	r0, [r7, #4]
 8009422:	6039      	str	r1, [r7, #0]
        QueueHandle_t xHandle = NULL;
 8009424:	2300      	movs	r3, #0
 8009426:	60fb      	str	r3, [r7, #12]

        traceENTER_xQueueCreateCountingSemaphore( uxMaxCount, uxInitialCount );

        if( ( uxMaxCount != 0U ) &&
 8009428:	687b      	ldr	r3, [r7, #4]
 800942a:	2b00      	cmp	r3, #0
 800942c:	d010      	beq.n	8009450 <xQueueCreateCountingSemaphore+0x36>
 800942e:	683a      	ldr	r2, [r7, #0]
 8009430:	687b      	ldr	r3, [r7, #4]
 8009432:	429a      	cmp	r2, r3
 8009434:	d80c      	bhi.n	8009450 <xQueueCreateCountingSemaphore+0x36>
            ( uxInitialCount <= uxMaxCount ) )
        {
            xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8009436:	2202      	movs	r2, #2
 8009438:	2100      	movs	r1, #0
 800943a:	6878      	ldr	r0, [r7, #4]
 800943c:	f7ff ff32 	bl	80092a4 <xQueueGenericCreate>
 8009440:	60f8      	str	r0, [r7, #12]

            if( xHandle != NULL )
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	2b00      	cmp	r3, #0
 8009446:	d012      	beq.n	800946e <xQueueCreateCountingSemaphore+0x54>
            {
                ( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	683a      	ldr	r2, [r7, #0]
 800944c:	639a      	str	r2, [r3, #56]	@ 0x38
            if( xHandle != NULL )
 800944e:	e00e      	b.n	800946e <xQueueCreateCountingSemaphore+0x54>
                traceCREATE_COUNTING_SEMAPHORE_FAILED();
            }
        }
        else
        {
            configASSERT( xHandle );
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	2b00      	cmp	r3, #0
 8009454:	d10b      	bne.n	800946e <xQueueCreateCountingSemaphore+0x54>
    __asm volatile
 8009456:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800945a:	f383 8811 	msr	BASEPRI, r3
 800945e:	f3bf 8f6f 	isb	sy
 8009462:	f3bf 8f4f 	dsb	sy
 8009466:	60bb      	str	r3, [r7, #8]
}
 8009468:	bf00      	nop
 800946a:	bf00      	nop
 800946c:	e7fd      	b.n	800946a <xQueueCreateCountingSemaphore+0x50>
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xQueueCreateCountingSemaphore( xHandle );
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	4618      	mov	r0, r3
 8009472:	f005 fa79 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 8009476:	4603      	mov	r3, r0
 8009478:	4619      	mov	r1, r3
 800947a:	20a0      	movs	r0, #160	@ 0xa0
 800947c:	f005 f8da 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xHandle;
 8009480:	68fb      	ldr	r3, [r7, #12]
    }
 8009482:	4618      	mov	r0, r3
 8009484:	3710      	adds	r7, #16
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
	...

0800948c <xQueueGenericSend>:

BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                              const void * const pvItemToQueue,
                              TickType_t xTicksToWait,
                              const BaseType_t xCopyPosition )
{
 800948c:	b580      	push	{r7, lr}
 800948e:	b08e      	sub	sp, #56	@ 0x38
 8009490:	af00      	add	r7, sp, #0
 8009492:	60f8      	str	r0, [r7, #12]
 8009494:	60b9      	str	r1, [r7, #8]
 8009496:	607a      	str	r2, [r7, #4]
 8009498:	603b      	str	r3, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800949a:	2300      	movs	r3, #0
 800949c:	637b      	str	r3, [r7, #52]	@ 0x34
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 800949e:	68fb      	ldr	r3, [r7, #12]
 80094a0:	633b      	str	r3, [r7, #48]	@ 0x30

    traceENTER_xQueueGenericSend( xQueue, pvItemToQueue, xTicksToWait, xCopyPosition );

    configASSERT( pxQueue );
 80094a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094a4:	2b00      	cmp	r3, #0
 80094a6:	d10b      	bne.n	80094c0 <xQueueGenericSend+0x34>
    __asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80094ba:	bf00      	nop
 80094bc:	bf00      	nop
 80094be:	e7fd      	b.n	80094bc <xQueueGenericSend+0x30>
    configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	2b00      	cmp	r3, #0
 80094c4:	d103      	bne.n	80094ce <xQueueGenericSend+0x42>
 80094c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d101      	bne.n	80094d2 <xQueueGenericSend+0x46>
 80094ce:	2301      	movs	r3, #1
 80094d0:	e000      	b.n	80094d4 <xQueueGenericSend+0x48>
 80094d2:	2300      	movs	r3, #0
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d10b      	bne.n	80094f0 <xQueueGenericSend+0x64>
    __asm volatile
 80094d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094dc:	f383 8811 	msr	BASEPRI, r3
 80094e0:	f3bf 8f6f 	isb	sy
 80094e4:	f3bf 8f4f 	dsb	sy
 80094e8:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80094ea:	bf00      	nop
 80094ec:	bf00      	nop
 80094ee:	e7fd      	b.n	80094ec <xQueueGenericSend+0x60>
    configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80094f0:	683b      	ldr	r3, [r7, #0]
 80094f2:	2b02      	cmp	r3, #2
 80094f4:	d103      	bne.n	80094fe <xQueueGenericSend+0x72>
 80094f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80094f8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80094fa:	2b01      	cmp	r3, #1
 80094fc:	d101      	bne.n	8009502 <xQueueGenericSend+0x76>
 80094fe:	2301      	movs	r3, #1
 8009500:	e000      	b.n	8009504 <xQueueGenericSend+0x78>
 8009502:	2300      	movs	r3, #0
 8009504:	2b00      	cmp	r3, #0
 8009506:	d10b      	bne.n	8009520 <xQueueGenericSend+0x94>
    __asm volatile
 8009508:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800950c:	f383 8811 	msr	BASEPRI, r3
 8009510:	f3bf 8f6f 	isb	sy
 8009514:	f3bf 8f4f 	dsb	sy
 8009518:	623b      	str	r3, [r7, #32]
}
 800951a:	bf00      	nop
 800951c:	bf00      	nop
 800951e:	e7fd      	b.n	800951c <xQueueGenericSend+0x90>
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009520:	f002 f8f0 	bl	800b704 <xTaskGetSchedulerState>
 8009524:	4603      	mov	r3, r0
 8009526:	2b00      	cmp	r3, #0
 8009528:	d102      	bne.n	8009530 <xQueueGenericSend+0xa4>
 800952a:	687b      	ldr	r3, [r7, #4]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d101      	bne.n	8009534 <xQueueGenericSend+0xa8>
 8009530:	2301      	movs	r3, #1
 8009532:	e000      	b.n	8009536 <xQueueGenericSend+0xaa>
 8009534:	2300      	movs	r3, #0
 8009536:	2b00      	cmp	r3, #0
 8009538:	d10b      	bne.n	8009552 <xQueueGenericSend+0xc6>
    __asm volatile
 800953a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800953e:	f383 8811 	msr	BASEPRI, r3
 8009542:	f3bf 8f6f 	isb	sy
 8009546:	f3bf 8f4f 	dsb	sy
 800954a:	61fb      	str	r3, [r7, #28]
}
 800954c:	bf00      	nop
 800954e:	bf00      	nop
 8009550:	e7fd      	b.n	800954e <xQueueGenericSend+0xc2>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009552:	f003 fb27 	bl	800cba4 <vPortEnterCritical>
        {
            /* Is there room on the queue now?  The running task must be the
             * highest priority task wanting to access the queue.  If the head item
             * in the queue is to be overwritten then it does not matter if the
             * queue is full. */
            if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009556:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800955a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800955c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800955e:	429a      	cmp	r2, r3
 8009560:	d302      	bcc.n	8009568 <xQueueGenericSend+0xdc>
 8009562:	683b      	ldr	r3, [r7, #0]
 8009564:	2b02      	cmp	r3, #2
 8009566:	d12d      	bne.n	80095c4 <xQueueGenericSend+0x138>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009568:	683a      	ldr	r2, [r7, #0]
 800956a:	68b9      	ldr	r1, [r7, #8]
 800956c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800956e:	f000 fc65 	bl	8009e3c <prvCopyDataToQueue>
 8009572:	62f8      	str	r0, [r7, #44]	@ 0x2c

                    /* If there was a task waiting for data to arrive on the
                     * queue then unblock it now. */
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009574:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009576:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009578:	2b00      	cmp	r3, #0
 800957a:	d010      	beq.n	800959e <xQueueGenericSend+0x112>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800957c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800957e:	3324      	adds	r3, #36	@ 0x24
 8009580:	4618      	mov	r0, r3
 8009582:	f001 fe3b 	bl	800b1fc <xTaskRemoveFromEventList>
 8009586:	4603      	mov	r3, r0
 8009588:	2b00      	cmp	r3, #0
 800958a:	d013      	beq.n	80095b4 <xQueueGenericSend+0x128>
                        {
                            /* The unblocked task has a priority higher than
                             * our own so yield immediately.  Yes it is ok to do
                             * this from within the critical section - the kernel
                             * takes care of that. */
                            queueYIELD_IF_USING_PREEMPTION();
 800958c:	4b45      	ldr	r3, [pc, #276]	@ (80096a4 <xQueueGenericSend+0x218>)
 800958e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009592:	601a      	str	r2, [r3, #0]
 8009594:	f3bf 8f4f 	dsb	sy
 8009598:	f3bf 8f6f 	isb	sy
 800959c:	e00a      	b.n	80095b4 <xQueueGenericSend+0x128>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }
                    else if( xYieldRequired != pdFALSE )
 800959e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80095a0:	2b00      	cmp	r3, #0
 80095a2:	d007      	beq.n	80095b4 <xQueueGenericSend+0x128>
                    {
                        /* This path is a special case that will only get
                         * executed if the task was holding multiple mutexes and
                         * the mutexes were given back in an order that is
                         * different to that in which they were taken. */
                        queueYIELD_IF_USING_PREEMPTION();
 80095a4:	4b3f      	ldr	r3, [pc, #252]	@ (80096a4 <xQueueGenericSend+0x218>)
 80095a6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80095aa:	601a      	str	r2, [r3, #0]
 80095ac:	f3bf 8f4f 	dsb	sy
 80095b0:	f3bf 8f6f 	isb	sy
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* configUSE_QUEUE_SETS */

                taskEXIT_CRITICAL();
 80095b4:	f003 fb28 	bl	800cc08 <vPortExitCritical>

                traceRETURN_xQueueGenericSend( pdPASS );
 80095b8:	2101      	movs	r1, #1
 80095ba:	20a1      	movs	r0, #161	@ 0xa1
 80095bc:	f005 f83a 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80095c0:	2301      	movs	r3, #1
 80095c2:	e06b      	b.n	800969c <xQueueGenericSend+0x210>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d107      	bne.n	80095da <xQueueGenericSend+0x14e>
                {
                    /* The queue was full and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80095ca:	f003 fb1d 	bl	800cc08 <vPortExitCritical>

                    /* Return to the original privilege level before exiting
                     * the function. */
                    traceQUEUE_SEND_FAILED( pxQueue );
                    traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 80095ce:	2100      	movs	r1, #0
 80095d0:	20a1      	movs	r0, #161	@ 0xa1
 80095d2:	f005 f82f 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_FULL;
 80095d6:	2300      	movs	r3, #0
 80095d8:	e060      	b.n	800969c <xQueueGenericSend+0x210>
                }
                else if( xEntryTimeSet == pdFALSE )
 80095da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80095dc:	2b00      	cmp	r3, #0
 80095de:	d106      	bne.n	80095ee <xQueueGenericSend+0x162>
                {
                    /* The queue was full and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 80095e0:	f107 0314 	add.w	r3, r7, #20
 80095e4:	4618      	mov	r0, r3
 80095e6:	f001 feeb 	bl	800b3c0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 80095ea:	2301      	movs	r3, #1
 80095ec:	637b      	str	r3, [r7, #52]	@ 0x34
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 80095ee:	f003 fb0b 	bl	800cc08 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 80095f2:	f001 fa81 	bl	800aaf8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 80095f6:	f003 fad5 	bl	800cba4 <vPortEnterCritical>
 80095fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fc:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009600:	b25b      	sxtb	r3, r3
 8009602:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009606:	d103      	bne.n	8009610 <xQueueGenericSend+0x184>
 8009608:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800960a:	2200      	movs	r2, #0
 800960c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009610:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009612:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009616:	b25b      	sxtb	r3, r3
 8009618:	f1b3 3fff 	cmp.w	r3, #4294967295
 800961c:	d103      	bne.n	8009626 <xQueueGenericSend+0x19a>
 800961e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009620:	2200      	movs	r2, #0
 8009622:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009626:	f003 faef 	bl	800cc08 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800962a:	1d3a      	adds	r2, r7, #4
 800962c:	f107 0314 	add.w	r3, r7, #20
 8009630:	4611      	mov	r1, r2
 8009632:	4618      	mov	r0, r3
 8009634:	f001 fedc 	bl	800b3f0 <xTaskCheckForTimeOut>
 8009638:	4603      	mov	r3, r0
 800963a:	2b00      	cmp	r3, #0
 800963c:	d124      	bne.n	8009688 <xQueueGenericSend+0x1fc>
        {
            if( prvIsQueueFull( pxQueue ) != pdFALSE )
 800963e:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8009640:	f000 fcf4 	bl	800a02c <prvIsQueueFull>
 8009644:	4603      	mov	r3, r0
 8009646:	2b00      	cmp	r3, #0
 8009648:	d018      	beq.n	800967c <xQueueGenericSend+0x1f0>
            {
                traceBLOCKING_ON_QUEUE_SEND( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800964a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800964c:	3310      	adds	r3, #16
 800964e:	687a      	ldr	r2, [r7, #4]
 8009650:	4611      	mov	r1, r2
 8009652:	4618      	mov	r0, r3
 8009654:	f001 fd60 	bl	800b118 <vTaskPlaceOnEventList>
                /* Unlocking the queue means queue events can effect the
                 * event list. It is possible that interrupts occurring now
                 * remove this task from the event list again - but as the
                 * scheduler is suspended the task will go onto the pending
                 * ready list instead of the actual ready list. */
                prvUnlockQueue( pxQueue );
 8009658:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800965a:	f000 fc7f 	bl	8009f5c <prvUnlockQueue>
                /* Resuming the scheduler will move tasks from the pending
                 * ready list into the ready list - so it is feasible that this
                 * task is already in the ready list before it yields - in which
                 * case the yield will not cause a context switch unless there
                 * is also a higher priority task in the pending ready list. */
                if( xTaskResumeAll() == pdFALSE )
 800965e:	f001 fa59 	bl	800ab14 <xTaskResumeAll>
 8009662:	4603      	mov	r3, r0
 8009664:	2b00      	cmp	r3, #0
 8009666:	f47f af74 	bne.w	8009552 <xQueueGenericSend+0xc6>
                {
                    taskYIELD_WITHIN_API();
 800966a:	4b0e      	ldr	r3, [pc, #56]	@ (80096a4 <xQueueGenericSend+0x218>)
 800966c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009670:	601a      	str	r2, [r3, #0]
 8009672:	f3bf 8f4f 	dsb	sy
 8009676:	f3bf 8f6f 	isb	sy
 800967a:	e76a      	b.n	8009552 <xQueueGenericSend+0xc6>
                }
            }
            else
            {
                /* Try again. */
                prvUnlockQueue( pxQueue );
 800967c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800967e:	f000 fc6d 	bl	8009f5c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009682:	f001 fa47 	bl	800ab14 <xTaskResumeAll>
 8009686:	e764      	b.n	8009552 <xQueueGenericSend+0xc6>
            }
        }
        else
        {
            /* The timeout has expired. */
            prvUnlockQueue( pxQueue );
 8009688:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800968a:	f000 fc67 	bl	8009f5c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 800968e:	f001 fa41 	bl	800ab14 <xTaskResumeAll>

            traceQUEUE_SEND_FAILED( pxQueue );
            traceRETURN_xQueueGenericSend( errQUEUE_FULL );
 8009692:	2100      	movs	r1, #0
 8009694:	20a1      	movs	r0, #161	@ 0xa1
 8009696:	f004 ffcd 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

            return errQUEUE_FULL;
 800969a:	2300      	movs	r3, #0
        }
    }
}
 800969c:	4618      	mov	r0, r3
 800969e:	3738      	adds	r7, #56	@ 0x38
 80096a0:	46bd      	mov	sp, r7
 80096a2:	bd80      	pop	{r7, pc}
 80096a4:	e000ed04 	.word	0xe000ed04

080096a8 <xQueueGiveFromISR>:
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                              BaseType_t * const pxHigherPriorityTaskWoken )
{
 80096a8:	b580      	push	{r7, lr}
 80096aa:	b090      	sub	sp, #64	@ 0x40
 80096ac:	af00      	add	r7, sp, #0
 80096ae:	6078      	str	r0, [r7, #4]
 80096b0:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	63bb      	str	r3, [r7, #56]	@ 0x38
     * item size is 0.  Don't directly wake a task that was blocked on a queue
     * read, instead return a flag to say whether a context switch is required or
     * not (i.e. has a task with a higher priority than us been woken by this
     * post). */

    configASSERT( pxQueue );
 80096b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096b8:	2b00      	cmp	r3, #0
 80096ba:	d10b      	bne.n	80096d4 <xQueueGiveFromISR+0x2c>
    __asm volatile
 80096bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096c0:	f383 8811 	msr	BASEPRI, r3
 80096c4:	f3bf 8f6f 	isb	sy
 80096c8:	f3bf 8f4f 	dsb	sy
 80096cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80096ce:	bf00      	nop
 80096d0:	bf00      	nop
 80096d2:	e7fd      	b.n	80096d0 <xQueueGiveFromISR+0x28>

    /* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
     * if the item size is not 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 80096d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80096d8:	2b00      	cmp	r3, #0
 80096da:	d00b      	beq.n	80096f4 <xQueueGiveFromISR+0x4c>
    __asm volatile
 80096dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e0:	f383 8811 	msr	BASEPRI, r3
 80096e4:	f3bf 8f6f 	isb	sy
 80096e8:	f3bf 8f4f 	dsb	sy
 80096ec:	623b      	str	r3, [r7, #32]
}
 80096ee:	bf00      	nop
 80096f0:	bf00      	nop
 80096f2:	e7fd      	b.n	80096f0 <xQueueGiveFromISR+0x48>

    /* Normally a mutex would not be given from an interrupt, especially if
     * there is a mutex holder, as priority inheritance makes no sense for an
     * interrupts, only tasks. */
    configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80096f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096f6:	681b      	ldr	r3, [r3, #0]
 80096f8:	2b00      	cmp	r3, #0
 80096fa:	d103      	bne.n	8009704 <xQueueGiveFromISR+0x5c>
 80096fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80096fe:	689b      	ldr	r3, [r3, #8]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d101      	bne.n	8009708 <xQueueGiveFromISR+0x60>
 8009704:	2301      	movs	r3, #1
 8009706:	e000      	b.n	800970a <xQueueGiveFromISR+0x62>
 8009708:	2300      	movs	r3, #0
 800970a:	2b00      	cmp	r3, #0
 800970c:	d10b      	bne.n	8009726 <xQueueGiveFromISR+0x7e>
    __asm volatile
 800970e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009712:	f383 8811 	msr	BASEPRI, r3
 8009716:	f3bf 8f6f 	isb	sy
 800971a:	f3bf 8f4f 	dsb	sy
 800971e:	61fb      	str	r3, [r7, #28]
}
 8009720:	bf00      	nop
 8009722:	bf00      	nop
 8009724:	e7fd      	b.n	8009722 <xQueueGiveFromISR+0x7a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009726:	f003 fb29 	bl	800cd7c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
    uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

    __asm volatile
 800972a:	f3ef 8211 	mrs	r2, BASEPRI
 800972e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009732:	f383 8811 	msr	BASEPRI, r3
 8009736:	f3bf 8f6f 	isb	sy
 800973a:	f3bf 8f4f 	dsb	sy
 800973e:	61ba      	str	r2, [r7, #24]
 8009740:	617b      	str	r3, [r7, #20]
        : "=r" ( ulOriginalBASEPRI ), "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
    );

    /* This return will not be reached but is necessary to prevent compiler
     * warnings. */
    return ulOriginalBASEPRI;
 8009742:	69bb      	ldr	r3, [r7, #24]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8009744:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009746:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009748:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800974a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* When the queue is used to implement a semaphore no data is ever
         * moved through the queue but it is still valid to see if the queue 'has
         * space'. */
        if( uxMessagesWaiting < pxQueue->uxLength )
 800974c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800974e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009750:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009752:	429a      	cmp	r2, r3
 8009754:	d243      	bcs.n	80097de <xQueueGiveFromISR+0x136>
        {
            const int8_t cTxLock = pxQueue->cTxLock;
 8009756:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009758:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800975c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
             * holder - and if there is a mutex holder then the mutex cannot be
             * given from an ISR.  As this is the ISR version of the function it
             * can be assumed there is no mutex holder and no need to determine if
             * priority disinheritance is needed.  Simply increase the count of
             * messages (semaphores) available. */
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8009760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009762:	1c5a      	adds	r2, r3, #1
 8009764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009766:	639a      	str	r2, [r3, #56]	@ 0x38

            /* The event list is not altered if the queue is locked.  This will
             * be done when the queue is unlocked later. */
            if( cTxLock == queueUNLOCKED )
 8009768:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 800976c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009770:	d112      	bne.n	8009798 <xQueueGiveFromISR+0xf0>
                        }
                    }
                }
                #else /* configUSE_QUEUE_SETS */
                {
                    if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009772:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009774:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009776:	2b00      	cmp	r3, #0
 8009778:	d02e      	beq.n	80097d8 <xQueueGiveFromISR+0x130>
                    {
                        if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800977a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800977c:	3324      	adds	r3, #36	@ 0x24
 800977e:	4618      	mov	r0, r3
 8009780:	f001 fd3c 	bl	800b1fc <xTaskRemoveFromEventList>
 8009784:	4603      	mov	r3, r0
 8009786:	2b00      	cmp	r3, #0
 8009788:	d026      	beq.n	80097d8 <xQueueGiveFromISR+0x130>
                        {
                            /* The task waiting has a higher priority so record that a
                             * context switch is required. */
                            if( pxHigherPriorityTaskWoken != NULL )
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	2b00      	cmp	r3, #0
 800978e:	d023      	beq.n	80097d8 <xQueueGiveFromISR+0x130>
                            {
                                *pxHigherPriorityTaskWoken = pdTRUE;
 8009790:	683b      	ldr	r3, [r7, #0]
 8009792:	2201      	movs	r2, #1
 8009794:	601a      	str	r2, [r3, #0]
 8009796:	e01f      	b.n	80097d8 <xQueueGiveFromISR+0x130>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was posted while it was locked. */
                prvIncrementQueueTxLock( pxQueue, cTxLock );
 8009798:	f001 faf6 	bl	800ad88 <uxTaskGetNumberOfTasks>
 800979c:	62b8      	str	r0, [r7, #40]	@ 0x28
 800979e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80097a2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80097a4:	429a      	cmp	r2, r3
 80097a6:	d917      	bls.n	80097d8 <xQueueGiveFromISR+0x130>
 80097a8:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 80097ac:	2b7f      	cmp	r3, #127	@ 0x7f
 80097ae:	d10b      	bne.n	80097c8 <xQueueGiveFromISR+0x120>
    __asm volatile
 80097b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097b4:	f383 8811 	msr	BASEPRI, r3
 80097b8:	f3bf 8f6f 	isb	sy
 80097bc:	f3bf 8f4f 	dsb	sy
 80097c0:	613b      	str	r3, [r7, #16]
}
 80097c2:	bf00      	nop
 80097c4:	bf00      	nop
 80097c6:	e7fd      	b.n	80097c4 <xQueueGiveFromISR+0x11c>
 80097c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80097cc:	3301      	adds	r3, #1
 80097ce:	b2db      	uxtb	r3, r3
 80097d0:	b25a      	sxtb	r2, r3
 80097d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80097d4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
            }

            xReturn = pdPASS;
 80097d8:	2301      	movs	r3, #1
 80097da:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097dc:	e001      	b.n	80097e2 <xQueueGiveFromISR+0x13a>
        }
        else
        {
            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
            xReturn = errQUEUE_FULL;
 80097de:	2300      	movs	r3, #0
 80097e0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80097e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80097e4:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
    __asm volatile
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	f383 8811 	msr	BASEPRI, r3
    (
        "   msr basepri, %0 " ::"r" ( ulNewMaskValue ) : "memory"
    );
}
 80097ec:	bf00      	nop
        }
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueGiveFromISR( xReturn );
 80097ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f0:	4619      	mov	r1, r3
 80097f2:	20a3      	movs	r0, #163	@ 0xa3
 80097f4:	f004 ff1e 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 80097f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80097fa:	4618      	mov	r0, r3
 80097fc:	3740      	adds	r7, #64	@ 0x40
 80097fe:	46bd      	mov	sp, r7
 8009800:	bd80      	pop	{r7, pc}
	...

08009804 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue,
                          void * const pvBuffer,
                          TickType_t xTicksToWait )
{
 8009804:	b580      	push	{r7, lr}
 8009806:	b08c      	sub	sp, #48	@ 0x30
 8009808:	af00      	add	r7, sp, #0
 800980a:	60f8      	str	r0, [r7, #12]
 800980c:	60b9      	str	r1, [r7, #8]
 800980e:	607a      	str	r2, [r7, #4]
    BaseType_t xEntryTimeSet = pdFALSE;
 8009810:	2300      	movs	r3, #0
 8009812:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 8009814:	68fb      	ldr	r3, [r7, #12]
 8009816:	62bb      	str	r3, [r7, #40]	@ 0x28

    traceENTER_xQueueReceive( xQueue, pvBuffer, xTicksToWait );

    /* Check the pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 8009818:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800981a:	2b00      	cmp	r3, #0
 800981c:	d10b      	bne.n	8009836 <xQueueReceive+0x32>
    __asm volatile
 800981e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009822:	f383 8811 	msr	BASEPRI, r3
 8009826:	f3bf 8f6f 	isb	sy
 800982a:	f3bf 8f4f 	dsb	sy
 800982e:	623b      	str	r3, [r7, #32]
}
 8009830:	bf00      	nop
 8009832:	bf00      	nop
 8009834:	e7fd      	b.n	8009832 <xQueueReceive+0x2e>

    /* The buffer into which data is received can only be NULL if the data size
     * is zero (so no data is copied into the buffer). */
    configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009836:	68bb      	ldr	r3, [r7, #8]
 8009838:	2b00      	cmp	r3, #0
 800983a:	d103      	bne.n	8009844 <xQueueReceive+0x40>
 800983c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800983e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009840:	2b00      	cmp	r3, #0
 8009842:	d101      	bne.n	8009848 <xQueueReceive+0x44>
 8009844:	2301      	movs	r3, #1
 8009846:	e000      	b.n	800984a <xQueueReceive+0x46>
 8009848:	2300      	movs	r3, #0
 800984a:	2b00      	cmp	r3, #0
 800984c:	d10b      	bne.n	8009866 <xQueueReceive+0x62>
    __asm volatile
 800984e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009852:	f383 8811 	msr	BASEPRI, r3
 8009856:	f3bf 8f6f 	isb	sy
 800985a:	f3bf 8f4f 	dsb	sy
 800985e:	61fb      	str	r3, [r7, #28]
}
 8009860:	bf00      	nop
 8009862:	bf00      	nop
 8009864:	e7fd      	b.n	8009862 <xQueueReceive+0x5e>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009866:	f001 ff4d 	bl	800b704 <xTaskGetSchedulerState>
 800986a:	4603      	mov	r3, r0
 800986c:	2b00      	cmp	r3, #0
 800986e:	d102      	bne.n	8009876 <xQueueReceive+0x72>
 8009870:	687b      	ldr	r3, [r7, #4]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d101      	bne.n	800987a <xQueueReceive+0x76>
 8009876:	2301      	movs	r3, #1
 8009878:	e000      	b.n	800987c <xQueueReceive+0x78>
 800987a:	2300      	movs	r3, #0
 800987c:	2b00      	cmp	r3, #0
 800987e:	d10b      	bne.n	8009898 <xQueueReceive+0x94>
    __asm volatile
 8009880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009884:	f383 8811 	msr	BASEPRI, r3
 8009888:	f3bf 8f6f 	isb	sy
 800988c:	f3bf 8f4f 	dsb	sy
 8009890:	61bb      	str	r3, [r7, #24]
}
 8009892:	bf00      	nop
 8009894:	bf00      	nop
 8009896:	e7fd      	b.n	8009894 <xQueueReceive+0x90>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009898:	f003 f984 	bl	800cba4 <vPortEnterCritical>
        {
            const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800989c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800989e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098a0:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80098a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098a4:	2b00      	cmp	r3, #0
 80098a6:	d023      	beq.n	80098f0 <xQueueReceive+0xec>
            {
                /* Data available, remove one item. */
                prvCopyDataFromQueue( pxQueue, pvBuffer );
 80098a8:	68b9      	ldr	r1, [r7, #8]
 80098aa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80098ac:	f000 fb30 	bl	8009f10 <prvCopyDataFromQueue>
                traceQUEUE_RECEIVE( pxQueue );
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 80098b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80098b2:	1e5a      	subs	r2, r3, #1
 80098b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098b6:	639a      	str	r2, [r3, #56]	@ 0x38

                /* There is now space in the queue, were any tasks waiting to
                 * post to the queue?  If so, unblock the highest priority waiting
                 * task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80098b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098ba:	691b      	ldr	r3, [r3, #16]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d00f      	beq.n	80098e0 <xQueueReceive+0xdc>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80098c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80098c2:	3310      	adds	r3, #16
 80098c4:	4618      	mov	r0, r3
 80098c6:	f001 fc99 	bl	800b1fc <xTaskRemoveFromEventList>
 80098ca:	4603      	mov	r3, r0
 80098cc:	2b00      	cmp	r3, #0
 80098ce:	d007      	beq.n	80098e0 <xQueueReceive+0xdc>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 80098d0:	4b42      	ldr	r3, [pc, #264]	@ (80099dc <xQueueReceive+0x1d8>)
 80098d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80098d6:	601a      	str	r2, [r3, #0]
 80098d8:	f3bf 8f4f 	dsb	sy
 80098dc:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 80098e0:	f003 f992 	bl	800cc08 <vPortExitCritical>

                traceRETURN_xQueueReceive( pdPASS );
 80098e4:	2101      	movs	r1, #1
 80098e6:	20a4      	movs	r0, #164	@ 0xa4
 80098e8:	f004 fea4 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 80098ec:	2301      	movs	r3, #1
 80098ee:	e071      	b.n	80099d4 <xQueueReceive+0x1d0>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 80098f0:	687b      	ldr	r3, [r7, #4]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d107      	bne.n	8009906 <xQueueReceive+0x102>
                {
                    /* The queue was empty and no block time is specified (or
                     * the block time has expired) so leave now. */
                    taskEXIT_CRITICAL();
 80098f6:	f003 f987 	bl	800cc08 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80098fa:	2100      	movs	r1, #0
 80098fc:	20a4      	movs	r0, #164	@ 0xa4
 80098fe:	f004 fe99 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8009902:	2300      	movs	r3, #0
 8009904:	e066      	b.n	80099d4 <xQueueReceive+0x1d0>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009906:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009908:	2b00      	cmp	r3, #0
 800990a:	d106      	bne.n	800991a <xQueueReceive+0x116>
                {
                    /* The queue was empty and a block time was specified so
                     * configure the timeout structure. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 800990c:	f107 0310 	add.w	r3, r7, #16
 8009910:	4618      	mov	r0, r3
 8009912:	f001 fd55 	bl	800b3c0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009916:	2301      	movs	r3, #1
 8009918:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 800991a:	f003 f975 	bl	800cc08 <vPortExitCritical>

        /* Interrupts and other tasks can send to and receive from the queue
         * now the critical section has been exited. */

        vTaskSuspendAll();
 800991e:	f001 f8eb 	bl	800aaf8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009922:	f003 f93f 	bl	800cba4 <vPortEnterCritical>
 8009926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009928:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800992c:	b25b      	sxtb	r3, r3
 800992e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009932:	d103      	bne.n	800993c <xQueueReceive+0x138>
 8009934:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009936:	2200      	movs	r2, #0
 8009938:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800993c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800993e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009942:	b25b      	sxtb	r3, r3
 8009944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009948:	d103      	bne.n	8009952 <xQueueReceive+0x14e>
 800994a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800994c:	2200      	movs	r2, #0
 800994e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009952:	f003 f959 	bl	800cc08 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009956:	1d3a      	adds	r2, r7, #4
 8009958:	f107 0310 	add.w	r3, r7, #16
 800995c:	4611      	mov	r1, r2
 800995e:	4618      	mov	r0, r3
 8009960:	f001 fd46 	bl	800b3f0 <xTaskCheckForTimeOut>
 8009964:	4603      	mov	r3, r0
 8009966:	2b00      	cmp	r3, #0
 8009968:	d123      	bne.n	80099b2 <xQueueReceive+0x1ae>
        {
            /* The timeout has not expired.  If the queue is still empty place
             * the task on the list of tasks waiting to receive from the queue. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800996a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800996c:	f000 fb48 	bl	800a000 <prvIsQueueEmpty>
 8009970:	4603      	mov	r3, r0
 8009972:	2b00      	cmp	r3, #0
 8009974:	d017      	beq.n	80099a6 <xQueueReceive+0x1a2>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009976:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009978:	3324      	adds	r3, #36	@ 0x24
 800997a:	687a      	ldr	r2, [r7, #4]
 800997c:	4611      	mov	r1, r2
 800997e:	4618      	mov	r0, r3
 8009980:	f001 fbca 	bl	800b118 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009984:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8009986:	f000 fae9 	bl	8009f5c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 800998a:	f001 f8c3 	bl	800ab14 <xTaskResumeAll>
 800998e:	4603      	mov	r3, r0
 8009990:	2b00      	cmp	r3, #0
 8009992:	d181      	bne.n	8009898 <xQueueReceive+0x94>
                {
                    taskYIELD_WITHIN_API();
 8009994:	4b11      	ldr	r3, [pc, #68]	@ (80099dc <xQueueReceive+0x1d8>)
 8009996:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800999a:	601a      	str	r2, [r3, #0]
 800999c:	f3bf 8f4f 	dsb	sy
 80099a0:	f3bf 8f6f 	isb	sy
 80099a4:	e778      	b.n	8009898 <xQueueReceive+0x94>
            }
            else
            {
                /* The queue contains data again.  Loop back to try and read the
                 * data. */
                prvUnlockQueue( pxQueue );
 80099a6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099a8:	f000 fad8 	bl	8009f5c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 80099ac:	f001 f8b2 	bl	800ab14 <xTaskResumeAll>
 80099b0:	e772      	b.n	8009898 <xQueueReceive+0x94>
        }
        else
        {
            /* Timed out.  If there is no data in the queue exit, otherwise loop
             * back and attempt to read the data. */
            prvUnlockQueue( pxQueue );
 80099b2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099b4:	f000 fad2 	bl	8009f5c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 80099b8:	f001 f8ac 	bl	800ab14 <xTaskResumeAll>

            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80099bc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80099be:	f000 fb1f 	bl	800a000 <prvIsQueueEmpty>
 80099c2:	4603      	mov	r3, r0
 80099c4:	2b00      	cmp	r3, #0
 80099c6:	f43f af67 	beq.w	8009898 <xQueueReceive+0x94>
            {
                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueReceive( errQUEUE_EMPTY );
 80099ca:	2100      	movs	r1, #0
 80099cc:	20a4      	movs	r0, #164	@ 0xa4
 80099ce:	f004 fe31 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 80099d2:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 80099d4:	4618      	mov	r0, r3
 80099d6:	3730      	adds	r7, #48	@ 0x30
 80099d8:	46bd      	mov	sp, r7
 80099da:	bd80      	pop	{r7, pc}
 80099dc:	e000ed04 	.word	0xe000ed04

080099e0 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                TickType_t xTicksToWait )
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b08c      	sub	sp, #48	@ 0x30
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
    BaseType_t xEntryTimeSet = pdFALSE;
 80099ea:	2300      	movs	r3, #0
 80099ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
    TimeOut_t xTimeOut;
    Queue_t * const pxQueue = xQueue;
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	627b      	str	r3, [r7, #36]	@ 0x24

    #if ( configUSE_MUTEXES == 1 )
        BaseType_t xInheritanceOccurred = pdFALSE;
 80099f2:	2300      	movs	r3, #0
 80099f4:	62bb      	str	r3, [r7, #40]	@ 0x28
    #endif

    traceENTER_xQueueSemaphoreTake( xQueue, xTicksToWait );

    /* Check the queue pointer is not NULL. */
    configASSERT( ( pxQueue ) );
 80099f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80099f8:	2b00      	cmp	r3, #0
 80099fa:	d10b      	bne.n	8009a14 <xQueueSemaphoreTake+0x34>
    __asm volatile
 80099fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a00:	f383 8811 	msr	BASEPRI, r3
 8009a04:	f3bf 8f6f 	isb	sy
 8009a08:	f3bf 8f4f 	dsb	sy
 8009a0c:	61bb      	str	r3, [r7, #24]
}
 8009a0e:	bf00      	nop
 8009a10:	bf00      	nop
 8009a12:	e7fd      	b.n	8009a10 <xQueueSemaphoreTake+0x30>

    /* Check this really is a semaphore, in which case the item size will be
     * 0. */
    configASSERT( pxQueue->uxItemSize == 0 );
 8009a14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009a18:	2b00      	cmp	r3, #0
 8009a1a:	d00b      	beq.n	8009a34 <xQueueSemaphoreTake+0x54>
    __asm volatile
 8009a1c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a20:	f383 8811 	msr	BASEPRI, r3
 8009a24:	f3bf 8f6f 	isb	sy
 8009a28:	f3bf 8f4f 	dsb	sy
 8009a2c:	617b      	str	r3, [r7, #20]
}
 8009a2e:	bf00      	nop
 8009a30:	bf00      	nop
 8009a32:	e7fd      	b.n	8009a30 <xQueueSemaphoreTake+0x50>

    /* Cannot block if the scheduler is suspended. */
    #if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
    {
        configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8009a34:	f001 fe66 	bl	800b704 <xTaskGetSchedulerState>
 8009a38:	4603      	mov	r3, r0
 8009a3a:	2b00      	cmp	r3, #0
 8009a3c:	d102      	bne.n	8009a44 <xQueueSemaphoreTake+0x64>
 8009a3e:	683b      	ldr	r3, [r7, #0]
 8009a40:	2b00      	cmp	r3, #0
 8009a42:	d101      	bne.n	8009a48 <xQueueSemaphoreTake+0x68>
 8009a44:	2301      	movs	r3, #1
 8009a46:	e000      	b.n	8009a4a <xQueueSemaphoreTake+0x6a>
 8009a48:	2300      	movs	r3, #0
 8009a4a:	2b00      	cmp	r3, #0
 8009a4c:	d10b      	bne.n	8009a66 <xQueueSemaphoreTake+0x86>
    __asm volatile
 8009a4e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a52:	f383 8811 	msr	BASEPRI, r3
 8009a56:	f3bf 8f6f 	isb	sy
 8009a5a:	f3bf 8f4f 	dsb	sy
 8009a5e:	613b      	str	r3, [r7, #16]
}
 8009a60:	bf00      	nop
 8009a62:	bf00      	nop
 8009a64:	e7fd      	b.n	8009a62 <xQueueSemaphoreTake+0x82>
    }
    #endif

    for( ; ; )
    {
        taskENTER_CRITICAL();
 8009a66:	f003 f89d 	bl	800cba4 <vPortEnterCritical>
        {
            /* Semaphores are queues with an item size of 0, and where the
             * number of messages in the queue is the semaphore's count value. */
            const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8009a6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a6c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009a6e:	623b      	str	r3, [r7, #32]

            /* Is there data in the queue now?  To be running the calling task
             * must be the highest priority task wanting to access the queue. */
            if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8009a70:	6a3b      	ldr	r3, [r7, #32]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d028      	beq.n	8009ac8 <xQueueSemaphoreTake+0xe8>
            {
                traceQUEUE_RECEIVE( pxQueue );

                /* Semaphores are queues with a data size of zero and where the
                 * messages waiting is the semaphore's count.  Reduce the count. */
                pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxSemaphoreCount - ( UBaseType_t ) 1 );
 8009a76:	6a3b      	ldr	r3, [r7, #32]
 8009a78:	1e5a      	subs	r2, r3, #1
 8009a7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a7c:	639a      	str	r2, [r3, #56]	@ 0x38

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009a7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a80:	681b      	ldr	r3, [r3, #0]
 8009a82:	2b00      	cmp	r3, #0
 8009a84:	d104      	bne.n	8009a90 <xQueueSemaphoreTake+0xb0>
                    {
                        /* Record the information required to implement
                         * priority inheritance should it become necessary. */
                        pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8009a86:	f002 f855 	bl	800bb34 <pvTaskIncrementMutexHeldCount>
 8009a8a:	4602      	mov	r2, r0
 8009a8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a8e:	609a      	str	r2, [r3, #8]
                }
                #endif /* configUSE_MUTEXES */

                /* Check to see if other tasks are blocked waiting to give the
                 * semaphore, and if so, unblock the highest priority such task. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a92:	691b      	ldr	r3, [r3, #16]
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d00f      	beq.n	8009ab8 <xQueueSemaphoreTake+0xd8>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009a98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009a9a:	3310      	adds	r3, #16
 8009a9c:	4618      	mov	r0, r3
 8009a9e:	f001 fbad 	bl	800b1fc <xTaskRemoveFromEventList>
 8009aa2:	4603      	mov	r3, r0
 8009aa4:	2b00      	cmp	r3, #0
 8009aa6:	d007      	beq.n	8009ab8 <xQueueSemaphoreTake+0xd8>
                    {
                        queueYIELD_IF_USING_PREEMPTION();
 8009aa8:	4b52      	ldr	r3, [pc, #328]	@ (8009bf4 <xQueueSemaphoreTake+0x214>)
 8009aaa:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	f3bf 8f4f 	dsb	sy
 8009ab4:	f3bf 8f6f 	isb	sy
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                taskEXIT_CRITICAL();
 8009ab8:	f003 f8a6 	bl	800cc08 <vPortExitCritical>

                traceRETURN_xQueueSemaphoreTake( pdPASS );
 8009abc:	2101      	movs	r1, #1
 8009abe:	20a5      	movs	r0, #165	@ 0xa5
 8009ac0:	f004 fdb8 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                return pdPASS;
 8009ac4:	2301      	movs	r3, #1
 8009ac6:	e091      	b.n	8009bec <xQueueSemaphoreTake+0x20c>
            }
            else
            {
                if( xTicksToWait == ( TickType_t ) 0 )
 8009ac8:	683b      	ldr	r3, [r7, #0]
 8009aca:	2b00      	cmp	r3, #0
 8009acc:	d107      	bne.n	8009ade <xQueueSemaphoreTake+0xfe>
                {
                    /* The semaphore count was 0 and no block time is specified
                     * (or the block time has expired) so exit now. */
                    taskEXIT_CRITICAL();
 8009ace:	f003 f89b 	bl	800cc08 <vPortExitCritical>

                    traceQUEUE_RECEIVE_FAILED( pxQueue );
                    traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8009ad2:	2100      	movs	r1, #0
 8009ad4:	20a5      	movs	r0, #165	@ 0xa5
 8009ad6:	f004 fdad 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                    return errQUEUE_EMPTY;
 8009ada:	2300      	movs	r3, #0
 8009adc:	e086      	b.n	8009bec <xQueueSemaphoreTake+0x20c>
                }
                else if( xEntryTimeSet == pdFALSE )
 8009ade:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d106      	bne.n	8009af2 <xQueueSemaphoreTake+0x112>
                {
                    /* The semaphore count was 0 and a block time was specified
                     * so configure the timeout structure ready to block. */
                    vTaskInternalSetTimeOutState( &xTimeOut );
 8009ae4:	f107 0308 	add.w	r3, r7, #8
 8009ae8:	4618      	mov	r0, r3
 8009aea:	f001 fc69 	bl	800b3c0 <vTaskInternalSetTimeOutState>
                    xEntryTimeSet = pdTRUE;
 8009aee:	2301      	movs	r3, #1
 8009af0:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    /* Entry time was already set. */
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }
        taskEXIT_CRITICAL();
 8009af2:	f003 f889 	bl	800cc08 <vPortExitCritical>

        /* Interrupts and other tasks can give to and take from the semaphore
         * now the critical section has been exited. */

        vTaskSuspendAll();
 8009af6:	f000 ffff 	bl	800aaf8 <vTaskSuspendAll>
        prvLockQueue( pxQueue );
 8009afa:	f003 f853 	bl	800cba4 <vPortEnterCritical>
 8009afe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b00:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009b04:	b25b      	sxtb	r3, r3
 8009b06:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b0a:	d103      	bne.n	8009b14 <xQueueSemaphoreTake+0x134>
 8009b0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b0e:	2200      	movs	r2, #0
 8009b10:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b16:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009b1a:	b25b      	sxtb	r3, r3
 8009b1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b20:	d103      	bne.n	8009b2a <xQueueSemaphoreTake+0x14a>
 8009b22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b24:	2200      	movs	r2, #0
 8009b26:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b2a:	f003 f86d 	bl	800cc08 <vPortExitCritical>

        /* Update the timeout state to see if it has expired yet. */
        if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009b2e:	463a      	mov	r2, r7
 8009b30:	f107 0308 	add.w	r3, r7, #8
 8009b34:	4611      	mov	r1, r2
 8009b36:	4618      	mov	r0, r3
 8009b38:	f001 fc5a 	bl	800b3f0 <xTaskCheckForTimeOut>
 8009b3c:	4603      	mov	r3, r0
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d132      	bne.n	8009ba8 <xQueueSemaphoreTake+0x1c8>
        {
            /* A block time is specified and not expired.  If the semaphore
             * count is 0 then enter the Blocked state to wait for a semaphore to
             * become available.  As semaphores are implemented with queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009b42:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b44:	f000 fa5c 	bl	800a000 <prvIsQueueEmpty>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	2b00      	cmp	r3, #0
 8009b4c:	d026      	beq.n	8009b9c <xQueueSemaphoreTake+0x1bc>
            {
                traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

                #if ( configUSE_MUTEXES == 1 )
                {
                    if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b50:	681b      	ldr	r3, [r3, #0]
 8009b52:	2b00      	cmp	r3, #0
 8009b54:	d109      	bne.n	8009b6a <xQueueSemaphoreTake+0x18a>
                    {
                        taskENTER_CRITICAL();
 8009b56:	f003 f825 	bl	800cba4 <vPortEnterCritical>
                        {
                            xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009b5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b5c:	689b      	ldr	r3, [r3, #8]
 8009b5e:	4618      	mov	r0, r3
 8009b60:	f001 fdf2 	bl	800b748 <xTaskPriorityInherit>
 8009b64:	62b8      	str	r0, [r7, #40]	@ 0x28
                        }
                        taskEXIT_CRITICAL();
 8009b66:	f003 f84f 	bl	800cc08 <vPortExitCritical>
                        mtCOVERAGE_TEST_MARKER();
                    }
                }
                #endif /* if ( configUSE_MUTEXES == 1 ) */

                vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8009b6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009b6c:	3324      	adds	r3, #36	@ 0x24
 8009b6e:	683a      	ldr	r2, [r7, #0]
 8009b70:	4611      	mov	r1, r2
 8009b72:	4618      	mov	r0, r3
 8009b74:	f001 fad0 	bl	800b118 <vTaskPlaceOnEventList>
                prvUnlockQueue( pxQueue );
 8009b78:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b7a:	f000 f9ef 	bl	8009f5c <prvUnlockQueue>

                if( xTaskResumeAll() == pdFALSE )
 8009b7e:	f000 ffc9 	bl	800ab14 <xTaskResumeAll>
 8009b82:	4603      	mov	r3, r0
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	f47f af6e 	bne.w	8009a66 <xQueueSemaphoreTake+0x86>
                {
                    taskYIELD_WITHIN_API();
 8009b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8009bf4 <xQueueSemaphoreTake+0x214>)
 8009b8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009b90:	601a      	str	r2, [r3, #0]
 8009b92:	f3bf 8f4f 	dsb	sy
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	e764      	b.n	8009a66 <xQueueSemaphoreTake+0x86>
            }
            else
            {
                /* There was no timeout and the semaphore count was not 0, so
                 * attempt to take the semaphore again. */
                prvUnlockQueue( pxQueue );
 8009b9c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009b9e:	f000 f9dd 	bl	8009f5c <prvUnlockQueue>
                ( void ) xTaskResumeAll();
 8009ba2:	f000 ffb7 	bl	800ab14 <xTaskResumeAll>
 8009ba6:	e75e      	b.n	8009a66 <xQueueSemaphoreTake+0x86>
            }
        }
        else
        {
            /* Timed out. */
            prvUnlockQueue( pxQueue );
 8009ba8:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009baa:	f000 f9d7 	bl	8009f5c <prvUnlockQueue>
            ( void ) xTaskResumeAll();
 8009bae:	f000 ffb1 	bl	800ab14 <xTaskResumeAll>

            /* If the semaphore count is 0 exit now as the timeout has
             * expired.  Otherwise return to attempt to take the semaphore that is
             * known to be available.  As semaphores are implemented by queues the
             * queue being empty is equivalent to the semaphore count being 0. */
            if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009bb2:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009bb4:	f000 fa24 	bl	800a000 <prvIsQueueEmpty>
 8009bb8:	4603      	mov	r3, r0
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	f43f af53 	beq.w	8009a66 <xQueueSemaphoreTake+0x86>
                #if ( configUSE_MUTEXES == 1 )
                {
                    /* xInheritanceOccurred could only have be set if
                     * pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
                     * test the mutex type again to check it is actually a mutex. */
                    if( xInheritanceOccurred != pdFALSE )
 8009bc0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d00d      	beq.n	8009be2 <xQueueSemaphoreTake+0x202>
                    {
                        taskENTER_CRITICAL();
 8009bc6:	f002 ffed 	bl	800cba4 <vPortEnterCritical>
                            /* This task blocking on the mutex caused another
                             * task to inherit this task's priority.  Now this task
                             * has timed out the priority should be disinherited
                             * again, but only as low as the next highest priority
                             * task that is waiting for the same mutex. */
                            uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009bca:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8009bcc:	f000 f91e 	bl	8009e0c <prvGetDisinheritPriorityAfterTimeout>
 8009bd0:	61f8      	str	r0, [r7, #28]
                             * mutex to the ready list for its new priority. Coverity thinks that
                             * it can result in out-of-bounds access which is not true because
                             * uxHighestWaitingPriority, as returned by prvGetDisinheritPriorityAfterTimeout,
                             * is capped at ( configMAX_PRIORITIES - 1 ). */
                            /* coverity[overrun] */
                            vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	69f9      	ldr	r1, [r7, #28]
 8009bd8:	4618      	mov	r0, r3
 8009bda:	f001 fef5 	bl	800b9c8 <vTaskPriorityDisinheritAfterTimeout>
                        }
                        taskEXIT_CRITICAL();
 8009bde:	f003 f813 	bl	800cc08 <vPortExitCritical>
                    }
                }
                #endif /* configUSE_MUTEXES */

                traceQUEUE_RECEIVE_FAILED( pxQueue );
                traceRETURN_xQueueSemaphoreTake( errQUEUE_EMPTY );
 8009be2:	2100      	movs	r1, #0
 8009be4:	20a5      	movs	r0, #165	@ 0xa5
 8009be6:	f004 fd25 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

                return errQUEUE_EMPTY;
 8009bea:	2300      	movs	r3, #0
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
    }
}
 8009bec:	4618      	mov	r0, r3
 8009bee:	3730      	adds	r7, #48	@ 0x30
 8009bf0:	46bd      	mov	sp, r7
 8009bf2:	bd80      	pop	{r7, pc}
 8009bf4:	e000ed04 	.word	0xe000ed04

08009bf8 <xQueueReceiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
                                 void * const pvBuffer,
                                 BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009bf8:	b580      	push	{r7, lr}
 8009bfa:	b090      	sub	sp, #64	@ 0x40
 8009bfc:	af00      	add	r7, sp, #0
 8009bfe:	60f8      	str	r0, [r7, #12]
 8009c00:	60b9      	str	r1, [r7, #8]
 8009c02:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn;
    UBaseType_t uxSavedInterruptStatus;
    Queue_t * const pxQueue = xQueue;
 8009c04:	68fb      	ldr	r3, [r7, #12]
 8009c06:	63bb      	str	r3, [r7, #56]	@ 0x38

    traceENTER_xQueueReceiveFromISR( xQueue, pvBuffer, pxHigherPriorityTaskWoken );

    configASSERT( pxQueue );
 8009c08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c0a:	2b00      	cmp	r3, #0
 8009c0c:	d10b      	bne.n	8009c26 <xQueueReceiveFromISR+0x2e>
    __asm volatile
 8009c0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c12:	f383 8811 	msr	BASEPRI, r3
 8009c16:	f3bf 8f6f 	isb	sy
 8009c1a:	f3bf 8f4f 	dsb	sy
 8009c1e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8009c20:	bf00      	nop
 8009c22:	bf00      	nop
 8009c24:	e7fd      	b.n	8009c22 <xQueueReceiveFromISR+0x2a>
    configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009c26:	68bb      	ldr	r3, [r7, #8]
 8009c28:	2b00      	cmp	r3, #0
 8009c2a:	d103      	bne.n	8009c34 <xQueueReceiveFromISR+0x3c>
 8009c2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c2e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009c30:	2b00      	cmp	r3, #0
 8009c32:	d101      	bne.n	8009c38 <xQueueReceiveFromISR+0x40>
 8009c34:	2301      	movs	r3, #1
 8009c36:	e000      	b.n	8009c3a <xQueueReceiveFromISR+0x42>
 8009c38:	2300      	movs	r3, #0
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10b      	bne.n	8009c56 <xQueueReceiveFromISR+0x5e>
    __asm volatile
 8009c3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c42:	f383 8811 	msr	BASEPRI, r3
 8009c46:	f3bf 8f6f 	isb	sy
 8009c4a:	f3bf 8f4f 	dsb	sy
 8009c4e:	623b      	str	r3, [r7, #32]
}
 8009c50:	bf00      	nop
 8009c52:	bf00      	nop
 8009c54:	e7fd      	b.n	8009c52 <xQueueReceiveFromISR+0x5a>
     * that have been assigned a priority at or (logically) below the maximum
     * system call interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009c56:	f003 f891 	bl	800cd7c <vPortValidateInterruptPriority>
    __asm volatile
 8009c5a:	f3ef 8211 	mrs	r2, BASEPRI
 8009c5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c62:	f383 8811 	msr	BASEPRI, r3
 8009c66:	f3bf 8f6f 	isb	sy
 8009c6a:	f3bf 8f4f 	dsb	sy
 8009c6e:	61fa      	str	r2, [r7, #28]
 8009c70:	61bb      	str	r3, [r7, #24]
    return ulOriginalBASEPRI;
 8009c72:	69fb      	ldr	r3, [r7, #28]

    /* MISRA Ref 4.7.1 [Return value shall be checked] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
    /* coverity[misra_c_2012_directive_4_7_violation] */
    uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 8009c74:	637b      	str	r3, [r7, #52]	@ 0x34
    {
        const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009c76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009c7a:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Cannot block in an ISR, so check there is data available. */
        if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009c7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d047      	beq.n	8009d12 <xQueueReceiveFromISR+0x11a>
        {
            const int8_t cRxLock = pxQueue->cRxLock;
 8009c82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c84:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009c88:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

            prvCopyDataFromQueue( pxQueue, pvBuffer );
 8009c8c:	68b9      	ldr	r1, [r7, #8]
 8009c8e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8009c90:	f000 f93e 	bl	8009f10 <prvCopyDataFromQueue>
            pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting - ( UBaseType_t ) 1 );
 8009c94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009c96:	1e5a      	subs	r2, r3, #1
 8009c98:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009c9a:	639a      	str	r2, [r3, #56]	@ 0x38

            /* If the queue is locked the event list will not be modified.
             * Instead update the lock count so the task that unlocks the queue
             * will know that an ISR has removed data while the queue was
             * locked. */
            if( cRxLock == queueUNLOCKED )
 8009c9c:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009ca0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ca4:	d112      	bne.n	8009ccc <xQueueReceiveFromISR+0xd4>
            {
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009ca6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009ca8:	691b      	ldr	r3, [r3, #16]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d02e      	beq.n	8009d0c <xQueueReceiveFromISR+0x114>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009cae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009cb0:	3310      	adds	r3, #16
 8009cb2:	4618      	mov	r0, r3
 8009cb4:	f001 faa2 	bl	800b1fc <xTaskRemoveFromEventList>
 8009cb8:	4603      	mov	r3, r0
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d026      	beq.n	8009d0c <xQueueReceiveFromISR+0x114>
                    {
                        /* The task waiting has a higher priority than us so
                         * force a context switch. */
                        if( pxHigherPriorityTaskWoken != NULL )
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	2b00      	cmp	r3, #0
 8009cc2:	d023      	beq.n	8009d0c <xQueueReceiveFromISR+0x114>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 8009cc4:	687b      	ldr	r3, [r7, #4]
 8009cc6:	2201      	movs	r2, #1
 8009cc8:	601a      	str	r2, [r3, #0]
 8009cca:	e01f      	b.n	8009d0c <xQueueReceiveFromISR+0x114>
            }
            else
            {
                /* Increment the lock count so the task that unlocks the queue
                 * knows that data was removed while it was locked. */
                prvIncrementQueueRxLock( pxQueue, cRxLock );
 8009ccc:	f001 f85c 	bl	800ad88 <uxTaskGetNumberOfTasks>
 8009cd0:	62b8      	str	r0, [r7, #40]	@ 0x28
 8009cd2:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009cd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009cd8:	429a      	cmp	r2, r3
 8009cda:	d917      	bls.n	8009d0c <xQueueReceiveFromISR+0x114>
 8009cdc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8009ce0:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ce2:	d10b      	bne.n	8009cfc <xQueueReceiveFromISR+0x104>
    __asm volatile
 8009ce4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ce8:	f383 8811 	msr	BASEPRI, r3
 8009cec:	f3bf 8f6f 	isb	sy
 8009cf0:	f3bf 8f4f 	dsb	sy
 8009cf4:	617b      	str	r3, [r7, #20]
}
 8009cf6:	bf00      	nop
 8009cf8:	bf00      	nop
 8009cfa:	e7fd      	b.n	8009cf8 <xQueueReceiveFromISR+0x100>
 8009cfc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8009d00:	3301      	adds	r3, #1
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	b25a      	sxtb	r2, r3
 8009d06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
            }

            xReturn = pdPASS;
 8009d0c:	2301      	movs	r3, #1
 8009d0e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d10:	e001      	b.n	8009d16 <xQueueReceiveFromISR+0x11e>
        }
        else
        {
            xReturn = pdFAIL;
 8009d12:	2300      	movs	r3, #0
 8009d14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009d16:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009d18:	613b      	str	r3, [r7, #16]
    __asm volatile
 8009d1a:	693b      	ldr	r3, [r7, #16]
 8009d1c:	f383 8811 	msr	BASEPRI, r3
}
 8009d20:	bf00      	nop
            traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
        }
    }
    taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xQueueReceiveFromISR( xReturn );
 8009d22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009d24:	4619      	mov	r1, r3
 8009d26:	20a7      	movs	r0, #167	@ 0xa7
 8009d28:	f004 fc84 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 8009d2c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8009d2e:	4618      	mov	r0, r3
 8009d30:	3740      	adds	r7, #64	@ 0x40
 8009d32:	46bd      	mov	sp, r7
 8009d34:	bd80      	pop	{r7, pc}

08009d36 <uxQueueMessagesWaiting>:
    return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 8009d36:	b580      	push	{r7, lr}
 8009d38:	b084      	sub	sp, #16
 8009d3a:	af00      	add	r7, sp, #0
 8009d3c:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;

    traceENTER_uxQueueMessagesWaiting( xQueue );

    configASSERT( xQueue );
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d10b      	bne.n	8009d5c <uxQueueMessagesWaiting+0x26>
    __asm volatile
 8009d44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d48:	f383 8811 	msr	BASEPRI, r3
 8009d4c:	f3bf 8f6f 	isb	sy
 8009d50:	f3bf 8f4f 	dsb	sy
 8009d54:	60bb      	str	r3, [r7, #8]
}
 8009d56:	bf00      	nop
 8009d58:	bf00      	nop
 8009d5a:	e7fd      	b.n	8009d58 <uxQueueMessagesWaiting+0x22>

    taskENTER_CRITICAL();
 8009d5c:	f002 ff22 	bl	800cba4 <vPortEnterCritical>
    {
        uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009d64:	60fb      	str	r3, [r7, #12]
    }
    taskEXIT_CRITICAL();
 8009d66:	f002 ff4f 	bl	800cc08 <vPortExitCritical>

    traceRETURN_uxQueueMessagesWaiting( uxReturn );
 8009d6a:	68f9      	ldr	r1, [r7, #12]
 8009d6c:	20a9      	movs	r0, #169	@ 0xa9
 8009d6e:	f004 fc61 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 8009d72:	68fb      	ldr	r3, [r7, #12]
}
 8009d74:	4618      	mov	r0, r3
 8009d76:	3710      	adds	r7, #16
 8009d78:	46bd      	mov	sp, r7
 8009d7a:	bd80      	pop	{r7, pc}

08009d7c <uxQueueMessagesWaitingFromISR>:
    return uxReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaitingFromISR( const QueueHandle_t xQueue )
{
 8009d7c:	b580      	push	{r7, lr}
 8009d7e:	b086      	sub	sp, #24
 8009d80:	af00      	add	r7, sp, #0
 8009d82:	6078      	str	r0, [r7, #4]
    UBaseType_t uxReturn;
    Queue_t * const pxQueue = xQueue;
 8009d84:	687b      	ldr	r3, [r7, #4]
 8009d86:	617b      	str	r3, [r7, #20]

    traceENTER_uxQueueMessagesWaitingFromISR( xQueue );

    configASSERT( pxQueue );
 8009d88:	697b      	ldr	r3, [r7, #20]
 8009d8a:	2b00      	cmp	r3, #0
 8009d8c:	d10b      	bne.n	8009da6 <uxQueueMessagesWaitingFromISR+0x2a>
    __asm volatile
 8009d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d92:	f383 8811 	msr	BASEPRI, r3
 8009d96:	f3bf 8f6f 	isb	sy
 8009d9a:	f3bf 8f4f 	dsb	sy
 8009d9e:	60fb      	str	r3, [r7, #12]
}
 8009da0:	bf00      	nop
 8009da2:	bf00      	nop
 8009da4:	e7fd      	b.n	8009da2 <uxQueueMessagesWaitingFromISR+0x26>
    uxReturn = pxQueue->uxMessagesWaiting;
 8009da6:	697b      	ldr	r3, [r7, #20]
 8009da8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009daa:	613b      	str	r3, [r7, #16]

    traceRETURN_uxQueueMessagesWaitingFromISR( uxReturn );
 8009dac:	6939      	ldr	r1, [r7, #16]
 8009dae:	20ab      	movs	r0, #171	@ 0xab
 8009db0:	f004 fc40 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxReturn;
 8009db4:	693b      	ldr	r3, [r7, #16]
}
 8009db6:	4618      	mov	r0, r3
 8009db8:	3718      	adds	r7, #24
 8009dba:	46bd      	mov	sp, r7
 8009dbc:	bd80      	pop	{r7, pc}

08009dbe <vQueueDelete>:
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8009dbe:	b580      	push	{r7, lr}
 8009dc0:	b084      	sub	sp, #16
 8009dc2:	af00      	add	r7, sp, #0
 8009dc4:	6078      	str	r0, [r7, #4]
    Queue_t * const pxQueue = xQueue;
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	60fb      	str	r3, [r7, #12]

    traceENTER_vQueueDelete( xQueue );

    configASSERT( pxQueue );
 8009dca:	68fb      	ldr	r3, [r7, #12]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d10b      	bne.n	8009de8 <vQueueDelete+0x2a>
    __asm volatile
 8009dd0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009dd4:	f383 8811 	msr	BASEPRI, r3
 8009dd8:	f3bf 8f6f 	isb	sy
 8009ddc:	f3bf 8f4f 	dsb	sy
 8009de0:	60bb      	str	r3, [r7, #8]
}
 8009de2:	bf00      	nop
 8009de4:	bf00      	nop
 8009de6:	e7fd      	b.n	8009de4 <vQueueDelete+0x26>
    traceQUEUE_DELETE( pxQueue );

    #if ( configQUEUE_REGISTRY_SIZE > 0 )
    {
        vQueueUnregisterQueue( pxQueue );
 8009de8:	68f8      	ldr	r0, [r7, #12]
 8009dea:	f000 f987 	bl	800a0fc <vQueueUnregisterQueue>
    }
    #elif ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
    {
        /* The queue could have been allocated statically or dynamically, so
         * check before attempting to free the memory. */
        if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8009dee:	68fb      	ldr	r3, [r7, #12]
 8009df0:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d102      	bne.n	8009dfe <vQueueDelete+0x40>
        {
            vPortFree( pxQueue );
 8009df8:	68f8      	ldr	r0, [r7, #12]
 8009dfa:	f003 f933 	bl	800d064 <vPortFree>
         * deleted.  Avoid compiler warnings about the unused parameter. */
        ( void ) pxQueue;
    }
    #endif /* configSUPPORT_DYNAMIC_ALLOCATION */

    traceRETURN_vQueueDelete();
 8009dfe:	20ac      	movs	r0, #172	@ 0xac
 8009e00:	f004 fbdc 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 8009e04:	bf00      	nop
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
    {
 8009e0c:	b480      	push	{r7}
 8009e0e:	b085      	sub	sp, #20
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	6078      	str	r0, [r7, #4]
         * priority, but the waiting task times out, then the holder should
         * disinherit the priority - but only down to the highest priority of any
         * other tasks that are waiting for the same mutex.  For this purpose,
         * return the priority of the highest priority task that is waiting for the
         * mutex. */
        if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e18:	2b00      	cmp	r3, #0
 8009e1a:	d006      	beq.n	8009e2a <prvGetDisinheritPriorityAfterTimeout+0x1e>
        {
            uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) ( ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) ) );
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009e20:	681b      	ldr	r3, [r3, #0]
 8009e22:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8009e26:	60fb      	str	r3, [r7, #12]
 8009e28:	e001      	b.n	8009e2e <prvGetDisinheritPriorityAfterTimeout+0x22>
        }
        else
        {
            uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	60fb      	str	r3, [r7, #12]
        }

        return uxHighestPriorityOfWaitingTasks;
 8009e2e:	68fb      	ldr	r3, [r7, #12]
    }
 8009e30:	4618      	mov	r0, r3
 8009e32:	3714      	adds	r7, #20
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <prvCopyDataToQueue>:
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue,
                                      const void * pvItemToQueue,
                                      const BaseType_t xPosition )
{
 8009e3c:	b580      	push	{r7, lr}
 8009e3e:	b086      	sub	sp, #24
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	60f8      	str	r0, [r7, #12]
 8009e44:	60b9      	str	r1, [r7, #8]
 8009e46:	607a      	str	r2, [r7, #4]
    BaseType_t xReturn = pdFALSE;
 8009e48:	2300      	movs	r3, #0
 8009e4a:	617b      	str	r3, [r7, #20]
    UBaseType_t uxMessagesWaiting;

    /* This function is called from a critical section. */

    uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009e4c:	68fb      	ldr	r3, [r7, #12]
 8009e4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009e50:	613b      	str	r3, [r7, #16]

    if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8009e52:	68fb      	ldr	r3, [r7, #12]
 8009e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e56:	2b00      	cmp	r3, #0
 8009e58:	d10d      	bne.n	8009e76 <prvCopyDataToQueue+0x3a>
    {
        #if ( configUSE_MUTEXES == 1 )
        {
            if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8009e5a:	68fb      	ldr	r3, [r7, #12]
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	2b00      	cmp	r3, #0
 8009e60:	d14d      	bne.n	8009efe <prvCopyDataToQueue+0xc2>
            {
                /* The mutex is no longer being held. */
                xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8009e62:	68fb      	ldr	r3, [r7, #12]
 8009e64:	689b      	ldr	r3, [r3, #8]
 8009e66:	4618      	mov	r0, r3
 8009e68:	f001 fd0a 	bl	800b880 <xTaskPriorityDisinherit>
 8009e6c:	6178      	str	r0, [r7, #20]
                pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8009e6e:	68fb      	ldr	r3, [r7, #12]
 8009e70:	2200      	movs	r2, #0
 8009e72:	609a      	str	r2, [r3, #8]
 8009e74:	e043      	b.n	8009efe <prvCopyDataToQueue+0xc2>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configUSE_MUTEXES */
    }
    else if( xPosition == queueSEND_TO_BACK )
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	2b00      	cmp	r3, #0
 8009e7a:	d119      	bne.n	8009eb0 <prvCopyDataToQueue+0x74>
    {
        ( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	6858      	ldr	r0, [r3, #4]
 8009e80:	68fb      	ldr	r3, [r7, #12]
 8009e82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e84:	461a      	mov	r2, r3
 8009e86:	68b9      	ldr	r1, [r7, #8]
 8009e88:	f00a fd8a 	bl	80149a0 <memcpy>
        pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	685a      	ldr	r2, [r3, #4]
 8009e90:	68fb      	ldr	r3, [r7, #12]
 8009e92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009e94:	441a      	add	r2, r3
 8009e96:	68fb      	ldr	r3, [r7, #12]
 8009e98:	605a      	str	r2, [r3, #4]

        if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail )
 8009e9a:	68fb      	ldr	r3, [r7, #12]
 8009e9c:	685a      	ldr	r2, [r3, #4]
 8009e9e:	68fb      	ldr	r3, [r7, #12]
 8009ea0:	689b      	ldr	r3, [r3, #8]
 8009ea2:	429a      	cmp	r2, r3
 8009ea4:	d32b      	bcc.n	8009efe <prvCopyDataToQueue+0xc2>
        {
            pxQueue->pcWriteTo = pxQueue->pcHead;
 8009ea6:	68fb      	ldr	r3, [r7, #12]
 8009ea8:	681a      	ldr	r2, [r3, #0]
 8009eaa:	68fb      	ldr	r3, [r7, #12]
 8009eac:	605a      	str	r2, [r3, #4]
 8009eae:	e026      	b.n	8009efe <prvCopyDataToQueue+0xc2>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    else
    {
        ( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize );
 8009eb0:	68fb      	ldr	r3, [r7, #12]
 8009eb2:	68d8      	ldr	r0, [r3, #12]
 8009eb4:	68fb      	ldr	r3, [r7, #12]
 8009eb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009eb8:	461a      	mov	r2, r3
 8009eba:	68b9      	ldr	r1, [r7, #8]
 8009ebc:	f00a fd70 	bl	80149a0 <memcpy>
        pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009ec0:	68fb      	ldr	r3, [r7, #12]
 8009ec2:	68da      	ldr	r2, [r3, #12]
 8009ec4:	68fb      	ldr	r3, [r7, #12]
 8009ec6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ec8:	425b      	negs	r3, r3
 8009eca:	441a      	add	r2, r3
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead )
 8009ed0:	68fb      	ldr	r3, [r7, #12]
 8009ed2:	68da      	ldr	r2, [r3, #12]
 8009ed4:	68fb      	ldr	r3, [r7, #12]
 8009ed6:	681b      	ldr	r3, [r3, #0]
 8009ed8:	429a      	cmp	r2, r3
 8009eda:	d207      	bcs.n	8009eec <prvCopyDataToQueue+0xb0>
        {
            pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009edc:	68fb      	ldr	r3, [r7, #12]
 8009ede:	689a      	ldr	r2, [r3, #8]
 8009ee0:	68fb      	ldr	r3, [r7, #12]
 8009ee2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009ee4:	425b      	negs	r3, r3
 8009ee6:	441a      	add	r2, r3
 8009ee8:	68fb      	ldr	r3, [r7, #12]
 8009eea:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        if( xPosition == queueOVERWRITE )
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	2b02      	cmp	r3, #2
 8009ef0:	d105      	bne.n	8009efe <prvCopyDataToQueue+0xc2>
        {
            if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009ef2:	693b      	ldr	r3, [r7, #16]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d002      	beq.n	8009efe <prvCopyDataToQueue+0xc2>
            {
                /* An item is not being added but overwritten, so subtract
                 * one from the recorded number of items in the queue so when
                 * one is added again below the number of recorded items remains
                 * correct. */
                --uxMessagesWaiting;
 8009ef8:	693b      	ldr	r3, [r7, #16]
 8009efa:	3b01      	subs	r3, #1
 8009efc:	613b      	str	r3, [r7, #16]
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }

    pxQueue->uxMessagesWaiting = ( UBaseType_t ) ( uxMessagesWaiting + ( UBaseType_t ) 1 );
 8009efe:	693b      	ldr	r3, [r7, #16]
 8009f00:	1c5a      	adds	r2, r3, #1
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	639a      	str	r2, [r3, #56]	@ 0x38

    return xReturn;
 8009f06:	697b      	ldr	r3, [r7, #20]
}
 8009f08:	4618      	mov	r0, r3
 8009f0a:	3718      	adds	r7, #24
 8009f0c:	46bd      	mov	sp, r7
 8009f0e:	bd80      	pop	{r7, pc}

08009f10 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue,
                                  void * const pvBuffer )
{
 8009f10:	b580      	push	{r7, lr}
 8009f12:	b082      	sub	sp, #8
 8009f14:	af00      	add	r7, sp, #0
 8009f16:	6078      	str	r0, [r7, #4]
 8009f18:	6039      	str	r1, [r7, #0]
    if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8009f1a:	687b      	ldr	r3, [r7, #4]
 8009f1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f1e:	2b00      	cmp	r3, #0
 8009f20:	d018      	beq.n	8009f54 <prvCopyDataFromQueue+0x44>
    {
        pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize;
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	68da      	ldr	r2, [r3, #12]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f2a:	441a      	add	r2, r3
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	60da      	str	r2, [r3, #12]

        if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail )
 8009f30:	687b      	ldr	r3, [r7, #4]
 8009f32:	68da      	ldr	r2, [r3, #12]
 8009f34:	687b      	ldr	r3, [r7, #4]
 8009f36:	689b      	ldr	r3, [r3, #8]
 8009f38:	429a      	cmp	r2, r3
 8009f3a:	d303      	bcc.n	8009f44 <prvCopyDataFromQueue+0x34>
        {
            pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	681a      	ldr	r2, [r3, #0]
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	60da      	str	r2, [r3, #12]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        ( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize );
 8009f44:	687b      	ldr	r3, [r7, #4]
 8009f46:	68d9      	ldr	r1, [r3, #12]
 8009f48:	687b      	ldr	r3, [r7, #4]
 8009f4a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009f4c:	461a      	mov	r2, r3
 8009f4e:	6838      	ldr	r0, [r7, #0]
 8009f50:	f00a fd26 	bl	80149a0 <memcpy>
    }
}
 8009f54:	bf00      	nop
 8009f56:	3708      	adds	r7, #8
 8009f58:	46bd      	mov	sp, r7
 8009f5a:	bd80      	pop	{r7, pc}

08009f5c <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b084      	sub	sp, #16
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]

    /* The lock counts contains the number of extra data items placed or
     * removed from the queue while the queue was locked.  When a queue is
     * locked items can be added or removed, but the event lists cannot be
     * updated. */
    taskENTER_CRITICAL();
 8009f64:	f002 fe1e 	bl	800cba4 <vPortEnterCritical>
    {
        int8_t cTxLock = pxQueue->cTxLock;
 8009f68:	687b      	ldr	r3, [r7, #4]
 8009f6a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f6e:	73fb      	strb	r3, [r7, #15]

        /* See if data was added to the queue while it was locked. */
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f70:	e011      	b.n	8009f96 <prvUnlockQueue+0x3a>
            }
            #else /* configUSE_QUEUE_SETS */
            {
                /* Tasks that are removed from the event list will get added to
                 * the pending ready list as the scheduler is still suspended. */
                if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009f76:	2b00      	cmp	r3, #0
 8009f78:	d012      	beq.n	8009fa0 <prvUnlockQueue+0x44>
                {
                    if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	3324      	adds	r3, #36	@ 0x24
 8009f7e:	4618      	mov	r0, r3
 8009f80:	f001 f93c 	bl	800b1fc <xTaskRemoveFromEventList>
 8009f84:	4603      	mov	r3, r0
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d001      	beq.n	8009f8e <prvUnlockQueue+0x32>
                    {
                        /* The task waiting has a higher priority so record that
                         * a context switch is required. */
                        vTaskMissedYield();
 8009f8a:	f001 fa9d 	bl	800b4c8 <vTaskMissedYield>
                    break;
                }
            }
            #endif /* configUSE_QUEUE_SETS */

            --cTxLock;
 8009f8e:	7bfb      	ldrb	r3, [r7, #15]
 8009f90:	3b01      	subs	r3, #1
 8009f92:	b2db      	uxtb	r3, r3
 8009f94:	73fb      	strb	r3, [r7, #15]
        while( cTxLock > queueLOCKED_UNMODIFIED )
 8009f96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	dce9      	bgt.n	8009f72 <prvUnlockQueue+0x16>
 8009f9e:	e000      	b.n	8009fa2 <prvUnlockQueue+0x46>
                    break;
 8009fa0:	bf00      	nop
        }

        pxQueue->cTxLock = queueUNLOCKED;
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	22ff      	movs	r2, #255	@ 0xff
 8009fa6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
    taskEXIT_CRITICAL();
 8009faa:	f002 fe2d 	bl	800cc08 <vPortExitCritical>

    /* Do the same for the Rx lock. */
    taskENTER_CRITICAL();
 8009fae:	f002 fdf9 	bl	800cba4 <vPortEnterCritical>
    {
        int8_t cRxLock = pxQueue->cRxLock;
 8009fb2:	687b      	ldr	r3, [r7, #4]
 8009fb4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009fb8:	73bb      	strb	r3, [r7, #14]

        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fba:	e011      	b.n	8009fe0 <prvUnlockQueue+0x84>
        {
            if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009fbc:	687b      	ldr	r3, [r7, #4]
 8009fbe:	691b      	ldr	r3, [r3, #16]
 8009fc0:	2b00      	cmp	r3, #0
 8009fc2:	d012      	beq.n	8009fea <prvUnlockQueue+0x8e>
            {
                if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009fc4:	687b      	ldr	r3, [r7, #4]
 8009fc6:	3310      	adds	r3, #16
 8009fc8:	4618      	mov	r0, r3
 8009fca:	f001 f917 	bl	800b1fc <xTaskRemoveFromEventList>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d001      	beq.n	8009fd8 <prvUnlockQueue+0x7c>
                {
                    vTaskMissedYield();
 8009fd4:	f001 fa78 	bl	800b4c8 <vTaskMissedYield>
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }

                --cRxLock;
 8009fd8:	7bbb      	ldrb	r3, [r7, #14]
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	b2db      	uxtb	r3, r3
 8009fde:	73bb      	strb	r3, [r7, #14]
        while( cRxLock > queueLOCKED_UNMODIFIED )
 8009fe0:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	dce9      	bgt.n	8009fbc <prvUnlockQueue+0x60>
 8009fe8:	e000      	b.n	8009fec <prvUnlockQueue+0x90>
            }
            else
            {
                break;
 8009fea:	bf00      	nop
            }
        }

        pxQueue->cRxLock = queueUNLOCKED;
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	22ff      	movs	r2, #255	@ 0xff
 8009ff0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    }
    taskEXIT_CRITICAL();
 8009ff4:	f002 fe08 	bl	800cc08 <vPortExitCritical>
}
 8009ff8:	bf00      	nop
 8009ffa:	3710      	adds	r7, #16
 8009ffc:	46bd      	mov	sp, r7
 8009ffe:	bd80      	pop	{r7, pc}

0800a000 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
{
 800a000:	b580      	push	{r7, lr}
 800a002:	b084      	sub	sp, #16
 800a004:	af00      	add	r7, sp, #0
 800a006:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800a008:	f002 fdcc 	bl	800cba4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
 800a00c:	687b      	ldr	r3, [r7, #4]
 800a00e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a010:	2b00      	cmp	r3, #0
 800a012:	d102      	bne.n	800a01a <prvIsQueueEmpty+0x1a>
        {
            xReturn = pdTRUE;
 800a014:	2301      	movs	r3, #1
 800a016:	60fb      	str	r3, [r7, #12]
 800a018:	e001      	b.n	800a01e <prvIsQueueEmpty+0x1e>
        }
        else
        {
            xReturn = pdFALSE;
 800a01a:	2300      	movs	r3, #0
 800a01c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800a01e:	f002 fdf3 	bl	800cc08 <vPortExitCritical>

    return xReturn;
 800a022:	68fb      	ldr	r3, [r7, #12]
}
 800a024:	4618      	mov	r0, r3
 800a026:	3710      	adds	r7, #16
 800a028:	46bd      	mov	sp, r7
 800a02a:	bd80      	pop	{r7, pc}

0800a02c <prvIsQueueFull>:
    return xReturn;
}
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
{
 800a02c:	b580      	push	{r7, lr}
 800a02e:	b084      	sub	sp, #16
 800a030:	af00      	add	r7, sp, #0
 800a032:	6078      	str	r0, [r7, #4]
    BaseType_t xReturn;

    taskENTER_CRITICAL();
 800a034:	f002 fdb6 	bl	800cba4 <vPortEnterCritical>
    {
        if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800a038:	687b      	ldr	r3, [r7, #4]
 800a03a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a040:	429a      	cmp	r2, r3
 800a042:	d102      	bne.n	800a04a <prvIsQueueFull+0x1e>
        {
            xReturn = pdTRUE;
 800a044:	2301      	movs	r3, #1
 800a046:	60fb      	str	r3, [r7, #12]
 800a048:	e001      	b.n	800a04e <prvIsQueueFull+0x22>
        }
        else
        {
            xReturn = pdFALSE;
 800a04a:	2300      	movs	r3, #0
 800a04c:	60fb      	str	r3, [r7, #12]
        }
    }
    taskEXIT_CRITICAL();
 800a04e:	f002 fddb 	bl	800cc08 <vPortExitCritical>

    return xReturn;
 800a052:	68fb      	ldr	r3, [r7, #12]
}
 800a054:	4618      	mov	r0, r3
 800a056:	3710      	adds	r7, #16
 800a058:	46bd      	mov	sp, r7
 800a05a:	bd80      	pop	{r7, pc}

0800a05c <vQueueAddToRegistry>:

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueAddToRegistry( QueueHandle_t xQueue,
                              const char * pcQueueName )
    {
 800a05c:	b580      	push	{r7, lr}
 800a05e:	b086      	sub	sp, #24
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
        UBaseType_t ux;
        QueueRegistryItem_t * pxEntryToWrite = NULL;
 800a066:	2300      	movs	r3, #0
 800a068:	613b      	str	r3, [r7, #16]

        traceENTER_vQueueAddToRegistry( xQueue, pcQueueName );

        configASSERT( xQueue );
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2b00      	cmp	r3, #0
 800a06e:	d10b      	bne.n	800a088 <vQueueAddToRegistry+0x2c>
    __asm volatile
 800a070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a074:	f383 8811 	msr	BASEPRI, r3
 800a078:	f3bf 8f6f 	isb	sy
 800a07c:	f3bf 8f4f 	dsb	sy
 800a080:	60fb      	str	r3, [r7, #12]
}
 800a082:	bf00      	nop
 800a084:	bf00      	nop
 800a086:	e7fd      	b.n	800a084 <vQueueAddToRegistry+0x28>

        if( pcQueueName != NULL )
 800a088:	683b      	ldr	r3, [r7, #0]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	d024      	beq.n	800a0d8 <vQueueAddToRegistry+0x7c>
        {
            /* See if there is an empty space in the registry.  A NULL name denotes
             * a free slot. */
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a08e:	2300      	movs	r3, #0
 800a090:	617b      	str	r3, [r7, #20]
 800a092:	e01e      	b.n	800a0d2 <vQueueAddToRegistry+0x76>
            {
                /* Replace an existing entry if the queue is already in the registry. */
                if( xQueue == xQueueRegistry[ ux ].xHandle )
 800a094:	4a18      	ldr	r2, [pc, #96]	@ (800a0f8 <vQueueAddToRegistry+0x9c>)
 800a096:	697b      	ldr	r3, [r7, #20]
 800a098:	00db      	lsls	r3, r3, #3
 800a09a:	4413      	add	r3, r2
 800a09c:	685b      	ldr	r3, [r3, #4]
 800a09e:	687a      	ldr	r2, [r7, #4]
 800a0a0:	429a      	cmp	r2, r3
 800a0a2:	d105      	bne.n	800a0b0 <vQueueAddToRegistry+0x54>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800a0a4:	697b      	ldr	r3, [r7, #20]
 800a0a6:	00db      	lsls	r3, r3, #3
 800a0a8:	4a13      	ldr	r2, [pc, #76]	@ (800a0f8 <vQueueAddToRegistry+0x9c>)
 800a0aa:	4413      	add	r3, r2
 800a0ac:	613b      	str	r3, [r7, #16]
                    break;
 800a0ae:	e013      	b.n	800a0d8 <vQueueAddToRegistry+0x7c>
                }
                /* Otherwise, store in the next empty location */
                else if( ( pxEntryToWrite == NULL ) && ( xQueueRegistry[ ux ].pcQueueName == NULL ) )
 800a0b0:	693b      	ldr	r3, [r7, #16]
 800a0b2:	2b00      	cmp	r3, #0
 800a0b4:	d10a      	bne.n	800a0cc <vQueueAddToRegistry+0x70>
 800a0b6:	4a10      	ldr	r2, [pc, #64]	@ (800a0f8 <vQueueAddToRegistry+0x9c>)
 800a0b8:	697b      	ldr	r3, [r7, #20]
 800a0ba:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d104      	bne.n	800a0cc <vQueueAddToRegistry+0x70>
                {
                    pxEntryToWrite = &( xQueueRegistry[ ux ] );
 800a0c2:	697b      	ldr	r3, [r7, #20]
 800a0c4:	00db      	lsls	r3, r3, #3
 800a0c6:	4a0c      	ldr	r2, [pc, #48]	@ (800a0f8 <vQueueAddToRegistry+0x9c>)
 800a0c8:	4413      	add	r3, r2
 800a0ca:	613b      	str	r3, [r7, #16]
            for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a0cc:	697b      	ldr	r3, [r7, #20]
 800a0ce:	3301      	adds	r3, #1
 800a0d0:	617b      	str	r3, [r7, #20]
 800a0d2:	697b      	ldr	r3, [r7, #20]
 800a0d4:	2b07      	cmp	r3, #7
 800a0d6:	d9dd      	bls.n	800a094 <vQueueAddToRegistry+0x38>
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        }

        if( pxEntryToWrite != NULL )
 800a0d8:	693b      	ldr	r3, [r7, #16]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d005      	beq.n	800a0ea <vQueueAddToRegistry+0x8e>
        {
            /* Store the information on this queue. */
            pxEntryToWrite->pcQueueName = pcQueueName;
 800a0de:	693b      	ldr	r3, [r7, #16]
 800a0e0:	683a      	ldr	r2, [r7, #0]
 800a0e2:	601a      	str	r2, [r3, #0]
            pxEntryToWrite->xHandle = xQueue;
 800a0e4:	693b      	ldr	r3, [r7, #16]
 800a0e6:	687a      	ldr	r2, [r7, #4]
 800a0e8:	605a      	str	r2, [r3, #4]

            traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
        }

        traceRETURN_vQueueAddToRegistry();
 800a0ea:	20b6      	movs	r0, #182	@ 0xb6
 800a0ec:	f004 fa66 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a0f0:	bf00      	nop
 800a0f2:	3718      	adds	r7, #24
 800a0f4:	46bd      	mov	sp, r7
 800a0f6:	bd80      	pop	{r7, pc}
 800a0f8:	20000e34 	.word	0x20000e34

0800a0fc <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

    void vQueueUnregisterQueue( QueueHandle_t xQueue )
    {
 800a0fc:	b580      	push	{r7, lr}
 800a0fe:	b084      	sub	sp, #16
 800a100:	af00      	add	r7, sp, #0
 800a102:	6078      	str	r0, [r7, #4]
        UBaseType_t ux;

        traceENTER_vQueueUnregisterQueue( xQueue );

        configASSERT( xQueue );
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d10b      	bne.n	800a122 <vQueueUnregisterQueue+0x26>
    __asm volatile
 800a10a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a10e:	f383 8811 	msr	BASEPRI, r3
 800a112:	f3bf 8f6f 	isb	sy
 800a116:	f3bf 8f4f 	dsb	sy
 800a11a:	60bb      	str	r3, [r7, #8]
}
 800a11c:	bf00      	nop
 800a11e:	bf00      	nop
 800a120:	e7fd      	b.n	800a11e <vQueueUnregisterQueue+0x22>

        /* See if the handle of the queue being unregistered in actually in the
         * registry. */
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a122:	2300      	movs	r3, #0
 800a124:	60fb      	str	r3, [r7, #12]
 800a126:	e016      	b.n	800a156 <vQueueUnregisterQueue+0x5a>
        {
            if( xQueueRegistry[ ux ].xHandle == xQueue )
 800a128:	4a10      	ldr	r2, [pc, #64]	@ (800a16c <vQueueUnregisterQueue+0x70>)
 800a12a:	68fb      	ldr	r3, [r7, #12]
 800a12c:	00db      	lsls	r3, r3, #3
 800a12e:	4413      	add	r3, r2
 800a130:	685b      	ldr	r3, [r3, #4]
 800a132:	687a      	ldr	r2, [r7, #4]
 800a134:	429a      	cmp	r2, r3
 800a136:	d10b      	bne.n	800a150 <vQueueUnregisterQueue+0x54>
            {
                /* Set the name to NULL to show that this slot if free again. */
                xQueueRegistry[ ux ].pcQueueName = NULL;
 800a138:	4a0c      	ldr	r2, [pc, #48]	@ (800a16c <vQueueUnregisterQueue+0x70>)
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	2100      	movs	r1, #0
 800a13e:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

                /* Set the handle to NULL to ensure the same queue handle cannot
                 * appear in the registry twice if it is added, removed, then
                 * added again. */
                xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 800a142:	4a0a      	ldr	r2, [pc, #40]	@ (800a16c <vQueueUnregisterQueue+0x70>)
 800a144:	68fb      	ldr	r3, [r7, #12]
 800a146:	00db      	lsls	r3, r3, #3
 800a148:	4413      	add	r3, r2
 800a14a:	2200      	movs	r2, #0
 800a14c:	605a      	str	r2, [r3, #4]
                break;
 800a14e:	e005      	b.n	800a15c <vQueueUnregisterQueue+0x60>
        for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800a150:	68fb      	ldr	r3, [r7, #12]
 800a152:	3301      	adds	r3, #1
 800a154:	60fb      	str	r3, [r7, #12]
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2b07      	cmp	r3, #7
 800a15a:	d9e5      	bls.n	800a128 <vQueueUnregisterQueue+0x2c>
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        traceRETURN_vQueueUnregisterQueue();
 800a15c:	20b8      	movs	r0, #184	@ 0xb8
 800a15e:	f004 fa2d 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a162:	bf00      	nop
 800a164:	3710      	adds	r7, #16
 800a166:	46bd      	mov	sp, r7
 800a168:	bd80      	pop	{r7, pc}
 800a16a:	bf00      	nop
 800a16c:	20000e34 	.word	0x20000e34

0800a170 <vQueueWaitForMessageRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vQueueWaitForMessageRestricted( QueueHandle_t xQueue,
                                         TickType_t xTicksToWait,
                                         const BaseType_t xWaitIndefinitely )
    {
 800a170:	b580      	push	{r7, lr}
 800a172:	b086      	sub	sp, #24
 800a174:	af00      	add	r7, sp, #0
 800a176:	60f8      	str	r0, [r7, #12]
 800a178:	60b9      	str	r1, [r7, #8]
 800a17a:	607a      	str	r2, [r7, #4]
        Queue_t * const pxQueue = xQueue;
 800a17c:	68fb      	ldr	r3, [r7, #12]
 800a17e:	617b      	str	r3, [r7, #20]
         *  will not actually cause the task to block, just place it on a blocked
         *  list.  It will not block until the scheduler is unlocked - at which
         *  time a yield will be performed.  If an item is added to the queue while
         *  the queue is locked, and the calling task blocks on the queue, then the
         *  calling task will be immediately unblocked when the queue is unlocked. */
        prvLockQueue( pxQueue );
 800a180:	f002 fd10 	bl	800cba4 <vPortEnterCritical>
 800a184:	697b      	ldr	r3, [r7, #20]
 800a186:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800a18a:	b25b      	sxtb	r3, r3
 800a18c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a190:	d103      	bne.n	800a19a <vQueueWaitForMessageRestricted+0x2a>
 800a192:	697b      	ldr	r3, [r7, #20]
 800a194:	2200      	movs	r2, #0
 800a196:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a19a:	697b      	ldr	r3, [r7, #20]
 800a19c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800a1a0:	b25b      	sxtb	r3, r3
 800a1a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1a6:	d103      	bne.n	800a1b0 <vQueueWaitForMessageRestricted+0x40>
 800a1a8:	697b      	ldr	r3, [r7, #20]
 800a1aa:	2200      	movs	r2, #0
 800a1ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800a1b0:	f002 fd2a 	bl	800cc08 <vPortExitCritical>

        if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800a1b4:	697b      	ldr	r3, [r7, #20]
 800a1b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d106      	bne.n	800a1ca <vQueueWaitForMessageRestricted+0x5a>
        {
            /* There is nothing in the queue, block for the specified period. */
            vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 800a1bc:	697b      	ldr	r3, [r7, #20]
 800a1be:	3324      	adds	r3, #36	@ 0x24
 800a1c0:	687a      	ldr	r2, [r7, #4]
 800a1c2:	68b9      	ldr	r1, [r7, #8]
 800a1c4:	4618      	mov	r0, r3
 800a1c6:	f000 ffcf 	bl	800b168 <vTaskPlaceOnEventListRestricted>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        prvUnlockQueue( pxQueue );
 800a1ca:	6978      	ldr	r0, [r7, #20]
 800a1cc:	f7ff fec6 	bl	8009f5c <prvUnlockQueue>

        traceRETURN_vQueueWaitForMessageRestricted();
 800a1d0:	20b9      	movs	r0, #185	@ 0xb9
 800a1d2:	f004 f9f3 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a1d6:	bf00      	nop
 800a1d8:	3718      	adds	r7, #24
 800a1da:	46bd      	mov	sp, r7
 800a1dc:	bd80      	pop	{r7, pc}

0800a1de <prvCreateStaticTask>:
                                        void * const pvParameters,
                                        UBaseType_t uxPriority,
                                        StackType_t * const puxStackBuffer,
                                        StaticTask_t * const pxTaskBuffer,
                                        TaskHandle_t * const pxCreatedTask )
    {
 800a1de:	b580      	push	{r7, lr}
 800a1e0:	b08e      	sub	sp, #56	@ 0x38
 800a1e2:	af04      	add	r7, sp, #16
 800a1e4:	60f8      	str	r0, [r7, #12]
 800a1e6:	60b9      	str	r1, [r7, #8]
 800a1e8:	607a      	str	r2, [r7, #4]
 800a1ea:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;

        configASSERT( puxStackBuffer != NULL );
 800a1ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a1ee:	2b00      	cmp	r3, #0
 800a1f0:	d10b      	bne.n	800a20a <prvCreateStaticTask+0x2c>
    __asm volatile
 800a1f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1f6:	f383 8811 	msr	BASEPRI, r3
 800a1fa:	f3bf 8f6f 	isb	sy
 800a1fe:	f3bf 8f4f 	dsb	sy
 800a202:	623b      	str	r3, [r7, #32]
}
 800a204:	bf00      	nop
 800a206:	bf00      	nop
 800a208:	e7fd      	b.n	800a206 <prvCreateStaticTask+0x28>
        configASSERT( pxTaskBuffer != NULL );
 800a20a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d10b      	bne.n	800a228 <prvCreateStaticTask+0x4a>
    __asm volatile
 800a210:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a214:	f383 8811 	msr	BASEPRI, r3
 800a218:	f3bf 8f6f 	isb	sy
 800a21c:	f3bf 8f4f 	dsb	sy
 800a220:	61fb      	str	r3, [r7, #28]
}
 800a222:	bf00      	nop
 800a224:	bf00      	nop
 800a226:	e7fd      	b.n	800a224 <prvCreateStaticTask+0x46>
        #if ( configASSERT_DEFINED == 1 )
        {
            /* Sanity check that the size of the structure used to declare a
             * variable of type StaticTask_t equals the size of the real task
             * structure. */
            volatile size_t xSize = sizeof( StaticTask_t );
 800a228:	23ac      	movs	r3, #172	@ 0xac
 800a22a:	617b      	str	r3, [r7, #20]
            configASSERT( xSize == sizeof( TCB_t ) );
 800a22c:	697b      	ldr	r3, [r7, #20]
 800a22e:	2bac      	cmp	r3, #172	@ 0xac
 800a230:	d00b      	beq.n	800a24a <prvCreateStaticTask+0x6c>
    __asm volatile
 800a232:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a236:	f383 8811 	msr	BASEPRI, r3
 800a23a:	f3bf 8f6f 	isb	sy
 800a23e:	f3bf 8f4f 	dsb	sy
 800a242:	61bb      	str	r3, [r7, #24]
}
 800a244:	bf00      	nop
 800a246:	bf00      	nop
 800a248:	e7fd      	b.n	800a246 <prvCreateStaticTask+0x68>
            ( void ) xSize; /* Prevent unused variable warning when configASSERT() is not used. */
 800a24a:	697b      	ldr	r3, [r7, #20]
        }
        #endif /* configASSERT_DEFINED */

        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800a24c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a24e:	2b00      	cmp	r3, #0
 800a250:	d01f      	beq.n	800a292 <prvCreateStaticTask+0xb4>
 800a252:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a254:	2b00      	cmp	r3, #0
 800a256:	d01c      	beq.n	800a292 <prvCreateStaticTask+0xb4>
            /* The memory used for the task's TCB and stack are passed into this
             * function - use them. */
            /* MISRA Ref 11.3.1 [Misaligned access] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-113 */
            /* coverity[misra_c_2012_rule_11_3_violation] */
            pxNewTCB = ( TCB_t * ) pxTaskBuffer;
 800a258:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a25a:	627b      	str	r3, [r7, #36]	@ 0x24
            ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800a25c:	22ac      	movs	r2, #172	@ 0xac
 800a25e:	2100      	movs	r1, #0
 800a260:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800a262:	f00a fb09 	bl	8014878 <memset>
            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800a266:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a268:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800a26a:	631a      	str	r2, [r3, #48]	@ 0x30

            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created statically in case the task is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 800a26c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a26e:	2202      	movs	r2, #2
 800a270:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a274:	2300      	movs	r3, #0
 800a276:	9303      	str	r3, [sp, #12]
 800a278:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a27a:	9302      	str	r3, [sp, #8]
 800a27c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a27e:	9301      	str	r3, [sp, #4]
 800a280:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a282:	9300      	str	r3, [sp, #0]
 800a284:	683b      	ldr	r3, [r7, #0]
 800a286:	687a      	ldr	r2, [r7, #4]
 800a288:	68b9      	ldr	r1, [r7, #8]
 800a28a:	68f8      	ldr	r0, [r7, #12]
 800a28c:	f000 f89e 	bl	800a3cc <prvInitialiseNewTask>
 800a290:	e001      	b.n	800a296 <prvCreateStaticTask+0xb8>
        }
        else
        {
            pxNewTCB = NULL;
 800a292:	2300      	movs	r3, #0
 800a294:	627b      	str	r3, [r7, #36]	@ 0x24
        }

        return pxNewTCB;
 800a296:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
 800a298:	4618      	mov	r0, r3
 800a29a:	3728      	adds	r7, #40	@ 0x28
 800a29c:	46bd      	mov	sp, r7
 800a29e:	bd80      	pop	{r7, pc}

0800a2a0 <xTaskCreateStatic>:
                                    const configSTACK_DEPTH_TYPE uxStackDepth,
                                    void * const pvParameters,
                                    UBaseType_t uxPriority,
                                    StackType_t * const puxStackBuffer,
                                    StaticTask_t * const pxTaskBuffer )
    {
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b08a      	sub	sp, #40	@ 0x28
 800a2a4:	af04      	add	r7, sp, #16
 800a2a6:	60f8      	str	r0, [r7, #12]
 800a2a8:	60b9      	str	r1, [r7, #8]
 800a2aa:	607a      	str	r2, [r7, #4]
 800a2ac:	603b      	str	r3, [r7, #0]
        TaskHandle_t xReturn = NULL;
 800a2ae:	2300      	movs	r3, #0
 800a2b0:	613b      	str	r3, [r7, #16]
        TCB_t * pxNewTCB;

        traceENTER_xTaskCreateStatic( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer );

        pxNewTCB = prvCreateStaticTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, puxStackBuffer, pxTaskBuffer, &xReturn );
 800a2b2:	f107 0310 	add.w	r3, r7, #16
 800a2b6:	9303      	str	r3, [sp, #12]
 800a2b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a2ba:	9302      	str	r3, [sp, #8]
 800a2bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2be:	9301      	str	r3, [sp, #4]
 800a2c0:	6a3b      	ldr	r3, [r7, #32]
 800a2c2:	9300      	str	r3, [sp, #0]
 800a2c4:	683b      	ldr	r3, [r7, #0]
 800a2c6:	687a      	ldr	r2, [r7, #4]
 800a2c8:	68b9      	ldr	r1, [r7, #8]
 800a2ca:	68f8      	ldr	r0, [r7, #12]
 800a2cc:	f7ff ff87 	bl	800a1de <prvCreateStaticTask>
 800a2d0:	6178      	str	r0, [r7, #20]

        if( pxNewTCB != NULL )
 800a2d2:	697b      	ldr	r3, [r7, #20]
 800a2d4:	2b00      	cmp	r3, #0
 800a2d6:	d002      	beq.n	800a2de <xTaskCreateStatic+0x3e>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800a2d8:	6978      	ldr	r0, [r7, #20]
 800a2da:	f000 f91d 	bl	800a518 <prvAddNewTaskToReadyList>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskCreateStatic( xReturn );
 800a2de:	693b      	ldr	r3, [r7, #16]
 800a2e0:	4618      	mov	r0, r3
 800a2e2:	f004 fb41 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 800a2e6:	4603      	mov	r3, r0
 800a2e8:	4619      	mov	r1, r3
 800a2ea:	20bf      	movs	r0, #191	@ 0xbf
 800a2ec:	f004 f9a2 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800a2f0:	693b      	ldr	r3, [r7, #16]
    }
 800a2f2:	4618      	mov	r0, r3
 800a2f4:	3718      	adds	r7, #24
 800a2f6:	46bd      	mov	sp, r7
 800a2f8:	bd80      	pop	{r7, pc}

0800a2fa <prvCreateTask>:
                                  const char * const pcName,
                                  const configSTACK_DEPTH_TYPE uxStackDepth,
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask )
    {
 800a2fa:	b580      	push	{r7, lr}
 800a2fc:	b08a      	sub	sp, #40	@ 0x28
 800a2fe:	af04      	add	r7, sp, #16
 800a300:	60f8      	str	r0, [r7, #12]
 800a302:	60b9      	str	r1, [r7, #8]
 800a304:	607a      	str	r2, [r7, #4]
 800a306:	603b      	str	r3, [r7, #0]

            /* Allocate space for the stack used by the task being created. */
            /* MISRA Ref 11.5.1 [Malloc memory assignment] */
            /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
            /* coverity[misra_c_2012_rule_11_5_violation] */
            pxStack = pvPortMallocStack( ( ( ( size_t ) uxStackDepth ) * sizeof( StackType_t ) ) );
 800a308:	687b      	ldr	r3, [r7, #4]
 800a30a:	009b      	lsls	r3, r3, #2
 800a30c:	4618      	mov	r0, r3
 800a30e:	f002 fd77 	bl	800ce00 <pvPortMalloc>
 800a312:	6138      	str	r0, [r7, #16]

            if( pxStack != NULL )
 800a314:	693b      	ldr	r3, [r7, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d013      	beq.n	800a342 <prvCreateTask+0x48>
            {
                /* Allocate space for the TCB. */
                /* MISRA Ref 11.5.1 [Malloc memory assignment] */
                /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                /* coverity[misra_c_2012_rule_11_5_violation] */
                pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800a31a:	20ac      	movs	r0, #172	@ 0xac
 800a31c:	f002 fd70 	bl	800ce00 <pvPortMalloc>
 800a320:	6178      	str	r0, [r7, #20]

                if( pxNewTCB != NULL )
 800a322:	697b      	ldr	r3, [r7, #20]
 800a324:	2b00      	cmp	r3, #0
 800a326:	d008      	beq.n	800a33a <prvCreateTask+0x40>
                {
                    ( void ) memset( ( void * ) pxNewTCB, 0x00, sizeof( TCB_t ) );
 800a328:	22ac      	movs	r2, #172	@ 0xac
 800a32a:	2100      	movs	r1, #0
 800a32c:	6978      	ldr	r0, [r7, #20]
 800a32e:	f00a faa3 	bl	8014878 <memset>

                    /* Store the stack location in the TCB. */
                    pxNewTCB->pxStack = pxStack;
 800a332:	697b      	ldr	r3, [r7, #20]
 800a334:	693a      	ldr	r2, [r7, #16]
 800a336:	631a      	str	r2, [r3, #48]	@ 0x30
 800a338:	e005      	b.n	800a346 <prvCreateTask+0x4c>
                }
                else
                {
                    /* The stack cannot be used as the TCB was not created.  Free
                     * it again. */
                    vPortFreeStack( pxStack );
 800a33a:	6938      	ldr	r0, [r7, #16]
 800a33c:	f002 fe92 	bl	800d064 <vPortFree>
 800a340:	e001      	b.n	800a346 <prvCreateTask+0x4c>
                }
            }
            else
            {
                pxNewTCB = NULL;
 800a342:	2300      	movs	r3, #0
 800a344:	617b      	str	r3, [r7, #20]
            }
        }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 800a346:	697b      	ldr	r3, [r7, #20]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d011      	beq.n	800a370 <prvCreateTask+0x76>
        {
            #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
            {
                /* Tasks can be created statically or dynamically, so note this
                 * task was created dynamically in case it is later deleted. */
                pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800a34c:	697b      	ldr	r3, [r7, #20]
 800a34e:	2200      	movs	r2, #0
 800a350:	f883 20a9 	strb.w	r2, [r3, #169]	@ 0xa9
            }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800a354:	2300      	movs	r3, #0
 800a356:	9303      	str	r3, [sp, #12]
 800a358:	697b      	ldr	r3, [r7, #20]
 800a35a:	9302      	str	r3, [sp, #8]
 800a35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a35e:	9301      	str	r3, [sp, #4]
 800a360:	6a3b      	ldr	r3, [r7, #32]
 800a362:	9300      	str	r3, [sp, #0]
 800a364:	683b      	ldr	r3, [r7, #0]
 800a366:	687a      	ldr	r2, [r7, #4]
 800a368:	68b9      	ldr	r1, [r7, #8]
 800a36a:	68f8      	ldr	r0, [r7, #12]
 800a36c:	f000 f82e 	bl	800a3cc <prvInitialiseNewTask>
        }

        return pxNewTCB;
 800a370:	697b      	ldr	r3, [r7, #20]
    }
 800a372:	4618      	mov	r0, r3
 800a374:	3718      	adds	r7, #24
 800a376:	46bd      	mov	sp, r7
 800a378:	bd80      	pop	{r7, pc}

0800a37a <xTaskCreate>:
                            const char * const pcName,
                            const configSTACK_DEPTH_TYPE uxStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 800a37a:	b580      	push	{r7, lr}
 800a37c:	b088      	sub	sp, #32
 800a37e:	af02      	add	r7, sp, #8
 800a380:	60f8      	str	r0, [r7, #12]
 800a382:	60b9      	str	r1, [r7, #8]
 800a384:	607a      	str	r2, [r7, #4]
 800a386:	603b      	str	r3, [r7, #0]
        TCB_t * pxNewTCB;
        BaseType_t xReturn;

        traceENTER_xTaskCreate( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );

        pxNewTCB = prvCreateTask( pxTaskCode, pcName, uxStackDepth, pvParameters, uxPriority, pxCreatedTask );
 800a388:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38a:	9301      	str	r3, [sp, #4]
 800a38c:	6a3b      	ldr	r3, [r7, #32]
 800a38e:	9300      	str	r3, [sp, #0]
 800a390:	683b      	ldr	r3, [r7, #0]
 800a392:	687a      	ldr	r2, [r7, #4]
 800a394:	68b9      	ldr	r1, [r7, #8]
 800a396:	68f8      	ldr	r0, [r7, #12]
 800a398:	f7ff ffaf 	bl	800a2fa <prvCreateTask>
 800a39c:	6138      	str	r0, [r7, #16]

        if( pxNewTCB != NULL )
 800a39e:	693b      	ldr	r3, [r7, #16]
 800a3a0:	2b00      	cmp	r3, #0
 800a3a2:	d005      	beq.n	800a3b0 <xTaskCreate+0x36>
                /* Set the task's affinity before scheduling it. */
                pxNewTCB->uxCoreAffinityMask = configTASK_DEFAULT_CORE_AFFINITY;
            }
            #endif

            prvAddNewTaskToReadyList( pxNewTCB );
 800a3a4:	6938      	ldr	r0, [r7, #16]
 800a3a6:	f000 f8b7 	bl	800a518 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 800a3aa:	2301      	movs	r3, #1
 800a3ac:	617b      	str	r3, [r7, #20]
 800a3ae:	e002      	b.n	800a3b6 <xTaskCreate+0x3c>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800a3b0:	f04f 33ff 	mov.w	r3, #4294967295
 800a3b4:	617b      	str	r3, [r7, #20]
        }

        traceRETURN_xTaskCreate( xReturn );
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	4619      	mov	r1, r3
 800a3ba:	20c2      	movs	r0, #194	@ 0xc2
 800a3bc:	f004 f93a 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800a3c0:	697b      	ldr	r3, [r7, #20]
    }
 800a3c2:	4618      	mov	r0, r3
 800a3c4:	3718      	adds	r7, #24
 800a3c6:	46bd      	mov	sp, r7
 800a3c8:	bd80      	pop	{r7, pc}
	...

0800a3cc <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 800a3cc:	b580      	push	{r7, lr}
 800a3ce:	b088      	sub	sp, #32
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	60f8      	str	r0, [r7, #12]
 800a3d4:	60b9      	str	r1, [r7, #8]
 800a3d6:	607a      	str	r2, [r7, #4]
 800a3d8:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
    {
        /* Fill the stack with a known value to assist debugging. */
        ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) uxStackDepth * sizeof( StackType_t ) );
 800a3da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3dc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	009b      	lsls	r3, r3, #2
 800a3e2:	461a      	mov	r2, r3
 800a3e4:	21a5      	movs	r1, #165	@ 0xa5
 800a3e6:	f00a fa47 	bl	8014878 <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
    {
        pxTopOfStack = &( pxNewTCB->pxStack[ uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 ] );
 800a3ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a3ec:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 800a3f4:	3b01      	subs	r3, #1
 800a3f6:	009b      	lsls	r3, r3, #2
 800a3f8:	4413      	add	r3, r2
 800a3fa:	61bb      	str	r3, [r7, #24]
        pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800a3fc:	69bb      	ldr	r3, [r7, #24]
 800a3fe:	f023 0307 	bic.w	r3, r3, #7
 800a402:	61bb      	str	r3, [r7, #24]

        /* Check the alignment of the calculated top of stack is correct. */
        configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0U ) );
 800a404:	69bb      	ldr	r3, [r7, #24]
 800a406:	f003 0307 	and.w	r3, r3, #7
 800a40a:	2b00      	cmp	r3, #0
 800a40c:	d00b      	beq.n	800a426 <prvInitialiseNewTask+0x5a>
    __asm volatile
 800a40e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a412:	f383 8811 	msr	BASEPRI, r3
 800a416:	f3bf 8f6f 	isb	sy
 800a41a:	f3bf 8f4f 	dsb	sy
 800a41e:	617b      	str	r3, [r7, #20]
}
 800a420:	bf00      	nop
 800a422:	bf00      	nop
 800a424:	e7fd      	b.n	800a422 <prvInitialiseNewTask+0x56>
        pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( uxStackDepth - ( configSTACK_DEPTH_TYPE ) 1 );
    }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800a426:	68bb      	ldr	r3, [r7, #8]
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d01e      	beq.n	800a46a <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a42c:	2300      	movs	r3, #0
 800a42e:	61fb      	str	r3, [r7, #28]
 800a430:	e012      	b.n	800a458 <prvInitialiseNewTask+0x8c>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800a432:	68ba      	ldr	r2, [r7, #8]
 800a434:	69fb      	ldr	r3, [r7, #28]
 800a436:	4413      	add	r3, r2
 800a438:	7819      	ldrb	r1, [r3, #0]
 800a43a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a43c:	69fb      	ldr	r3, [r7, #28]
 800a43e:	4413      	add	r3, r2
 800a440:	3334      	adds	r3, #52	@ 0x34
 800a442:	460a      	mov	r2, r1
 800a444:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800a446:	68ba      	ldr	r2, [r7, #8]
 800a448:	69fb      	ldr	r3, [r7, #28]
 800a44a:	4413      	add	r3, r2
 800a44c:	781b      	ldrb	r3, [r3, #0]
 800a44e:	2b00      	cmp	r3, #0
 800a450:	d006      	beq.n	800a460 <prvInitialiseNewTask+0x94>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800a452:	69fb      	ldr	r3, [r7, #28]
 800a454:	3301      	adds	r3, #1
 800a456:	61fb      	str	r3, [r7, #28]
 800a458:	69fb      	ldr	r3, [r7, #28]
 800a45a:	2b0f      	cmp	r3, #15
 800a45c:	d9e9      	bls.n	800a432 <prvInitialiseNewTask+0x66>
 800a45e:	e000      	b.n	800a462 <prvInitialiseNewTask+0x96>
            {
                break;
 800a460:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1U ] = '\0';
 800a462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a464:	2200      	movs	r2, #0
 800a466:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    {
        mtCOVERAGE_TEST_MARKER();
    }

    /* This is used as an array index so must ensure it's not too large. */
    configASSERT( uxPriority < configMAX_PRIORITIES );
 800a46a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a46c:	2b37      	cmp	r3, #55	@ 0x37
 800a46e:	d90b      	bls.n	800a488 <prvInitialiseNewTask+0xbc>
    __asm volatile
 800a470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a474:	f383 8811 	msr	BASEPRI, r3
 800a478:	f3bf 8f6f 	isb	sy
 800a47c:	f3bf 8f4f 	dsb	sy
 800a480:	613b      	str	r3, [r7, #16]
}
 800a482:	bf00      	nop
 800a484:	bf00      	nop
 800a486:	e7fd      	b.n	800a484 <prvInitialiseNewTask+0xb8>

    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800a488:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a48a:	2b37      	cmp	r3, #55	@ 0x37
 800a48c:	d901      	bls.n	800a492 <prvInitialiseNewTask+0xc6>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800a48e:	2337      	movs	r3, #55	@ 0x37
 800a490:	62bb      	str	r3, [r7, #40]	@ 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 800a492:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a494:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a496:	62da      	str	r2, [r3, #44]	@ 0x2c
    #if ( configUSE_MUTEXES == 1 )
    {
        pxNewTCB->uxBasePriority = uxPriority;
 800a498:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a49a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800a49c:	64da      	str	r2, [r3, #76]	@ 0x4c
    }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800a49e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4a0:	3304      	adds	r3, #4
 800a4a2:	4618      	mov	r0, r3
 800a4a4:	f7fe fd5e 	bl	8008f64 <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800a4a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4aa:	3318      	adds	r3, #24
 800a4ac:	4618      	mov	r0, r3
 800a4ae:	f7fe fd59 	bl	8008f64 <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 800a4b2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4b6:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority );
 800a4b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a4ba:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a4be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c0:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 800a4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a4c6:	625a      	str	r2, [r3, #36]	@ 0x24
    #endif

    #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
    {
        /* Allocate and initialize memory for the task's TLS Block. */
        configINIT_TLS_BLOCK( pxNewTCB->xTLSBlock, pxTopOfStack );
 800a4c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4ca:	3358      	adds	r3, #88	@ 0x58
 800a4cc:	224c      	movs	r2, #76	@ 0x4c
 800a4ce:	2100      	movs	r1, #0
 800a4d0:	4618      	mov	r0, r3
 800a4d2:	f00a f9d1 	bl	8014878 <memset>
 800a4d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4d8:	4a0c      	ldr	r2, [pc, #48]	@ (800a50c <prvInitialiseNewTask+0x140>)
 800a4da:	65da      	str	r2, [r3, #92]	@ 0x5c
 800a4dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4de:	4a0c      	ldr	r2, [pc, #48]	@ (800a510 <prvInitialiseNewTask+0x144>)
 800a4e0:	661a      	str	r2, [r3, #96]	@ 0x60
 800a4e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4e4:	4a0b      	ldr	r2, [pc, #44]	@ (800a514 <prvInitialiseNewTask+0x148>)
 800a4e6:	665a      	str	r2, [r3, #100]	@ 0x64
            }
            #endif /* portSTACK_GROWTH */
        }
        #else /* portHAS_STACK_OVERFLOW_CHECKING */
        {
            pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800a4e8:	683a      	ldr	r2, [r7, #0]
 800a4ea:	68f9      	ldr	r1, [r7, #12]
 800a4ec:	69b8      	ldr	r0, [r7, #24]
 800a4ee:	f002 f9dd 	bl	800c8ac <pxPortInitialiseStack>
 800a4f2:	4602      	mov	r2, r0
 800a4f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a4f6:	601a      	str	r2, [r3, #0]
            pxNewTCB->uxTaskAttributes |= taskATTRIBUTE_IS_IDLE;
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES > 1 ) */

    if( pxCreatedTask != NULL )
 800a4f8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a4fa:	2b00      	cmp	r3, #0
 800a4fc:	d002      	beq.n	800a504 <prvInitialiseNewTask+0x138>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800a4fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a500:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a502:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800a504:	bf00      	nop
 800a506:	3720      	adds	r7, #32
 800a508:	46bd      	mov	sp, r7
 800a50a:	bd80      	pop	{r7, pc}
 800a50c:	20002614 	.word	0x20002614
 800a510:	2000267c 	.word	0x2000267c
 800a514:	200026e4 	.word	0x200026e4

0800a518 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )

    static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
    {
 800a518:	b5b0      	push	{r4, r5, r7, lr}
 800a51a:	b086      	sub	sp, #24
 800a51c:	af02      	add	r7, sp, #8
 800a51e:	6078      	str	r0, [r7, #4]
        /* Ensure interrupts don't access the task lists while the lists are being
         * updated. */
        taskENTER_CRITICAL();
 800a520:	f002 fb40 	bl	800cba4 <vPortEnterCritical>
        {
            uxCurrentNumberOfTasks = ( UBaseType_t ) ( uxCurrentNumberOfTasks + 1U );
 800a524:	4b51      	ldr	r3, [pc, #324]	@ (800a66c <prvAddNewTaskToReadyList+0x154>)
 800a526:	681b      	ldr	r3, [r3, #0]
 800a528:	3301      	adds	r3, #1
 800a52a:	4a50      	ldr	r2, [pc, #320]	@ (800a66c <prvAddNewTaskToReadyList+0x154>)
 800a52c:	6013      	str	r3, [r2, #0]

            if( pxCurrentTCB == NULL )
 800a52e:	4b50      	ldr	r3, [pc, #320]	@ (800a670 <prvAddNewTaskToReadyList+0x158>)
 800a530:	681b      	ldr	r3, [r3, #0]
 800a532:	2b00      	cmp	r3, #0
 800a534:	d109      	bne.n	800a54a <prvAddNewTaskToReadyList+0x32>
            {
                /* There are no other tasks, or all the other tasks are in
                 * the suspended state - make this the current task. */
                pxCurrentTCB = pxNewTCB;
 800a536:	4a4e      	ldr	r2, [pc, #312]	@ (800a670 <prvAddNewTaskToReadyList+0x158>)
 800a538:	687b      	ldr	r3, [r7, #4]
 800a53a:	6013      	str	r3, [r2, #0]

                if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 800a53c:	4b4b      	ldr	r3, [pc, #300]	@ (800a66c <prvAddNewTaskToReadyList+0x154>)
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	2b01      	cmp	r3, #1
 800a542:	d110      	bne.n	800a566 <prvAddNewTaskToReadyList+0x4e>
                {
                    /* This is the first task to be created so do the preliminary
                     * initialisation required.  We will not recover if this call
                     * fails, but we will report the failure. */
                    prvInitialiseTaskLists();
 800a544:	f000 ffe4 	bl	800b510 <prvInitialiseTaskLists>
 800a548:	e00d      	b.n	800a566 <prvAddNewTaskToReadyList+0x4e>
            else
            {
                /* If the scheduler is not already running, make this task the
                 * current task if it is the highest priority task to be created
                 * so far. */
                if( xSchedulerRunning == pdFALSE )
 800a54a:	4b4a      	ldr	r3, [pc, #296]	@ (800a674 <prvAddNewTaskToReadyList+0x15c>)
 800a54c:	681b      	ldr	r3, [r3, #0]
 800a54e:	2b00      	cmp	r3, #0
 800a550:	d109      	bne.n	800a566 <prvAddNewTaskToReadyList+0x4e>
                {
                    if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800a552:	4b47      	ldr	r3, [pc, #284]	@ (800a670 <prvAddNewTaskToReadyList+0x158>)
 800a554:	681b      	ldr	r3, [r3, #0]
 800a556:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a55c:	429a      	cmp	r2, r3
 800a55e:	d802      	bhi.n	800a566 <prvAddNewTaskToReadyList+0x4e>
                    {
                        pxCurrentTCB = pxNewTCB;
 800a560:	4a43      	ldr	r2, [pc, #268]	@ (800a670 <prvAddNewTaskToReadyList+0x158>)
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	6013      	str	r3, [r2, #0]
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }

            uxTaskNumber++;
 800a566:	4b44      	ldr	r3, [pc, #272]	@ (800a678 <prvAddNewTaskToReadyList+0x160>)
 800a568:	681b      	ldr	r3, [r3, #0]
 800a56a:	3301      	adds	r3, #1
 800a56c:	4a42      	ldr	r2, [pc, #264]	@ (800a678 <prvAddNewTaskToReadyList+0x160>)
 800a56e:	6013      	str	r3, [r2, #0]

            #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800a570:	4b41      	ldr	r3, [pc, #260]	@ (800a678 <prvAddNewTaskToReadyList+0x160>)
 800a572:	681a      	ldr	r2, [r3, #0]
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	645a      	str	r2, [r3, #68]	@ 0x44
            }
            #endif /* configUSE_TRACE_FACILITY */
            traceTASK_CREATE( pxNewTCB );
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	2b00      	cmp	r3, #0
 800a57c:	d016      	beq.n	800a5ac <prvAddNewTaskToReadyList+0x94>
 800a57e:	687b      	ldr	r3, [r7, #4]
 800a580:	4618      	mov	r0, r3
 800a582:	f004 f8cb 	bl	800e71c <SEGGER_SYSVIEW_OnTaskCreate>
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800a58e:	687b      	ldr	r3, [r7, #4]
 800a590:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a592:	687b      	ldr	r3, [r7, #4]
 800a594:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a596:	461d      	mov	r5, r3
 800a598:	687b      	ldr	r3, [r7, #4]
 800a59a:	681b      	ldr	r3, [r3, #0]
 800a59c:	461c      	mov	r4, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5a2:	1ae3      	subs	r3, r4, r3
 800a5a4:	9300      	str	r3, [sp, #0]
 800a5a6:	462b      	mov	r3, r5
 800a5a8:	f004 fc0a 	bl	800edc0 <SYSVIEW_AddTask>

            prvAddTaskToReadyList( pxNewTCB );
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	4618      	mov	r0, r3
 800a5b0:	f004 f938 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800a5b4:	687b      	ldr	r3, [r7, #4]
 800a5b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5b8:	4b30      	ldr	r3, [pc, #192]	@ (800a67c <prvAddNewTaskToReadyList+0x164>)
 800a5ba:	681b      	ldr	r3, [r3, #0]
 800a5bc:	429a      	cmp	r2, r3
 800a5be:	d903      	bls.n	800a5c8 <prvAddNewTaskToReadyList+0xb0>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5c4:	4a2d      	ldr	r2, [pc, #180]	@ (800a67c <prvAddNewTaskToReadyList+0x164>)
 800a5c6:	6013      	str	r3, [r2, #0]
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a5cc:	492c      	ldr	r1, [pc, #176]	@ (800a680 <prvAddNewTaskToReadyList+0x168>)
 800a5ce:	4613      	mov	r3, r2
 800a5d0:	009b      	lsls	r3, r3, #2
 800a5d2:	4413      	add	r3, r2
 800a5d4:	009b      	lsls	r3, r3, #2
 800a5d6:	440b      	add	r3, r1
 800a5d8:	3304      	adds	r3, #4
 800a5da:	681b      	ldr	r3, [r3, #0]
 800a5dc:	60fb      	str	r3, [r7, #12]
 800a5de:	687b      	ldr	r3, [r7, #4]
 800a5e0:	68fa      	ldr	r2, [r7, #12]
 800a5e2:	609a      	str	r2, [r3, #8]
 800a5e4:	68fb      	ldr	r3, [r7, #12]
 800a5e6:	689a      	ldr	r2, [r3, #8]
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	60da      	str	r2, [r3, #12]
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	689b      	ldr	r3, [r3, #8]
 800a5f0:	687a      	ldr	r2, [r7, #4]
 800a5f2:	3204      	adds	r2, #4
 800a5f4:	605a      	str	r2, [r3, #4]
 800a5f6:	687b      	ldr	r3, [r7, #4]
 800a5f8:	1d1a      	adds	r2, r3, #4
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	609a      	str	r2, [r3, #8]
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a602:	4613      	mov	r3, r2
 800a604:	009b      	lsls	r3, r3, #2
 800a606:	4413      	add	r3, r2
 800a608:	009b      	lsls	r3, r3, #2
 800a60a:	4a1d      	ldr	r2, [pc, #116]	@ (800a680 <prvAddNewTaskToReadyList+0x168>)
 800a60c:	441a      	add	r2, r3
 800a60e:	687b      	ldr	r3, [r7, #4]
 800a610:	615a      	str	r2, [r3, #20]
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a616:	491a      	ldr	r1, [pc, #104]	@ (800a680 <prvAddNewTaskToReadyList+0x168>)
 800a618:	4613      	mov	r3, r2
 800a61a:	009b      	lsls	r3, r3, #2
 800a61c:	4413      	add	r3, r2
 800a61e:	009b      	lsls	r3, r3, #2
 800a620:	440b      	add	r3, r1
 800a622:	681b      	ldr	r3, [r3, #0]
 800a624:	687a      	ldr	r2, [r7, #4]
 800a626:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800a628:	1c59      	adds	r1, r3, #1
 800a62a:	4815      	ldr	r0, [pc, #84]	@ (800a680 <prvAddNewTaskToReadyList+0x168>)
 800a62c:	4613      	mov	r3, r2
 800a62e:	009b      	lsls	r3, r3, #2
 800a630:	4413      	add	r3, r2
 800a632:	009b      	lsls	r3, r3, #2
 800a634:	4403      	add	r3, r0
 800a636:	6019      	str	r1, [r3, #0]

            portSETUP_TCB( pxNewTCB );
        }
        taskEXIT_CRITICAL();
 800a638:	f002 fae6 	bl	800cc08 <vPortExitCritical>

        if( xSchedulerRunning != pdFALSE )
 800a63c:	4b0d      	ldr	r3, [pc, #52]	@ (800a674 <prvAddNewTaskToReadyList+0x15c>)
 800a63e:	681b      	ldr	r3, [r3, #0]
 800a640:	2b00      	cmp	r3, #0
 800a642:	d00e      	beq.n	800a662 <prvAddNewTaskToReadyList+0x14a>
        {
            /* If the created task is of a higher priority than the current task
             * then it should run now. */
            taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxNewTCB );
 800a644:	4b0a      	ldr	r3, [pc, #40]	@ (800a670 <prvAddNewTaskToReadyList+0x158>)
 800a646:	681b      	ldr	r3, [r3, #0]
 800a648:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a64e:	429a      	cmp	r2, r3
 800a650:	d207      	bcs.n	800a662 <prvAddNewTaskToReadyList+0x14a>
 800a652:	4b0c      	ldr	r3, [pc, #48]	@ (800a684 <prvAddNewTaskToReadyList+0x16c>)
 800a654:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a658:	601a      	str	r2, [r3, #0]
 800a65a:	f3bf 8f4f 	dsb	sy
 800a65e:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 800a662:	bf00      	nop
 800a664:	3710      	adds	r7, #16
 800a666:	46bd      	mov	sp, r7
 800a668:	bdb0      	pop	{r4, r5, r7, pc}
 800a66a:	bf00      	nop
 800a66c:	20001348 	.word	0x20001348
 800a670:	20000e74 	.word	0x20000e74
 800a674:	20001354 	.word	0x20001354
 800a678:	20001364 	.word	0x20001364
 800a67c:	20001350 	.word	0x20001350
 800a680:	20000e78 	.word	0x20000e78
 800a684:	e000ed04 	.word	0xe000ed04

0800a688 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    void vTaskDelete( TaskHandle_t xTaskToDelete )
    {
 800a688:	b580      	push	{r7, lr}
 800a68a:	b086      	sub	sp, #24
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
        TCB_t * pxTCB;
        BaseType_t xDeleteTCBInIdleTask = pdFALSE;
 800a690:	2300      	movs	r3, #0
 800a692:	617b      	str	r3, [r7, #20]
        BaseType_t xTaskIsRunningOrYielding;

        traceENTER_vTaskDelete( xTaskToDelete );

        taskENTER_CRITICAL();
 800a694:	f002 fa86 	bl	800cba4 <vPortEnterCritical>
        {
            /* If null is passed in here then it is the calling task that is
             * being deleted. */
            pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 800a698:	687b      	ldr	r3, [r7, #4]
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d102      	bne.n	800a6a4 <vTaskDelete+0x1c>
 800a69e:	4b43      	ldr	r3, [pc, #268]	@ (800a7ac <vTaskDelete+0x124>)
 800a6a0:	681b      	ldr	r3, [r3, #0]
 800a6a2:	e000      	b.n	800a6a6 <vTaskDelete+0x1e>
 800a6a4:	687b      	ldr	r3, [r7, #4]
 800a6a6:	613b      	str	r3, [r7, #16]

            /* Remove task from the ready/delayed list. */
            if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a6a8:	693b      	ldr	r3, [r7, #16]
 800a6aa:	3304      	adds	r3, #4
 800a6ac:	4618      	mov	r0, r3
 800a6ae:	f7fe fcc9 	bl	8009044 <uxListRemove>
            {
                mtCOVERAGE_TEST_MARKER();
            }

            /* Is the task waiting on an event also? */
            if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800a6b2:	693b      	ldr	r3, [r7, #16]
 800a6b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a6b6:	2b00      	cmp	r3, #0
 800a6b8:	d004      	beq.n	800a6c4 <vTaskDelete+0x3c>
            {
                ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800a6ba:	693b      	ldr	r3, [r7, #16]
 800a6bc:	3318      	adds	r3, #24
 800a6be:	4618      	mov	r0, r3
 800a6c0:	f7fe fcc0 	bl	8009044 <uxListRemove>

            /* Increment the uxTaskNumber also so kernel aware debuggers can
             * detect that the task lists need re-generating.  This is done before
             * portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
             * not return. */
            uxTaskNumber++;
 800a6c4:	4b3a      	ldr	r3, [pc, #232]	@ (800a7b0 <vTaskDelete+0x128>)
 800a6c6:	681b      	ldr	r3, [r3, #0]
 800a6c8:	3301      	adds	r3, #1
 800a6ca:	4a39      	ldr	r2, [pc, #228]	@ (800a7b0 <vTaskDelete+0x128>)
 800a6cc:	6013      	str	r3, [r2, #0]

            /* Use temp variable as distinct sequence points for reading volatile
             * variables prior to a logical operator to ensure compliance with
             * MISRA C 2012 Rule 13.5. */
            xTaskIsRunningOrYielding = taskTASK_IS_RUNNING_OR_SCHEDULED_TO_YIELD( pxTCB );
 800a6ce:	4b37      	ldr	r3, [pc, #220]	@ (800a7ac <vTaskDelete+0x124>)
 800a6d0:	681b      	ldr	r3, [r3, #0]
 800a6d2:	693a      	ldr	r2, [r7, #16]
 800a6d4:	429a      	cmp	r2, r3
 800a6d6:	d101      	bne.n	800a6dc <vTaskDelete+0x54>
 800a6d8:	2301      	movs	r3, #1
 800a6da:	e000      	b.n	800a6de <vTaskDelete+0x56>
 800a6dc:	2300      	movs	r3, #0
 800a6de:	60fb      	str	r3, [r7, #12]

            /* If the task is running (or yielding), we must add it to the
             * termination list so that an idle task can delete it when it is
             * no longer running. */
            if( ( xSchedulerRunning != pdFALSE ) && ( xTaskIsRunningOrYielding != pdFALSE ) )
 800a6e0:	4b34      	ldr	r3, [pc, #208]	@ (800a7b4 <vTaskDelete+0x12c>)
 800a6e2:	681b      	ldr	r3, [r3, #0]
 800a6e4:	2b00      	cmp	r3, #0
 800a6e6:	d01d      	beq.n	800a724 <vTaskDelete+0x9c>
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	2b00      	cmp	r3, #0
 800a6ec:	d01a      	beq.n	800a724 <vTaskDelete+0x9c>
                 * deleted. This cannot complete when the task is still running
                 * on a core, as a context switch to another task is required.
                 * Place the task in the termination list. The idle task will check
                 * the termination list and free up any memory allocated by the
                 * scheduler for the TCB and stack of the deleted task. */
                vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 800a6ee:	693b      	ldr	r3, [r7, #16]
 800a6f0:	3304      	adds	r3, #4
 800a6f2:	4619      	mov	r1, r3
 800a6f4:	4830      	ldr	r0, [pc, #192]	@ (800a7b8 <vTaskDelete+0x130>)
 800a6f6:	f7fe fc44 	bl	8008f82 <vListInsertEnd>

                /* Increment the ucTasksDeleted variable so the idle task knows
                 * there is a task that has been deleted and that it should therefore
                 * check the xTasksWaitingTermination list. */
                ++uxDeletedTasksWaitingCleanUp;
 800a6fa:	4b30      	ldr	r3, [pc, #192]	@ (800a7bc <vTaskDelete+0x134>)
 800a6fc:	681b      	ldr	r3, [r3, #0]
 800a6fe:	3301      	adds	r3, #1
 800a700:	4a2e      	ldr	r2, [pc, #184]	@ (800a7bc <vTaskDelete+0x134>)
 800a702:	6013      	str	r3, [r2, #0]

                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
                traceTASK_DELETE( pxTCB );
 800a704:	693b      	ldr	r3, [r7, #16]
 800a706:	4618      	mov	r0, r3
 800a708:	f004 f92e 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 800a70c:	4603      	mov	r3, r0
 800a70e:	4619      	mov	r1, r3
 800a710:	20c3      	movs	r0, #195	@ 0xc3
 800a712:	f003 fb7b 	bl	800de0c <SEGGER_SYSVIEW_RecordU32>
 800a716:	693b      	ldr	r3, [r7, #16]
 800a718:	4618      	mov	r0, r3
 800a71a:	f004 fbb9 	bl	800ee90 <SYSVIEW_DeleteTask>

                /* Delete the task TCB in idle task. */
                xDeleteTCBInIdleTask = pdTRUE;
 800a71e:	2301      	movs	r3, #1
 800a720:	617b      	str	r3, [r7, #20]
 800a722:	e013      	b.n	800a74c <vTaskDelete+0xc4>
                }
                #endif /* #if ( configNUMBER_OF_CORES > 1 ) */
            }
            else
            {
                --uxCurrentNumberOfTasks;
 800a724:	4b26      	ldr	r3, [pc, #152]	@ (800a7c0 <vTaskDelete+0x138>)
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	3b01      	subs	r3, #1
 800a72a:	4a25      	ldr	r2, [pc, #148]	@ (800a7c0 <vTaskDelete+0x138>)
 800a72c:	6013      	str	r3, [r2, #0]
                traceTASK_DELETE( pxTCB );
 800a72e:	693b      	ldr	r3, [r7, #16]
 800a730:	4618      	mov	r0, r3
 800a732:	f004 f919 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 800a736:	4603      	mov	r3, r0
 800a738:	4619      	mov	r1, r3
 800a73a:	20c3      	movs	r0, #195	@ 0xc3
 800a73c:	f003 fb66 	bl	800de0c <SEGGER_SYSVIEW_RecordU32>
 800a740:	693b      	ldr	r3, [r7, #16]
 800a742:	4618      	mov	r0, r3
 800a744:	f004 fba4 	bl	800ee90 <SYSVIEW_DeleteTask>

                /* Reset the next expected unblock time in case it referred to
                 * the task that has just been deleted. */
                prvResetNextTaskUnblockTime();
 800a748:	f000 ffc0 	bl	800b6cc <prvResetNextTaskUnblockTime>
            }
        }
        taskEXIT_CRITICAL();
 800a74c:	f002 fa5c 	bl	800cc08 <vPortExitCritical>

        /* If the task is not deleting itself, call prvDeleteTCB from outside of
         * critical section. If a task deletes itself, prvDeleteTCB is called
         * from prvCheckTasksWaitingTermination which is called from Idle task. */
        if( xDeleteTCBInIdleTask != pdTRUE )
 800a750:	697b      	ldr	r3, [r7, #20]
 800a752:	2b01      	cmp	r3, #1
 800a754:	d002      	beq.n	800a75c <vTaskDelete+0xd4>
        {
            prvDeleteTCB( pxTCB );
 800a756:	6938      	ldr	r0, [r7, #16]
 800a758:	f000 ff82 	bl	800b660 <prvDeleteTCB>

        /* Force a reschedule if it is the currently running task that has just
         * been deleted. */
        #if ( configNUMBER_OF_CORES == 1 )
        {
            if( xSchedulerRunning != pdFALSE )
 800a75c:	4b15      	ldr	r3, [pc, #84]	@ (800a7b4 <vTaskDelete+0x12c>)
 800a75e:	681b      	ldr	r3, [r3, #0]
 800a760:	2b00      	cmp	r3, #0
 800a762:	d01c      	beq.n	800a79e <vTaskDelete+0x116>
            {
                if( pxTCB == pxCurrentTCB )
 800a764:	4b11      	ldr	r3, [pc, #68]	@ (800a7ac <vTaskDelete+0x124>)
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	693a      	ldr	r2, [r7, #16]
 800a76a:	429a      	cmp	r2, r3
 800a76c:	d117      	bne.n	800a79e <vTaskDelete+0x116>
                {
                    configASSERT( uxSchedulerSuspended == 0 );
 800a76e:	4b15      	ldr	r3, [pc, #84]	@ (800a7c4 <vTaskDelete+0x13c>)
 800a770:	681b      	ldr	r3, [r3, #0]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d00b      	beq.n	800a78e <vTaskDelete+0x106>
    __asm volatile
 800a776:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a77a:	f383 8811 	msr	BASEPRI, r3
 800a77e:	f3bf 8f6f 	isb	sy
 800a782:	f3bf 8f4f 	dsb	sy
 800a786:	60bb      	str	r3, [r7, #8]
}
 800a788:	bf00      	nop
 800a78a:	bf00      	nop
 800a78c:	e7fd      	b.n	800a78a <vTaskDelete+0x102>
                    taskYIELD_WITHIN_API();
 800a78e:	4b0e      	ldr	r3, [pc, #56]	@ (800a7c8 <vTaskDelete+0x140>)
 800a790:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a794:	601a      	str	r2, [r3, #0]
 800a796:	f3bf 8f4f 	dsb	sy
 800a79a:	f3bf 8f6f 	isb	sy
                }
            }
        }
        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

        traceRETURN_vTaskDelete();
 800a79e:	20c3      	movs	r0, #195	@ 0xc3
 800a7a0:	f003 ff0c 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a7a4:	bf00      	nop
 800a7a6:	3718      	adds	r7, #24
 800a7a8:	46bd      	mov	sp, r7
 800a7aa:	bd80      	pop	{r7, pc}
 800a7ac:	20000e74 	.word	0x20000e74
 800a7b0:	20001364 	.word	0x20001364
 800a7b4:	20001354 	.word	0x20001354
 800a7b8:	2000131c 	.word	0x2000131c
 800a7bc:	20001330 	.word	0x20001330
 800a7c0:	20001348 	.word	0x20001348
 800a7c4:	20001370 	.word	0x20001370
 800a7c8:	e000ed04 	.word	0xe000ed04

0800a7cc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 800a7d4:	2300      	movs	r3, #0
 800a7d6:	60fb      	str	r3, [r7, #12]

        traceENTER_vTaskDelay( xTicksToDelay );

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d018      	beq.n	800a810 <vTaskDelay+0x44>
        {
            vTaskSuspendAll();
 800a7de:	f000 f98b 	bl	800aaf8 <vTaskSuspendAll>
            {
                configASSERT( uxSchedulerSuspended == 1U );
 800a7e2:	4b14      	ldr	r3, [pc, #80]	@ (800a834 <vTaskDelay+0x68>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	2b01      	cmp	r3, #1
 800a7e8:	d00b      	beq.n	800a802 <vTaskDelay+0x36>
    __asm volatile
 800a7ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7ee:	f383 8811 	msr	BASEPRI, r3
 800a7f2:	f3bf 8f6f 	isb	sy
 800a7f6:	f3bf 8f4f 	dsb	sy
 800a7fa:	60bb      	str	r3, [r7, #8]
}
 800a7fc:	bf00      	nop
 800a7fe:	bf00      	nop
 800a800:	e7fd      	b.n	800a7fe <vTaskDelay+0x32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800a802:	2100      	movs	r1, #0
 800a804:	6878      	ldr	r0, [r7, #4]
 800a806:	f001 fd01 	bl	800c20c <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 800a80a:	f000 f983 	bl	800ab14 <xTaskResumeAll>
 800a80e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 800a810:	68fb      	ldr	r3, [r7, #12]
 800a812:	2b00      	cmp	r3, #0
 800a814:	d107      	bne.n	800a826 <vTaskDelay+0x5a>
        {
            taskYIELD_WITHIN_API();
 800a816:	4b08      	ldr	r3, [pc, #32]	@ (800a838 <vTaskDelay+0x6c>)
 800a818:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a81c:	601a      	str	r2, [r3, #0]
 800a81e:	f3bf 8f4f 	dsb	sy
 800a822:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskDelay();
 800a826:	20c5      	movs	r0, #197	@ 0xc5
 800a828:	f003 fec8 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800a82c:	bf00      	nop
 800a82e:	3710      	adds	r7, #16
 800a830:	46bd      	mov	sp, r7
 800a832:	bd80      	pop	{r7, pc}
 800a834:	20001370 	.word	0x20001370
 800a838:	e000ed04 	.word	0xe000ed04

0800a83c <eTaskGetState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

    eTaskState eTaskGetState( TaskHandle_t xTask )
    {
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b08a      	sub	sp, #40	@ 0x28
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]
        eTaskState eReturn;
        List_t const * pxStateList;
        List_t const * pxEventList;
        List_t const * pxDelayedList;
        List_t const * pxOverflowedDelayedList;
        const TCB_t * const pxTCB = xTask;
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	61fb      	str	r3, [r7, #28]

        traceENTER_eTaskGetState( xTask );

        configASSERT( pxTCB );
 800a848:	69fb      	ldr	r3, [r7, #28]
 800a84a:	2b00      	cmp	r3, #0
 800a84c:	d10b      	bne.n	800a866 <eTaskGetState+0x2a>
    __asm volatile
 800a84e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a852:	f383 8811 	msr	BASEPRI, r3
 800a856:	f3bf 8f6f 	isb	sy
 800a85a:	f3bf 8f4f 	dsb	sy
 800a85e:	60bb      	str	r3, [r7, #8]
}
 800a860:	bf00      	nop
 800a862:	bf00      	nop
 800a864:	e7fd      	b.n	800a862 <eTaskGetState+0x26>

        #if ( configNUMBER_OF_CORES == 1 )
            if( pxTCB == pxCurrentTCB )
 800a866:	4b36      	ldr	r3, [pc, #216]	@ (800a940 <eTaskGetState+0x104>)
 800a868:	681b      	ldr	r3, [r3, #0]
 800a86a:	69fa      	ldr	r2, [r7, #28]
 800a86c:	429a      	cmp	r2, r3
 800a86e:	d103      	bne.n	800a878 <eTaskGetState+0x3c>
            {
                /* The task calling this function is querying its own state. */
                eReturn = eRunning;
 800a870:	2300      	movs	r3, #0
 800a872:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a876:	e056      	b.n	800a926 <eTaskGetState+0xea>
            }
            else
        #endif
        {
            taskENTER_CRITICAL();
 800a878:	f002 f994 	bl	800cba4 <vPortEnterCritical>
            {
                pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 800a87c:	69fb      	ldr	r3, [r7, #28]
 800a87e:	695b      	ldr	r3, [r3, #20]
 800a880:	61bb      	str	r3, [r7, #24]
                pxEventList = listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) );
 800a882:	69fb      	ldr	r3, [r7, #28]
 800a884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a886:	617b      	str	r3, [r7, #20]
                pxDelayedList = pxDelayedTaskList;
 800a888:	4b2e      	ldr	r3, [pc, #184]	@ (800a944 <eTaskGetState+0x108>)
 800a88a:	681b      	ldr	r3, [r3, #0]
 800a88c:	613b      	str	r3, [r7, #16]
                pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 800a88e:	4b2e      	ldr	r3, [pc, #184]	@ (800a948 <eTaskGetState+0x10c>)
 800a890:	681b      	ldr	r3, [r3, #0]
 800a892:	60fb      	str	r3, [r7, #12]
            }
            taskEXIT_CRITICAL();
 800a894:	f002 f9b8 	bl	800cc08 <vPortExitCritical>

            if( pxEventList == &xPendingReadyList )
 800a898:	697b      	ldr	r3, [r7, #20]
 800a89a:	4a2c      	ldr	r2, [pc, #176]	@ (800a94c <eTaskGetState+0x110>)
 800a89c:	4293      	cmp	r3, r2
 800a89e:	d103      	bne.n	800a8a8 <eTaskGetState+0x6c>
            {
                /* The task has been placed on the pending ready list, so its
                 * state is eReady regardless of what list the task's state list
                 * item is currently placed on. */
                eReturn = eReady;
 800a8a0:	2301      	movs	r3, #1
 800a8a2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a8a6:	e03e      	b.n	800a926 <eTaskGetState+0xea>
            }
            else if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 800a8a8:	69ba      	ldr	r2, [r7, #24]
 800a8aa:	693b      	ldr	r3, [r7, #16]
 800a8ac:	429a      	cmp	r2, r3
 800a8ae:	d003      	beq.n	800a8b8 <eTaskGetState+0x7c>
 800a8b0:	69ba      	ldr	r2, [r7, #24]
 800a8b2:	68fb      	ldr	r3, [r7, #12]
 800a8b4:	429a      	cmp	r2, r3
 800a8b6:	d103      	bne.n	800a8c0 <eTaskGetState+0x84>
            {
                /* The task being queried is referenced from one of the Blocked
                 * lists. */
                eReturn = eBlocked;
 800a8b8:	2302      	movs	r3, #2
 800a8ba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a8be:	e032      	b.n	800a926 <eTaskGetState+0xea>
            }

            #if ( INCLUDE_vTaskSuspend == 1 )
                else if( pxStateList == &xSuspendedTaskList )
 800a8c0:	69bb      	ldr	r3, [r7, #24]
 800a8c2:	4a23      	ldr	r2, [pc, #140]	@ (800a950 <eTaskGetState+0x114>)
 800a8c4:	4293      	cmp	r3, r2
 800a8c6:	d120      	bne.n	800a90a <eTaskGetState+0xce>
                {
                    /* The task being queried is referenced from the suspended
                     * list.  Is it genuinely suspended or is it blocked
                     * indefinitely? */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 800a8c8:	69fb      	ldr	r3, [r7, #28]
 800a8ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d118      	bne.n	800a902 <eTaskGetState+0xc6>
                            /* The task does not appear on the event list item of
                             * and of the RTOS objects, but could still be in the
                             * blocked state if it is waiting on its notification
                             * rather than waiting on an object.  If not, is
                             * suspended. */
                            eReturn = eSuspended;
 800a8d0:	2303      	movs	r3, #3
 800a8d2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

                            for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800a8d6:	2300      	movs	r3, #0
 800a8d8:	623b      	str	r3, [r7, #32]
 800a8da:	e00e      	b.n	800a8fa <eTaskGetState+0xbe>
                            {
                                if( pxTCB->ucNotifyState[ x ] == taskWAITING_NOTIFICATION )
 800a8dc:	69fa      	ldr	r2, [r7, #28]
 800a8de:	6a3b      	ldr	r3, [r7, #32]
 800a8e0:	4413      	add	r3, r2
 800a8e2:	33a8      	adds	r3, #168	@ 0xa8
 800a8e4:	781b      	ldrb	r3, [r3, #0]
 800a8e6:	b2db      	uxtb	r3, r3
 800a8e8:	2b01      	cmp	r3, #1
 800a8ea:	d103      	bne.n	800a8f4 <eTaskGetState+0xb8>
                                {
                                    eReturn = eBlocked;
 800a8ec:	2302      	movs	r3, #2
 800a8ee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                    break;
 800a8f2:	e018      	b.n	800a926 <eTaskGetState+0xea>
                            for( x = ( BaseType_t ) 0; x < ( BaseType_t ) configTASK_NOTIFICATION_ARRAY_ENTRIES; x++ )
 800a8f4:	6a3b      	ldr	r3, [r7, #32]
 800a8f6:	3301      	adds	r3, #1
 800a8f8:	623b      	str	r3, [r7, #32]
 800a8fa:	6a3b      	ldr	r3, [r7, #32]
 800a8fc:	2b00      	cmp	r3, #0
 800a8fe:	dded      	ble.n	800a8dc <eTaskGetState+0xa0>
 800a900:	e011      	b.n	800a926 <eTaskGetState+0xea>
                        }
                        #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
                    }
                    else
                    {
                        eReturn = eBlocked;
 800a902:	2302      	movs	r3, #2
 800a904:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a908:	e00d      	b.n	800a926 <eTaskGetState+0xea>
                    }
                }
            #endif /* if ( INCLUDE_vTaskSuspend == 1 ) */

            #if ( INCLUDE_vTaskDelete == 1 )
                else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 800a90a:	69bb      	ldr	r3, [r7, #24]
 800a90c:	4a11      	ldr	r2, [pc, #68]	@ (800a954 <eTaskGetState+0x118>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d002      	beq.n	800a918 <eTaskGetState+0xdc>
 800a912:	69bb      	ldr	r3, [r7, #24]
 800a914:	2b00      	cmp	r3, #0
 800a916:	d103      	bne.n	800a920 <eTaskGetState+0xe4>
                {
                    /* The task being queried is referenced from the deleted
                     * tasks list, or it is not referenced from any lists at
                     * all. */
                    eReturn = eDeleted;
 800a918:	2304      	movs	r3, #4
 800a91a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 800a91e:	e002      	b.n	800a926 <eTaskGetState+0xea>
            {
                #if ( configNUMBER_OF_CORES == 1 )
                {
                    /* If the task is not in any other state, it must be in the
                     * Ready (including pending ready) state. */
                    eReturn = eReady;
 800a920:	2301      	movs	r3, #1
 800a922:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                }
                #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
            }
        }

        traceRETURN_eTaskGetState( eReturn );
 800a926:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800a92a:	4619      	mov	r1, r3
 800a92c:	20c6      	movs	r0, #198	@ 0xc6
 800a92e:	f003 fe81 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return eReturn;
 800a932:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
    }
 800a936:	4618      	mov	r0, r3
 800a938:	3728      	adds	r7, #40	@ 0x28
 800a93a:	46bd      	mov	sp, r7
 800a93c:	bd80      	pop	{r7, pc}
 800a93e:	bf00      	nop
 800a940:	20000e74 	.word	0x20000e74
 800a944:	20001300 	.word	0x20001300
 800a948:	20001304 	.word	0x20001304
 800a94c:	20001308 	.word	0x20001308
 800a950:	20001334 	.word	0x20001334
 800a954:	2000131c 	.word	0x2000131c

0800a958 <prvCreateIdleTasks>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

static BaseType_t prvCreateIdleTasks( void )
{
 800a958:	b580      	push	{r7, lr}
 800a95a:	b090      	sub	sp, #64	@ 0x40
 800a95c:	af04      	add	r7, sp, #16
    BaseType_t xReturn = pdPASS;
 800a95e:	2301      	movs	r3, #1
 800a960:	62fb      	str	r3, [r7, #44]	@ 0x2c
    BaseType_t xCoreID;
    char cIdleName[ configMAX_TASK_NAME_LEN ];
    TaskFunction_t pxIdleTaskFunction = NULL;
 800a962:	2300      	movs	r3, #0
 800a964:	623b      	str	r3, [r7, #32]
    BaseType_t xIdleTaskNameIndex;

    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800a966:	2300      	movs	r3, #0
 800a968:	627b      	str	r3, [r7, #36]	@ 0x24
 800a96a:	e013      	b.n	800a994 <prvCreateIdleTasks+0x3c>
    {
        cIdleName[ xIdleTaskNameIndex ] = configIDLE_TASK_NAME[ xIdleTaskNameIndex ];
 800a96c:	4a2b      	ldr	r2, [pc, #172]	@ (800aa1c <prvCreateIdleTasks+0xc4>)
 800a96e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a970:	4413      	add	r3, r2
 800a972:	7819      	ldrb	r1, [r3, #0]
 800a974:	f107 0210 	add.w	r2, r7, #16
 800a978:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a97a:	4413      	add	r3, r2
 800a97c:	460a      	mov	r2, r1
 800a97e:	701a      	strb	r2, [r3, #0]

        /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
         * configMAX_TASK_NAME_LEN characters just in case the memory after the
         * string is not accessible (extremely unlikely). */
        if( cIdleName[ xIdleTaskNameIndex ] == ( char ) 0x00 )
 800a980:	f107 0210 	add.w	r2, r7, #16
 800a984:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a986:	4413      	add	r3, r2
 800a988:	781b      	ldrb	r3, [r3, #0]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d006      	beq.n	800a99c <prvCreateIdleTasks+0x44>
    for( xIdleTaskNameIndex = ( BaseType_t ) 0; xIdleTaskNameIndex < ( BaseType_t ) configMAX_TASK_NAME_LEN; xIdleTaskNameIndex++ )
 800a98e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a990:	3301      	adds	r3, #1
 800a992:	627b      	str	r3, [r7, #36]	@ 0x24
 800a994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a996:	2b0f      	cmp	r3, #15
 800a998:	dde8      	ble.n	800a96c <prvCreateIdleTasks+0x14>
 800a99a:	e000      	b.n	800a99e <prvCreateIdleTasks+0x46>
        {
            break;
 800a99c:	bf00      	nop
            mtCOVERAGE_TEST_MARKER();
        }
    }

    /* Add each idle task at the lowest priority. */
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800a99e:	2300      	movs	r3, #0
 800a9a0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9a2:	e031      	b.n	800aa08 <prvCreateIdleTasks+0xb0>
    {
        #if ( configNUMBER_OF_CORES == 1 )
        {
            pxIdleTaskFunction = prvIdleTask;
 800a9a4:	4b1e      	ldr	r3, [pc, #120]	@ (800aa20 <prvCreateIdleTasks+0xc8>)
 800a9a6:	623b      	str	r3, [r7, #32]
        }
        #endif /* if ( configNUMBER_OF_CORES > 1 ) */

        #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
        {
            StaticTask_t * pxIdleTaskTCBBuffer = NULL;
 800a9a8:	2300      	movs	r3, #0
 800a9aa:	60fb      	str	r3, [r7, #12]
            StackType_t * pxIdleTaskStackBuffer = NULL;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	60bb      	str	r3, [r7, #8]

            /* The Idle task is created using user provided RAM - obtain the
             * address of the RAM then create the idle task. */
            #if ( configNUMBER_OF_CORES == 1 )
            {
                vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize );
 800a9b0:	1d3a      	adds	r2, r7, #4
 800a9b2:	f107 0108 	add.w	r1, r7, #8
 800a9b6:	f107 030c 	add.w	r3, r7, #12
 800a9ba:	4618      	mov	r0, r3
 800a9bc:	f7fe fa7c 	bl	8008eb8 <vApplicationGetIdleTaskMemory>
                {
                    vApplicationGetPassiveIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &uxIdleTaskStackSize, ( BaseType_t ) ( xCoreID - 1 ) );
                }
            }
            #endif /* if ( configNUMBER_OF_CORES == 1 ) */
            xIdleTaskHandles[ xCoreID ] = xTaskCreateStatic( pxIdleTaskFunction,
 800a9c0:	6878      	ldr	r0, [r7, #4]
 800a9c2:	68bb      	ldr	r3, [r7, #8]
 800a9c4:	68fa      	ldr	r2, [r7, #12]
 800a9c6:	f107 0110 	add.w	r1, r7, #16
 800a9ca:	9202      	str	r2, [sp, #8]
 800a9cc:	9301      	str	r3, [sp, #4]
 800a9ce:	2300      	movs	r3, #0
 800a9d0:	9300      	str	r3, [sp, #0]
 800a9d2:	2300      	movs	r3, #0
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	6a38      	ldr	r0, [r7, #32]
 800a9d8:	f7ff fc62 	bl	800a2a0 <xTaskCreateStatic>
 800a9dc:	4602      	mov	r2, r0
 800a9de:	4911      	ldr	r1, [pc, #68]	@ (800aa24 <prvCreateIdleTasks+0xcc>)
 800a9e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                                                             ( void * ) NULL,
                                                             portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
                                                             pxIdleTaskStackBuffer,
                                                             pxIdleTaskTCBBuffer );

            if( xIdleTaskHandles[ xCoreID ] != NULL )
 800a9e6:	4a0f      	ldr	r2, [pc, #60]	@ (800aa24 <prvCreateIdleTasks+0xcc>)
 800a9e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a9ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d002      	beq.n	800a9f8 <prvCreateIdleTasks+0xa0>
            {
                xReturn = pdPASS;
 800a9f2:	2301      	movs	r3, #1
 800a9f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9f6:	e001      	b.n	800a9fc <prvCreateIdleTasks+0xa4>
            }
            else
            {
                xReturn = pdFAIL;
 800a9f8:	2300      	movs	r3, #0
 800a9fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
                                   &xIdleTaskHandles[ xCoreID ] );
        }
        #endif /* configSUPPORT_STATIC_ALLOCATION */

        /* Break the loop if any of the idle task is failed to be created. */
        if( xReturn == pdFAIL )
 800a9fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a9fe:	2b00      	cmp	r3, #0
 800aa00:	d006      	beq.n	800aa10 <prvCreateIdleTasks+0xb8>
    for( xCoreID = ( BaseType_t ) 0; xCoreID < ( BaseType_t ) configNUMBER_OF_CORES; xCoreID++ )
 800aa02:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa04:	3301      	adds	r3, #1
 800aa06:	62bb      	str	r3, [r7, #40]	@ 0x28
 800aa08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800aa0a:	2b00      	cmp	r3, #0
 800aa0c:	ddca      	ble.n	800a9a4 <prvCreateIdleTasks+0x4c>
 800aa0e:	e000      	b.n	800aa12 <prvCreateIdleTasks+0xba>
        {
            break;
 800aa10:	bf00      	nop
            }
            #endif
        }
    }

    return xReturn;
 800aa12:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3730      	adds	r7, #48	@ 0x30
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}
 800aa1c:	08014b3c 	.word	0x08014b3c
 800aa20:	0800b4e1 	.word	0x0800b4e1
 800aa24:	2000136c 	.word	0x2000136c

0800aa28 <vTaskStartScheduler>:

/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800aa28:	b580      	push	{r7, lr}
 800aa2a:	b084      	sub	sp, #16
 800aa2c:	af00      	add	r7, sp, #0
         * the number of bits as confNUMBER_OF_CORES. */
        configASSERT( ( sizeof( UBaseType_t ) * taskBITS_PER_BYTE ) >= configNUMBER_OF_CORES );
    }
    #endif /* #if ( configUSE_CORE_AFFINITY == 1 ) && ( configNUMBER_OF_CORES > 1 ) */

    xReturn = prvCreateIdleTasks();
 800aa2e:	f7ff ff93 	bl	800a958 <prvCreateIdleTasks>
 800aa32:	60f8      	str	r0, [r7, #12]

    #if ( configUSE_TIMERS == 1 )
    {
        if( xReturn == pdPASS )
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	2b01      	cmp	r3, #1
 800aa38:	d102      	bne.n	800aa40 <vTaskStartScheduler+0x18>
        {
            xReturn = xTimerCreateTimerTask();
 800aa3a:	f001 fc63 	bl	800c304 <xTimerCreateTimerTask>
 800aa3e:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 800aa40:	68fb      	ldr	r3, [r7, #12]
 800aa42:	2b01      	cmp	r3, #1
 800aa44:	d130      	bne.n	800aaa8 <vTaskStartScheduler+0x80>
    __asm volatile
 800aa46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa4a:	f383 8811 	msr	BASEPRI, r3
 800aa4e:	f3bf 8f6f 	isb	sy
 800aa52:	f3bf 8f4f 	dsb	sy
 800aa56:	60bb      	str	r3, [r7, #8]
}
 800aa58:	bf00      	nop

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Switch C-Runtime's TLS Block to point to the TLS
             * block specific to the task that will run first. */
            configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800aa5a:	4b20      	ldr	r3, [pc, #128]	@ (800aadc <vTaskStartScheduler+0xb4>)
 800aa5c:	681b      	ldr	r3, [r3, #0]
 800aa5e:	3358      	adds	r3, #88	@ 0x58
 800aa60:	4a1f      	ldr	r2, [pc, #124]	@ (800aae0 <vTaskStartScheduler+0xb8>)
 800aa62:	6013      	str	r3, [r2, #0]
        }
        #endif

        xNextTaskUnblockTime = portMAX_DELAY;
 800aa64:	4b1f      	ldr	r3, [pc, #124]	@ (800aae4 <vTaskStartScheduler+0xbc>)
 800aa66:	f04f 32ff 	mov.w	r2, #4294967295
 800aa6a:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 800aa6c:	4b1e      	ldr	r3, [pc, #120]	@ (800aae8 <vTaskStartScheduler+0xc0>)
 800aa6e:	2201      	movs	r2, #1
 800aa70:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 800aa72:	4b1e      	ldr	r3, [pc, #120]	@ (800aaec <vTaskStartScheduler+0xc4>)
 800aa74:	2200      	movs	r2, #0
 800aa76:	601a      	str	r2, [r3, #0]
         * macro must be defined to configure the timer/counter used to generate
         * the run time counter time base.   NOTE:  If configGENERATE_RUN_TIME_STATS
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 800aa78:	f7f6 f9c0 	bl	8000dfc <configureTimerForRunTimeStats>

        traceTASK_SWITCHED_IN();
 800aa7c:	4b17      	ldr	r3, [pc, #92]	@ (800aadc <vTaskStartScheduler+0xb4>)
 800aa7e:	681b      	ldr	r3, [r3, #0]
 800aa80:	3334      	adds	r3, #52	@ 0x34
 800aa82:	2205      	movs	r2, #5
 800aa84:	491a      	ldr	r1, [pc, #104]	@ (800aaf0 <vTaskStartScheduler+0xc8>)
 800aa86:	4618      	mov	r0, r3
 800aa88:	f009 fee6 	bl	8014858 <memcmp>
 800aa8c:	4603      	mov	r3, r0
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d005      	beq.n	800aa9e <vTaskStartScheduler+0x76>
 800aa92:	4b12      	ldr	r3, [pc, #72]	@ (800aadc <vTaskStartScheduler+0xb4>)
 800aa94:	681b      	ldr	r3, [r3, #0]
 800aa96:	4618      	mov	r0, r3
 800aa98:	f003 fe82 	bl	800e7a0 <SEGGER_SYSVIEW_OnTaskStartExec>
 800aa9c:	e001      	b.n	800aaa2 <vTaskStartScheduler+0x7a>
 800aa9e:	f003 fe21 	bl	800e6e4 <SEGGER_SYSVIEW_OnIdle>
        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */

        /* The return value for xPortStartScheduler is not required
         * hence using a void datatype. */
        ( void ) xPortStartScheduler();
 800aaa2:	f001 ff8f 	bl	800c9c4 <xPortStartScheduler>
 800aaa6:	e00f      	b.n	800aac8 <vTaskStartScheduler+0xa0>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800aaae:	d10b      	bne.n	800aac8 <vTaskStartScheduler+0xa0>
    __asm volatile
 800aab0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aab4:	f383 8811 	msr	BASEPRI, r3
 800aab8:	f3bf 8f6f 	isb	sy
 800aabc:	f3bf 8f4f 	dsb	sy
 800aac0:	607b      	str	r3, [r7, #4]
}
 800aac2:	bf00      	nop
 800aac4:	bf00      	nop
 800aac6:	e7fd      	b.n	800aac4 <vTaskStartScheduler+0x9c>
     * meaning xIdleTaskHandles are not used anywhere else. */
    ( void ) xIdleTaskHandles;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 800aac8:	4b0a      	ldr	r3, [pc, #40]	@ (800aaf4 <vTaskStartScheduler+0xcc>)
 800aaca:	681b      	ldr	r3, [r3, #0]

    traceRETURN_vTaskStartScheduler();
 800aacc:	20cd      	movs	r0, #205	@ 0xcd
 800aace:	f003 fd75 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 800aad2:	bf00      	nop
 800aad4:	3710      	adds	r7, #16
 800aad6:	46bd      	mov	sp, r7
 800aad8:	bd80      	pop	{r7, pc}
 800aada:	bf00      	nop
 800aadc:	20000e74 	.word	0x20000e74
 800aae0:	2000031c 	.word	0x2000031c
 800aae4:	20001368 	.word	0x20001368
 800aae8:	20001354 	.word	0x20001354
 800aaec:	2000134c 	.word	0x2000134c
 800aaf0:	08014b3c 	.word	0x08014b3c
 800aaf4:	08015308 	.word	0x08015308

0800aaf8 <vTaskSuspendAll>:
    traceRETURN_vTaskEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	af00      	add	r7, sp, #0
         * do not otherwise exhibit real time behaviour. */
        portSOFTWARE_BARRIER();

        /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
         * is used to allow calls to vTaskSuspendAll() to nest. */
        uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended + 1U );
 800aafc:	4b04      	ldr	r3, [pc, #16]	@ (800ab10 <vTaskSuspendAll+0x18>)
 800aafe:	681b      	ldr	r3, [r3, #0]
 800ab00:	3301      	adds	r3, #1
 800ab02:	4a03      	ldr	r2, [pc, #12]	@ (800ab10 <vTaskSuspendAll+0x18>)
 800ab04:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_vTaskSuspendAll();
 800ab06:	20cf      	movs	r0, #207	@ 0xcf
 800ab08:	f003 fd58 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 800ab0c:	bf00      	nop
 800ab0e:	bd80      	pop	{r7, pc}
 800ab10:	20001370 	.word	0x20001370

0800ab14 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 800ab14:	b580      	push	{r7, lr}
 800ab16:	b088      	sub	sp, #32
 800ab18:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	61fb      	str	r3, [r7, #28]
    BaseType_t xAlreadyYielded = pdFALSE;
 800ab1e:	2300      	movs	r3, #0
 800ab20:	61bb      	str	r3, [r7, #24]
        /* It is possible that an ISR caused a task to be removed from an event
         * list while the scheduler was suspended.  If this was the case then the
         * removed task will have been added to the xPendingReadyList.  Once the
         * scheduler has been resumed it is safe to move all the pending ready
         * tasks from this list into their appropriate ready list. */
        taskENTER_CRITICAL();
 800ab22:	f002 f83f 	bl	800cba4 <vPortEnterCritical>
        {
            BaseType_t xCoreID;
            xCoreID = ( BaseType_t ) portGET_CORE_ID();
 800ab26:	2300      	movs	r3, #0
 800ab28:	613b      	str	r3, [r7, #16]

            /* If uxSchedulerSuspended is zero then this function does not match a
             * previous call to vTaskSuspendAll(). */
            configASSERT( uxSchedulerSuspended != 0U );
 800ab2a:	4b7a      	ldr	r3, [pc, #488]	@ (800ad14 <xTaskResumeAll+0x200>)
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	2b00      	cmp	r3, #0
 800ab30:	d10b      	bne.n	800ab4a <xTaskResumeAll+0x36>
    __asm volatile
 800ab32:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab36:	f383 8811 	msr	BASEPRI, r3
 800ab3a:	f3bf 8f6f 	isb	sy
 800ab3e:	f3bf 8f4f 	dsb	sy
 800ab42:	603b      	str	r3, [r7, #0]
}
 800ab44:	bf00      	nop
 800ab46:	bf00      	nop
 800ab48:	e7fd      	b.n	800ab46 <xTaskResumeAll+0x32>

            uxSchedulerSuspended = ( UBaseType_t ) ( uxSchedulerSuspended - 1U );
 800ab4a:	4b72      	ldr	r3, [pc, #456]	@ (800ad14 <xTaskResumeAll+0x200>)
 800ab4c:	681b      	ldr	r3, [r3, #0]
 800ab4e:	3b01      	subs	r3, #1
 800ab50:	4a70      	ldr	r2, [pc, #448]	@ (800ad14 <xTaskResumeAll+0x200>)
 800ab52:	6013      	str	r3, [r2, #0]
            portRELEASE_TASK_LOCK();

            if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800ab54:	4b6f      	ldr	r3, [pc, #444]	@ (800ad14 <xTaskResumeAll+0x200>)
 800ab56:	681b      	ldr	r3, [r3, #0]
 800ab58:	2b00      	cmp	r3, #0
 800ab5a:	f040 80cf 	bne.w	800acfc <xTaskResumeAll+0x1e8>
            {
                if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800ab5e:	4b6e      	ldr	r3, [pc, #440]	@ (800ad18 <xTaskResumeAll+0x204>)
 800ab60:	681b      	ldr	r3, [r3, #0]
 800ab62:	2b00      	cmp	r3, #0
 800ab64:	f000 80ca 	beq.w	800acfc <xTaskResumeAll+0x1e8>
                {
                    /* Move any readied tasks from the pending list into the
                     * appropriate ready list. */
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ab68:	e093      	b.n	800ac92 <xTaskResumeAll+0x17e>
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 800ab6a:	4b6c      	ldr	r3, [pc, #432]	@ (800ad1c <xTaskResumeAll+0x208>)
 800ab6c:	68db      	ldr	r3, [r3, #12]
 800ab6e:	68db      	ldr	r3, [r3, #12]
 800ab70:	61fb      	str	r3, [r7, #28]
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800ab72:	69fb      	ldr	r3, [r7, #28]
 800ab74:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ab76:	60fb      	str	r3, [r7, #12]
 800ab78:	69fb      	ldr	r3, [r7, #28]
 800ab7a:	69db      	ldr	r3, [r3, #28]
 800ab7c:	69fa      	ldr	r2, [r7, #28]
 800ab7e:	6a12      	ldr	r2, [r2, #32]
 800ab80:	609a      	str	r2, [r3, #8]
 800ab82:	69fb      	ldr	r3, [r7, #28]
 800ab84:	6a1b      	ldr	r3, [r3, #32]
 800ab86:	69fa      	ldr	r2, [r7, #28]
 800ab88:	69d2      	ldr	r2, [r2, #28]
 800ab8a:	605a      	str	r2, [r3, #4]
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	685a      	ldr	r2, [r3, #4]
 800ab90:	69fb      	ldr	r3, [r7, #28]
 800ab92:	3318      	adds	r3, #24
 800ab94:	429a      	cmp	r2, r3
 800ab96:	d103      	bne.n	800aba0 <xTaskResumeAll+0x8c>
 800ab98:	69fb      	ldr	r3, [r7, #28]
 800ab9a:	6a1a      	ldr	r2, [r3, #32]
 800ab9c:	68fb      	ldr	r3, [r7, #12]
 800ab9e:	605a      	str	r2, [r3, #4]
 800aba0:	69fb      	ldr	r3, [r7, #28]
 800aba2:	2200      	movs	r2, #0
 800aba4:	629a      	str	r2, [r3, #40]	@ 0x28
 800aba6:	68fb      	ldr	r3, [r7, #12]
 800aba8:	681b      	ldr	r3, [r3, #0]
 800abaa:	1e5a      	subs	r2, r3, #1
 800abac:	68fb      	ldr	r3, [r7, #12]
 800abae:	601a      	str	r2, [r3, #0]
                        portMEMORY_BARRIER();
                        listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800abb0:	69fb      	ldr	r3, [r7, #28]
 800abb2:	695b      	ldr	r3, [r3, #20]
 800abb4:	60bb      	str	r3, [r7, #8]
 800abb6:	69fb      	ldr	r3, [r7, #28]
 800abb8:	689b      	ldr	r3, [r3, #8]
 800abba:	69fa      	ldr	r2, [r7, #28]
 800abbc:	68d2      	ldr	r2, [r2, #12]
 800abbe:	609a      	str	r2, [r3, #8]
 800abc0:	69fb      	ldr	r3, [r7, #28]
 800abc2:	68db      	ldr	r3, [r3, #12]
 800abc4:	69fa      	ldr	r2, [r7, #28]
 800abc6:	6892      	ldr	r2, [r2, #8]
 800abc8:	605a      	str	r2, [r3, #4]
 800abca:	68bb      	ldr	r3, [r7, #8]
 800abcc:	685a      	ldr	r2, [r3, #4]
 800abce:	69fb      	ldr	r3, [r7, #28]
 800abd0:	3304      	adds	r3, #4
 800abd2:	429a      	cmp	r2, r3
 800abd4:	d103      	bne.n	800abde <xTaskResumeAll+0xca>
 800abd6:	69fb      	ldr	r3, [r7, #28]
 800abd8:	68da      	ldr	r2, [r3, #12]
 800abda:	68bb      	ldr	r3, [r7, #8]
 800abdc:	605a      	str	r2, [r3, #4]
 800abde:	69fb      	ldr	r3, [r7, #28]
 800abe0:	2200      	movs	r2, #0
 800abe2:	615a      	str	r2, [r3, #20]
 800abe4:	68bb      	ldr	r3, [r7, #8]
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	1e5a      	subs	r2, r3, #1
 800abea:	68bb      	ldr	r3, [r7, #8]
 800abec:	601a      	str	r2, [r3, #0]
                        prvAddTaskToReadyList( pxTCB );
 800abee:	69fb      	ldr	r3, [r7, #28]
 800abf0:	4618      	mov	r0, r3
 800abf2:	f003 fe17 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800abf6:	69fb      	ldr	r3, [r7, #28]
 800abf8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800abfa:	4b49      	ldr	r3, [pc, #292]	@ (800ad20 <xTaskResumeAll+0x20c>)
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	429a      	cmp	r2, r3
 800ac00:	d903      	bls.n	800ac0a <xTaskResumeAll+0xf6>
 800ac02:	69fb      	ldr	r3, [r7, #28]
 800ac04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac06:	4a46      	ldr	r2, [pc, #280]	@ (800ad20 <xTaskResumeAll+0x20c>)
 800ac08:	6013      	str	r3, [r2, #0]
 800ac0a:	69fb      	ldr	r3, [r7, #28]
 800ac0c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac0e:	4945      	ldr	r1, [pc, #276]	@ (800ad24 <xTaskResumeAll+0x210>)
 800ac10:	4613      	mov	r3, r2
 800ac12:	009b      	lsls	r3, r3, #2
 800ac14:	4413      	add	r3, r2
 800ac16:	009b      	lsls	r3, r3, #2
 800ac18:	440b      	add	r3, r1
 800ac1a:	3304      	adds	r3, #4
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	607b      	str	r3, [r7, #4]
 800ac20:	69fb      	ldr	r3, [r7, #28]
 800ac22:	687a      	ldr	r2, [r7, #4]
 800ac24:	609a      	str	r2, [r3, #8]
 800ac26:	687b      	ldr	r3, [r7, #4]
 800ac28:	689a      	ldr	r2, [r3, #8]
 800ac2a:	69fb      	ldr	r3, [r7, #28]
 800ac2c:	60da      	str	r2, [r3, #12]
 800ac2e:	687b      	ldr	r3, [r7, #4]
 800ac30:	689b      	ldr	r3, [r3, #8]
 800ac32:	69fa      	ldr	r2, [r7, #28]
 800ac34:	3204      	adds	r2, #4
 800ac36:	605a      	str	r2, [r3, #4]
 800ac38:	69fb      	ldr	r3, [r7, #28]
 800ac3a:	1d1a      	adds	r2, r3, #4
 800ac3c:	687b      	ldr	r3, [r7, #4]
 800ac3e:	609a      	str	r2, [r3, #8]
 800ac40:	69fb      	ldr	r3, [r7, #28]
 800ac42:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac44:	4613      	mov	r3, r2
 800ac46:	009b      	lsls	r3, r3, #2
 800ac48:	4413      	add	r3, r2
 800ac4a:	009b      	lsls	r3, r3, #2
 800ac4c:	4a35      	ldr	r2, [pc, #212]	@ (800ad24 <xTaskResumeAll+0x210>)
 800ac4e:	441a      	add	r2, r3
 800ac50:	69fb      	ldr	r3, [r7, #28]
 800ac52:	615a      	str	r2, [r3, #20]
 800ac54:	69fb      	ldr	r3, [r7, #28]
 800ac56:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac58:	4932      	ldr	r1, [pc, #200]	@ (800ad24 <xTaskResumeAll+0x210>)
 800ac5a:	4613      	mov	r3, r2
 800ac5c:	009b      	lsls	r3, r3, #2
 800ac5e:	4413      	add	r3, r2
 800ac60:	009b      	lsls	r3, r3, #2
 800ac62:	440b      	add	r3, r1
 800ac64:	681b      	ldr	r3, [r3, #0]
 800ac66:	69fa      	ldr	r2, [r7, #28]
 800ac68:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800ac6a:	1c59      	adds	r1, r3, #1
 800ac6c:	482d      	ldr	r0, [pc, #180]	@ (800ad24 <xTaskResumeAll+0x210>)
 800ac6e:	4613      	mov	r3, r2
 800ac70:	009b      	lsls	r3, r3, #2
 800ac72:	4413      	add	r3, r2
 800ac74:	009b      	lsls	r3, r3, #2
 800ac76:	4403      	add	r3, r0
 800ac78:	6019      	str	r1, [r3, #0]

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            /* If the moved task has a priority higher than the current
                             * task then a yield must be performed. */
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800ac7a:	69fb      	ldr	r3, [r7, #28]
 800ac7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ac7e:	4b2a      	ldr	r3, [pc, #168]	@ (800ad28 <xTaskResumeAll+0x214>)
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ac84:	429a      	cmp	r2, r3
 800ac86:	d904      	bls.n	800ac92 <xTaskResumeAll+0x17e>
                            {
                                xYieldPendings[ xCoreID ] = pdTRUE;
 800ac88:	4a28      	ldr	r2, [pc, #160]	@ (800ad2c <xTaskResumeAll+0x218>)
 800ac8a:	693b      	ldr	r3, [r7, #16]
 800ac8c:	2101      	movs	r1, #1
 800ac8e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                    while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800ac92:	4b22      	ldr	r3, [pc, #136]	@ (800ad1c <xTaskResumeAll+0x208>)
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	2b00      	cmp	r3, #0
 800ac98:	f47f af67 	bne.w	800ab6a <xTaskResumeAll+0x56>
                             * which sets xYieldPendings for the current core to pdTRUE. */
                        }
                        #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
                    }

                    if( pxTCB != NULL )
 800ac9c:	69fb      	ldr	r3, [r7, #28]
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d001      	beq.n	800aca6 <xTaskResumeAll+0x192>
                         * which may have prevented the next unblock time from being
                         * re-calculated, in which case re-calculate it now.  Mainly
                         * important for low power tickless implementations, where
                         * this can prevent an unnecessary exit from low power
                         * state. */
                        prvResetNextTaskUnblockTime();
 800aca2:	f000 fd13 	bl	800b6cc <prvResetNextTaskUnblockTime>
                     * It should be safe to call xTaskIncrementTick here from any core
                     * since we are in a critical section and xTaskIncrementTick itself
                     * protects itself within a critical section. Suspending the scheduler
                     * from any core causes xTaskIncrementTick to increment uxPendedCounts. */
                    {
                        TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 800aca6:	4b22      	ldr	r3, [pc, #136]	@ (800ad30 <xTaskResumeAll+0x21c>)
 800aca8:	681b      	ldr	r3, [r3, #0]
 800acaa:	617b      	str	r3, [r7, #20]

                        if( xPendedCounts > ( TickType_t ) 0U )
 800acac:	697b      	ldr	r3, [r7, #20]
 800acae:	2b00      	cmp	r3, #0
 800acb0:	d012      	beq.n	800acd8 <xTaskResumeAll+0x1c4>
                        {
                            do
                            {
                                if( xTaskIncrementTick() != pdFALSE )
 800acb2:	f000 f877 	bl	800ada4 <xTaskIncrementTick>
 800acb6:	4603      	mov	r3, r0
 800acb8:	2b00      	cmp	r3, #0
 800acba:	d004      	beq.n	800acc6 <xTaskResumeAll+0x1b2>
                                {
                                    /* Other cores are interrupted from
                                     * within xTaskIncrementTick(). */
                                    xYieldPendings[ xCoreID ] = pdTRUE;
 800acbc:	4a1b      	ldr	r2, [pc, #108]	@ (800ad2c <xTaskResumeAll+0x218>)
 800acbe:	693b      	ldr	r3, [r7, #16]
 800acc0:	2101      	movs	r1, #1
 800acc2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
                                else
                                {
                                    mtCOVERAGE_TEST_MARKER();
                                }

                                --xPendedCounts;
 800acc6:	697b      	ldr	r3, [r7, #20]
 800acc8:	3b01      	subs	r3, #1
 800acca:	617b      	str	r3, [r7, #20]
                            } while( xPendedCounts > ( TickType_t ) 0U );
 800accc:	697b      	ldr	r3, [r7, #20]
 800acce:	2b00      	cmp	r3, #0
 800acd0:	d1ef      	bne.n	800acb2 <xTaskResumeAll+0x19e>

                            xPendedTicks = 0;
 800acd2:	4b17      	ldr	r3, [pc, #92]	@ (800ad30 <xTaskResumeAll+0x21c>)
 800acd4:	2200      	movs	r2, #0
 800acd6:	601a      	str	r2, [r3, #0]
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }
                    }

                    if( xYieldPendings[ xCoreID ] != pdFALSE )
 800acd8:	4a14      	ldr	r2, [pc, #80]	@ (800ad2c <xTaskResumeAll+0x218>)
 800acda:	693b      	ldr	r3, [r7, #16]
 800acdc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ace0:	2b00      	cmp	r3, #0
 800ace2:	d00b      	beq.n	800acfc <xTaskResumeAll+0x1e8>
                    {
                        #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800ace4:	2301      	movs	r3, #1
 800ace6:	61bb      	str	r3, [r7, #24]
                        }
                        #endif /* #if ( configUSE_PREEMPTION != 0 ) */

                        #if ( configNUMBER_OF_CORES == 1 )
                        {
                            taskYIELD_TASK_CORE_IF_USING_PREEMPTION( pxCurrentTCB );
 800ace8:	4b0f      	ldr	r3, [pc, #60]	@ (800ad28 <xTaskResumeAll+0x214>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4b11      	ldr	r3, [pc, #68]	@ (800ad34 <xTaskResumeAll+0x220>)
 800acee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800acf2:	601a      	str	r2, [r3, #0]
 800acf4:	f3bf 8f4f 	dsb	sy
 800acf8:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800acfc:	f001 ff84 	bl	800cc08 <vPortExitCritical>
    }

    traceRETURN_xTaskResumeAll( xAlreadyYielded );
 800ad00:	69bb      	ldr	r3, [r7, #24]
 800ad02:	4619      	mov	r1, r3
 800ad04:	20d0      	movs	r0, #208	@ 0xd0
 800ad06:	f003 fc95 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xAlreadyYielded;
 800ad0a:	69bb      	ldr	r3, [r7, #24]
}
 800ad0c:	4618      	mov	r0, r3
 800ad0e:	3720      	adds	r7, #32
 800ad10:	46bd      	mov	sp, r7
 800ad12:	bd80      	pop	{r7, pc}
 800ad14:	20001370 	.word	0x20001370
 800ad18:	20001348 	.word	0x20001348
 800ad1c:	20001308 	.word	0x20001308
 800ad20:	20001350 	.word	0x20001350
 800ad24:	20000e78 	.word	0x20000e78
 800ad28:	20000e74 	.word	0x20000e74
 800ad2c:	2000135c 	.word	0x2000135c
 800ad30:	20001358 	.word	0x20001358
 800ad34:	e000ed04 	.word	0xe000ed04

0800ad38 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800ad38:	b580      	push	{r7, lr}
 800ad3a:	b082      	sub	sp, #8
 800ad3c:	af00      	add	r7, sp, #0
    traceENTER_xTaskGetTickCount();

    /* Critical section required if running on a 16 bit processor. */
    portTICK_TYPE_ENTER_CRITICAL();
    {
        xTicks = xTickCount;
 800ad3e:	4b06      	ldr	r3, [pc, #24]	@ (800ad58 <xTaskGetTickCount+0x20>)
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	607b      	str	r3, [r7, #4]
    }
    portTICK_TYPE_EXIT_CRITICAL();

    traceRETURN_xTaskGetTickCount( xTicks );
 800ad44:	6879      	ldr	r1, [r7, #4]
 800ad46:	20d1      	movs	r0, #209	@ 0xd1
 800ad48:	f003 fc74 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xTicks;
 800ad4c:	687b      	ldr	r3, [r7, #4]
}
 800ad4e:	4618      	mov	r0, r3
 800ad50:	3708      	adds	r7, #8
 800ad52:	46bd      	mov	sp, r7
 800ad54:	bd80      	pop	{r7, pc}
 800ad56:	bf00      	nop
 800ad58:	2000134c 	.word	0x2000134c

0800ad5c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 800ad5c:	b580      	push	{r7, lr}
 800ad5e:	b082      	sub	sp, #8
 800ad60:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800ad62:	f002 f80b 	bl	800cd7c <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 800ad66:	2300      	movs	r3, #0
 800ad68:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 800ad6a:	4b06      	ldr	r3, [pc, #24]	@ (800ad84 <xTaskGetTickCountFromISR+0x28>)
 800ad6c:	681b      	ldr	r3, [r3, #0]
 800ad6e:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    traceRETURN_xTaskGetTickCountFromISR( xReturn );
 800ad70:	6839      	ldr	r1, [r7, #0]
 800ad72:	20d2      	movs	r0, #210	@ 0xd2
 800ad74:	f003 fc5e 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800ad78:	683b      	ldr	r3, [r7, #0]
}
 800ad7a:	4618      	mov	r0, r3
 800ad7c:	3708      	adds	r7, #8
 800ad7e:	46bd      	mov	sp, r7
 800ad80:	bd80      	pop	{r7, pc}
 800ad82:	bf00      	nop
 800ad84:	2000134c 	.word	0x2000134c

0800ad88 <uxTaskGetNumberOfTasks>:
/*-----------------------------------------------------------*/

UBaseType_t uxTaskGetNumberOfTasks( void )
{
 800ad88:	b580      	push	{r7, lr}
 800ad8a:	af00      	add	r7, sp, #0
    traceENTER_uxTaskGetNumberOfTasks();

    /* A critical section is not required because the variables are of type
     * BaseType_t. */
    traceRETURN_uxTaskGetNumberOfTasks( uxCurrentNumberOfTasks );
 800ad8c:	4b04      	ldr	r3, [pc, #16]	@ (800ada0 <uxTaskGetNumberOfTasks+0x18>)
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	4619      	mov	r1, r3
 800ad92:	20d3      	movs	r0, #211	@ 0xd3
 800ad94:	f003 fc4e 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return uxCurrentNumberOfTasks;
 800ad98:	4b01      	ldr	r3, [pc, #4]	@ (800ada0 <uxTaskGetNumberOfTasks+0x18>)
 800ad9a:	681b      	ldr	r3, [r3, #0]
}
 800ad9c:	4618      	mov	r0, r3
 800ad9e:	bd80      	pop	{r7, pc}
 800ada0:	20001348 	.word	0x20001348

0800ada4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800ada4:	b580      	push	{r7, lr}
 800ada6:	b08a      	sub	sp, #40	@ 0x28
 800ada8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 800adaa:	2300      	movs	r3, #0
 800adac:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Tick increment should occur on every kernel timer event. Core 0 has the
     * responsibility to increment the tick, or increment the pended ticks if the
     * scheduler is suspended.  If pended ticks is greater than zero, the core that
     * calls xTaskResumeAll has the responsibility to increment the tick. */
    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800adae:	4b84      	ldr	r3, [pc, #528]	@ (800afc0 <xTaskIncrementTick+0x21c>)
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	2b00      	cmp	r3, #0
 800adb4:	f040 80f4 	bne.w	800afa0 <xTaskIncrementTick+0x1fc>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 800adb8:	4b82      	ldr	r3, [pc, #520]	@ (800afc4 <xTaskIncrementTick+0x220>)
 800adba:	681b      	ldr	r3, [r3, #0]
 800adbc:	3301      	adds	r3, #1
 800adbe:	623b      	str	r3, [r7, #32]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 800adc0:	4a80      	ldr	r2, [pc, #512]	@ (800afc4 <xTaskIncrementTick+0x220>)
 800adc2:	6a3b      	ldr	r3, [r7, #32]
 800adc4:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U )
 800adc6:	6a3b      	ldr	r3, [r7, #32]
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d121      	bne.n	800ae10 <xTaskIncrementTick+0x6c>
        {
            taskSWITCH_DELAYED_LISTS();
 800adcc:	4b7e      	ldr	r3, [pc, #504]	@ (800afc8 <xTaskIncrementTick+0x224>)
 800adce:	681b      	ldr	r3, [r3, #0]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	2b00      	cmp	r3, #0
 800add4:	d00b      	beq.n	800adee <xTaskIncrementTick+0x4a>
    __asm volatile
 800add6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adda:	f383 8811 	msr	BASEPRI, r3
 800adde:	f3bf 8f6f 	isb	sy
 800ade2:	f3bf 8f4f 	dsb	sy
 800ade6:	607b      	str	r3, [r7, #4]
}
 800ade8:	bf00      	nop
 800adea:	bf00      	nop
 800adec:	e7fd      	b.n	800adea <xTaskIncrementTick+0x46>
 800adee:	4b76      	ldr	r3, [pc, #472]	@ (800afc8 <xTaskIncrementTick+0x224>)
 800adf0:	681b      	ldr	r3, [r3, #0]
 800adf2:	61fb      	str	r3, [r7, #28]
 800adf4:	4b75      	ldr	r3, [pc, #468]	@ (800afcc <xTaskIncrementTick+0x228>)
 800adf6:	681b      	ldr	r3, [r3, #0]
 800adf8:	4a73      	ldr	r2, [pc, #460]	@ (800afc8 <xTaskIncrementTick+0x224>)
 800adfa:	6013      	str	r3, [r2, #0]
 800adfc:	4a73      	ldr	r2, [pc, #460]	@ (800afcc <xTaskIncrementTick+0x228>)
 800adfe:	69fb      	ldr	r3, [r7, #28]
 800ae00:	6013      	str	r3, [r2, #0]
 800ae02:	4b73      	ldr	r3, [pc, #460]	@ (800afd0 <xTaskIncrementTick+0x22c>)
 800ae04:	681b      	ldr	r3, [r3, #0]
 800ae06:	3301      	adds	r3, #1
 800ae08:	4a71      	ldr	r2, [pc, #452]	@ (800afd0 <xTaskIncrementTick+0x22c>)
 800ae0a:	6013      	str	r3, [r2, #0]
 800ae0c:	f000 fc5e 	bl	800b6cc <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800ae10:	4b70      	ldr	r3, [pc, #448]	@ (800afd4 <xTaskIncrementTick+0x230>)
 800ae12:	681b      	ldr	r3, [r3, #0]
 800ae14:	6a3a      	ldr	r2, [r7, #32]
 800ae16:	429a      	cmp	r2, r3
 800ae18:	f0c0 80ad 	bcc.w	800af76 <xTaskIncrementTick+0x1d2>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800ae1c:	4b6a      	ldr	r3, [pc, #424]	@ (800afc8 <xTaskIncrementTick+0x224>)
 800ae1e:	681b      	ldr	r3, [r3, #0]
 800ae20:	681b      	ldr	r3, [r3, #0]
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d104      	bne.n	800ae30 <xTaskIncrementTick+0x8c>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY;
 800ae26:	4b6b      	ldr	r3, [pc, #428]	@ (800afd4 <xTaskIncrementTick+0x230>)
 800ae28:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2c:	601a      	str	r2, [r3, #0]
                    break;
 800ae2e:	e0a2      	b.n	800af76 <xTaskIncrementTick+0x1d2>
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    /* MISRA Ref 11.5.3 [Void pointer assignment] */
                    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                    /* coverity[misra_c_2012_rule_11_5_violation] */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800ae30:	4b65      	ldr	r3, [pc, #404]	@ (800afc8 <xTaskIncrementTick+0x224>)
 800ae32:	681b      	ldr	r3, [r3, #0]
 800ae34:	68db      	ldr	r3, [r3, #12]
 800ae36:	68db      	ldr	r3, [r3, #12]
 800ae38:	61bb      	str	r3, [r7, #24]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 800ae3a:	69bb      	ldr	r3, [r7, #24]
 800ae3c:	685b      	ldr	r3, [r3, #4]
 800ae3e:	617b      	str	r3, [r7, #20]

                    if( xConstTickCount < xItemValue )
 800ae40:	6a3a      	ldr	r2, [r7, #32]
 800ae42:	697b      	ldr	r3, [r7, #20]
 800ae44:	429a      	cmp	r2, r3
 800ae46:	d203      	bcs.n	800ae50 <xTaskIncrementTick+0xac>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 800ae48:	4a62      	ldr	r2, [pc, #392]	@ (800afd4 <xTaskIncrementTick+0x230>)
 800ae4a:	697b      	ldr	r3, [r7, #20]
 800ae4c:	6013      	str	r3, [r2, #0]
                        break;
 800ae4e:	e092      	b.n	800af76 <xTaskIncrementTick+0x1d2>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800ae50:	69bb      	ldr	r3, [r7, #24]
 800ae52:	695b      	ldr	r3, [r3, #20]
 800ae54:	613b      	str	r3, [r7, #16]
 800ae56:	69bb      	ldr	r3, [r7, #24]
 800ae58:	689b      	ldr	r3, [r3, #8]
 800ae5a:	69ba      	ldr	r2, [r7, #24]
 800ae5c:	68d2      	ldr	r2, [r2, #12]
 800ae5e:	609a      	str	r2, [r3, #8]
 800ae60:	69bb      	ldr	r3, [r7, #24]
 800ae62:	68db      	ldr	r3, [r3, #12]
 800ae64:	69ba      	ldr	r2, [r7, #24]
 800ae66:	6892      	ldr	r2, [r2, #8]
 800ae68:	605a      	str	r2, [r3, #4]
 800ae6a:	693b      	ldr	r3, [r7, #16]
 800ae6c:	685a      	ldr	r2, [r3, #4]
 800ae6e:	69bb      	ldr	r3, [r7, #24]
 800ae70:	3304      	adds	r3, #4
 800ae72:	429a      	cmp	r2, r3
 800ae74:	d103      	bne.n	800ae7e <xTaskIncrementTick+0xda>
 800ae76:	69bb      	ldr	r3, [r7, #24]
 800ae78:	68da      	ldr	r2, [r3, #12]
 800ae7a:	693b      	ldr	r3, [r7, #16]
 800ae7c:	605a      	str	r2, [r3, #4]
 800ae7e:	69bb      	ldr	r3, [r7, #24]
 800ae80:	2200      	movs	r2, #0
 800ae82:	615a      	str	r2, [r3, #20]
 800ae84:	693b      	ldr	r3, [r7, #16]
 800ae86:	681b      	ldr	r3, [r3, #0]
 800ae88:	1e5a      	subs	r2, r3, #1
 800ae8a:	693b      	ldr	r3, [r7, #16]
 800ae8c:	601a      	str	r2, [r3, #0]

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 800ae8e:	69bb      	ldr	r3, [r7, #24]
 800ae90:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae92:	2b00      	cmp	r3, #0
 800ae94:	d01e      	beq.n	800aed4 <xTaskIncrementTick+0x130>
                    {
                        listREMOVE_ITEM( &( pxTCB->xEventListItem ) );
 800ae96:	69bb      	ldr	r3, [r7, #24]
 800ae98:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ae9a:	60fb      	str	r3, [r7, #12]
 800ae9c:	69bb      	ldr	r3, [r7, #24]
 800ae9e:	69db      	ldr	r3, [r3, #28]
 800aea0:	69ba      	ldr	r2, [r7, #24]
 800aea2:	6a12      	ldr	r2, [r2, #32]
 800aea4:	609a      	str	r2, [r3, #8]
 800aea6:	69bb      	ldr	r3, [r7, #24]
 800aea8:	6a1b      	ldr	r3, [r3, #32]
 800aeaa:	69ba      	ldr	r2, [r7, #24]
 800aeac:	69d2      	ldr	r2, [r2, #28]
 800aeae:	605a      	str	r2, [r3, #4]
 800aeb0:	68fb      	ldr	r3, [r7, #12]
 800aeb2:	685a      	ldr	r2, [r3, #4]
 800aeb4:	69bb      	ldr	r3, [r7, #24]
 800aeb6:	3318      	adds	r3, #24
 800aeb8:	429a      	cmp	r2, r3
 800aeba:	d103      	bne.n	800aec4 <xTaskIncrementTick+0x120>
 800aebc:	69bb      	ldr	r3, [r7, #24]
 800aebe:	6a1a      	ldr	r2, [r3, #32]
 800aec0:	68fb      	ldr	r3, [r7, #12]
 800aec2:	605a      	str	r2, [r3, #4]
 800aec4:	69bb      	ldr	r3, [r7, #24]
 800aec6:	2200      	movs	r2, #0
 800aec8:	629a      	str	r2, [r3, #40]	@ 0x28
 800aeca:	68fb      	ldr	r3, [r7, #12]
 800aecc:	681b      	ldr	r3, [r3, #0]
 800aece:	1e5a      	subs	r2, r3, #1
 800aed0:	68fb      	ldr	r3, [r7, #12]
 800aed2:	601a      	str	r2, [r3, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 800aed4:	69bb      	ldr	r3, [r7, #24]
 800aed6:	4618      	mov	r0, r3
 800aed8:	f003 fca4 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800aedc:	69bb      	ldr	r3, [r7, #24]
 800aede:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aee0:	4b3d      	ldr	r3, [pc, #244]	@ (800afd8 <xTaskIncrementTick+0x234>)
 800aee2:	681b      	ldr	r3, [r3, #0]
 800aee4:	429a      	cmp	r2, r3
 800aee6:	d903      	bls.n	800aef0 <xTaskIncrementTick+0x14c>
 800aee8:	69bb      	ldr	r3, [r7, #24]
 800aeea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800aeec:	4a3a      	ldr	r2, [pc, #232]	@ (800afd8 <xTaskIncrementTick+0x234>)
 800aeee:	6013      	str	r3, [r2, #0]
 800aef0:	69bb      	ldr	r3, [r7, #24]
 800aef2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800aef4:	4939      	ldr	r1, [pc, #228]	@ (800afdc <xTaskIncrementTick+0x238>)
 800aef6:	4613      	mov	r3, r2
 800aef8:	009b      	lsls	r3, r3, #2
 800aefa:	4413      	add	r3, r2
 800aefc:	009b      	lsls	r3, r3, #2
 800aefe:	440b      	add	r3, r1
 800af00:	3304      	adds	r3, #4
 800af02:	681b      	ldr	r3, [r3, #0]
 800af04:	60bb      	str	r3, [r7, #8]
 800af06:	69bb      	ldr	r3, [r7, #24]
 800af08:	68ba      	ldr	r2, [r7, #8]
 800af0a:	609a      	str	r2, [r3, #8]
 800af0c:	68bb      	ldr	r3, [r7, #8]
 800af0e:	689a      	ldr	r2, [r3, #8]
 800af10:	69bb      	ldr	r3, [r7, #24]
 800af12:	60da      	str	r2, [r3, #12]
 800af14:	68bb      	ldr	r3, [r7, #8]
 800af16:	689b      	ldr	r3, [r3, #8]
 800af18:	69ba      	ldr	r2, [r7, #24]
 800af1a:	3204      	adds	r2, #4
 800af1c:	605a      	str	r2, [r3, #4]
 800af1e:	69bb      	ldr	r3, [r7, #24]
 800af20:	1d1a      	adds	r2, r3, #4
 800af22:	68bb      	ldr	r3, [r7, #8]
 800af24:	609a      	str	r2, [r3, #8]
 800af26:	69bb      	ldr	r3, [r7, #24]
 800af28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af2a:	4613      	mov	r3, r2
 800af2c:	009b      	lsls	r3, r3, #2
 800af2e:	4413      	add	r3, r2
 800af30:	009b      	lsls	r3, r3, #2
 800af32:	4a2a      	ldr	r2, [pc, #168]	@ (800afdc <xTaskIncrementTick+0x238>)
 800af34:	441a      	add	r2, r3
 800af36:	69bb      	ldr	r3, [r7, #24]
 800af38:	615a      	str	r2, [r3, #20]
 800af3a:	69bb      	ldr	r3, [r7, #24]
 800af3c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af3e:	4927      	ldr	r1, [pc, #156]	@ (800afdc <xTaskIncrementTick+0x238>)
 800af40:	4613      	mov	r3, r2
 800af42:	009b      	lsls	r3, r3, #2
 800af44:	4413      	add	r3, r2
 800af46:	009b      	lsls	r3, r3, #2
 800af48:	440b      	add	r3, r1
 800af4a:	681b      	ldr	r3, [r3, #0]
 800af4c:	69ba      	ldr	r2, [r7, #24]
 800af4e:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800af50:	1c59      	adds	r1, r3, #1
 800af52:	4822      	ldr	r0, [pc, #136]	@ (800afdc <xTaskIncrementTick+0x238>)
 800af54:	4613      	mov	r3, r2
 800af56:	009b      	lsls	r3, r3, #2
 800af58:	4413      	add	r3, r2
 800af5a:	009b      	lsls	r3, r3, #2
 800af5c:	4403      	add	r3, r0
 800af5e:	6019      	str	r1, [r3, #0]
                             * task.
                             * The case of equal priority tasks sharing
                             * processing time (which happens when both
                             * preemption and time slicing are on) is
                             * handled below.*/
                            if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800af60:	69bb      	ldr	r3, [r7, #24]
 800af62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af64:	4b1e      	ldr	r3, [pc, #120]	@ (800afe0 <xTaskIncrementTick+0x23c>)
 800af66:	681b      	ldr	r3, [r3, #0]
 800af68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800af6a:	429a      	cmp	r2, r3
 800af6c:	f67f af56 	bls.w	800ae1c <xTaskIncrementTick+0x78>
                            {
                                xSwitchRequired = pdTRUE;
 800af70:	2301      	movs	r3, #1
 800af72:	627b      	str	r3, [r7, #36]	@ 0x24
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800af74:	e752      	b.n	800ae1c <xTaskIncrementTick+0x78>
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > 1U )
 800af76:	4b1a      	ldr	r3, [pc, #104]	@ (800afe0 <xTaskIncrementTick+0x23c>)
 800af78:	681b      	ldr	r3, [r3, #0]
 800af7a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800af7c:	4917      	ldr	r1, [pc, #92]	@ (800afdc <xTaskIncrementTick+0x238>)
 800af7e:	4613      	mov	r3, r2
 800af80:	009b      	lsls	r3, r3, #2
 800af82:	4413      	add	r3, r2
 800af84:	009b      	lsls	r3, r3, #2
 800af86:	440b      	add	r3, r1
 800af88:	681b      	ldr	r3, [r3, #0]
 800af8a:	2b01      	cmp	r3, #1
 800af8c:	d901      	bls.n	800af92 <xTaskIncrementTick+0x1ee>
                {
                    xSwitchRequired = pdTRUE;
 800af8e:	2301      	movs	r3, #1
 800af90:	627b      	str	r3, [r7, #36]	@ 0x24
        #if ( configUSE_PREEMPTION == 1 )
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                /* For single core the core ID is always 0. */
                if( xYieldPendings[ 0 ] != pdFALSE )
 800af92:	4b14      	ldr	r3, [pc, #80]	@ (800afe4 <xTaskIncrementTick+0x240>)
 800af94:	681b      	ldr	r3, [r3, #0]
 800af96:	2b00      	cmp	r3, #0
 800af98:	d007      	beq.n	800afaa <xTaskIncrementTick+0x206>
                {
                    xSwitchRequired = pdTRUE;
 800af9a:	2301      	movs	r3, #1
 800af9c:	627b      	str	r3, [r7, #36]	@ 0x24
 800af9e:	e004      	b.n	800afaa <xTaskIncrementTick+0x206>
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    else
    {
        xPendedTicks += 1U;
 800afa0:	4b11      	ldr	r3, [pc, #68]	@ (800afe8 <xTaskIncrementTick+0x244>)
 800afa2:	681b      	ldr	r3, [r3, #0]
 800afa4:	3301      	adds	r3, #1
 800afa6:	4a10      	ldr	r2, [pc, #64]	@ (800afe8 <xTaskIncrementTick+0x244>)
 800afa8:	6013      	str	r3, [r2, #0]
            vApplicationTickHook();
        }
        #endif
    }

    traceRETURN_xTaskIncrementTick( xSwitchRequired );
 800afaa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800afac:	4619      	mov	r1, r3
 800afae:	20db      	movs	r0, #219	@ 0xdb
 800afb0:	f003 fb40 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xSwitchRequired;
 800afb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800afb6:	4618      	mov	r0, r3
 800afb8:	3728      	adds	r7, #40	@ 0x28
 800afba:	46bd      	mov	sp, r7
 800afbc:	bd80      	pop	{r7, pc}
 800afbe:	bf00      	nop
 800afc0:	20001370 	.word	0x20001370
 800afc4:	2000134c 	.word	0x2000134c
 800afc8:	20001300 	.word	0x20001300
 800afcc:	20001304 	.word	0x20001304
 800afd0:	20001360 	.word	0x20001360
 800afd4:	20001368 	.word	0x20001368
 800afd8:	20001350 	.word	0x20001350
 800afdc:	20000e78 	.word	0x20000e78
 800afe0:	20000e74 	.word	0x20000e74
 800afe4:	2000135c 	.word	0x2000135c
 800afe8:	20001358 	.word	0x20001358

0800afec <vTaskSwitchContext>:
#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

#if ( configNUMBER_OF_CORES == 1 )
    void vTaskSwitchContext( void )
    {
 800afec:	b580      	push	{r7, lr}
 800afee:	b084      	sub	sp, #16
 800aff0:	af00      	add	r7, sp, #0
        traceENTER_vTaskSwitchContext();

        if( uxSchedulerSuspended != ( UBaseType_t ) 0U )
 800aff2:	4b40      	ldr	r3, [pc, #256]	@ (800b0f4 <vTaskSwitchContext+0x108>)
 800aff4:	681b      	ldr	r3, [r3, #0]
 800aff6:	2b00      	cmp	r3, #0
 800aff8:	d003      	beq.n	800b002 <vTaskSwitchContext+0x16>
        {
            /* The scheduler is currently suspended - do not allow a context
             * switch. */
            xYieldPendings[ 0 ] = pdTRUE;
 800affa:	4b3f      	ldr	r3, [pc, #252]	@ (800b0f8 <vTaskSwitchContext+0x10c>)
 800affc:	2201      	movs	r2, #1
 800affe:	601a      	str	r2, [r3, #0]
            }
            #endif
        }

        traceRETURN_vTaskSwitchContext();
    }
 800b000:	e074      	b.n	800b0ec <vTaskSwitchContext+0x100>
            xYieldPendings[ 0 ] = pdFALSE;
 800b002:	4b3d      	ldr	r3, [pc, #244]	@ (800b0f8 <vTaskSwitchContext+0x10c>)
 800b004:	2200      	movs	r2, #0
 800b006:	601a      	str	r2, [r3, #0]
                    ulTotalRunTime[ 0 ] = portGET_RUN_TIME_COUNTER_VALUE();
 800b008:	f7f5 feff 	bl	8000e0a <getRunTimeCounterValue>
 800b00c:	4603      	mov	r3, r0
 800b00e:	4a3b      	ldr	r2, [pc, #236]	@ (800b0fc <vTaskSwitchContext+0x110>)
 800b010:	6013      	str	r3, [r2, #0]
                if( ulTotalRunTime[ 0 ] > ulTaskSwitchedInTime[ 0 ] )
 800b012:	4b3a      	ldr	r3, [pc, #232]	@ (800b0fc <vTaskSwitchContext+0x110>)
 800b014:	681a      	ldr	r2, [r3, #0]
 800b016:	4b3a      	ldr	r3, [pc, #232]	@ (800b100 <vTaskSwitchContext+0x114>)
 800b018:	681b      	ldr	r3, [r3, #0]
 800b01a:	429a      	cmp	r2, r3
 800b01c:	d909      	bls.n	800b032 <vTaskSwitchContext+0x46>
                    pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime[ 0 ] - ulTaskSwitchedInTime[ 0 ] );
 800b01e:	4b37      	ldr	r3, [pc, #220]	@ (800b0fc <vTaskSwitchContext+0x110>)
 800b020:	681a      	ldr	r2, [r3, #0]
 800b022:	4b37      	ldr	r3, [pc, #220]	@ (800b100 <vTaskSwitchContext+0x114>)
 800b024:	681b      	ldr	r3, [r3, #0]
 800b026:	1ad1      	subs	r1, r2, r3
 800b028:	4b36      	ldr	r3, [pc, #216]	@ (800b104 <vTaskSwitchContext+0x118>)
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800b02e:	440a      	add	r2, r1
 800b030:	655a      	str	r2, [r3, #84]	@ 0x54
                ulTaskSwitchedInTime[ 0 ] = ulTotalRunTime[ 0 ];
 800b032:	4b32      	ldr	r3, [pc, #200]	@ (800b0fc <vTaskSwitchContext+0x110>)
 800b034:	681b      	ldr	r3, [r3, #0]
 800b036:	4a32      	ldr	r2, [pc, #200]	@ (800b100 <vTaskSwitchContext+0x114>)
 800b038:	6013      	str	r3, [r2, #0]
            taskSELECT_HIGHEST_PRIORITY_TASK();
 800b03a:	4b33      	ldr	r3, [pc, #204]	@ (800b108 <vTaskSwitchContext+0x11c>)
 800b03c:	681b      	ldr	r3, [r3, #0]
 800b03e:	60fb      	str	r3, [r7, #12]
 800b040:	e011      	b.n	800b066 <vTaskSwitchContext+0x7a>
 800b042:	68fb      	ldr	r3, [r7, #12]
 800b044:	2b00      	cmp	r3, #0
 800b046:	d10b      	bne.n	800b060 <vTaskSwitchContext+0x74>
    __asm volatile
 800b048:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b04c:	f383 8811 	msr	BASEPRI, r3
 800b050:	f3bf 8f6f 	isb	sy
 800b054:	f3bf 8f4f 	dsb	sy
 800b058:	607b      	str	r3, [r7, #4]
}
 800b05a:	bf00      	nop
 800b05c:	bf00      	nop
 800b05e:	e7fd      	b.n	800b05c <vTaskSwitchContext+0x70>
 800b060:	68fb      	ldr	r3, [r7, #12]
 800b062:	3b01      	subs	r3, #1
 800b064:	60fb      	str	r3, [r7, #12]
 800b066:	4929      	ldr	r1, [pc, #164]	@ (800b10c <vTaskSwitchContext+0x120>)
 800b068:	68fa      	ldr	r2, [r7, #12]
 800b06a:	4613      	mov	r3, r2
 800b06c:	009b      	lsls	r3, r3, #2
 800b06e:	4413      	add	r3, r2
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	440b      	add	r3, r1
 800b074:	681b      	ldr	r3, [r3, #0]
 800b076:	2b00      	cmp	r3, #0
 800b078:	d0e3      	beq.n	800b042 <vTaskSwitchContext+0x56>
 800b07a:	68fa      	ldr	r2, [r7, #12]
 800b07c:	4613      	mov	r3, r2
 800b07e:	009b      	lsls	r3, r3, #2
 800b080:	4413      	add	r3, r2
 800b082:	009b      	lsls	r3, r3, #2
 800b084:	4a21      	ldr	r2, [pc, #132]	@ (800b10c <vTaskSwitchContext+0x120>)
 800b086:	4413      	add	r3, r2
 800b088:	60bb      	str	r3, [r7, #8]
 800b08a:	68bb      	ldr	r3, [r7, #8]
 800b08c:	685b      	ldr	r3, [r3, #4]
 800b08e:	685a      	ldr	r2, [r3, #4]
 800b090:	68bb      	ldr	r3, [r7, #8]
 800b092:	605a      	str	r2, [r3, #4]
 800b094:	68bb      	ldr	r3, [r7, #8]
 800b096:	685a      	ldr	r2, [r3, #4]
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	3308      	adds	r3, #8
 800b09c:	429a      	cmp	r2, r3
 800b09e:	d103      	bne.n	800b0a8 <vTaskSwitchContext+0xbc>
 800b0a0:	68bb      	ldr	r3, [r7, #8]
 800b0a2:	68da      	ldr	r2, [r3, #12]
 800b0a4:	68bb      	ldr	r3, [r7, #8]
 800b0a6:	605a      	str	r2, [r3, #4]
 800b0a8:	68bb      	ldr	r3, [r7, #8]
 800b0aa:	685b      	ldr	r3, [r3, #4]
 800b0ac:	68db      	ldr	r3, [r3, #12]
 800b0ae:	4a15      	ldr	r2, [pc, #84]	@ (800b104 <vTaskSwitchContext+0x118>)
 800b0b0:	6013      	str	r3, [r2, #0]
 800b0b2:	4a15      	ldr	r2, [pc, #84]	@ (800b108 <vTaskSwitchContext+0x11c>)
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	6013      	str	r3, [r2, #0]
            traceTASK_SWITCHED_IN();
 800b0b8:	4b12      	ldr	r3, [pc, #72]	@ (800b104 <vTaskSwitchContext+0x118>)
 800b0ba:	681b      	ldr	r3, [r3, #0]
 800b0bc:	3334      	adds	r3, #52	@ 0x34
 800b0be:	2205      	movs	r2, #5
 800b0c0:	4913      	ldr	r1, [pc, #76]	@ (800b110 <vTaskSwitchContext+0x124>)
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f009 fbc8 	bl	8014858 <memcmp>
 800b0c8:	4603      	mov	r3, r0
 800b0ca:	2b00      	cmp	r3, #0
 800b0cc:	d005      	beq.n	800b0da <vTaskSwitchContext+0xee>
 800b0ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b104 <vTaskSwitchContext+0x118>)
 800b0d0:	681b      	ldr	r3, [r3, #0]
 800b0d2:	4618      	mov	r0, r3
 800b0d4:	f003 fb64 	bl	800e7a0 <SEGGER_SYSVIEW_OnTaskStartExec>
 800b0d8:	e001      	b.n	800b0de <vTaskSwitchContext+0xf2>
 800b0da:	f003 fb03 	bl	800e6e4 <SEGGER_SYSVIEW_OnIdle>
            portTASK_SWITCH_HOOK( pxCurrentTCB );
 800b0de:	4b09      	ldr	r3, [pc, #36]	@ (800b104 <vTaskSwitchContext+0x118>)
 800b0e0:	681b      	ldr	r3, [r3, #0]
                configSET_TLS_BLOCK( pxCurrentTCB->xTLSBlock );
 800b0e2:	4b08      	ldr	r3, [pc, #32]	@ (800b104 <vTaskSwitchContext+0x118>)
 800b0e4:	681b      	ldr	r3, [r3, #0]
 800b0e6:	3358      	adds	r3, #88	@ 0x58
 800b0e8:	4a0a      	ldr	r2, [pc, #40]	@ (800b114 <vTaskSwitchContext+0x128>)
 800b0ea:	6013      	str	r3, [r2, #0]
    }
 800b0ec:	bf00      	nop
 800b0ee:	3710      	adds	r7, #16
 800b0f0:	46bd      	mov	sp, r7
 800b0f2:	bd80      	pop	{r7, pc}
 800b0f4:	20001370 	.word	0x20001370
 800b0f8:	2000135c 	.word	0x2000135c
 800b0fc:	20001378 	.word	0x20001378
 800b100:	20001374 	.word	0x20001374
 800b104:	20000e74 	.word	0x20000e74
 800b108:	20001350 	.word	0x20001350
 800b10c:	20000e78 	.word	0x20000e78
 800b110:	08014b3c 	.word	0x08014b3c
 800b114:	2000031c 	.word	0x2000031c

0800b118 <vTaskPlaceOnEventList>:
#endif /* if ( configNUMBER_OF_CORES > 1 ) */
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList,
                            const TickType_t xTicksToWait )
{
 800b118:	b580      	push	{r7, lr}
 800b11a:	b084      	sub	sp, #16
 800b11c:	af00      	add	r7, sp, #0
 800b11e:	6078      	str	r0, [r7, #4]
 800b120:	6039      	str	r1, [r7, #0]
    traceENTER_vTaskPlaceOnEventList( pxEventList, xTicksToWait );

    configASSERT( pxEventList );
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	2b00      	cmp	r3, #0
 800b126:	d10b      	bne.n	800b140 <vTaskPlaceOnEventList+0x28>
    __asm volatile
 800b128:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b12c:	f383 8811 	msr	BASEPRI, r3
 800b130:	f3bf 8f6f 	isb	sy
 800b134:	f3bf 8f4f 	dsb	sy
 800b138:	60fb      	str	r3, [r7, #12]
}
 800b13a:	bf00      	nop
 800b13c:	bf00      	nop
 800b13e:	e7fd      	b.n	800b13c <vTaskPlaceOnEventList+0x24>
     *      xItemValue = ( configMAX_PRIORITIES - uxPriority )
     * Therefore, the event list is sorted in descending priority order.
     *
     * The queue that contains the event list is locked, preventing
     * simultaneous access from interrupts. */
    vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b140:	4b08      	ldr	r3, [pc, #32]	@ (800b164 <vTaskPlaceOnEventList+0x4c>)
 800b142:	681b      	ldr	r3, [r3, #0]
 800b144:	3318      	adds	r3, #24
 800b146:	4619      	mov	r1, r3
 800b148:	6878      	ldr	r0, [r7, #4]
 800b14a:	f7fd ff40 	bl	8008fce <vListInsert>

    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800b14e:	2101      	movs	r1, #1
 800b150:	6838      	ldr	r0, [r7, #0]
 800b152:	f001 f85b 	bl	800c20c <prvAddCurrentTaskToDelayedList>

    traceRETURN_vTaskPlaceOnEventList();
 800b156:	20e1      	movs	r0, #225	@ 0xe1
 800b158:	f003 fa30 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 800b15c:	bf00      	nop
 800b15e:	3710      	adds	r7, #16
 800b160:	46bd      	mov	sp, r7
 800b162:	bd80      	pop	{r7, pc}
 800b164:	20000e74 	.word	0x20000e74

0800b168 <vTaskPlaceOnEventListRestricted>:
#if ( configUSE_TIMERS == 1 )

    void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
                                          TickType_t xTicksToWait,
                                          const BaseType_t xWaitIndefinitely )
    {
 800b168:	b580      	push	{r7, lr}
 800b16a:	b086      	sub	sp, #24
 800b16c:	af00      	add	r7, sp, #0
 800b16e:	60f8      	str	r0, [r7, #12]
 800b170:	60b9      	str	r1, [r7, #8]
 800b172:	607a      	str	r2, [r7, #4]
        traceENTER_vTaskPlaceOnEventListRestricted( pxEventList, xTicksToWait, xWaitIndefinitely );

        configASSERT( pxEventList );
 800b174:	68fb      	ldr	r3, [r7, #12]
 800b176:	2b00      	cmp	r3, #0
 800b178:	d10b      	bne.n	800b192 <vTaskPlaceOnEventListRestricted+0x2a>
    __asm volatile
 800b17a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b17e:	f383 8811 	msr	BASEPRI, r3
 800b182:	f3bf 8f6f 	isb	sy
 800b186:	f3bf 8f4f 	dsb	sy
 800b18a:	613b      	str	r3, [r7, #16]
}
 800b18c:	bf00      	nop
 800b18e:	bf00      	nop
 800b190:	e7fd      	b.n	800b18e <vTaskPlaceOnEventListRestricted+0x26>

        /* Place the event list item of the TCB in the appropriate event list.
         * In this case it is assume that this is the only task that is going to
         * be waiting on this event list, so the faster vListInsertEnd() function
         * can be used in place of vListInsert. */
        listINSERT_END( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800b192:	68fb      	ldr	r3, [r7, #12]
 800b194:	685b      	ldr	r3, [r3, #4]
 800b196:	617b      	str	r3, [r7, #20]
 800b198:	4b17      	ldr	r3, [pc, #92]	@ (800b1f8 <vTaskPlaceOnEventListRestricted+0x90>)
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	697a      	ldr	r2, [r7, #20]
 800b19e:	61da      	str	r2, [r3, #28]
 800b1a0:	4b15      	ldr	r3, [pc, #84]	@ (800b1f8 <vTaskPlaceOnEventListRestricted+0x90>)
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	697a      	ldr	r2, [r7, #20]
 800b1a6:	6892      	ldr	r2, [r2, #8]
 800b1a8:	621a      	str	r2, [r3, #32]
 800b1aa:	4b13      	ldr	r3, [pc, #76]	@ (800b1f8 <vTaskPlaceOnEventListRestricted+0x90>)
 800b1ac:	681a      	ldr	r2, [r3, #0]
 800b1ae:	697b      	ldr	r3, [r7, #20]
 800b1b0:	689b      	ldr	r3, [r3, #8]
 800b1b2:	3218      	adds	r2, #24
 800b1b4:	605a      	str	r2, [r3, #4]
 800b1b6:	4b10      	ldr	r3, [pc, #64]	@ (800b1f8 <vTaskPlaceOnEventListRestricted+0x90>)
 800b1b8:	681b      	ldr	r3, [r3, #0]
 800b1ba:	f103 0218 	add.w	r2, r3, #24
 800b1be:	697b      	ldr	r3, [r7, #20]
 800b1c0:	609a      	str	r2, [r3, #8]
 800b1c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b1f8 <vTaskPlaceOnEventListRestricted+0x90>)
 800b1c4:	681b      	ldr	r3, [r3, #0]
 800b1c6:	68fa      	ldr	r2, [r7, #12]
 800b1c8:	629a      	str	r2, [r3, #40]	@ 0x28
 800b1ca:	68fb      	ldr	r3, [r7, #12]
 800b1cc:	681b      	ldr	r3, [r3, #0]
 800b1ce:	1c5a      	adds	r2, r3, #1
 800b1d0:	68fb      	ldr	r3, [r7, #12]
 800b1d2:	601a      	str	r2, [r3, #0]

        /* If the task should block indefinitely then set the block time to a
         * value that will be recognised as an indefinite delay inside the
         * prvAddCurrentTaskToDelayedList() function. */
        if( xWaitIndefinitely != pdFALSE )
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	2b00      	cmp	r3, #0
 800b1d8:	d002      	beq.n	800b1e0 <vTaskPlaceOnEventListRestricted+0x78>
        {
            xTicksToWait = portMAX_DELAY;
 800b1da:	f04f 33ff 	mov.w	r3, #4294967295
 800b1de:	60bb      	str	r3, [r7, #8]
        }

        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 800b1e0:	6879      	ldr	r1, [r7, #4]
 800b1e2:	68b8      	ldr	r0, [r7, #8]
 800b1e4:	f001 f812 	bl	800c20c <prvAddCurrentTaskToDelayedList>

        traceRETURN_vTaskPlaceOnEventListRestricted();
 800b1e8:	20e3      	movs	r0, #227	@ 0xe3
 800b1ea:	f003 f9e7 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800b1ee:	bf00      	nop
 800b1f0:	3718      	adds	r7, #24
 800b1f2:	46bd      	mov	sp, r7
 800b1f4:	bd80      	pop	{r7, pc}
 800b1f6:	bf00      	nop
 800b1f8:	20000e74 	.word	0x20000e74

0800b1fc <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800b1fc:	b580      	push	{r7, lr}
 800b1fe:	b08a      	sub	sp, #40	@ 0x28
 800b200:	af00      	add	r7, sp, #0
 800b202:	6078      	str	r0, [r7, #4]
     * This function assumes that a check has already been made to ensure that
     * pxEventList is not empty. */
    /* MISRA Ref 11.5.3 [Void pointer assignment] */
    /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
    /* coverity[misra_c_2012_rule_11_5_violation] */
    pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	68db      	ldr	r3, [r3, #12]
 800b208:	68db      	ldr	r3, [r3, #12]
 800b20a:	623b      	str	r3, [r7, #32]
    configASSERT( pxUnblockedTCB );
 800b20c:	6a3b      	ldr	r3, [r7, #32]
 800b20e:	2b00      	cmp	r3, #0
 800b210:	d10b      	bne.n	800b22a <xTaskRemoveFromEventList+0x2e>
    __asm volatile
 800b212:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b216:	f383 8811 	msr	BASEPRI, r3
 800b21a:	f3bf 8f6f 	isb	sy
 800b21e:	f3bf 8f4f 	dsb	sy
 800b222:	60fb      	str	r3, [r7, #12]
}
 800b224:	bf00      	nop
 800b226:	bf00      	nop
 800b228:	e7fd      	b.n	800b226 <xTaskRemoveFromEventList+0x2a>
    listREMOVE_ITEM( &( pxUnblockedTCB->xEventListItem ) );
 800b22a:	6a3b      	ldr	r3, [r7, #32]
 800b22c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b22e:	61fb      	str	r3, [r7, #28]
 800b230:	6a3b      	ldr	r3, [r7, #32]
 800b232:	69db      	ldr	r3, [r3, #28]
 800b234:	6a3a      	ldr	r2, [r7, #32]
 800b236:	6a12      	ldr	r2, [r2, #32]
 800b238:	609a      	str	r2, [r3, #8]
 800b23a:	6a3b      	ldr	r3, [r7, #32]
 800b23c:	6a1b      	ldr	r3, [r3, #32]
 800b23e:	6a3a      	ldr	r2, [r7, #32]
 800b240:	69d2      	ldr	r2, [r2, #28]
 800b242:	605a      	str	r2, [r3, #4]
 800b244:	69fb      	ldr	r3, [r7, #28]
 800b246:	685a      	ldr	r2, [r3, #4]
 800b248:	6a3b      	ldr	r3, [r7, #32]
 800b24a:	3318      	adds	r3, #24
 800b24c:	429a      	cmp	r2, r3
 800b24e:	d103      	bne.n	800b258 <xTaskRemoveFromEventList+0x5c>
 800b250:	6a3b      	ldr	r3, [r7, #32]
 800b252:	6a1a      	ldr	r2, [r3, #32]
 800b254:	69fb      	ldr	r3, [r7, #28]
 800b256:	605a      	str	r2, [r3, #4]
 800b258:	6a3b      	ldr	r3, [r7, #32]
 800b25a:	2200      	movs	r2, #0
 800b25c:	629a      	str	r2, [r3, #40]	@ 0x28
 800b25e:	69fb      	ldr	r3, [r7, #28]
 800b260:	681b      	ldr	r3, [r3, #0]
 800b262:	1e5a      	subs	r2, r3, #1
 800b264:	69fb      	ldr	r3, [r7, #28]
 800b266:	601a      	str	r2, [r3, #0]

    if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800b268:	4b4f      	ldr	r3, [pc, #316]	@ (800b3a8 <xTaskRemoveFromEventList+0x1ac>)
 800b26a:	681b      	ldr	r3, [r3, #0]
 800b26c:	2b00      	cmp	r3, #0
 800b26e:	d165      	bne.n	800b33c <xTaskRemoveFromEventList+0x140>
    {
        listREMOVE_ITEM( &( pxUnblockedTCB->xStateListItem ) );
 800b270:	6a3b      	ldr	r3, [r7, #32]
 800b272:	695b      	ldr	r3, [r3, #20]
 800b274:	617b      	str	r3, [r7, #20]
 800b276:	6a3b      	ldr	r3, [r7, #32]
 800b278:	689b      	ldr	r3, [r3, #8]
 800b27a:	6a3a      	ldr	r2, [r7, #32]
 800b27c:	68d2      	ldr	r2, [r2, #12]
 800b27e:	609a      	str	r2, [r3, #8]
 800b280:	6a3b      	ldr	r3, [r7, #32]
 800b282:	68db      	ldr	r3, [r3, #12]
 800b284:	6a3a      	ldr	r2, [r7, #32]
 800b286:	6892      	ldr	r2, [r2, #8]
 800b288:	605a      	str	r2, [r3, #4]
 800b28a:	697b      	ldr	r3, [r7, #20]
 800b28c:	685a      	ldr	r2, [r3, #4]
 800b28e:	6a3b      	ldr	r3, [r7, #32]
 800b290:	3304      	adds	r3, #4
 800b292:	429a      	cmp	r2, r3
 800b294:	d103      	bne.n	800b29e <xTaskRemoveFromEventList+0xa2>
 800b296:	6a3b      	ldr	r3, [r7, #32]
 800b298:	68da      	ldr	r2, [r3, #12]
 800b29a:	697b      	ldr	r3, [r7, #20]
 800b29c:	605a      	str	r2, [r3, #4]
 800b29e:	6a3b      	ldr	r3, [r7, #32]
 800b2a0:	2200      	movs	r2, #0
 800b2a2:	615a      	str	r2, [r3, #20]
 800b2a4:	697b      	ldr	r3, [r7, #20]
 800b2a6:	681b      	ldr	r3, [r3, #0]
 800b2a8:	1e5a      	subs	r2, r3, #1
 800b2aa:	697b      	ldr	r3, [r7, #20]
 800b2ac:	601a      	str	r2, [r3, #0]
        prvAddTaskToReadyList( pxUnblockedTCB );
 800b2ae:	6a3b      	ldr	r3, [r7, #32]
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	f003 fab7 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b2b6:	6a3b      	ldr	r3, [r7, #32]
 800b2b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ba:	4b3c      	ldr	r3, [pc, #240]	@ (800b3ac <xTaskRemoveFromEventList+0x1b0>)
 800b2bc:	681b      	ldr	r3, [r3, #0]
 800b2be:	429a      	cmp	r2, r3
 800b2c0:	d903      	bls.n	800b2ca <xTaskRemoveFromEventList+0xce>
 800b2c2:	6a3b      	ldr	r3, [r7, #32]
 800b2c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b2c6:	4a39      	ldr	r2, [pc, #228]	@ (800b3ac <xTaskRemoveFromEventList+0x1b0>)
 800b2c8:	6013      	str	r3, [r2, #0]
 800b2ca:	6a3b      	ldr	r3, [r7, #32]
 800b2cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b2ce:	4938      	ldr	r1, [pc, #224]	@ (800b3b0 <xTaskRemoveFromEventList+0x1b4>)
 800b2d0:	4613      	mov	r3, r2
 800b2d2:	009b      	lsls	r3, r3, #2
 800b2d4:	4413      	add	r3, r2
 800b2d6:	009b      	lsls	r3, r3, #2
 800b2d8:	440b      	add	r3, r1
 800b2da:	3304      	adds	r3, #4
 800b2dc:	681b      	ldr	r3, [r3, #0]
 800b2de:	613b      	str	r3, [r7, #16]
 800b2e0:	6a3b      	ldr	r3, [r7, #32]
 800b2e2:	693a      	ldr	r2, [r7, #16]
 800b2e4:	609a      	str	r2, [r3, #8]
 800b2e6:	693b      	ldr	r3, [r7, #16]
 800b2e8:	689a      	ldr	r2, [r3, #8]
 800b2ea:	6a3b      	ldr	r3, [r7, #32]
 800b2ec:	60da      	str	r2, [r3, #12]
 800b2ee:	693b      	ldr	r3, [r7, #16]
 800b2f0:	689b      	ldr	r3, [r3, #8]
 800b2f2:	6a3a      	ldr	r2, [r7, #32]
 800b2f4:	3204      	adds	r2, #4
 800b2f6:	605a      	str	r2, [r3, #4]
 800b2f8:	6a3b      	ldr	r3, [r7, #32]
 800b2fa:	1d1a      	adds	r2, r3, #4
 800b2fc:	693b      	ldr	r3, [r7, #16]
 800b2fe:	609a      	str	r2, [r3, #8]
 800b300:	6a3b      	ldr	r3, [r7, #32]
 800b302:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b304:	4613      	mov	r3, r2
 800b306:	009b      	lsls	r3, r3, #2
 800b308:	4413      	add	r3, r2
 800b30a:	009b      	lsls	r3, r3, #2
 800b30c:	4a28      	ldr	r2, [pc, #160]	@ (800b3b0 <xTaskRemoveFromEventList+0x1b4>)
 800b30e:	441a      	add	r2, r3
 800b310:	6a3b      	ldr	r3, [r7, #32]
 800b312:	615a      	str	r2, [r3, #20]
 800b314:	6a3b      	ldr	r3, [r7, #32]
 800b316:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b318:	4925      	ldr	r1, [pc, #148]	@ (800b3b0 <xTaskRemoveFromEventList+0x1b4>)
 800b31a:	4613      	mov	r3, r2
 800b31c:	009b      	lsls	r3, r3, #2
 800b31e:	4413      	add	r3, r2
 800b320:	009b      	lsls	r3, r3, #2
 800b322:	440b      	add	r3, r1
 800b324:	681b      	ldr	r3, [r3, #0]
 800b326:	6a3a      	ldr	r2, [r7, #32]
 800b328:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b32a:	1c59      	adds	r1, r3, #1
 800b32c:	4820      	ldr	r0, [pc, #128]	@ (800b3b0 <xTaskRemoveFromEventList+0x1b4>)
 800b32e:	4613      	mov	r3, r2
 800b330:	009b      	lsls	r3, r3, #2
 800b332:	4413      	add	r3, r2
 800b334:	009b      	lsls	r3, r3, #2
 800b336:	4403      	add	r3, r0
 800b338:	6019      	str	r1, [r3, #0]
 800b33a:	e01b      	b.n	800b374 <xTaskRemoveFromEventList+0x178>
    }
    else
    {
        /* The delayed and ready lists cannot be accessed, so hold this task
         * pending until the scheduler is resumed. */
        listINSERT_END( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800b33c:	4b1d      	ldr	r3, [pc, #116]	@ (800b3b4 <xTaskRemoveFromEventList+0x1b8>)
 800b33e:	685b      	ldr	r3, [r3, #4]
 800b340:	61bb      	str	r3, [r7, #24]
 800b342:	6a3b      	ldr	r3, [r7, #32]
 800b344:	69ba      	ldr	r2, [r7, #24]
 800b346:	61da      	str	r2, [r3, #28]
 800b348:	69bb      	ldr	r3, [r7, #24]
 800b34a:	689a      	ldr	r2, [r3, #8]
 800b34c:	6a3b      	ldr	r3, [r7, #32]
 800b34e:	621a      	str	r2, [r3, #32]
 800b350:	69bb      	ldr	r3, [r7, #24]
 800b352:	689b      	ldr	r3, [r3, #8]
 800b354:	6a3a      	ldr	r2, [r7, #32]
 800b356:	3218      	adds	r2, #24
 800b358:	605a      	str	r2, [r3, #4]
 800b35a:	6a3b      	ldr	r3, [r7, #32]
 800b35c:	f103 0218 	add.w	r2, r3, #24
 800b360:	69bb      	ldr	r3, [r7, #24]
 800b362:	609a      	str	r2, [r3, #8]
 800b364:	6a3b      	ldr	r3, [r7, #32]
 800b366:	4a13      	ldr	r2, [pc, #76]	@ (800b3b4 <xTaskRemoveFromEventList+0x1b8>)
 800b368:	629a      	str	r2, [r3, #40]	@ 0x28
 800b36a:	4b12      	ldr	r3, [pc, #72]	@ (800b3b4 <xTaskRemoveFromEventList+0x1b8>)
 800b36c:	681b      	ldr	r3, [r3, #0]
 800b36e:	3301      	adds	r3, #1
 800b370:	4a10      	ldr	r2, [pc, #64]	@ (800b3b4 <xTaskRemoveFromEventList+0x1b8>)
 800b372:	6013      	str	r3, [r2, #0]
    }

    #if ( configNUMBER_OF_CORES == 1 )
    {
        if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800b374:	6a3b      	ldr	r3, [r7, #32]
 800b376:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b378:	4b0f      	ldr	r3, [pc, #60]	@ (800b3b8 <xTaskRemoveFromEventList+0x1bc>)
 800b37a:	681b      	ldr	r3, [r3, #0]
 800b37c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b37e:	429a      	cmp	r2, r3
 800b380:	d905      	bls.n	800b38e <xTaskRemoveFromEventList+0x192>
        {
            /* Return true if the task removed from the event list has a higher
             * priority than the calling task.  This allows the calling task to know if
             * it should force a context switch now. */
            xReturn = pdTRUE;
 800b382:	2301      	movs	r3, #1
 800b384:	627b      	str	r3, [r7, #36]	@ 0x24

            /* Mark that a yield is pending in case the user is not using the
             * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
            xYieldPendings[ 0 ] = pdTRUE;
 800b386:	4b0d      	ldr	r3, [pc, #52]	@ (800b3bc <xTaskRemoveFromEventList+0x1c0>)
 800b388:	2201      	movs	r2, #1
 800b38a:	601a      	str	r2, [r3, #0]
 800b38c:	e001      	b.n	800b392 <xTaskRemoveFromEventList+0x196>
        }
        else
        {
            xReturn = pdFALSE;
 800b38e:	2300      	movs	r3, #0
 800b390:	627b      	str	r3, [r7, #36]	@ 0x24
        }
        #endif /* #if ( configUSE_PREEMPTION == 1 ) */
    }
    #endif /* #if ( configNUMBER_OF_CORES == 1 ) */

    traceRETURN_xTaskRemoveFromEventList( xReturn );
 800b392:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b394:	4619      	mov	r1, r3
 800b396:	20e4      	movs	r0, #228	@ 0xe4
 800b398:	f003 f94c 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>
    return xReturn;
 800b39c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800b39e:	4618      	mov	r0, r3
 800b3a0:	3728      	adds	r7, #40	@ 0x28
 800b3a2:	46bd      	mov	sp, r7
 800b3a4:	bd80      	pop	{r7, pc}
 800b3a6:	bf00      	nop
 800b3a8:	20001370 	.word	0x20001370
 800b3ac:	20001350 	.word	0x20001350
 800b3b0:	20000e78 	.word	0x20000e78
 800b3b4:	20001308 	.word	0x20001308
 800b3b8:	20000e74 	.word	0x20000e74
 800b3bc:	2000135c 	.word	0x2000135c

0800b3c0 <vTaskInternalSetTimeOutState>:
    traceRETURN_vTaskSetTimeOutState();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800b3c0:	b580      	push	{r7, lr}
 800b3c2:	b082      	sub	sp, #8
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	6078      	str	r0, [r7, #4]
    traceENTER_vTaskInternalSetTimeOutState( pxTimeOut );

    /* For internal use only as it does not use a critical section. */
    pxTimeOut->xOverflowCount = xNumOfOverflows;
 800b3c8:	4b07      	ldr	r3, [pc, #28]	@ (800b3e8 <vTaskInternalSetTimeOutState+0x28>)
 800b3ca:	681a      	ldr	r2, [r3, #0]
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	601a      	str	r2, [r3, #0]
    pxTimeOut->xTimeOnEntering = xTickCount;
 800b3d0:	4b06      	ldr	r3, [pc, #24]	@ (800b3ec <vTaskInternalSetTimeOutState+0x2c>)
 800b3d2:	681a      	ldr	r2, [r3, #0]
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	605a      	str	r2, [r3, #4]

    traceRETURN_vTaskInternalSetTimeOutState();
 800b3d8:	20e7      	movs	r0, #231	@ 0xe7
 800b3da:	f003 f8ef 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 800b3de:	bf00      	nop
 800b3e0:	3708      	adds	r7, #8
 800b3e2:	46bd      	mov	sp, r7
 800b3e4:	bd80      	pop	{r7, pc}
 800b3e6:	bf00      	nop
 800b3e8:	20001360 	.word	0x20001360
 800b3ec:	2000134c 	.word	0x2000134c

0800b3f0 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
                                 TickType_t * const pxTicksToWait )
{
 800b3f0:	b580      	push	{r7, lr}
 800b3f2:	b088      	sub	sp, #32
 800b3f4:	af00      	add	r7, sp, #0
 800b3f6:	6078      	str	r0, [r7, #4]
 800b3f8:	6039      	str	r1, [r7, #0]
    BaseType_t xReturn;

    traceENTER_xTaskCheckForTimeOut( pxTimeOut, pxTicksToWait );

    configASSERT( pxTimeOut );
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	2b00      	cmp	r3, #0
 800b3fe:	d10b      	bne.n	800b418 <xTaskCheckForTimeOut+0x28>
    __asm volatile
 800b400:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b404:	f383 8811 	msr	BASEPRI, r3
 800b408:	f3bf 8f6f 	isb	sy
 800b40c:	f3bf 8f4f 	dsb	sy
 800b410:	613b      	str	r3, [r7, #16]
}
 800b412:	bf00      	nop
 800b414:	bf00      	nop
 800b416:	e7fd      	b.n	800b414 <xTaskCheckForTimeOut+0x24>
    configASSERT( pxTicksToWait );
 800b418:	683b      	ldr	r3, [r7, #0]
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d10b      	bne.n	800b436 <xTaskCheckForTimeOut+0x46>
    __asm volatile
 800b41e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b422:	f383 8811 	msr	BASEPRI, r3
 800b426:	f3bf 8f6f 	isb	sy
 800b42a:	f3bf 8f4f 	dsb	sy
 800b42e:	60fb      	str	r3, [r7, #12]
}
 800b430:	bf00      	nop
 800b432:	bf00      	nop
 800b434:	e7fd      	b.n	800b432 <xTaskCheckForTimeOut+0x42>

    taskENTER_CRITICAL();
 800b436:	f001 fbb5 	bl	800cba4 <vPortEnterCritical>
    {
        /* Minor optimisation.  The tick count cannot change in this block. */
        const TickType_t xConstTickCount = xTickCount;
 800b43a:	4b21      	ldr	r3, [pc, #132]	@ (800b4c0 <xTaskCheckForTimeOut+0xd0>)
 800b43c:	681b      	ldr	r3, [r3, #0]
 800b43e:	61bb      	str	r3, [r7, #24]
        const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800b440:	687b      	ldr	r3, [r7, #4]
 800b442:	685b      	ldr	r3, [r3, #4]
 800b444:	69ba      	ldr	r2, [r7, #24]
 800b446:	1ad3      	subs	r3, r2, r3
 800b448:	617b      	str	r3, [r7, #20]
            }
            else
        #endif

        #if ( INCLUDE_vTaskSuspend == 1 )
            if( *pxTicksToWait == portMAX_DELAY )
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	681b      	ldr	r3, [r3, #0]
 800b44e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b452:	d102      	bne.n	800b45a <xTaskCheckForTimeOut+0x6a>
            {
                /* If INCLUDE_vTaskSuspend is set to 1 and the block time
                 * specified is the maximum block time then the task should block
                 * indefinitely, and therefore never time out. */
                xReturn = pdFALSE;
 800b454:	2300      	movs	r3, #0
 800b456:	61fb      	str	r3, [r7, #28]
 800b458:	e026      	b.n	800b4a8 <xTaskCheckForTimeOut+0xb8>
            }
            else
        #endif

        if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) )
 800b45a:	687b      	ldr	r3, [r7, #4]
 800b45c:	681a      	ldr	r2, [r3, #0]
 800b45e:	4b19      	ldr	r3, [pc, #100]	@ (800b4c4 <xTaskCheckForTimeOut+0xd4>)
 800b460:	681b      	ldr	r3, [r3, #0]
 800b462:	429a      	cmp	r2, r3
 800b464:	d00a      	beq.n	800b47c <xTaskCheckForTimeOut+0x8c>
 800b466:	687b      	ldr	r3, [r7, #4]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	69ba      	ldr	r2, [r7, #24]
 800b46c:	429a      	cmp	r2, r3
 800b46e:	d305      	bcc.n	800b47c <xTaskCheckForTimeOut+0x8c>
            /* The tick count is greater than the time at which
             * vTaskSetTimeout() was called, but has also overflowed since
             * vTaskSetTimeOut() was called.  It must have wrapped all the way
             * around and gone past again. This passed since vTaskSetTimeout()
             * was called. */
            xReturn = pdTRUE;
 800b470:	2301      	movs	r3, #1
 800b472:	61fb      	str	r3, [r7, #28]
            *pxTicksToWait = ( TickType_t ) 0;
 800b474:	683b      	ldr	r3, [r7, #0]
 800b476:	2200      	movs	r2, #0
 800b478:	601a      	str	r2, [r3, #0]
 800b47a:	e015      	b.n	800b4a8 <xTaskCheckForTimeOut+0xb8>
        }
        else if( xElapsedTime < *pxTicksToWait )
 800b47c:	683b      	ldr	r3, [r7, #0]
 800b47e:	681b      	ldr	r3, [r3, #0]
 800b480:	697a      	ldr	r2, [r7, #20]
 800b482:	429a      	cmp	r2, r3
 800b484:	d20b      	bcs.n	800b49e <xTaskCheckForTimeOut+0xae>
        {
            /* Not a genuine timeout. Adjust parameters for time remaining. */
            *pxTicksToWait -= xElapsedTime;
 800b486:	683b      	ldr	r3, [r7, #0]
 800b488:	681a      	ldr	r2, [r3, #0]
 800b48a:	697b      	ldr	r3, [r7, #20]
 800b48c:	1ad2      	subs	r2, r2, r3
 800b48e:	683b      	ldr	r3, [r7, #0]
 800b490:	601a      	str	r2, [r3, #0]
            vTaskInternalSetTimeOutState( pxTimeOut );
 800b492:	6878      	ldr	r0, [r7, #4]
 800b494:	f7ff ff94 	bl	800b3c0 <vTaskInternalSetTimeOutState>
            xReturn = pdFALSE;
 800b498:	2300      	movs	r3, #0
 800b49a:	61fb      	str	r3, [r7, #28]
 800b49c:	e004      	b.n	800b4a8 <xTaskCheckForTimeOut+0xb8>
        }
        else
        {
            *pxTicksToWait = ( TickType_t ) 0;
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	2200      	movs	r2, #0
 800b4a2:	601a      	str	r2, [r3, #0]
            xReturn = pdTRUE;
 800b4a4:	2301      	movs	r3, #1
 800b4a6:	61fb      	str	r3, [r7, #28]
        }
    }
    taskEXIT_CRITICAL();
 800b4a8:	f001 fbae 	bl	800cc08 <vPortExitCritical>

    traceRETURN_xTaskCheckForTimeOut( xReturn );
 800b4ac:	69fb      	ldr	r3, [r7, #28]
 800b4ae:	4619      	mov	r1, r3
 800b4b0:	20e8      	movs	r0, #232	@ 0xe8
 800b4b2:	f003 f8bf 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

    return xReturn;
 800b4b6:	69fb      	ldr	r3, [r7, #28]
}
 800b4b8:	4618      	mov	r0, r3
 800b4ba:	3720      	adds	r7, #32
 800b4bc:	46bd      	mov	sp, r7
 800b4be:	bd80      	pop	{r7, pc}
 800b4c0:	2000134c 	.word	0x2000134c
 800b4c4:	20001360 	.word	0x20001360

0800b4c8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800b4c8:	b580      	push	{r7, lr}
 800b4ca:	af00      	add	r7, sp, #0
    traceENTER_vTaskMissedYield();

    /* Must be called from within a critical section. */
    xYieldPendings[ portGET_CORE_ID() ] = pdTRUE;
 800b4cc:	4b03      	ldr	r3, [pc, #12]	@ (800b4dc <vTaskMissedYield+0x14>)
 800b4ce:	2201      	movs	r2, #1
 800b4d0:	601a      	str	r2, [r3, #0]

    traceRETURN_vTaskMissedYield();
 800b4d2:	20e9      	movs	r0, #233	@ 0xe9
 800b4d4:	f003 f872 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
}
 800b4d8:	bf00      	nop
 800b4da:	bd80      	pop	{r7, pc}
 800b4dc:	2000135c 	.word	0x2000135c

0800b4e0 <prvIdleTask>:
 * void prvIdleTask( void *pvParameters );
 *
 */

static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800b4e0:	b580      	push	{r7, lr}
 800b4e2:	b082      	sub	sp, #8
 800b4e4:	af00      	add	r7, sp, #0
 800b4e6:	6078      	str	r0, [r7, #4]

    for( ; configCONTROL_INFINITE_LOOP(); )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 800b4e8:	f000 f852 	bl	800b590 <prvCheckTasksWaitingTermination>
             * A critical region is not required here as we are just reading from
             * the list, and an occasional incorrect value will not matter.  If
             * the ready list at the idle priority contains one more task than the
             * number of idle tasks, which is equal to the configured numbers of cores
             * then a task other than the idle task is ready to execute. */
            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) configNUMBER_OF_CORES )
 800b4ec:	4b06      	ldr	r3, [pc, #24]	@ (800b508 <prvIdleTask+0x28>)
 800b4ee:	681b      	ldr	r3, [r3, #0]
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d9f9      	bls.n	800b4e8 <prvIdleTask+0x8>
            {
                taskYIELD();
 800b4f4:	4b05      	ldr	r3, [pc, #20]	@ (800b50c <prvIdleTask+0x2c>)
 800b4f6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800b4fa:	601a      	str	r2, [r3, #0]
 800b4fc:	f3bf 8f4f 	dsb	sy
 800b500:	f3bf 8f6f 	isb	sy
        prvCheckTasksWaitingTermination();
 800b504:	e7f0      	b.n	800b4e8 <prvIdleTask+0x8>
 800b506:	bf00      	nop
 800b508:	20000e78 	.word	0x20000e78
 800b50c:	e000ed04 	.word	0xe000ed04

0800b510 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800b510:	b580      	push	{r7, lr}
 800b512:	b082      	sub	sp, #8
 800b514:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b516:	2300      	movs	r3, #0
 800b518:	607b      	str	r3, [r7, #4]
 800b51a:	e00c      	b.n	800b536 <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800b51c:	687a      	ldr	r2, [r7, #4]
 800b51e:	4613      	mov	r3, r2
 800b520:	009b      	lsls	r3, r3, #2
 800b522:	4413      	add	r3, r2
 800b524:	009b      	lsls	r3, r3, #2
 800b526:	4a12      	ldr	r2, [pc, #72]	@ (800b570 <prvInitialiseTaskLists+0x60>)
 800b528:	4413      	add	r3, r2
 800b52a:	4618      	mov	r0, r3
 800b52c:	f7fd fcf8 	bl	8008f20 <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800b530:	687b      	ldr	r3, [r7, #4]
 800b532:	3301      	adds	r3, #1
 800b534:	607b      	str	r3, [r7, #4]
 800b536:	687b      	ldr	r3, [r7, #4]
 800b538:	2b37      	cmp	r3, #55	@ 0x37
 800b53a:	d9ef      	bls.n	800b51c <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 800b53c:	480d      	ldr	r0, [pc, #52]	@ (800b574 <prvInitialiseTaskLists+0x64>)
 800b53e:	f7fd fcef 	bl	8008f20 <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 800b542:	480d      	ldr	r0, [pc, #52]	@ (800b578 <prvInitialiseTaskLists+0x68>)
 800b544:	f7fd fcec 	bl	8008f20 <vListInitialise>
    vListInitialise( &xPendingReadyList );
 800b548:	480c      	ldr	r0, [pc, #48]	@ (800b57c <prvInitialiseTaskLists+0x6c>)
 800b54a:	f7fd fce9 	bl	8008f20 <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
    {
        vListInitialise( &xTasksWaitingTermination );
 800b54e:	480c      	ldr	r0, [pc, #48]	@ (800b580 <prvInitialiseTaskLists+0x70>)
 800b550:	f7fd fce6 	bl	8008f20 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        vListInitialise( &xSuspendedTaskList );
 800b554:	480b      	ldr	r0, [pc, #44]	@ (800b584 <prvInitialiseTaskLists+0x74>)
 800b556:	f7fd fce3 	bl	8008f20 <vListInitialise>
    }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 800b55a:	4b0b      	ldr	r3, [pc, #44]	@ (800b588 <prvInitialiseTaskLists+0x78>)
 800b55c:	4a05      	ldr	r2, [pc, #20]	@ (800b574 <prvInitialiseTaskLists+0x64>)
 800b55e:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800b560:	4b0a      	ldr	r3, [pc, #40]	@ (800b58c <prvInitialiseTaskLists+0x7c>)
 800b562:	4a05      	ldr	r2, [pc, #20]	@ (800b578 <prvInitialiseTaskLists+0x68>)
 800b564:	601a      	str	r2, [r3, #0]
}
 800b566:	bf00      	nop
 800b568:	3708      	adds	r7, #8
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
 800b56e:	bf00      	nop
 800b570:	20000e78 	.word	0x20000e78
 800b574:	200012d8 	.word	0x200012d8
 800b578:	200012ec 	.word	0x200012ec
 800b57c:	20001308 	.word	0x20001308
 800b580:	2000131c 	.word	0x2000131c
 800b584:	20001334 	.word	0x20001334
 800b588:	20001300 	.word	0x20001300
 800b58c:	20001304 	.word	0x20001304

0800b590 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800b590:	b580      	push	{r7, lr}
 800b592:	b082      	sub	sp, #8
 800b594:	af00      	add	r7, sp, #0
    {
        TCB_t * pxTCB;

        /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
         * being called too often in the idle task. */
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b596:	e019      	b.n	800b5cc <prvCheckTasksWaitingTermination+0x3c>
        {
            #if ( configNUMBER_OF_CORES == 1 )
            {
                taskENTER_CRITICAL();
 800b598:	f001 fb04 	bl	800cba4 <vPortEnterCritical>
                {
                    {
                        /* MISRA Ref 11.5.3 [Void pointer assignment] */
                        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
                        /* coverity[misra_c_2012_rule_11_5_violation] */
                        pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 800b59c:	4b10      	ldr	r3, [pc, #64]	@ (800b5e0 <prvCheckTasksWaitingTermination+0x50>)
 800b59e:	68db      	ldr	r3, [r3, #12]
 800b5a0:	68db      	ldr	r3, [r3, #12]
 800b5a2:	607b      	str	r3, [r7, #4]
                        ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	3304      	adds	r3, #4
 800b5a8:	4618      	mov	r0, r3
 800b5aa:	f7fd fd4b 	bl	8009044 <uxListRemove>
                        --uxCurrentNumberOfTasks;
 800b5ae:	4b0d      	ldr	r3, [pc, #52]	@ (800b5e4 <prvCheckTasksWaitingTermination+0x54>)
 800b5b0:	681b      	ldr	r3, [r3, #0]
 800b5b2:	3b01      	subs	r3, #1
 800b5b4:	4a0b      	ldr	r2, [pc, #44]	@ (800b5e4 <prvCheckTasksWaitingTermination+0x54>)
 800b5b6:	6013      	str	r3, [r2, #0]
                        --uxDeletedTasksWaitingCleanUp;
 800b5b8:	4b0b      	ldr	r3, [pc, #44]	@ (800b5e8 <prvCheckTasksWaitingTermination+0x58>)
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	3b01      	subs	r3, #1
 800b5be:	4a0a      	ldr	r2, [pc, #40]	@ (800b5e8 <prvCheckTasksWaitingTermination+0x58>)
 800b5c0:	6013      	str	r3, [r2, #0]
                    }
                }
                taskEXIT_CRITICAL();
 800b5c2:	f001 fb21 	bl	800cc08 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 800b5c6:	6878      	ldr	r0, [r7, #4]
 800b5c8:	f000 f84a 	bl	800b660 <prvDeleteTCB>
        while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800b5cc:	4b06      	ldr	r3, [pc, #24]	@ (800b5e8 <prvCheckTasksWaitingTermination+0x58>)
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d1e1      	bne.n	800b598 <prvCheckTasksWaitingTermination+0x8>
            }
            #endif /* #if( configNUMBER_OF_CORES == 1 ) */
        }
    }
    #endif /* INCLUDE_vTaskDelete */
}
 800b5d4:	bf00      	nop
 800b5d6:	bf00      	nop
 800b5d8:	3708      	adds	r7, #8
 800b5da:	46bd      	mov	sp, r7
 800b5dc:	bd80      	pop	{r7, pc}
 800b5de:	bf00      	nop
 800b5e0:	2000131c 	.word	0x2000131c
 800b5e4:	20001348 	.word	0x20001348
 800b5e8:	20001330 	.word	0x20001330

0800b5ec <prvTaskCheckFreeStackSpace>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark2 == 1 ) )

    static configSTACK_DEPTH_TYPE prvTaskCheckFreeStackSpace( const uint8_t * pucStackByte )
    {
 800b5ec:	b480      	push	{r7}
 800b5ee:	b085      	sub	sp, #20
 800b5f0:	af00      	add	r7, sp, #0
 800b5f2:	6078      	str	r0, [r7, #4]
        configSTACK_DEPTH_TYPE uxCount = 0U;
 800b5f4:	2300      	movs	r3, #0
 800b5f6:	60fb      	str	r3, [r7, #12]

        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b5f8:	e005      	b.n	800b606 <prvTaskCheckFreeStackSpace+0x1a>
        {
            pucStackByte -= portSTACK_GROWTH;
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	3301      	adds	r3, #1
 800b5fe:	607b      	str	r3, [r7, #4]
            uxCount++;
 800b600:	68fb      	ldr	r3, [r7, #12]
 800b602:	3301      	adds	r3, #1
 800b604:	60fb      	str	r3, [r7, #12]
        while( *pucStackByte == ( uint8_t ) tskSTACK_FILL_BYTE )
 800b606:	687b      	ldr	r3, [r7, #4]
 800b608:	781b      	ldrb	r3, [r3, #0]
 800b60a:	2ba5      	cmp	r3, #165	@ 0xa5
 800b60c:	d0f5      	beq.n	800b5fa <prvTaskCheckFreeStackSpace+0xe>
        }

        uxCount /= ( configSTACK_DEPTH_TYPE ) sizeof( StackType_t );
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	089b      	lsrs	r3, r3, #2
 800b612:	60fb      	str	r3, [r7, #12]

        return uxCount;
 800b614:	68fb      	ldr	r3, [r7, #12]
    }
 800b616:	4618      	mov	r0, r3
 800b618:	3714      	adds	r7, #20
 800b61a:	46bd      	mov	sp, r7
 800b61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b620:	4770      	bx	lr
	...

0800b624 <uxTaskGetStackHighWaterMark>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_uxTaskGetStackHighWaterMark == 1 )

    UBaseType_t uxTaskGetStackHighWaterMark( TaskHandle_t xTask )
    {
 800b624:	b580      	push	{r7, lr}
 800b626:	b086      	sub	sp, #24
 800b628:	af00      	add	r7, sp, #0
 800b62a:	6078      	str	r0, [r7, #4]
        uint8_t * pucEndOfStack;
        UBaseType_t uxReturn;

        traceENTER_uxTaskGetStackHighWaterMark( xTask );

        pxTCB = prvGetTCBFromHandle( xTask );
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	2b00      	cmp	r3, #0
 800b630:	d102      	bne.n	800b638 <uxTaskGetStackHighWaterMark+0x14>
 800b632:	4b0a      	ldr	r3, [pc, #40]	@ (800b65c <uxTaskGetStackHighWaterMark+0x38>)
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	e000      	b.n	800b63a <uxTaskGetStackHighWaterMark+0x16>
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	617b      	str	r3, [r7, #20]

        #if portSTACK_GROWTH < 0
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxStack;
 800b63c:	697b      	ldr	r3, [r7, #20]
 800b63e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b640:	613b      	str	r3, [r7, #16]
        {
            pucEndOfStack = ( uint8_t * ) pxTCB->pxEndOfStack;
        }
        #endif

        uxReturn = ( UBaseType_t ) prvTaskCheckFreeStackSpace( pucEndOfStack );
 800b642:	6938      	ldr	r0, [r7, #16]
 800b644:	f7ff ffd2 	bl	800b5ec <prvTaskCheckFreeStackSpace>
 800b648:	60f8      	str	r0, [r7, #12]

        traceRETURN_uxTaskGetStackHighWaterMark( uxReturn );
 800b64a:	68f9      	ldr	r1, [r7, #12]
 800b64c:	20f2      	movs	r0, #242	@ 0xf2
 800b64e:	f002 fff1 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return uxReturn;
 800b652:	68fb      	ldr	r3, [r7, #12]
    }
 800b654:	4618      	mov	r0, r3
 800b656:	3718      	adds	r7, #24
 800b658:	46bd      	mov	sp, r7
 800b65a:	bd80      	pop	{r7, pc}
 800b65c:	20000e74 	.word	0x20000e74

0800b660 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 800b660:	b580      	push	{r7, lr}
 800b662:	b084      	sub	sp, #16
 800b664:	af00      	add	r7, sp, #0
 800b666:	6078      	str	r0, [r7, #4]
        portCLEAN_UP_TCB( pxTCB );

        #if ( configUSE_C_RUNTIME_TLS_SUPPORT == 1 )
        {
            /* Free up the memory allocated for the task's TLS Block. */
            configDEINIT_TLS_BLOCK( pxTCB->xTLSBlock );
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	3358      	adds	r3, #88	@ 0x58
 800b66c:	4618      	mov	r0, r3
 800b66e:	f009 f90b 	bl	8014888 <_reclaim_reent>
        #elif ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 )
        {
            /* The task could have been allocated statically or dynamically, so
             * check what was statically allocated before trying to free the
             * memory. */
            if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800b672:	687b      	ldr	r3, [r7, #4]
 800b674:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b678:	2b00      	cmp	r3, #0
 800b67a:	d108      	bne.n	800b68e <prvDeleteTCB+0x2e>
            {
                /* Both the stack and TCB were allocated dynamically, so both
                 * must be freed. */
                vPortFreeStack( pxTCB->pxStack );
 800b67c:	687b      	ldr	r3, [r7, #4]
 800b67e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b680:	4618      	mov	r0, r3
 800b682:	f001 fcef 	bl	800d064 <vPortFree>
                vPortFree( pxTCB );
 800b686:	6878      	ldr	r0, [r7, #4]
 800b688:	f001 fcec 	bl	800d064 <vPortFree>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                mtCOVERAGE_TEST_MARKER();
            }
        }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 800b68c:	e019      	b.n	800b6c2 <prvDeleteTCB+0x62>
            else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800b68e:	687b      	ldr	r3, [r7, #4]
 800b690:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b694:	2b01      	cmp	r3, #1
 800b696:	d103      	bne.n	800b6a0 <prvDeleteTCB+0x40>
                vPortFree( pxTCB );
 800b698:	6878      	ldr	r0, [r7, #4]
 800b69a:	f001 fce3 	bl	800d064 <vPortFree>
    }
 800b69e:	e010      	b.n	800b6c2 <prvDeleteTCB+0x62>
                configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
 800b6a0:	687b      	ldr	r3, [r7, #4]
 800b6a2:	f893 30a9 	ldrb.w	r3, [r3, #169]	@ 0xa9
 800b6a6:	2b02      	cmp	r3, #2
 800b6a8:	d00b      	beq.n	800b6c2 <prvDeleteTCB+0x62>
    __asm volatile
 800b6aa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b6ae:	f383 8811 	msr	BASEPRI, r3
 800b6b2:	f3bf 8f6f 	isb	sy
 800b6b6:	f3bf 8f4f 	dsb	sy
 800b6ba:	60fb      	str	r3, [r7, #12]
}
 800b6bc:	bf00      	nop
 800b6be:	bf00      	nop
 800b6c0:	e7fd      	b.n	800b6be <prvDeleteTCB+0x5e>
    }
 800b6c2:	bf00      	nop
 800b6c4:	3710      	adds	r7, #16
 800b6c6:	46bd      	mov	sp, r7
 800b6c8:	bd80      	pop	{r7, pc}
	...

0800b6cc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800b6cc:	b480      	push	{r7}
 800b6ce:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800b6d0:	4b0a      	ldr	r3, [pc, #40]	@ (800b6fc <prvResetNextTaskUnblockTime+0x30>)
 800b6d2:	681b      	ldr	r3, [r3, #0]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	2b00      	cmp	r3, #0
 800b6d8:	d104      	bne.n	800b6e4 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 800b6da:	4b09      	ldr	r3, [pc, #36]	@ (800b700 <prvResetNextTaskUnblockTime+0x34>)
 800b6dc:	f04f 32ff 	mov.w	r2, #4294967295
 800b6e0:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 800b6e2:	e005      	b.n	800b6f0 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 800b6e4:	4b05      	ldr	r3, [pc, #20]	@ (800b6fc <prvResetNextTaskUnblockTime+0x30>)
 800b6e6:	681b      	ldr	r3, [r3, #0]
 800b6e8:	68db      	ldr	r3, [r3, #12]
 800b6ea:	681b      	ldr	r3, [r3, #0]
 800b6ec:	4a04      	ldr	r2, [pc, #16]	@ (800b700 <prvResetNextTaskUnblockTime+0x34>)
 800b6ee:	6013      	str	r3, [r2, #0]
}
 800b6f0:	bf00      	nop
 800b6f2:	46bd      	mov	sp, r7
 800b6f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b6f8:	4770      	bx	lr
 800b6fa:	bf00      	nop
 800b6fc:	20001300 	.word	0x20001300
 800b700:	20001368 	.word	0x20001368

0800b704 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

    BaseType_t xTaskGetSchedulerState( void )
    {
 800b704:	b580      	push	{r7, lr}
 800b706:	b082      	sub	sp, #8
 800b708:	af00      	add	r7, sp, #0
        BaseType_t xReturn;

        traceENTER_xTaskGetSchedulerState();

        if( xSchedulerRunning == pdFALSE )
 800b70a:	4b0d      	ldr	r3, [pc, #52]	@ (800b740 <xTaskGetSchedulerState+0x3c>)
 800b70c:	681b      	ldr	r3, [r3, #0]
 800b70e:	2b00      	cmp	r3, #0
 800b710:	d102      	bne.n	800b718 <xTaskGetSchedulerState+0x14>
        {
            xReturn = taskSCHEDULER_NOT_STARTED;
 800b712:	2301      	movs	r3, #1
 800b714:	607b      	str	r3, [r7, #4]
 800b716:	e008      	b.n	800b72a <xTaskGetSchedulerState+0x26>
        {
            #if ( configNUMBER_OF_CORES > 1 )
                taskENTER_CRITICAL();
            #endif
            {
                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800b718:	4b0a      	ldr	r3, [pc, #40]	@ (800b744 <xTaskGetSchedulerState+0x40>)
 800b71a:	681b      	ldr	r3, [r3, #0]
 800b71c:	2b00      	cmp	r3, #0
 800b71e:	d102      	bne.n	800b726 <xTaskGetSchedulerState+0x22>
                {
                    xReturn = taskSCHEDULER_RUNNING;
 800b720:	2302      	movs	r3, #2
 800b722:	607b      	str	r3, [r7, #4]
 800b724:	e001      	b.n	800b72a <xTaskGetSchedulerState+0x26>
                }
                else
                {
                    xReturn = taskSCHEDULER_SUSPENDED;
 800b726:	2300      	movs	r3, #0
 800b728:	607b      	str	r3, [r7, #4]
            #if ( configNUMBER_OF_CORES > 1 )
                taskEXIT_CRITICAL();
            #endif
        }

        traceRETURN_xTaskGetSchedulerState( xReturn );
 800b72a:	687b      	ldr	r3, [r7, #4]
 800b72c:	4619      	mov	r1, r3
 800b72e:	20f5      	movs	r0, #245	@ 0xf5
 800b730:	f002 ff80 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b734:	687b      	ldr	r3, [r7, #4]
    }
 800b736:	4618      	mov	r0, r3
 800b738:	3708      	adds	r7, #8
 800b73a:	46bd      	mov	sp, r7
 800b73c:	bd80      	pop	{r7, pc}
 800b73e:	bf00      	nop
 800b740:	20001354 	.word	0x20001354
 800b744:	20001370 	.word	0x20001370

0800b748 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
    {
 800b748:	b580      	push	{r7, lr}
 800b74a:	b086      	sub	sp, #24
 800b74c:	af00      	add	r7, sp, #0
 800b74e:	6078      	str	r0, [r7, #4]
        TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800b750:	687b      	ldr	r3, [r7, #4]
 800b752:	613b      	str	r3, [r7, #16]
        BaseType_t xReturn = pdFALSE;
 800b754:	2300      	movs	r3, #0
 800b756:	617b      	str	r3, [r7, #20]

        traceENTER_xTaskPriorityInherit( pxMutexHolder );

        /* If the mutex is taken by an interrupt, the mutex holder is NULL. Priority
         * inheritance is not applied in this scenario. */
        if( pxMutexHolder != NULL )
 800b758:	687b      	ldr	r3, [r7, #4]
 800b75a:	2b00      	cmp	r3, #0
 800b75c:	d07f      	beq.n	800b85e <xTaskPriorityInherit+0x116>
        {
            /* If the holder of the mutex has a priority below the priority of
             * the task attempting to obtain the mutex then it will temporarily
             * inherit the priority of the task attempting to obtain the mutex. */
            if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800b75e:	693b      	ldr	r3, [r7, #16]
 800b760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b762:	4b44      	ldr	r3, [pc, #272]	@ (800b874 <xTaskPriorityInherit+0x12c>)
 800b764:	681b      	ldr	r3, [r3, #0]
 800b766:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b768:	429a      	cmp	r2, r3
 800b76a:	d26f      	bcs.n	800b84c <xTaskPriorityInherit+0x104>
            {
                /* Adjust the mutex holder state to account for its new
                 * priority.  Only reset the event list item value if the value is
                 * not being used for anything else. */
                if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800b76c:	693b      	ldr	r3, [r7, #16]
 800b76e:	699b      	ldr	r3, [r3, #24]
 800b770:	2b00      	cmp	r3, #0
 800b772:	db06      	blt.n	800b782 <xTaskPriorityInherit+0x3a>
                {
                    listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority );
 800b774:	4b3f      	ldr	r3, [pc, #252]	@ (800b874 <xTaskPriorityInherit+0x12c>)
 800b776:	681b      	ldr	r3, [r3, #0]
 800b778:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b77a:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b77e:	693b      	ldr	r3, [r7, #16]
 800b780:	619a      	str	r2, [r3, #24]
                    mtCOVERAGE_TEST_MARKER();
                }

                /* If the task being modified is in the ready state it will need
                 * to be moved into a new list. */
                if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800b782:	693b      	ldr	r3, [r7, #16]
 800b784:	6959      	ldr	r1, [r3, #20]
 800b786:	693b      	ldr	r3, [r7, #16]
 800b788:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b78a:	4613      	mov	r3, r2
 800b78c:	009b      	lsls	r3, r3, #2
 800b78e:	4413      	add	r3, r2
 800b790:	009b      	lsls	r3, r3, #2
 800b792:	4a39      	ldr	r2, [pc, #228]	@ (800b878 <xTaskPriorityInherit+0x130>)
 800b794:	4413      	add	r3, r2
 800b796:	4299      	cmp	r1, r3
 800b798:	d150      	bne.n	800b83c <xTaskPriorityInherit+0xf4>
                {
                    if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b79a:	693b      	ldr	r3, [r7, #16]
 800b79c:	3304      	adds	r3, #4
 800b79e:	4618      	mov	r0, r3
 800b7a0:	f7fd fc50 	bl	8009044 <uxListRemove>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Inherit the priority before being moved into the new list. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b7a4:	4b33      	ldr	r3, [pc, #204]	@ (800b874 <xTaskPriorityInherit+0x12c>)
 800b7a6:	681b      	ldr	r3, [r3, #0]
 800b7a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7aa:	693b      	ldr	r3, [r7, #16]
 800b7ac:	62da      	str	r2, [r3, #44]	@ 0x2c
                    prvAddTaskToReadyList( pxMutexHolderTCB );
 800b7ae:	693b      	ldr	r3, [r7, #16]
 800b7b0:	4618      	mov	r0, r3
 800b7b2:	f003 f837 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b7b6:	693b      	ldr	r3, [r7, #16]
 800b7b8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7ba:	4b30      	ldr	r3, [pc, #192]	@ (800b87c <xTaskPriorityInherit+0x134>)
 800b7bc:	681b      	ldr	r3, [r3, #0]
 800b7be:	429a      	cmp	r2, r3
 800b7c0:	d903      	bls.n	800b7ca <xTaskPriorityInherit+0x82>
 800b7c2:	693b      	ldr	r3, [r7, #16]
 800b7c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b7c6:	4a2d      	ldr	r2, [pc, #180]	@ (800b87c <xTaskPriorityInherit+0x134>)
 800b7c8:	6013      	str	r3, [r2, #0]
 800b7ca:	693b      	ldr	r3, [r7, #16]
 800b7cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b7ce:	492a      	ldr	r1, [pc, #168]	@ (800b878 <xTaskPriorityInherit+0x130>)
 800b7d0:	4613      	mov	r3, r2
 800b7d2:	009b      	lsls	r3, r3, #2
 800b7d4:	4413      	add	r3, r2
 800b7d6:	009b      	lsls	r3, r3, #2
 800b7d8:	440b      	add	r3, r1
 800b7da:	3304      	adds	r3, #4
 800b7dc:	681b      	ldr	r3, [r3, #0]
 800b7de:	60fb      	str	r3, [r7, #12]
 800b7e0:	693b      	ldr	r3, [r7, #16]
 800b7e2:	68fa      	ldr	r2, [r7, #12]
 800b7e4:	609a      	str	r2, [r3, #8]
 800b7e6:	68fb      	ldr	r3, [r7, #12]
 800b7e8:	689a      	ldr	r2, [r3, #8]
 800b7ea:	693b      	ldr	r3, [r7, #16]
 800b7ec:	60da      	str	r2, [r3, #12]
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	689b      	ldr	r3, [r3, #8]
 800b7f2:	693a      	ldr	r2, [r7, #16]
 800b7f4:	3204      	adds	r2, #4
 800b7f6:	605a      	str	r2, [r3, #4]
 800b7f8:	693b      	ldr	r3, [r7, #16]
 800b7fa:	1d1a      	adds	r2, r3, #4
 800b7fc:	68fb      	ldr	r3, [r7, #12]
 800b7fe:	609a      	str	r2, [r3, #8]
 800b800:	693b      	ldr	r3, [r7, #16]
 800b802:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b804:	4613      	mov	r3, r2
 800b806:	009b      	lsls	r3, r3, #2
 800b808:	4413      	add	r3, r2
 800b80a:	009b      	lsls	r3, r3, #2
 800b80c:	4a1a      	ldr	r2, [pc, #104]	@ (800b878 <xTaskPriorityInherit+0x130>)
 800b80e:	441a      	add	r2, r3
 800b810:	693b      	ldr	r3, [r7, #16]
 800b812:	615a      	str	r2, [r3, #20]
 800b814:	693b      	ldr	r3, [r7, #16]
 800b816:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b818:	4917      	ldr	r1, [pc, #92]	@ (800b878 <xTaskPriorityInherit+0x130>)
 800b81a:	4613      	mov	r3, r2
 800b81c:	009b      	lsls	r3, r3, #2
 800b81e:	4413      	add	r3, r2
 800b820:	009b      	lsls	r3, r3, #2
 800b822:	440b      	add	r3, r1
 800b824:	681b      	ldr	r3, [r3, #0]
 800b826:	693a      	ldr	r2, [r7, #16]
 800b828:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b82a:	1c59      	adds	r1, r3, #1
 800b82c:	4812      	ldr	r0, [pc, #72]	@ (800b878 <xTaskPriorityInherit+0x130>)
 800b82e:	4613      	mov	r3, r2
 800b830:	009b      	lsls	r3, r3, #2
 800b832:	4413      	add	r3, r2
 800b834:	009b      	lsls	r3, r3, #2
 800b836:	4403      	add	r3, r0
 800b838:	6019      	str	r1, [r3, #0]
 800b83a:	e004      	b.n	800b846 <xTaskPriorityInherit+0xfe>
                    #endif /* if ( configNUMBER_OF_CORES > 1 ) */
                }
                else
                {
                    /* Just inherit the priority. */
                    pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800b83c:	4b0d      	ldr	r3, [pc, #52]	@ (800b874 <xTaskPriorityInherit+0x12c>)
 800b83e:	681b      	ldr	r3, [r3, #0]
 800b840:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b842:	693b      	ldr	r3, [r7, #16]
 800b844:	62da      	str	r2, [r3, #44]	@ 0x2c
                }

                traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

                /* Inheritance occurred. */
                xReturn = pdTRUE;
 800b846:	2301      	movs	r3, #1
 800b848:	617b      	str	r3, [r7, #20]
 800b84a:	e008      	b.n	800b85e <xTaskPriorityInherit+0x116>
            }
            else
            {
                if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800b84c:	693b      	ldr	r3, [r7, #16]
 800b84e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b850:	4b08      	ldr	r3, [pc, #32]	@ (800b874 <xTaskPriorityInherit+0x12c>)
 800b852:	681b      	ldr	r3, [r3, #0]
 800b854:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b856:	429a      	cmp	r2, r3
 800b858:	d201      	bcs.n	800b85e <xTaskPriorityInherit+0x116>
                     * current priority of the mutex holder is not lower than the
                     * priority of the task attempting to take the mutex.
                     * Therefore the mutex holder must have already inherited a
                     * priority, but inheritance would have occurred if that had
                     * not been the case. */
                    xReturn = pdTRUE;
 800b85a:	2301      	movs	r3, #1
 800b85c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityInherit( xReturn );
 800b85e:	697b      	ldr	r3, [r7, #20]
 800b860:	4619      	mov	r1, r3
 800b862:	20f6      	movs	r0, #246	@ 0xf6
 800b864:	f002 fee6 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b868:	697b      	ldr	r3, [r7, #20]
    }
 800b86a:	4618      	mov	r0, r3
 800b86c:	3718      	adds	r7, #24
 800b86e:	46bd      	mov	sp, r7
 800b870:	bd80      	pop	{r7, pc}
 800b872:	bf00      	nop
 800b874:	20000e74 	.word	0x20000e74
 800b878:	20000e78 	.word	0x20000e78
 800b87c:	20001350 	.word	0x20001350

0800b880 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
    {
 800b880:	b580      	push	{r7, lr}
 800b882:	b088      	sub	sp, #32
 800b884:	af00      	add	r7, sp, #0
 800b886:	6078      	str	r0, [r7, #4]
        TCB_t * const pxTCB = pxMutexHolder;
 800b888:	687b      	ldr	r3, [r7, #4]
 800b88a:	61bb      	str	r3, [r7, #24]
        BaseType_t xReturn = pdFALSE;
 800b88c:	2300      	movs	r3, #0
 800b88e:	61fb      	str	r3, [r7, #28]

        traceENTER_xTaskPriorityDisinherit( pxMutexHolder );

        if( pxMutexHolder != NULL )
 800b890:	687b      	ldr	r3, [r7, #4]
 800b892:	2b00      	cmp	r3, #0
 800b894:	f000 8087 	beq.w	800b9a6 <xTaskPriorityDisinherit+0x126>
        {
            /* A task can only have an inherited priority if it holds the mutex.
             * If the mutex is held by a task then it cannot be given from an
             * interrupt, and if a mutex is given by the holding task then it must
             * be the running state task. */
            configASSERT( pxTCB == pxCurrentTCB );
 800b898:	4b48      	ldr	r3, [pc, #288]	@ (800b9bc <xTaskPriorityDisinherit+0x13c>)
 800b89a:	681b      	ldr	r3, [r3, #0]
 800b89c:	69ba      	ldr	r2, [r7, #24]
 800b89e:	429a      	cmp	r2, r3
 800b8a0:	d00b      	beq.n	800b8ba <xTaskPriorityDisinherit+0x3a>
    __asm volatile
 800b8a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8a6:	f383 8811 	msr	BASEPRI, r3
 800b8aa:	f3bf 8f6f 	isb	sy
 800b8ae:	f3bf 8f4f 	dsb	sy
 800b8b2:	613b      	str	r3, [r7, #16]
}
 800b8b4:	bf00      	nop
 800b8b6:	bf00      	nop
 800b8b8:	e7fd      	b.n	800b8b6 <xTaskPriorityDisinherit+0x36>
            configASSERT( pxTCB->uxMutexesHeld );
 800b8ba:	69bb      	ldr	r3, [r7, #24]
 800b8bc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d10b      	bne.n	800b8da <xTaskPriorityDisinherit+0x5a>
    __asm volatile
 800b8c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b8c6:	f383 8811 	msr	BASEPRI, r3
 800b8ca:	f3bf 8f6f 	isb	sy
 800b8ce:	f3bf 8f4f 	dsb	sy
 800b8d2:	60fb      	str	r3, [r7, #12]
}
 800b8d4:	bf00      	nop
 800b8d6:	bf00      	nop
 800b8d8:	e7fd      	b.n	800b8d6 <xTaskPriorityDisinherit+0x56>
            ( pxTCB->uxMutexesHeld )--;
 800b8da:	69bb      	ldr	r3, [r7, #24]
 800b8dc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8de:	1e5a      	subs	r2, r3, #1
 800b8e0:	69bb      	ldr	r3, [r7, #24]
 800b8e2:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Has the holder of the mutex inherited the priority of another
             * task? */
            if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800b8e4:	69bb      	ldr	r3, [r7, #24]
 800b8e6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b8e8:	69bb      	ldr	r3, [r7, #24]
 800b8ea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b8ec:	429a      	cmp	r2, r3
 800b8ee:	d05a      	beq.n	800b9a6 <xTaskPriorityDisinherit+0x126>
            {
                /* Only disinherit if no other mutexes are held. */
                if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800b8f0:	69bb      	ldr	r3, [r7, #24]
 800b8f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b8f4:	2b00      	cmp	r3, #0
 800b8f6:	d156      	bne.n	800b9a6 <xTaskPriorityDisinherit+0x126>
                    /* A task can only have an inherited priority if it holds
                     * the mutex.  If the mutex is held by a task then it cannot be
                     * given from an interrupt, and if a mutex is given by the
                     * holding task then it must be the running state task.  Remove
                     * the holding task from the ready list. */
                    if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800b8f8:	69bb      	ldr	r3, [r7, #24]
 800b8fa:	3304      	adds	r3, #4
 800b8fc:	4618      	mov	r0, r3
 800b8fe:	f7fd fba1 	bl	8009044 <uxListRemove>
                    }

                    /* Disinherit the priority before adding the task into the
                     * new  ready list. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
                    pxTCB->uxPriority = pxTCB->uxBasePriority;
 800b902:	69bb      	ldr	r3, [r7, #24]
 800b904:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b906:	69bb      	ldr	r3, [r7, #24]
 800b908:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Reset the event list item value.  It cannot be in use for
                     * any other purpose if this task is running, and it must be
                     * running to give back the mutex. */
                    listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority );
 800b90a:	69bb      	ldr	r3, [r7, #24]
 800b90c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b90e:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800b912:	69bb      	ldr	r3, [r7, #24]
 800b914:	619a      	str	r2, [r3, #24]
                    prvAddTaskToReadyList( pxTCB );
 800b916:	69bb      	ldr	r3, [r7, #24]
 800b918:	4618      	mov	r0, r3
 800b91a:	f002 ff83 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800b91e:	69bb      	ldr	r3, [r7, #24]
 800b920:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b922:	4b27      	ldr	r3, [pc, #156]	@ (800b9c0 <xTaskPriorityDisinherit+0x140>)
 800b924:	681b      	ldr	r3, [r3, #0]
 800b926:	429a      	cmp	r2, r3
 800b928:	d903      	bls.n	800b932 <xTaskPriorityDisinherit+0xb2>
 800b92a:	69bb      	ldr	r3, [r7, #24]
 800b92c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b92e:	4a24      	ldr	r2, [pc, #144]	@ (800b9c0 <xTaskPriorityDisinherit+0x140>)
 800b930:	6013      	str	r3, [r2, #0]
 800b932:	69bb      	ldr	r3, [r7, #24]
 800b934:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b936:	4923      	ldr	r1, [pc, #140]	@ (800b9c4 <xTaskPriorityDisinherit+0x144>)
 800b938:	4613      	mov	r3, r2
 800b93a:	009b      	lsls	r3, r3, #2
 800b93c:	4413      	add	r3, r2
 800b93e:	009b      	lsls	r3, r3, #2
 800b940:	440b      	add	r3, r1
 800b942:	3304      	adds	r3, #4
 800b944:	681b      	ldr	r3, [r3, #0]
 800b946:	617b      	str	r3, [r7, #20]
 800b948:	69bb      	ldr	r3, [r7, #24]
 800b94a:	697a      	ldr	r2, [r7, #20]
 800b94c:	609a      	str	r2, [r3, #8]
 800b94e:	697b      	ldr	r3, [r7, #20]
 800b950:	689a      	ldr	r2, [r3, #8]
 800b952:	69bb      	ldr	r3, [r7, #24]
 800b954:	60da      	str	r2, [r3, #12]
 800b956:	697b      	ldr	r3, [r7, #20]
 800b958:	689b      	ldr	r3, [r3, #8]
 800b95a:	69ba      	ldr	r2, [r7, #24]
 800b95c:	3204      	adds	r2, #4
 800b95e:	605a      	str	r2, [r3, #4]
 800b960:	69bb      	ldr	r3, [r7, #24]
 800b962:	1d1a      	adds	r2, r3, #4
 800b964:	697b      	ldr	r3, [r7, #20]
 800b966:	609a      	str	r2, [r3, #8]
 800b968:	69bb      	ldr	r3, [r7, #24]
 800b96a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b96c:	4613      	mov	r3, r2
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	4413      	add	r3, r2
 800b972:	009b      	lsls	r3, r3, #2
 800b974:	4a13      	ldr	r2, [pc, #76]	@ (800b9c4 <xTaskPriorityDisinherit+0x144>)
 800b976:	441a      	add	r2, r3
 800b978:	69bb      	ldr	r3, [r7, #24]
 800b97a:	615a      	str	r2, [r3, #20]
 800b97c:	69bb      	ldr	r3, [r7, #24]
 800b97e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800b980:	4910      	ldr	r1, [pc, #64]	@ (800b9c4 <xTaskPriorityDisinherit+0x144>)
 800b982:	4613      	mov	r3, r2
 800b984:	009b      	lsls	r3, r3, #2
 800b986:	4413      	add	r3, r2
 800b988:	009b      	lsls	r3, r3, #2
 800b98a:	440b      	add	r3, r1
 800b98c:	681b      	ldr	r3, [r3, #0]
 800b98e:	69ba      	ldr	r2, [r7, #24]
 800b990:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800b992:	1c59      	adds	r1, r3, #1
 800b994:	480b      	ldr	r0, [pc, #44]	@ (800b9c4 <xTaskPriorityDisinherit+0x144>)
 800b996:	4613      	mov	r3, r2
 800b998:	009b      	lsls	r3, r3, #2
 800b99a:	4413      	add	r3, r2
 800b99c:	009b      	lsls	r3, r3, #2
 800b99e:	4403      	add	r3, r0
 800b9a0:	6019      	str	r1, [r3, #0]
                     * in an order different to that in which they were taken.
                     * If a context switch did not occur when the first mutex was
                     * returned, even if a task was waiting on it, then a context
                     * switch should occur when the last mutex is returned whether
                     * a task is waiting on it or not. */
                    xReturn = pdTRUE;
 800b9a2:	2301      	movs	r3, #1
 800b9a4:	61fb      	str	r3, [r7, #28]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_xTaskPriorityDisinherit( xReturn );
 800b9a6:	69fb      	ldr	r3, [r7, #28]
 800b9a8:	4619      	mov	r1, r3
 800b9aa:	20f7      	movs	r0, #247	@ 0xf7
 800b9ac:	f002 fe42 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800b9b0:	69fb      	ldr	r3, [r7, #28]
    }
 800b9b2:	4618      	mov	r0, r3
 800b9b4:	3720      	adds	r7, #32
 800b9b6:	46bd      	mov	sp, r7
 800b9b8:	bd80      	pop	{r7, pc}
 800b9ba:	bf00      	nop
 800b9bc:	20000e74 	.word	0x20000e74
 800b9c0:	20001350 	.word	0x20001350
 800b9c4:	20000e78 	.word	0x20000e78

0800b9c8 <vTaskPriorityDisinheritAfterTimeout>:

#if ( configUSE_MUTEXES == 1 )

    void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder,
                                              UBaseType_t uxHighestPriorityWaitingTask )
    {
 800b9c8:	b580      	push	{r7, lr}
 800b9ca:	b08a      	sub	sp, #40	@ 0x28
 800b9cc:	af00      	add	r7, sp, #0
 800b9ce:	6078      	str	r0, [r7, #4]
 800b9d0:	6039      	str	r1, [r7, #0]
        TCB_t * const pxTCB = pxMutexHolder;
 800b9d2:	687b      	ldr	r3, [r7, #4]
 800b9d4:	623b      	str	r3, [r7, #32]
        UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
        const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	61fb      	str	r3, [r7, #28]

        traceENTER_vTaskPriorityDisinheritAfterTimeout( pxMutexHolder, uxHighestPriorityWaitingTask );

        if( pxMutexHolder != NULL )
 800b9da:	687b      	ldr	r3, [r7, #4]
 800b9dc:	2b00      	cmp	r3, #0
 800b9de:	f000 809b 	beq.w	800bb18 <vTaskPriorityDisinheritAfterTimeout+0x150>
        {
            /* If pxMutexHolder is not NULL then the holder must hold at least
             * one mutex. */
            configASSERT( pxTCB->uxMutexesHeld );
 800b9e2:	6a3b      	ldr	r3, [r7, #32]
 800b9e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800b9e6:	2b00      	cmp	r3, #0
 800b9e8:	d10b      	bne.n	800ba02 <vTaskPriorityDisinheritAfterTimeout+0x3a>
    __asm volatile
 800b9ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800b9ee:	f383 8811 	msr	BASEPRI, r3
 800b9f2:	f3bf 8f6f 	isb	sy
 800b9f6:	f3bf 8f4f 	dsb	sy
 800b9fa:	613b      	str	r3, [r7, #16]
}
 800b9fc:	bf00      	nop
 800b9fe:	bf00      	nop
 800ba00:	e7fd      	b.n	800b9fe <vTaskPriorityDisinheritAfterTimeout+0x36>

            /* Determine the priority to which the priority of the task that
             * holds the mutex should be set.  This will be the greater of the
             * holding task's base priority and the priority of the highest
             * priority task that is waiting to obtain the mutex. */
            if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800ba02:	6a3b      	ldr	r3, [r7, #32]
 800ba04:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba06:	683a      	ldr	r2, [r7, #0]
 800ba08:	429a      	cmp	r2, r3
 800ba0a:	d902      	bls.n	800ba12 <vTaskPriorityDisinheritAfterTimeout+0x4a>
            {
                uxPriorityToUse = uxHighestPriorityWaitingTask;
 800ba0c:	683b      	ldr	r3, [r7, #0]
 800ba0e:	627b      	str	r3, [r7, #36]	@ 0x24
 800ba10:	e002      	b.n	800ba18 <vTaskPriorityDisinheritAfterTimeout+0x50>
            }
            else
            {
                uxPriorityToUse = pxTCB->uxBasePriority;
 800ba12:	6a3b      	ldr	r3, [r7, #32]
 800ba14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800ba16:	627b      	str	r3, [r7, #36]	@ 0x24
            }

            /* Does the priority need to change? */
            if( pxTCB->uxPriority != uxPriorityToUse )
 800ba18:	6a3b      	ldr	r3, [r7, #32]
 800ba1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba1c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba1e:	429a      	cmp	r2, r3
 800ba20:	d07a      	beq.n	800bb18 <vTaskPriorityDisinheritAfterTimeout+0x150>
            {
                /* Only disinherit if no other mutexes are held.  This is a
                 * simplification in the priority inheritance implementation.  If
                 * the task that holds the mutex is also holding other mutexes then
                 * the other mutexes may have caused the priority inheritance. */
                if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800ba22:	6a3b      	ldr	r3, [r7, #32]
 800ba24:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ba26:	69fa      	ldr	r2, [r7, #28]
 800ba28:	429a      	cmp	r2, r3
 800ba2a:	d175      	bne.n	800bb18 <vTaskPriorityDisinheritAfterTimeout+0x150>
                {
                    /* If a task has timed out because it already holds the
                     * mutex it was trying to obtain then it cannot of inherited
                     * its own priority. */
                    configASSERT( pxTCB != pxCurrentTCB );
 800ba2c:	4b3e      	ldr	r3, [pc, #248]	@ (800bb28 <vTaskPriorityDisinheritAfterTimeout+0x160>)
 800ba2e:	681b      	ldr	r3, [r3, #0]
 800ba30:	6a3a      	ldr	r2, [r7, #32]
 800ba32:	429a      	cmp	r2, r3
 800ba34:	d10b      	bne.n	800ba4e <vTaskPriorityDisinheritAfterTimeout+0x86>
    __asm volatile
 800ba36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ba3a:	f383 8811 	msr	BASEPRI, r3
 800ba3e:	f3bf 8f6f 	isb	sy
 800ba42:	f3bf 8f4f 	dsb	sy
 800ba46:	60fb      	str	r3, [r7, #12]
}
 800ba48:	bf00      	nop
 800ba4a:	bf00      	nop
 800ba4c:	e7fd      	b.n	800ba4a <vTaskPriorityDisinheritAfterTimeout+0x82>

                    /* Disinherit the priority, remembering the previous
                     * priority to facilitate determining the subject task's
                     * state. */
                    traceTASK_PRIORITY_DISINHERIT( pxTCB, uxPriorityToUse );
                    uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800ba4e:	6a3b      	ldr	r3, [r7, #32]
 800ba50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ba52:	61bb      	str	r3, [r7, #24]
                    pxTCB->uxPriority = uxPriorityToUse;
 800ba54:	6a3b      	ldr	r3, [r7, #32]
 800ba56:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ba58:	62da      	str	r2, [r3, #44]	@ 0x2c

                    /* Only reset the event list item value if the value is not
                     * being used for anything else. */
                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == ( ( TickType_t ) 0U ) )
 800ba5a:	6a3b      	ldr	r3, [r7, #32]
 800ba5c:	699b      	ldr	r3, [r3, #24]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	db04      	blt.n	800ba6c <vTaskPriorityDisinheritAfterTimeout+0xa4>
                    {
                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse );
 800ba62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ba64:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800ba68:	6a3b      	ldr	r3, [r7, #32]
 800ba6a:	619a      	str	r2, [r3, #24]
                     * then the task that holds the mutex could be in either the
                     * Ready, Blocked or Suspended states.  Only remove the task
                     * from its current state list if it is in the Ready state as
                     * the task's priority is going to change and there is one
                     * Ready list per priority. */
                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800ba6c:	6a3b      	ldr	r3, [r7, #32]
 800ba6e:	6959      	ldr	r1, [r3, #20]
 800ba70:	69ba      	ldr	r2, [r7, #24]
 800ba72:	4613      	mov	r3, r2
 800ba74:	009b      	lsls	r3, r3, #2
 800ba76:	4413      	add	r3, r2
 800ba78:	009b      	lsls	r3, r3, #2
 800ba7a:	4a2c      	ldr	r2, [pc, #176]	@ (800bb2c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800ba7c:	4413      	add	r3, r2
 800ba7e:	4299      	cmp	r1, r3
 800ba80:	d14a      	bne.n	800bb18 <vTaskPriorityDisinheritAfterTimeout+0x150>
                    {
                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800ba82:	6a3b      	ldr	r3, [r7, #32]
 800ba84:	3304      	adds	r3, #4
 800ba86:	4618      	mov	r0, r3
 800ba88:	f7fd fadc 	bl	8009044 <uxListRemove>
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        prvAddTaskToReadyList( pxTCB );
 800ba8c:	6a3b      	ldr	r3, [r7, #32]
 800ba8e:	4618      	mov	r0, r3
 800ba90:	f002 fec8 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800ba94:	6a3b      	ldr	r3, [r7, #32]
 800ba96:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ba98:	4b25      	ldr	r3, [pc, #148]	@ (800bb30 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800ba9a:	681b      	ldr	r3, [r3, #0]
 800ba9c:	429a      	cmp	r2, r3
 800ba9e:	d903      	bls.n	800baa8 <vTaskPriorityDisinheritAfterTimeout+0xe0>
 800baa0:	6a3b      	ldr	r3, [r7, #32]
 800baa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800baa4:	4a22      	ldr	r2, [pc, #136]	@ (800bb30 <vTaskPriorityDisinheritAfterTimeout+0x168>)
 800baa6:	6013      	str	r3, [r2, #0]
 800baa8:	6a3b      	ldr	r3, [r7, #32]
 800baaa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baac:	491f      	ldr	r1, [pc, #124]	@ (800bb2c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800baae:	4613      	mov	r3, r2
 800bab0:	009b      	lsls	r3, r3, #2
 800bab2:	4413      	add	r3, r2
 800bab4:	009b      	lsls	r3, r3, #2
 800bab6:	440b      	add	r3, r1
 800bab8:	3304      	adds	r3, #4
 800baba:	681b      	ldr	r3, [r3, #0]
 800babc:	617b      	str	r3, [r7, #20]
 800babe:	6a3b      	ldr	r3, [r7, #32]
 800bac0:	697a      	ldr	r2, [r7, #20]
 800bac2:	609a      	str	r2, [r3, #8]
 800bac4:	697b      	ldr	r3, [r7, #20]
 800bac6:	689a      	ldr	r2, [r3, #8]
 800bac8:	6a3b      	ldr	r3, [r7, #32]
 800baca:	60da      	str	r2, [r3, #12]
 800bacc:	697b      	ldr	r3, [r7, #20]
 800bace:	689b      	ldr	r3, [r3, #8]
 800bad0:	6a3a      	ldr	r2, [r7, #32]
 800bad2:	3204      	adds	r2, #4
 800bad4:	605a      	str	r2, [r3, #4]
 800bad6:	6a3b      	ldr	r3, [r7, #32]
 800bad8:	1d1a      	adds	r2, r3, #4
 800bada:	697b      	ldr	r3, [r7, #20]
 800badc:	609a      	str	r2, [r3, #8]
 800bade:	6a3b      	ldr	r3, [r7, #32]
 800bae0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bae2:	4613      	mov	r3, r2
 800bae4:	009b      	lsls	r3, r3, #2
 800bae6:	4413      	add	r3, r2
 800bae8:	009b      	lsls	r3, r3, #2
 800baea:	4a10      	ldr	r2, [pc, #64]	@ (800bb2c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800baec:	441a      	add	r2, r3
 800baee:	6a3b      	ldr	r3, [r7, #32]
 800baf0:	615a      	str	r2, [r3, #20]
 800baf2:	6a3b      	ldr	r3, [r7, #32]
 800baf4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800baf6:	490d      	ldr	r1, [pc, #52]	@ (800bb2c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800baf8:	4613      	mov	r3, r2
 800bafa:	009b      	lsls	r3, r3, #2
 800bafc:	4413      	add	r3, r2
 800bafe:	009b      	lsls	r3, r3, #2
 800bb00:	440b      	add	r3, r1
 800bb02:	681b      	ldr	r3, [r3, #0]
 800bb04:	6a3a      	ldr	r2, [r7, #32]
 800bb06:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bb08:	1c59      	adds	r1, r3, #1
 800bb0a:	4808      	ldr	r0, [pc, #32]	@ (800bb2c <vTaskPriorityDisinheritAfterTimeout+0x164>)
 800bb0c:	4613      	mov	r3, r2
 800bb0e:	009b      	lsls	r3, r3, #2
 800bb10:	4413      	add	r3, r2
 800bb12:	009b      	lsls	r3, r3, #2
 800bb14:	4403      	add	r3, r0
 800bb16:	6019      	str	r1, [r3, #0]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        traceRETURN_vTaskPriorityDisinheritAfterTimeout();
 800bb18:	20f8      	movs	r0, #248	@ 0xf8
 800bb1a:	f002 fd4f 	bl	800e5bc <SEGGER_SYSVIEW_RecordEndCall>
    }
 800bb1e:	bf00      	nop
 800bb20:	3728      	adds	r7, #40	@ 0x28
 800bb22:	46bd      	mov	sp, r7
 800bb24:	bd80      	pop	{r7, pc}
 800bb26:	bf00      	nop
 800bb28:	20000e74 	.word	0x20000e74
 800bb2c:	20000e78 	.word	0x20000e78
 800bb30:	20001350 	.word	0x20001350

0800bb34 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

    TaskHandle_t pvTaskIncrementMutexHeldCount( void )
    {
 800bb34:	b580      	push	{r7, lr}
 800bb36:	b082      	sub	sp, #8
 800bb38:	af00      	add	r7, sp, #0
        TCB_t * pxTCB;

        traceENTER_pvTaskIncrementMutexHeldCount();

        pxTCB = pxCurrentTCB;
 800bb3a:	4b0c      	ldr	r3, [pc, #48]	@ (800bb6c <pvTaskIncrementMutexHeldCount+0x38>)
 800bb3c:	681b      	ldr	r3, [r3, #0]
 800bb3e:	607b      	str	r3, [r7, #4]

        /* If xSemaphoreCreateMutex() is called before any tasks have been created
         * then pxCurrentTCB will be NULL. */
        if( pxTCB != NULL )
 800bb40:	687b      	ldr	r3, [r7, #4]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d004      	beq.n	800bb50 <pvTaskIncrementMutexHeldCount+0x1c>
        {
            ( pxTCB->uxMutexesHeld )++;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800bb4a:	1c5a      	adds	r2, r3, #1
 800bb4c:	687b      	ldr	r3, [r7, #4]
 800bb4e:	651a      	str	r2, [r3, #80]	@ 0x50
        }

        traceRETURN_pvTaskIncrementMutexHeldCount( pxTCB );
 800bb50:	687b      	ldr	r3, [r7, #4]
 800bb52:	4618      	mov	r0, r3
 800bb54:	f002 ff08 	bl	800e968 <SEGGER_SYSVIEW_ShrinkId>
 800bb58:	4603      	mov	r3, r0
 800bb5a:	4619      	mov	r1, r3
 800bb5c:	20fe      	movs	r0, #254	@ 0xfe
 800bb5e:	f002 fd69 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return pxTCB;
 800bb62:	687b      	ldr	r3, [r7, #4]
    }
 800bb64:	4618      	mov	r0, r3
 800bb66:	3708      	adds	r7, #8
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	bd80      	pop	{r7, pc}
 800bb6c:	20000e74 	.word	0x20000e74

0800bb70 <xTaskGenericNotifyWait>:
    BaseType_t xTaskGenericNotifyWait( UBaseType_t uxIndexToWaitOn,
                                       uint32_t ulBitsToClearOnEntry,
                                       uint32_t ulBitsToClearOnExit,
                                       uint32_t * pulNotificationValue,
                                       TickType_t xTicksToWait )
    {
 800bb70:	b580      	push	{r7, lr}
 800bb72:	b088      	sub	sp, #32
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	60f8      	str	r0, [r7, #12]
 800bb78:	60b9      	str	r1, [r7, #8]
 800bb7a:	607a      	str	r2, [r7, #4]
 800bb7c:	603b      	str	r3, [r7, #0]
        BaseType_t xReturn, xAlreadyYielded, xShouldBlock = pdFALSE;
 800bb7e:	2300      	movs	r3, #0
 800bb80:	61bb      	str	r3, [r7, #24]

        traceENTER_xTaskGenericNotifyWait( uxIndexToWaitOn, ulBitsToClearOnEntry, ulBitsToClearOnExit, pulNotificationValue, xTicksToWait );

        configASSERT( uxIndexToWaitOn < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800bb82:	68fb      	ldr	r3, [r7, #12]
 800bb84:	2b00      	cmp	r3, #0
 800bb86:	d00b      	beq.n	800bba0 <xTaskGenericNotifyWait+0x30>
    __asm volatile
 800bb88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bb8c:	f383 8811 	msr	BASEPRI, r3
 800bb90:	f3bf 8f6f 	isb	sy
 800bb94:	f3bf 8f4f 	dsb	sy
 800bb98:	613b      	str	r3, [r7, #16]
}
 800bb9a:	bf00      	nop
 800bb9c:	bf00      	nop
 800bb9e:	e7fd      	b.n	800bb9c <xTaskGenericNotifyWait+0x2c>

        /* We suspend the scheduler here as prvAddCurrentTaskToDelayedList is a
         * non-deterministic operation. */
        vTaskSuspendAll();
 800bba0:	f7fe ffaa 	bl	800aaf8 <vTaskSuspendAll>
        {
            /* We MUST enter a critical section to atomically check and update the
             * task notification value. If we do not do so, a notification from
             * an ISR will get lost. */
            taskENTER_CRITICAL();
 800bba4:	f000 fffe 	bl	800cba4 <vPortEnterCritical>
            {
                /* Only block if a notification is not already pending. */
                if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 800bba8:	4b3e      	ldr	r3, [pc, #248]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bbaa:	681a      	ldr	r2, [r3, #0]
 800bbac:	68fb      	ldr	r3, [r7, #12]
 800bbae:	4413      	add	r3, r2
 800bbb0:	33a8      	adds	r3, #168	@ 0xa8
 800bbb2:	781b      	ldrb	r3, [r3, #0]
 800bbb4:	b2db      	uxtb	r3, r3
 800bbb6:	2b02      	cmp	r3, #2
 800bbb8:	d01a      	beq.n	800bbf0 <xTaskGenericNotifyWait+0x80>
                {
                    /* Clear bits in the task's notification value as bits may get
                     * set by the notifying task or interrupt. This can be used
                     * to clear the value to zero. */
                    pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnEntry;
 800bbba:	4b3a      	ldr	r3, [pc, #232]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bbbc:	681a      	ldr	r2, [r3, #0]
 800bbbe:	68fb      	ldr	r3, [r7, #12]
 800bbc0:	3328      	adds	r3, #40	@ 0x28
 800bbc2:	009b      	lsls	r3, r3, #2
 800bbc4:	4413      	add	r3, r2
 800bbc6:	6859      	ldr	r1, [r3, #4]
 800bbc8:	68bb      	ldr	r3, [r7, #8]
 800bbca:	43db      	mvns	r3, r3
 800bbcc:	4019      	ands	r1, r3
 800bbce:	68fb      	ldr	r3, [r7, #12]
 800bbd0:	3328      	adds	r3, #40	@ 0x28
 800bbd2:	009b      	lsls	r3, r3, #2
 800bbd4:	4413      	add	r3, r2
 800bbd6:	6059      	str	r1, [r3, #4]

                    /* Mark this task as waiting for a notification. */
                    pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskWAITING_NOTIFICATION;
 800bbd8:	4b32      	ldr	r3, [pc, #200]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bbda:	681a      	ldr	r2, [r3, #0]
 800bbdc:	68fb      	ldr	r3, [r7, #12]
 800bbde:	4413      	add	r3, r2
 800bbe0:	33a8      	adds	r3, #168	@ 0xa8
 800bbe2:	2201      	movs	r2, #1
 800bbe4:	701a      	strb	r2, [r3, #0]

                    if( xTicksToWait > ( TickType_t ) 0 )
 800bbe6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800bbe8:	2b00      	cmp	r3, #0
 800bbea:	d001      	beq.n	800bbf0 <xTaskGenericNotifyWait+0x80>
                    {
                        xShouldBlock = pdTRUE;
 800bbec:	2301      	movs	r3, #1
 800bbee:	61bb      	str	r3, [r7, #24]
                else
                {
                    mtCOVERAGE_TEST_MARKER();
                }
            }
            taskEXIT_CRITICAL();
 800bbf0:	f001 f80a 	bl	800cc08 <vPortExitCritical>

            /* We are now out of the critical section but the scheduler is still
             * suspended, so we are safe to do non-deterministic operations such
             * as prvAddCurrentTaskToDelayedList. */
            if( xShouldBlock == pdTRUE )
 800bbf4:	69bb      	ldr	r3, [r7, #24]
 800bbf6:	2b01      	cmp	r3, #1
 800bbf8:	d103      	bne.n	800bc02 <xTaskGenericNotifyWait+0x92>
            {
                traceTASK_NOTIFY_WAIT_BLOCK( uxIndexToWaitOn );
                prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800bbfa:	2101      	movs	r1, #1
 800bbfc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800bbfe:	f000 fb05 	bl	800c20c <prvAddCurrentTaskToDelayedList>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        xAlreadyYielded = xTaskResumeAll();
 800bc02:	f7fe ff87 	bl	800ab14 <xTaskResumeAll>
 800bc06:	6178      	str	r0, [r7, #20]

        /* Force a reschedule if xTaskResumeAll has not already done so. */
        if( ( xShouldBlock == pdTRUE ) && ( xAlreadyYielded == pdFALSE ) )
 800bc08:	69bb      	ldr	r3, [r7, #24]
 800bc0a:	2b01      	cmp	r3, #1
 800bc0c:	d10a      	bne.n	800bc24 <xTaskGenericNotifyWait+0xb4>
 800bc0e:	697b      	ldr	r3, [r7, #20]
 800bc10:	2b00      	cmp	r3, #0
 800bc12:	d107      	bne.n	800bc24 <xTaskGenericNotifyWait+0xb4>
        {
            taskYIELD_WITHIN_API();
 800bc14:	4b24      	ldr	r3, [pc, #144]	@ (800bca8 <xTaskGenericNotifyWait+0x138>)
 800bc16:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800bc1a:	601a      	str	r2, [r3, #0]
 800bc1c:	f3bf 8f4f 	dsb	sy
 800bc20:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        taskENTER_CRITICAL();
 800bc24:	f000 ffbe 	bl	800cba4 <vPortEnterCritical>
        {
            traceTASK_NOTIFY_WAIT( uxIndexToWaitOn );

            if( pulNotificationValue != NULL )
 800bc28:	683b      	ldr	r3, [r7, #0]
 800bc2a:	2b00      	cmp	r3, #0
 800bc2c:	d008      	beq.n	800bc40 <xTaskGenericNotifyWait+0xd0>
            {
                /* Output the current notification value, which may or may not
                 * have changed. */
                *pulNotificationValue = pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ];
 800bc2e:	4b1d      	ldr	r3, [pc, #116]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bc30:	681a      	ldr	r2, [r3, #0]
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	3328      	adds	r3, #40	@ 0x28
 800bc36:	009b      	lsls	r3, r3, #2
 800bc38:	4413      	add	r3, r2
 800bc3a:	685a      	ldr	r2, [r3, #4]
 800bc3c:	683b      	ldr	r3, [r7, #0]
 800bc3e:	601a      	str	r2, [r3, #0]

            /* If ucNotifyValue is set then either the task never entered the
             * blocked state (because a notification was already pending) or the
             * task unblocked because of a notification.  Otherwise the task
             * unblocked because of a timeout. */
            if( pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] != taskNOTIFICATION_RECEIVED )
 800bc40:	4b18      	ldr	r3, [pc, #96]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bc42:	681a      	ldr	r2, [r3, #0]
 800bc44:	68fb      	ldr	r3, [r7, #12]
 800bc46:	4413      	add	r3, r2
 800bc48:	33a8      	adds	r3, #168	@ 0xa8
 800bc4a:	781b      	ldrb	r3, [r3, #0]
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	2b02      	cmp	r3, #2
 800bc50:	d002      	beq.n	800bc58 <xTaskGenericNotifyWait+0xe8>
            {
                /* A notification was not received. */
                xReturn = pdFALSE;
 800bc52:	2300      	movs	r3, #0
 800bc54:	61fb      	str	r3, [r7, #28]
 800bc56:	e010      	b.n	800bc7a <xTaskGenericNotifyWait+0x10a>
            }
            else
            {
                /* A notification was already pending or a notification was
                 * received while the task was waiting. */
                pxCurrentTCB->ulNotifiedValue[ uxIndexToWaitOn ] &= ~ulBitsToClearOnExit;
 800bc58:	4b12      	ldr	r3, [pc, #72]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bc5a:	681a      	ldr	r2, [r3, #0]
 800bc5c:	68fb      	ldr	r3, [r7, #12]
 800bc5e:	3328      	adds	r3, #40	@ 0x28
 800bc60:	009b      	lsls	r3, r3, #2
 800bc62:	4413      	add	r3, r2
 800bc64:	6859      	ldr	r1, [r3, #4]
 800bc66:	687b      	ldr	r3, [r7, #4]
 800bc68:	43db      	mvns	r3, r3
 800bc6a:	4019      	ands	r1, r3
 800bc6c:	68fb      	ldr	r3, [r7, #12]
 800bc6e:	3328      	adds	r3, #40	@ 0x28
 800bc70:	009b      	lsls	r3, r3, #2
 800bc72:	4413      	add	r3, r2
 800bc74:	6059      	str	r1, [r3, #4]
                xReturn = pdTRUE;
 800bc76:	2301      	movs	r3, #1
 800bc78:	61fb      	str	r3, [r7, #28]
            }

            pxCurrentTCB->ucNotifyState[ uxIndexToWaitOn ] = taskNOT_WAITING_NOTIFICATION;
 800bc7a:	4b0a      	ldr	r3, [pc, #40]	@ (800bca4 <xTaskGenericNotifyWait+0x134>)
 800bc7c:	681a      	ldr	r2, [r3, #0]
 800bc7e:	68fb      	ldr	r3, [r7, #12]
 800bc80:	4413      	add	r3, r2
 800bc82:	33a8      	adds	r3, #168	@ 0xa8
 800bc84:	2200      	movs	r2, #0
 800bc86:	701a      	strb	r2, [r3, #0]
        }
        taskEXIT_CRITICAL();
 800bc88:	f000 ffbe 	bl	800cc08 <vPortExitCritical>

        traceRETURN_xTaskGenericNotifyWait( xReturn );
 800bc8c:	69fb      	ldr	r3, [r7, #28]
 800bc8e:	4619      	mov	r1, r3
 800bc90:	f44f 7080 	mov.w	r0, #256	@ 0x100
 800bc94:	f002 fcce 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800bc98:	69fb      	ldr	r3, [r7, #28]
    }
 800bc9a:	4618      	mov	r0, r3
 800bc9c:	3720      	adds	r7, #32
 800bc9e:	46bd      	mov	sp, r7
 800bca0:	bd80      	pop	{r7, pc}
 800bca2:	bf00      	nop
 800bca4:	20000e74 	.word	0x20000e74
 800bca8:	e000ed04 	.word	0xe000ed04

0800bcac <xTaskGenericNotify>:
    BaseType_t xTaskGenericNotify( TaskHandle_t xTaskToNotify,
                                   UBaseType_t uxIndexToNotify,
                                   uint32_t ulValue,
                                   eNotifyAction eAction,
                                   uint32_t * pulPreviousNotificationValue )
    {
 800bcac:	b580      	push	{r7, lr}
 800bcae:	b08e      	sub	sp, #56	@ 0x38
 800bcb0:	af00      	add	r7, sp, #0
 800bcb2:	60f8      	str	r0, [r7, #12]
 800bcb4:	60b9      	str	r1, [r7, #8]
 800bcb6:	607a      	str	r2, [r7, #4]
 800bcb8:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        BaseType_t xReturn = pdPASS;
 800bcba:	2301      	movs	r3, #1
 800bcbc:	637b      	str	r3, [r7, #52]	@ 0x34
        uint8_t ucOriginalNotifyState;

        traceENTER_xTaskGenericNotify( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue );

        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800bcbe:	68bb      	ldr	r3, [r7, #8]
 800bcc0:	2b00      	cmp	r3, #0
 800bcc2:	d00b      	beq.n	800bcdc <xTaskGenericNotify+0x30>
    __asm volatile
 800bcc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bcc8:	f383 8811 	msr	BASEPRI, r3
 800bccc:	f3bf 8f6f 	isb	sy
 800bcd0:	f3bf 8f4f 	dsb	sy
 800bcd4:	623b      	str	r3, [r7, #32]
}
 800bcd6:	bf00      	nop
 800bcd8:	bf00      	nop
 800bcda:	e7fd      	b.n	800bcd8 <xTaskGenericNotify+0x2c>
        configASSERT( xTaskToNotify );
 800bcdc:	68fb      	ldr	r3, [r7, #12]
 800bcde:	2b00      	cmp	r3, #0
 800bce0:	d10b      	bne.n	800bcfa <xTaskGenericNotify+0x4e>
    __asm volatile
 800bce2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bce6:	f383 8811 	msr	BASEPRI, r3
 800bcea:	f3bf 8f6f 	isb	sy
 800bcee:	f3bf 8f4f 	dsb	sy
 800bcf2:	61fb      	str	r3, [r7, #28]
}
 800bcf4:	bf00      	nop
 800bcf6:	bf00      	nop
 800bcf8:	e7fd      	b.n	800bcf6 <xTaskGenericNotify+0x4a>
        pxTCB = xTaskToNotify;
 800bcfa:	68fb      	ldr	r3, [r7, #12]
 800bcfc:	633b      	str	r3, [r7, #48]	@ 0x30

        taskENTER_CRITICAL();
 800bcfe:	f000 ff51 	bl	800cba4 <vPortEnterCritical>
        {
            if( pulPreviousNotificationValue != NULL )
 800bd02:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd04:	2b00      	cmp	r3, #0
 800bd06:	d007      	beq.n	800bd18 <xTaskGenericNotify+0x6c>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800bd08:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd0a:	68bb      	ldr	r3, [r7, #8]
 800bd0c:	3328      	adds	r3, #40	@ 0x28
 800bd0e:	009b      	lsls	r3, r3, #2
 800bd10:	4413      	add	r3, r2
 800bd12:	685a      	ldr	r2, [r3, #4]
 800bd14:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800bd16:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800bd18:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd1a:	68bb      	ldr	r3, [r7, #8]
 800bd1c:	4413      	add	r3, r2
 800bd1e:	33a8      	adds	r3, #168	@ 0xa8
 800bd20:	781b      	ldrb	r3, [r3, #0]
 800bd22:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800bd26:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd28:	68bb      	ldr	r3, [r7, #8]
 800bd2a:	4413      	add	r3, r2
 800bd2c:	33a8      	adds	r3, #168	@ 0xa8
 800bd2e:	2202      	movs	r2, #2
 800bd30:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800bd32:	78fb      	ldrb	r3, [r7, #3]
 800bd34:	2b04      	cmp	r3, #4
 800bd36:	d841      	bhi.n	800bdbc <xTaskGenericNotify+0x110>
 800bd38:	a201      	add	r2, pc, #4	@ (adr r2, 800bd40 <xTaskGenericNotify+0x94>)
 800bd3a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bd3e:	bf00      	nop
 800bd40:	0800bddd 	.word	0x0800bddd
 800bd44:	0800bd55 	.word	0x0800bd55
 800bd48:	0800bd73 	.word	0x0800bd73
 800bd4c:	0800bd8f 	.word	0x0800bd8f
 800bd50:	0800bd9f 	.word	0x0800bd9f
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800bd54:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd56:	68bb      	ldr	r3, [r7, #8]
 800bd58:	3328      	adds	r3, #40	@ 0x28
 800bd5a:	009b      	lsls	r3, r3, #2
 800bd5c:	4413      	add	r3, r2
 800bd5e:	685a      	ldr	r2, [r3, #4]
 800bd60:	687b      	ldr	r3, [r7, #4]
 800bd62:	431a      	orrs	r2, r3
 800bd64:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd66:	68bb      	ldr	r3, [r7, #8]
 800bd68:	3328      	adds	r3, #40	@ 0x28
 800bd6a:	009b      	lsls	r3, r3, #2
 800bd6c:	440b      	add	r3, r1
 800bd6e:	605a      	str	r2, [r3, #4]
                    break;
 800bd70:	e037      	b.n	800bde2 <xTaskGenericNotify+0x136>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800bd72:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd74:	68bb      	ldr	r3, [r7, #8]
 800bd76:	3328      	adds	r3, #40	@ 0x28
 800bd78:	009b      	lsls	r3, r3, #2
 800bd7a:	4413      	add	r3, r2
 800bd7c:	685b      	ldr	r3, [r3, #4]
 800bd7e:	1c5a      	adds	r2, r3, #1
 800bd80:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800bd82:	68bb      	ldr	r3, [r7, #8]
 800bd84:	3328      	adds	r3, #40	@ 0x28
 800bd86:	009b      	lsls	r3, r3, #2
 800bd88:	440b      	add	r3, r1
 800bd8a:	605a      	str	r2, [r3, #4]
                    break;
 800bd8c:	e029      	b.n	800bde2 <xTaskGenericNotify+0x136>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800bd8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bd90:	68bb      	ldr	r3, [r7, #8]
 800bd92:	3328      	adds	r3, #40	@ 0x28
 800bd94:	009b      	lsls	r3, r3, #2
 800bd96:	4413      	add	r3, r2
 800bd98:	687a      	ldr	r2, [r7, #4]
 800bd9a:	605a      	str	r2, [r3, #4]
                    break;
 800bd9c:	e021      	b.n	800bde2 <xTaskGenericNotify+0x136>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800bd9e:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bda2:	2b02      	cmp	r3, #2
 800bda4:	d007      	beq.n	800bdb6 <xTaskGenericNotify+0x10a>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800bda6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bda8:	68bb      	ldr	r3, [r7, #8]
 800bdaa:	3328      	adds	r3, #40	@ 0x28
 800bdac:	009b      	lsls	r3, r3, #2
 800bdae:	4413      	add	r3, r2
 800bdb0:	687a      	ldr	r2, [r7, #4]
 800bdb2:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800bdb4:	e015      	b.n	800bde2 <xTaskGenericNotify+0x136>
                        xReturn = pdFAIL;
 800bdb6:	2300      	movs	r3, #0
 800bdb8:	637b      	str	r3, [r7, #52]	@ 0x34
                    break;
 800bdba:	e012      	b.n	800bde2 <xTaskGenericNotify+0x136>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800bdbc:	4b54      	ldr	r3, [pc, #336]	@ (800bf10 <xTaskGenericNotify+0x264>)
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d00d      	beq.n	800bde0 <xTaskGenericNotify+0x134>
    __asm volatile
 800bdc4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bdc8:	f383 8811 	msr	BASEPRI, r3
 800bdcc:	f3bf 8f6f 	isb	sy
 800bdd0:	f3bf 8f4f 	dsb	sy
 800bdd4:	61bb      	str	r3, [r7, #24]
}
 800bdd6:	bf00      	nop
 800bdd8:	bf00      	nop
 800bdda:	e7fd      	b.n	800bdd8 <xTaskGenericNotify+0x12c>
                    break;
 800bddc:	bf00      	nop
 800bdde:	e000      	b.n	800bde2 <xTaskGenericNotify+0x136>

                    break;
 800bde0:	bf00      	nop

            traceTASK_NOTIFY( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800bde2:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800bde6:	2b01      	cmp	r3, #1
 800bde8:	f040 8084 	bne.w	800bef4 <xTaskGenericNotify+0x248>
            {
                listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800bdec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdee:	695b      	ldr	r3, [r3, #20]
 800bdf0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800bdf2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdf4:	689b      	ldr	r3, [r3, #8]
 800bdf6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bdf8:	68d2      	ldr	r2, [r2, #12]
 800bdfa:	609a      	str	r2, [r3, #8]
 800bdfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bdfe:	68db      	ldr	r3, [r3, #12]
 800be00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be02:	6892      	ldr	r2, [r2, #8]
 800be04:	605a      	str	r2, [r3, #4]
 800be06:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be08:	685a      	ldr	r2, [r3, #4]
 800be0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be0c:	3304      	adds	r3, #4
 800be0e:	429a      	cmp	r2, r3
 800be10:	d103      	bne.n	800be1a <xTaskGenericNotify+0x16e>
 800be12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be14:	68da      	ldr	r2, [r3, #12]
 800be16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be18:	605a      	str	r2, [r3, #4]
 800be1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be1c:	2200      	movs	r2, #0
 800be1e:	615a      	str	r2, [r3, #20]
 800be20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be22:	681b      	ldr	r3, [r3, #0]
 800be24:	1e5a      	subs	r2, r3, #1
 800be26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800be28:	601a      	str	r2, [r3, #0]
                prvAddTaskToReadyList( pxTCB );
 800be2a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be2c:	4618      	mov	r0, r3
 800be2e:	f002 fcf9 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800be32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be36:	4b37      	ldr	r3, [pc, #220]	@ (800bf14 <xTaskGenericNotify+0x268>)
 800be38:	681b      	ldr	r3, [r3, #0]
 800be3a:	429a      	cmp	r2, r3
 800be3c:	d903      	bls.n	800be46 <xTaskGenericNotify+0x19a>
 800be3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be40:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800be42:	4a34      	ldr	r2, [pc, #208]	@ (800bf14 <xTaskGenericNotify+0x268>)
 800be44:	6013      	str	r3, [r2, #0]
 800be46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be4a:	4933      	ldr	r1, [pc, #204]	@ (800bf18 <xTaskGenericNotify+0x26c>)
 800be4c:	4613      	mov	r3, r2
 800be4e:	009b      	lsls	r3, r3, #2
 800be50:	4413      	add	r3, r2
 800be52:	009b      	lsls	r3, r3, #2
 800be54:	440b      	add	r3, r1
 800be56:	3304      	adds	r3, #4
 800be58:	681b      	ldr	r3, [r3, #0]
 800be5a:	627b      	str	r3, [r7, #36]	@ 0x24
 800be5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be5e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800be60:	609a      	str	r2, [r3, #8]
 800be62:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be64:	689a      	ldr	r2, [r3, #8]
 800be66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be68:	60da      	str	r2, [r3, #12]
 800be6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be6c:	689b      	ldr	r3, [r3, #8]
 800be6e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800be70:	3204      	adds	r2, #4
 800be72:	605a      	str	r2, [r3, #4]
 800be74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be76:	1d1a      	adds	r2, r3, #4
 800be78:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800be7a:	609a      	str	r2, [r3, #8]
 800be7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be7e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be80:	4613      	mov	r3, r2
 800be82:	009b      	lsls	r3, r3, #2
 800be84:	4413      	add	r3, r2
 800be86:	009b      	lsls	r3, r3, #2
 800be88:	4a23      	ldr	r2, [pc, #140]	@ (800bf18 <xTaskGenericNotify+0x26c>)
 800be8a:	441a      	add	r2, r3
 800be8c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be8e:	615a      	str	r2, [r3, #20]
 800be90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800be92:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800be94:	4920      	ldr	r1, [pc, #128]	@ (800bf18 <xTaskGenericNotify+0x26c>)
 800be96:	4613      	mov	r3, r2
 800be98:	009b      	lsls	r3, r3, #2
 800be9a:	4413      	add	r3, r2
 800be9c:	009b      	lsls	r3, r3, #2
 800be9e:	440b      	add	r3, r1
 800bea0:	681b      	ldr	r3, [r3, #0]
 800bea2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800bea4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800bea6:	1c59      	adds	r1, r3, #1
 800bea8:	481b      	ldr	r0, [pc, #108]	@ (800bf18 <xTaskGenericNotify+0x26c>)
 800beaa:	4613      	mov	r3, r2
 800beac:	009b      	lsls	r3, r3, #2
 800beae:	4413      	add	r3, r2
 800beb0:	009b      	lsls	r3, r3, #2
 800beb2:	4403      	add	r3, r0
 800beb4:	6019      	str	r1, [r3, #0]

                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800beb6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800beb8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800beba:	2b00      	cmp	r3, #0
 800bebc:	d00b      	beq.n	800bed6 <xTaskGenericNotify+0x22a>
    __asm volatile
 800bebe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bec2:	f383 8811 	msr	BASEPRI, r3
 800bec6:	f3bf 8f6f 	isb	sy
 800beca:	f3bf 8f4f 	dsb	sy
 800bece:	617b      	str	r3, [r7, #20]
}
 800bed0:	bf00      	nop
 800bed2:	bf00      	nop
 800bed4:	e7fd      	b.n	800bed2 <xTaskGenericNotify+0x226>
                }
                #endif

                /* Check if the notified task has a priority above the currently
                 * executing task. */
                taskYIELD_ANY_CORE_IF_USING_PREEMPTION( pxTCB );
 800bed6:	4b11      	ldr	r3, [pc, #68]	@ (800bf1c <xTaskGenericNotify+0x270>)
 800bed8:	681b      	ldr	r3, [r3, #0]
 800beda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800bedc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800bede:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bee0:	429a      	cmp	r2, r3
 800bee2:	d207      	bcs.n	800bef4 <xTaskGenericNotify+0x248>
 800bee4:	4b0e      	ldr	r3, [pc, #56]	@ (800bf20 <xTaskGenericNotify+0x274>)
 800bee6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800beea:	601a      	str	r2, [r3, #0]
 800beec:	f3bf 8f4f 	dsb	sy
 800bef0:	f3bf 8f6f 	isb	sy
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800bef4:	f000 fe88 	bl	800cc08 <vPortExitCritical>

        traceRETURN_xTaskGenericNotify( xReturn );
 800bef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800befa:	4619      	mov	r1, r3
 800befc:	f240 1001 	movw	r0, #257	@ 0x101
 800bf00:	f002 fb98 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800bf04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    }
 800bf06:	4618      	mov	r0, r3
 800bf08:	3738      	adds	r7, #56	@ 0x38
 800bf0a:	46bd      	mov	sp, r7
 800bf0c:	bd80      	pop	{r7, pc}
 800bf0e:	bf00      	nop
 800bf10:	2000134c 	.word	0x2000134c
 800bf14:	20001350 	.word	0x20001350
 800bf18:	20000e78 	.word	0x20000e78
 800bf1c:	20000e74 	.word	0x20000e74
 800bf20:	e000ed04 	.word	0xe000ed04

0800bf24 <xTaskGenericNotifyFromISR>:
                                          UBaseType_t uxIndexToNotify,
                                          uint32_t ulValue,
                                          eNotifyAction eAction,
                                          uint32_t * pulPreviousNotificationValue,
                                          BaseType_t * pxHigherPriorityTaskWoken )
    {
 800bf24:	b580      	push	{r7, lr}
 800bf26:	b092      	sub	sp, #72	@ 0x48
 800bf28:	af00      	add	r7, sp, #0
 800bf2a:	60f8      	str	r0, [r7, #12]
 800bf2c:	60b9      	str	r1, [r7, #8]
 800bf2e:	607a      	str	r2, [r7, #4]
 800bf30:	70fb      	strb	r3, [r7, #3]
        TCB_t * pxTCB;
        uint8_t ucOriginalNotifyState;
        BaseType_t xReturn = pdPASS;
 800bf32:	2301      	movs	r3, #1
 800bf34:	647b      	str	r3, [r7, #68]	@ 0x44
        UBaseType_t uxSavedInterruptStatus;

        traceENTER_xTaskGenericNotifyFromISR( xTaskToNotify, uxIndexToNotify, ulValue, eAction, pulPreviousNotificationValue, pxHigherPriorityTaskWoken );

        configASSERT( xTaskToNotify );
 800bf36:	68fb      	ldr	r3, [r7, #12]
 800bf38:	2b00      	cmp	r3, #0
 800bf3a:	d10b      	bne.n	800bf54 <xTaskGenericNotifyFromISR+0x30>
    __asm volatile
 800bf3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf40:	f383 8811 	msr	BASEPRI, r3
 800bf44:	f3bf 8f6f 	isb	sy
 800bf48:	f3bf 8f4f 	dsb	sy
 800bf4c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800bf4e:	bf00      	nop
 800bf50:	bf00      	nop
 800bf52:	e7fd      	b.n	800bf50 <xTaskGenericNotifyFromISR+0x2c>
        configASSERT( uxIndexToNotify < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 800bf54:	68bb      	ldr	r3, [r7, #8]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d00b      	beq.n	800bf72 <xTaskGenericNotifyFromISR+0x4e>
    __asm volatile
 800bf5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf5e:	f383 8811 	msr	BASEPRI, r3
 800bf62:	f3bf 8f6f 	isb	sy
 800bf66:	f3bf 8f4f 	dsb	sy
 800bf6a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800bf6c:	bf00      	nop
 800bf6e:	bf00      	nop
 800bf70:	e7fd      	b.n	800bf6e <xTaskGenericNotifyFromISR+0x4a>
         * below the maximum system call interrupt priority.  FreeRTOS maintains a
         * separate interrupt safe API to ensure interrupt entry is as fast and as
         * simple as possible.  More information (albeit Cortex-M specific) is
         * provided on the following link:
         * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800bf72:	f000 ff03 	bl	800cd7c <vPortValidateInterruptPriority>

        pxTCB = xTaskToNotify;
 800bf76:	68fb      	ldr	r3, [r7, #12]
 800bf78:	643b      	str	r3, [r7, #64]	@ 0x40
    __asm volatile
 800bf7a:	f3ef 8211 	mrs	r2, BASEPRI
 800bf7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800bf82:	f383 8811 	msr	BASEPRI, r3
 800bf86:	f3bf 8f6f 	isb	sy
 800bf8a:	f3bf 8f4f 	dsb	sy
 800bf8e:	623a      	str	r2, [r7, #32]
 800bf90:	61fb      	str	r3, [r7, #28]
    return ulOriginalBASEPRI;
 800bf92:	6a3b      	ldr	r3, [r7, #32]

        /* MISRA Ref 4.7.1 [Return value shall be checked] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#dir-47 */
        /* coverity[misra_c_2012_directive_4_7_violation] */
        uxSavedInterruptStatus = ( UBaseType_t ) taskENTER_CRITICAL_FROM_ISR();
 800bf94:	63fb      	str	r3, [r7, #60]	@ 0x3c
        {
            if( pulPreviousNotificationValue != NULL )
 800bf96:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bf98:	2b00      	cmp	r3, #0
 800bf9a:	d007      	beq.n	800bfac <xTaskGenericNotifyFromISR+0x88>
            {
                *pulPreviousNotificationValue = pxTCB->ulNotifiedValue[ uxIndexToNotify ];
 800bf9c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bf9e:	68bb      	ldr	r3, [r7, #8]
 800bfa0:	3328      	adds	r3, #40	@ 0x28
 800bfa2:	009b      	lsls	r3, r3, #2
 800bfa4:	4413      	add	r3, r2
 800bfa6:	685a      	ldr	r2, [r3, #4]
 800bfa8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800bfaa:	601a      	str	r2, [r3, #0]
            }

            ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
 800bfac:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bfae:	68bb      	ldr	r3, [r7, #8]
 800bfb0:	4413      	add	r3, r2
 800bfb2:	33a8      	adds	r3, #168	@ 0xa8
 800bfb4:	781b      	ldrb	r3, [r3, #0]
 800bfb6:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
            pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
 800bfba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bfbc:	68bb      	ldr	r3, [r7, #8]
 800bfbe:	4413      	add	r3, r2
 800bfc0:	33a8      	adds	r3, #168	@ 0xa8
 800bfc2:	2202      	movs	r2, #2
 800bfc4:	701a      	strb	r2, [r3, #0]

            switch( eAction )
 800bfc6:	78fb      	ldrb	r3, [r7, #3]
 800bfc8:	2b04      	cmp	r3, #4
 800bfca:	d841      	bhi.n	800c050 <xTaskGenericNotifyFromISR+0x12c>
 800bfcc:	a201      	add	r2, pc, #4	@ (adr r2, 800bfd4 <xTaskGenericNotifyFromISR+0xb0>)
 800bfce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfd2:	bf00      	nop
 800bfd4:	0800c071 	.word	0x0800c071
 800bfd8:	0800bfe9 	.word	0x0800bfe9
 800bfdc:	0800c007 	.word	0x0800c007
 800bfe0:	0800c023 	.word	0x0800c023
 800bfe4:	0800c033 	.word	0x0800c033
            {
                case eSetBits:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] |= ulValue;
 800bfe8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800bfea:	68bb      	ldr	r3, [r7, #8]
 800bfec:	3328      	adds	r3, #40	@ 0x28
 800bfee:	009b      	lsls	r3, r3, #2
 800bff0:	4413      	add	r3, r2
 800bff2:	685a      	ldr	r2, [r3, #4]
 800bff4:	687b      	ldr	r3, [r7, #4]
 800bff6:	431a      	orrs	r2, r3
 800bff8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800bffa:	68bb      	ldr	r3, [r7, #8]
 800bffc:	3328      	adds	r3, #40	@ 0x28
 800bffe:	009b      	lsls	r3, r3, #2
 800c000:	440b      	add	r3, r1
 800c002:	605a      	str	r2, [r3, #4]
                    break;
 800c004:	e037      	b.n	800c076 <xTaskGenericNotifyFromISR+0x152>

                case eIncrement:
                    ( pxTCB->ulNotifiedValue[ uxIndexToNotify ] )++;
 800c006:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c008:	68bb      	ldr	r3, [r7, #8]
 800c00a:	3328      	adds	r3, #40	@ 0x28
 800c00c:	009b      	lsls	r3, r3, #2
 800c00e:	4413      	add	r3, r2
 800c010:	685b      	ldr	r3, [r3, #4]
 800c012:	1c5a      	adds	r2, r3, #1
 800c014:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c016:	68bb      	ldr	r3, [r7, #8]
 800c018:	3328      	adds	r3, #40	@ 0x28
 800c01a:	009b      	lsls	r3, r3, #2
 800c01c:	440b      	add	r3, r1
 800c01e:	605a      	str	r2, [r3, #4]
                    break;
 800c020:	e029      	b.n	800c076 <xTaskGenericNotifyFromISR+0x152>

                case eSetValueWithOverwrite:
                    pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800c022:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c024:	68bb      	ldr	r3, [r7, #8]
 800c026:	3328      	adds	r3, #40	@ 0x28
 800c028:	009b      	lsls	r3, r3, #2
 800c02a:	4413      	add	r3, r2
 800c02c:	687a      	ldr	r2, [r7, #4]
 800c02e:	605a      	str	r2, [r3, #4]
                    break;
 800c030:	e021      	b.n	800c076 <xTaskGenericNotifyFromISR+0x152>

                case eSetValueWithoutOverwrite:

                    if( ucOriginalNotifyState != taskNOTIFICATION_RECEIVED )
 800c032:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c036:	2b02      	cmp	r3, #2
 800c038:	d007      	beq.n	800c04a <xTaskGenericNotifyFromISR+0x126>
                    {
                        pxTCB->ulNotifiedValue[ uxIndexToNotify ] = ulValue;
 800c03a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c03c:	68bb      	ldr	r3, [r7, #8]
 800c03e:	3328      	adds	r3, #40	@ 0x28
 800c040:	009b      	lsls	r3, r3, #2
 800c042:	4413      	add	r3, r2
 800c044:	687a      	ldr	r2, [r7, #4]
 800c046:	605a      	str	r2, [r3, #4]
                    {
                        /* The value could not be written to the task. */
                        xReturn = pdFAIL;
                    }

                    break;
 800c048:	e015      	b.n	800c076 <xTaskGenericNotifyFromISR+0x152>
                        xReturn = pdFAIL;
 800c04a:	2300      	movs	r3, #0
 800c04c:	647b      	str	r3, [r7, #68]	@ 0x44
                    break;
 800c04e:	e012      	b.n	800c076 <xTaskGenericNotifyFromISR+0x152>
                default:

                    /* Should not get here if all enums are handled.
                     * Artificially force an assert by testing a value the
                     * compiler can't assume is const. */
                    configASSERT( xTickCount == ( TickType_t ) 0 );
 800c050:	4b67      	ldr	r3, [pc, #412]	@ (800c1f0 <xTaskGenericNotifyFromISR+0x2cc>)
 800c052:	681b      	ldr	r3, [r3, #0]
 800c054:	2b00      	cmp	r3, #0
 800c056:	d00d      	beq.n	800c074 <xTaskGenericNotifyFromISR+0x150>
    __asm volatile
 800c058:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c05c:	f383 8811 	msr	BASEPRI, r3
 800c060:	f3bf 8f6f 	isb	sy
 800c064:	f3bf 8f4f 	dsb	sy
 800c068:	61bb      	str	r3, [r7, #24]
}
 800c06a:	bf00      	nop
 800c06c:	bf00      	nop
 800c06e:	e7fd      	b.n	800c06c <xTaskGenericNotifyFromISR+0x148>
                    break;
 800c070:	bf00      	nop
 800c072:	e000      	b.n	800c076 <xTaskGenericNotifyFromISR+0x152>
                    break;
 800c074:	bf00      	nop

            traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify );

            /* If the task is in the blocked state specifically to wait for a
             * notification then unblock it now. */
            if( ucOriginalNotifyState == taskWAITING_NOTIFICATION )
 800c076:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800c07a:	2b01      	cmp	r3, #1
 800c07c:	f040 80a6 	bne.w	800c1cc <xTaskGenericNotifyFromISR+0x2a8>
            {
                /* The task should not have been on an event list. */
                configASSERT( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL );
 800c080:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c082:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c084:	2b00      	cmp	r3, #0
 800c086:	d00b      	beq.n	800c0a0 <xTaskGenericNotifyFromISR+0x17c>
    __asm volatile
 800c088:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c08c:	f383 8811 	msr	BASEPRI, r3
 800c090:	f3bf 8f6f 	isb	sy
 800c094:	f3bf 8f4f 	dsb	sy
 800c098:	617b      	str	r3, [r7, #20]
}
 800c09a:	bf00      	nop
 800c09c:	bf00      	nop
 800c09e:	e7fd      	b.n	800c09c <xTaskGenericNotifyFromISR+0x178>

                if( uxSchedulerSuspended == ( UBaseType_t ) 0U )
 800c0a0:	4b54      	ldr	r3, [pc, #336]	@ (800c1f4 <xTaskGenericNotifyFromISR+0x2d0>)
 800c0a2:	681b      	ldr	r3, [r3, #0]
 800c0a4:	2b00      	cmp	r3, #0
 800c0a6:	d165      	bne.n	800c174 <xTaskGenericNotifyFromISR+0x250>
                {
                    listREMOVE_ITEM( &( pxTCB->xStateListItem ) );
 800c0a8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0aa:	695b      	ldr	r3, [r3, #20]
 800c0ac:	633b      	str	r3, [r7, #48]	@ 0x30
 800c0ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0b0:	689b      	ldr	r3, [r3, #8]
 800c0b2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0b4:	68d2      	ldr	r2, [r2, #12]
 800c0b6:	609a      	str	r2, [r3, #8]
 800c0b8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0ba:	68db      	ldr	r3, [r3, #12]
 800c0bc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c0be:	6892      	ldr	r2, [r2, #8]
 800c0c0:	605a      	str	r2, [r3, #4]
 800c0c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0c4:	685a      	ldr	r2, [r3, #4]
 800c0c6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0c8:	3304      	adds	r3, #4
 800c0ca:	429a      	cmp	r2, r3
 800c0cc:	d103      	bne.n	800c0d6 <xTaskGenericNotifyFromISR+0x1b2>
 800c0ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0d0:	68da      	ldr	r2, [r3, #12]
 800c0d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0d4:	605a      	str	r2, [r3, #4]
 800c0d6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0d8:	2200      	movs	r2, #0
 800c0da:	615a      	str	r2, [r3, #20]
 800c0dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0de:	681b      	ldr	r3, [r3, #0]
 800c0e0:	1e5a      	subs	r2, r3, #1
 800c0e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c0e4:	601a      	str	r2, [r3, #0]
                    prvAddTaskToReadyList( pxTCB );
 800c0e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0e8:	4618      	mov	r0, r3
 800c0ea:	f002 fb9b 	bl	800e824 <SEGGER_SYSVIEW_OnTaskStartReady>
 800c0ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c0f2:	4b41      	ldr	r3, [pc, #260]	@ (800c1f8 <xTaskGenericNotifyFromISR+0x2d4>)
 800c0f4:	681b      	ldr	r3, [r3, #0]
 800c0f6:	429a      	cmp	r2, r3
 800c0f8:	d903      	bls.n	800c102 <xTaskGenericNotifyFromISR+0x1de>
 800c0fa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c0fc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c0fe:	4a3e      	ldr	r2, [pc, #248]	@ (800c1f8 <xTaskGenericNotifyFromISR+0x2d4>)
 800c100:	6013      	str	r3, [r2, #0]
 800c102:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c104:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c106:	493d      	ldr	r1, [pc, #244]	@ (800c1fc <xTaskGenericNotifyFromISR+0x2d8>)
 800c108:	4613      	mov	r3, r2
 800c10a:	009b      	lsls	r3, r3, #2
 800c10c:	4413      	add	r3, r2
 800c10e:	009b      	lsls	r3, r3, #2
 800c110:	440b      	add	r3, r1
 800c112:	3304      	adds	r3, #4
 800c114:	681b      	ldr	r3, [r3, #0]
 800c116:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800c118:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c11a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c11c:	609a      	str	r2, [r3, #8]
 800c11e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c120:	689a      	ldr	r2, [r3, #8]
 800c122:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c124:	60da      	str	r2, [r3, #12]
 800c126:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c128:	689b      	ldr	r3, [r3, #8]
 800c12a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c12c:	3204      	adds	r2, #4
 800c12e:	605a      	str	r2, [r3, #4]
 800c130:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c132:	1d1a      	adds	r2, r3, #4
 800c134:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c136:	609a      	str	r2, [r3, #8]
 800c138:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c13a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c13c:	4613      	mov	r3, r2
 800c13e:	009b      	lsls	r3, r3, #2
 800c140:	4413      	add	r3, r2
 800c142:	009b      	lsls	r3, r3, #2
 800c144:	4a2d      	ldr	r2, [pc, #180]	@ (800c1fc <xTaskGenericNotifyFromISR+0x2d8>)
 800c146:	441a      	add	r2, r3
 800c148:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c14a:	615a      	str	r2, [r3, #20]
 800c14c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c14e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c150:	492a      	ldr	r1, [pc, #168]	@ (800c1fc <xTaskGenericNotifyFromISR+0x2d8>)
 800c152:	4613      	mov	r3, r2
 800c154:	009b      	lsls	r3, r3, #2
 800c156:	4413      	add	r3, r2
 800c158:	009b      	lsls	r3, r3, #2
 800c15a:	440b      	add	r3, r1
 800c15c:	681b      	ldr	r3, [r3, #0]
 800c15e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c160:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800c162:	1c59      	adds	r1, r3, #1
 800c164:	4825      	ldr	r0, [pc, #148]	@ (800c1fc <xTaskGenericNotifyFromISR+0x2d8>)
 800c166:	4613      	mov	r3, r2
 800c168:	009b      	lsls	r3, r3, #2
 800c16a:	4413      	add	r3, r2
 800c16c:	009b      	lsls	r3, r3, #2
 800c16e:	4403      	add	r3, r0
 800c170:	6019      	str	r1, [r3, #0]
 800c172:	e01b      	b.n	800c1ac <xTaskGenericNotifyFromISR+0x288>
                }
                else
                {
                    /* The delayed and ready lists cannot be accessed, so hold
                     * this task pending until the scheduler is resumed. */
                    listINSERT_END( &( xPendingReadyList ), &( pxTCB->xEventListItem ) );
 800c174:	4b22      	ldr	r3, [pc, #136]	@ (800c200 <xTaskGenericNotifyFromISR+0x2dc>)
 800c176:	685b      	ldr	r3, [r3, #4]
 800c178:	637b      	str	r3, [r7, #52]	@ 0x34
 800c17a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c17c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c17e:	61da      	str	r2, [r3, #28]
 800c180:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c182:	689a      	ldr	r2, [r3, #8]
 800c184:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c186:	621a      	str	r2, [r3, #32]
 800c188:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c18a:	689b      	ldr	r3, [r3, #8]
 800c18c:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c18e:	3218      	adds	r2, #24
 800c190:	605a      	str	r2, [r3, #4]
 800c192:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c194:	f103 0218 	add.w	r2, r3, #24
 800c198:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c19a:	609a      	str	r2, [r3, #8]
 800c19c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c19e:	4a18      	ldr	r2, [pc, #96]	@ (800c200 <xTaskGenericNotifyFromISR+0x2dc>)
 800c1a0:	629a      	str	r2, [r3, #40]	@ 0x28
 800c1a2:	4b17      	ldr	r3, [pc, #92]	@ (800c200 <xTaskGenericNotifyFromISR+0x2dc>)
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	3301      	adds	r3, #1
 800c1a8:	4a15      	ldr	r2, [pc, #84]	@ (800c200 <xTaskGenericNotifyFromISR+0x2dc>)
 800c1aa:	6013      	str	r3, [r2, #0]
                }

                #if ( configNUMBER_OF_CORES == 1 )
                {
                    if( pxTCB->uxPriority > pxCurrentTCB->uxPriority )
 800c1ac:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c1ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1b0:	4b14      	ldr	r3, [pc, #80]	@ (800c204 <xTaskGenericNotifyFromISR+0x2e0>)
 800c1b2:	681b      	ldr	r3, [r3, #0]
 800c1b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c1b6:	429a      	cmp	r2, r3
 800c1b8:	d908      	bls.n	800c1cc <xTaskGenericNotifyFromISR+0x2a8>
                    {
                        /* The notified task has a priority above the currently
                         * executing task so a yield is required. */
                        if( pxHigherPriorityTaskWoken != NULL )
 800c1ba:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d002      	beq.n	800c1c6 <xTaskGenericNotifyFromISR+0x2a2>
                        {
                            *pxHigherPriorityTaskWoken = pdTRUE;
 800c1c0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c1c2:	2201      	movs	r2, #1
 800c1c4:	601a      	str	r2, [r3, #0]
                        }

                        /* Mark that a yield is pending in case the user is not
                         * using the "xHigherPriorityTaskWoken" parameter to an ISR
                         * safe FreeRTOS function. */
                        xYieldPendings[ 0 ] = pdTRUE;
 800c1c6:	4b10      	ldr	r3, [pc, #64]	@ (800c208 <xTaskGenericNotifyFromISR+0x2e4>)
 800c1c8:	2201      	movs	r2, #1
 800c1ca:	601a      	str	r2, [r3, #0]
 800c1cc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c1ce:	613b      	str	r3, [r7, #16]
    __asm volatile
 800c1d0:	693b      	ldr	r3, [r7, #16]
 800c1d2:	f383 8811 	msr	BASEPRI, r3
}
 800c1d6:	bf00      	nop
                #endif /* #if ( configNUMBER_OF_CORES == 1 ) */
            }
        }
        taskEXIT_CRITICAL_FROM_ISR( uxSavedInterruptStatus );

        traceRETURN_xTaskGenericNotifyFromISR( xReturn );
 800c1d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c1da:	4619      	mov	r1, r3
 800c1dc:	f44f 7081 	mov.w	r0, #258	@ 0x102
 800c1e0:	f002 fa28 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800c1e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
    }
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3748      	adds	r7, #72	@ 0x48
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}
 800c1ee:	bf00      	nop
 800c1f0:	2000134c 	.word	0x2000134c
 800c1f4:	20001370 	.word	0x20001370
 800c1f8:	20001350 	.word	0x20001350
 800c1fc:	20000e78 	.word	0x20000e78
 800c200:	20001308 	.word	0x20001308
 800c204:	20000e74 	.word	0x20000e74
 800c208:	2000135c 	.word	0x2000135c

0800c20c <prvAddCurrentTaskToDelayedList>:
#endif /* if ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( INCLUDE_xTaskGetIdleTaskHandle == 1 ) ) */
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 800c20c:	b580      	push	{r7, lr}
 800c20e:	b088      	sub	sp, #32
 800c210:	af00      	add	r7, sp, #0
 800c212:	6078      	str	r0, [r7, #4]
 800c214:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 800c216:	4b35      	ldr	r3, [pc, #212]	@ (800c2ec <prvAddCurrentTaskToDelayedList+0xe0>)
 800c218:	681b      	ldr	r3, [r3, #0]
 800c21a:	61fb      	str	r3, [r7, #28]
    List_t * const pxDelayedList = pxDelayedTaskList;
 800c21c:	4b34      	ldr	r3, [pc, #208]	@ (800c2f0 <prvAddCurrentTaskToDelayedList+0xe4>)
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	61bb      	str	r3, [r7, #24]
    List_t * const pxOverflowDelayedList = pxOverflowDelayedTaskList;
 800c222:	4b34      	ldr	r3, [pc, #208]	@ (800c2f4 <prvAddCurrentTaskToDelayedList+0xe8>)
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	617b      	str	r3, [r7, #20]
    }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800c228:	4b33      	ldr	r3, [pc, #204]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c22a:	681b      	ldr	r3, [r3, #0]
 800c22c:	3304      	adds	r3, #4
 800c22e:	4618      	mov	r0, r3
 800c230:	f7fc ff08 	bl	8009044 <uxListRemove>
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
    {
        if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800c234:	687b      	ldr	r3, [r7, #4]
 800c236:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c23a:	d124      	bne.n	800c286 <prvAddCurrentTaskToDelayedList+0x7a>
 800c23c:	683b      	ldr	r3, [r7, #0]
 800c23e:	2b00      	cmp	r3, #0
 800c240:	d021      	beq.n	800c286 <prvAddCurrentTaskToDelayedList+0x7a>
        {
            /* Add the task to the suspended task list instead of a delayed task
             * list to ensure it is not woken by a timing event.  It will block
             * indefinitely. */
            listINSERT_END( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800c242:	4b2e      	ldr	r3, [pc, #184]	@ (800c2fc <prvAddCurrentTaskToDelayedList+0xf0>)
 800c244:	685b      	ldr	r3, [r3, #4]
 800c246:	613b      	str	r3, [r7, #16]
 800c248:	4b2b      	ldr	r3, [pc, #172]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c24a:	681b      	ldr	r3, [r3, #0]
 800c24c:	693a      	ldr	r2, [r7, #16]
 800c24e:	609a      	str	r2, [r3, #8]
 800c250:	4b29      	ldr	r3, [pc, #164]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c252:	681b      	ldr	r3, [r3, #0]
 800c254:	693a      	ldr	r2, [r7, #16]
 800c256:	6892      	ldr	r2, [r2, #8]
 800c258:	60da      	str	r2, [r3, #12]
 800c25a:	4b27      	ldr	r3, [pc, #156]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c25c:	681a      	ldr	r2, [r3, #0]
 800c25e:	693b      	ldr	r3, [r7, #16]
 800c260:	689b      	ldr	r3, [r3, #8]
 800c262:	3204      	adds	r2, #4
 800c264:	605a      	str	r2, [r3, #4]
 800c266:	4b24      	ldr	r3, [pc, #144]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c268:	681b      	ldr	r3, [r3, #0]
 800c26a:	1d1a      	adds	r2, r3, #4
 800c26c:	693b      	ldr	r3, [r7, #16]
 800c26e:	609a      	str	r2, [r3, #8]
 800c270:	4b21      	ldr	r3, [pc, #132]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c272:	681b      	ldr	r3, [r3, #0]
 800c274:	4a21      	ldr	r2, [pc, #132]	@ (800c2fc <prvAddCurrentTaskToDelayedList+0xf0>)
 800c276:	615a      	str	r2, [r3, #20]
 800c278:	4b20      	ldr	r3, [pc, #128]	@ (800c2fc <prvAddCurrentTaskToDelayedList+0xf0>)
 800c27a:	681b      	ldr	r3, [r3, #0]
 800c27c:	3301      	adds	r3, #1
 800c27e:	4a1f      	ldr	r2, [pc, #124]	@ (800c2fc <prvAddCurrentTaskToDelayedList+0xf0>)
 800c280:	6013      	str	r3, [r2, #0]
 800c282:	bf00      	nop

        /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
        ( void ) xCanBlockIndefinitely;
    }
    #endif /* INCLUDE_vTaskSuspend */
}
 800c284:	e02e      	b.n	800c2e4 <prvAddCurrentTaskToDelayedList+0xd8>
            xTimeToWake = xConstTickCount + xTicksToWait;
 800c286:	69fa      	ldr	r2, [r7, #28]
 800c288:	687b      	ldr	r3, [r7, #4]
 800c28a:	4413      	add	r3, r2
 800c28c:	60fb      	str	r3, [r7, #12]
            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800c28e:	4b1a      	ldr	r3, [pc, #104]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	68fa      	ldr	r2, [r7, #12]
 800c294:	605a      	str	r2, [r3, #4]
            if( xTimeToWake < xConstTickCount )
 800c296:	68fa      	ldr	r2, [r7, #12]
 800c298:	69fb      	ldr	r3, [r7, #28]
 800c29a:	429a      	cmp	r2, r3
 800c29c:	d20d      	bcs.n	800c2ba <prvAddCurrentTaskToDelayedList+0xae>
                traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 800c29e:	4b16      	ldr	r3, [pc, #88]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c2a0:	681b      	ldr	r3, [r3, #0]
 800c2a2:	2104      	movs	r1, #4
 800c2a4:	4618      	mov	r0, r3
 800c2a6:	f002 faff 	bl	800e8a8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxOverflowDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800c2aa:	4b13      	ldr	r3, [pc, #76]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c2ac:	681b      	ldr	r3, [r3, #0]
 800c2ae:	3304      	adds	r3, #4
 800c2b0:	4619      	mov	r1, r3
 800c2b2:	6978      	ldr	r0, [r7, #20]
 800c2b4:	f7fc fe8b 	bl	8008fce <vListInsert>
}
 800c2b8:	e014      	b.n	800c2e4 <prvAddCurrentTaskToDelayedList+0xd8>
                traceMOVED_TASK_TO_DELAYED_LIST();
 800c2ba:	4b0f      	ldr	r3, [pc, #60]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c2bc:	681b      	ldr	r3, [r3, #0]
 800c2be:	2104      	movs	r1, #4
 800c2c0:	4618      	mov	r0, r3
 800c2c2:	f002 faf1 	bl	800e8a8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsert( pxDelayedList, &( pxCurrentTCB->xStateListItem ) );
 800c2c6:	4b0c      	ldr	r3, [pc, #48]	@ (800c2f8 <prvAddCurrentTaskToDelayedList+0xec>)
 800c2c8:	681b      	ldr	r3, [r3, #0]
 800c2ca:	3304      	adds	r3, #4
 800c2cc:	4619      	mov	r1, r3
 800c2ce:	69b8      	ldr	r0, [r7, #24]
 800c2d0:	f7fc fe7d 	bl	8008fce <vListInsert>
                if( xTimeToWake < xNextTaskUnblockTime )
 800c2d4:	4b0a      	ldr	r3, [pc, #40]	@ (800c300 <prvAddCurrentTaskToDelayedList+0xf4>)
 800c2d6:	681b      	ldr	r3, [r3, #0]
 800c2d8:	68fa      	ldr	r2, [r7, #12]
 800c2da:	429a      	cmp	r2, r3
 800c2dc:	d202      	bcs.n	800c2e4 <prvAddCurrentTaskToDelayedList+0xd8>
                    xNextTaskUnblockTime = xTimeToWake;
 800c2de:	4a08      	ldr	r2, [pc, #32]	@ (800c300 <prvAddCurrentTaskToDelayedList+0xf4>)
 800c2e0:	68fb      	ldr	r3, [r7, #12]
 800c2e2:	6013      	str	r3, [r2, #0]
}
 800c2e4:	bf00      	nop
 800c2e6:	3720      	adds	r7, #32
 800c2e8:	46bd      	mov	sp, r7
 800c2ea:	bd80      	pop	{r7, pc}
 800c2ec:	2000134c 	.word	0x2000134c
 800c2f0:	20001300 	.word	0x20001300
 800c2f4:	20001304 	.word	0x20001304
 800c2f8:	20000e74 	.word	0x20000e74
 800c2fc:	20001334 	.word	0x20001334
 800c300:	20001368 	.word	0x20001368

0800c304 <xTimerCreateTimerTask>:
                                       TimerCallbackFunction_t pxCallbackFunction,
                                       Timer_t * pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

    BaseType_t xTimerCreateTimerTask( void )
    {
 800c304:	b580      	push	{r7, lr}
 800c306:	b08a      	sub	sp, #40	@ 0x28
 800c308:	af04      	add	r7, sp, #16
        BaseType_t xReturn = pdFAIL;
 800c30a:	2300      	movs	r3, #0
 800c30c:	617b      	str	r3, [r7, #20]

        /* This function is called when the scheduler is started if
         * configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
         * timer service task has been created/initialised.  If timers have already
         * been created then the initialisation will already have been performed. */
        prvCheckForValidListAndQueue();
 800c30e:	f000 fa8d 	bl	800c82c <prvCheckForValidListAndQueue>

        if( xTimerQueue != NULL )
 800c312:	4b20      	ldr	r3, [pc, #128]	@ (800c394 <xTimerCreateTimerTask+0x90>)
 800c314:	681b      	ldr	r3, [r3, #0]
 800c316:	2b00      	cmp	r3, #0
 800c318:	d021      	beq.n	800c35e <xTimerCreateTimerTask+0x5a>
            }
            #else /* #if ( ( configNUMBER_OF_CORES > 1 ) && ( configUSE_CORE_AFFINITY == 1 ) ) */
            {
                #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
                {
                    StaticTask_t * pxTimerTaskTCBBuffer = NULL;
 800c31a:	2300      	movs	r3, #0
 800c31c:	60fb      	str	r3, [r7, #12]
                    StackType_t * pxTimerTaskStackBuffer = NULL;
 800c31e:	2300      	movs	r3, #0
 800c320:	60bb      	str	r3, [r7, #8]
                    configSTACK_DEPTH_TYPE uxTimerTaskStackSize;

                    vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &uxTimerTaskStackSize );
 800c322:	1d3a      	adds	r2, r7, #4
 800c324:	f107 0108 	add.w	r1, r7, #8
 800c328:	f107 030c 	add.w	r3, r7, #12
 800c32c:	4618      	mov	r0, r3
 800c32e:	f7fc fddd 	bl	8008eec <vApplicationGetTimerTaskMemory>
                    xTimerTaskHandle = xTaskCreateStatic( prvTimerTask,
 800c332:	6879      	ldr	r1, [r7, #4]
 800c334:	68bb      	ldr	r3, [r7, #8]
 800c336:	68fa      	ldr	r2, [r7, #12]
 800c338:	9202      	str	r2, [sp, #8]
 800c33a:	9301      	str	r3, [sp, #4]
 800c33c:	2302      	movs	r3, #2
 800c33e:	9300      	str	r3, [sp, #0]
 800c340:	2300      	movs	r3, #0
 800c342:	460a      	mov	r2, r1
 800c344:	4914      	ldr	r1, [pc, #80]	@ (800c398 <xTimerCreateTimerTask+0x94>)
 800c346:	4815      	ldr	r0, [pc, #84]	@ (800c39c <xTimerCreateTimerTask+0x98>)
 800c348:	f7fd ffaa 	bl	800a2a0 <xTaskCreateStatic>
 800c34c:	4603      	mov	r3, r0
 800c34e:	4a14      	ldr	r2, [pc, #80]	@ (800c3a0 <xTimerCreateTimerTask+0x9c>)
 800c350:	6013      	str	r3, [r2, #0]
                                                          NULL,
                                                          ( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
                                                          pxTimerTaskStackBuffer,
                                                          pxTimerTaskTCBBuffer );

                    if( xTimerTaskHandle != NULL )
 800c352:	4b13      	ldr	r3, [pc, #76]	@ (800c3a0 <xTimerCreateTimerTask+0x9c>)
 800c354:	681b      	ldr	r3, [r3, #0]
 800c356:	2b00      	cmp	r3, #0
 800c358:	d001      	beq.n	800c35e <xTimerCreateTimerTask+0x5a>
                    {
                        xReturn = pdPASS;
 800c35a:	2301      	movs	r3, #1
 800c35c:	617b      	str	r3, [r7, #20]
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }

        configASSERT( xReturn );
 800c35e:	697b      	ldr	r3, [r7, #20]
 800c360:	2b00      	cmp	r3, #0
 800c362:	d10b      	bne.n	800c37c <xTimerCreateTimerTask+0x78>
    __asm volatile
 800c364:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c368:	f383 8811 	msr	BASEPRI, r3
 800c36c:	f3bf 8f6f 	isb	sy
 800c370:	f3bf 8f4f 	dsb	sy
 800c374:	613b      	str	r3, [r7, #16]
}
 800c376:	bf00      	nop
 800c378:	bf00      	nop
 800c37a:	e7fd      	b.n	800c378 <xTimerCreateTimerTask+0x74>

        traceRETURN_xTimerCreateTimerTask( xReturn );
 800c37c:	697b      	ldr	r3, [r7, #20]
 800c37e:	4619      	mov	r1, r3
 800c380:	f44f 7084 	mov.w	r0, #264	@ 0x108
 800c384:	f002 f956 	bl	800e634 <SEGGER_SYSVIEW_RecordEndCallU32>

        return xReturn;
 800c388:	697b      	ldr	r3, [r7, #20]
    }
 800c38a:	4618      	mov	r0, r3
 800c38c:	3718      	adds	r7, #24
 800c38e:	46bd      	mov	sp, r7
 800c390:	bd80      	pop	{r7, pc}
 800c392:	bf00      	nop
 800c394:	200013ac 	.word	0x200013ac
 800c398:	08014b6c 	.word	0x08014b6c
 800c39c:	0800c449 	.word	0x0800c449
 800c3a0:	200013b0 	.word	0x200013b0

0800c3a4 <prvReloadTimer>:
/*-----------------------------------------------------------*/

    static void prvReloadTimer( Timer_t * const pxTimer,
                                TickType_t xExpiredTime,
                                const TickType_t xTimeNow )
    {
 800c3a4:	b580      	push	{r7, lr}
 800c3a6:	b084      	sub	sp, #16
 800c3a8:	af00      	add	r7, sp, #0
 800c3aa:	60f8      	str	r0, [r7, #12]
 800c3ac:	60b9      	str	r1, [r7, #8]
 800c3ae:	607a      	str	r2, [r7, #4]
        /* Insert the timer into the appropriate list for the next expiry time.
         * If the next expiry time has already passed, advance the expiry time,
         * call the callback function, and try again. */
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800c3b0:	e008      	b.n	800c3c4 <prvReloadTimer+0x20>
        {
            /* Advance the expiry time. */
            xExpiredTime += pxTimer->xTimerPeriodInTicks;
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	699b      	ldr	r3, [r3, #24]
 800c3b6:	68ba      	ldr	r2, [r7, #8]
 800c3b8:	4413      	add	r3, r2
 800c3ba:	60bb      	str	r3, [r7, #8]

            /* Call the timer callback. */
            traceTIMER_EXPIRED( pxTimer );
            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c3bc:	68fb      	ldr	r3, [r7, #12]
 800c3be:	6a1b      	ldr	r3, [r3, #32]
 800c3c0:	68f8      	ldr	r0, [r7, #12]
 800c3c2:	4798      	blx	r3
        while( prvInsertTimerInActiveList( pxTimer, ( xExpiredTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xExpiredTime ) != pdFALSE )
 800c3c4:	68fb      	ldr	r3, [r7, #12]
 800c3c6:	699a      	ldr	r2, [r3, #24]
 800c3c8:	68bb      	ldr	r3, [r7, #8]
 800c3ca:	18d1      	adds	r1, r2, r3
 800c3cc:	68bb      	ldr	r3, [r7, #8]
 800c3ce:	687a      	ldr	r2, [r7, #4]
 800c3d0:	68f8      	ldr	r0, [r7, #12]
 800c3d2:	f000 f8df 	bl	800c594 <prvInsertTimerInActiveList>
 800c3d6:	4603      	mov	r3, r0
 800c3d8:	2b00      	cmp	r3, #0
 800c3da:	d1ea      	bne.n	800c3b2 <prvReloadTimer+0xe>
        }
    }
 800c3dc:	bf00      	nop
 800c3de:	bf00      	nop
 800c3e0:	3710      	adds	r7, #16
 800c3e2:	46bd      	mov	sp, r7
 800c3e4:	bd80      	pop	{r7, pc}
	...

0800c3e8 <prvProcessExpiredTimer>:
/*-----------------------------------------------------------*/

    static void prvProcessExpiredTimer( const TickType_t xNextExpireTime,
                                        const TickType_t xTimeNow )
    {
 800c3e8:	b580      	push	{r7, lr}
 800c3ea:	b084      	sub	sp, #16
 800c3ec:	af00      	add	r7, sp, #0
 800c3ee:	6078      	str	r0, [r7, #4]
 800c3f0:	6039      	str	r1, [r7, #0]
        /* MISRA Ref 11.5.3 [Void pointer assignment] */
        /* More details at: https://github.com/FreeRTOS/FreeRTOS-Kernel/blob/main/MISRA.md#rule-115 */
        /* coverity[misra_c_2012_rule_11_5_violation] */
        Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c3f2:	4b14      	ldr	r3, [pc, #80]	@ (800c444 <prvProcessExpiredTimer+0x5c>)
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	68db      	ldr	r3, [r3, #12]
 800c3f8:	68db      	ldr	r3, [r3, #12]
 800c3fa:	60fb      	str	r3, [r7, #12]

        /* Remove the timer from the list of active timers.  A check has already
         * been performed to ensure the list is not empty. */

        ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c3fc:	68fb      	ldr	r3, [r7, #12]
 800c3fe:	3304      	adds	r3, #4
 800c400:	4618      	mov	r0, r3
 800c402:	f7fc fe1f 	bl	8009044 <uxListRemove>

        /* If the timer is an auto-reload timer then calculate the next
         * expiry time and re-insert the timer in the list of active timers. */
        if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800c406:	68fb      	ldr	r3, [r7, #12]
 800c408:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c40c:	f003 0304 	and.w	r3, r3, #4
 800c410:	2b00      	cmp	r3, #0
 800c412:	d005      	beq.n	800c420 <prvProcessExpiredTimer+0x38>
        {
            prvReloadTimer( pxTimer, xNextExpireTime, xTimeNow );
 800c414:	683a      	ldr	r2, [r7, #0]
 800c416:	6879      	ldr	r1, [r7, #4]
 800c418:	68f8      	ldr	r0, [r7, #12]
 800c41a:	f7ff ffc3 	bl	800c3a4 <prvReloadTimer>
 800c41e:	e008      	b.n	800c432 <prvProcessExpiredTimer+0x4a>
        }
        else
        {
            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c420:	68fb      	ldr	r3, [r7, #12]
 800c422:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c426:	f023 0301 	bic.w	r3, r3, #1
 800c42a:	b2da      	uxtb	r2, r3
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
        }

        /* Call the timer callback. */
        traceTIMER_EXPIRED( pxTimer );
        pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c432:	68fb      	ldr	r3, [r7, #12]
 800c434:	6a1b      	ldr	r3, [r3, #32]
 800c436:	68f8      	ldr	r0, [r7, #12]
 800c438:	4798      	blx	r3
    }
 800c43a:	bf00      	nop
 800c43c:	3710      	adds	r7, #16
 800c43e:	46bd      	mov	sp, r7
 800c440:	bd80      	pop	{r7, pc}
 800c442:	bf00      	nop
 800c444:	200013a4 	.word	0x200013a4

0800c448 <prvTimerTask>:
/*-----------------------------------------------------------*/

    static portTASK_FUNCTION( prvTimerTask, pvParameters )
    {
 800c448:	b580      	push	{r7, lr}
 800c44a:	b084      	sub	sp, #16
 800c44c:	af00      	add	r7, sp, #0
 800c44e:	6078      	str	r0, [r7, #4]

        for( ; configCONTROL_INFINITE_LOOP(); )
        {
            /* Query the timers list to see if it contains any timers, and if so,
             * obtain the time at which the next timer will expire. */
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c450:	f107 0308 	add.w	r3, r7, #8
 800c454:	4618      	mov	r0, r3
 800c456:	f000 f859 	bl	800c50c <prvGetNextExpireTime>
 800c45a:	60f8      	str	r0, [r7, #12]

            /* If a timer has expired, process it.  Otherwise, block this task
             * until either a timer does expire, or a command is received. */
            prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800c45c:	68bb      	ldr	r3, [r7, #8]
 800c45e:	4619      	mov	r1, r3
 800c460:	68f8      	ldr	r0, [r7, #12]
 800c462:	f000 f805 	bl	800c470 <prvProcessTimerOrBlockTask>

            /* Empty the command queue. */
            prvProcessReceivedCommands();
 800c466:	f000 f8d7 	bl	800c618 <prvProcessReceivedCommands>
            xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800c46a:	bf00      	nop
 800c46c:	e7f0      	b.n	800c450 <prvTimerTask+0x8>
	...

0800c470 <prvProcessTimerOrBlockTask>:
    }
/*-----------------------------------------------------------*/

    static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime,
                                            BaseType_t xListWasEmpty )
    {
 800c470:	b580      	push	{r7, lr}
 800c472:	b084      	sub	sp, #16
 800c474:	af00      	add	r7, sp, #0
 800c476:	6078      	str	r0, [r7, #4]
 800c478:	6039      	str	r1, [r7, #0]
        TickType_t xTimeNow;
        BaseType_t xTimerListsWereSwitched;

        vTaskSuspendAll();
 800c47a:	f7fe fb3d 	bl	800aaf8 <vTaskSuspendAll>
            /* Obtain the time now to make an assessment as to whether the timer
             * has expired or not.  If obtaining the time causes the lists to switch
             * then don't process this timer as any timers that remained in the list
             * when the lists were switched will have been processed within the
             * prvSampleTimeNow() function. */
            xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c47e:	f107 0308 	add.w	r3, r7, #8
 800c482:	4618      	mov	r0, r3
 800c484:	f000 f866 	bl	800c554 <prvSampleTimeNow>
 800c488:	60f8      	str	r0, [r7, #12]

            if( xTimerListsWereSwitched == pdFALSE )
 800c48a:	68bb      	ldr	r3, [r7, #8]
 800c48c:	2b00      	cmp	r3, #0
 800c48e:	d130      	bne.n	800c4f2 <prvProcessTimerOrBlockTask+0x82>
            {
                /* The tick count has not overflowed, has the timer expired? */
                if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	2b00      	cmp	r3, #0
 800c494:	d10a      	bne.n	800c4ac <prvProcessTimerOrBlockTask+0x3c>
 800c496:	687a      	ldr	r2, [r7, #4]
 800c498:	68fb      	ldr	r3, [r7, #12]
 800c49a:	429a      	cmp	r2, r3
 800c49c:	d806      	bhi.n	800c4ac <prvProcessTimerOrBlockTask+0x3c>
                {
                    ( void ) xTaskResumeAll();
 800c49e:	f7fe fb39 	bl	800ab14 <xTaskResumeAll>
                    prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800c4a2:	68f9      	ldr	r1, [r7, #12]
 800c4a4:	6878      	ldr	r0, [r7, #4]
 800c4a6:	f7ff ff9f 	bl	800c3e8 <prvProcessExpiredTimer>
            else
            {
                ( void ) xTaskResumeAll();
            }
        }
    }
 800c4aa:	e024      	b.n	800c4f6 <prvProcessTimerOrBlockTask+0x86>
                    if( xListWasEmpty != pdFALSE )
 800c4ac:	683b      	ldr	r3, [r7, #0]
 800c4ae:	2b00      	cmp	r3, #0
 800c4b0:	d008      	beq.n	800c4c4 <prvProcessTimerOrBlockTask+0x54>
                        xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800c4b2:	4b13      	ldr	r3, [pc, #76]	@ (800c500 <prvProcessTimerOrBlockTask+0x90>)
 800c4b4:	681b      	ldr	r3, [r3, #0]
 800c4b6:	681b      	ldr	r3, [r3, #0]
 800c4b8:	2b00      	cmp	r3, #0
 800c4ba:	d101      	bne.n	800c4c0 <prvProcessTimerOrBlockTask+0x50>
 800c4bc:	2301      	movs	r3, #1
 800c4be:	e000      	b.n	800c4c2 <prvProcessTimerOrBlockTask+0x52>
 800c4c0:	2300      	movs	r3, #0
 800c4c2:	603b      	str	r3, [r7, #0]
                    vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800c4c4:	4b0f      	ldr	r3, [pc, #60]	@ (800c504 <prvProcessTimerOrBlockTask+0x94>)
 800c4c6:	6818      	ldr	r0, [r3, #0]
 800c4c8:	687a      	ldr	r2, [r7, #4]
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	1ad3      	subs	r3, r2, r3
 800c4ce:	683a      	ldr	r2, [r7, #0]
 800c4d0:	4619      	mov	r1, r3
 800c4d2:	f7fd fe4d 	bl	800a170 <vQueueWaitForMessageRestricted>
                    if( xTaskResumeAll() == pdFALSE )
 800c4d6:	f7fe fb1d 	bl	800ab14 <xTaskResumeAll>
 800c4da:	4603      	mov	r3, r0
 800c4dc:	2b00      	cmp	r3, #0
 800c4de:	d10a      	bne.n	800c4f6 <prvProcessTimerOrBlockTask+0x86>
                        taskYIELD_WITHIN_API();
 800c4e0:	4b09      	ldr	r3, [pc, #36]	@ (800c508 <prvProcessTimerOrBlockTask+0x98>)
 800c4e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800c4e6:	601a      	str	r2, [r3, #0]
 800c4e8:	f3bf 8f4f 	dsb	sy
 800c4ec:	f3bf 8f6f 	isb	sy
    }
 800c4f0:	e001      	b.n	800c4f6 <prvProcessTimerOrBlockTask+0x86>
                ( void ) xTaskResumeAll();
 800c4f2:	f7fe fb0f 	bl	800ab14 <xTaskResumeAll>
    }
 800c4f6:	bf00      	nop
 800c4f8:	3710      	adds	r7, #16
 800c4fa:	46bd      	mov	sp, r7
 800c4fc:	bd80      	pop	{r7, pc}
 800c4fe:	bf00      	nop
 800c500:	200013a8 	.word	0x200013a8
 800c504:	200013ac 	.word	0x200013ac
 800c508:	e000ed04 	.word	0xe000ed04

0800c50c <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

    static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
    {
 800c50c:	b480      	push	{r7}
 800c50e:	b085      	sub	sp, #20
 800c510:	af00      	add	r7, sp, #0
 800c512:	6078      	str	r0, [r7, #4]
         * the timer with the nearest expiry time will expire.  If there are no
         * active timers then just set the next expire time to 0.  That will cause
         * this task to unblock when the tick count overflows, at which point the
         * timer lists will be switched and the next expiry time can be
         * re-assessed.  */
        *pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800c514:	4b0e      	ldr	r3, [pc, #56]	@ (800c550 <prvGetNextExpireTime+0x44>)
 800c516:	681b      	ldr	r3, [r3, #0]
 800c518:	681b      	ldr	r3, [r3, #0]
 800c51a:	2b00      	cmp	r3, #0
 800c51c:	d101      	bne.n	800c522 <prvGetNextExpireTime+0x16>
 800c51e:	2201      	movs	r2, #1
 800c520:	e000      	b.n	800c524 <prvGetNextExpireTime+0x18>
 800c522:	2200      	movs	r2, #0
 800c524:	687b      	ldr	r3, [r7, #4]
 800c526:	601a      	str	r2, [r3, #0]

        if( *pxListWasEmpty == pdFALSE )
 800c528:	687b      	ldr	r3, [r7, #4]
 800c52a:	681b      	ldr	r3, [r3, #0]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d105      	bne.n	800c53c <prvGetNextExpireTime+0x30>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c530:	4b07      	ldr	r3, [pc, #28]	@ (800c550 <prvGetNextExpireTime+0x44>)
 800c532:	681b      	ldr	r3, [r3, #0]
 800c534:	68db      	ldr	r3, [r3, #12]
 800c536:	681b      	ldr	r3, [r3, #0]
 800c538:	60fb      	str	r3, [r7, #12]
 800c53a:	e001      	b.n	800c540 <prvGetNextExpireTime+0x34>
        }
        else
        {
            /* Ensure the task unblocks when the tick count rolls over. */
            xNextExpireTime = ( TickType_t ) 0U;
 800c53c:	2300      	movs	r3, #0
 800c53e:	60fb      	str	r3, [r7, #12]
        }

        return xNextExpireTime;
 800c540:	68fb      	ldr	r3, [r7, #12]
    }
 800c542:	4618      	mov	r0, r3
 800c544:	3714      	adds	r7, #20
 800c546:	46bd      	mov	sp, r7
 800c548:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c54c:	4770      	bx	lr
 800c54e:	bf00      	nop
 800c550:	200013a4 	.word	0x200013a4

0800c554 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

    static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
    {
 800c554:	b580      	push	{r7, lr}
 800c556:	b084      	sub	sp, #16
 800c558:	af00      	add	r7, sp, #0
 800c55a:	6078      	str	r0, [r7, #4]
        TickType_t xTimeNow;
        PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U;

        xTimeNow = xTaskGetTickCount();
 800c55c:	f7fe fbec 	bl	800ad38 <xTaskGetTickCount>
 800c560:	60f8      	str	r0, [r7, #12]

        if( xTimeNow < xLastTime )
 800c562:	4b0b      	ldr	r3, [pc, #44]	@ (800c590 <prvSampleTimeNow+0x3c>)
 800c564:	681b      	ldr	r3, [r3, #0]
 800c566:	68fa      	ldr	r2, [r7, #12]
 800c568:	429a      	cmp	r2, r3
 800c56a:	d205      	bcs.n	800c578 <prvSampleTimeNow+0x24>
        {
            prvSwitchTimerLists();
 800c56c:	f000 f938 	bl	800c7e0 <prvSwitchTimerLists>
            *pxTimerListsWereSwitched = pdTRUE;
 800c570:	687b      	ldr	r3, [r7, #4]
 800c572:	2201      	movs	r2, #1
 800c574:	601a      	str	r2, [r3, #0]
 800c576:	e002      	b.n	800c57e <prvSampleTimeNow+0x2a>
        }
        else
        {
            *pxTimerListsWereSwitched = pdFALSE;
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	2200      	movs	r2, #0
 800c57c:	601a      	str	r2, [r3, #0]
        }

        xLastTime = xTimeNow;
 800c57e:	4a04      	ldr	r2, [pc, #16]	@ (800c590 <prvSampleTimeNow+0x3c>)
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	6013      	str	r3, [r2, #0]

        return xTimeNow;
 800c584:	68fb      	ldr	r3, [r7, #12]
    }
 800c586:	4618      	mov	r0, r3
 800c588:	3710      	adds	r7, #16
 800c58a:	46bd      	mov	sp, r7
 800c58c:	bd80      	pop	{r7, pc}
 800c58e:	bf00      	nop
 800c590:	200013b4 	.word	0x200013b4

0800c594 <prvInsertTimerInActiveList>:

    static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer,
                                                  const TickType_t xNextExpiryTime,
                                                  const TickType_t xTimeNow,
                                                  const TickType_t xCommandTime )
    {
 800c594:	b580      	push	{r7, lr}
 800c596:	b086      	sub	sp, #24
 800c598:	af00      	add	r7, sp, #0
 800c59a:	60f8      	str	r0, [r7, #12]
 800c59c:	60b9      	str	r1, [r7, #8]
 800c59e:	607a      	str	r2, [r7, #4]
 800c5a0:	603b      	str	r3, [r7, #0]
        BaseType_t xProcessTimerNow = pdFALSE;
 800c5a2:	2300      	movs	r3, #0
 800c5a4:	617b      	str	r3, [r7, #20]

        listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	68ba      	ldr	r2, [r7, #8]
 800c5aa:	605a      	str	r2, [r3, #4]
        listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	68fa      	ldr	r2, [r7, #12]
 800c5b0:	611a      	str	r2, [r3, #16]

        if( xNextExpiryTime <= xTimeNow )
 800c5b2:	68ba      	ldr	r2, [r7, #8]
 800c5b4:	687b      	ldr	r3, [r7, #4]
 800c5b6:	429a      	cmp	r2, r3
 800c5b8:	d812      	bhi.n	800c5e0 <prvInsertTimerInActiveList+0x4c>
        {
            /* Has the expiry time elapsed between the command to start/reset a
             * timer was issued, and the time the command was processed? */
            if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks )
 800c5ba:	687a      	ldr	r2, [r7, #4]
 800c5bc:	683b      	ldr	r3, [r7, #0]
 800c5be:	1ad2      	subs	r2, r2, r3
 800c5c0:	68fb      	ldr	r3, [r7, #12]
 800c5c2:	699b      	ldr	r3, [r3, #24]
 800c5c4:	429a      	cmp	r2, r3
 800c5c6:	d302      	bcc.n	800c5ce <prvInsertTimerInActiveList+0x3a>
            {
                /* The time between a command being issued and the command being
                 * processed actually exceeds the timers period.  */
                xProcessTimerNow = pdTRUE;
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	617b      	str	r3, [r7, #20]
 800c5cc:	e01b      	b.n	800c606 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800c5ce:	4b10      	ldr	r3, [pc, #64]	@ (800c610 <prvInsertTimerInActiveList+0x7c>)
 800c5d0:	681a      	ldr	r2, [r3, #0]
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	3304      	adds	r3, #4
 800c5d6:	4619      	mov	r1, r3
 800c5d8:	4610      	mov	r0, r2
 800c5da:	f7fc fcf8 	bl	8008fce <vListInsert>
 800c5de:	e012      	b.n	800c606 <prvInsertTimerInActiveList+0x72>
            }
        }
        else
        {
            if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800c5e0:	687a      	ldr	r2, [r7, #4]
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	429a      	cmp	r2, r3
 800c5e6:	d206      	bcs.n	800c5f6 <prvInsertTimerInActiveList+0x62>
 800c5e8:	68ba      	ldr	r2, [r7, #8]
 800c5ea:	683b      	ldr	r3, [r7, #0]
 800c5ec:	429a      	cmp	r2, r3
 800c5ee:	d302      	bcc.n	800c5f6 <prvInsertTimerInActiveList+0x62>
            {
                /* If, since the command was issued, the tick count has overflowed
                 * but the expiry time has not, then the timer must have already passed
                 * its expiry time and should be processed immediately. */
                xProcessTimerNow = pdTRUE;
 800c5f0:	2301      	movs	r3, #1
 800c5f2:	617b      	str	r3, [r7, #20]
 800c5f4:	e007      	b.n	800c606 <prvInsertTimerInActiveList+0x72>
            }
            else
            {
                vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800c5f6:	4b07      	ldr	r3, [pc, #28]	@ (800c614 <prvInsertTimerInActiveList+0x80>)
 800c5f8:	681a      	ldr	r2, [r3, #0]
 800c5fa:	68fb      	ldr	r3, [r7, #12]
 800c5fc:	3304      	adds	r3, #4
 800c5fe:	4619      	mov	r1, r3
 800c600:	4610      	mov	r0, r2
 800c602:	f7fc fce4 	bl	8008fce <vListInsert>
            }
        }

        return xProcessTimerNow;
 800c606:	697b      	ldr	r3, [r7, #20]
    }
 800c608:	4618      	mov	r0, r3
 800c60a:	3718      	adds	r7, #24
 800c60c:	46bd      	mov	sp, r7
 800c60e:	bd80      	pop	{r7, pc}
 800c610:	200013a8 	.word	0x200013a8
 800c614:	200013a4 	.word	0x200013a4

0800c618 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

    static void prvProcessReceivedCommands( void )
    {
 800c618:	b580      	push	{r7, lr}
 800c61a:	b08a      	sub	sp, #40	@ 0x28
 800c61c:	af00      	add	r7, sp, #0
        DaemonTaskMessage_t xMessage = { 0 };
 800c61e:	1d3b      	adds	r3, r7, #4
 800c620:	2200      	movs	r2, #0
 800c622:	601a      	str	r2, [r3, #0]
 800c624:	605a      	str	r2, [r3, #4]
 800c626:	609a      	str	r2, [r3, #8]
 800c628:	60da      	str	r2, [r3, #12]
        Timer_t * pxTimer;
        BaseType_t xTimerListsWereSwitched;
        TickType_t xTimeNow;

        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800c62a:	e0c7      	b.n	800c7bc <prvProcessReceivedCommands+0x1a4>
        {
            #if ( INCLUDE_xTimerPendFunctionCall == 1 )
            {
                /* Negative commands are pended function calls rather than timer
                 * commands. */
                if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800c62c:	687b      	ldr	r3, [r7, #4]
 800c62e:	2b00      	cmp	r3, #0
 800c630:	da19      	bge.n	800c666 <prvProcessReceivedCommands+0x4e>
                {
                    const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800c632:	1d3b      	adds	r3, r7, #4
 800c634:	3304      	adds	r3, #4
 800c636:	627b      	str	r3, [r7, #36]	@ 0x24

                    /* The timer uses the xCallbackParameters member to request a
                     * callback be executed.  Check the callback is not NULL. */
                    configASSERT( pxCallback );
 800c638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d10b      	bne.n	800c656 <prvProcessReceivedCommands+0x3e>
    __asm volatile
 800c63e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c642:	f383 8811 	msr	BASEPRI, r3
 800c646:	f3bf 8f6f 	isb	sy
 800c64a:	f3bf 8f4f 	dsb	sy
 800c64e:	61bb      	str	r3, [r7, #24]
}
 800c650:	bf00      	nop
 800c652:	bf00      	nop
 800c654:	e7fd      	b.n	800c652 <prvProcessReceivedCommands+0x3a>

                    /* Call the function. */
                    pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800c656:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c658:	681b      	ldr	r3, [r3, #0]
 800c65a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c65c:	6850      	ldr	r0, [r2, #4]
 800c65e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c660:	6892      	ldr	r2, [r2, #8]
 800c662:	4611      	mov	r1, r2
 800c664:	4798      	blx	r3
            }
            #endif /* INCLUDE_xTimerPendFunctionCall */

            /* Commands that are positive are timer commands rather than pended
             * function calls. */
            if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800c666:	687b      	ldr	r3, [r7, #4]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	f2c0 80a7 	blt.w	800c7bc <prvProcessReceivedCommands+0x1a4>
            {
                /* The messages uses the xTimerParameters member to work on a
                 * software timer. */
                pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800c66e:	68fb      	ldr	r3, [r7, #12]
 800c670:	623b      	str	r3, [r7, #32]

                if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE )
 800c672:	6a3b      	ldr	r3, [r7, #32]
 800c674:	695b      	ldr	r3, [r3, #20]
 800c676:	2b00      	cmp	r3, #0
 800c678:	d004      	beq.n	800c684 <prvProcessReceivedCommands+0x6c>
                {
                    /* The timer is in a list, remove it. */
                    ( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800c67a:	6a3b      	ldr	r3, [r7, #32]
 800c67c:	3304      	adds	r3, #4
 800c67e:	4618      	mov	r0, r3
 800c680:	f7fc fce0 	bl	8009044 <uxListRemove>
                 *  it must be present in the function call.  prvSampleTimeNow() must be
                 *  called after the message is received from xTimerQueue so there is no
                 *  possibility of a higher priority task adding a message to the message
                 *  queue with a time that is ahead of the timer daemon task (because it
                 *  pre-empted the timer daemon task after the xTimeNow value was set). */
                xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800c684:	463b      	mov	r3, r7
 800c686:	4618      	mov	r0, r3
 800c688:	f7ff ff64 	bl	800c554 <prvSampleTimeNow>
 800c68c:	61f8      	str	r0, [r7, #28]

                switch( xMessage.xMessageID )
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	3b01      	subs	r3, #1
 800c692:	2b08      	cmp	r3, #8
 800c694:	f200 808f 	bhi.w	800c7b6 <prvProcessReceivedCommands+0x19e>
 800c698:	a201      	add	r2, pc, #4	@ (adr r2, 800c6a0 <prvProcessReceivedCommands+0x88>)
 800c69a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c69e:	bf00      	nop
 800c6a0:	0800c6c5 	.word	0x0800c6c5
 800c6a4:	0800c6c5 	.word	0x0800c6c5
 800c6a8:	0800c72d 	.word	0x0800c72d
 800c6ac:	0800c741 	.word	0x0800c741
 800c6b0:	0800c78d 	.word	0x0800c78d
 800c6b4:	0800c6c5 	.word	0x0800c6c5
 800c6b8:	0800c6c5 	.word	0x0800c6c5
 800c6bc:	0800c72d 	.word	0x0800c72d
 800c6c0:	0800c741 	.word	0x0800c741
                    case tmrCOMMAND_START:
                    case tmrCOMMAND_START_FROM_ISR:
                    case tmrCOMMAND_RESET:
                    case tmrCOMMAND_RESET_FROM_ISR:
                        /* Start or restart a timer. */
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800c6c4:	6a3b      	ldr	r3, [r7, #32]
 800c6c6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6ca:	f043 0301 	orr.w	r3, r3, #1
 800c6ce:	b2da      	uxtb	r2, r3
 800c6d0:	6a3b      	ldr	r3, [r7, #32]
 800c6d2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

                        if( prvInsertTimerInActiveList( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800c6d6:	68ba      	ldr	r2, [r7, #8]
 800c6d8:	6a3b      	ldr	r3, [r7, #32]
 800c6da:	699b      	ldr	r3, [r3, #24]
 800c6dc:	18d1      	adds	r1, r2, r3
 800c6de:	68bb      	ldr	r3, [r7, #8]
 800c6e0:	69fa      	ldr	r2, [r7, #28]
 800c6e2:	6a38      	ldr	r0, [r7, #32]
 800c6e4:	f7ff ff56 	bl	800c594 <prvInsertTimerInActiveList>
 800c6e8:	4603      	mov	r3, r0
 800c6ea:	2b00      	cmp	r3, #0
 800c6ec:	d065      	beq.n	800c7ba <prvProcessReceivedCommands+0x1a2>
                        {
                            /* The timer expired before it was added to the active
                             * timer list.  Process it now. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0U )
 800c6ee:	6a3b      	ldr	r3, [r7, #32]
 800c6f0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c6f4:	f003 0304 	and.w	r3, r3, #4
 800c6f8:	2b00      	cmp	r3, #0
 800c6fa:	d009      	beq.n	800c710 <prvProcessReceivedCommands+0xf8>
                            {
                                prvReloadTimer( pxTimer, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow );
 800c6fc:	68ba      	ldr	r2, [r7, #8]
 800c6fe:	6a3b      	ldr	r3, [r7, #32]
 800c700:	699b      	ldr	r3, [r3, #24]
 800c702:	4413      	add	r3, r2
 800c704:	69fa      	ldr	r2, [r7, #28]
 800c706:	4619      	mov	r1, r3
 800c708:	6a38      	ldr	r0, [r7, #32]
 800c70a:	f7ff fe4b 	bl	800c3a4 <prvReloadTimer>
 800c70e:	e008      	b.n	800c722 <prvProcessReceivedCommands+0x10a>
                            }
                            else
                            {
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c710:	6a3b      	ldr	r3, [r7, #32]
 800c712:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c716:	f023 0301 	bic.w	r3, r3, #1
 800c71a:	b2da      	uxtb	r2, r3
 800c71c:	6a3b      	ldr	r3, [r7, #32]
 800c71e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                            }

                            /* Call the timer callback. */
                            traceTIMER_EXPIRED( pxTimer );
                            pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800c722:	6a3b      	ldr	r3, [r7, #32]
 800c724:	6a1b      	ldr	r3, [r3, #32]
 800c726:	6a38      	ldr	r0, [r7, #32]
 800c728:	4798      	blx	r3
                        else
                        {
                            mtCOVERAGE_TEST_MARKER();
                        }

                        break;
 800c72a:	e046      	b.n	800c7ba <prvProcessReceivedCommands+0x1a2>

                    case tmrCOMMAND_STOP:
                    case tmrCOMMAND_STOP_FROM_ISR:
                        /* The timer has already been removed from the active list. */
                        pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c72c:	6a3b      	ldr	r3, [r7, #32]
 800c72e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c732:	f023 0301 	bic.w	r3, r3, #1
 800c736:	b2da      	uxtb	r2, r3
 800c738:	6a3b      	ldr	r3, [r7, #32]
 800c73a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800c73e:	e03d      	b.n	800c7bc <prvProcessReceivedCommands+0x1a4>

                    case tmrCOMMAND_CHANGE_PERIOD:
                    case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR:
                        pxTimer->ucStatus |= ( uint8_t ) tmrSTATUS_IS_ACTIVE;
 800c740:	6a3b      	ldr	r3, [r7, #32]
 800c742:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c746:	f043 0301 	orr.w	r3, r3, #1
 800c74a:	b2da      	uxtb	r2, r3
 800c74c:	6a3b      	ldr	r3, [r7, #32]
 800c74e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800c752:	68ba      	ldr	r2, [r7, #8]
 800c754:	6a3b      	ldr	r3, [r7, #32]
 800c756:	619a      	str	r2, [r3, #24]
                        configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800c758:	6a3b      	ldr	r3, [r7, #32]
 800c75a:	699b      	ldr	r3, [r3, #24]
 800c75c:	2b00      	cmp	r3, #0
 800c75e:	d10b      	bne.n	800c778 <prvProcessReceivedCommands+0x160>
    __asm volatile
 800c760:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c764:	f383 8811 	msr	BASEPRI, r3
 800c768:	f3bf 8f6f 	isb	sy
 800c76c:	f3bf 8f4f 	dsb	sy
 800c770:	617b      	str	r3, [r7, #20]
}
 800c772:	bf00      	nop
 800c774:	bf00      	nop
 800c776:	e7fd      	b.n	800c774 <prvProcessReceivedCommands+0x15c>
                         * be longer or shorter than the old one.  The command time is
                         * therefore set to the current time, and as the period cannot
                         * be zero the next expiry time can only be in the future,
                         * meaning (unlike for the xTimerStart() case above) there is
                         * no fail case that needs to be handled here. */
                        ( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800c778:	6a3b      	ldr	r3, [r7, #32]
 800c77a:	699a      	ldr	r2, [r3, #24]
 800c77c:	69fb      	ldr	r3, [r7, #28]
 800c77e:	18d1      	adds	r1, r2, r3
 800c780:	69fb      	ldr	r3, [r7, #28]
 800c782:	69fa      	ldr	r2, [r7, #28]
 800c784:	6a38      	ldr	r0, [r7, #32]
 800c786:	f7ff ff05 	bl	800c594 <prvInsertTimerInActiveList>
                        break;
 800c78a:	e017      	b.n	800c7bc <prvProcessReceivedCommands+0x1a4>
                        #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
                        {
                            /* The timer has already been removed from the active list,
                             * just free up the memory if the memory was dynamically
                             * allocated. */
                            if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800c78c:	6a3b      	ldr	r3, [r7, #32]
 800c78e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c792:	f003 0302 	and.w	r3, r3, #2
 800c796:	2b00      	cmp	r3, #0
 800c798:	d103      	bne.n	800c7a2 <prvProcessReceivedCommands+0x18a>
                            {
                                vPortFree( pxTimer );
 800c79a:	6a38      	ldr	r0, [r7, #32]
 800c79c:	f000 fc62 	bl	800d064 <vPortFree>
                             * no need to free the memory - just mark the timer as
                             * "not active". */
                            pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
                        }
                        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
                        break;
 800c7a0:	e00c      	b.n	800c7bc <prvProcessReceivedCommands+0x1a4>
                                pxTimer->ucStatus &= ( ( uint8_t ) ~tmrSTATUS_IS_ACTIVE );
 800c7a2:	6a3b      	ldr	r3, [r7, #32]
 800c7a4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800c7a8:	f023 0301 	bic.w	r3, r3, #1
 800c7ac:	b2da      	uxtb	r2, r3
 800c7ae:	6a3b      	ldr	r3, [r7, #32]
 800c7b0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                        break;
 800c7b4:	e002      	b.n	800c7bc <prvProcessReceivedCommands+0x1a4>

                    default:
                        /* Don't expect to get here. */
                        break;
 800c7b6:	bf00      	nop
 800c7b8:	e000      	b.n	800c7bc <prvProcessReceivedCommands+0x1a4>
                        break;
 800c7ba:	bf00      	nop
        while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL )
 800c7bc:	4b07      	ldr	r3, [pc, #28]	@ (800c7dc <prvProcessReceivedCommands+0x1c4>)
 800c7be:	681b      	ldr	r3, [r3, #0]
 800c7c0:	1d39      	adds	r1, r7, #4
 800c7c2:	2200      	movs	r2, #0
 800c7c4:	4618      	mov	r0, r3
 800c7c6:	f7fd f81d 	bl	8009804 <xQueueReceive>
 800c7ca:	4603      	mov	r3, r0
 800c7cc:	2b00      	cmp	r3, #0
 800c7ce:	f47f af2d 	bne.w	800c62c <prvProcessReceivedCommands+0x14>
                }
            }
        }
    }
 800c7d2:	bf00      	nop
 800c7d4:	bf00      	nop
 800c7d6:	3728      	adds	r7, #40	@ 0x28
 800c7d8:	46bd      	mov	sp, r7
 800c7da:	bd80      	pop	{r7, pc}
 800c7dc:	200013ac 	.word	0x200013ac

0800c7e0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

    static void prvSwitchTimerLists( void )
    {
 800c7e0:	b580      	push	{r7, lr}
 800c7e2:	b082      	sub	sp, #8
 800c7e4:	af00      	add	r7, sp, #0

        /* The tick count has overflowed.  The timer lists must be switched.
         * If there are any timers still referenced from the current timer list
         * then they must have expired and should be processed before the lists
         * are switched. */
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c7e6:	e009      	b.n	800c7fc <prvSwitchTimerLists+0x1c>
        {
            xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800c7e8:	4b0e      	ldr	r3, [pc, #56]	@ (800c824 <prvSwitchTimerLists+0x44>)
 800c7ea:	681b      	ldr	r3, [r3, #0]
 800c7ec:	68db      	ldr	r3, [r3, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	603b      	str	r3, [r7, #0]

            /* Process the expired timer.  For auto-reload timers, be careful to
             * process only expirations that occur on the current list.  Further
             * expirations must wait until after the lists are switched. */
            prvProcessExpiredTimer( xNextExpireTime, tmrMAX_TIME_BEFORE_OVERFLOW );
 800c7f2:	f04f 31ff 	mov.w	r1, #4294967295
 800c7f6:	6838      	ldr	r0, [r7, #0]
 800c7f8:	f7ff fdf6 	bl	800c3e8 <prvProcessExpiredTimer>
        while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800c7fc:	4b09      	ldr	r3, [pc, #36]	@ (800c824 <prvSwitchTimerLists+0x44>)
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	681b      	ldr	r3, [r3, #0]
 800c802:	2b00      	cmp	r3, #0
 800c804:	d1f0      	bne.n	800c7e8 <prvSwitchTimerLists+0x8>
        }

        pxTemp = pxCurrentTimerList;
 800c806:	4b07      	ldr	r3, [pc, #28]	@ (800c824 <prvSwitchTimerLists+0x44>)
 800c808:	681b      	ldr	r3, [r3, #0]
 800c80a:	607b      	str	r3, [r7, #4]
        pxCurrentTimerList = pxOverflowTimerList;
 800c80c:	4b06      	ldr	r3, [pc, #24]	@ (800c828 <prvSwitchTimerLists+0x48>)
 800c80e:	681b      	ldr	r3, [r3, #0]
 800c810:	4a04      	ldr	r2, [pc, #16]	@ (800c824 <prvSwitchTimerLists+0x44>)
 800c812:	6013      	str	r3, [r2, #0]
        pxOverflowTimerList = pxTemp;
 800c814:	4a04      	ldr	r2, [pc, #16]	@ (800c828 <prvSwitchTimerLists+0x48>)
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	6013      	str	r3, [r2, #0]
    }
 800c81a:	bf00      	nop
 800c81c:	3708      	adds	r7, #8
 800c81e:	46bd      	mov	sp, r7
 800c820:	bd80      	pop	{r7, pc}
 800c822:	bf00      	nop
 800c824:	200013a4 	.word	0x200013a4
 800c828:	200013a8 	.word	0x200013a8

0800c82c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

    static void prvCheckForValidListAndQueue( void )
    {
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b082      	sub	sp, #8
 800c830:	af02      	add	r7, sp, #8
        /* Check that the list from which active timers are referenced, and the
         * queue used to communicate with the timer service, have been
         * initialised. */
        taskENTER_CRITICAL();
 800c832:	f000 f9b7 	bl	800cba4 <vPortEnterCritical>
        {
            if( xTimerQueue == NULL )
 800c836:	4b15      	ldr	r3, [pc, #84]	@ (800c88c <prvCheckForValidListAndQueue+0x60>)
 800c838:	681b      	ldr	r3, [r3, #0]
 800c83a:	2b00      	cmp	r3, #0
 800c83c:	d120      	bne.n	800c880 <prvCheckForValidListAndQueue+0x54>
            {
                vListInitialise( &xActiveTimerList1 );
 800c83e:	4814      	ldr	r0, [pc, #80]	@ (800c890 <prvCheckForValidListAndQueue+0x64>)
 800c840:	f7fc fb6e 	bl	8008f20 <vListInitialise>
                vListInitialise( &xActiveTimerList2 );
 800c844:	4813      	ldr	r0, [pc, #76]	@ (800c894 <prvCheckForValidListAndQueue+0x68>)
 800c846:	f7fc fb6b 	bl	8008f20 <vListInitialise>
                pxCurrentTimerList = &xActiveTimerList1;
 800c84a:	4b13      	ldr	r3, [pc, #76]	@ (800c898 <prvCheckForValidListAndQueue+0x6c>)
 800c84c:	4a10      	ldr	r2, [pc, #64]	@ (800c890 <prvCheckForValidListAndQueue+0x64>)
 800c84e:	601a      	str	r2, [r3, #0]
                pxOverflowTimerList = &xActiveTimerList2;
 800c850:	4b12      	ldr	r3, [pc, #72]	@ (800c89c <prvCheckForValidListAndQueue+0x70>)
 800c852:	4a10      	ldr	r2, [pc, #64]	@ (800c894 <prvCheckForValidListAndQueue+0x68>)
 800c854:	601a      	str	r2, [r3, #0]
                    /* The timer queue is allocated statically in case
                     * configSUPPORT_DYNAMIC_ALLOCATION is 0. */
                    PRIVILEGED_DATA static StaticQueue_t xStaticTimerQueue;
                    PRIVILEGED_DATA static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ];

                    xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800c856:	2300      	movs	r3, #0
 800c858:	9300      	str	r3, [sp, #0]
 800c85a:	4b11      	ldr	r3, [pc, #68]	@ (800c8a0 <prvCheckForValidListAndQueue+0x74>)
 800c85c:	4a11      	ldr	r2, [pc, #68]	@ (800c8a4 <prvCheckForValidListAndQueue+0x78>)
 800c85e:	2110      	movs	r1, #16
 800c860:	200a      	movs	r0, #10
 800c862:	f7fc fcb5 	bl	80091d0 <xQueueGenericCreateStatic>
 800c866:	4603      	mov	r3, r0
 800c868:	4a08      	ldr	r2, [pc, #32]	@ (800c88c <prvCheckForValidListAndQueue+0x60>)
 800c86a:	6013      	str	r3, [r2, #0]
                }
                #endif /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */

                #if ( configQUEUE_REGISTRY_SIZE > 0 )
                {
                    if( xTimerQueue != NULL )
 800c86c:	4b07      	ldr	r3, [pc, #28]	@ (800c88c <prvCheckForValidListAndQueue+0x60>)
 800c86e:	681b      	ldr	r3, [r3, #0]
 800c870:	2b00      	cmp	r3, #0
 800c872:	d005      	beq.n	800c880 <prvCheckForValidListAndQueue+0x54>
                    {
                        vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800c874:	4b05      	ldr	r3, [pc, #20]	@ (800c88c <prvCheckForValidListAndQueue+0x60>)
 800c876:	681b      	ldr	r3, [r3, #0]
 800c878:	490b      	ldr	r1, [pc, #44]	@ (800c8a8 <prvCheckForValidListAndQueue+0x7c>)
 800c87a:	4618      	mov	r0, r3
 800c87c:	f7fd fbee 	bl	800a05c <vQueueAddToRegistry>
            else
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }
        taskEXIT_CRITICAL();
 800c880:	f000 f9c2 	bl	800cc08 <vPortExitCritical>
    }
 800c884:	bf00      	nop
 800c886:	46bd      	mov	sp, r7
 800c888:	bd80      	pop	{r7, pc}
 800c88a:	bf00      	nop
 800c88c:	200013ac 	.word	0x200013ac
 800c890:	2000137c 	.word	0x2000137c
 800c894:	20001390 	.word	0x20001390
 800c898:	200013a4 	.word	0x200013a4
 800c89c:	200013a8 	.word	0x200013a8
 800c8a0:	20001458 	.word	0x20001458
 800c8a4:	200013b8 	.word	0x200013b8
 800c8a8:	08014b74 	.word	0x08014b74

0800c8ac <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 800c8ac:	b480      	push	{r7}
 800c8ae:	b085      	sub	sp, #20
 800c8b0:	af00      	add	r7, sp, #0
 800c8b2:	60f8      	str	r0, [r7, #12]
 800c8b4:	60b9      	str	r1, [r7, #8]
 800c8b6:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 800c8b8:	68fb      	ldr	r3, [r7, #12]
 800c8ba:	3b04      	subs	r3, #4
 800c8bc:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 800c8be:	68fb      	ldr	r3, [r7, #12]
 800c8c0:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800c8c4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c8c6:	68fb      	ldr	r3, [r7, #12]
 800c8c8:	3b04      	subs	r3, #4
 800c8ca:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 800c8cc:	68bb      	ldr	r3, [r7, #8]
 800c8ce:	f023 0201 	bic.w	r2, r3, #1
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 800c8d6:	68fb      	ldr	r3, [r7, #12]
 800c8d8:	3b04      	subs	r3, #4
 800c8da:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 800c8dc:	4a0c      	ldr	r2, [pc, #48]	@ (800c910 <pxPortInitialiseStack+0x64>)
 800c8de:	68fb      	ldr	r3, [r7, #12]
 800c8e0:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 800c8e2:	68fb      	ldr	r3, [r7, #12]
 800c8e4:	3b14      	subs	r3, #20
 800c8e6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 800c8e8:	687a      	ldr	r2, [r7, #4]
 800c8ea:	68fb      	ldr	r3, [r7, #12]
 800c8ec:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 800c8ee:	68fb      	ldr	r3, [r7, #12]
 800c8f0:	3b04      	subs	r3, #4
 800c8f2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 800c8f4:	68fb      	ldr	r3, [r7, #12]
 800c8f6:	f06f 0202 	mvn.w	r2, #2
 800c8fa:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	3b20      	subs	r3, #32
 800c900:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 800c902:	68fb      	ldr	r3, [r7, #12]
}
 800c904:	4618      	mov	r0, r3
 800c906:	3714      	adds	r7, #20
 800c908:	46bd      	mov	sp, r7
 800c90a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c90e:	4770      	bx	lr
 800c910:	0800c915 	.word	0x0800c915

0800c914 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800c914:	b480      	push	{r7}
 800c916:	b085      	sub	sp, #20
 800c918:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 800c91a:	2300      	movs	r3, #0
 800c91c:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 800c91e:	4b13      	ldr	r3, [pc, #76]	@ (800c96c <prvTaskExitError+0x58>)
 800c920:	681b      	ldr	r3, [r3, #0]
 800c922:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c926:	d00b      	beq.n	800c940 <prvTaskExitError+0x2c>
    __asm volatile
 800c928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c92c:	f383 8811 	msr	BASEPRI, r3
 800c930:	f3bf 8f6f 	isb	sy
 800c934:	f3bf 8f4f 	dsb	sy
 800c938:	60fb      	str	r3, [r7, #12]
}
 800c93a:	bf00      	nop
 800c93c:	bf00      	nop
 800c93e:	e7fd      	b.n	800c93c <prvTaskExitError+0x28>
    __asm volatile
 800c940:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c944:	f383 8811 	msr	BASEPRI, r3
 800c948:	f3bf 8f6f 	isb	sy
 800c94c:	f3bf 8f4f 	dsb	sy
 800c950:	60bb      	str	r3, [r7, #8]
}
 800c952:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 800c954:	bf00      	nop
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2b00      	cmp	r3, #0
 800c95a:	d0fc      	beq.n	800c956 <prvTaskExitError+0x42>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 800c95c:	bf00      	nop
 800c95e:	bf00      	nop
 800c960:	3714      	adds	r7, #20
 800c962:	46bd      	mov	sp, r7
 800c964:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c968:	4770      	bx	lr
 800c96a:	bf00      	nop
 800c96c:	20000034 	.word	0x20000034

0800c970 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 800c970:	4b07      	ldr	r3, [pc, #28]	@ (800c990 <pxCurrentTCBConst2>)
 800c972:	6819      	ldr	r1, [r3, #0]
 800c974:	6808      	ldr	r0, [r1, #0]
 800c976:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c97a:	f380 8809 	msr	PSP, r0
 800c97e:	f3bf 8f6f 	isb	sy
 800c982:	f04f 0000 	mov.w	r0, #0
 800c986:	f380 8811 	msr	BASEPRI, r0
 800c98a:	4770      	bx	lr
 800c98c:	f3af 8000 	nop.w

0800c990 <pxCurrentTCBConst2>:
 800c990:	20000e74 	.word	0x20000e74
        "   bx r14                          \n"
        "                                   \n"
        "   .align 4                        \n"
        "pxCurrentTCBConst2: .word pxCurrentTCB             \n"
        );
}
 800c994:	bf00      	nop
 800c996:	bf00      	nop

0800c998 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 800c998:	4808      	ldr	r0, [pc, #32]	@ (800c9bc <prvPortStartFirstTask+0x24>)
 800c99a:	6800      	ldr	r0, [r0, #0]
 800c99c:	6800      	ldr	r0, [r0, #0]
 800c99e:	f380 8808 	msr	MSP, r0
 800c9a2:	f04f 0000 	mov.w	r0, #0
 800c9a6:	f380 8814 	msr	CONTROL, r0
 800c9aa:	b662      	cpsie	i
 800c9ac:	b661      	cpsie	f
 800c9ae:	f3bf 8f4f 	dsb	sy
 800c9b2:	f3bf 8f6f 	isb	sy
 800c9b6:	df00      	svc	0
 800c9b8:	bf00      	nop
 800c9ba:	0000      	.short	0x0000
 800c9bc:	e000ed08 	.word	0xe000ed08
        " isb                   \n"
        " svc 0                 \n" /* System call to start first task. */
        " nop                   \n"
        " .ltorg                \n"
        );
}
 800c9c0:	bf00      	nop
 800c9c2:	bf00      	nop

0800c9c4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800c9c4:	b580      	push	{r7, lr}
 800c9c6:	b08c      	sub	sp, #48	@ 0x30
 800c9c8:	af00      	add	r7, sp, #0
    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800c9ca:	4b69      	ldr	r3, [pc, #420]	@ (800cb70 <xPortStartScheduler+0x1ac>)
 800c9cc:	681b      	ldr	r3, [r3, #0]
 800c9ce:	4a69      	ldr	r2, [pc, #420]	@ (800cb74 <xPortStartScheduler+0x1b0>)
 800c9d0:	4293      	cmp	r3, r2
 800c9d2:	d10b      	bne.n	800c9ec <xPortStartScheduler+0x28>
    __asm volatile
 800c9d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9d8:	f383 8811 	msr	BASEPRI, r3
 800c9dc:	f3bf 8f6f 	isb	sy
 800c9e0:	f3bf 8f4f 	dsb	sy
 800c9e4:	623b      	str	r3, [r7, #32]
}
 800c9e6:	bf00      	nop
 800c9e8:	bf00      	nop
 800c9ea:	e7fd      	b.n	800c9e8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800c9ec:	4b60      	ldr	r3, [pc, #384]	@ (800cb70 <xPortStartScheduler+0x1ac>)
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	4a61      	ldr	r2, [pc, #388]	@ (800cb78 <xPortStartScheduler+0x1b4>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d10b      	bne.n	800ca0e <xPortStartScheduler+0x4a>
    __asm volatile
 800c9f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800c9fa:	f383 8811 	msr	BASEPRI, r3
 800c9fe:	f3bf 8f6f 	isb	sy
 800ca02:	f3bf 8f4f 	dsb	sy
 800ca06:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800ca08:	bf00      	nop
 800ca0a:	bf00      	nop
 800ca0c:	e7fd      	b.n	800ca0a <xPortStartScheduler+0x46>
     * configCHECK_HANDLER_INSTALLATION to 0 in their FreeRTOSConfig.h. Direct
     * routing, which is validated here when configCHECK_HANDLER_INSTALLATION
     * is 1, should be preferred when possible. */
    #if ( configCHECK_HANDLER_INSTALLATION == 1 )
    {
        const portISR_t * const pxVectorTable = portSCB_VTOR_REG;
 800ca0e:	4b5b      	ldr	r3, [pc, #364]	@ (800cb7c <xPortStartScheduler+0x1b8>)
 800ca10:	681b      	ldr	r3, [r3, #0]
 800ca12:	62fb      	str	r3, [r7, #44]	@ 0x2c
         * https://www.FreeRTOS.org/FAQHelp.html.
         *
         * Systems with a configurable address for the interrupt vector table
         * can also encounter assertion failures or even system faults here if
         * VTOR is not set correctly to point to the application's vector table. */
        configASSERT( pxVectorTable[ portVECTOR_INDEX_SVC ] == vPortSVCHandler );
 800ca14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca16:	332c      	adds	r3, #44	@ 0x2c
 800ca18:	681b      	ldr	r3, [r3, #0]
 800ca1a:	4a59      	ldr	r2, [pc, #356]	@ (800cb80 <xPortStartScheduler+0x1bc>)
 800ca1c:	4293      	cmp	r3, r2
 800ca1e:	d00b      	beq.n	800ca38 <xPortStartScheduler+0x74>
    __asm volatile
 800ca20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca24:	f383 8811 	msr	BASEPRI, r3
 800ca28:	f3bf 8f6f 	isb	sy
 800ca2c:	f3bf 8f4f 	dsb	sy
 800ca30:	61fb      	str	r3, [r7, #28]
}
 800ca32:	bf00      	nop
 800ca34:	bf00      	nop
 800ca36:	e7fd      	b.n	800ca34 <xPortStartScheduler+0x70>
        configASSERT( pxVectorTable[ portVECTOR_INDEX_PENDSV ] == xPortPendSVHandler );
 800ca38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ca3a:	3338      	adds	r3, #56	@ 0x38
 800ca3c:	681b      	ldr	r3, [r3, #0]
 800ca3e:	4a51      	ldr	r2, [pc, #324]	@ (800cb84 <xPortStartScheduler+0x1c0>)
 800ca40:	4293      	cmp	r3, r2
 800ca42:	d00b      	beq.n	800ca5c <xPortStartScheduler+0x98>
    __asm volatile
 800ca44:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca48:	f383 8811 	msr	BASEPRI, r3
 800ca4c:	f3bf 8f6f 	isb	sy
 800ca50:	f3bf 8f4f 	dsb	sy
 800ca54:	61bb      	str	r3, [r7, #24]
}
 800ca56:	bf00      	nop
 800ca58:	bf00      	nop
 800ca5a:	e7fd      	b.n	800ca58 <xPortStartScheduler+0x94>
    #endif /* configCHECK_HANDLER_INSTALLATION */

    #if ( configASSERT_DEFINED == 1 )
    {
        volatile uint8_t ucOriginalPriority;
        volatile uint32_t ulImplementedPrioBits = 0;
 800ca5c:	2300      	movs	r3, #0
 800ca5e:	60bb      	str	r3, [r7, #8]
        volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800ca60:	4b49      	ldr	r3, [pc, #292]	@ (800cb88 <xPortStartScheduler+0x1c4>)
 800ca62:	62bb      	str	r3, [r7, #40]	@ 0x28
         * functions can be called.  ISR safe functions are those that end in
         * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
         * ensure interrupt entry is as fast and simple as possible.
         *
         * Save the interrupt priority value that is about to be clobbered. */
        ucOriginalPriority = *pucFirstUserPriorityRegister;
 800ca64:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca66:	781b      	ldrb	r3, [r3, #0]
 800ca68:	b2db      	uxtb	r3, r3
 800ca6a:	73fb      	strb	r3, [r7, #15]

        /* Determine the number of priority bits available.  First write to all
         * possible bits. */
        *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ca6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca6e:	22ff      	movs	r2, #255	@ 0xff
 800ca70:	701a      	strb	r2, [r3, #0]

        /* Read the value back to see how many bits stuck. */
        ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ca72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca74:	781b      	ldrb	r3, [r3, #0]
 800ca76:	b2db      	uxtb	r3, r3
 800ca78:	71fb      	strb	r3, [r7, #7]

        /* Use the same mask on the maximum system call priority. */
        ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ca7a:	79fb      	ldrb	r3, [r7, #7]
 800ca7c:	b2db      	uxtb	r3, r3
 800ca7e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800ca82:	b2da      	uxtb	r2, r3
 800ca84:	4b41      	ldr	r3, [pc, #260]	@ (800cb8c <xPortStartScheduler+0x1c8>)
 800ca86:	701a      	strb	r2, [r3, #0]
         * accounting for the number of priority bits supported by the
         * hardware. A priority of 0 is invalid because setting the BASEPRI
         * register to 0 unmasks all interrupts, and interrupts with priority 0
         * cannot be masked using BASEPRI.
         * See https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
        configASSERT( ucMaxSysCallPriority );
 800ca88:	4b40      	ldr	r3, [pc, #256]	@ (800cb8c <xPortStartScheduler+0x1c8>)
 800ca8a:	781b      	ldrb	r3, [r3, #0]
 800ca8c:	2b00      	cmp	r3, #0
 800ca8e:	d10b      	bne.n	800caa8 <xPortStartScheduler+0xe4>
    __asm volatile
 800ca90:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ca94:	f383 8811 	msr	BASEPRI, r3
 800ca98:	f3bf 8f6f 	isb	sy
 800ca9c:	f3bf 8f4f 	dsb	sy
 800caa0:	617b      	str	r3, [r7, #20]
}
 800caa2:	bf00      	nop
 800caa4:	bf00      	nop
 800caa6:	e7fd      	b.n	800caa4 <xPortStartScheduler+0xe0>

        /* Check that the bits not implemented in hardware are zero in
         * configMAX_SYSCALL_INTERRUPT_PRIORITY. */
        configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & ( ~ucMaxPriorityValue ) ) == 0U );
 800caa8:	79fb      	ldrb	r3, [r7, #7]
 800caaa:	b2db      	uxtb	r3, r3
 800caac:	43db      	mvns	r3, r3
 800caae:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800cab2:	2b00      	cmp	r3, #0
 800cab4:	d013      	beq.n	800cade <xPortStartScheduler+0x11a>
    __asm volatile
 800cab6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800caba:	f383 8811 	msr	BASEPRI, r3
 800cabe:	f3bf 8f6f 	isb	sy
 800cac2:	f3bf 8f4f 	dsb	sy
 800cac6:	613b      	str	r3, [r7, #16]
}
 800cac8:	bf00      	nop
 800caca:	bf00      	nop
 800cacc:	e7fd      	b.n	800caca <xPortStartScheduler+0x106>
        /* Calculate the maximum acceptable priority group value for the number
         * of bits read back. */

        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
        {
            ulImplementedPrioBits++;
 800cace:	68bb      	ldr	r3, [r7, #8]
 800cad0:	3301      	adds	r3, #1
 800cad2:	60bb      	str	r3, [r7, #8]
            ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800cad4:	79fb      	ldrb	r3, [r7, #7]
 800cad6:	b2db      	uxtb	r3, r3
 800cad8:	005b      	lsls	r3, r3, #1
 800cada:	b2db      	uxtb	r3, r3
 800cadc:	71fb      	strb	r3, [r7, #7]
        while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800cade:	79fb      	ldrb	r3, [r7, #7]
 800cae0:	b2db      	uxtb	r3, r3
 800cae2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cae6:	2b80      	cmp	r3, #128	@ 0x80
 800cae8:	d0f1      	beq.n	800cace <xPortStartScheduler+0x10a>
        }

        if( ulImplementedPrioBits == 8 )
 800caea:	68bb      	ldr	r3, [r7, #8]
 800caec:	2b08      	cmp	r3, #8
 800caee:	d103      	bne.n	800caf8 <xPortStartScheduler+0x134>
             *
             * The following assert ensures that the sub-priority bit in the
             * configMAX_SYSCALL_INTERRUPT_PRIORITY is clear to avoid the above mentioned
             * confusion. */
            configASSERT( ( configMAX_SYSCALL_INTERRUPT_PRIORITY & 0x1U ) == 0U );
            ulMaxPRIGROUPValue = 0;
 800caf0:	4b27      	ldr	r3, [pc, #156]	@ (800cb90 <xPortStartScheduler+0x1cc>)
 800caf2:	2200      	movs	r2, #0
 800caf4:	601a      	str	r2, [r3, #0]
 800caf6:	e004      	b.n	800cb02 <xPortStartScheduler+0x13e>
        }
        else
        {
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS - ulImplementedPrioBits;
 800caf8:	68bb      	ldr	r3, [r7, #8]
 800cafa:	f1c3 0307 	rsb	r3, r3, #7
 800cafe:	4a24      	ldr	r2, [pc, #144]	@ (800cb90 <xPortStartScheduler+0x1cc>)
 800cb00:	6013      	str	r3, [r2, #0]
        }

        /* Shift the priority group value back to its position within the AIRCR
         * register. */
        ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800cb02:	4b23      	ldr	r3, [pc, #140]	@ (800cb90 <xPortStartScheduler+0x1cc>)
 800cb04:	681b      	ldr	r3, [r3, #0]
 800cb06:	021b      	lsls	r3, r3, #8
 800cb08:	4a21      	ldr	r2, [pc, #132]	@ (800cb90 <xPortStartScheduler+0x1cc>)
 800cb0a:	6013      	str	r3, [r2, #0]
        ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800cb0c:	4b20      	ldr	r3, [pc, #128]	@ (800cb90 <xPortStartScheduler+0x1cc>)
 800cb0e:	681b      	ldr	r3, [r3, #0]
 800cb10:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800cb14:	4a1e      	ldr	r2, [pc, #120]	@ (800cb90 <xPortStartScheduler+0x1cc>)
 800cb16:	6013      	str	r3, [r2, #0]

        /* Restore the clobbered interrupt priority register to its original
         * value. */
        *pucFirstUserPriorityRegister = ucOriginalPriority;
 800cb18:	7bfb      	ldrb	r3, [r7, #15]
 800cb1a:	b2da      	uxtb	r2, r3
 800cb1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800cb1e:	701a      	strb	r2, [r3, #0]
    }
    #endif /* configASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts, and make SVCall
     * the highest priority. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 800cb20:	4b1c      	ldr	r3, [pc, #112]	@ (800cb94 <xPortStartScheduler+0x1d0>)
 800cb22:	681b      	ldr	r3, [r3, #0]
 800cb24:	4a1b      	ldr	r2, [pc, #108]	@ (800cb94 <xPortStartScheduler+0x1d0>)
 800cb26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800cb2a:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 800cb2c:	4b19      	ldr	r3, [pc, #100]	@ (800cb94 <xPortStartScheduler+0x1d0>)
 800cb2e:	681b      	ldr	r3, [r3, #0]
 800cb30:	4a18      	ldr	r2, [pc, #96]	@ (800cb94 <xPortStartScheduler+0x1d0>)
 800cb32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800cb36:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR2_REG = 0;
 800cb38:	4b17      	ldr	r3, [pc, #92]	@ (800cb98 <xPortStartScheduler+0x1d4>)
 800cb3a:	2200      	movs	r2, #0
 800cb3c:	601a      	str	r2, [r3, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 800cb3e:	f000 f8ed 	bl	800cd1c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 800cb42:	4b16      	ldr	r3, [pc, #88]	@ (800cb9c <xPortStartScheduler+0x1d8>)
 800cb44:	2200      	movs	r2, #0
 800cb46:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 800cb48:	f000 f90c 	bl	800cd64 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800cb4c:	4b14      	ldr	r3, [pc, #80]	@ (800cba0 <xPortStartScheduler+0x1dc>)
 800cb4e:	681b      	ldr	r3, [r3, #0]
 800cb50:	4a13      	ldr	r2, [pc, #76]	@ (800cba0 <xPortStartScheduler+0x1dc>)
 800cb52:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800cb56:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 800cb58:	f7ff ff1e 	bl	800c998 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 800cb5c:	f7fe fa46 	bl	800afec <vTaskSwitchContext>
    prvTaskExitError();
 800cb60:	f7ff fed8 	bl	800c914 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 800cb64:	2300      	movs	r3, #0
}
 800cb66:	4618      	mov	r0, r3
 800cb68:	3730      	adds	r7, #48	@ 0x30
 800cb6a:	46bd      	mov	sp, r7
 800cb6c:	bd80      	pop	{r7, pc}
 800cb6e:	bf00      	nop
 800cb70:	e000ed00 	.word	0xe000ed00
 800cb74:	410fc271 	.word	0x410fc271
 800cb78:	410fc270 	.word	0x410fc270
 800cb7c:	e000ed08 	.word	0xe000ed08
 800cb80:	0800c971 	.word	0x0800c971
 800cb84:	0800cc61 	.word	0x0800cc61
 800cb88:	e000e400 	.word	0xe000e400
 800cb8c:	200014a8 	.word	0x200014a8
 800cb90:	200014ac 	.word	0x200014ac
 800cb94:	e000ed20 	.word	0xe000ed20
 800cb98:	e000ed1c 	.word	0xe000ed1c
 800cb9c:	20000034 	.word	0x20000034
 800cba0:	e000ef34 	.word	0xe000ef34

0800cba4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800cba4:	b480      	push	{r7}
 800cba6:	b083      	sub	sp, #12
 800cba8:	af00      	add	r7, sp, #0
    __asm volatile
 800cbaa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbae:	f383 8811 	msr	BASEPRI, r3
 800cbb2:	f3bf 8f6f 	isb	sy
 800cbb6:	f3bf 8f4f 	dsb	sy
 800cbba:	607b      	str	r3, [r7, #4]
}
 800cbbc:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 800cbbe:	4b10      	ldr	r3, [pc, #64]	@ (800cc00 <vPortEnterCritical+0x5c>)
 800cbc0:	681b      	ldr	r3, [r3, #0]
 800cbc2:	3301      	adds	r3, #1
 800cbc4:	4a0e      	ldr	r2, [pc, #56]	@ (800cc00 <vPortEnterCritical+0x5c>)
 800cbc6:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 800cbc8:	4b0d      	ldr	r3, [pc, #52]	@ (800cc00 <vPortEnterCritical+0x5c>)
 800cbca:	681b      	ldr	r3, [r3, #0]
 800cbcc:	2b01      	cmp	r3, #1
 800cbce:	d110      	bne.n	800cbf2 <vPortEnterCritical+0x4e>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800cbd0:	4b0c      	ldr	r3, [pc, #48]	@ (800cc04 <vPortEnterCritical+0x60>)
 800cbd2:	681b      	ldr	r3, [r3, #0]
 800cbd4:	b2db      	uxtb	r3, r3
 800cbd6:	2b00      	cmp	r3, #0
 800cbd8:	d00b      	beq.n	800cbf2 <vPortEnterCritical+0x4e>
    __asm volatile
 800cbda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cbde:	f383 8811 	msr	BASEPRI, r3
 800cbe2:	f3bf 8f6f 	isb	sy
 800cbe6:	f3bf 8f4f 	dsb	sy
 800cbea:	603b      	str	r3, [r7, #0]
}
 800cbec:	bf00      	nop
 800cbee:	bf00      	nop
 800cbf0:	e7fd      	b.n	800cbee <vPortEnterCritical+0x4a>
    }
}
 800cbf2:	bf00      	nop
 800cbf4:	370c      	adds	r7, #12
 800cbf6:	46bd      	mov	sp, r7
 800cbf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbfc:	4770      	bx	lr
 800cbfe:	bf00      	nop
 800cc00:	20000034 	.word	0x20000034
 800cc04:	e000ed04 	.word	0xe000ed04

0800cc08 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800cc08:	b480      	push	{r7}
 800cc0a:	b083      	sub	sp, #12
 800cc0c:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 800cc0e:	4b12      	ldr	r3, [pc, #72]	@ (800cc58 <vPortExitCritical+0x50>)
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	2b00      	cmp	r3, #0
 800cc14:	d10b      	bne.n	800cc2e <vPortExitCritical+0x26>
    __asm volatile
 800cc16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cc1a:	f383 8811 	msr	BASEPRI, r3
 800cc1e:	f3bf 8f6f 	isb	sy
 800cc22:	f3bf 8f4f 	dsb	sy
 800cc26:	607b      	str	r3, [r7, #4]
}
 800cc28:	bf00      	nop
 800cc2a:	bf00      	nop
 800cc2c:	e7fd      	b.n	800cc2a <vPortExitCritical+0x22>
    uxCriticalNesting--;
 800cc2e:	4b0a      	ldr	r3, [pc, #40]	@ (800cc58 <vPortExitCritical+0x50>)
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	3b01      	subs	r3, #1
 800cc34:	4a08      	ldr	r2, [pc, #32]	@ (800cc58 <vPortExitCritical+0x50>)
 800cc36:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 800cc38:	4b07      	ldr	r3, [pc, #28]	@ (800cc58 <vPortExitCritical+0x50>)
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	d105      	bne.n	800cc4c <vPortExitCritical+0x44>
 800cc40:	2300      	movs	r3, #0
 800cc42:	603b      	str	r3, [r7, #0]
    __asm volatile
 800cc44:	683b      	ldr	r3, [r7, #0]
 800cc46:	f383 8811 	msr	BASEPRI, r3
}
 800cc4a:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 800cc4c:	bf00      	nop
 800cc4e:	370c      	adds	r7, #12
 800cc50:	46bd      	mov	sp, r7
 800cc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc56:	4770      	bx	lr
 800cc58:	20000034 	.word	0x20000034
 800cc5c:	00000000 	.word	0x00000000

0800cc60 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 800cc60:	f3ef 8009 	mrs	r0, PSP
 800cc64:	f3bf 8f6f 	isb	sy
 800cc68:	4b15      	ldr	r3, [pc, #84]	@ (800ccc0 <pxCurrentTCBConst>)
 800cc6a:	681a      	ldr	r2, [r3, #0]
 800cc6c:	f01e 0f10 	tst.w	lr, #16
 800cc70:	bf08      	it	eq
 800cc72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800cc76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7a:	6010      	str	r0, [r2, #0]
 800cc7c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800cc80:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800cc84:	f380 8811 	msr	BASEPRI, r0
 800cc88:	f3bf 8f4f 	dsb	sy
 800cc8c:	f3bf 8f6f 	isb	sy
 800cc90:	f7fe f9ac 	bl	800afec <vTaskSwitchContext>
 800cc94:	f04f 0000 	mov.w	r0, #0
 800cc98:	f380 8811 	msr	BASEPRI, r0
 800cc9c:	bc09      	pop	{r0, r3}
 800cc9e:	6819      	ldr	r1, [r3, #0]
 800cca0:	6808      	ldr	r0, [r1, #0]
 800cca2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cca6:	f01e 0f10 	tst.w	lr, #16
 800ccaa:	bf08      	it	eq
 800ccac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800ccb0:	f380 8809 	msr	PSP, r0
 800ccb4:	f3bf 8f6f 	isb	sy
 800ccb8:	4770      	bx	lr
 800ccba:	bf00      	nop
 800ccbc:	f3af 8000 	nop.w

0800ccc0 <pxCurrentTCBConst>:
 800ccc0:	20000e74 	.word	0x20000e74
        "                                       \n"
        "   .align 4                            \n"
        "pxCurrentTCBConst: .word pxCurrentTCB  \n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 800ccc4:	bf00      	nop
 800ccc6:	bf00      	nop

0800ccc8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800ccc8:	b580      	push	{r7, lr}
 800ccca:	b082      	sub	sp, #8
 800cccc:	af00      	add	r7, sp, #0
    __asm volatile
 800ccce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ccd2:	f383 8811 	msr	BASEPRI, r3
 800ccd6:	f3bf 8f6f 	isb	sy
 800ccda:	f3bf 8f4f 	dsb	sy
 800ccde:	607b      	str	r3, [r7, #4]
}
 800cce0:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
    traceISR_ENTER();
 800cce2:	f001 fbf1 	bl	800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 800cce6:	f7fe f85d 	bl	800ada4 <xTaskIncrementTick>
 800ccea:	4603      	mov	r3, r0
 800ccec:	2b00      	cmp	r3, #0
 800ccee:	d006      	beq.n	800ccfe <xPortSysTickHandler+0x36>
        {
            traceISR_EXIT_TO_SCHEDULER();
 800ccf0:	f001 fc48 	bl	800e584 <SEGGER_SYSVIEW_RecordExitISRToScheduler>

            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800ccf4:	4b08      	ldr	r3, [pc, #32]	@ (800cd18 <xPortSysTickHandler+0x50>)
 800ccf6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ccfa:	601a      	str	r2, [r3, #0]
 800ccfc:	e001      	b.n	800cd02 <xPortSysTickHandler+0x3a>
        }
        else
        {
            traceISR_EXIT();
 800ccfe:	f001 fc25 	bl	800e54c <SEGGER_SYSVIEW_RecordExitISR>
 800cd02:	2300      	movs	r3, #0
 800cd04:	603b      	str	r3, [r7, #0]
    __asm volatile
 800cd06:	683b      	ldr	r3, [r7, #0]
 800cd08:	f383 8811 	msr	BASEPRI, r3
}
 800cd0c:	bf00      	nop
        }
    }
    portENABLE_INTERRUPTS();
}
 800cd0e:	bf00      	nop
 800cd10:	3708      	adds	r7, #8
 800cd12:	46bd      	mov	sp, r7
 800cd14:	bd80      	pop	{r7, pc}
 800cd16:	bf00      	nop
 800cd18:	e000ed04 	.word	0xe000ed04

0800cd1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800cd1c:	b480      	push	{r7}
 800cd1e:	af00      	add	r7, sp, #0
        ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
    }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 800cd20:	4b0b      	ldr	r3, [pc, #44]	@ (800cd50 <vPortSetupTimerInterrupt+0x34>)
 800cd22:	2200      	movs	r2, #0
 800cd24:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800cd26:	4b0b      	ldr	r3, [pc, #44]	@ (800cd54 <vPortSetupTimerInterrupt+0x38>)
 800cd28:	2200      	movs	r2, #0
 800cd2a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800cd2c:	4b0a      	ldr	r3, [pc, #40]	@ (800cd58 <vPortSetupTimerInterrupt+0x3c>)
 800cd2e:	681b      	ldr	r3, [r3, #0]
 800cd30:	4a0a      	ldr	r2, [pc, #40]	@ (800cd5c <vPortSetupTimerInterrupt+0x40>)
 800cd32:	fba2 2303 	umull	r2, r3, r2, r3
 800cd36:	099b      	lsrs	r3, r3, #6
 800cd38:	4a09      	ldr	r2, [pc, #36]	@ (800cd60 <vPortSetupTimerInterrupt+0x44>)
 800cd3a:	3b01      	subs	r3, #1
 800cd3c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT_CONFIG | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800cd3e:	4b04      	ldr	r3, [pc, #16]	@ (800cd50 <vPortSetupTimerInterrupt+0x34>)
 800cd40:	2207      	movs	r2, #7
 800cd42:	601a      	str	r2, [r3, #0]
}
 800cd44:	bf00      	nop
 800cd46:	46bd      	mov	sp, r7
 800cd48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd4c:	4770      	bx	lr
 800cd4e:	bf00      	nop
 800cd50:	e000e010 	.word	0xe000e010
 800cd54:	e000e018 	.word	0xe000e018
 800cd58:	20000028 	.word	0x20000028
 800cd5c:	10624dd3 	.word	0x10624dd3
 800cd60:	e000e014 	.word	0xe000e014

0800cd64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 800cd64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800cd74 <vPortEnableVFP+0x10>
 800cd68:	6801      	ldr	r1, [r0, #0]
 800cd6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800cd6e:	6001      	str	r1, [r0, #0]
 800cd70:	4770      	bx	lr
 800cd72:	0000      	.short	0x0000
 800cd74:	e000ed88 	.word	0xe000ed88
        "   orr r1, r1, #( 0xf << 20 )  \n" /* Enable CP10 and CP11 coprocessors, then save back. */
        "   str r1, [r0]                \n"
        "   bx r14                      \n"
        "   .ltorg                      \n"
    );
}
 800cd78:	bf00      	nop
 800cd7a:	bf00      	nop

0800cd7c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 800cd7c:	b480      	push	{r7}
 800cd7e:	b085      	sub	sp, #20
 800cd80:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 800cd82:	f3ef 8305 	mrs	r3, IPSR
 800cd86:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800cd88:	68fb      	ldr	r3, [r7, #12]
 800cd8a:	2b0f      	cmp	r3, #15
 800cd8c:	d915      	bls.n	800cdba <vPortValidateInterruptPriority+0x3e>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800cd8e:	4a18      	ldr	r2, [pc, #96]	@ (800cdf0 <vPortValidateInterruptPriority+0x74>)
 800cd90:	68fb      	ldr	r3, [r7, #12]
 800cd92:	4413      	add	r3, r2
 800cd94:	781b      	ldrb	r3, [r3, #0]
 800cd96:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800cd98:	4b16      	ldr	r3, [pc, #88]	@ (800cdf4 <vPortValidateInterruptPriority+0x78>)
 800cd9a:	781b      	ldrb	r3, [r3, #0]
 800cd9c:	7afa      	ldrb	r2, [r7, #11]
 800cd9e:	429a      	cmp	r2, r3
 800cda0:	d20b      	bcs.n	800cdba <vPortValidateInterruptPriority+0x3e>
    __asm volatile
 800cda2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cda6:	f383 8811 	msr	BASEPRI, r3
 800cdaa:	f3bf 8f6f 	isb	sy
 800cdae:	f3bf 8f4f 	dsb	sy
 800cdb2:	607b      	str	r3, [r7, #4]
}
 800cdb4:	bf00      	nop
 800cdb6:	bf00      	nop
 800cdb8:	e7fd      	b.n	800cdb6 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800cdba:	4b0f      	ldr	r3, [pc, #60]	@ (800cdf8 <vPortValidateInterruptPriority+0x7c>)
 800cdbc:	681b      	ldr	r3, [r3, #0]
 800cdbe:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800cdc2:	4b0e      	ldr	r3, [pc, #56]	@ (800cdfc <vPortValidateInterruptPriority+0x80>)
 800cdc4:	681b      	ldr	r3, [r3, #0]
 800cdc6:	429a      	cmp	r2, r3
 800cdc8:	d90b      	bls.n	800cde2 <vPortValidateInterruptPriority+0x66>
    __asm volatile
 800cdca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cdce:	f383 8811 	msr	BASEPRI, r3
 800cdd2:	f3bf 8f6f 	isb	sy
 800cdd6:	f3bf 8f4f 	dsb	sy
 800cdda:	603b      	str	r3, [r7, #0]
}
 800cddc:	bf00      	nop
 800cdde:	bf00      	nop
 800cde0:	e7fd      	b.n	800cdde <vPortValidateInterruptPriority+0x62>
    }
 800cde2:	bf00      	nop
 800cde4:	3714      	adds	r7, #20
 800cde6:	46bd      	mov	sp, r7
 800cde8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdec:	4770      	bx	lr
 800cdee:	bf00      	nop
 800cdf0:	e000e3f0 	.word	0xe000e3f0
 800cdf4:	200014a8 	.word	0x200014a8
 800cdf8:	e000ed0c 	.word	0xe000ed0c
 800cdfc:	200014ac 	.word	0x200014ac

0800ce00 <pvPortMalloc>:
PRIVILEGED_DATA static size_t xNumberOfSuccessfulFrees = ( size_t ) 0U;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800ce00:	b580      	push	{r7, lr}
 800ce02:	b08e      	sub	sp, #56	@ 0x38
 800ce04:	af00      	add	r7, sp, #0
 800ce06:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock;
    BlockLink_t * pxPreviousBlock;
    BlockLink_t * pxNewBlockLink;
    void * pvReturn = NULL;
 800ce08:	2300      	movs	r3, #0
 800ce0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    size_t xAdditionalRequiredSize;

    if( xWantedSize > 0 )
 800ce0c:	687b      	ldr	r3, [r7, #4]
 800ce0e:	2b00      	cmp	r3, #0
 800ce10:	d022      	beq.n	800ce58 <pvPortMalloc+0x58>
    {
        /* The wanted size must be increased so it can contain a BlockLink_t
         * structure in addition to the requested amount of bytes. */
        if( heapADD_WILL_OVERFLOW( xWantedSize, xHeapStructSize ) == 0 )
 800ce12:	2308      	movs	r3, #8
 800ce14:	43db      	mvns	r3, r3
 800ce16:	687a      	ldr	r2, [r7, #4]
 800ce18:	429a      	cmp	r2, r3
 800ce1a:	d81b      	bhi.n	800ce54 <pvPortMalloc+0x54>
        {
            xWantedSize += xHeapStructSize;
 800ce1c:	2208      	movs	r2, #8
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	4413      	add	r3, r2
 800ce22:	607b      	str	r3, [r7, #4]

            /* Ensure that blocks are always aligned to the required number
             * of bytes. */
            if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	f003 0307 	and.w	r3, r3, #7
 800ce2a:	2b00      	cmp	r3, #0
 800ce2c:	d014      	beq.n	800ce58 <pvPortMalloc+0x58>
            {
                /* Byte alignment required. */
                xAdditionalRequiredSize = portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK );
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	f003 0307 	and.w	r3, r3, #7
 800ce34:	f1c3 0308 	rsb	r3, r3, #8
 800ce38:	62bb      	str	r3, [r7, #40]	@ 0x28

                if( heapADD_WILL_OVERFLOW( xWantedSize, xAdditionalRequiredSize ) == 0 )
 800ce3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce3c:	43db      	mvns	r3, r3
 800ce3e:	687a      	ldr	r2, [r7, #4]
 800ce40:	429a      	cmp	r2, r3
 800ce42:	d804      	bhi.n	800ce4e <pvPortMalloc+0x4e>
                {
                    xWantedSize += xAdditionalRequiredSize;
 800ce44:	687a      	ldr	r2, [r7, #4]
 800ce46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ce48:	4413      	add	r3, r2
 800ce4a:	607b      	str	r3, [r7, #4]
 800ce4c:	e004      	b.n	800ce58 <pvPortMalloc+0x58>
                }
                else
                {
                    xWantedSize = 0;
 800ce4e:	2300      	movs	r3, #0
 800ce50:	607b      	str	r3, [r7, #4]
 800ce52:	e001      	b.n	800ce58 <pvPortMalloc+0x58>
                mtCOVERAGE_TEST_MARKER();
            }
        }
        else
        {
            xWantedSize = 0;
 800ce54:	2300      	movs	r3, #0
 800ce56:	607b      	str	r3, [r7, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    vTaskSuspendAll();
 800ce58:	f7fd fe4e 	bl	800aaf8 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800ce5c:	4b7a      	ldr	r3, [pc, #488]	@ (800d048 <pvPortMalloc+0x248>)
 800ce5e:	681b      	ldr	r3, [r3, #0]
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d101      	bne.n	800ce68 <pvPortMalloc+0x68>
        {
            prvHeapInit();
 800ce64:	f000 f974 	bl	800d150 <prvHeapInit>

        /* Check the block size we are trying to allocate is not so large that the
         * top bit is set.  The top bit of the block size member of the BlockLink_t
         * structure is used to determine who owns the block - the application or
         * the kernel, so it must be free. */
        if( heapBLOCK_SIZE_IS_VALID( xWantedSize ) != 0 )
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	2b00      	cmp	r3, #0
 800ce6c:	f2c0 80d3 	blt.w	800d016 <pvPortMalloc+0x216>
        {
            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	2b00      	cmp	r3, #0
 800ce74:	f000 80cf 	beq.w	800d016 <pvPortMalloc+0x216>
 800ce78:	4b74      	ldr	r3, [pc, #464]	@ (800d04c <pvPortMalloc+0x24c>)
 800ce7a:	681b      	ldr	r3, [r3, #0]
 800ce7c:	687a      	ldr	r2, [r7, #4]
 800ce7e:	429a      	cmp	r2, r3
 800ce80:	f200 80c9 	bhi.w	800d016 <pvPortMalloc+0x216>
            {
                /* Traverse the list from the start (lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 800ce84:	4b72      	ldr	r3, [pc, #456]	@ (800d050 <pvPortMalloc+0x250>)
 800ce86:	633b      	str	r3, [r7, #48]	@ 0x30
                pxBlock = heapPROTECT_BLOCK_POINTER( xStart.pxNextFreeBlock );
 800ce88:	4b71      	ldr	r3, [pc, #452]	@ (800d050 <pvPortMalloc+0x250>)
 800ce8a:	681b      	ldr	r3, [r3, #0]
 800ce8c:	637b      	str	r3, [r7, #52]	@ 0x34
                heapVALIDATE_BLOCK_POINTER( pxBlock );
 800ce8e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce90:	4a70      	ldr	r2, [pc, #448]	@ (800d054 <pvPortMalloc+0x254>)
 800ce92:	4293      	cmp	r3, r2
 800ce94:	d305      	bcc.n	800cea2 <pvPortMalloc+0xa2>
 800ce96:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce98:	4a6f      	ldr	r2, [pc, #444]	@ (800d058 <pvPortMalloc+0x258>)
 800ce9a:	4293      	cmp	r3, r2
 800ce9c:	d801      	bhi.n	800cea2 <pvPortMalloc+0xa2>
 800ce9e:	2301      	movs	r3, #1
 800cea0:	e000      	b.n	800cea4 <pvPortMalloc+0xa4>
 800cea2:	2300      	movs	r3, #0
 800cea4:	2b00      	cmp	r3, #0
 800cea6:	d129      	bne.n	800cefc <pvPortMalloc+0xfc>
    __asm volatile
 800cea8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ceac:	f383 8811 	msr	BASEPRI, r3
 800ceb0:	f3bf 8f6f 	isb	sy
 800ceb4:	f3bf 8f4f 	dsb	sy
 800ceb8:	623b      	str	r3, [r7, #32]
}
 800ceba:	bf00      	nop
 800cebc:	bf00      	nop
 800cebe:	e7fd      	b.n	800cebc <pvPortMalloc+0xbc>

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
                {
                    pxPreviousBlock = pxBlock;
 800cec0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cec2:	633b      	str	r3, [r7, #48]	@ 0x30
                    pxBlock = heapPROTECT_BLOCK_POINTER( pxBlock->pxNextFreeBlock );
 800cec4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cec6:	681b      	ldr	r3, [r3, #0]
 800cec8:	637b      	str	r3, [r7, #52]	@ 0x34
                    heapVALIDATE_BLOCK_POINTER( pxBlock );
 800ceca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cecc:	4a61      	ldr	r2, [pc, #388]	@ (800d054 <pvPortMalloc+0x254>)
 800cece:	4293      	cmp	r3, r2
 800ced0:	d305      	bcc.n	800cede <pvPortMalloc+0xde>
 800ced2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ced4:	4a60      	ldr	r2, [pc, #384]	@ (800d058 <pvPortMalloc+0x258>)
 800ced6:	4293      	cmp	r3, r2
 800ced8:	d801      	bhi.n	800cede <pvPortMalloc+0xde>
 800ceda:	2301      	movs	r3, #1
 800cedc:	e000      	b.n	800cee0 <pvPortMalloc+0xe0>
 800cede:	2300      	movs	r3, #0
 800cee0:	2b00      	cmp	r3, #0
 800cee2:	d10b      	bne.n	800cefc <pvPortMalloc+0xfc>
    __asm volatile
 800cee4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cee8:	f383 8811 	msr	BASEPRI, r3
 800ceec:	f3bf 8f6f 	isb	sy
 800cef0:	f3bf 8f4f 	dsb	sy
 800cef4:	61fb      	str	r3, [r7, #28]
}
 800cef6:	bf00      	nop
 800cef8:	bf00      	nop
 800cefa:	e7fd      	b.n	800cef8 <pvPortMalloc+0xf8>
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != heapPROTECT_BLOCK_POINTER( NULL ) ) )
 800cefc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cefe:	685b      	ldr	r3, [r3, #4]
 800cf00:	687a      	ldr	r2, [r7, #4]
 800cf02:	429a      	cmp	r2, r3
 800cf04:	d903      	bls.n	800cf0e <pvPortMalloc+0x10e>
 800cf06:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf08:	681b      	ldr	r3, [r3, #0]
 800cf0a:	2b00      	cmp	r3, #0
 800cf0c:	d1d8      	bne.n	800cec0 <pvPortMalloc+0xc0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 800cf0e:	4b4e      	ldr	r3, [pc, #312]	@ (800d048 <pvPortMalloc+0x248>)
 800cf10:	681b      	ldr	r3, [r3, #0]
 800cf12:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf14:	429a      	cmp	r2, r3
 800cf16:	d07e      	beq.n	800d016 <pvPortMalloc+0x216>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxPreviousBlock->pxNextFreeBlock ) ) + xHeapStructSize );
 800cf18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	2208      	movs	r2, #8
 800cf1e:	4413      	add	r3, r2
 800cf20:	62fb      	str	r3, [r7, #44]	@ 0x2c
                    heapVALIDATE_BLOCK_POINTER( pvReturn );
 800cf22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf24:	4a4b      	ldr	r2, [pc, #300]	@ (800d054 <pvPortMalloc+0x254>)
 800cf26:	4293      	cmp	r3, r2
 800cf28:	d305      	bcc.n	800cf36 <pvPortMalloc+0x136>
 800cf2a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800cf2c:	4a4a      	ldr	r2, [pc, #296]	@ (800d058 <pvPortMalloc+0x258>)
 800cf2e:	4293      	cmp	r3, r2
 800cf30:	d801      	bhi.n	800cf36 <pvPortMalloc+0x136>
 800cf32:	2301      	movs	r3, #1
 800cf34:	e000      	b.n	800cf38 <pvPortMalloc+0x138>
 800cf36:	2300      	movs	r3, #0
 800cf38:	2b00      	cmp	r3, #0
 800cf3a:	d10b      	bne.n	800cf54 <pvPortMalloc+0x154>
    __asm volatile
 800cf3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf40:	f383 8811 	msr	BASEPRI, r3
 800cf44:	f3bf 8f6f 	isb	sy
 800cf48:	f3bf 8f4f 	dsb	sy
 800cf4c:	61bb      	str	r3, [r7, #24]
}
 800cf4e:	bf00      	nop
 800cf50:	bf00      	nop
 800cf52:	e7fd      	b.n	800cf50 <pvPortMalloc+0x150>

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800cf54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf56:	681a      	ldr	r2, [r3, #0]
 800cf58:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cf5a:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    configASSERT( heapSUBTRACT_WILL_UNDERFLOW( pxBlock->xBlockSize, xWantedSize ) == 0 );
 800cf5c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf5e:	685b      	ldr	r3, [r3, #4]
 800cf60:	687a      	ldr	r2, [r7, #4]
 800cf62:	429a      	cmp	r2, r3
 800cf64:	d90b      	bls.n	800cf7e <pvPortMalloc+0x17e>
    __asm volatile
 800cf66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cf6a:	f383 8811 	msr	BASEPRI, r3
 800cf6e:	f3bf 8f6f 	isb	sy
 800cf72:	f3bf 8f4f 	dsb	sy
 800cf76:	617b      	str	r3, [r7, #20]
}
 800cf78:	bf00      	nop
 800cf7a:	bf00      	nop
 800cf7c:	e7fd      	b.n	800cf7a <pvPortMalloc+0x17a>

                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800cf7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cf80:	685a      	ldr	r2, [r3, #4]
 800cf82:	687b      	ldr	r3, [r7, #4]
 800cf84:	1ad2      	subs	r2, r2, r3
 800cf86:	2308      	movs	r3, #8
 800cf88:	005b      	lsls	r3, r3, #1
 800cf8a:	429a      	cmp	r2, r3
 800cf8c:	d924      	bls.n	800cfd8 <pvPortMalloc+0x1d8>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800cf8e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	4413      	add	r3, r2
 800cf94:	627b      	str	r3, [r7, #36]	@ 0x24
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800cf96:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cf98:	f003 0307 	and.w	r3, r3, #7
 800cf9c:	2b00      	cmp	r3, #0
 800cf9e:	d00b      	beq.n	800cfb8 <pvPortMalloc+0x1b8>
    __asm volatile
 800cfa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800cfa4:	f383 8811 	msr	BASEPRI, r3
 800cfa8:	f3bf 8f6f 	isb	sy
 800cfac:	f3bf 8f4f 	dsb	sy
 800cfb0:	613b      	str	r3, [r7, #16]
}
 800cfb2:	bf00      	nop
 800cfb4:	bf00      	nop
 800cfb6:	e7fd      	b.n	800cfb4 <pvPortMalloc+0x1b4>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800cfb8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfba:	685a      	ldr	r2, [r3, #4]
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	1ad2      	subs	r2, r2, r3
 800cfc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfc2:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 800cfc4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfc6:	687a      	ldr	r2, [r7, #4]
 800cfc8:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        pxNewBlockLink->pxNextFreeBlock = pxPreviousBlock->pxNextFreeBlock;
 800cfca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfcc:	681a      	ldr	r2, [r3, #0]
 800cfce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cfd0:	601a      	str	r2, [r3, #0]
                        pxPreviousBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxNewBlockLink );
 800cfd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cfd4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800cfd6:	601a      	str	r2, [r3, #0]
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 800cfd8:	4b1c      	ldr	r3, [pc, #112]	@ (800d04c <pvPortMalloc+0x24c>)
 800cfda:	681a      	ldr	r2, [r3, #0]
 800cfdc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cfde:	685b      	ldr	r3, [r3, #4]
 800cfe0:	1ad3      	subs	r3, r2, r3
 800cfe2:	4a1a      	ldr	r2, [pc, #104]	@ (800d04c <pvPortMalloc+0x24c>)
 800cfe4:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800cfe6:	4b19      	ldr	r3, [pc, #100]	@ (800d04c <pvPortMalloc+0x24c>)
 800cfe8:	681a      	ldr	r2, [r3, #0]
 800cfea:	4b1c      	ldr	r3, [pc, #112]	@ (800d05c <pvPortMalloc+0x25c>)
 800cfec:	681b      	ldr	r3, [r3, #0]
 800cfee:	429a      	cmp	r2, r3
 800cff0:	d203      	bcs.n	800cffa <pvPortMalloc+0x1fa>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800cff2:	4b16      	ldr	r3, [pc, #88]	@ (800d04c <pvPortMalloc+0x24c>)
 800cff4:	681b      	ldr	r3, [r3, #0]
 800cff6:	4a19      	ldr	r2, [pc, #100]	@ (800d05c <pvPortMalloc+0x25c>)
 800cff8:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    heapALLOCATE_BLOCK( pxBlock );
 800cffa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cffc:	685b      	ldr	r3, [r3, #4]
 800cffe:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 800d002:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d004:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 800d006:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d008:	2200      	movs	r2, #0
 800d00a:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 800d00c:	4b14      	ldr	r3, [pc, #80]	@ (800d060 <pvPortMalloc+0x260>)
 800d00e:	681b      	ldr	r3, [r3, #0]
 800d010:	3301      	adds	r3, #1
 800d012:	4a13      	ldr	r2, [pc, #76]	@ (800d060 <pvPortMalloc+0x260>)
 800d014:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 800d016:	f7fd fd7d 	bl	800ab14 <xTaskResumeAll>
            mtCOVERAGE_TEST_MARKER();
        }
    }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800d01a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d01c:	f003 0307 	and.w	r3, r3, #7
 800d020:	2b00      	cmp	r3, #0
 800d022:	d00b      	beq.n	800d03c <pvPortMalloc+0x23c>
    __asm volatile
 800d024:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d028:	f383 8811 	msr	BASEPRI, r3
 800d02c:	f3bf 8f6f 	isb	sy
 800d030:	f3bf 8f4f 	dsb	sy
 800d034:	60fb      	str	r3, [r7, #12]
}
 800d036:	bf00      	nop
 800d038:	bf00      	nop
 800d03a:	e7fd      	b.n	800d038 <pvPortMalloc+0x238>
    return pvReturn;
 800d03c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800d03e:	4618      	mov	r0, r3
 800d040:	3738      	adds	r7, #56	@ 0x38
 800d042:	46bd      	mov	sp, r7
 800d044:	bd80      	pop	{r7, pc}
 800d046:	bf00      	nop
 800d048:	200014b8 	.word	0x200014b8
 800d04c:	200014bc 	.word	0x200014bc
 800d050:	200014b0 	.word	0x200014b0
 800d054:	10000000 	.word	0x10000000
 800d058:	10002af7 	.word	0x10002af7
 800d05c:	200014c0 	.word	0x200014c0
 800d060:	200014c4 	.word	0x200014c4

0800d064 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800d064:	b580      	push	{r7, lr}
 800d066:	b088      	sub	sp, #32
 800d068:	af00      	add	r7, sp, #0
 800d06a:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 800d06c:	687b      	ldr	r3, [r7, #4]
 800d06e:	61fb      	str	r3, [r7, #28]
    BlockLink_t * pxLink;

    if( pv != NULL )
 800d070:	687b      	ldr	r3, [r7, #4]
 800d072:	2b00      	cmp	r3, #0
 800d074:	d060      	beq.n	800d138 <vPortFree+0xd4>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800d076:	2308      	movs	r3, #8
 800d078:	425b      	negs	r3, r3
 800d07a:	69fa      	ldr	r2, [r7, #28]
 800d07c:	4413      	add	r3, r2
 800d07e:	61fb      	str	r3, [r7, #28]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 800d080:	69fb      	ldr	r3, [r7, #28]
 800d082:	61bb      	str	r3, [r7, #24]

        heapVALIDATE_BLOCK_POINTER( pxLink );
 800d084:	69bb      	ldr	r3, [r7, #24]
 800d086:	4a2e      	ldr	r2, [pc, #184]	@ (800d140 <vPortFree+0xdc>)
 800d088:	4293      	cmp	r3, r2
 800d08a:	d305      	bcc.n	800d098 <vPortFree+0x34>
 800d08c:	69bb      	ldr	r3, [r7, #24]
 800d08e:	4a2d      	ldr	r2, [pc, #180]	@ (800d144 <vPortFree+0xe0>)
 800d090:	4293      	cmp	r3, r2
 800d092:	d801      	bhi.n	800d098 <vPortFree+0x34>
 800d094:	2301      	movs	r3, #1
 800d096:	e000      	b.n	800d09a <vPortFree+0x36>
 800d098:	2300      	movs	r3, #0
 800d09a:	2b00      	cmp	r3, #0
 800d09c:	d10b      	bne.n	800d0b6 <vPortFree+0x52>
    __asm volatile
 800d09e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0a2:	f383 8811 	msr	BASEPRI, r3
 800d0a6:	f3bf 8f6f 	isb	sy
 800d0aa:	f3bf 8f4f 	dsb	sy
 800d0ae:	617b      	str	r3, [r7, #20]
}
 800d0b0:	bf00      	nop
 800d0b2:	bf00      	nop
 800d0b4:	e7fd      	b.n	800d0b2 <vPortFree+0x4e>
        configASSERT( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 );
 800d0b6:	69bb      	ldr	r3, [r7, #24]
 800d0b8:	685b      	ldr	r3, [r3, #4]
 800d0ba:	2b00      	cmp	r3, #0
 800d0bc:	db0b      	blt.n	800d0d6 <vPortFree+0x72>
    __asm volatile
 800d0be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0c2:	f383 8811 	msr	BASEPRI, r3
 800d0c6:	f3bf 8f6f 	isb	sy
 800d0ca:	f3bf 8f4f 	dsb	sy
 800d0ce:	613b      	str	r3, [r7, #16]
}
 800d0d0:	bf00      	nop
 800d0d2:	bf00      	nop
 800d0d4:	e7fd      	b.n	800d0d2 <vPortFree+0x6e>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 800d0d6:	69bb      	ldr	r3, [r7, #24]
 800d0d8:	681b      	ldr	r3, [r3, #0]
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d00b      	beq.n	800d0f6 <vPortFree+0x92>
    __asm volatile
 800d0de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d0e2:	f383 8811 	msr	BASEPRI, r3
 800d0e6:	f3bf 8f6f 	isb	sy
 800d0ea:	f3bf 8f4f 	dsb	sy
 800d0ee:	60fb      	str	r3, [r7, #12]
}
 800d0f0:	bf00      	nop
 800d0f2:	bf00      	nop
 800d0f4:	e7fd      	b.n	800d0f2 <vPortFree+0x8e>

        if( heapBLOCK_IS_ALLOCATED( pxLink ) != 0 )
 800d0f6:	69bb      	ldr	r3, [r7, #24]
 800d0f8:	685b      	ldr	r3, [r3, #4]
 800d0fa:	2b00      	cmp	r3, #0
 800d0fc:	da1c      	bge.n	800d138 <vPortFree+0xd4>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800d0fe:	69bb      	ldr	r3, [r7, #24]
 800d100:	681b      	ldr	r3, [r3, #0]
 800d102:	2b00      	cmp	r3, #0
 800d104:	d118      	bne.n	800d138 <vPortFree+0xd4>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                heapFREE_BLOCK( pxLink );
 800d106:	69bb      	ldr	r3, [r7, #24]
 800d108:	685b      	ldr	r3, [r3, #4]
 800d10a:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 800d10e:	69bb      	ldr	r3, [r7, #24]
 800d110:	605a      	str	r2, [r3, #4]
                        ( void ) memset( puc + xHeapStructSize, 0, pxLink->xBlockSize - xHeapStructSize );
                    }
                }
                #endif

                vTaskSuspendAll();
 800d112:	f7fd fcf1 	bl	800aaf8 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 800d116:	69bb      	ldr	r3, [r7, #24]
 800d118:	685a      	ldr	r2, [r3, #4]
 800d11a:	4b0b      	ldr	r3, [pc, #44]	@ (800d148 <vPortFree+0xe4>)
 800d11c:	681b      	ldr	r3, [r3, #0]
 800d11e:	4413      	add	r3, r2
 800d120:	4a09      	ldr	r2, [pc, #36]	@ (800d148 <vPortFree+0xe4>)
 800d122:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800d124:	69b8      	ldr	r0, [r7, #24]
 800d126:	f000 f86d 	bl	800d204 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 800d12a:	4b08      	ldr	r3, [pc, #32]	@ (800d14c <vPortFree+0xe8>)
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	3301      	adds	r3, #1
 800d130:	4a06      	ldr	r2, [pc, #24]	@ (800d14c <vPortFree+0xe8>)
 800d132:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 800d134:	f7fd fcee 	bl	800ab14 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 800d138:	bf00      	nop
 800d13a:	3720      	adds	r7, #32
 800d13c:	46bd      	mov	sp, r7
 800d13e:	bd80      	pop	{r7, pc}
 800d140:	10000000 	.word	0x10000000
 800d144:	10002af7 	.word	0x10002af7
 800d148:	200014bc 	.word	0x200014bc
 800d14c:	200014c8 	.word	0x200014c8

0800d150 <prvHeapInit>:
    return pv;
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 800d150:	b480      	push	{r7}
 800d152:	b085      	sub	sp, #20
 800d154:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    portPOINTER_SIZE_TYPE uxStartAddress, uxEndAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800d156:	f642 23f8 	movw	r3, #11000	@ 0x2af8
 800d15a:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxStartAddress = ( portPOINTER_SIZE_TYPE ) ucHeap;
 800d15c:	4b24      	ldr	r3, [pc, #144]	@ (800d1f0 <prvHeapInit+0xa0>)
 800d15e:	60fb      	str	r3, [r7, #12]

    if( ( uxStartAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800d160:	68fb      	ldr	r3, [r7, #12]
 800d162:	f003 0307 	and.w	r3, r3, #7
 800d166:	2b00      	cmp	r3, #0
 800d168:	d00c      	beq.n	800d184 <prvHeapInit+0x34>
    {
        uxStartAddress += ( portBYTE_ALIGNMENT - 1 );
 800d16a:	68fb      	ldr	r3, [r7, #12]
 800d16c:	3307      	adds	r3, #7
 800d16e:	60fb      	str	r3, [r7, #12]
        uxStartAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800d170:	68fb      	ldr	r3, [r7, #12]
 800d172:	f023 0307 	bic.w	r3, r3, #7
 800d176:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= ( size_t ) ( uxStartAddress - ( portPOINTER_SIZE_TYPE ) ucHeap );
 800d178:	68ba      	ldr	r2, [r7, #8]
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	1ad3      	subs	r3, r2, r3
 800d17e:	4a1c      	ldr	r2, [pc, #112]	@ (800d1f0 <prvHeapInit+0xa0>)
 800d180:	4413      	add	r3, r2
 800d182:	60bb      	str	r3, [r7, #8]
    }
    #endif

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) heapPROTECT_BLOCK_POINTER( uxStartAddress );
 800d184:	68fb      	ldr	r3, [r7, #12]
 800d186:	4a1b      	ldr	r2, [pc, #108]	@ (800d1f4 <prvHeapInit+0xa4>)
 800d188:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800d18a:	4b1a      	ldr	r3, [pc, #104]	@ (800d1f4 <prvHeapInit+0xa4>)
 800d18c:	2200      	movs	r2, #0
 800d18e:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxEndAddress = uxStartAddress + ( portPOINTER_SIZE_TYPE ) xTotalHeapSize;
 800d190:	68fa      	ldr	r2, [r7, #12]
 800d192:	68bb      	ldr	r3, [r7, #8]
 800d194:	4413      	add	r3, r2
 800d196:	607b      	str	r3, [r7, #4]
    uxEndAddress -= ( portPOINTER_SIZE_TYPE ) xHeapStructSize;
 800d198:	2208      	movs	r2, #8
 800d19a:	687b      	ldr	r3, [r7, #4]
 800d19c:	1a9b      	subs	r3, r3, r2
 800d19e:	607b      	str	r3, [r7, #4]
    uxEndAddress &= ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK );
 800d1a0:	687b      	ldr	r3, [r7, #4]
 800d1a2:	f023 0307 	bic.w	r3, r3, #7
 800d1a6:	607b      	str	r3, [r7, #4]
    pxEnd = ( BlockLink_t * ) uxEndAddress;
 800d1a8:	687b      	ldr	r3, [r7, #4]
 800d1aa:	4a13      	ldr	r2, [pc, #76]	@ (800d1f8 <prvHeapInit+0xa8>)
 800d1ac:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 800d1ae:	4b12      	ldr	r3, [pc, #72]	@ (800d1f8 <prvHeapInit+0xa8>)
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( NULL );
 800d1b6:	4b10      	ldr	r3, [pc, #64]	@ (800d1f8 <prvHeapInit+0xa8>)
 800d1b8:	681b      	ldr	r3, [r3, #0]
 800d1ba:	2200      	movs	r2, #0
 800d1bc:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( BlockLink_t * ) uxStartAddress;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = ( size_t ) ( uxEndAddress - ( portPOINTER_SIZE_TYPE ) pxFirstFreeBlock );
 800d1c2:	683b      	ldr	r3, [r7, #0]
 800d1c4:	687a      	ldr	r2, [r7, #4]
 800d1c6:	1ad2      	subs	r2, r2, r3
 800d1c8:	683b      	ldr	r3, [r7, #0]
 800d1ca:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800d1cc:	4b0a      	ldr	r3, [pc, #40]	@ (800d1f8 <prvHeapInit+0xa8>)
 800d1ce:	681a      	ldr	r2, [r3, #0]
 800d1d0:	683b      	ldr	r3, [r7, #0]
 800d1d2:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d1d4:	683b      	ldr	r3, [r7, #0]
 800d1d6:	685b      	ldr	r3, [r3, #4]
 800d1d8:	4a08      	ldr	r2, [pc, #32]	@ (800d1fc <prvHeapInit+0xac>)
 800d1da:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800d1dc:	683b      	ldr	r3, [r7, #0]
 800d1de:	685b      	ldr	r3, [r3, #4]
 800d1e0:	4a07      	ldr	r2, [pc, #28]	@ (800d200 <prvHeapInit+0xb0>)
 800d1e2:	6013      	str	r3, [r2, #0]
}
 800d1e4:	bf00      	nop
 800d1e6:	3714      	adds	r7, #20
 800d1e8:	46bd      	mov	sp, r7
 800d1ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1ee:	4770      	bx	lr
 800d1f0:	10000000 	.word	0x10000000
 800d1f4:	200014b0 	.word	0x200014b0
 800d1f8:	200014b8 	.word	0x200014b8
 800d1fc:	200014c0 	.word	0x200014c0
 800d200:	200014bc 	.word	0x200014bc

0800d204 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 800d204:	b480      	push	{r7}
 800d206:	b087      	sub	sp, #28
 800d208:	af00      	add	r7, sp, #0
 800d20a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) < pxBlockToInsert; pxIterator = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800d20c:	4b36      	ldr	r3, [pc, #216]	@ (800d2e8 <prvInsertBlockIntoFreeList+0xe4>)
 800d20e:	617b      	str	r3, [r7, #20]
 800d210:	e002      	b.n	800d218 <prvInsertBlockIntoFreeList+0x14>
 800d212:	697b      	ldr	r3, [r7, #20]
 800d214:	681b      	ldr	r3, [r3, #0]
 800d216:	617b      	str	r3, [r7, #20]
 800d218:	697b      	ldr	r3, [r7, #20]
 800d21a:	681b      	ldr	r3, [r3, #0]
 800d21c:	687a      	ldr	r2, [r7, #4]
 800d21e:	429a      	cmp	r2, r3
 800d220:	d8f7      	bhi.n	800d212 <prvInsertBlockIntoFreeList+0xe>
    {
        /* Nothing to do here, just iterate to the right position. */
    }

    if( pxIterator != &xStart )
 800d222:	697b      	ldr	r3, [r7, #20]
 800d224:	4a30      	ldr	r2, [pc, #192]	@ (800d2e8 <prvInsertBlockIntoFreeList+0xe4>)
 800d226:	4293      	cmp	r3, r2
 800d228:	d018      	beq.n	800d25c <prvInsertBlockIntoFreeList+0x58>
    {
        heapVALIDATE_BLOCK_POINTER( pxIterator );
 800d22a:	697b      	ldr	r3, [r7, #20]
 800d22c:	4a2f      	ldr	r2, [pc, #188]	@ (800d2ec <prvInsertBlockIntoFreeList+0xe8>)
 800d22e:	4293      	cmp	r3, r2
 800d230:	d305      	bcc.n	800d23e <prvInsertBlockIntoFreeList+0x3a>
 800d232:	697b      	ldr	r3, [r7, #20]
 800d234:	4a2e      	ldr	r2, [pc, #184]	@ (800d2f0 <prvInsertBlockIntoFreeList+0xec>)
 800d236:	4293      	cmp	r3, r2
 800d238:	d801      	bhi.n	800d23e <prvInsertBlockIntoFreeList+0x3a>
 800d23a:	2301      	movs	r3, #1
 800d23c:	e000      	b.n	800d240 <prvInsertBlockIntoFreeList+0x3c>
 800d23e:	2300      	movs	r3, #0
 800d240:	2b00      	cmp	r3, #0
 800d242:	d10b      	bne.n	800d25c <prvInsertBlockIntoFreeList+0x58>
    __asm volatile
 800d244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800d248:	f383 8811 	msr	BASEPRI, r3
 800d24c:	f3bf 8f6f 	isb	sy
 800d250:	f3bf 8f4f 	dsb	sy
 800d254:	60fb      	str	r3, [r7, #12]
}
 800d256:	bf00      	nop
 800d258:	bf00      	nop
 800d25a:	e7fd      	b.n	800d258 <prvInsertBlockIntoFreeList+0x54>
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 800d25c:	697b      	ldr	r3, [r7, #20]
 800d25e:	613b      	str	r3, [r7, #16]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800d260:	697b      	ldr	r3, [r7, #20]
 800d262:	685b      	ldr	r3, [r3, #4]
 800d264:	693a      	ldr	r2, [r7, #16]
 800d266:	4413      	add	r3, r2
 800d268:	687a      	ldr	r2, [r7, #4]
 800d26a:	429a      	cmp	r2, r3
 800d26c:	d108      	bne.n	800d280 <prvInsertBlockIntoFreeList+0x7c>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800d26e:	697b      	ldr	r3, [r7, #20]
 800d270:	685a      	ldr	r2, [r3, #4]
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	685b      	ldr	r3, [r3, #4]
 800d276:	441a      	add	r2, r3
 800d278:	697b      	ldr	r3, [r7, #20]
 800d27a:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 800d27c:	697b      	ldr	r3, [r7, #20]
 800d27e:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	613b      	str	r3, [r7, #16]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) )
 800d284:	687b      	ldr	r3, [r7, #4]
 800d286:	685b      	ldr	r3, [r3, #4]
 800d288:	693a      	ldr	r2, [r7, #16]
 800d28a:	441a      	add	r2, r3
 800d28c:	697b      	ldr	r3, [r7, #20]
 800d28e:	681b      	ldr	r3, [r3, #0]
 800d290:	429a      	cmp	r2, r3
 800d292:	d118      	bne.n	800d2c6 <prvInsertBlockIntoFreeList+0xc2>
    {
        if( heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock ) != pxEnd )
 800d294:	697b      	ldr	r3, [r7, #20]
 800d296:	681a      	ldr	r2, [r3, #0]
 800d298:	4b16      	ldr	r3, [pc, #88]	@ (800d2f4 <prvInsertBlockIntoFreeList+0xf0>)
 800d29a:	681b      	ldr	r3, [r3, #0]
 800d29c:	429a      	cmp	r2, r3
 800d29e:	d00d      	beq.n	800d2bc <prvInsertBlockIntoFreeList+0xb8>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->xBlockSize;
 800d2a0:	687b      	ldr	r3, [r7, #4]
 800d2a2:	685a      	ldr	r2, [r3, #4]
 800d2a4:	697b      	ldr	r3, [r7, #20]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	685b      	ldr	r3, [r3, #4]
 800d2aa:	441a      	add	r2, r3
 800d2ac:	687b      	ldr	r3, [r7, #4]
 800d2ae:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxIterator->pxNextFreeBlock )->pxNextFreeBlock;
 800d2b0:	697b      	ldr	r3, [r7, #20]
 800d2b2:	681b      	ldr	r3, [r3, #0]
 800d2b4:	681a      	ldr	r2, [r3, #0]
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	601a      	str	r2, [r3, #0]
 800d2ba:	e008      	b.n	800d2ce <prvInsertBlockIntoFreeList+0xca>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxEnd );
 800d2bc:	4b0d      	ldr	r3, [pc, #52]	@ (800d2f4 <prvInsertBlockIntoFreeList+0xf0>)
 800d2be:	681a      	ldr	r2, [r3, #0]
 800d2c0:	687b      	ldr	r3, [r7, #4]
 800d2c2:	601a      	str	r2, [r3, #0]
 800d2c4:	e003      	b.n	800d2ce <prvInsertBlockIntoFreeList+0xca>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800d2c6:	697b      	ldr	r3, [r7, #20]
 800d2c8:	681a      	ldr	r2, [r3, #0]
 800d2ca:	687b      	ldr	r3, [r7, #4]
 800d2cc:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 800d2ce:	697a      	ldr	r2, [r7, #20]
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	429a      	cmp	r2, r3
 800d2d4:	d002      	beq.n	800d2dc <prvInsertBlockIntoFreeList+0xd8>
    {
        pxIterator->pxNextFreeBlock = heapPROTECT_BLOCK_POINTER( pxBlockToInsert );
 800d2d6:	697b      	ldr	r3, [r7, #20]
 800d2d8:	687a      	ldr	r2, [r7, #4]
 800d2da:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800d2dc:	bf00      	nop
 800d2de:	371c      	adds	r7, #28
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e6:	4770      	bx	lr
 800d2e8:	200014b0 	.word	0x200014b0
 800d2ec:	10000000 	.word	0x10000000
 800d2f0:	10002af7 	.word	0x10002af7
 800d2f4:	200014b8 	.word	0x200014b8

0800d2f8 <_DoInit>:
      if (pRTTCBInit->acID[0] != 'S') {                                                      \
        _DoInit();                                                                           \
      }                                                                                      \
    } while (0)

static void _DoInit(void) {
 800d2f8:	b580      	push	{r7, lr}
 800d2fa:	b082      	sub	sp, #8
 800d2fc:	af00      	add	r7, sp, #0
  static const char _aInitStr[] = "\0\0\0\0\0\0TTR REGGES";  // Init complete ID string to make sure that things also work if RTT is linked to a no-init memory area
  unsigned i;
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 800d2fe:	4b26      	ldr	r3, [pc, #152]	@ (800d398 <_DoInit+0xa0>)
 800d300:	603b      	str	r3, [r7, #0]
  memset((SEGGER_RTT_CB*)p, 0, sizeof(_SEGGER_RTT));         // Make sure that the RTT CB is always zero initialized.
 800d302:	22a8      	movs	r2, #168	@ 0xa8
 800d304:	2100      	movs	r1, #0
 800d306:	6838      	ldr	r0, [r7, #0]
 800d308:	f007 fab6 	bl	8014878 <memset>
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 800d30c:	683b      	ldr	r3, [r7, #0]
 800d30e:	2203      	movs	r2, #3
 800d310:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 800d312:	683b      	ldr	r3, [r7, #0]
 800d314:	2203      	movs	r2, #3
 800d316:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 800d318:	683b      	ldr	r3, [r7, #0]
 800d31a:	4a20      	ldr	r2, [pc, #128]	@ (800d39c <_DoInit+0xa4>)
 800d31c:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 800d31e:	683b      	ldr	r3, [r7, #0]
 800d320:	4a1f      	ldr	r2, [pc, #124]	@ (800d3a0 <_DoInit+0xa8>)
 800d322:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 800d324:	683b      	ldr	r3, [r7, #0]
 800d326:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800d32a:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 800d32c:	683b      	ldr	r3, [r7, #0]
 800d32e:	2200      	movs	r2, #0
 800d330:	629a      	str	r2, [r3, #40]	@ 0x28
  p->aUp[0].WrOff         = 0u;
 800d332:	683b      	ldr	r3, [r7, #0]
 800d334:	2200      	movs	r2, #0
 800d336:	625a      	str	r2, [r3, #36]	@ 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800d338:	683b      	ldr	r3, [r7, #0]
 800d33a:	2200      	movs	r2, #0
 800d33c:	62da      	str	r2, [r3, #44]	@ 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 800d33e:	683b      	ldr	r3, [r7, #0]
 800d340:	4a16      	ldr	r2, [pc, #88]	@ (800d39c <_DoInit+0xa4>)
 800d342:	661a      	str	r2, [r3, #96]	@ 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 800d344:	683b      	ldr	r3, [r7, #0]
 800d346:	4a17      	ldr	r2, [pc, #92]	@ (800d3a4 <_DoInit+0xac>)
 800d348:	665a      	str	r2, [r3, #100]	@ 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 800d34a:	683b      	ldr	r3, [r7, #0]
 800d34c:	2210      	movs	r2, #16
 800d34e:	669a      	str	r2, [r3, #104]	@ 0x68
  p->aDown[0].RdOff         = 0u;
 800d350:	683b      	ldr	r3, [r7, #0]
 800d352:	2200      	movs	r2, #0
 800d354:	671a      	str	r2, [r3, #112]	@ 0x70
  p->aDown[0].WrOff         = 0u;
 800d356:	683b      	ldr	r3, [r7, #0]
 800d358:	2200      	movs	r2, #0
 800d35a:	66da      	str	r2, [r3, #108]	@ 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 800d35c:	683b      	ldr	r3, [r7, #0]
 800d35e:	2200      	movs	r2, #0
 800d360:	675a      	str	r2, [r3, #116]	@ 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string backwards to make sure that "SEGGER RTT" is not found in initializer memory (usually flash),
  // as this would cause J-Link to "find" the control block at a wrong address.
  //
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800d362:	f3bf 8f5f 	dmb	sy
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800d366:	2300      	movs	r3, #0
 800d368:	607b      	str	r3, [r7, #4]
 800d36a:	e00c      	b.n	800d386 <_DoInit+0x8e>
    p->acID[i] = _aInitStr[sizeof(_aInitStr) - 2 - i];  // Skip terminating \0 at the end of the array
 800d36c:	687b      	ldr	r3, [r7, #4]
 800d36e:	f1c3 030f 	rsb	r3, r3, #15
 800d372:	4a0d      	ldr	r2, [pc, #52]	@ (800d3a8 <_DoInit+0xb0>)
 800d374:	5cd1      	ldrb	r1, [r2, r3]
 800d376:	683a      	ldr	r2, [r7, #0]
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	4413      	add	r3, r2
 800d37c:	460a      	mov	r2, r1
 800d37e:	701a      	strb	r2, [r3, #0]
  for (i = 0; i < sizeof(_aInitStr) - 1; ++i) {
 800d380:	687b      	ldr	r3, [r7, #4]
 800d382:	3301      	adds	r3, #1
 800d384:	607b      	str	r3, [r7, #4]
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2b0f      	cmp	r3, #15
 800d38a:	d9ef      	bls.n	800d36c <_DoInit+0x74>
  }
  RTT__DMB();                       // Force order of memory accesses for cores that may perform out-of-order memory accesses
 800d38c:	f3bf 8f5f 	dmb	sy
}
 800d390:	bf00      	nop
 800d392:	3708      	adds	r7, #8
 800d394:	46bd      	mov	sp, r7
 800d396:	bd80      	pop	{r7, pc}
 800d398:	200014cc 	.word	0x200014cc
 800d39c:	08014b7c 	.word	0x08014b7c
 800d3a0:	20001574 	.word	0x20001574
 800d3a4:	20001974 	.word	0x20001974
 800d3a8:	0801530c 	.word	0x0801530c

0800d3ac <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 800d3ac:	b580      	push	{r7, lr}
 800d3ae:	b08c      	sub	sp, #48	@ 0x30
 800d3b0:	af00      	add	r7, sp, #0
 800d3b2:	60f8      	str	r0, [r7, #12]
 800d3b4:	60b9      	str	r1, [r7, #8]
 800d3b6:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 800d3b8:	4b3e      	ldr	r3, [pc, #248]	@ (800d4b4 <SEGGER_RTT_ReadNoLock+0x108>)
 800d3ba:	623b      	str	r3, [r7, #32]
 800d3bc:	6a3b      	ldr	r3, [r7, #32]
 800d3be:	781b      	ldrb	r3, [r3, #0]
 800d3c0:	b2db      	uxtb	r3, r3
 800d3c2:	2b53      	cmp	r3, #83	@ 0x53
 800d3c4:	d001      	beq.n	800d3ca <SEGGER_RTT_ReadNoLock+0x1e>
 800d3c6:	f7ff ff97 	bl	800d2f8 <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((uintptr_t)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d3ca:	68fa      	ldr	r2, [r7, #12]
 800d3cc:	4613      	mov	r3, r2
 800d3ce:	005b      	lsls	r3, r3, #1
 800d3d0:	4413      	add	r3, r2
 800d3d2:	00db      	lsls	r3, r3, #3
 800d3d4:	3360      	adds	r3, #96	@ 0x60
 800d3d6:	4a37      	ldr	r2, [pc, #220]	@ (800d4b4 <SEGGER_RTT_ReadNoLock+0x108>)
 800d3d8:	4413      	add	r3, r2
 800d3da:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 800d3dc:	68bb      	ldr	r3, [r7, #8]
 800d3de:	627b      	str	r3, [r7, #36]	@ 0x24
  RdOff = pRing->RdOff;
 800d3e0:	69fb      	ldr	r3, [r7, #28]
 800d3e2:	691b      	ldr	r3, [r3, #16]
 800d3e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  WrOff = pRing->WrOff;
 800d3e6:	69fb      	ldr	r3, [r7, #28]
 800d3e8:	68db      	ldr	r3, [r3, #12]
 800d3ea:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 800d3ec:	2300      	movs	r3, #0
 800d3ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 800d3f0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d3f2:	69bb      	ldr	r3, [r7, #24]
 800d3f4:	429a      	cmp	r2, r3
 800d3f6:	d92b      	bls.n	800d450 <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 800d3f8:	69fb      	ldr	r3, [r7, #28]
 800d3fa:	689a      	ldr	r2, [r3, #8]
 800d3fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d3fe:	1ad3      	subs	r3, r2, r3
 800d400:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 800d402:	697a      	ldr	r2, [r7, #20]
 800d404:	687b      	ldr	r3, [r7, #4]
 800d406:	4293      	cmp	r3, r2
 800d408:	bf28      	it	cs
 800d40a:	4613      	movcs	r3, r2
 800d40c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800d40e:	69fb      	ldr	r3, [r7, #28]
 800d410:	685a      	ldr	r2, [r3, #4]
 800d412:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d414:	4413      	add	r3, r2
 800d416:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800d418:	697a      	ldr	r2, [r7, #20]
 800d41a:	6939      	ldr	r1, [r7, #16]
 800d41c:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d41e:	f007 fabf 	bl	80149a0 <memcpy>
    NumBytesRead += NumBytesRem;
 800d422:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d424:	697b      	ldr	r3, [r7, #20]
 800d426:	4413      	add	r3, r2
 800d428:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800d42a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d42c:	697b      	ldr	r3, [r7, #20]
 800d42e:	4413      	add	r3, r2
 800d430:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800d432:	687a      	ldr	r2, [r7, #4]
 800d434:	697b      	ldr	r3, [r7, #20]
 800d436:	1ad3      	subs	r3, r2, r3
 800d438:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800d43a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d43c:	697b      	ldr	r3, [r7, #20]
 800d43e:	4413      	add	r3, r2
 800d440:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 800d442:	69fb      	ldr	r3, [r7, #28]
 800d444:	689b      	ldr	r3, [r3, #8]
 800d446:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d448:	429a      	cmp	r2, r3
 800d44a:	d101      	bne.n	800d450 <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 800d44c:	2300      	movs	r3, #0
 800d44e:	62bb      	str	r3, [r7, #40]	@ 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 800d450:	69ba      	ldr	r2, [r7, #24]
 800d452:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d454:	1ad3      	subs	r3, r2, r3
 800d456:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 800d458:	697a      	ldr	r2, [r7, #20]
 800d45a:	687b      	ldr	r3, [r7, #4]
 800d45c:	4293      	cmp	r3, r2
 800d45e:	bf28      	it	cs
 800d460:	4613      	movcs	r3, r2
 800d462:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 800d464:	697b      	ldr	r3, [r7, #20]
 800d466:	2b00      	cmp	r3, #0
 800d468:	d019      	beq.n	800d49e <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 800d46a:	69fb      	ldr	r3, [r7, #28]
 800d46c:	685a      	ldr	r2, [r3, #4]
 800d46e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d470:	4413      	add	r3, r2
 800d472:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 800d474:	697a      	ldr	r2, [r7, #20]
 800d476:	6939      	ldr	r1, [r7, #16]
 800d478:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800d47a:	f007 fa91 	bl	80149a0 <memcpy>
    NumBytesRead += NumBytesRem;
 800d47e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d480:	697b      	ldr	r3, [r7, #20]
 800d482:	4413      	add	r3, r2
 800d484:	62fb      	str	r3, [r7, #44]	@ 0x2c
    pBuffer      += NumBytesRem;
 800d486:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d488:	697b      	ldr	r3, [r7, #20]
 800d48a:	4413      	add	r3, r2
 800d48c:	627b      	str	r3, [r7, #36]	@ 0x24
    BufferSize   -= NumBytesRem;
 800d48e:	687a      	ldr	r2, [r7, #4]
 800d490:	697b      	ldr	r3, [r7, #20]
 800d492:	1ad3      	subs	r3, r2, r3
 800d494:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 800d496:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d498:	697b      	ldr	r3, [r7, #20]
 800d49a:	4413      	add	r3, r2
 800d49c:	62bb      	str	r3, [r7, #40]	@ 0x28
#endif
  }
  if (NumBytesRead) {
 800d49e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d4a0:	2b00      	cmp	r3, #0
 800d4a2:	d002      	beq.n	800d4aa <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 800d4a4:	69fb      	ldr	r3, [r7, #28]
 800d4a6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d4a8:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 800d4aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
}
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	3730      	adds	r7, #48	@ 0x30
 800d4b0:	46bd      	mov	sp, r7
 800d4b2:	bd80      	pop	{r7, pc}
 800d4b4:	200014cc 	.word	0x200014cc

0800d4b8 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800d4b8:	b580      	push	{r7, lr}
 800d4ba:	b088      	sub	sp, #32
 800d4bc:	af00      	add	r7, sp, #0
 800d4be:	60f8      	str	r0, [r7, #12]
 800d4c0:	60b9      	str	r1, [r7, #8]
 800d4c2:	607a      	str	r2, [r7, #4]
 800d4c4:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800d4c6:	4b3d      	ldr	r3, [pc, #244]	@ (800d5bc <SEGGER_RTT_AllocUpBuffer+0x104>)
 800d4c8:	61bb      	str	r3, [r7, #24]
 800d4ca:	69bb      	ldr	r3, [r7, #24]
 800d4cc:	781b      	ldrb	r3, [r3, #0]
 800d4ce:	b2db      	uxtb	r3, r3
 800d4d0:	2b53      	cmp	r3, #83	@ 0x53
 800d4d2:	d001      	beq.n	800d4d8 <SEGGER_RTT_AllocUpBuffer+0x20>
 800d4d4:	f7ff ff10 	bl	800d2f8 <_DoInit>
  SEGGER_RTT_LOCK();
 800d4d8:	f3ef 8311 	mrs	r3, BASEPRI
 800d4dc:	f04f 0120 	mov.w	r1, #32
 800d4e0:	f381 8811 	msr	BASEPRI, r1
 800d4e4:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d4e6:	4b35      	ldr	r3, [pc, #212]	@ (800d5bc <SEGGER_RTT_AllocUpBuffer+0x104>)
 800d4e8:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 800d4ea:	2300      	movs	r3, #0
 800d4ec:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 800d4ee:	6939      	ldr	r1, [r7, #16]
 800d4f0:	69fb      	ldr	r3, [r7, #28]
 800d4f2:	1c5a      	adds	r2, r3, #1
 800d4f4:	4613      	mov	r3, r2
 800d4f6:	005b      	lsls	r3, r3, #1
 800d4f8:	4413      	add	r3, r2
 800d4fa:	00db      	lsls	r3, r3, #3
 800d4fc:	440b      	add	r3, r1
 800d4fe:	3304      	adds	r3, #4
 800d500:	681b      	ldr	r3, [r3, #0]
 800d502:	2b00      	cmp	r3, #0
 800d504:	d008      	beq.n	800d518 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800d506:	69fb      	ldr	r3, [r7, #28]
 800d508:	3301      	adds	r3, #1
 800d50a:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 800d50c:	693b      	ldr	r3, [r7, #16]
 800d50e:	691b      	ldr	r3, [r3, #16]
 800d510:	69fa      	ldr	r2, [r7, #28]
 800d512:	429a      	cmp	r2, r3
 800d514:	dbeb      	blt.n	800d4ee <SEGGER_RTT_AllocUpBuffer+0x36>
 800d516:	e000      	b.n	800d51a <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 800d518:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 800d51a:	693b      	ldr	r3, [r7, #16]
 800d51c:	691b      	ldr	r3, [r3, #16]
 800d51e:	69fa      	ldr	r2, [r7, #28]
 800d520:	429a      	cmp	r2, r3
 800d522:	da3f      	bge.n	800d5a4 <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800d524:	6939      	ldr	r1, [r7, #16]
 800d526:	69fb      	ldr	r3, [r7, #28]
 800d528:	1c5a      	adds	r2, r3, #1
 800d52a:	4613      	mov	r3, r2
 800d52c:	005b      	lsls	r3, r3, #1
 800d52e:	4413      	add	r3, r2
 800d530:	00db      	lsls	r3, r3, #3
 800d532:	440b      	add	r3, r1
 800d534:	68fa      	ldr	r2, [r7, #12]
 800d536:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 800d538:	6939      	ldr	r1, [r7, #16]
 800d53a:	69fb      	ldr	r3, [r7, #28]
 800d53c:	1c5a      	adds	r2, r3, #1
 800d53e:	4613      	mov	r3, r2
 800d540:	005b      	lsls	r3, r3, #1
 800d542:	4413      	add	r3, r2
 800d544:	00db      	lsls	r3, r3, #3
 800d546:	440b      	add	r3, r1
 800d548:	3304      	adds	r3, #4
 800d54a:	68ba      	ldr	r2, [r7, #8]
 800d54c:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 800d54e:	6939      	ldr	r1, [r7, #16]
 800d550:	69fa      	ldr	r2, [r7, #28]
 800d552:	4613      	mov	r3, r2
 800d554:	005b      	lsls	r3, r3, #1
 800d556:	4413      	add	r3, r2
 800d558:	00db      	lsls	r3, r3, #3
 800d55a:	440b      	add	r3, r1
 800d55c:	3320      	adds	r3, #32
 800d55e:	687a      	ldr	r2, [r7, #4]
 800d560:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 800d562:	6939      	ldr	r1, [r7, #16]
 800d564:	69fa      	ldr	r2, [r7, #28]
 800d566:	4613      	mov	r3, r2
 800d568:	005b      	lsls	r3, r3, #1
 800d56a:	4413      	add	r3, r2
 800d56c:	00db      	lsls	r3, r3, #3
 800d56e:	440b      	add	r3, r1
 800d570:	3328      	adds	r3, #40	@ 0x28
 800d572:	2200      	movs	r2, #0
 800d574:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 800d576:	6939      	ldr	r1, [r7, #16]
 800d578:	69fa      	ldr	r2, [r7, #28]
 800d57a:	4613      	mov	r3, r2
 800d57c:	005b      	lsls	r3, r3, #1
 800d57e:	4413      	add	r3, r2
 800d580:	00db      	lsls	r3, r3, #3
 800d582:	440b      	add	r3, r1
 800d584:	3324      	adds	r3, #36	@ 0x24
 800d586:	2200      	movs	r2, #0
 800d588:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 800d58a:	6939      	ldr	r1, [r7, #16]
 800d58c:	69fa      	ldr	r2, [r7, #28]
 800d58e:	4613      	mov	r3, r2
 800d590:	005b      	lsls	r3, r3, #1
 800d592:	4413      	add	r3, r2
 800d594:	00db      	lsls	r3, r3, #3
 800d596:	440b      	add	r3, r1
 800d598:	332c      	adds	r3, #44	@ 0x2c
 800d59a:	683a      	ldr	r2, [r7, #0]
 800d59c:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800d59e:	f3bf 8f5f 	dmb	sy
 800d5a2:	e002      	b.n	800d5aa <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 800d5a4:	f04f 33ff 	mov.w	r3, #4294967295
 800d5a8:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 800d5aa:	697b      	ldr	r3, [r7, #20]
 800d5ac:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 800d5b0:	69fb      	ldr	r3, [r7, #28]
}
 800d5b2:	4618      	mov	r0, r3
 800d5b4:	3720      	adds	r7, #32
 800d5b6:	46bd      	mov	sp, r7
 800d5b8:	bd80      	pop	{r7, pc}
 800d5ba:	bf00      	nop
 800d5bc:	200014cc 	.word	0x200014cc

0800d5c0 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 800d5c0:	b580      	push	{r7, lr}
 800d5c2:	b08a      	sub	sp, #40	@ 0x28
 800d5c4:	af00      	add	r7, sp, #0
 800d5c6:	60f8      	str	r0, [r7, #12]
 800d5c8:	60b9      	str	r1, [r7, #8]
 800d5ca:	607a      	str	r2, [r7, #4]
 800d5cc:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;
  volatile SEGGER_RTT_BUFFER_DOWN* pDown;

  INIT();
 800d5ce:	4b21      	ldr	r3, [pc, #132]	@ (800d654 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800d5d0:	623b      	str	r3, [r7, #32]
 800d5d2:	6a3b      	ldr	r3, [r7, #32]
 800d5d4:	781b      	ldrb	r3, [r3, #0]
 800d5d6:	b2db      	uxtb	r3, r3
 800d5d8:	2b53      	cmp	r3, #83	@ 0x53
 800d5da:	d001      	beq.n	800d5e0 <SEGGER_RTT_ConfigDownBuffer+0x20>
 800d5dc:	f7ff fe8c 	bl	800d2f8 <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((uintptr_t)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800d5e0:	4b1c      	ldr	r3, [pc, #112]	@ (800d654 <SEGGER_RTT_ConfigDownBuffer+0x94>)
 800d5e2:	61fb      	str	r3, [r7, #28]
  if (BufferIndex < SEGGER_RTT_MAX_NUM_DOWN_BUFFERS) {
 800d5e4:	68fb      	ldr	r3, [r7, #12]
 800d5e6:	2b02      	cmp	r3, #2
 800d5e8:	d82c      	bhi.n	800d644 <SEGGER_RTT_ConfigDownBuffer+0x84>
    SEGGER_RTT_LOCK();
 800d5ea:	f3ef 8311 	mrs	r3, BASEPRI
 800d5ee:	f04f 0120 	mov.w	r1, #32
 800d5f2:	f381 8811 	msr	BASEPRI, r1
 800d5f6:	61bb      	str	r3, [r7, #24]
    pDown = &pRTTCB->aDown[BufferIndex];
 800d5f8:	68fa      	ldr	r2, [r7, #12]
 800d5fa:	4613      	mov	r3, r2
 800d5fc:	005b      	lsls	r3, r3, #1
 800d5fe:	4413      	add	r3, r2
 800d600:	00db      	lsls	r3, r3, #3
 800d602:	3360      	adds	r3, #96	@ 0x60
 800d604:	69fa      	ldr	r2, [r7, #28]
 800d606:	4413      	add	r3, r2
 800d608:	617b      	str	r3, [r7, #20]
    if (BufferIndex) {
 800d60a:	68fb      	ldr	r3, [r7, #12]
 800d60c:	2b00      	cmp	r3, #0
 800d60e:	d00e      	beq.n	800d62e <SEGGER_RTT_ConfigDownBuffer+0x6e>
      pDown->sName        = sName;
 800d610:	697b      	ldr	r3, [r7, #20]
 800d612:	68ba      	ldr	r2, [r7, #8]
 800d614:	601a      	str	r2, [r3, #0]
      pDown->pBuffer      = (char*)pBuffer;
 800d616:	697b      	ldr	r3, [r7, #20]
 800d618:	687a      	ldr	r2, [r7, #4]
 800d61a:	605a      	str	r2, [r3, #4]
      pDown->SizeOfBuffer = BufferSize;
 800d61c:	697b      	ldr	r3, [r7, #20]
 800d61e:	683a      	ldr	r2, [r7, #0]
 800d620:	609a      	str	r2, [r3, #8]
      pDown->RdOff        = 0u;
 800d622:	697b      	ldr	r3, [r7, #20]
 800d624:	2200      	movs	r2, #0
 800d626:	611a      	str	r2, [r3, #16]
      pDown->WrOff        = 0u;
 800d628:	697b      	ldr	r3, [r7, #20]
 800d62a:	2200      	movs	r2, #0
 800d62c:	60da      	str	r2, [r3, #12]
    }
    pDown->Flags          = Flags;
 800d62e:	697b      	ldr	r3, [r7, #20]
 800d630:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d632:	615a      	str	r2, [r3, #20]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 800d634:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 800d638:	69bb      	ldr	r3, [r7, #24]
 800d63a:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 800d63e:	2300      	movs	r3, #0
 800d640:	627b      	str	r3, [r7, #36]	@ 0x24
 800d642:	e002      	b.n	800d64a <SEGGER_RTT_ConfigDownBuffer+0x8a>
  } else {
    r = -1;
 800d644:	f04f 33ff 	mov.w	r3, #4294967295
 800d648:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  return r;
 800d64a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800d64c:	4618      	mov	r0, r3
 800d64e:	3728      	adds	r7, #40	@ 0x28
 800d650:	46bd      	mov	sp, r7
 800d652:	bd80      	pop	{r7, pc}
 800d654:	200014cc 	.word	0x200014cc

0800d658 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 800d658:	b480      	push	{r7}
 800d65a:	b087      	sub	sp, #28
 800d65c:	af00      	add	r7, sp, #0
 800d65e:	60f8      	str	r0, [r7, #12]
 800d660:	60b9      	str	r1, [r7, #8]
 800d662:	607a      	str	r2, [r7, #4]
  U8* pLen;
  const char* sStart;

  if (pText == NULL) {
 800d664:	68bb      	ldr	r3, [r7, #8]
 800d666:	2b00      	cmp	r3, #0
 800d668:	d105      	bne.n	800d676 <_EncodeStr+0x1e>
    *pPayload++ = (U8)0;
 800d66a:	68fb      	ldr	r3, [r7, #12]
 800d66c:	1c5a      	adds	r2, r3, #1
 800d66e:	60fa      	str	r2, [r7, #12]
 800d670:	2200      	movs	r2, #0
 800d672:	701a      	strb	r2, [r3, #0]
 800d674:	e037      	b.n	800d6e6 <_EncodeStr+0x8e>
  } else {
    sStart = pText; // Remember start of string.
 800d676:	68bb      	ldr	r3, [r7, #8]
 800d678:	617b      	str	r3, [r7, #20]
    //
    // Save space to store count byte(s).
    //
    pLen = pPayload++;
 800d67a:	68fb      	ldr	r3, [r7, #12]
 800d67c:	1c5a      	adds	r2, r3, #1
 800d67e:	60fa      	str	r2, [r7, #12]
 800d680:	613b      	str	r3, [r7, #16]
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    pPayload += 2;
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	3302      	adds	r3, #2
 800d686:	60fb      	str	r3, [r7, #12]
#endif
    //
    // Limit string to maximum length and copy into payload buffer.
    //
    if (Limit > SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800d688:	687b      	ldr	r3, [r7, #4]
 800d68a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d68e:	d90b      	bls.n	800d6a8 <_EncodeStr+0x50>
      Limit = SEGGER_SYSVIEW_MAX_STRING_LEN;
 800d690:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800d694:	607b      	str	r3, [r7, #4]
    }
    while ((Limit-- > 0) && (*pText != '\0')) {
 800d696:	e007      	b.n	800d6a8 <_EncodeStr+0x50>
      *pPayload++ = *pText++;
 800d698:	68ba      	ldr	r2, [r7, #8]
 800d69a:	1c53      	adds	r3, r2, #1
 800d69c:	60bb      	str	r3, [r7, #8]
 800d69e:	68fb      	ldr	r3, [r7, #12]
 800d6a0:	1c59      	adds	r1, r3, #1
 800d6a2:	60f9      	str	r1, [r7, #12]
 800d6a4:	7812      	ldrb	r2, [r2, #0]
 800d6a6:	701a      	strb	r2, [r3, #0]
    while ((Limit-- > 0) && (*pText != '\0')) {
 800d6a8:	687b      	ldr	r3, [r7, #4]
 800d6aa:	1e5a      	subs	r2, r3, #1
 800d6ac:	607a      	str	r2, [r7, #4]
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d003      	beq.n	800d6ba <_EncodeStr+0x62>
 800d6b2:	68bb      	ldr	r3, [r7, #8]
 800d6b4:	781b      	ldrb	r3, [r3, #0]
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d1ee      	bne.n	800d698 <_EncodeStr+0x40>
    }
    //
    // Save string length to buffer.
    //
#if (SEGGER_SYSVIEW_MAX_STRING_LEN >= 255)  // Length always encodes in 3 bytes
    Limit = (unsigned int)(pText - sStart);
 800d6ba:	68ba      	ldr	r2, [r7, #8]
 800d6bc:	697b      	ldr	r3, [r7, #20]
 800d6be:	1ad3      	subs	r3, r2, r3
 800d6c0:	607b      	str	r3, [r7, #4]
    *pLen++ = (U8)255;
 800d6c2:	693b      	ldr	r3, [r7, #16]
 800d6c4:	1c5a      	adds	r2, r3, #1
 800d6c6:	613a      	str	r2, [r7, #16]
 800d6c8:	22ff      	movs	r2, #255	@ 0xff
 800d6ca:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)((Limit >> 8) & 255);
 800d6cc:	687b      	ldr	r3, [r7, #4]
 800d6ce:	0a19      	lsrs	r1, r3, #8
 800d6d0:	693b      	ldr	r3, [r7, #16]
 800d6d2:	1c5a      	adds	r2, r3, #1
 800d6d4:	613a      	str	r2, [r7, #16]
 800d6d6:	b2ca      	uxtb	r2, r1
 800d6d8:	701a      	strb	r2, [r3, #0]
    *pLen++ = (U8)(Limit & 255);
 800d6da:	693b      	ldr	r3, [r7, #16]
 800d6dc:	1c5a      	adds	r2, r3, #1
 800d6de:	613a      	str	r2, [r7, #16]
 800d6e0:	687a      	ldr	r2, [r7, #4]
 800d6e2:	b2d2      	uxtb	r2, r2
 800d6e4:	701a      	strb	r2, [r3, #0]
#else   // Length always encodes in 1 byte
    *pLen = (U8)(pText - sStart);
#endif
  }
  //
  return pPayload;
 800d6e6:	68fb      	ldr	r3, [r7, #12]
}
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	371c      	adds	r7, #28
 800d6ec:	46bd      	mov	sp, r7
 800d6ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d6f2:	4770      	bx	lr

0800d6f4 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 800d6f4:	b480      	push	{r7}
 800d6f6:	b083      	sub	sp, #12
 800d6f8:	af00      	add	r7, sp, #0
 800d6fa:	6078      	str	r0, [r7, #4]
  return pPacket + _MAX_ID_BYTES + _MAX_DATA_BYTES;
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	3307      	adds	r3, #7
}
 800d700:	4618      	mov	r0, r3
 800d702:	370c      	adds	r7, #12
 800d704:	46bd      	mov	sp, r7
 800d706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d70a:	4770      	bx	lr

0800d70c <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 800d70c:	b580      	push	{r7, lr}
 800d70e:	b082      	sub	sp, #8
 800d710:	af00      	add	r7, sp, #0
  U8  Cmd;
  unsigned int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d712:	4b34      	ldr	r3, [pc, #208]	@ (800d7e4 <_HandleIncomingPacket+0xd8>)
 800d714:	7e1b      	ldrb	r3, [r3, #24]
 800d716:	4618      	mov	r0, r3
 800d718:	1cfb      	adds	r3, r7, #3
 800d71a:	2201      	movs	r2, #1
 800d71c:	4619      	mov	r1, r3
 800d71e:	f7ff fe45 	bl	800d3ac <SEGGER_RTT_ReadNoLock>
 800d722:	6078      	str	r0, [r7, #4]
  if (Status > 0) {
 800d724:	687b      	ldr	r3, [r7, #4]
 800d726:	2b00      	cmp	r3, #0
 800d728:	d057      	beq.n	800d7da <_HandleIncomingPacket+0xce>
    switch (Cmd) {
 800d72a:	78fb      	ldrb	r3, [r7, #3]
 800d72c:	2b80      	cmp	r3, #128	@ 0x80
 800d72e:	d031      	beq.n	800d794 <_HandleIncomingPacket+0x88>
 800d730:	2b80      	cmp	r3, #128	@ 0x80
 800d732:	dc40      	bgt.n	800d7b6 <_HandleIncomingPacket+0xaa>
 800d734:	2b07      	cmp	r3, #7
 800d736:	dc15      	bgt.n	800d764 <_HandleIncomingPacket+0x58>
 800d738:	2b00      	cmp	r3, #0
 800d73a:	dd3c      	ble.n	800d7b6 <_HandleIncomingPacket+0xaa>
 800d73c:	3b01      	subs	r3, #1
 800d73e:	2b06      	cmp	r3, #6
 800d740:	d839      	bhi.n	800d7b6 <_HandleIncomingPacket+0xaa>
 800d742:	a201      	add	r2, pc, #4	@ (adr r2, 800d748 <_HandleIncomingPacket+0x3c>)
 800d744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d748:	0800d76b 	.word	0x0800d76b
 800d74c:	0800d771 	.word	0x0800d771
 800d750:	0800d777 	.word	0x0800d777
 800d754:	0800d77d 	.word	0x0800d77d
 800d758:	0800d783 	.word	0x0800d783
 800d75c:	0800d789 	.word	0x0800d789
 800d760:	0800d78f 	.word	0x0800d78f
 800d764:	2b7f      	cmp	r3, #127	@ 0x7f
 800d766:	d033      	beq.n	800d7d0 <_HandleIncomingPacket+0xc4>
 800d768:	e025      	b.n	800d7b6 <_HandleIncomingPacket+0xaa>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800d76a:	f000 fbe5 	bl	800df38 <SEGGER_SYSVIEW_Start>
      break;
 800d76e:	e034      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 800d770:	f000 fc9c 	bl	800e0ac <SEGGER_SYSVIEW_Stop>
      break;
 800d774:	e031      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800d776:	f000 fe75 	bl	800e464 <SEGGER_SYSVIEW_RecordSystime>
      break;
 800d77a:	e02e      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 800d77c:	f000 fe3a 	bl	800e3f4 <SEGGER_SYSVIEW_SendTaskList>
      break;
 800d780:	e02b      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 800d782:	f000 fcb9 	bl	800e0f8 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800d786:	e028      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800d788:	f001 f9a6 	bl	800ead8 <SEGGER_SYSVIEW_SendNumModules>
      break;
 800d78c:	e025      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 800d78e:	f001 f985 	bl	800ea9c <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 800d792:	e022      	b.n	800d7da <_HandleIncomingPacket+0xce>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d794:	4b13      	ldr	r3, [pc, #76]	@ (800d7e4 <_HandleIncomingPacket+0xd8>)
 800d796:	7e1b      	ldrb	r3, [r3, #24]
 800d798:	4618      	mov	r0, r3
 800d79a:	1cfb      	adds	r3, r7, #3
 800d79c:	2201      	movs	r2, #1
 800d79e:	4619      	mov	r1, r3
 800d7a0:	f7ff fe04 	bl	800d3ac <SEGGER_RTT_ReadNoLock>
 800d7a4:	6078      	str	r0, [r7, #4]
      if (Status > 0) {
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	d013      	beq.n	800d7d4 <_HandleIncomingPacket+0xc8>
        SEGGER_SYSVIEW_SendModule(Cmd);
 800d7ac:	78fb      	ldrb	r3, [r7, #3]
 800d7ae:	4618      	mov	r0, r3
 800d7b0:	f001 f8ea 	bl	800e988 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800d7b4:	e00e      	b.n	800d7d4 <_HandleIncomingPacket+0xc8>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800d7b6:	78fb      	ldrb	r3, [r7, #3]
 800d7b8:	b25b      	sxtb	r3, r3
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	da0c      	bge.n	800d7d8 <_HandleIncomingPacket+0xcc>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 800d7be:	4b09      	ldr	r3, [pc, #36]	@ (800d7e4 <_HandleIncomingPacket+0xd8>)
 800d7c0:	7e1b      	ldrb	r3, [r3, #24]
 800d7c2:	4618      	mov	r0, r3
 800d7c4:	1cfb      	adds	r3, r7, #3
 800d7c6:	2201      	movs	r2, #1
 800d7c8:	4619      	mov	r1, r3
 800d7ca:	f7ff fdef 	bl	800d3ac <SEGGER_RTT_ReadNoLock>
      }
      break;
 800d7ce:	e003      	b.n	800d7d8 <_HandleIncomingPacket+0xcc>
      break;
 800d7d0:	bf00      	nop
 800d7d2:	e002      	b.n	800d7da <_HandleIncomingPacket+0xce>
      break;
 800d7d4:	bf00      	nop
 800d7d6:	e000      	b.n	800d7da <_HandleIncomingPacket+0xce>
      break;
 800d7d8:	bf00      	nop
    }
  }
}
 800d7da:	bf00      	nop
 800d7dc:	3708      	adds	r7, #8
 800d7de:	46bd      	mov	sp, r7
 800d7e0:	bd80      	pop	{r7, pc}
 800d7e2:	bf00      	nop
 800d7e4:	2000218c 	.word	0x2000218c

0800d7e8 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 800d7e8:	b580      	push	{r7, lr}
 800d7ea:	b08c      	sub	sp, #48	@ 0x30
 800d7ec:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 800d7ee:	2301      	movs	r3, #1
 800d7f0:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800d7f2:	1d3b      	adds	r3, r7, #4
 800d7f4:	3301      	adds	r3, #1
 800d7f6:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 800d7f8:	69fb      	ldr	r3, [r7, #28]
 800d7fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800d7fc:	4b31      	ldr	r3, [pc, #196]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d7fe:	695b      	ldr	r3, [r3, #20]
 800d800:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d802:	e00b      	b.n	800d81c <_TrySendOverflowPacket+0x34>
 800d804:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d806:	b2da      	uxtb	r2, r3
 800d808:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d80a:	1c59      	adds	r1, r3, #1
 800d80c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800d80e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d812:	b2d2      	uxtb	r2, r2
 800d814:	701a      	strb	r2, [r3, #0]
 800d816:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d818:	09db      	lsrs	r3, r3, #7
 800d81a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800d81c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d81e:	2b7f      	cmp	r3, #127	@ 0x7f
 800d820:	d8f0      	bhi.n	800d804 <_TrySendOverflowPacket+0x1c>
 800d822:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d824:	1c5a      	adds	r2, r3, #1
 800d826:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d828:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800d82a:	b2d2      	uxtb	r2, r2
 800d82c:	701a      	strb	r2, [r3, #0]
 800d82e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800d830:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800d832:	4b25      	ldr	r3, [pc, #148]	@ (800d8c8 <_TrySendOverflowPacket+0xe0>)
 800d834:	681b      	ldr	r3, [r3, #0]
 800d836:	61bb      	str	r3, [r7, #24]
  Delta = (I32)(TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp);
 800d838:	4b22      	ldr	r3, [pc, #136]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d83a:	68db      	ldr	r3, [r3, #12]
 800d83c:	69ba      	ldr	r2, [r7, #24]
 800d83e:	1ad3      	subs	r3, r2, r3
 800d840:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 800d842:	69fb      	ldr	r3, [r7, #28]
 800d844:	627b      	str	r3, [r7, #36]	@ 0x24
 800d846:	697b      	ldr	r3, [r7, #20]
 800d848:	623b      	str	r3, [r7, #32]
 800d84a:	e00b      	b.n	800d864 <_TrySendOverflowPacket+0x7c>
 800d84c:	6a3b      	ldr	r3, [r7, #32]
 800d84e:	b2da      	uxtb	r2, r3
 800d850:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d852:	1c59      	adds	r1, r3, #1
 800d854:	6279      	str	r1, [r7, #36]	@ 0x24
 800d856:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800d85a:	b2d2      	uxtb	r2, r2
 800d85c:	701a      	strb	r2, [r3, #0]
 800d85e:	6a3b      	ldr	r3, [r7, #32]
 800d860:	09db      	lsrs	r3, r3, #7
 800d862:	623b      	str	r3, [r7, #32]
 800d864:	6a3b      	ldr	r3, [r7, #32]
 800d866:	2b7f      	cmp	r3, #127	@ 0x7f
 800d868:	d8f0      	bhi.n	800d84c <_TrySendOverflowPacket+0x64>
 800d86a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d86c:	1c5a      	adds	r2, r3, #1
 800d86e:	627a      	str	r2, [r7, #36]	@ 0x24
 800d870:	6a3a      	ldr	r2, [r7, #32]
 800d872:	b2d2      	uxtb	r2, r2
 800d874:	701a      	strb	r2, [r3, #0]
 800d876:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d878:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = (int)SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, (unsigned int)(pPayload - aPacket));
 800d87a:	4b12      	ldr	r3, [pc, #72]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d87c:	785b      	ldrb	r3, [r3, #1]
 800d87e:	4618      	mov	r0, r3
 800d880:	1d3b      	adds	r3, r7, #4
 800d882:	69fa      	ldr	r2, [r7, #28]
 800d884:	1ad3      	subs	r3, r2, r3
 800d886:	461a      	mov	r2, r3
 800d888:	1d3b      	adds	r3, r7, #4
 800d88a:	4619      	mov	r1, r3
 800d88c:	f7f2 fcb8 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800d890:	4603      	mov	r3, r0
 800d892:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
  if (Status) {
 800d894:	693b      	ldr	r3, [r7, #16]
 800d896:	2b00      	cmp	r3, #0
 800d898:	d009      	beq.n	800d8ae <_TrySendOverflowPacket+0xc6>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800d89a:	4a0a      	ldr	r2, [pc, #40]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d89c:	69bb      	ldr	r3, [r7, #24]
 800d89e:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800d8a0:	4b08      	ldr	r3, [pc, #32]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d8a2:	781b      	ldrb	r3, [r3, #0]
 800d8a4:	3b01      	subs	r3, #1
 800d8a6:	b2da      	uxtb	r2, r3
 800d8a8:	4b06      	ldr	r3, [pc, #24]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d8aa:	701a      	strb	r2, [r3, #0]
 800d8ac:	e004      	b.n	800d8b8 <_TrySendOverflowPacket+0xd0>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800d8ae:	4b05      	ldr	r3, [pc, #20]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d8b0:	695b      	ldr	r3, [r3, #20]
 800d8b2:	3301      	adds	r3, #1
 800d8b4:	4a03      	ldr	r2, [pc, #12]	@ (800d8c4 <_TrySendOverflowPacket+0xdc>)
 800d8b6:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 800d8b8:	693b      	ldr	r3, [r7, #16]
}
 800d8ba:	4618      	mov	r0, r3
 800d8bc:	3730      	adds	r7, #48	@ 0x30
 800d8be:	46bd      	mov	sp, r7
 800d8c0:	bd80      	pop	{r7, pc}
 800d8c2:	bf00      	nop
 800d8c4:	2000218c 	.word	0x2000218c
 800d8c8:	e0001004 	.word	0xe0001004

0800d8cc <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 800d8cc:	b580      	push	{r7, lr}
 800d8ce:	b08a      	sub	sp, #40	@ 0x28
 800d8d0:	af00      	add	r7, sp, #0
 800d8d2:	60f8      	str	r0, [r7, #12]
 800d8d4:	60b9      	str	r1, [r7, #8]
 800d8d6:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 800d8d8:	4b98      	ldr	r3, [pc, #608]	@ (800db3c <_SendPacket+0x270>)
 800d8da:	781b      	ldrb	r3, [r3, #0]
 800d8dc:	2b01      	cmp	r3, #1
 800d8de:	d010      	beq.n	800d902 <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800d8e0:	4b96      	ldr	r3, [pc, #600]	@ (800db3c <_SendPacket+0x270>)
 800d8e2:	781b      	ldrb	r3, [r3, #0]
 800d8e4:	2b00      	cmp	r3, #0
 800d8e6:	f000 812d 	beq.w	800db44 <_SendPacket+0x278>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 800d8ea:	4b94      	ldr	r3, [pc, #592]	@ (800db3c <_SendPacket+0x270>)
 800d8ec:	781b      	ldrb	r3, [r3, #0]
 800d8ee:	2b02      	cmp	r3, #2
 800d8f0:	d109      	bne.n	800d906 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800d8f2:	f7ff ff79 	bl	800d7e8 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 800d8f6:	4b91      	ldr	r3, [pc, #580]	@ (800db3c <_SendPacket+0x270>)
 800d8f8:	781b      	ldrb	r3, [r3, #0]
 800d8fa:	2b01      	cmp	r3, #1
 800d8fc:	f040 8124 	bne.w	800db48 <_SendPacket+0x27c>
      goto SendDone;
    }
  }
Send:
 800d900:	e001      	b.n	800d906 <_SendPacket+0x3a>
    goto Send;
 800d902:	bf00      	nop
 800d904:	e000      	b.n	800d908 <_SendPacket+0x3c>
Send:
 800d906:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 800d908:	687b      	ldr	r3, [r7, #4]
 800d90a:	2b1f      	cmp	r3, #31
 800d90c:	d809      	bhi.n	800d922 <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 800d90e:	4b8b      	ldr	r3, [pc, #556]	@ (800db3c <_SendPacket+0x270>)
 800d910:	69da      	ldr	r2, [r3, #28]
 800d912:	687b      	ldr	r3, [r7, #4]
 800d914:	fa22 f303 	lsr.w	r3, r2, r3
 800d918:	f003 0301 	and.w	r3, r3, #1
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	f040 8115 	bne.w	800db4c <_SendPacket+0x280>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 800d922:	687b      	ldr	r3, [r7, #4]
 800d924:	2b17      	cmp	r3, #23
 800d926:	d807      	bhi.n	800d938 <_SendPacket+0x6c>
    *--pStartPacket = (U8)EventId;
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	3b01      	subs	r3, #1
 800d92c:	60fb      	str	r3, [r7, #12]
 800d92e:	687b      	ldr	r3, [r7, #4]
 800d930:	b2da      	uxtb	r2, r3
 800d932:	68fb      	ldr	r3, [r7, #12]
 800d934:	701a      	strb	r2, [r3, #0]
 800d936:	e0c4      	b.n	800dac2 <_SendPacket+0x1f6>
  } else {
    //
    // Get data length and prepend it.
    //
    NumBytes = (unsigned int)(pEndPacket - pStartPacket);
 800d938:	68ba      	ldr	r2, [r7, #8]
 800d93a:	68fb      	ldr	r3, [r7, #12]
 800d93c:	1ad3      	subs	r3, r2, r3
 800d93e:	61fb      	str	r3, [r7, #28]
        *--pStartPacket = (U8)((NumBytes >>  7) | 0x80);
        *--pStartPacket = (U8)(NumBytes | 0x80);
      }
    }
#else
    if (NumBytes > 127) {
 800d940:	69fb      	ldr	r3, [r7, #28]
 800d942:	2b7f      	cmp	r3, #127	@ 0x7f
 800d944:	d912      	bls.n	800d96c <_SendPacket+0xa0>
      *--pStartPacket = (U8)(NumBytes >> 7);
 800d946:	69fb      	ldr	r3, [r7, #28]
 800d948:	09da      	lsrs	r2, r3, #7
 800d94a:	68fb      	ldr	r3, [r7, #12]
 800d94c:	3b01      	subs	r3, #1
 800d94e:	60fb      	str	r3, [r7, #12]
 800d950:	b2d2      	uxtb	r2, r2
 800d952:	68fb      	ldr	r3, [r7, #12]
 800d954:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = (U8)(NumBytes | 0x80);
 800d956:	69fb      	ldr	r3, [r7, #28]
 800d958:	b2db      	uxtb	r3, r3
 800d95a:	68fa      	ldr	r2, [r7, #12]
 800d95c:	3a01      	subs	r2, #1
 800d95e:	60fa      	str	r2, [r7, #12]
 800d960:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d964:	b2da      	uxtb	r2, r3
 800d966:	68fb      	ldr	r3, [r7, #12]
 800d968:	701a      	strb	r2, [r3, #0]
 800d96a:	e006      	b.n	800d97a <_SendPacket+0xae>
    } else {
      *--pStartPacket = (U8)NumBytes;
 800d96c:	68fb      	ldr	r3, [r7, #12]
 800d96e:	3b01      	subs	r3, #1
 800d970:	60fb      	str	r3, [r7, #12]
 800d972:	69fb      	ldr	r3, [r7, #28]
 800d974:	b2da      	uxtb	r2, r3
 800d976:	68fb      	ldr	r3, [r7, #12]
 800d978:	701a      	strb	r2, [r3, #0]
#endif
    //
    // Prepend EventId.
    //
#if SEGGER_SYSVIEW_SUPPORT_LONG_ID
    if (EventId < 127) {
 800d97a:	687b      	ldr	r3, [r7, #4]
 800d97c:	2b7e      	cmp	r3, #126	@ 0x7e
 800d97e:	d807      	bhi.n	800d990 <_SendPacket+0xc4>
      *--pStartPacket = (U8)EventId;
 800d980:	68fb      	ldr	r3, [r7, #12]
 800d982:	3b01      	subs	r3, #1
 800d984:	60fb      	str	r3, [r7, #12]
 800d986:	687b      	ldr	r3, [r7, #4]
 800d988:	b2da      	uxtb	r2, r3
 800d98a:	68fb      	ldr	r3, [r7, #12]
 800d98c:	701a      	strb	r2, [r3, #0]
 800d98e:	e098      	b.n	800dac2 <_SendPacket+0x1f6>
    } else {
      //
      // Backwards U32 encode EventId.
      //
      if (EventId < (1u << 14)) { // Encodes in 2 bytes
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800d996:	d212      	bcs.n	800d9be <_SendPacket+0xf2>
        *--pStartPacket = (U8)(EventId >>  7);
 800d998:	687b      	ldr	r3, [r7, #4]
 800d99a:	09da      	lsrs	r2, r3, #7
 800d99c:	68fb      	ldr	r3, [r7, #12]
 800d99e:	3b01      	subs	r3, #1
 800d9a0:	60fb      	str	r3, [r7, #12]
 800d9a2:	b2d2      	uxtb	r2, r2
 800d9a4:	68fb      	ldr	r3, [r7, #12]
 800d9a6:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d9a8:	687b      	ldr	r3, [r7, #4]
 800d9aa:	b2db      	uxtb	r3, r3
 800d9ac:	68fa      	ldr	r2, [r7, #12]
 800d9ae:	3a01      	subs	r2, #1
 800d9b0:	60fa      	str	r2, [r7, #12]
 800d9b2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d9b6:	b2da      	uxtb	r2, r3
 800d9b8:	68fb      	ldr	r3, [r7, #12]
 800d9ba:	701a      	strb	r2, [r3, #0]
 800d9bc:	e081      	b.n	800dac2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 21)) {    // Encodes in 3 bytes
 800d9be:	687b      	ldr	r3, [r7, #4]
 800d9c0:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d9c4:	d21d      	bcs.n	800da02 <_SendPacket+0x136>
        *--pStartPacket = (U8)(EventId >> 14);
 800d9c6:	687b      	ldr	r3, [r7, #4]
 800d9c8:	0b9a      	lsrs	r2, r3, #14
 800d9ca:	68fb      	ldr	r3, [r7, #12]
 800d9cc:	3b01      	subs	r3, #1
 800d9ce:	60fb      	str	r3, [r7, #12]
 800d9d0:	b2d2      	uxtb	r2, r2
 800d9d2:	68fb      	ldr	r3, [r7, #12]
 800d9d4:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800d9d6:	687b      	ldr	r3, [r7, #4]
 800d9d8:	09db      	lsrs	r3, r3, #7
 800d9da:	b2db      	uxtb	r3, r3
 800d9dc:	68fa      	ldr	r2, [r7, #12]
 800d9de:	3a01      	subs	r2, #1
 800d9e0:	60fa      	str	r2, [r7, #12]
 800d9e2:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d9e6:	b2da      	uxtb	r2, r3
 800d9e8:	68fb      	ldr	r3, [r7, #12]
 800d9ea:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	b2db      	uxtb	r3, r3
 800d9f0:	68fa      	ldr	r2, [r7, #12]
 800d9f2:	3a01      	subs	r2, #1
 800d9f4:	60fa      	str	r2, [r7, #12]
 800d9f6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800d9fa:	b2da      	uxtb	r2, r3
 800d9fc:	68fb      	ldr	r3, [r7, #12]
 800d9fe:	701a      	strb	r2, [r3, #0]
 800da00:	e05f      	b.n	800dac2 <_SendPacket+0x1f6>
      } else if (EventId < (1ul << 28)) {    // Encodes in 4 bytes
 800da02:	687b      	ldr	r3, [r7, #4]
 800da04:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800da08:	d228      	bcs.n	800da5c <_SendPacket+0x190>
        *--pStartPacket = (U8)(EventId >> 21);
 800da0a:	687b      	ldr	r3, [r7, #4]
 800da0c:	0d5a      	lsrs	r2, r3, #21
 800da0e:	68fb      	ldr	r3, [r7, #12]
 800da10:	3b01      	subs	r3, #1
 800da12:	60fb      	str	r3, [r7, #12]
 800da14:	b2d2      	uxtb	r2, r2
 800da16:	68fb      	ldr	r3, [r7, #12]
 800da18:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800da1a:	687b      	ldr	r3, [r7, #4]
 800da1c:	0b9b      	lsrs	r3, r3, #14
 800da1e:	b2db      	uxtb	r3, r3
 800da20:	68fa      	ldr	r2, [r7, #12]
 800da22:	3a01      	subs	r2, #1
 800da24:	60fa      	str	r2, [r7, #12]
 800da26:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800da2a:	b2da      	uxtb	r2, r3
 800da2c:	68fb      	ldr	r3, [r7, #12]
 800da2e:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800da30:	687b      	ldr	r3, [r7, #4]
 800da32:	09db      	lsrs	r3, r3, #7
 800da34:	b2db      	uxtb	r3, r3
 800da36:	68fa      	ldr	r2, [r7, #12]
 800da38:	3a01      	subs	r2, #1
 800da3a:	60fa      	str	r2, [r7, #12]
 800da3c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800da40:	b2da      	uxtb	r2, r3
 800da42:	68fb      	ldr	r3, [r7, #12]
 800da44:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800da46:	687b      	ldr	r3, [r7, #4]
 800da48:	b2db      	uxtb	r3, r3
 800da4a:	68fa      	ldr	r2, [r7, #12]
 800da4c:	3a01      	subs	r2, #1
 800da4e:	60fa      	str	r2, [r7, #12]
 800da50:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800da54:	b2da      	uxtb	r2, r3
 800da56:	68fb      	ldr	r3, [r7, #12]
 800da58:	701a      	strb	r2, [r3, #0]
 800da5a:	e032      	b.n	800dac2 <_SendPacket+0x1f6>
      } else {                              // Encodes in 5 bytes
        *--pStartPacket = (U8)(EventId >> 28);
 800da5c:	687b      	ldr	r3, [r7, #4]
 800da5e:	0f1a      	lsrs	r2, r3, #28
 800da60:	68fb      	ldr	r3, [r7, #12]
 800da62:	3b01      	subs	r3, #1
 800da64:	60fb      	str	r3, [r7, #12]
 800da66:	b2d2      	uxtb	r2, r2
 800da68:	68fb      	ldr	r3, [r7, #12]
 800da6a:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 21) | 0x80);
 800da6c:	687b      	ldr	r3, [r7, #4]
 800da6e:	0d5b      	lsrs	r3, r3, #21
 800da70:	b2db      	uxtb	r3, r3
 800da72:	68fa      	ldr	r2, [r7, #12]
 800da74:	3a01      	subs	r2, #1
 800da76:	60fa      	str	r2, [r7, #12]
 800da78:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800da7c:	b2da      	uxtb	r2, r3
 800da7e:	68fb      	ldr	r3, [r7, #12]
 800da80:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >> 14) | 0x80);
 800da82:	687b      	ldr	r3, [r7, #4]
 800da84:	0b9b      	lsrs	r3, r3, #14
 800da86:	b2db      	uxtb	r3, r3
 800da88:	68fa      	ldr	r2, [r7, #12]
 800da8a:	3a01      	subs	r2, #1
 800da8c:	60fa      	str	r2, [r7, #12]
 800da8e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800da92:	b2da      	uxtb	r2, r3
 800da94:	68fb      	ldr	r3, [r7, #12]
 800da96:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)((EventId >>  7) | 0x80);
 800da98:	687b      	ldr	r3, [r7, #4]
 800da9a:	09db      	lsrs	r3, r3, #7
 800da9c:	b2db      	uxtb	r3, r3
 800da9e:	68fa      	ldr	r2, [r7, #12]
 800daa0:	3a01      	subs	r2, #1
 800daa2:	60fa      	str	r2, [r7, #12]
 800daa4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800daa8:	b2da      	uxtb	r2, r3
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	701a      	strb	r2, [r3, #0]
        *--pStartPacket = (U8)(EventId | 0x80);
 800daae:	687b      	ldr	r3, [r7, #4]
 800dab0:	b2db      	uxtb	r3, r3
 800dab2:	68fa      	ldr	r2, [r7, #12]
 800dab4:	3a01      	subs	r2, #1
 800dab6:	60fa      	str	r2, [r7, #12]
 800dab8:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800dabc:	b2da      	uxtb	r2, r3
 800dabe:	68fb      	ldr	r3, [r7, #12]
 800dac0:	701a      	strb	r2, [r3, #0]
#endif
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800dac2:	4b1f      	ldr	r3, [pc, #124]	@ (800db40 <_SendPacket+0x274>)
 800dac4:	681b      	ldr	r3, [r3, #0]
 800dac6:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 800dac8:	4b1c      	ldr	r3, [pc, #112]	@ (800db3c <_SendPacket+0x270>)
 800daca:	68db      	ldr	r3, [r3, #12]
 800dacc:	69ba      	ldr	r2, [r7, #24]
 800dace:	1ad3      	subs	r3, r2, r3
 800dad0:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 800dad2:	68bb      	ldr	r3, [r7, #8]
 800dad4:	627b      	str	r3, [r7, #36]	@ 0x24
 800dad6:	697b      	ldr	r3, [r7, #20]
 800dad8:	623b      	str	r3, [r7, #32]
 800dada:	e00b      	b.n	800daf4 <_SendPacket+0x228>
 800dadc:	6a3b      	ldr	r3, [r7, #32]
 800dade:	b2da      	uxtb	r2, r3
 800dae0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dae2:	1c59      	adds	r1, r3, #1
 800dae4:	6279      	str	r1, [r7, #36]	@ 0x24
 800dae6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800daea:	b2d2      	uxtb	r2, r2
 800daec:	701a      	strb	r2, [r3, #0]
 800daee:	6a3b      	ldr	r3, [r7, #32]
 800daf0:	09db      	lsrs	r3, r3, #7
 800daf2:	623b      	str	r3, [r7, #32]
 800daf4:	6a3b      	ldr	r3, [r7, #32]
 800daf6:	2b7f      	cmp	r3, #127	@ 0x7f
 800daf8:	d8f0      	bhi.n	800dadc <_SendPacket+0x210>
 800dafa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dafc:	1c5a      	adds	r2, r3, #1
 800dafe:	627a      	str	r2, [r7, #36]	@ 0x24
 800db00:	6a3a      	ldr	r2, [r7, #32]
 800db02:	b2d2      	uxtb	r2, r2
 800db04:	701a      	strb	r2, [r3, #0]
 800db06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db08:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, (unsigned int)(pEndPacket - pStartPacket));
 800db0a:	4b0c      	ldr	r3, [pc, #48]	@ (800db3c <_SendPacket+0x270>)
 800db0c:	785b      	ldrb	r3, [r3, #1]
 800db0e:	4618      	mov	r0, r3
 800db10:	68ba      	ldr	r2, [r7, #8]
 800db12:	68fb      	ldr	r3, [r7, #12]
 800db14:	1ad3      	subs	r3, r2, r3
 800db16:	461a      	mov	r2, r3
 800db18:	68f9      	ldr	r1, [r7, #12]
 800db1a:	f7f2 fb71 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
 800db1e:	6138      	str	r0, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
  if (Status) {
 800db20:	693b      	ldr	r3, [r7, #16]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d003      	beq.n	800db2e <_SendPacket+0x262>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 800db26:	4a05      	ldr	r2, [pc, #20]	@ (800db3c <_SendPacket+0x270>)
 800db28:	69bb      	ldr	r3, [r7, #24]
 800db2a:	60d3      	str	r3, [r2, #12]
 800db2c:	e00f      	b.n	800db4e <_SendPacket+0x282>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 800db2e:	4b03      	ldr	r3, [pc, #12]	@ (800db3c <_SendPacket+0x270>)
 800db30:	781b      	ldrb	r3, [r3, #0]
 800db32:	3301      	adds	r3, #1
 800db34:	b2da      	uxtb	r2, r3
 800db36:	4b01      	ldr	r3, [pc, #4]	@ (800db3c <_SendPacket+0x270>)
 800db38:	701a      	strb	r2, [r3, #0]
 800db3a:	e008      	b.n	800db4e <_SendPacket+0x282>
 800db3c:	2000218c 	.word	0x2000218c
 800db40:	e0001004 	.word	0xe0001004
    goto SendDone;
 800db44:	bf00      	nop
 800db46:	e002      	b.n	800db4e <_SendPacket+0x282>
      goto SendDone;
 800db48:	bf00      	nop
 800db4a:	e000      	b.n	800db4e <_SendPacket+0x282>
      goto SendDone;
 800db4c:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 800db4e:	4b14      	ldr	r3, [pc, #80]	@ (800dba0 <_SendPacket+0x2d4>)
 800db50:	7e1b      	ldrb	r3, [r3, #24]
 800db52:	4619      	mov	r1, r3
 800db54:	4a13      	ldr	r2, [pc, #76]	@ (800dba4 <_SendPacket+0x2d8>)
 800db56:	460b      	mov	r3, r1
 800db58:	005b      	lsls	r3, r3, #1
 800db5a:	440b      	add	r3, r1
 800db5c:	00db      	lsls	r3, r3, #3
 800db5e:	4413      	add	r3, r2
 800db60:	336c      	adds	r3, #108	@ 0x6c
 800db62:	681a      	ldr	r2, [r3, #0]
 800db64:	4b0e      	ldr	r3, [pc, #56]	@ (800dba0 <_SendPacket+0x2d4>)
 800db66:	7e1b      	ldrb	r3, [r3, #24]
 800db68:	4618      	mov	r0, r3
 800db6a:	490e      	ldr	r1, [pc, #56]	@ (800dba4 <_SendPacket+0x2d8>)
 800db6c:	4603      	mov	r3, r0
 800db6e:	005b      	lsls	r3, r3, #1
 800db70:	4403      	add	r3, r0
 800db72:	00db      	lsls	r3, r3, #3
 800db74:	440b      	add	r3, r1
 800db76:	3370      	adds	r3, #112	@ 0x70
 800db78:	681b      	ldr	r3, [r3, #0]
 800db7a:	429a      	cmp	r2, r3
 800db7c:	d00b      	beq.n	800db96 <_SendPacket+0x2ca>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800db7e:	4b08      	ldr	r3, [pc, #32]	@ (800dba0 <_SendPacket+0x2d4>)
 800db80:	789b      	ldrb	r3, [r3, #2]
 800db82:	2b00      	cmp	r3, #0
 800db84:	d107      	bne.n	800db96 <_SendPacket+0x2ca>
      _SYSVIEW_Globals.RecursionCnt = 1;
 800db86:	4b06      	ldr	r3, [pc, #24]	@ (800dba0 <_SendPacket+0x2d4>)
 800db88:	2201      	movs	r2, #1
 800db8a:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 800db8c:	f7ff fdbe 	bl	800d70c <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800db90:	4b03      	ldr	r3, [pc, #12]	@ (800dba0 <_SendPacket+0x2d4>)
 800db92:	2200      	movs	r2, #0
 800db94:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 800db96:	bf00      	nop
 800db98:	3728      	adds	r7, #40	@ 0x28
 800db9a:	46bd      	mov	sp, r7
 800db9c:	bd80      	pop	{r7, pc}
 800db9e:	bf00      	nop
 800dba0:	2000218c 	.word	0x2000218c
 800dba4:	200014cc 	.word	0x200014cc

0800dba8 <_VPrintHost>:
*  Parameters
*    s            Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static int _VPrintHost(const char* s, U32 Options, va_list* pParamList) {
 800dba8:	b580      	push	{r7, lr}
 800dbaa:	b0a2      	sub	sp, #136	@ 0x88
 800dbac:	af00      	add	r7, sp, #0
 800dbae:	60f8      	str	r0, [r7, #12]
 800dbb0:	60b9      	str	r1, [r7, #8]
 800dbb2:	607a      	str	r2, [r7, #4]
#endif
  //
  // Count number of arguments by counting '%' characters in string.
  // If enabled, check for non-scalar modifier flags to format string on the target.
  //
  p = s;
 800dbb4:	68fb      	ldr	r3, [r7, #12]
 800dbb6:	67fb      	str	r3, [r7, #124]	@ 0x7c
  NumArguments = 0;
 800dbb8:	2300      	movs	r3, #0
 800dbba:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  for (;;) {
    c = *p++;
 800dbbe:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dbc0:	1c5a      	adds	r2, r3, #1
 800dbc2:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800dbc4:	781b      	ldrb	r3, [r3, #0]
 800dbc6:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    if (c == 0) {
 800dbca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dbce:	2b00      	cmp	r3, #0
 800dbd0:	d01d      	beq.n	800dc0e <_VPrintHost+0x66>
      break;
    }
    if (c == '%') {
 800dbd2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800dbd6:	2b25      	cmp	r3, #37	@ 0x25
 800dbd8:	d1f1      	bne.n	800dbbe <_VPrintHost+0x16>
      c = *p;
 800dbda:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800dbdc:	781b      	ldrb	r3, [r3, #0]
 800dbde:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if SEGGER_SYSVIEW_PRINTF_IMPLICIT_FORMAT == 0
      aParas[NumArguments++] = (U32)(va_arg(*pParamList, int));
 800dbe2:	687b      	ldr	r3, [r7, #4]
 800dbe4:	681b      	ldr	r3, [r3, #0]
 800dbe6:	1d19      	adds	r1, r3, #4
 800dbe8:	687a      	ldr	r2, [r7, #4]
 800dbea:	6011      	str	r1, [r2, #0]
 800dbec:	6819      	ldr	r1, [r3, #0]
 800dbee:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dbf2:	1c5a      	adds	r2, r3, #1
 800dbf4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800dbf8:	460a      	mov	r2, r1
 800dbfa:	009b      	lsls	r3, r3, #2
 800dbfc:	3388      	adds	r3, #136	@ 0x88
 800dbfe:	443b      	add	r3, r7
 800dc00:	f843 2c74 	str.w	r2, [r3, #-116]
      if (NumArguments == SEGGER_SYSVIEW_MAX_ARGUMENTS) {
 800dc04:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dc08:	2b10      	cmp	r3, #16
 800dc0a:	d002      	beq.n	800dc12 <_VPrintHost+0x6a>
    c = *p++;
 800dc0c:	e7d7      	b.n	800dbbe <_VPrintHost+0x16>
      break;
 800dc0e:	bf00      	nop
 800dc10:	e000      	b.n	800dc14 <_VPrintHost+0x6c>
        break;
 800dc12:	bf00      	nop
#endif
  //
  // Send string and parameters to host
  //
  {
    RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_ARGUMENTS * SEGGER_SYSVIEW_QUANTA_U32);
 800dc14:	f3ef 8311 	mrs	r3, BASEPRI
 800dc18:	f04f 0120 	mov.w	r1, #32
 800dc1c:	f381 8811 	msr	BASEPRI, r1
 800dc20:	65bb      	str	r3, [r7, #88]	@ 0x58
 800dc22:	4840      	ldr	r0, [pc, #256]	@ (800dd24 <_VPrintHost+0x17c>)
 800dc24:	f7ff fd66 	bl	800d6f4 <_PreparePacket>
 800dc28:	6578      	str	r0, [r7, #84]	@ 0x54
    pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800dc2a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800dc2e:	68f9      	ldr	r1, [r7, #12]
 800dc30:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800dc32:	f7ff fd11 	bl	800d658 <_EncodeStr>
 800dc36:	67b8      	str	r0, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, Options);
 800dc38:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dc3a:	677b      	str	r3, [r7, #116]	@ 0x74
 800dc3c:	68bb      	ldr	r3, [r7, #8]
 800dc3e:	673b      	str	r3, [r7, #112]	@ 0x70
 800dc40:	e00b      	b.n	800dc5a <_VPrintHost+0xb2>
 800dc42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dc44:	b2da      	uxtb	r2, r3
 800dc46:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc48:	1c59      	adds	r1, r3, #1
 800dc4a:	6779      	str	r1, [r7, #116]	@ 0x74
 800dc4c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc50:	b2d2      	uxtb	r2, r2
 800dc52:	701a      	strb	r2, [r3, #0]
 800dc54:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dc56:	09db      	lsrs	r3, r3, #7
 800dc58:	673b      	str	r3, [r7, #112]	@ 0x70
 800dc5a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800dc5c:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc5e:	d8f0      	bhi.n	800dc42 <_VPrintHost+0x9a>
 800dc60:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc62:	1c5a      	adds	r2, r3, #1
 800dc64:	677a      	str	r2, [r7, #116]	@ 0x74
 800dc66:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800dc68:	b2d2      	uxtb	r2, r2
 800dc6a:	701a      	strb	r2, [r3, #0]
 800dc6c:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800dc6e:	67bb      	str	r3, [r7, #120]	@ 0x78
    ENCODE_U32(pPayload, NumArguments);
 800dc70:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dc72:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800dc74:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dc78:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc7a:	e00b      	b.n	800dc94 <_VPrintHost+0xec>
 800dc7c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc7e:	b2da      	uxtb	r2, r3
 800dc80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dc82:	1c59      	adds	r1, r3, #1
 800dc84:	66f9      	str	r1, [r7, #108]	@ 0x6c
 800dc86:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dc8a:	b2d2      	uxtb	r2, r2
 800dc8c:	701a      	strb	r2, [r3, #0]
 800dc8e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc90:	09db      	lsrs	r3, r3, #7
 800dc92:	66bb      	str	r3, [r7, #104]	@ 0x68
 800dc94:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800dc96:	2b7f      	cmp	r3, #127	@ 0x7f
 800dc98:	d8f0      	bhi.n	800dc7c <_VPrintHost+0xd4>
 800dc9a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dc9c:	1c5a      	adds	r2, r3, #1
 800dc9e:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800dca0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800dca2:	b2d2      	uxtb	r2, r2
 800dca4:	701a      	strb	r2, [r3, #0]
 800dca6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800dca8:	67bb      	str	r3, [r7, #120]	@ 0x78
    pParas = aParas;
 800dcaa:	f107 0314 	add.w	r3, r7, #20
 800dcae:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800dcb2:	e022      	b.n	800dcfa <_VPrintHost+0x152>
      ENCODE_U32(pPayload, (*pParas));
 800dcb4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800dcb6:	667b      	str	r3, [r7, #100]	@ 0x64
 800dcb8:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcc0:	e00b      	b.n	800dcda <_VPrintHost+0x132>
 800dcc2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcc4:	b2da      	uxtb	r2, r3
 800dcc6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcc8:	1c59      	adds	r1, r3, #1
 800dcca:	6679      	str	r1, [r7, #100]	@ 0x64
 800dccc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dcd0:	b2d2      	uxtb	r2, r2
 800dcd2:	701a      	strb	r2, [r3, #0]
 800dcd4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcd6:	09db      	lsrs	r3, r3, #7
 800dcd8:	663b      	str	r3, [r7, #96]	@ 0x60
 800dcda:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800dcdc:	2b7f      	cmp	r3, #127	@ 0x7f
 800dcde:	d8f0      	bhi.n	800dcc2 <_VPrintHost+0x11a>
 800dce0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dce2:	1c5a      	adds	r2, r3, #1
 800dce4:	667a      	str	r2, [r7, #100]	@ 0x64
 800dce6:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800dce8:	b2d2      	uxtb	r2, r2
 800dcea:	701a      	strb	r2, [r3, #0]
 800dcec:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800dcee:	67bb      	str	r3, [r7, #120]	@ 0x78
      pParas++;
 800dcf0:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800dcf4:	3304      	adds	r3, #4
 800dcf6:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
    while (NumArguments--) {
 800dcfa:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800dcfe:	1e5a      	subs	r2, r3, #1
 800dd00:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800dd04:	2b00      	cmp	r3, #0
 800dd06:	d1d5      	bne.n	800dcb4 <_VPrintHost+0x10c>
    }
    _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800dd08:	221a      	movs	r2, #26
 800dd0a:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800dd0c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800dd0e:	f7ff fddd 	bl	800d8cc <_SendPacket>
    RECORD_END();
 800dd12:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800dd14:	f383 8811 	msr	BASEPRI, r3
  }
  return 0;
 800dd18:	2300      	movs	r3, #0
}
 800dd1a:	4618      	mov	r0, r3
 800dd1c:	3788      	adds	r7, #136	@ 0x88
 800dd1e:	46bd      	mov	sp, r7
 800dd20:	bd80      	pop	{r7, pc}
 800dd22:	bf00      	nop
 800dd24:	200021bc 	.word	0x200021bc

0800dd28 <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 800dd28:	b580      	push	{r7, lr}
 800dd2a:	b086      	sub	sp, #24
 800dd2c:	af02      	add	r7, sp, #8
 800dd2e:	60f8      	str	r0, [r7, #12]
 800dd30:	60b9      	str	r1, [r7, #8]
 800dd32:	607a      	str	r2, [r7, #4]
 800dd34:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = (U8)SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800dd36:	2300      	movs	r3, #0
 800dd38:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dd3c:	4917      	ldr	r1, [pc, #92]	@ (800dd9c <SEGGER_SYSVIEW_Init+0x74>)
 800dd3e:	4818      	ldr	r0, [pc, #96]	@ (800dda0 <SEGGER_SYSVIEW_Init+0x78>)
 800dd40:	f7ff fbba 	bl	800d4b8 <SEGGER_RTT_AllocUpBuffer>
 800dd44:	4603      	mov	r3, r0
 800dd46:	b2da      	uxtb	r2, r3
 800dd48:	4b16      	ldr	r3, [pc, #88]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd4a:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 800dd4c:	4b15      	ldr	r3, [pc, #84]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd4e:	785a      	ldrb	r2, [r3, #1]
 800dd50:	4b14      	ldr	r3, [pc, #80]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd52:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 800dd54:	4b13      	ldr	r3, [pc, #76]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd56:	7e1b      	ldrb	r3, [r3, #24]
 800dd58:	4618      	mov	r0, r3
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	9300      	str	r3, [sp, #0]
 800dd5e:	2308      	movs	r3, #8
 800dd60:	4a11      	ldr	r2, [pc, #68]	@ (800dda8 <SEGGER_SYSVIEW_Init+0x80>)
 800dd62:	490f      	ldr	r1, [pc, #60]	@ (800dda0 <SEGGER_SYSVIEW_Init+0x78>)
 800dd64:	f7ff fc2c 	bl	800d5c0 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 800dd68:	4b0e      	ldr	r3, [pc, #56]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 800dd6e:	4b0f      	ldr	r3, [pc, #60]	@ (800ddac <SEGGER_SYSVIEW_Init+0x84>)
 800dd70:	681b      	ldr	r3, [r3, #0]
 800dd72:	4a0c      	ldr	r2, [pc, #48]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd74:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 800dd76:	4a0b      	ldr	r2, [pc, #44]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 800dd7c:	4a09      	ldr	r2, [pc, #36]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd7e:	68fb      	ldr	r3, [r7, #12]
 800dd80:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 800dd82:	4a08      	ldr	r2, [pc, #32]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd84:	68bb      	ldr	r3, [r7, #8]
 800dd86:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 800dd88:	4a06      	ldr	r2, [pc, #24]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd8a:	683b      	ldr	r3, [r7, #0]
 800dd8c:	6253      	str	r3, [r2, #36]	@ 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 800dd8e:	4b05      	ldr	r3, [pc, #20]	@ (800dda4 <SEGGER_SYSVIEW_Init+0x7c>)
 800dd90:	2200      	movs	r2, #0
 800dd92:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 800dd94:	bf00      	nop
 800dd96:	3710      	adds	r7, #16
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	bd80      	pop	{r7, pc}
 800dd9c:	20001984 	.word	0x20001984
 800dda0:	08014b90 	.word	0x08014b90
 800dda4:	2000218c 	.word	0x2000218c
 800dda8:	20002184 	.word	0x20002184
 800ddac:	e0001004 	.word	0xe0001004

0800ddb0 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 800ddb0:	b480      	push	{r7}
 800ddb2:	b083      	sub	sp, #12
 800ddb4:	af00      	add	r7, sp, #0
 800ddb6:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 800ddb8:	4a04      	ldr	r2, [pc, #16]	@ (800ddcc <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	6113      	str	r3, [r2, #16]
}
 800ddbe:	bf00      	nop
 800ddc0:	370c      	adds	r7, #12
 800ddc2:	46bd      	mov	sp, r7
 800ddc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddc8:	4770      	bx	lr
 800ddca:	bf00      	nop
 800ddcc:	2000218c 	.word	0x2000218c

0800ddd0 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 800ddd0:	b580      	push	{r7, lr}
 800ddd2:	b084      	sub	sp, #16
 800ddd4:	af00      	add	r7, sp, #0
 800ddd6:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800ddd8:	f3ef 8311 	mrs	r3, BASEPRI
 800dddc:	f04f 0120 	mov.w	r1, #32
 800dde0:	f381 8811 	msr	BASEPRI, r1
 800dde4:	60fb      	str	r3, [r7, #12]
 800dde6:	4808      	ldr	r0, [pc, #32]	@ (800de08 <SEGGER_SYSVIEW_RecordVoid+0x38>)
 800dde8:	f7ff fc84 	bl	800d6f4 <_PreparePacket>
 800ddec:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 800ddee:	687a      	ldr	r2, [r7, #4]
 800ddf0:	68b9      	ldr	r1, [r7, #8]
 800ddf2:	68b8      	ldr	r0, [r7, #8]
 800ddf4:	f7ff fd6a 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800ddf8:	68fb      	ldr	r3, [r7, #12]
 800ddfa:	f383 8811 	msr	BASEPRI, r3
}
 800ddfe:	bf00      	nop
 800de00:	3710      	adds	r7, #16
 800de02:	46bd      	mov	sp, r7
 800de04:	bd80      	pop	{r7, pc}
 800de06:	bf00      	nop
 800de08:	200021bc 	.word	0x200021bc

0800de0c <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 800de0c:	b580      	push	{r7, lr}
 800de0e:	b088      	sub	sp, #32
 800de10:	af00      	add	r7, sp, #0
 800de12:	6078      	str	r0, [r7, #4]
 800de14:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800de16:	f3ef 8311 	mrs	r3, BASEPRI
 800de1a:	f04f 0120 	mov.w	r1, #32
 800de1e:	f381 8811 	msr	BASEPRI, r1
 800de22:	617b      	str	r3, [r7, #20]
 800de24:	4816      	ldr	r0, [pc, #88]	@ (800de80 <SEGGER_SYSVIEW_RecordU32+0x74>)
 800de26:	f7ff fc65 	bl	800d6f4 <_PreparePacket>
 800de2a:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800de2c:	693b      	ldr	r3, [r7, #16]
 800de2e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 800de30:	68fb      	ldr	r3, [r7, #12]
 800de32:	61fb      	str	r3, [r7, #28]
 800de34:	683b      	ldr	r3, [r7, #0]
 800de36:	61bb      	str	r3, [r7, #24]
 800de38:	e00b      	b.n	800de52 <SEGGER_SYSVIEW_RecordU32+0x46>
 800de3a:	69bb      	ldr	r3, [r7, #24]
 800de3c:	b2da      	uxtb	r2, r3
 800de3e:	69fb      	ldr	r3, [r7, #28]
 800de40:	1c59      	adds	r1, r3, #1
 800de42:	61f9      	str	r1, [r7, #28]
 800de44:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800de48:	b2d2      	uxtb	r2, r2
 800de4a:	701a      	strb	r2, [r3, #0]
 800de4c:	69bb      	ldr	r3, [r7, #24]
 800de4e:	09db      	lsrs	r3, r3, #7
 800de50:	61bb      	str	r3, [r7, #24]
 800de52:	69bb      	ldr	r3, [r7, #24]
 800de54:	2b7f      	cmp	r3, #127	@ 0x7f
 800de56:	d8f0      	bhi.n	800de3a <SEGGER_SYSVIEW_RecordU32+0x2e>
 800de58:	69fb      	ldr	r3, [r7, #28]
 800de5a:	1c5a      	adds	r2, r3, #1
 800de5c:	61fa      	str	r2, [r7, #28]
 800de5e:	69ba      	ldr	r2, [r7, #24]
 800de60:	b2d2      	uxtb	r2, r2
 800de62:	701a      	strb	r2, [r3, #0]
 800de64:	69fb      	ldr	r3, [r7, #28]
 800de66:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800de68:	687a      	ldr	r2, [r7, #4]
 800de6a:	68f9      	ldr	r1, [r7, #12]
 800de6c:	6938      	ldr	r0, [r7, #16]
 800de6e:	f7ff fd2d 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800de72:	697b      	ldr	r3, [r7, #20]
 800de74:	f383 8811 	msr	BASEPRI, r3
}
 800de78:	bf00      	nop
 800de7a:	3720      	adds	r7, #32
 800de7c:	46bd      	mov	sp, r7
 800de7e:	bd80      	pop	{r7, pc}
 800de80:	200021bc 	.word	0x200021bc

0800de84 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 800de84:	b580      	push	{r7, lr}
 800de86:	b08c      	sub	sp, #48	@ 0x30
 800de88:	af00      	add	r7, sp, #0
 800de8a:	60f8      	str	r0, [r7, #12]
 800de8c:	60b9      	str	r1, [r7, #8]
 800de8e:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800de90:	f3ef 8311 	mrs	r3, BASEPRI
 800de94:	f04f 0120 	mov.w	r1, #32
 800de98:	f381 8811 	msr	BASEPRI, r1
 800de9c:	61fb      	str	r3, [r7, #28]
 800de9e:	4825      	ldr	r0, [pc, #148]	@ (800df34 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 800dea0:	f7ff fc28 	bl	800d6f4 <_PreparePacket>
 800dea4:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 800dea6:	69bb      	ldr	r3, [r7, #24]
 800dea8:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 800deaa:	697b      	ldr	r3, [r7, #20]
 800deac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800deae:	68bb      	ldr	r3, [r7, #8]
 800deb0:	62bb      	str	r3, [r7, #40]	@ 0x28
 800deb2:	e00b      	b.n	800decc <SEGGER_SYSVIEW_RecordU32x2+0x48>
 800deb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb6:	b2da      	uxtb	r2, r3
 800deb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800deba:	1c59      	adds	r1, r3, #1
 800debc:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800debe:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dec2:	b2d2      	uxtb	r2, r2
 800dec4:	701a      	strb	r2, [r3, #0]
 800dec6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dec8:	09db      	lsrs	r3, r3, #7
 800deca:	62bb      	str	r3, [r7, #40]	@ 0x28
 800decc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dece:	2b7f      	cmp	r3, #127	@ 0x7f
 800ded0:	d8f0      	bhi.n	800deb4 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 800ded2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ded4:	1c5a      	adds	r2, r3, #1
 800ded6:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800ded8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800deda:	b2d2      	uxtb	r2, r2
 800dedc:	701a      	strb	r2, [r3, #0]
 800dede:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dee0:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 800dee2:	697b      	ldr	r3, [r7, #20]
 800dee4:	627b      	str	r3, [r7, #36]	@ 0x24
 800dee6:	687b      	ldr	r3, [r7, #4]
 800dee8:	623b      	str	r3, [r7, #32]
 800deea:	e00b      	b.n	800df04 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 800deec:	6a3b      	ldr	r3, [r7, #32]
 800deee:	b2da      	uxtb	r2, r3
 800def0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800def2:	1c59      	adds	r1, r3, #1
 800def4:	6279      	str	r1, [r7, #36]	@ 0x24
 800def6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800defa:	b2d2      	uxtb	r2, r2
 800defc:	701a      	strb	r2, [r3, #0]
 800defe:	6a3b      	ldr	r3, [r7, #32]
 800df00:	09db      	lsrs	r3, r3, #7
 800df02:	623b      	str	r3, [r7, #32]
 800df04:	6a3b      	ldr	r3, [r7, #32]
 800df06:	2b7f      	cmp	r3, #127	@ 0x7f
 800df08:	d8f0      	bhi.n	800deec <SEGGER_SYSVIEW_RecordU32x2+0x68>
 800df0a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df0c:	1c5a      	adds	r2, r3, #1
 800df0e:	627a      	str	r2, [r7, #36]	@ 0x24
 800df10:	6a3a      	ldr	r2, [r7, #32]
 800df12:	b2d2      	uxtb	r2, r2
 800df14:	701a      	strb	r2, [r3, #0]
 800df16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df18:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 800df1a:	68fa      	ldr	r2, [r7, #12]
 800df1c:	6979      	ldr	r1, [r7, #20]
 800df1e:	69b8      	ldr	r0, [r7, #24]
 800df20:	f7ff fcd4 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800df24:	69fb      	ldr	r3, [r7, #28]
 800df26:	f383 8811 	msr	BASEPRI, r3
}
 800df2a:	bf00      	nop
 800df2c:	3730      	adds	r7, #48	@ 0x30
 800df2e:	46bd      	mov	sp, r7
 800df30:	bd80      	pop	{r7, pc}
 800df32:	bf00      	nop
 800df34:	200021bc 	.word	0x200021bc

0800df38 <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 800df38:	b580      	push	{r7, lr}
 800df3a:	b08c      	sub	sp, #48	@ 0x30
 800df3c:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 800df3e:	4b58      	ldr	r3, [pc, #352]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800df40:	2201      	movs	r2, #1
 800df42:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 800df44:	f3ef 8311 	mrs	r3, BASEPRI
 800df48:	f04f 0120 	mov.w	r1, #32
 800df4c:	f381 8811 	msr	BASEPRI, r1
 800df50:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 800df52:	4b53      	ldr	r3, [pc, #332]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800df54:	785b      	ldrb	r3, [r3, #1]
 800df56:	220a      	movs	r2, #10
 800df58:	4952      	ldr	r1, [pc, #328]	@ (800e0a4 <SEGGER_SYSVIEW_Start+0x16c>)
 800df5a:	4618      	mov	r0, r3
 800df5c:	f7f2 f950 	bl	8000200 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 800df60:	68fb      	ldr	r3, [r7, #12]
 800df62:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 800df66:	200a      	movs	r0, #10
 800df68:	f7ff ff32 	bl	800ddd0 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800df6c:	f3ef 8311 	mrs	r3, BASEPRI
 800df70:	f04f 0120 	mov.w	r1, #32
 800df74:	f381 8811 	msr	BASEPRI, r1
 800df78:	60bb      	str	r3, [r7, #8]
 800df7a:	484b      	ldr	r0, [pc, #300]	@ (800e0a8 <SEGGER_SYSVIEW_Start+0x170>)
 800df7c:	f7ff fbba 	bl	800d6f4 <_PreparePacket>
 800df80:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 800df82:	687b      	ldr	r3, [r7, #4]
 800df84:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800df86:	683b      	ldr	r3, [r7, #0]
 800df88:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800df8a:	4b45      	ldr	r3, [pc, #276]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800df8c:	685b      	ldr	r3, [r3, #4]
 800df8e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df90:	e00b      	b.n	800dfaa <SEGGER_SYSVIEW_Start+0x72>
 800df92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df94:	b2da      	uxtb	r2, r3
 800df96:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800df98:	1c59      	adds	r1, r3, #1
 800df9a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800df9c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dfa0:	b2d2      	uxtb	r2, r2
 800dfa2:	701a      	strb	r2, [r3, #0]
 800dfa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfa6:	09db      	lsrs	r3, r3, #7
 800dfa8:	62bb      	str	r3, [r7, #40]	@ 0x28
 800dfaa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800dfac:	2b7f      	cmp	r3, #127	@ 0x7f
 800dfae:	d8f0      	bhi.n	800df92 <SEGGER_SYSVIEW_Start+0x5a>
 800dfb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfb2:	1c5a      	adds	r2, r3, #1
 800dfb4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800dfb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800dfb8:	b2d2      	uxtb	r2, r2
 800dfba:	701a      	strb	r2, [r3, #0]
 800dfbc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800dfbe:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800dfc0:	683b      	ldr	r3, [r7, #0]
 800dfc2:	627b      	str	r3, [r7, #36]	@ 0x24
 800dfc4:	4b36      	ldr	r3, [pc, #216]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800dfc6:	689b      	ldr	r3, [r3, #8]
 800dfc8:	623b      	str	r3, [r7, #32]
 800dfca:	e00b      	b.n	800dfe4 <SEGGER_SYSVIEW_Start+0xac>
 800dfcc:	6a3b      	ldr	r3, [r7, #32]
 800dfce:	b2da      	uxtb	r2, r3
 800dfd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfd2:	1c59      	adds	r1, r3, #1
 800dfd4:	6279      	str	r1, [r7, #36]	@ 0x24
 800dfd6:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800dfda:	b2d2      	uxtb	r2, r2
 800dfdc:	701a      	strb	r2, [r3, #0]
 800dfde:	6a3b      	ldr	r3, [r7, #32]
 800dfe0:	09db      	lsrs	r3, r3, #7
 800dfe2:	623b      	str	r3, [r7, #32]
 800dfe4:	6a3b      	ldr	r3, [r7, #32]
 800dfe6:	2b7f      	cmp	r3, #127	@ 0x7f
 800dfe8:	d8f0      	bhi.n	800dfcc <SEGGER_SYSVIEW_Start+0x94>
 800dfea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dfec:	1c5a      	adds	r2, r3, #1
 800dfee:	627a      	str	r2, [r7, #36]	@ 0x24
 800dff0:	6a3a      	ldr	r2, [r7, #32]
 800dff2:	b2d2      	uxtb	r2, r2
 800dff4:	701a      	strb	r2, [r3, #0]
 800dff6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dff8:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800dffa:	683b      	ldr	r3, [r7, #0]
 800dffc:	61fb      	str	r3, [r7, #28]
 800dffe:	4b28      	ldr	r3, [pc, #160]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800e000:	691b      	ldr	r3, [r3, #16]
 800e002:	61bb      	str	r3, [r7, #24]
 800e004:	e00b      	b.n	800e01e <SEGGER_SYSVIEW_Start+0xe6>
 800e006:	69bb      	ldr	r3, [r7, #24]
 800e008:	b2da      	uxtb	r2, r3
 800e00a:	69fb      	ldr	r3, [r7, #28]
 800e00c:	1c59      	adds	r1, r3, #1
 800e00e:	61f9      	str	r1, [r7, #28]
 800e010:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e014:	b2d2      	uxtb	r2, r2
 800e016:	701a      	strb	r2, [r3, #0]
 800e018:	69bb      	ldr	r3, [r7, #24]
 800e01a:	09db      	lsrs	r3, r3, #7
 800e01c:	61bb      	str	r3, [r7, #24]
 800e01e:	69bb      	ldr	r3, [r7, #24]
 800e020:	2b7f      	cmp	r3, #127	@ 0x7f
 800e022:	d8f0      	bhi.n	800e006 <SEGGER_SYSVIEW_Start+0xce>
 800e024:	69fb      	ldr	r3, [r7, #28]
 800e026:	1c5a      	adds	r2, r3, #1
 800e028:	61fa      	str	r2, [r7, #28]
 800e02a:	69ba      	ldr	r2, [r7, #24]
 800e02c:	b2d2      	uxtb	r2, r2
 800e02e:	701a      	strb	r2, [r3, #0]
 800e030:	69fb      	ldr	r3, [r7, #28]
 800e032:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800e034:	683b      	ldr	r3, [r7, #0]
 800e036:	617b      	str	r3, [r7, #20]
 800e038:	2300      	movs	r3, #0
 800e03a:	613b      	str	r3, [r7, #16]
 800e03c:	e00b      	b.n	800e056 <SEGGER_SYSVIEW_Start+0x11e>
 800e03e:	693b      	ldr	r3, [r7, #16]
 800e040:	b2da      	uxtb	r2, r3
 800e042:	697b      	ldr	r3, [r7, #20]
 800e044:	1c59      	adds	r1, r3, #1
 800e046:	6179      	str	r1, [r7, #20]
 800e048:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e04c:	b2d2      	uxtb	r2, r2
 800e04e:	701a      	strb	r2, [r3, #0]
 800e050:	693b      	ldr	r3, [r7, #16]
 800e052:	09db      	lsrs	r3, r3, #7
 800e054:	613b      	str	r3, [r7, #16]
 800e056:	693b      	ldr	r3, [r7, #16]
 800e058:	2b7f      	cmp	r3, #127	@ 0x7f
 800e05a:	d8f0      	bhi.n	800e03e <SEGGER_SYSVIEW_Start+0x106>
 800e05c:	697b      	ldr	r3, [r7, #20]
 800e05e:	1c5a      	adds	r2, r3, #1
 800e060:	617a      	str	r2, [r7, #20]
 800e062:	693a      	ldr	r2, [r7, #16]
 800e064:	b2d2      	uxtb	r2, r2
 800e066:	701a      	strb	r2, [r3, #0]
 800e068:	697b      	ldr	r3, [r7, #20]
 800e06a:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800e06c:	2218      	movs	r2, #24
 800e06e:	6839      	ldr	r1, [r7, #0]
 800e070:	6878      	ldr	r0, [r7, #4]
 800e072:	f7ff fc2b 	bl	800d8cc <_SendPacket>
      RECORD_END();
 800e076:	68bb      	ldr	r3, [r7, #8]
 800e078:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 800e07c:	4b08      	ldr	r3, [pc, #32]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800e07e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e080:	2b00      	cmp	r3, #0
 800e082:	d002      	beq.n	800e08a <SEGGER_SYSVIEW_Start+0x152>
      _SYSVIEW_Globals.pfSendSysDesc();
 800e084:	4b06      	ldr	r3, [pc, #24]	@ (800e0a0 <SEGGER_SYSVIEW_Start+0x168>)
 800e086:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e088:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 800e08a:	f000 f9eb 	bl	800e464 <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 800e08e:	f000 f9b1 	bl	800e3f4 <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 800e092:	f000 fd21 	bl	800ead8 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 800e096:	bf00      	nop
 800e098:	3730      	adds	r7, #48	@ 0x30
 800e09a:	46bd      	mov	sp, r7
 800e09c:	bd80      	pop	{r7, pc}
 800e09e:	bf00      	nop
 800e0a0:	2000218c 	.word	0x2000218c
 800e0a4:	08015320 	.word	0x08015320
 800e0a8:	200021bc 	.word	0x200021bc

0800e0ac <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 800e0ac:	b580      	push	{r7, lr}
 800e0ae:	b082      	sub	sp, #8
 800e0b0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e0b2:	f3ef 8311 	mrs	r3, BASEPRI
 800e0b6:	f04f 0120 	mov.w	r1, #32
 800e0ba:	f381 8811 	msr	BASEPRI, r1
 800e0be:	607b      	str	r3, [r7, #4]
 800e0c0:	480b      	ldr	r0, [pc, #44]	@ (800e0f0 <SEGGER_SYSVIEW_Stop+0x44>)
 800e0c2:	f7ff fb17 	bl	800d6f4 <_PreparePacket>
 800e0c6:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 800e0c8:	4b0a      	ldr	r3, [pc, #40]	@ (800e0f4 <SEGGER_SYSVIEW_Stop+0x48>)
 800e0ca:	781b      	ldrb	r3, [r3, #0]
 800e0cc:	2b00      	cmp	r3, #0
 800e0ce:	d007      	beq.n	800e0e0 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 800e0d0:	220b      	movs	r2, #11
 800e0d2:	6839      	ldr	r1, [r7, #0]
 800e0d4:	6838      	ldr	r0, [r7, #0]
 800e0d6:	f7ff fbf9 	bl	800d8cc <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 800e0da:	4b06      	ldr	r3, [pc, #24]	@ (800e0f4 <SEGGER_SYSVIEW_Stop+0x48>)
 800e0dc:	2200      	movs	r2, #0
 800e0de:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 800e0e0:	687b      	ldr	r3, [r7, #4]
 800e0e2:	f383 8811 	msr	BASEPRI, r3
}
 800e0e6:	bf00      	nop
 800e0e8:	3708      	adds	r7, #8
 800e0ea:	46bd      	mov	sp, r7
 800e0ec:	bd80      	pop	{r7, pc}
 800e0ee:	bf00      	nop
 800e0f0:	200021bc 	.word	0x200021bc
 800e0f4:	2000218c 	.word	0x2000218c

0800e0f8 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 800e0f8:	b580      	push	{r7, lr}
 800e0fa:	b08c      	sub	sp, #48	@ 0x30
 800e0fc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 800e0fe:	f3ef 8311 	mrs	r3, BASEPRI
 800e102:	f04f 0120 	mov.w	r1, #32
 800e106:	f381 8811 	msr	BASEPRI, r1
 800e10a:	60fb      	str	r3, [r7, #12]
 800e10c:	4845      	ldr	r0, [pc, #276]	@ (800e224 <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 800e10e:	f7ff faf1 	bl	800d6f4 <_PreparePacket>
 800e112:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800e114:	68bb      	ldr	r3, [r7, #8]
 800e116:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 800e118:	687b      	ldr	r3, [r7, #4]
 800e11a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e11c:	4b42      	ldr	r3, [pc, #264]	@ (800e228 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e11e:	685b      	ldr	r3, [r3, #4]
 800e120:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e122:	e00b      	b.n	800e13c <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800e124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e126:	b2da      	uxtb	r2, r3
 800e128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e12a:	1c59      	adds	r1, r3, #1
 800e12c:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800e12e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e132:	b2d2      	uxtb	r2, r2
 800e134:	701a      	strb	r2, [r3, #0]
 800e136:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e138:	09db      	lsrs	r3, r3, #7
 800e13a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e13e:	2b7f      	cmp	r3, #127	@ 0x7f
 800e140:	d8f0      	bhi.n	800e124 <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800e142:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e144:	1c5a      	adds	r2, r3, #1
 800e146:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e148:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e14a:	b2d2      	uxtb	r2, r2
 800e14c:	701a      	strb	r2, [r3, #0]
 800e14e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e150:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 800e152:	687b      	ldr	r3, [r7, #4]
 800e154:	627b      	str	r3, [r7, #36]	@ 0x24
 800e156:	4b34      	ldr	r3, [pc, #208]	@ (800e228 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e158:	689b      	ldr	r3, [r3, #8]
 800e15a:	623b      	str	r3, [r7, #32]
 800e15c:	e00b      	b.n	800e176 <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 800e15e:	6a3b      	ldr	r3, [r7, #32]
 800e160:	b2da      	uxtb	r2, r3
 800e162:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e164:	1c59      	adds	r1, r3, #1
 800e166:	6279      	str	r1, [r7, #36]	@ 0x24
 800e168:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e16c:	b2d2      	uxtb	r2, r2
 800e16e:	701a      	strb	r2, [r3, #0]
 800e170:	6a3b      	ldr	r3, [r7, #32]
 800e172:	09db      	lsrs	r3, r3, #7
 800e174:	623b      	str	r3, [r7, #32]
 800e176:	6a3b      	ldr	r3, [r7, #32]
 800e178:	2b7f      	cmp	r3, #127	@ 0x7f
 800e17a:	d8f0      	bhi.n	800e15e <SEGGER_SYSVIEW_GetSysDesc+0x66>
 800e17c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e17e:	1c5a      	adds	r2, r3, #1
 800e180:	627a      	str	r2, [r7, #36]	@ 0x24
 800e182:	6a3a      	ldr	r2, [r7, #32]
 800e184:	b2d2      	uxtb	r2, r2
 800e186:	701a      	strb	r2, [r3, #0]
 800e188:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e18a:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 800e18c:	687b      	ldr	r3, [r7, #4]
 800e18e:	61fb      	str	r3, [r7, #28]
 800e190:	4b25      	ldr	r3, [pc, #148]	@ (800e228 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e192:	691b      	ldr	r3, [r3, #16]
 800e194:	61bb      	str	r3, [r7, #24]
 800e196:	e00b      	b.n	800e1b0 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 800e198:	69bb      	ldr	r3, [r7, #24]
 800e19a:	b2da      	uxtb	r2, r3
 800e19c:	69fb      	ldr	r3, [r7, #28]
 800e19e:	1c59      	adds	r1, r3, #1
 800e1a0:	61f9      	str	r1, [r7, #28]
 800e1a2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e1a6:	b2d2      	uxtb	r2, r2
 800e1a8:	701a      	strb	r2, [r3, #0]
 800e1aa:	69bb      	ldr	r3, [r7, #24]
 800e1ac:	09db      	lsrs	r3, r3, #7
 800e1ae:	61bb      	str	r3, [r7, #24]
 800e1b0:	69bb      	ldr	r3, [r7, #24]
 800e1b2:	2b7f      	cmp	r3, #127	@ 0x7f
 800e1b4:	d8f0      	bhi.n	800e198 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800e1b6:	69fb      	ldr	r3, [r7, #28]
 800e1b8:	1c5a      	adds	r2, r3, #1
 800e1ba:	61fa      	str	r2, [r7, #28]
 800e1bc:	69ba      	ldr	r2, [r7, #24]
 800e1be:	b2d2      	uxtb	r2, r2
 800e1c0:	701a      	strb	r2, [r3, #0]
 800e1c2:	69fb      	ldr	r3, [r7, #28]
 800e1c4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	617b      	str	r3, [r7, #20]
 800e1ca:	2300      	movs	r3, #0
 800e1cc:	613b      	str	r3, [r7, #16]
 800e1ce:	e00b      	b.n	800e1e8 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 800e1d0:	693b      	ldr	r3, [r7, #16]
 800e1d2:	b2da      	uxtb	r2, r3
 800e1d4:	697b      	ldr	r3, [r7, #20]
 800e1d6:	1c59      	adds	r1, r3, #1
 800e1d8:	6179      	str	r1, [r7, #20]
 800e1da:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e1de:	b2d2      	uxtb	r2, r2
 800e1e0:	701a      	strb	r2, [r3, #0]
 800e1e2:	693b      	ldr	r3, [r7, #16]
 800e1e4:	09db      	lsrs	r3, r3, #7
 800e1e6:	613b      	str	r3, [r7, #16]
 800e1e8:	693b      	ldr	r3, [r7, #16]
 800e1ea:	2b7f      	cmp	r3, #127	@ 0x7f
 800e1ec:	d8f0      	bhi.n	800e1d0 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 800e1ee:	697b      	ldr	r3, [r7, #20]
 800e1f0:	1c5a      	adds	r2, r3, #1
 800e1f2:	617a      	str	r2, [r7, #20]
 800e1f4:	693a      	ldr	r2, [r7, #16]
 800e1f6:	b2d2      	uxtb	r2, r2
 800e1f8:	701a      	strb	r2, [r3, #0]
 800e1fa:	697b      	ldr	r3, [r7, #20]
 800e1fc:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 800e1fe:	2218      	movs	r2, #24
 800e200:	6879      	ldr	r1, [r7, #4]
 800e202:	68b8      	ldr	r0, [r7, #8]
 800e204:	f7ff fb62 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e208:	68fb      	ldr	r3, [r7, #12]
 800e20a:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 800e20e:	4b06      	ldr	r3, [pc, #24]	@ (800e228 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e210:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e212:	2b00      	cmp	r3, #0
 800e214:	d002      	beq.n	800e21c <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800e216:	4b04      	ldr	r3, [pc, #16]	@ (800e228 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 800e218:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800e21a:	4798      	blx	r3
  }
}
 800e21c:	bf00      	nop
 800e21e:	3730      	adds	r7, #48	@ 0x30
 800e220:	46bd      	mov	sp, r7
 800e222:	bd80      	pop	{r7, pc}
 800e224:	200021bc 	.word	0x200021bc
 800e228:	2000218c 	.word	0x2000218c

0800e22c <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 800e22c:	b580      	push	{r7, lr}
 800e22e:	b092      	sub	sp, #72	@ 0x48
 800e230:	af00      	add	r7, sp, #0
 800e232:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800e234:	f3ef 8311 	mrs	r3, BASEPRI
 800e238:	f04f 0120 	mov.w	r1, #32
 800e23c:	f381 8811 	msr	BASEPRI, r1
 800e240:	617b      	str	r3, [r7, #20]
 800e242:	486a      	ldr	r0, [pc, #424]	@ (800e3ec <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800e244:	f7ff fa56 	bl	800d6f4 <_PreparePacket>
 800e248:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e24a:	693b      	ldr	r3, [r7, #16]
 800e24c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800e24e:	68fb      	ldr	r3, [r7, #12]
 800e250:	647b      	str	r3, [r7, #68]	@ 0x44
 800e252:	687b      	ldr	r3, [r7, #4]
 800e254:	681a      	ldr	r2, [r3, #0]
 800e256:	4b66      	ldr	r3, [pc, #408]	@ (800e3f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800e258:	691b      	ldr	r3, [r3, #16]
 800e25a:	1ad3      	subs	r3, r2, r3
 800e25c:	643b      	str	r3, [r7, #64]	@ 0x40
 800e25e:	e00b      	b.n	800e278 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 800e260:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e262:	b2da      	uxtb	r2, r3
 800e264:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e266:	1c59      	adds	r1, r3, #1
 800e268:	6479      	str	r1, [r7, #68]	@ 0x44
 800e26a:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e26e:	b2d2      	uxtb	r2, r2
 800e270:	701a      	strb	r2, [r3, #0]
 800e272:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e274:	09db      	lsrs	r3, r3, #7
 800e276:	643b      	str	r3, [r7, #64]	@ 0x40
 800e278:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e27a:	2b7f      	cmp	r3, #127	@ 0x7f
 800e27c:	d8f0      	bhi.n	800e260 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 800e27e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e280:	1c5a      	adds	r2, r3, #1
 800e282:	647a      	str	r2, [r7, #68]	@ 0x44
 800e284:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e286:	b2d2      	uxtb	r2, r2
 800e288:	701a      	strb	r2, [r3, #0]
 800e28a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e28c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 800e28e:	68fb      	ldr	r3, [r7, #12]
 800e290:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800e292:	687b      	ldr	r3, [r7, #4]
 800e294:	689b      	ldr	r3, [r3, #8]
 800e296:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e298:	e00b      	b.n	800e2b2 <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 800e29a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e29c:	b2da      	uxtb	r2, r3
 800e29e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2a0:	1c59      	adds	r1, r3, #1
 800e2a2:	63f9      	str	r1, [r7, #60]	@ 0x3c
 800e2a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e2a8:	b2d2      	uxtb	r2, r2
 800e2aa:	701a      	strb	r2, [r3, #0]
 800e2ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2ae:	09db      	lsrs	r3, r3, #7
 800e2b0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e2b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800e2b6:	d8f0      	bhi.n	800e29a <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 800e2b8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2ba:	1c5a      	adds	r2, r3, #1
 800e2bc:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800e2be:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2c0:	b2d2      	uxtb	r2, r2
 800e2c2:	701a      	strb	r2, [r3, #0]
 800e2c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2c6:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	685b      	ldr	r3, [r3, #4]
 800e2cc:	2220      	movs	r2, #32
 800e2ce:	4619      	mov	r1, r3
 800e2d0:	68f8      	ldr	r0, [r7, #12]
 800e2d2:	f7ff f9c1 	bl	800d658 <_EncodeStr>
 800e2d6:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 800e2d8:	2209      	movs	r2, #9
 800e2da:	68f9      	ldr	r1, [r7, #12]
 800e2dc:	6938      	ldr	r0, [r7, #16]
 800e2de:	f7ff faf5 	bl	800d8cc <_SendPacket>
  //
  pPayload = pPayloadStart;
 800e2e2:	693b      	ldr	r3, [r7, #16]
 800e2e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800e2e6:	68fb      	ldr	r3, [r7, #12]
 800e2e8:	637b      	str	r3, [r7, #52]	@ 0x34
 800e2ea:	687b      	ldr	r3, [r7, #4]
 800e2ec:	681a      	ldr	r2, [r3, #0]
 800e2ee:	4b40      	ldr	r3, [pc, #256]	@ (800e3f0 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 800e2f0:	691b      	ldr	r3, [r3, #16]
 800e2f2:	1ad3      	subs	r3, r2, r3
 800e2f4:	633b      	str	r3, [r7, #48]	@ 0x30
 800e2f6:	e00b      	b.n	800e310 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 800e2f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e2fa:	b2da      	uxtb	r2, r3
 800e2fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e2fe:	1c59      	adds	r1, r3, #1
 800e300:	6379      	str	r1, [r7, #52]	@ 0x34
 800e302:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e306:	b2d2      	uxtb	r2, r2
 800e308:	701a      	strb	r2, [r3, #0]
 800e30a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e30c:	09db      	lsrs	r3, r3, #7
 800e30e:	633b      	str	r3, [r7, #48]	@ 0x30
 800e310:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e312:	2b7f      	cmp	r3, #127	@ 0x7f
 800e314:	d8f0      	bhi.n	800e2f8 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800e316:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e318:	1c5a      	adds	r2, r3, #1
 800e31a:	637a      	str	r2, [r7, #52]	@ 0x34
 800e31c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e31e:	b2d2      	uxtb	r2, r2
 800e320:	701a      	strb	r2, [r3, #0]
 800e322:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e324:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800e326:	68fb      	ldr	r3, [r7, #12]
 800e328:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e32a:	687b      	ldr	r3, [r7, #4]
 800e32c:	68db      	ldr	r3, [r3, #12]
 800e32e:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e330:	e00b      	b.n	800e34a <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800e332:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e334:	b2da      	uxtb	r2, r3
 800e336:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e338:	1c59      	adds	r1, r3, #1
 800e33a:	62f9      	str	r1, [r7, #44]	@ 0x2c
 800e33c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e340:	b2d2      	uxtb	r2, r2
 800e342:	701a      	strb	r2, [r3, #0]
 800e344:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e346:	09db      	lsrs	r3, r3, #7
 800e348:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e34a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e34c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e34e:	d8f0      	bhi.n	800e332 <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 800e350:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e352:	1c5a      	adds	r2, r3, #1
 800e354:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e356:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e358:	b2d2      	uxtb	r2, r2
 800e35a:	701a      	strb	r2, [r3, #0]
 800e35c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e35e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 800e360:	68fb      	ldr	r3, [r7, #12]
 800e362:	627b      	str	r3, [r7, #36]	@ 0x24
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	691b      	ldr	r3, [r3, #16]
 800e368:	623b      	str	r3, [r7, #32]
 800e36a:	e00b      	b.n	800e384 <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 800e36c:	6a3b      	ldr	r3, [r7, #32]
 800e36e:	b2da      	uxtb	r2, r3
 800e370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e372:	1c59      	adds	r1, r3, #1
 800e374:	6279      	str	r1, [r7, #36]	@ 0x24
 800e376:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e37a:	b2d2      	uxtb	r2, r2
 800e37c:	701a      	strb	r2, [r3, #0]
 800e37e:	6a3b      	ldr	r3, [r7, #32]
 800e380:	09db      	lsrs	r3, r3, #7
 800e382:	623b      	str	r3, [r7, #32]
 800e384:	6a3b      	ldr	r3, [r7, #32]
 800e386:	2b7f      	cmp	r3, #127	@ 0x7f
 800e388:	d8f0      	bhi.n	800e36c <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 800e38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e38c:	1c5a      	adds	r2, r3, #1
 800e38e:	627a      	str	r2, [r7, #36]	@ 0x24
 800e390:	6a3a      	ldr	r2, [r7, #32]
 800e392:	b2d2      	uxtb	r2, r2
 800e394:	701a      	strb	r2, [r3, #0]
 800e396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e398:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackUsage);
 800e39a:	68fb      	ldr	r3, [r7, #12]
 800e39c:	61fb      	str	r3, [r7, #28]
 800e39e:	687b      	ldr	r3, [r7, #4]
 800e3a0:	695b      	ldr	r3, [r3, #20]
 800e3a2:	61bb      	str	r3, [r7, #24]
 800e3a4:	e00b      	b.n	800e3be <SEGGER_SYSVIEW_SendTaskInfo+0x192>
 800e3a6:	69bb      	ldr	r3, [r7, #24]
 800e3a8:	b2da      	uxtb	r2, r3
 800e3aa:	69fb      	ldr	r3, [r7, #28]
 800e3ac:	1c59      	adds	r1, r3, #1
 800e3ae:	61f9      	str	r1, [r7, #28]
 800e3b0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e3b4:	b2d2      	uxtb	r2, r2
 800e3b6:	701a      	strb	r2, [r3, #0]
 800e3b8:	69bb      	ldr	r3, [r7, #24]
 800e3ba:	09db      	lsrs	r3, r3, #7
 800e3bc:	61bb      	str	r3, [r7, #24]
 800e3be:	69bb      	ldr	r3, [r7, #24]
 800e3c0:	2b7f      	cmp	r3, #127	@ 0x7f
 800e3c2:	d8f0      	bhi.n	800e3a6 <SEGGER_SYSVIEW_SendTaskInfo+0x17a>
 800e3c4:	69fb      	ldr	r3, [r7, #28]
 800e3c6:	1c5a      	adds	r2, r3, #1
 800e3c8:	61fa      	str	r2, [r7, #28]
 800e3ca:	69ba      	ldr	r2, [r7, #24]
 800e3cc:	b2d2      	uxtb	r2, r2
 800e3ce:	701a      	strb	r2, [r3, #0]
 800e3d0:	69fb      	ldr	r3, [r7, #28]
 800e3d2:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800e3d4:	2215      	movs	r2, #21
 800e3d6:	68f9      	ldr	r1, [r7, #12]
 800e3d8:	6938      	ldr	r0, [r7, #16]
 800e3da:	f7ff fa77 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e3de:	697b      	ldr	r3, [r7, #20]
 800e3e0:	f383 8811 	msr	BASEPRI, r3
}
 800e3e4:	bf00      	nop
 800e3e6:	3748      	adds	r7, #72	@ 0x48
 800e3e8:	46bd      	mov	sp, r7
 800e3ea:	bd80      	pop	{r7, pc}
 800e3ec:	200021bc 	.word	0x200021bc
 800e3f0:	2000218c 	.word	0x2000218c

0800e3f4 <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800e3f4:	b580      	push	{r7, lr}
 800e3f6:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 800e3f8:	4b07      	ldr	r3, [pc, #28]	@ (800e418 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800e3fa:	6a1b      	ldr	r3, [r3, #32]
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d008      	beq.n	800e412 <SEGGER_SYSVIEW_SendTaskList+0x1e>
 800e400:	4b05      	ldr	r3, [pc, #20]	@ (800e418 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800e402:	6a1b      	ldr	r3, [r3, #32]
 800e404:	685b      	ldr	r3, [r3, #4]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d003      	beq.n	800e412 <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 800e40a:	4b03      	ldr	r3, [pc, #12]	@ (800e418 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800e40c:	6a1b      	ldr	r3, [r3, #32]
 800e40e:	685b      	ldr	r3, [r3, #4]
 800e410:	4798      	blx	r3
  }
}
 800e412:	bf00      	nop
 800e414:	bd80      	pop	{r7, pc}
 800e416:	bf00      	nop
 800e418:	2000218c 	.word	0x2000218c

0800e41c <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 800e41c:	b580      	push	{r7, lr}
 800e41e:	b086      	sub	sp, #24
 800e420:	af00      	add	r7, sp, #0
 800e422:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e424:	f3ef 8311 	mrs	r3, BASEPRI
 800e428:	f04f 0120 	mov.w	r1, #32
 800e42c:	f381 8811 	msr	BASEPRI, r1
 800e430:	617b      	str	r3, [r7, #20]
 800e432:	480b      	ldr	r0, [pc, #44]	@ (800e460 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800e434:	f7ff f95e 	bl	800d6f4 <_PreparePacket>
 800e438:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e43a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e43e:	6879      	ldr	r1, [r7, #4]
 800e440:	6938      	ldr	r0, [r7, #16]
 800e442:	f7ff f909 	bl	800d658 <_EncodeStr>
 800e446:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800e448:	220e      	movs	r2, #14
 800e44a:	68f9      	ldr	r1, [r7, #12]
 800e44c:	6938      	ldr	r0, [r7, #16]
 800e44e:	f7ff fa3d 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e452:	697b      	ldr	r3, [r7, #20]
 800e454:	f383 8811 	msr	BASEPRI, r3
}
 800e458:	bf00      	nop
 800e45a:	3718      	adds	r7, #24
 800e45c:	46bd      	mov	sp, r7
 800e45e:	bd80      	pop	{r7, pc}
 800e460:	200021bc 	.word	0x200021bc

0800e464 <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 800e464:	b590      	push	{r4, r7, lr}
 800e466:	b083      	sub	sp, #12
 800e468:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 800e46a:	4b15      	ldr	r3, [pc, #84]	@ (800e4c0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e46c:	6a1b      	ldr	r3, [r3, #32]
 800e46e:	2b00      	cmp	r3, #0
 800e470:	d01a      	beq.n	800e4a8 <SEGGER_SYSVIEW_RecordSystime+0x44>
 800e472:	4b13      	ldr	r3, [pc, #76]	@ (800e4c0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e474:	6a1b      	ldr	r3, [r3, #32]
 800e476:	681b      	ldr	r3, [r3, #0]
 800e478:	2b00      	cmp	r3, #0
 800e47a:	d015      	beq.n	800e4a8 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 800e47c:	4b10      	ldr	r3, [pc, #64]	@ (800e4c0 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 800e47e:	6a1b      	ldr	r3, [r3, #32]
 800e480:	681b      	ldr	r3, [r3, #0]
 800e482:	4798      	blx	r3
 800e484:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800e488:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 800e48a:	e9d7 0100 	ldrd	r0, r1, [r7]
 800e48e:	f04f 0200 	mov.w	r2, #0
 800e492:	f04f 0300 	mov.w	r3, #0
 800e496:	000a      	movs	r2, r1
 800e498:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 800e49a:	4613      	mov	r3, r2
 800e49c:	461a      	mov	r2, r3
 800e49e:	4621      	mov	r1, r4
 800e4a0:	200d      	movs	r0, #13
 800e4a2:	f7ff fcef 	bl	800de84 <SEGGER_SYSVIEW_RecordU32x2>
 800e4a6:	e006      	b.n	800e4b6 <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 800e4a8:	4b06      	ldr	r3, [pc, #24]	@ (800e4c4 <SEGGER_SYSVIEW_RecordSystime+0x60>)
 800e4aa:	681b      	ldr	r3, [r3, #0]
 800e4ac:	4619      	mov	r1, r3
 800e4ae:	200c      	movs	r0, #12
 800e4b0:	f7ff fcac 	bl	800de0c <SEGGER_SYSVIEW_RecordU32>
  }
}
 800e4b4:	bf00      	nop
 800e4b6:	bf00      	nop
 800e4b8:	370c      	adds	r7, #12
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd90      	pop	{r4, r7, pc}
 800e4be:	bf00      	nop
 800e4c0:	2000218c 	.word	0x2000218c
 800e4c4:	e0001004 	.word	0xe0001004

0800e4c8 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 800e4c8:	b580      	push	{r7, lr}
 800e4ca:	b086      	sub	sp, #24
 800e4cc:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e4ce:	f3ef 8311 	mrs	r3, BASEPRI
 800e4d2:	f04f 0120 	mov.w	r1, #32
 800e4d6:	f381 8811 	msr	BASEPRI, r1
 800e4da:	60fb      	str	r3, [r7, #12]
 800e4dc:	4819      	ldr	r0, [pc, #100]	@ (800e544 <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 800e4de:	f7ff f909 	bl	800d6f4 <_PreparePacket>
 800e4e2:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800e4e4:	68bb      	ldr	r3, [r7, #8]
 800e4e6:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 800e4e8:	4b17      	ldr	r3, [pc, #92]	@ (800e548 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 800e4ea:	681b      	ldr	r3, [r3, #0]
 800e4ec:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e4f0:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800e4f2:	687b      	ldr	r3, [r7, #4]
 800e4f4:	617b      	str	r3, [r7, #20]
 800e4f6:	683b      	ldr	r3, [r7, #0]
 800e4f8:	613b      	str	r3, [r7, #16]
 800e4fa:	e00b      	b.n	800e514 <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 800e4fc:	693b      	ldr	r3, [r7, #16]
 800e4fe:	b2da      	uxtb	r2, r3
 800e500:	697b      	ldr	r3, [r7, #20]
 800e502:	1c59      	adds	r1, r3, #1
 800e504:	6179      	str	r1, [r7, #20]
 800e506:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e50a:	b2d2      	uxtb	r2, r2
 800e50c:	701a      	strb	r2, [r3, #0]
 800e50e:	693b      	ldr	r3, [r7, #16]
 800e510:	09db      	lsrs	r3, r3, #7
 800e512:	613b      	str	r3, [r7, #16]
 800e514:	693b      	ldr	r3, [r7, #16]
 800e516:	2b7f      	cmp	r3, #127	@ 0x7f
 800e518:	d8f0      	bhi.n	800e4fc <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 800e51a:	697b      	ldr	r3, [r7, #20]
 800e51c:	1c5a      	adds	r2, r3, #1
 800e51e:	617a      	str	r2, [r7, #20]
 800e520:	693a      	ldr	r2, [r7, #16]
 800e522:	b2d2      	uxtb	r2, r2
 800e524:	701a      	strb	r2, [r3, #0]
 800e526:	697b      	ldr	r3, [r7, #20]
 800e528:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 800e52a:	2202      	movs	r2, #2
 800e52c:	6879      	ldr	r1, [r7, #4]
 800e52e:	68b8      	ldr	r0, [r7, #8]
 800e530:	f7ff f9cc 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e534:	68fb      	ldr	r3, [r7, #12]
 800e536:	f383 8811 	msr	BASEPRI, r3
}
 800e53a:	bf00      	nop
 800e53c:	3718      	adds	r7, #24
 800e53e:	46bd      	mov	sp, r7
 800e540:	bd80      	pop	{r7, pc}
 800e542:	bf00      	nop
 800e544:	200021bc 	.word	0x200021bc
 800e548:	e000ed04 	.word	0xe000ed04

0800e54c <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 800e54c:	b580      	push	{r7, lr}
 800e54e:	b082      	sub	sp, #8
 800e550:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e552:	f3ef 8311 	mrs	r3, BASEPRI
 800e556:	f04f 0120 	mov.w	r1, #32
 800e55a:	f381 8811 	msr	BASEPRI, r1
 800e55e:	607b      	str	r3, [r7, #4]
 800e560:	4807      	ldr	r0, [pc, #28]	@ (800e580 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 800e562:	f7ff f8c7 	bl	800d6f4 <_PreparePacket>
 800e566:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 800e568:	2203      	movs	r2, #3
 800e56a:	6839      	ldr	r1, [r7, #0]
 800e56c:	6838      	ldr	r0, [r7, #0]
 800e56e:	f7ff f9ad 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e572:	687b      	ldr	r3, [r7, #4]
 800e574:	f383 8811 	msr	BASEPRI, r3
}
 800e578:	bf00      	nop
 800e57a:	3708      	adds	r7, #8
 800e57c:	46bd      	mov	sp, r7
 800e57e:	bd80      	pop	{r7, pc}
 800e580:	200021bc 	.word	0x200021bc

0800e584 <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 800e584:	b580      	push	{r7, lr}
 800e586:	b082      	sub	sp, #8
 800e588:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e58a:	f3ef 8311 	mrs	r3, BASEPRI
 800e58e:	f04f 0120 	mov.w	r1, #32
 800e592:	f381 8811 	msr	BASEPRI, r1
 800e596:	607b      	str	r3, [r7, #4]
 800e598:	4807      	ldr	r0, [pc, #28]	@ (800e5b8 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 800e59a:	f7ff f8ab 	bl	800d6f4 <_PreparePacket>
 800e59e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 800e5a0:	2212      	movs	r2, #18
 800e5a2:	6839      	ldr	r1, [r7, #0]
 800e5a4:	6838      	ldr	r0, [r7, #0]
 800e5a6:	f7ff f991 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	f383 8811 	msr	BASEPRI, r3
}
 800e5b0:	bf00      	nop
 800e5b2:	3708      	adds	r7, #8
 800e5b4:	46bd      	mov	sp, r7
 800e5b6:	bd80      	pop	{r7, pc}
 800e5b8:	200021bc 	.word	0x200021bc

0800e5bc <SEGGER_SYSVIEW_RecordEndCall>:
*    Format and send an End API Call event without return value.
*
*  Parameters
*    EventID - Id of API function which ends.
*/
void SEGGER_SYSVIEW_RecordEndCall(unsigned int EventID) {
 800e5bc:	b580      	push	{r7, lr}
 800e5be:	b088      	sub	sp, #32
 800e5c0:	af00      	add	r7, sp, #0
 800e5c2:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e5c4:	f3ef 8311 	mrs	r3, BASEPRI
 800e5c8:	f04f 0120 	mov.w	r1, #32
 800e5cc:	f381 8811 	msr	BASEPRI, r1
 800e5d0:	617b      	str	r3, [r7, #20]
 800e5d2:	4817      	ldr	r0, [pc, #92]	@ (800e630 <SEGGER_SYSVIEW_RecordEndCall+0x74>)
 800e5d4:	f7ff f88e 	bl	800d6f4 <_PreparePacket>
 800e5d8:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e5da:	693b      	ldr	r3, [r7, #16]
 800e5dc:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800e5de:	68fb      	ldr	r3, [r7, #12]
 800e5e0:	61fb      	str	r3, [r7, #28]
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	61bb      	str	r3, [r7, #24]
 800e5e6:	e00b      	b.n	800e600 <SEGGER_SYSVIEW_RecordEndCall+0x44>
 800e5e8:	69bb      	ldr	r3, [r7, #24]
 800e5ea:	b2da      	uxtb	r2, r3
 800e5ec:	69fb      	ldr	r3, [r7, #28]
 800e5ee:	1c59      	adds	r1, r3, #1
 800e5f0:	61f9      	str	r1, [r7, #28]
 800e5f2:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e5f6:	b2d2      	uxtb	r2, r2
 800e5f8:	701a      	strb	r2, [r3, #0]
 800e5fa:	69bb      	ldr	r3, [r7, #24]
 800e5fc:	09db      	lsrs	r3, r3, #7
 800e5fe:	61bb      	str	r3, [r7, #24]
 800e600:	69bb      	ldr	r3, [r7, #24]
 800e602:	2b7f      	cmp	r3, #127	@ 0x7f
 800e604:	d8f0      	bhi.n	800e5e8 <SEGGER_SYSVIEW_RecordEndCall+0x2c>
 800e606:	69fb      	ldr	r3, [r7, #28]
 800e608:	1c5a      	adds	r2, r3, #1
 800e60a:	61fa      	str	r2, [r7, #28]
 800e60c:	69ba      	ldr	r2, [r7, #24]
 800e60e:	b2d2      	uxtb	r2, r2
 800e610:	701a      	strb	r2, [r3, #0]
 800e612:	69fb      	ldr	r3, [r7, #28]
 800e614:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800e616:	221c      	movs	r2, #28
 800e618:	68f9      	ldr	r1, [r7, #12]
 800e61a:	6938      	ldr	r0, [r7, #16]
 800e61c:	f7ff f956 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e620:	697b      	ldr	r3, [r7, #20]
 800e622:	f383 8811 	msr	BASEPRI, r3
}
 800e626:	bf00      	nop
 800e628:	3720      	adds	r7, #32
 800e62a:	46bd      	mov	sp, r7
 800e62c:	bd80      	pop	{r7, pc}
 800e62e:	bf00      	nop
 800e630:	200021bc 	.word	0x200021bc

0800e634 <SEGGER_SYSVIEW_RecordEndCallU32>:
*
*  Parameters
*    EventID      - Id of API function which ends.
*    Para0        - Return value which will be returned by the API function.
*/
void SEGGER_SYSVIEW_RecordEndCallU32(unsigned int EventID, U32 Para0) {
 800e634:	b580      	push	{r7, lr}
 800e636:	b08a      	sub	sp, #40	@ 0x28
 800e638:	af00      	add	r7, sp, #0
 800e63a:	6078      	str	r0, [r7, #4]
 800e63c:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800e63e:	f3ef 8311 	mrs	r3, BASEPRI
 800e642:	f04f 0120 	mov.w	r1, #32
 800e646:	f381 8811 	msr	BASEPRI, r1
 800e64a:	617b      	str	r3, [r7, #20]
 800e64c:	4824      	ldr	r0, [pc, #144]	@ (800e6e0 <SEGGER_SYSVIEW_RecordEndCallU32+0xac>)
 800e64e:	f7ff f851 	bl	800d6f4 <_PreparePacket>
 800e652:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e654:	693b      	ldr	r3, [r7, #16]
 800e656:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, EventID);
 800e658:	68fb      	ldr	r3, [r7, #12]
 800e65a:	627b      	str	r3, [r7, #36]	@ 0x24
 800e65c:	687b      	ldr	r3, [r7, #4]
 800e65e:	623b      	str	r3, [r7, #32]
 800e660:	e00b      	b.n	800e67a <SEGGER_SYSVIEW_RecordEndCallU32+0x46>
 800e662:	6a3b      	ldr	r3, [r7, #32]
 800e664:	b2da      	uxtb	r2, r3
 800e666:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e668:	1c59      	adds	r1, r3, #1
 800e66a:	6279      	str	r1, [r7, #36]	@ 0x24
 800e66c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e670:	b2d2      	uxtb	r2, r2
 800e672:	701a      	strb	r2, [r3, #0]
 800e674:	6a3b      	ldr	r3, [r7, #32]
 800e676:	09db      	lsrs	r3, r3, #7
 800e678:	623b      	str	r3, [r7, #32]
 800e67a:	6a3b      	ldr	r3, [r7, #32]
 800e67c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e67e:	d8f0      	bhi.n	800e662 <SEGGER_SYSVIEW_RecordEndCallU32+0x2e>
 800e680:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e682:	1c5a      	adds	r2, r3, #1
 800e684:	627a      	str	r2, [r7, #36]	@ 0x24
 800e686:	6a3a      	ldr	r2, [r7, #32]
 800e688:	b2d2      	uxtb	r2, r2
 800e68a:	701a      	strb	r2, [r3, #0]
 800e68c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e68e:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Para0);
 800e690:	68fb      	ldr	r3, [r7, #12]
 800e692:	61fb      	str	r3, [r7, #28]
 800e694:	683b      	ldr	r3, [r7, #0]
 800e696:	61bb      	str	r3, [r7, #24]
 800e698:	e00b      	b.n	800e6b2 <SEGGER_SYSVIEW_RecordEndCallU32+0x7e>
 800e69a:	69bb      	ldr	r3, [r7, #24]
 800e69c:	b2da      	uxtb	r2, r3
 800e69e:	69fb      	ldr	r3, [r7, #28]
 800e6a0:	1c59      	adds	r1, r3, #1
 800e6a2:	61f9      	str	r1, [r7, #28]
 800e6a4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e6a8:	b2d2      	uxtb	r2, r2
 800e6aa:	701a      	strb	r2, [r3, #0]
 800e6ac:	69bb      	ldr	r3, [r7, #24]
 800e6ae:	09db      	lsrs	r3, r3, #7
 800e6b0:	61bb      	str	r3, [r7, #24]
 800e6b2:	69bb      	ldr	r3, [r7, #24]
 800e6b4:	2b7f      	cmp	r3, #127	@ 0x7f
 800e6b6:	d8f0      	bhi.n	800e69a <SEGGER_SYSVIEW_RecordEndCallU32+0x66>
 800e6b8:	69fb      	ldr	r3, [r7, #28]
 800e6ba:	1c5a      	adds	r2, r3, #1
 800e6bc:	61fa      	str	r2, [r7, #28]
 800e6be:	69ba      	ldr	r2, [r7, #24]
 800e6c0:	b2d2      	uxtb	r2, r2
 800e6c2:	701a      	strb	r2, [r3, #0]
 800e6c4:	69fb      	ldr	r3, [r7, #28]
 800e6c6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_END_CALL);
 800e6c8:	221c      	movs	r2, #28
 800e6ca:	68f9      	ldr	r1, [r7, #12]
 800e6cc:	6938      	ldr	r0, [r7, #16]
 800e6ce:	f7ff f8fd 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e6d2:	697b      	ldr	r3, [r7, #20]
 800e6d4:	f383 8811 	msr	BASEPRI, r3
}
 800e6d8:	bf00      	nop
 800e6da:	3728      	adds	r7, #40	@ 0x28
 800e6dc:	46bd      	mov	sp, r7
 800e6de:	bd80      	pop	{r7, pc}
 800e6e0:	200021bc 	.word	0x200021bc

0800e6e4 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 800e6e4:	b580      	push	{r7, lr}
 800e6e6:	b082      	sub	sp, #8
 800e6e8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800e6ea:	f3ef 8311 	mrs	r3, BASEPRI
 800e6ee:	f04f 0120 	mov.w	r1, #32
 800e6f2:	f381 8811 	msr	BASEPRI, r1
 800e6f6:	607b      	str	r3, [r7, #4]
 800e6f8:	4807      	ldr	r0, [pc, #28]	@ (800e718 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800e6fa:	f7fe fffb 	bl	800d6f4 <_PreparePacket>
 800e6fe:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 800e700:	2211      	movs	r2, #17
 800e702:	6839      	ldr	r1, [r7, #0]
 800e704:	6838      	ldr	r0, [r7, #0]
 800e706:	f7ff f8e1 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e70a:	687b      	ldr	r3, [r7, #4]
 800e70c:	f383 8811 	msr	BASEPRI, r3
}
 800e710:	bf00      	nop
 800e712:	3708      	adds	r7, #8
 800e714:	46bd      	mov	sp, r7
 800e716:	bd80      	pop	{r7, pc}
 800e718:	200021bc 	.word	0x200021bc

0800e71c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800e71c:	b580      	push	{r7, lr}
 800e71e:	b088      	sub	sp, #32
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e724:	f3ef 8311 	mrs	r3, BASEPRI
 800e728:	f04f 0120 	mov.w	r1, #32
 800e72c:	f381 8811 	msr	BASEPRI, r1
 800e730:	617b      	str	r3, [r7, #20]
 800e732:	4819      	ldr	r0, [pc, #100]	@ (800e798 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 800e734:	f7fe ffde 	bl	800d6f4 <_PreparePacket>
 800e738:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e73a:	693b      	ldr	r3, [r7, #16]
 800e73c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e73e:	4b17      	ldr	r3, [pc, #92]	@ (800e79c <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 800e740:	691b      	ldr	r3, [r3, #16]
 800e742:	687a      	ldr	r2, [r7, #4]
 800e744:	1ad3      	subs	r3, r2, r3
 800e746:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e748:	68fb      	ldr	r3, [r7, #12]
 800e74a:	61fb      	str	r3, [r7, #28]
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	61bb      	str	r3, [r7, #24]
 800e750:	e00b      	b.n	800e76a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 800e752:	69bb      	ldr	r3, [r7, #24]
 800e754:	b2da      	uxtb	r2, r3
 800e756:	69fb      	ldr	r3, [r7, #28]
 800e758:	1c59      	adds	r1, r3, #1
 800e75a:	61f9      	str	r1, [r7, #28]
 800e75c:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e760:	b2d2      	uxtb	r2, r2
 800e762:	701a      	strb	r2, [r3, #0]
 800e764:	69bb      	ldr	r3, [r7, #24]
 800e766:	09db      	lsrs	r3, r3, #7
 800e768:	61bb      	str	r3, [r7, #24]
 800e76a:	69bb      	ldr	r3, [r7, #24]
 800e76c:	2b7f      	cmp	r3, #127	@ 0x7f
 800e76e:	d8f0      	bhi.n	800e752 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 800e770:	69fb      	ldr	r3, [r7, #28]
 800e772:	1c5a      	adds	r2, r3, #1
 800e774:	61fa      	str	r2, [r7, #28]
 800e776:	69ba      	ldr	r2, [r7, #24]
 800e778:	b2d2      	uxtb	r2, r2
 800e77a:	701a      	strb	r2, [r3, #0]
 800e77c:	69fb      	ldr	r3, [r7, #28]
 800e77e:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 800e780:	2208      	movs	r2, #8
 800e782:	68f9      	ldr	r1, [r7, #12]
 800e784:	6938      	ldr	r0, [r7, #16]
 800e786:	f7ff f8a1 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e78a:	697b      	ldr	r3, [r7, #20]
 800e78c:	f383 8811 	msr	BASEPRI, r3
}
 800e790:	bf00      	nop
 800e792:	3720      	adds	r7, #32
 800e794:	46bd      	mov	sp, r7
 800e796:	bd80      	pop	{r7, pc}
 800e798:	200021bc 	.word	0x200021bc
 800e79c:	2000218c 	.word	0x2000218c

0800e7a0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 800e7a0:	b580      	push	{r7, lr}
 800e7a2:	b088      	sub	sp, #32
 800e7a4:	af00      	add	r7, sp, #0
 800e7a6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e7a8:	f3ef 8311 	mrs	r3, BASEPRI
 800e7ac:	f04f 0120 	mov.w	r1, #32
 800e7b0:	f381 8811 	msr	BASEPRI, r1
 800e7b4:	617b      	str	r3, [r7, #20]
 800e7b6:	4819      	ldr	r0, [pc, #100]	@ (800e81c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 800e7b8:	f7fe ff9c 	bl	800d6f4 <_PreparePacket>
 800e7bc:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e7be:	693b      	ldr	r3, [r7, #16]
 800e7c0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e7c2:	4b17      	ldr	r3, [pc, #92]	@ (800e820 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 800e7c4:	691b      	ldr	r3, [r3, #16]
 800e7c6:	687a      	ldr	r2, [r7, #4]
 800e7c8:	1ad3      	subs	r3, r2, r3
 800e7ca:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e7cc:	68fb      	ldr	r3, [r7, #12]
 800e7ce:	61fb      	str	r3, [r7, #28]
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	61bb      	str	r3, [r7, #24]
 800e7d4:	e00b      	b.n	800e7ee <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 800e7d6:	69bb      	ldr	r3, [r7, #24]
 800e7d8:	b2da      	uxtb	r2, r3
 800e7da:	69fb      	ldr	r3, [r7, #28]
 800e7dc:	1c59      	adds	r1, r3, #1
 800e7de:	61f9      	str	r1, [r7, #28]
 800e7e0:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e7e4:	b2d2      	uxtb	r2, r2
 800e7e6:	701a      	strb	r2, [r3, #0]
 800e7e8:	69bb      	ldr	r3, [r7, #24]
 800e7ea:	09db      	lsrs	r3, r3, #7
 800e7ec:	61bb      	str	r3, [r7, #24]
 800e7ee:	69bb      	ldr	r3, [r7, #24]
 800e7f0:	2b7f      	cmp	r3, #127	@ 0x7f
 800e7f2:	d8f0      	bhi.n	800e7d6 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 800e7f4:	69fb      	ldr	r3, [r7, #28]
 800e7f6:	1c5a      	adds	r2, r3, #1
 800e7f8:	61fa      	str	r2, [r7, #28]
 800e7fa:	69ba      	ldr	r2, [r7, #24]
 800e7fc:	b2d2      	uxtb	r2, r2
 800e7fe:	701a      	strb	r2, [r3, #0]
 800e800:	69fb      	ldr	r3, [r7, #28]
 800e802:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 800e804:	2204      	movs	r2, #4
 800e806:	68f9      	ldr	r1, [r7, #12]
 800e808:	6938      	ldr	r0, [r7, #16]
 800e80a:	f7ff f85f 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e80e:	697b      	ldr	r3, [r7, #20]
 800e810:	f383 8811 	msr	BASEPRI, r3
}
 800e814:	bf00      	nop
 800e816:	3720      	adds	r7, #32
 800e818:	46bd      	mov	sp, r7
 800e81a:	bd80      	pop	{r7, pc}
 800e81c:	200021bc 	.word	0x200021bc
 800e820:	2000218c 	.word	0x2000218c

0800e824 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 800e824:	b580      	push	{r7, lr}
 800e826:	b088      	sub	sp, #32
 800e828:	af00      	add	r7, sp, #0
 800e82a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800e82c:	f3ef 8311 	mrs	r3, BASEPRI
 800e830:	f04f 0120 	mov.w	r1, #32
 800e834:	f381 8811 	msr	BASEPRI, r1
 800e838:	617b      	str	r3, [r7, #20]
 800e83a:	4819      	ldr	r0, [pc, #100]	@ (800e8a0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800e83c:	f7fe ff5a 	bl	800d6f4 <_PreparePacket>
 800e840:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e842:	693b      	ldr	r3, [r7, #16]
 800e844:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e846:	4b17      	ldr	r3, [pc, #92]	@ (800e8a4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 800e848:	691b      	ldr	r3, [r3, #16]
 800e84a:	687a      	ldr	r2, [r7, #4]
 800e84c:	1ad3      	subs	r3, r2, r3
 800e84e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	61fb      	str	r3, [r7, #28]
 800e854:	687b      	ldr	r3, [r7, #4]
 800e856:	61bb      	str	r3, [r7, #24]
 800e858:	e00b      	b.n	800e872 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800e85a:	69bb      	ldr	r3, [r7, #24]
 800e85c:	b2da      	uxtb	r2, r3
 800e85e:	69fb      	ldr	r3, [r7, #28]
 800e860:	1c59      	adds	r1, r3, #1
 800e862:	61f9      	str	r1, [r7, #28]
 800e864:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e868:	b2d2      	uxtb	r2, r2
 800e86a:	701a      	strb	r2, [r3, #0]
 800e86c:	69bb      	ldr	r3, [r7, #24]
 800e86e:	09db      	lsrs	r3, r3, #7
 800e870:	61bb      	str	r3, [r7, #24]
 800e872:	69bb      	ldr	r3, [r7, #24]
 800e874:	2b7f      	cmp	r3, #127	@ 0x7f
 800e876:	d8f0      	bhi.n	800e85a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 800e878:	69fb      	ldr	r3, [r7, #28]
 800e87a:	1c5a      	adds	r2, r3, #1
 800e87c:	61fa      	str	r2, [r7, #28]
 800e87e:	69ba      	ldr	r2, [r7, #24]
 800e880:	b2d2      	uxtb	r2, r2
 800e882:	701a      	strb	r2, [r3, #0]
 800e884:	69fb      	ldr	r3, [r7, #28]
 800e886:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 800e888:	2206      	movs	r2, #6
 800e88a:	68f9      	ldr	r1, [r7, #12]
 800e88c:	6938      	ldr	r0, [r7, #16]
 800e88e:	f7ff f81d 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e892:	697b      	ldr	r3, [r7, #20]
 800e894:	f383 8811 	msr	BASEPRI, r3
}
 800e898:	bf00      	nop
 800e89a:	3720      	adds	r7, #32
 800e89c:	46bd      	mov	sp, r7
 800e89e:	bd80      	pop	{r7, pc}
 800e8a0:	200021bc 	.word	0x200021bc
 800e8a4:	2000218c 	.word	0x2000218c

0800e8a8 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 800e8a8:	b580      	push	{r7, lr}
 800e8aa:	b08a      	sub	sp, #40	@ 0x28
 800e8ac:	af00      	add	r7, sp, #0
 800e8ae:	6078      	str	r0, [r7, #4]
 800e8b0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 800e8b2:	f3ef 8311 	mrs	r3, BASEPRI
 800e8b6:	f04f 0120 	mov.w	r1, #32
 800e8ba:	f381 8811 	msr	BASEPRI, r1
 800e8be:	617b      	str	r3, [r7, #20]
 800e8c0:	4827      	ldr	r0, [pc, #156]	@ (800e960 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 800e8c2:	f7fe ff17 	bl	800d6f4 <_PreparePacket>
 800e8c6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800e8c8:	693b      	ldr	r3, [r7, #16]
 800e8ca:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800e8cc:	4b25      	ldr	r3, [pc, #148]	@ (800e964 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 800e8ce:	691b      	ldr	r3, [r3, #16]
 800e8d0:	687a      	ldr	r2, [r7, #4]
 800e8d2:	1ad3      	subs	r3, r2, r3
 800e8d4:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 800e8d6:	68fb      	ldr	r3, [r7, #12]
 800e8d8:	627b      	str	r3, [r7, #36]	@ 0x24
 800e8da:	687b      	ldr	r3, [r7, #4]
 800e8dc:	623b      	str	r3, [r7, #32]
 800e8de:	e00b      	b.n	800e8f8 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 800e8e0:	6a3b      	ldr	r3, [r7, #32]
 800e8e2:	b2da      	uxtb	r2, r3
 800e8e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e8e6:	1c59      	adds	r1, r3, #1
 800e8e8:	6279      	str	r1, [r7, #36]	@ 0x24
 800e8ea:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e8ee:	b2d2      	uxtb	r2, r2
 800e8f0:	701a      	strb	r2, [r3, #0]
 800e8f2:	6a3b      	ldr	r3, [r7, #32]
 800e8f4:	09db      	lsrs	r3, r3, #7
 800e8f6:	623b      	str	r3, [r7, #32]
 800e8f8:	6a3b      	ldr	r3, [r7, #32]
 800e8fa:	2b7f      	cmp	r3, #127	@ 0x7f
 800e8fc:	d8f0      	bhi.n	800e8e0 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800e8fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e900:	1c5a      	adds	r2, r3, #1
 800e902:	627a      	str	r2, [r7, #36]	@ 0x24
 800e904:	6a3a      	ldr	r2, [r7, #32]
 800e906:	b2d2      	uxtb	r2, r2
 800e908:	701a      	strb	r2, [r3, #0]
 800e90a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e90c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800e90e:	68fb      	ldr	r3, [r7, #12]
 800e910:	61fb      	str	r3, [r7, #28]
 800e912:	683b      	ldr	r3, [r7, #0]
 800e914:	61bb      	str	r3, [r7, #24]
 800e916:	e00b      	b.n	800e930 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 800e918:	69bb      	ldr	r3, [r7, #24]
 800e91a:	b2da      	uxtb	r2, r3
 800e91c:	69fb      	ldr	r3, [r7, #28]
 800e91e:	1c59      	adds	r1, r3, #1
 800e920:	61f9      	str	r1, [r7, #28]
 800e922:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e926:	b2d2      	uxtb	r2, r2
 800e928:	701a      	strb	r2, [r3, #0]
 800e92a:	69bb      	ldr	r3, [r7, #24]
 800e92c:	09db      	lsrs	r3, r3, #7
 800e92e:	61bb      	str	r3, [r7, #24]
 800e930:	69bb      	ldr	r3, [r7, #24]
 800e932:	2b7f      	cmp	r3, #127	@ 0x7f
 800e934:	d8f0      	bhi.n	800e918 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 800e936:	69fb      	ldr	r3, [r7, #28]
 800e938:	1c5a      	adds	r2, r3, #1
 800e93a:	61fa      	str	r2, [r7, #28]
 800e93c:	69ba      	ldr	r2, [r7, #24]
 800e93e:	b2d2      	uxtb	r2, r2
 800e940:	701a      	strb	r2, [r3, #0]
 800e942:	69fb      	ldr	r3, [r7, #28]
 800e944:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 800e946:	2207      	movs	r2, #7
 800e948:	68f9      	ldr	r1, [r7, #12]
 800e94a:	6938      	ldr	r0, [r7, #16]
 800e94c:	f7fe ffbe 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800e950:	697b      	ldr	r3, [r7, #20]
 800e952:	f383 8811 	msr	BASEPRI, r3
}
 800e956:	bf00      	nop
 800e958:	3728      	adds	r7, #40	@ 0x28
 800e95a:	46bd      	mov	sp, r7
 800e95c:	bd80      	pop	{r7, pc}
 800e95e:	bf00      	nop
 800e960:	200021bc 	.word	0x200021bc
 800e964:	2000218c 	.word	0x2000218c

0800e968 <SEGGER_SYSVIEW_ShrinkId>:
*     SEGGER_SYSVIEW_ID_BASE: Lowest Id reported by the application.
*       (i.e. 0x20000000 when all Ids are an address in this RAM)
*     SEGGER_SYSVIEW_ID_SHIFT: Number of bits to shift the Id to
*       save bandwidth. (i.e. 2 when Ids are 4 byte aligned)
*/
U32 SEGGER_SYSVIEW_ShrinkId(U32 Id) {
 800e968:	b480      	push	{r7}
 800e96a:	b083      	sub	sp, #12
 800e96c:	af00      	add	r7, sp, #0
 800e96e:	6078      	str	r0, [r7, #4]
  return SHRINK_ID(Id);
 800e970:	4b04      	ldr	r3, [pc, #16]	@ (800e984 <SEGGER_SYSVIEW_ShrinkId+0x1c>)
 800e972:	691b      	ldr	r3, [r3, #16]
 800e974:	687a      	ldr	r2, [r7, #4]
 800e976:	1ad3      	subs	r3, r2, r3
}
 800e978:	4618      	mov	r0, r3
 800e97a:	370c      	adds	r7, #12
 800e97c:	46bd      	mov	sp, r7
 800e97e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e982:	4770      	bx	lr
 800e984:	2000218c 	.word	0x2000218c

0800e988 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 800e988:	b580      	push	{r7, lr}
 800e98a:	b08c      	sub	sp, #48	@ 0x30
 800e98c:	af00      	add	r7, sp, #0
 800e98e:	4603      	mov	r3, r0
 800e990:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 800e992:	4b40      	ldr	r3, [pc, #256]	@ (800ea94 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e994:	681b      	ldr	r3, [r3, #0]
 800e996:	2b00      	cmp	r3, #0
 800e998:	d078      	beq.n	800ea8c <SEGGER_SYSVIEW_SendModule+0x104>
    pModule = _pFirstModule;
 800e99a:	4b3e      	ldr	r3, [pc, #248]	@ (800ea94 <SEGGER_SYSVIEW_SendModule+0x10c>)
 800e99c:	681b      	ldr	r3, [r3, #0]
 800e99e:	62fb      	str	r3, [r7, #44]	@ 0x2c
    for (n = 0; n < ModuleId; n++) {
 800e9a0:	2300      	movs	r3, #0
 800e9a2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e9a4:	e008      	b.n	800e9b8 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 800e9a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9a8:	691b      	ldr	r3, [r3, #16]
 800e9aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      if (pModule == 0) {
 800e9ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9ae:	2b00      	cmp	r3, #0
 800e9b0:	d007      	beq.n	800e9c2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 800e9b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e9b4:	3301      	adds	r3, #1
 800e9b6:	62bb      	str	r3, [r7, #40]	@ 0x28
 800e9b8:	79fb      	ldrb	r3, [r7, #7]
 800e9ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800e9bc:	429a      	cmp	r2, r3
 800e9be:	d3f2      	bcc.n	800e9a6 <SEGGER_SYSVIEW_SendModule+0x1e>
 800e9c0:	e000      	b.n	800e9c4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 800e9c2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 800e9c4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e9c6:	2b00      	cmp	r3, #0
 800e9c8:	d056      	beq.n	800ea78 <SEGGER_SYSVIEW_SendModule+0xf0>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800e9ca:	f3ef 8311 	mrs	r3, BASEPRI
 800e9ce:	f04f 0120 	mov.w	r1, #32
 800e9d2:	f381 8811 	msr	BASEPRI, r1
 800e9d6:	617b      	str	r3, [r7, #20]
 800e9d8:	482f      	ldr	r0, [pc, #188]	@ (800ea98 <SEGGER_SYSVIEW_SendModule+0x110>)
 800e9da:	f7fe fe8b 	bl	800d6f4 <_PreparePacket>
 800e9de:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 800e9e0:	693b      	ldr	r3, [r7, #16]
 800e9e2:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 800e9e4:	68fb      	ldr	r3, [r7, #12]
 800e9e6:	627b      	str	r3, [r7, #36]	@ 0x24
 800e9e8:	79fb      	ldrb	r3, [r7, #7]
 800e9ea:	623b      	str	r3, [r7, #32]
 800e9ec:	e00b      	b.n	800ea06 <SEGGER_SYSVIEW_SendModule+0x7e>
 800e9ee:	6a3b      	ldr	r3, [r7, #32]
 800e9f0:	b2da      	uxtb	r2, r3
 800e9f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e9f4:	1c59      	adds	r1, r3, #1
 800e9f6:	6279      	str	r1, [r7, #36]	@ 0x24
 800e9f8:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800e9fc:	b2d2      	uxtb	r2, r2
 800e9fe:	701a      	strb	r2, [r3, #0]
 800ea00:	6a3b      	ldr	r3, [r7, #32]
 800ea02:	09db      	lsrs	r3, r3, #7
 800ea04:	623b      	str	r3, [r7, #32]
 800ea06:	6a3b      	ldr	r3, [r7, #32]
 800ea08:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea0a:	d8f0      	bhi.n	800e9ee <SEGGER_SYSVIEW_SendModule+0x66>
 800ea0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea0e:	1c5a      	adds	r2, r3, #1
 800ea10:	627a      	str	r2, [r7, #36]	@ 0x24
 800ea12:	6a3a      	ldr	r2, [r7, #32]
 800ea14:	b2d2      	uxtb	r2, r2
 800ea16:	701a      	strb	r2, [r3, #0]
 800ea18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ea1a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800ea1c:	68fb      	ldr	r3, [r7, #12]
 800ea1e:	61fb      	str	r3, [r7, #28]
 800ea20:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea22:	689b      	ldr	r3, [r3, #8]
 800ea24:	61bb      	str	r3, [r7, #24]
 800ea26:	e00b      	b.n	800ea40 <SEGGER_SYSVIEW_SendModule+0xb8>
 800ea28:	69bb      	ldr	r3, [r7, #24]
 800ea2a:	b2da      	uxtb	r2, r3
 800ea2c:	69fb      	ldr	r3, [r7, #28]
 800ea2e:	1c59      	adds	r1, r3, #1
 800ea30:	61f9      	str	r1, [r7, #28]
 800ea32:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ea36:	b2d2      	uxtb	r2, r2
 800ea38:	701a      	strb	r2, [r3, #0]
 800ea3a:	69bb      	ldr	r3, [r7, #24]
 800ea3c:	09db      	lsrs	r3, r3, #7
 800ea3e:	61bb      	str	r3, [r7, #24]
 800ea40:	69bb      	ldr	r3, [r7, #24]
 800ea42:	2b7f      	cmp	r3, #127	@ 0x7f
 800ea44:	d8f0      	bhi.n	800ea28 <SEGGER_SYSVIEW_SendModule+0xa0>
 800ea46:	69fb      	ldr	r3, [r7, #28]
 800ea48:	1c5a      	adds	r2, r3, #1
 800ea4a:	61fa      	str	r2, [r7, #28]
 800ea4c:	69ba      	ldr	r2, [r7, #24]
 800ea4e:	b2d2      	uxtb	r2, r2
 800ea50:	701a      	strb	r2, [r3, #0]
 800ea52:	69fb      	ldr	r3, [r7, #28]
 800ea54:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800ea56:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea58:	681b      	ldr	r3, [r3, #0]
 800ea5a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800ea5e:	4619      	mov	r1, r3
 800ea60:	68f8      	ldr	r0, [r7, #12]
 800ea62:	f7fe fdf9 	bl	800d658 <_EncodeStr>
 800ea66:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 800ea68:	2216      	movs	r2, #22
 800ea6a:	68f9      	ldr	r1, [r7, #12]
 800ea6c:	6938      	ldr	r0, [r7, #16]
 800ea6e:	f7fe ff2d 	bl	800d8cc <_SendPacket>
      RECORD_END();
 800ea72:	697b      	ldr	r3, [r7, #20]
 800ea74:	f383 8811 	msr	BASEPRI, r3
    }
    if (pModule && pModule->pfSendModuleDesc) {
 800ea78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea7a:	2b00      	cmp	r3, #0
 800ea7c:	d006      	beq.n	800ea8c <SEGGER_SYSVIEW_SendModule+0x104>
 800ea7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea80:	68db      	ldr	r3, [r3, #12]
 800ea82:	2b00      	cmp	r3, #0
 800ea84:	d002      	beq.n	800ea8c <SEGGER_SYSVIEW_SendModule+0x104>
      pModule->pfSendModuleDesc();
 800ea86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ea88:	68db      	ldr	r3, [r3, #12]
 800ea8a:	4798      	blx	r3
    }
  }
}
 800ea8c:	bf00      	nop
 800ea8e:	3730      	adds	r7, #48	@ 0x30
 800ea90:	46bd      	mov	sp, r7
 800ea92:	bd80      	pop	{r7, pc}
 800ea94:	200021b4 	.word	0x200021b4
 800ea98:	200021bc 	.word	0x200021bc

0800ea9c <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 800ea9c:	b580      	push	{r7, lr}
 800ea9e:	b082      	sub	sp, #8
 800eaa0:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800eaa2:	4b0c      	ldr	r3, [pc, #48]	@ (800ead4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800eaa4:	681b      	ldr	r3, [r3, #0]
 800eaa6:	2b00      	cmp	r3, #0
 800eaa8:	d00f      	beq.n	800eaca <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 800eaaa:	4b0a      	ldr	r3, [pc, #40]	@ (800ead4 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 800eaac:	681b      	ldr	r3, [r3, #0]
 800eaae:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 800eab0:	687b      	ldr	r3, [r7, #4]
 800eab2:	68db      	ldr	r3, [r3, #12]
 800eab4:	2b00      	cmp	r3, #0
 800eab6:	d002      	beq.n	800eabe <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 800eab8:	687b      	ldr	r3, [r7, #4]
 800eaba:	68db      	ldr	r3, [r3, #12]
 800eabc:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 800eabe:	687b      	ldr	r3, [r7, #4]
 800eac0:	691b      	ldr	r3, [r3, #16]
 800eac2:	607b      	str	r3, [r7, #4]
    } while (pModule);
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	2b00      	cmp	r3, #0
 800eac8:	d1f2      	bne.n	800eab0 <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 800eaca:	bf00      	nop
 800eacc:	3708      	adds	r7, #8
 800eace:	46bd      	mov	sp, r7
 800ead0:	bd80      	pop	{r7, pc}
 800ead2:	bf00      	nop
 800ead4:	200021b4 	.word	0x200021b4

0800ead8 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 800ead8:	b580      	push	{r7, lr}
 800eada:	b086      	sub	sp, #24
 800eadc:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 800eade:	f3ef 8311 	mrs	r3, BASEPRI
 800eae2:	f04f 0120 	mov.w	r1, #32
 800eae6:	f381 8811 	msr	BASEPRI, r1
 800eaea:	60fb      	str	r3, [r7, #12]
 800eaec:	4817      	ldr	r0, [pc, #92]	@ (800eb4c <SEGGER_SYSVIEW_SendNumModules+0x74>)
 800eaee:	f7fe fe01 	bl	800d6f4 <_PreparePacket>
 800eaf2:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 800eaf4:	68bb      	ldr	r3, [r7, #8]
 800eaf6:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 800eaf8:	687b      	ldr	r3, [r7, #4]
 800eafa:	617b      	str	r3, [r7, #20]
 800eafc:	4b14      	ldr	r3, [pc, #80]	@ (800eb50 <SEGGER_SYSVIEW_SendNumModules+0x78>)
 800eafe:	781b      	ldrb	r3, [r3, #0]
 800eb00:	613b      	str	r3, [r7, #16]
 800eb02:	e00b      	b.n	800eb1c <SEGGER_SYSVIEW_SendNumModules+0x44>
 800eb04:	693b      	ldr	r3, [r7, #16]
 800eb06:	b2da      	uxtb	r2, r3
 800eb08:	697b      	ldr	r3, [r7, #20]
 800eb0a:	1c59      	adds	r1, r3, #1
 800eb0c:	6179      	str	r1, [r7, #20]
 800eb0e:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800eb12:	b2d2      	uxtb	r2, r2
 800eb14:	701a      	strb	r2, [r3, #0]
 800eb16:	693b      	ldr	r3, [r7, #16]
 800eb18:	09db      	lsrs	r3, r3, #7
 800eb1a:	613b      	str	r3, [r7, #16]
 800eb1c:	693b      	ldr	r3, [r7, #16]
 800eb1e:	2b7f      	cmp	r3, #127	@ 0x7f
 800eb20:	d8f0      	bhi.n	800eb04 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 800eb22:	697b      	ldr	r3, [r7, #20]
 800eb24:	1c5a      	adds	r2, r3, #1
 800eb26:	617a      	str	r2, [r7, #20]
 800eb28:	693a      	ldr	r2, [r7, #16]
 800eb2a:	b2d2      	uxtb	r2, r2
 800eb2c:	701a      	strb	r2, [r3, #0]
 800eb2e:	697b      	ldr	r3, [r7, #20]
 800eb30:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 800eb32:	221b      	movs	r2, #27
 800eb34:	6879      	ldr	r1, [r7, #4]
 800eb36:	68b8      	ldr	r0, [r7, #8]
 800eb38:	f7fe fec8 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800eb3c:	68fb      	ldr	r3, [r7, #12]
 800eb3e:	f383 8811 	msr	BASEPRI, r3
}
 800eb42:	bf00      	nop
 800eb44:	3718      	adds	r7, #24
 800eb46:	46bd      	mov	sp, r7
 800eb48:	bd80      	pop	{r7, pc}
 800eb4a:	bf00      	nop
 800eb4c:	200021bc 	.word	0x200021bc
 800eb50:	200021b8 	.word	0x200021b8

0800eb54 <SEGGER_SYSVIEW_PrintfHost>:
*    s        - String to be formatted.
*
*  Additional information
*    All format arguments are treated as 32-bit scalar values.
*/
void SEGGER_SYSVIEW_PrintfHost(const char* s, ...) {
 800eb54:	b40f      	push	{r0, r1, r2, r3}
 800eb56:	b580      	push	{r7, lr}
 800eb58:	b082      	sub	sp, #8
 800eb5a:	af00      	add	r7, sp, #0
    va_start(ParamList, s);
    _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
    va_end(ParamList);
  }
#else
  va_start(ParamList, s);
 800eb5c:	f107 0314 	add.w	r3, r7, #20
 800eb60:	607b      	str	r3, [r7, #4]
  _VPrintHost(s, SEGGER_SYSVIEW_LOG, &ParamList);
 800eb62:	1d3b      	adds	r3, r7, #4
 800eb64:	461a      	mov	r2, r3
 800eb66:	2100      	movs	r1, #0
 800eb68:	6938      	ldr	r0, [r7, #16]
 800eb6a:	f7ff f81d 	bl	800dba8 <_VPrintHost>
  va_end(ParamList);
#endif
}
 800eb6e:	bf00      	nop
 800eb70:	3708      	adds	r7, #8
 800eb72:	46bd      	mov	sp, r7
 800eb74:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800eb78:	b004      	add	sp, #16
 800eb7a:	4770      	bx	lr

0800eb7c <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 800eb7c:	b580      	push	{r7, lr}
 800eb7e:	b08a      	sub	sp, #40	@ 0x28
 800eb80:	af00      	add	r7, sp, #0
 800eb82:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800eb84:	f3ef 8311 	mrs	r3, BASEPRI
 800eb88:	f04f 0120 	mov.w	r1, #32
 800eb8c:	f381 8811 	msr	BASEPRI, r1
 800eb90:	617b      	str	r3, [r7, #20]
 800eb92:	4827      	ldr	r0, [pc, #156]	@ (800ec30 <SEGGER_SYSVIEW_Warn+0xb4>)
 800eb94:	f7fe fdae 	bl	800d6f4 <_PreparePacket>
 800eb98:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 800eb9a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800eb9e:	6879      	ldr	r1, [r7, #4]
 800eba0:	6938      	ldr	r0, [r7, #16]
 800eba2:	f7fe fd59 	bl	800d658 <_EncodeStr>
 800eba6:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 800eba8:	68fb      	ldr	r3, [r7, #12]
 800ebaa:	627b      	str	r3, [r7, #36]	@ 0x24
 800ebac:	2301      	movs	r3, #1
 800ebae:	623b      	str	r3, [r7, #32]
 800ebb0:	e00b      	b.n	800ebca <SEGGER_SYSVIEW_Warn+0x4e>
 800ebb2:	6a3b      	ldr	r3, [r7, #32]
 800ebb4:	b2da      	uxtb	r2, r3
 800ebb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebb8:	1c59      	adds	r1, r3, #1
 800ebba:	6279      	str	r1, [r7, #36]	@ 0x24
 800ebbc:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ebc0:	b2d2      	uxtb	r2, r2
 800ebc2:	701a      	strb	r2, [r3, #0]
 800ebc4:	6a3b      	ldr	r3, [r7, #32]
 800ebc6:	09db      	lsrs	r3, r3, #7
 800ebc8:	623b      	str	r3, [r7, #32]
 800ebca:	6a3b      	ldr	r3, [r7, #32]
 800ebcc:	2b7f      	cmp	r3, #127	@ 0x7f
 800ebce:	d8f0      	bhi.n	800ebb2 <SEGGER_SYSVIEW_Warn+0x36>
 800ebd0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebd2:	1c5a      	adds	r2, r3, #1
 800ebd4:	627a      	str	r2, [r7, #36]	@ 0x24
 800ebd6:	6a3a      	ldr	r2, [r7, #32]
 800ebd8:	b2d2      	uxtb	r2, r2
 800ebda:	701a      	strb	r2, [r3, #0]
 800ebdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ebde:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 800ebe0:	68fb      	ldr	r3, [r7, #12]
 800ebe2:	61fb      	str	r3, [r7, #28]
 800ebe4:	2300      	movs	r3, #0
 800ebe6:	61bb      	str	r3, [r7, #24]
 800ebe8:	e00b      	b.n	800ec02 <SEGGER_SYSVIEW_Warn+0x86>
 800ebea:	69bb      	ldr	r3, [r7, #24]
 800ebec:	b2da      	uxtb	r2, r3
 800ebee:	69fb      	ldr	r3, [r7, #28]
 800ebf0:	1c59      	adds	r1, r3, #1
 800ebf2:	61f9      	str	r1, [r7, #28]
 800ebf4:	f062 027f 	orn	r2, r2, #127	@ 0x7f
 800ebf8:	b2d2      	uxtb	r2, r2
 800ebfa:	701a      	strb	r2, [r3, #0]
 800ebfc:	69bb      	ldr	r3, [r7, #24]
 800ebfe:	09db      	lsrs	r3, r3, #7
 800ec00:	61bb      	str	r3, [r7, #24]
 800ec02:	69bb      	ldr	r3, [r7, #24]
 800ec04:	2b7f      	cmp	r3, #127	@ 0x7f
 800ec06:	d8f0      	bhi.n	800ebea <SEGGER_SYSVIEW_Warn+0x6e>
 800ec08:	69fb      	ldr	r3, [r7, #28]
 800ec0a:	1c5a      	adds	r2, r3, #1
 800ec0c:	61fa      	str	r2, [r7, #28]
 800ec0e:	69ba      	ldr	r2, [r7, #24]
 800ec10:	b2d2      	uxtb	r2, r2
 800ec12:	701a      	strb	r2, [r3, #0]
 800ec14:	69fb      	ldr	r3, [r7, #28]
 800ec16:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 800ec18:	221a      	movs	r2, #26
 800ec1a:	68f9      	ldr	r1, [r7, #12]
 800ec1c:	6938      	ldr	r0, [r7, #16]
 800ec1e:	f7fe fe55 	bl	800d8cc <_SendPacket>
  RECORD_END();
 800ec22:	697b      	ldr	r3, [r7, #20]
 800ec24:	f383 8811 	msr	BASEPRI, r3
}
 800ec28:	bf00      	nop
 800ec2a:	3728      	adds	r7, #40	@ 0x28
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}
 800ec30:	200021bc 	.word	0x200021bc

0800ec34 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 800ec34:	b580      	push	{r7, lr}
 800ec36:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800ec38:	4803      	ldr	r0, [pc, #12]	@ (800ec48 <_cbSendSystemDesc+0x14>)
 800ec3a:	f7ff fbef 	bl	800e41c <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick, I#27=DMA_I2C2_RX, I#28=DMA_I2C2_TX, I#29=DMA_UART1_TX, I#30=DMA_UART_RX, I#39=EXTI9_5, I#49=I2C2_EV, I#53=UART1, I#56=EXTI15_10");
 800ec3e:	4803      	ldr	r0, [pc, #12]	@ (800ec4c <_cbSendSystemDesc+0x18>)
 800ec40:	f7ff fbec 	bl	800e41c <SEGGER_SYSVIEW_SendSysDesc>
}
 800ec44:	bf00      	nop
 800ec46:	bd80      	pop	{r7, pc}
 800ec48:	08014b98 	.word	0x08014b98
 800ec4c:	08014bcc 	.word	0x08014bcc

0800ec50 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 800ec50:	b580      	push	{r7, lr}
 800ec52:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 800ec54:	4b06      	ldr	r3, [pc, #24]	@ (800ec70 <SEGGER_SYSVIEW_Conf+0x20>)
 800ec56:	6818      	ldr	r0, [r3, #0]
 800ec58:	4b05      	ldr	r3, [pc, #20]	@ (800ec70 <SEGGER_SYSVIEW_Conf+0x20>)
 800ec5a:	6819      	ldr	r1, [r3, #0]
 800ec5c:	4b05      	ldr	r3, [pc, #20]	@ (800ec74 <SEGGER_SYSVIEW_Conf+0x24>)
 800ec5e:	4a06      	ldr	r2, [pc, #24]	@ (800ec78 <SEGGER_SYSVIEW_Conf+0x28>)
 800ec60:	f7ff f862 	bl	800dd28 <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 800ec64:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 800ec68:	f7ff f8a2 	bl	800ddb0 <SEGGER_SYSVIEW_SetRAMBase>
}
 800ec6c:	bf00      	nop
 800ec6e:	bd80      	pop	{r7, pc}
 800ec70:	20000028 	.word	0x20000028
 800ec74:	0800ec35 	.word	0x0800ec35
 800ec78:	0801532c 	.word	0x0801532c

0800ec7c <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 800ec7c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800ec7e:	b085      	sub	sp, #20
 800ec80:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 800ec82:	2300      	movs	r3, #0
 800ec84:	607b      	str	r3, [r7, #4]
 800ec86:	e048      	b.n	800ed1a <_cbSendTaskList+0x9e>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
 800ec88:	4929      	ldr	r1, [pc, #164]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800ec8a:	687a      	ldr	r2, [r7, #4]
 800ec8c:	4613      	mov	r3, r2
 800ec8e:	009b      	lsls	r3, r3, #2
 800ec90:	4413      	add	r3, r2
 800ec92:	009b      	lsls	r3, r3, #2
 800ec94:	440b      	add	r3, r1
 800ec96:	681b      	ldr	r3, [r3, #0]
 800ec98:	4618      	mov	r0, r3
 800ec9a:	f7fc fcc3 	bl	800b624 <uxTaskGetStackHighWaterMark>
 800ec9e:	4601      	mov	r1, r0
 800eca0:	4823      	ldr	r0, [pc, #140]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800eca2:	687a      	ldr	r2, [r7, #4]
 800eca4:	4613      	mov	r3, r2
 800eca6:	009b      	lsls	r3, r3, #2
 800eca8:	4413      	add	r3, r2
 800ecaa:	009b      	lsls	r3, r3, #2
 800ecac:	4403      	add	r3, r0
 800ecae:	3310      	adds	r3, #16
 800ecb0:	6019      	str	r1, [r3, #0]
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800ecb2:	491f      	ldr	r1, [pc, #124]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800ecb4:	687a      	ldr	r2, [r7, #4]
 800ecb6:	4613      	mov	r3, r2
 800ecb8:	009b      	lsls	r3, r3, #2
 800ecba:	4413      	add	r3, r2
 800ecbc:	009b      	lsls	r3, r3, #2
 800ecbe:	440b      	add	r3, r1
 800ecc0:	6818      	ldr	r0, [r3, #0]
 800ecc2:	491b      	ldr	r1, [pc, #108]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800ecc4:	687a      	ldr	r2, [r7, #4]
 800ecc6:	4613      	mov	r3, r2
 800ecc8:	009b      	lsls	r3, r3, #2
 800ecca:	4413      	add	r3, r2
 800eccc:	009b      	lsls	r3, r3, #2
 800ecce:	440b      	add	r3, r1
 800ecd0:	3304      	adds	r3, #4
 800ecd2:	6819      	ldr	r1, [r3, #0]
 800ecd4:	4c16      	ldr	r4, [pc, #88]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800ecd6:	687a      	ldr	r2, [r7, #4]
 800ecd8:	4613      	mov	r3, r2
 800ecda:	009b      	lsls	r3, r3, #2
 800ecdc:	4413      	add	r3, r2
 800ecde:	009b      	lsls	r3, r3, #2
 800ece0:	4423      	add	r3, r4
 800ece2:	3308      	adds	r3, #8
 800ece4:	681c      	ldr	r4, [r3, #0]
 800ece6:	4d12      	ldr	r5, [pc, #72]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800ece8:	687a      	ldr	r2, [r7, #4]
 800ecea:	4613      	mov	r3, r2
 800ecec:	009b      	lsls	r3, r3, #2
 800ecee:	4413      	add	r3, r2
 800ecf0:	009b      	lsls	r3, r3, #2
 800ecf2:	442b      	add	r3, r5
 800ecf4:	330c      	adds	r3, #12
 800ecf6:	681d      	ldr	r5, [r3, #0]
 800ecf8:	4e0d      	ldr	r6, [pc, #52]	@ (800ed30 <_cbSendTaskList+0xb4>)
 800ecfa:	687a      	ldr	r2, [r7, #4]
 800ecfc:	4613      	mov	r3, r2
 800ecfe:	009b      	lsls	r3, r3, #2
 800ed00:	4413      	add	r3, r2
 800ed02:	009b      	lsls	r3, r3, #2
 800ed04:	4433      	add	r3, r6
 800ed06:	3310      	adds	r3, #16
 800ed08:	681b      	ldr	r3, [r3, #0]
 800ed0a:	9300      	str	r3, [sp, #0]
 800ed0c:	462b      	mov	r3, r5
 800ed0e:	4622      	mov	r2, r4
 800ed10:	f000 f97a 	bl	800f008 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 800ed14:	687b      	ldr	r3, [r7, #4]
 800ed16:	3301      	adds	r3, #1
 800ed18:	607b      	str	r3, [r7, #4]
 800ed1a:	4b06      	ldr	r3, [pc, #24]	@ (800ed34 <_cbSendTaskList+0xb8>)
 800ed1c:	681b      	ldr	r3, [r3, #0]
 800ed1e:	687a      	ldr	r2, [r7, #4]
 800ed20:	429a      	cmp	r2, r3
 800ed22:	d3b1      	bcc.n	800ec88 <_cbSendTaskList+0xc>
  }
}
 800ed24:	bf00      	nop
 800ed26:	bf00      	nop
 800ed28:	370c      	adds	r7, #12
 800ed2a:	46bd      	mov	sp, r7
 800ed2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ed2e:	bf00      	nop
 800ed30:	20002320 	.word	0x20002320
 800ed34:	200023c0 	.word	0x200023c0

0800ed38 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 800ed38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800ed3c:	b082      	sub	sp, #8
 800ed3e:	af00      	add	r7, sp, #0
  U64 Time;

  Time = osKernelGetTickCount();// xTaskGetTickCountFromISR();
 800ed40:	f7f9 fda2 	bl	8008888 <osKernelGetTickCount>
 800ed44:	4603      	mov	r3, r0
 800ed46:	2200      	movs	r2, #0
 800ed48:	469a      	mov	sl, r3
 800ed4a:	4693      	mov	fp, r2
 800ed4c:	e9c7 ab00 	strd	sl, fp, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 800ed50:	e9d7 0100 	ldrd	r0, r1, [r7]
 800ed54:	4602      	mov	r2, r0
 800ed56:	460b      	mov	r3, r1
 800ed58:	f04f 0a00 	mov.w	sl, #0
 800ed5c:	f04f 0b00 	mov.w	fp, #0
 800ed60:	ea4f 1b43 	mov.w	fp, r3, lsl #5
 800ed64:	ea4b 6bd2 	orr.w	fp, fp, r2, lsr #27
 800ed68:	ea4f 1a42 	mov.w	sl, r2, lsl #5
 800ed6c:	4652      	mov	r2, sl
 800ed6e:	465b      	mov	r3, fp
 800ed70:	1a14      	subs	r4, r2, r0
 800ed72:	eb63 0501 	sbc.w	r5, r3, r1
 800ed76:	f04f 0200 	mov.w	r2, #0
 800ed7a:	f04f 0300 	mov.w	r3, #0
 800ed7e:	00ab      	lsls	r3, r5, #2
 800ed80:	ea43 7394 	orr.w	r3, r3, r4, lsr #30
 800ed84:	00a2      	lsls	r2, r4, #2
 800ed86:	4614      	mov	r4, r2
 800ed88:	461d      	mov	r5, r3
 800ed8a:	eb14 0800 	adds.w	r8, r4, r0
 800ed8e:	eb45 0901 	adc.w	r9, r5, r1
 800ed92:	f04f 0200 	mov.w	r2, #0
 800ed96:	f04f 0300 	mov.w	r3, #0
 800ed9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800ed9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800eda2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800eda6:	4690      	mov	r8, r2
 800eda8:	4699      	mov	r9, r3
 800edaa:	e9c7 8900 	strd	r8, r9, [r7]
  return Time;
 800edae:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800edb2:	4610      	mov	r0, r2
 800edb4:	4619      	mov	r1, r3
 800edb6:	3708      	adds	r7, #8
 800edb8:	46bd      	mov	sp, r7
 800edba:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
	...

0800edc0 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b086      	sub	sp, #24
 800edc4:	af02      	add	r7, sp, #8
 800edc6:	60f8      	str	r0, [r7, #12]
 800edc8:	60b9      	str	r1, [r7, #8]
 800edca:	607a      	str	r2, [r7, #4]
 800edcc:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 800edce:	2205      	movs	r2, #5
 800edd0:	492b      	ldr	r1, [pc, #172]	@ (800ee80 <SYSVIEW_AddTask+0xc0>)
 800edd2:	68b8      	ldr	r0, [r7, #8]
 800edd4:	f005 fd40 	bl	8014858 <memcmp>
 800edd8:	4603      	mov	r3, r0
 800edda:	2b00      	cmp	r3, #0
 800eddc:	d04b      	beq.n	800ee76 <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 800edde:	4b29      	ldr	r3, [pc, #164]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ede0:	681b      	ldr	r3, [r3, #0]
 800ede2:	2b07      	cmp	r3, #7
 800ede4:	d903      	bls.n	800edee <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 800ede6:	4828      	ldr	r0, [pc, #160]	@ (800ee88 <SYSVIEW_AddTask+0xc8>)
 800ede8:	f7ff fec8 	bl	800eb7c <SEGGER_SYSVIEW_Warn>
    return;
 800edec:	e044      	b.n	800ee78 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 800edee:	4b25      	ldr	r3, [pc, #148]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800edf0:	681a      	ldr	r2, [r3, #0]
 800edf2:	4926      	ldr	r1, [pc, #152]	@ (800ee8c <SYSVIEW_AddTask+0xcc>)
 800edf4:	4613      	mov	r3, r2
 800edf6:	009b      	lsls	r3, r3, #2
 800edf8:	4413      	add	r3, r2
 800edfa:	009b      	lsls	r3, r3, #2
 800edfc:	440b      	add	r3, r1
 800edfe:	68fa      	ldr	r2, [r7, #12]
 800ee00:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 800ee02:	4b20      	ldr	r3, [pc, #128]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ee04:	681a      	ldr	r2, [r3, #0]
 800ee06:	4921      	ldr	r1, [pc, #132]	@ (800ee8c <SYSVIEW_AddTask+0xcc>)
 800ee08:	4613      	mov	r3, r2
 800ee0a:	009b      	lsls	r3, r3, #2
 800ee0c:	4413      	add	r3, r2
 800ee0e:	009b      	lsls	r3, r3, #2
 800ee10:	440b      	add	r3, r1
 800ee12:	3304      	adds	r3, #4
 800ee14:	68ba      	ldr	r2, [r7, #8]
 800ee16:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 800ee18:	4b1a      	ldr	r3, [pc, #104]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ee1a:	681a      	ldr	r2, [r3, #0]
 800ee1c:	491b      	ldr	r1, [pc, #108]	@ (800ee8c <SYSVIEW_AddTask+0xcc>)
 800ee1e:	4613      	mov	r3, r2
 800ee20:	009b      	lsls	r3, r3, #2
 800ee22:	4413      	add	r3, r2
 800ee24:	009b      	lsls	r3, r3, #2
 800ee26:	440b      	add	r3, r1
 800ee28:	3308      	adds	r3, #8
 800ee2a:	687a      	ldr	r2, [r7, #4]
 800ee2c:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 800ee2e:	4b15      	ldr	r3, [pc, #84]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ee30:	681a      	ldr	r2, [r3, #0]
 800ee32:	4916      	ldr	r1, [pc, #88]	@ (800ee8c <SYSVIEW_AddTask+0xcc>)
 800ee34:	4613      	mov	r3, r2
 800ee36:	009b      	lsls	r3, r3, #2
 800ee38:	4413      	add	r3, r2
 800ee3a:	009b      	lsls	r3, r3, #2
 800ee3c:	440b      	add	r3, r1
 800ee3e:	330c      	adds	r3, #12
 800ee40:	683a      	ldr	r2, [r7, #0]
 800ee42:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800ee44:	4b0f      	ldr	r3, [pc, #60]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ee46:	681a      	ldr	r2, [r3, #0]
 800ee48:	4910      	ldr	r1, [pc, #64]	@ (800ee8c <SYSVIEW_AddTask+0xcc>)
 800ee4a:	4613      	mov	r3, r2
 800ee4c:	009b      	lsls	r3, r3, #2
 800ee4e:	4413      	add	r3, r2
 800ee50:	009b      	lsls	r3, r3, #2
 800ee52:	440b      	add	r3, r1
 800ee54:	3310      	adds	r3, #16
 800ee56:	69ba      	ldr	r2, [r7, #24]
 800ee58:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 800ee5a:	4b0a      	ldr	r3, [pc, #40]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ee5c:	681b      	ldr	r3, [r3, #0]
 800ee5e:	3301      	adds	r3, #1
 800ee60:	4a08      	ldr	r2, [pc, #32]	@ (800ee84 <SYSVIEW_AddTask+0xc4>)
 800ee62:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800ee64:	69bb      	ldr	r3, [r7, #24]
 800ee66:	9300      	str	r3, [sp, #0]
 800ee68:	683b      	ldr	r3, [r7, #0]
 800ee6a:	687a      	ldr	r2, [r7, #4]
 800ee6c:	68b9      	ldr	r1, [r7, #8]
 800ee6e:	68f8      	ldr	r0, [r7, #12]
 800ee70:	f000 f8ca 	bl	800f008 <SYSVIEW_SendTaskInfo>
 800ee74:	e000      	b.n	800ee78 <SYSVIEW_AddTask+0xb8>
    return;
 800ee76:	bf00      	nop

}
 800ee78:	3710      	adds	r7, #16
 800ee7a:	46bd      	mov	sp, r7
 800ee7c:	bd80      	pop	{r7, pc}
 800ee7e:	bf00      	nop
 800ee80:	08014c5c 	.word	0x08014c5c
 800ee84:	200023c0 	.word	0x200023c0
 800ee88:	08014c64 	.word	0x08014c64
 800ee8c:	20002320 	.word	0x20002320

0800ee90 <SYSVIEW_DeleteTask>:
*       SYSVIEW_DeleteTask()
*
*  Function description
*    Delete a task from the internal list.
*/
void SYSVIEW_DeleteTask(U32 xHandle) {
 800ee90:	b580      	push	{r7, lr}
 800ee92:	b084      	sub	sp, #16
 800ee94:	af00      	add	r7, sp, #0
 800ee96:	6078      	str	r0, [r7, #4]
  unsigned n;
  
  if (_NumTasks == 0) {
 800ee98:	4b59      	ldr	r3, [pc, #356]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800ee9a:	681b      	ldr	r3, [r3, #0]
 800ee9c:	2b00      	cmp	r3, #0
 800ee9e:	f000 80ab 	beq.w	800eff8 <SYSVIEW_DeleteTask+0x168>
    return; // Early out
  }  
  for (n = 0; n < _NumTasks; n++) {
 800eea2:	2300      	movs	r3, #0
 800eea4:	60fb      	str	r3, [r7, #12]
 800eea6:	e00d      	b.n	800eec4 <SYSVIEW_DeleteTask+0x34>
    if (_aTasks[n].xHandle == xHandle) {
 800eea8:	4956      	ldr	r1, [pc, #344]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800eeaa:	68fa      	ldr	r2, [r7, #12]
 800eeac:	4613      	mov	r3, r2
 800eeae:	009b      	lsls	r3, r3, #2
 800eeb0:	4413      	add	r3, r2
 800eeb2:	009b      	lsls	r3, r3, #2
 800eeb4:	440b      	add	r3, r1
 800eeb6:	681b      	ldr	r3, [r3, #0]
 800eeb8:	687a      	ldr	r2, [r7, #4]
 800eeba:	429a      	cmp	r2, r3
 800eebc:	d008      	beq.n	800eed0 <SYSVIEW_DeleteTask+0x40>
  for (n = 0; n < _NumTasks; n++) {
 800eebe:	68fb      	ldr	r3, [r7, #12]
 800eec0:	3301      	adds	r3, #1
 800eec2:	60fb      	str	r3, [r7, #12]
 800eec4:	4b4e      	ldr	r3, [pc, #312]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800eec6:	681b      	ldr	r3, [r3, #0]
 800eec8:	68fa      	ldr	r2, [r7, #12]
 800eeca:	429a      	cmp	r2, r3
 800eecc:	d3ec      	bcc.n	800eea8 <SYSVIEW_DeleteTask+0x18>
 800eece:	e000      	b.n	800eed2 <SYSVIEW_DeleteTask+0x42>
      break;
 800eed0:	bf00      	nop
    }
  }
  if (n == (_NumTasks - 1)) {  
 800eed2:	4b4b      	ldr	r3, [pc, #300]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800eed4:	681b      	ldr	r3, [r3, #0]
 800eed6:	3b01      	subs	r3, #1
 800eed8:	68fa      	ldr	r2, [r7, #12]
 800eeda:	429a      	cmp	r2, r3
 800eedc:	d111      	bne.n	800ef02 <SYSVIEW_DeleteTask+0x72>
    //
    // Task is last item in list.
    // Simply zero the item and decrement number of tasks.
    //
    memset(&_aTasks[n], 0, sizeof(_aTasks[n]));
 800eede:	68fa      	ldr	r2, [r7, #12]
 800eee0:	4613      	mov	r3, r2
 800eee2:	009b      	lsls	r3, r3, #2
 800eee4:	4413      	add	r3, r2
 800eee6:	009b      	lsls	r3, r3, #2
 800eee8:	4a46      	ldr	r2, [pc, #280]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800eeea:	4413      	add	r3, r2
 800eeec:	2214      	movs	r2, #20
 800eeee:	2100      	movs	r1, #0
 800eef0:	4618      	mov	r0, r3
 800eef2:	f005 fcc1 	bl	8014878 <memset>
    _NumTasks--;
 800eef6:	4b42      	ldr	r3, [pc, #264]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800eef8:	681b      	ldr	r3, [r3, #0]
 800eefa:	3b01      	subs	r3, #1
 800eefc:	4a40      	ldr	r2, [pc, #256]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800eefe:	6013      	str	r3, [r2, #0]
 800ef00:	e07b      	b.n	800effa <SYSVIEW_DeleteTask+0x16a>
  } else if (n < _NumTasks) {
 800ef02:	4b3f      	ldr	r3, [pc, #252]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800ef04:	681b      	ldr	r3, [r3, #0]
 800ef06:	68fa      	ldr	r2, [r7, #12]
 800ef08:	429a      	cmp	r2, r3
 800ef0a:	d276      	bcs.n	800effa <SYSVIEW_DeleteTask+0x16a>
    //
    // Task is in the middle of the list.
    // Move last item to current position and decrement number of tasks.
    // Order of tasks does not really matter, so no need to move all following items.
    //
    _aTasks[n].xHandle             = _aTasks[_NumTasks - 1].xHandle;
 800ef0c:	4b3c      	ldr	r3, [pc, #240]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800ef0e:	681b      	ldr	r3, [r3, #0]
 800ef10:	1e5a      	subs	r2, r3, #1
 800ef12:	493c      	ldr	r1, [pc, #240]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef14:	4613      	mov	r3, r2
 800ef16:	009b      	lsls	r3, r3, #2
 800ef18:	4413      	add	r3, r2
 800ef1a:	009b      	lsls	r3, r3, #2
 800ef1c:	440b      	add	r3, r1
 800ef1e:	6819      	ldr	r1, [r3, #0]
 800ef20:	4838      	ldr	r0, [pc, #224]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef22:	68fa      	ldr	r2, [r7, #12]
 800ef24:	4613      	mov	r3, r2
 800ef26:	009b      	lsls	r3, r3, #2
 800ef28:	4413      	add	r3, r2
 800ef2a:	009b      	lsls	r3, r3, #2
 800ef2c:	4403      	add	r3, r0
 800ef2e:	6019      	str	r1, [r3, #0]
    _aTasks[n].pcTaskName          = _aTasks[_NumTasks - 1].pcTaskName;
 800ef30:	4b33      	ldr	r3, [pc, #204]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800ef32:	681b      	ldr	r3, [r3, #0]
 800ef34:	1e5a      	subs	r2, r3, #1
 800ef36:	4933      	ldr	r1, [pc, #204]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef38:	4613      	mov	r3, r2
 800ef3a:	009b      	lsls	r3, r3, #2
 800ef3c:	4413      	add	r3, r2
 800ef3e:	009b      	lsls	r3, r3, #2
 800ef40:	440b      	add	r3, r1
 800ef42:	3304      	adds	r3, #4
 800ef44:	6819      	ldr	r1, [r3, #0]
 800ef46:	482f      	ldr	r0, [pc, #188]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef48:	68fa      	ldr	r2, [r7, #12]
 800ef4a:	4613      	mov	r3, r2
 800ef4c:	009b      	lsls	r3, r3, #2
 800ef4e:	4413      	add	r3, r2
 800ef50:	009b      	lsls	r3, r3, #2
 800ef52:	4403      	add	r3, r0
 800ef54:	3304      	adds	r3, #4
 800ef56:	6019      	str	r1, [r3, #0]
    _aTasks[n].uxCurrentPriority   = _aTasks[_NumTasks - 1].uxCurrentPriority;
 800ef58:	4b29      	ldr	r3, [pc, #164]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800ef5a:	681b      	ldr	r3, [r3, #0]
 800ef5c:	1e5a      	subs	r2, r3, #1
 800ef5e:	4929      	ldr	r1, [pc, #164]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef60:	4613      	mov	r3, r2
 800ef62:	009b      	lsls	r3, r3, #2
 800ef64:	4413      	add	r3, r2
 800ef66:	009b      	lsls	r3, r3, #2
 800ef68:	440b      	add	r3, r1
 800ef6a:	3308      	adds	r3, #8
 800ef6c:	6819      	ldr	r1, [r3, #0]
 800ef6e:	4825      	ldr	r0, [pc, #148]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef70:	68fa      	ldr	r2, [r7, #12]
 800ef72:	4613      	mov	r3, r2
 800ef74:	009b      	lsls	r3, r3, #2
 800ef76:	4413      	add	r3, r2
 800ef78:	009b      	lsls	r3, r3, #2
 800ef7a:	4403      	add	r3, r0
 800ef7c:	3308      	adds	r3, #8
 800ef7e:	6019      	str	r1, [r3, #0]
    _aTasks[n].pxStack             = _aTasks[_NumTasks - 1].pxStack;
 800ef80:	4b1f      	ldr	r3, [pc, #124]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800ef82:	681b      	ldr	r3, [r3, #0]
 800ef84:	1e5a      	subs	r2, r3, #1
 800ef86:	491f      	ldr	r1, [pc, #124]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef88:	4613      	mov	r3, r2
 800ef8a:	009b      	lsls	r3, r3, #2
 800ef8c:	4413      	add	r3, r2
 800ef8e:	009b      	lsls	r3, r3, #2
 800ef90:	440b      	add	r3, r1
 800ef92:	330c      	adds	r3, #12
 800ef94:	6819      	ldr	r1, [r3, #0]
 800ef96:	481b      	ldr	r0, [pc, #108]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800ef98:	68fa      	ldr	r2, [r7, #12]
 800ef9a:	4613      	mov	r3, r2
 800ef9c:	009b      	lsls	r3, r3, #2
 800ef9e:	4413      	add	r3, r2
 800efa0:	009b      	lsls	r3, r3, #2
 800efa2:	4403      	add	r3, r0
 800efa4:	330c      	adds	r3, #12
 800efa6:	6019      	str	r1, [r3, #0]
    _aTasks[n].uStackHighWaterMark = _aTasks[_NumTasks - 1].uStackHighWaterMark;
 800efa8:	4b15      	ldr	r3, [pc, #84]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800efaa:	681b      	ldr	r3, [r3, #0]
 800efac:	1e5a      	subs	r2, r3, #1
 800efae:	4915      	ldr	r1, [pc, #84]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800efb0:	4613      	mov	r3, r2
 800efb2:	009b      	lsls	r3, r3, #2
 800efb4:	4413      	add	r3, r2
 800efb6:	009b      	lsls	r3, r3, #2
 800efb8:	440b      	add	r3, r1
 800efba:	3310      	adds	r3, #16
 800efbc:	6819      	ldr	r1, [r3, #0]
 800efbe:	4811      	ldr	r0, [pc, #68]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800efc0:	68fa      	ldr	r2, [r7, #12]
 800efc2:	4613      	mov	r3, r2
 800efc4:	009b      	lsls	r3, r3, #2
 800efc6:	4413      	add	r3, r2
 800efc8:	009b      	lsls	r3, r3, #2
 800efca:	4403      	add	r3, r0
 800efcc:	3310      	adds	r3, #16
 800efce:	6019      	str	r1, [r3, #0]
    memset(&_aTasks[_NumTasks - 1], 0, sizeof(_aTasks[_NumTasks - 1]));
 800efd0:	4b0b      	ldr	r3, [pc, #44]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800efd2:	681b      	ldr	r3, [r3, #0]
 800efd4:	1e5a      	subs	r2, r3, #1
 800efd6:	4613      	mov	r3, r2
 800efd8:	009b      	lsls	r3, r3, #2
 800efda:	4413      	add	r3, r2
 800efdc:	009b      	lsls	r3, r3, #2
 800efde:	4a09      	ldr	r2, [pc, #36]	@ (800f004 <SYSVIEW_DeleteTask+0x174>)
 800efe0:	4413      	add	r3, r2
 800efe2:	2214      	movs	r2, #20
 800efe4:	2100      	movs	r1, #0
 800efe6:	4618      	mov	r0, r3
 800efe8:	f005 fc46 	bl	8014878 <memset>
    _NumTasks--;
 800efec:	4b04      	ldr	r3, [pc, #16]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800efee:	681b      	ldr	r3, [r3, #0]
 800eff0:	3b01      	subs	r3, #1
 800eff2:	4a03      	ldr	r2, [pc, #12]	@ (800f000 <SYSVIEW_DeleteTask+0x170>)
 800eff4:	6013      	str	r3, [r2, #0]
 800eff6:	e000      	b.n	800effa <SYSVIEW_DeleteTask+0x16a>
    return; // Early out
 800eff8:	bf00      	nop
  }
}
 800effa:	3710      	adds	r7, #16
 800effc:	46bd      	mov	sp, r7
 800effe:	bd80      	pop	{r7, pc}
 800f000:	200023c0 	.word	0x200023c0
 800f004:	20002320 	.word	0x20002320

0800f008 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 800f008:	b580      	push	{r7, lr}
 800f00a:	b08a      	sub	sp, #40	@ 0x28
 800f00c:	af00      	add	r7, sp, #0
 800f00e:	60f8      	str	r0, [r7, #12]
 800f010:	60b9      	str	r1, [r7, #8]
 800f012:	607a      	str	r2, [r7, #4]
 800f014:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 800f016:	f107 0310 	add.w	r3, r7, #16
 800f01a:	2218      	movs	r2, #24
 800f01c:	2100      	movs	r1, #0
 800f01e:	4618      	mov	r0, r3
 800f020:	f005 fc2a 	bl	8014878 <memset>
  TaskInfo.TaskID     = TaskID;
 800f024:	68fb      	ldr	r3, [r7, #12]
 800f026:	613b      	str	r3, [r7, #16]
  TaskInfo.sName      = sName;
 800f028:	68bb      	ldr	r3, [r7, #8]
 800f02a:	617b      	str	r3, [r7, #20]
  TaskInfo.Prio       = Prio;
 800f02c:	687b      	ldr	r3, [r7, #4]
 800f02e:	61bb      	str	r3, [r7, #24]
  TaskInfo.StackBase  = StackBase;
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackSize  = StackSize;
 800f034:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f036:	623b      	str	r3, [r7, #32]
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 800f038:	f107 0310 	add.w	r3, r7, #16
 800f03c:	4618      	mov	r0, r3
 800f03e:	f7ff f8f5 	bl	800e22c <SEGGER_SYSVIEW_SendTaskInfo>
}
 800f042:	bf00      	nop
 800f044:	3728      	adds	r7, #40	@ 0x28
 800f046:	46bd      	mov	sp, r7
 800f048:	bd80      	pop	{r7, pc}
	...

0800f04c <LSM6DSL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LSM6DSL
 */
HAL_StatusTypeDef LSM6DSL_initialize(void) {
 800f04c:	b580      	push	{r7, lr}
 800f04e:	b084      	sub	sp, #16
 800f050:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_WHO_AM_I,
 800f052:	2301      	movs	r3, #1
 800f054:	9301      	str	r3, [sp, #4]
 800f056:	1dbb      	adds	r3, r7, #6
 800f058:	9300      	str	r3, [sp, #0]
 800f05a:	2301      	movs	r3, #1
 800f05c:	220f      	movs	r2, #15
 800f05e:	21d4      	movs	r1, #212	@ 0xd4
 800f060:	4833      	ldr	r0, [pc, #204]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f062:	f7f3 ffed 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f066:	4603      	mov	r3, r0
 800f068:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f06a:	bf00      	nop
 800f06c:	4b30      	ldr	r3, [pc, #192]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f06e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f072:	b2db      	uxtb	r3, r3
 800f074:	2b20      	cmp	r3, #32
 800f076:	d1f9      	bne.n	800f06c <LSM6DSL_initialize+0x20>
    ;
  if (buffer != LSM6DSL_WHO_AM_I_VALUE)
 800f078:	79bb      	ldrb	r3, [r7, #6]
 800f07a:	2b6a      	cmp	r3, #106	@ 0x6a
 800f07c:	d001      	beq.n	800f082 <LSM6DSL_initialize+0x36>
    return HAL_ERROR;
 800f07e:	2301      	movs	r3, #1
 800f080:	e051      	b.n	800f126 <LSM6DSL_initialize+0xda>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f082:	230a      	movs	r3, #10
 800f084:	9301      	str	r3, [sp, #4]
 800f086:	4b2b      	ldr	r3, [pc, #172]	@ (800f134 <LSM6DSL_initialize+0xe8>)
 800f088:	9300      	str	r3, [sp, #0]
 800f08a:	2301      	movs	r3, #1
 800f08c:	2210      	movs	r2, #16
 800f08e:	21d4      	movs	r1, #212	@ 0xd4
 800f090:	4827      	ldr	r0, [pc, #156]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f092:	f7f3 feef 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f096:	4603      	mov	r3, r0
 800f098:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f09a:	bf00      	nop
 800f09c:	4b24      	ldr	r3, [pc, #144]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f09e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f0a2:	b2db      	uxtb	r3, r3
 800f0a4:	2b20      	cmp	r3, #32
 800f0a6:	d1f9      	bne.n	800f09c <LSM6DSL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lsm6dsl_ctrl, 0xFF, sizeof(lsm6dsl_ctrl));
 800f0a8:	220a      	movs	r2, #10
 800f0aa:	21ff      	movs	r1, #255	@ 0xff
 800f0ac:	4821      	ldr	r0, [pc, #132]	@ (800f134 <LSM6DSL_initialize+0xe8>)
 800f0ae:	f005 fbe3 	bl	8014878 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f0b2:	230a      	movs	r3, #10
 800f0b4:	9301      	str	r3, [sp, #4]
 800f0b6:	4b1f      	ldr	r3, [pc, #124]	@ (800f134 <LSM6DSL_initialize+0xe8>)
 800f0b8:	9300      	str	r3, [sp, #0]
 800f0ba:	2301      	movs	r3, #1
 800f0bc:	2210      	movs	r2, #16
 800f0be:	21d4      	movs	r1, #212	@ 0xd4
 800f0c0:	481b      	ldr	r0, [pc, #108]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f0c2:	f7f3 ffbd 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f0c6:	4603      	mov	r3, r0
 800f0c8:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_CTRL1_XL, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_ctrl, sizeof(lsm6dsl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f0ca:	bf00      	nop
 800f0cc:	4b18      	ldr	r3, [pc, #96]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f0ce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f0d2:	b2db      	uxtb	r3, r3
 800f0d4:	2b20      	cmp	r3, #32
 800f0d6:	d1f9      	bne.n	800f0cc <LSM6DSL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f0d8:	2304      	movs	r3, #4
 800f0da:	9301      	str	r3, [sp, #4]
 800f0dc:	4b16      	ldr	r3, [pc, #88]	@ (800f138 <LSM6DSL_initialize+0xec>)
 800f0de:	9300      	str	r3, [sp, #0]
 800f0e0:	2301      	movs	r3, #1
 800f0e2:	220b      	movs	r2, #11
 800f0e4:	21d4      	movs	r1, #212	@ 0xd4
 800f0e6:	4812      	ldr	r0, [pc, #72]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f0e8:	f7f3 fec4 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f0ec:	4603      	mov	r3, r0
 800f0ee:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_DRDY_PULSE_CFG_G, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_intcfg, sizeof(lsm6dsl_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f0f0:	bf00      	nop
 800f0f2:	4b0f      	ldr	r3, [pc, #60]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f0f4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f0f8:	b2db      	uxtb	r3, r3
 800f0fa:	2b20      	cmp	r3, #32
 800f0fc:	d1f9      	bne.n	800f0f2 <LSM6DSL_initialize+0xa6>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f0fe:	230e      	movs	r3, #14
 800f100:	9301      	str	r3, [sp, #4]
 800f102:	4b0e      	ldr	r3, [pc, #56]	@ (800f13c <LSM6DSL_initialize+0xf0>)
 800f104:	9300      	str	r3, [sp, #0]
 800f106:	2301      	movs	r3, #1
 800f108:	2220      	movs	r2, #32
 800f10a:	21d4      	movs	r1, #212	@ 0xd4
 800f10c:	4808      	ldr	r0, [pc, #32]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f10e:	f7f3 ff97 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f112:	4603      	mov	r3, r0
 800f114:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, sizeof(lsm6dsl_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f116:	bf00      	nop
 800f118:	4b05      	ldr	r3, [pc, #20]	@ (800f130 <LSM6DSL_initialize+0xe4>)
 800f11a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f11e:	b2db      	uxtb	r3, r3
 800f120:	2b20      	cmp	r3, #32
 800f122:	d1f9      	bne.n	800f118 <LSM6DSL_initialize+0xcc>
    ;

  return HAL_status;
 800f124:	79fb      	ldrb	r3, [r7, #7]
}
 800f126:	4618      	mov	r0, r3
 800f128:	3708      	adds	r7, #8
 800f12a:	46bd      	mov	sp, r7
 800f12c:	bd80      	pop	{r7, pc}
 800f12e:	bf00      	nop
 800f130:	20000388 	.word	0x20000388
 800f134:	20000038 	.word	0x20000038
 800f138:	20000044 	.word	0x20000044
 800f13c:	200023c4 	.word	0x200023c4

0800f140 <LSM6DSL_data_ready>:
 * @brief  EXTI line detection callback.
 * @param  None
 * @retval None
 */
HAL_StatusTypeDef LSM6DSL_data_ready(void)
{
 800f140:	b580      	push	{r7, lr}
 800f142:	b084      	sub	sp, #16
 800f144:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the acc-gyro sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f146:	230e      	movs	r3, #14
 800f148:	9301      	str	r3, [sp, #4]
 800f14a:	4b6f      	ldr	r3, [pc, #444]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f14c:	9300      	str	r3, [sp, #0]
 800f14e:	2301      	movs	r3, #1
 800f150:	2220      	movs	r2, #32
 800f152:	21d4      	movs	r1, #212	@ 0xd4
 800f154:	486d      	ldr	r0, [pc, #436]	@ (800f30c <LSM6DSL_data_ready+0x1cc>)
 800f156:	f7f3 ff73 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f15a:	4603      	mov	r3, r0
 800f15c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LSM6DSL_I2C_ADDR << 1), LSM6DSL_OUT_TEMP_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lsm6dsl_raw_values, (sizeof(lsm6dsl_raw_values)));

  if (HAL_status != HAL_OK)
 800f15e:	79fb      	ldrb	r3, [r7, #7]
 800f160:	2b00      	cmp	r3, #0
 800f162:	d001      	beq.n	800f168 <LSM6DSL_data_ready+0x28>
  {
    return HAL_status;
 800f164:	79fb      	ldrb	r3, [r7, #7]
 800f166:	e0bc      	b.n	800f2e2 <LSM6DSL_data_ready+0x1a2>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800f168:	bf00      	nop
 800f16a:	4b68      	ldr	r3, [pc, #416]	@ (800f30c <LSM6DSL_data_ready+0x1cc>)
 800f16c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f170:	b2db      	uxtb	r3, r3
 800f172:	2b20      	cmp	r3, #32
 800f174:	d1f9      	bne.n	800f16a <LSM6DSL_data_ready+0x2a>
  }
  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800f176:	4b66      	ldr	r3, [pc, #408]	@ (800f310 <LSM6DSL_data_ready+0x1d0>)
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	4618      	mov	r0, r3
 800f17c:	f7f9 fe34 	bl	8008de8 <osSemaphoreRelease>
  // todo magic numbers entfernen
  lsm6dsl_values.temperature =
      lsm6dsl_raw_values.raw_temperature / 256.0 + 25.0;
 800f180:	4b61      	ldr	r3, [pc, #388]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f182:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f186:	4618      	mov	r0, r3
 800f188:	f7f1 f9d6 	bl	8000538 <__aeabi_i2d>
 800f18c:	f04f 0200 	mov.w	r2, #0
 800f190:	4b60      	ldr	r3, [pc, #384]	@ (800f314 <LSM6DSL_data_ready+0x1d4>)
 800f192:	f7f1 fb65 	bl	8000860 <__aeabi_ddiv>
 800f196:	4602      	mov	r2, r0
 800f198:	460b      	mov	r3, r1
 800f19a:	4610      	mov	r0, r2
 800f19c:	4619      	mov	r1, r3
 800f19e:	f04f 0200 	mov.w	r2, #0
 800f1a2:	4b5d      	ldr	r3, [pc, #372]	@ (800f318 <LSM6DSL_data_ready+0x1d8>)
 800f1a4:	f7f1 f87c 	bl	80002a0 <__adddf3>
 800f1a8:	4602      	mov	r2, r0
 800f1aa:	460b      	mov	r3, r1
 800f1ac:	4610      	mov	r0, r2
 800f1ae:	4619      	mov	r1, r3
 800f1b0:	f7f1 fc3e 	bl	8000a30 <__aeabi_d2f>
 800f1b4:	4603      	mov	r3, r0
  lsm6dsl_values.temperature =
 800f1b6:	4a59      	ldr	r2, [pc, #356]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f1b8:	6193      	str	r3, [r2, #24]
  lsm6dsl_values.acc_x =
      lsm6dsl_raw_values.raw_acc_x * (16.0 / USHRT_MAX) * GRAVITY;
 800f1ba:	4b53      	ldr	r3, [pc, #332]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f1bc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f1c0:	4618      	mov	r0, r3
 800f1c2:	f7f1 f9b9 	bl	8000538 <__aeabi_i2d>
 800f1c6:	a34a      	add	r3, pc, #296	@ (adr r3, 800f2f0 <LSM6DSL_data_ready+0x1b0>)
 800f1c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1cc:	f7f1 fa1e 	bl	800060c <__aeabi_dmul>
 800f1d0:	4602      	mov	r2, r0
 800f1d2:	460b      	mov	r3, r1
 800f1d4:	4610      	mov	r0, r2
 800f1d6:	4619      	mov	r1, r3
 800f1d8:	a347      	add	r3, pc, #284	@ (adr r3, 800f2f8 <LSM6DSL_data_ready+0x1b8>)
 800f1da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f1de:	f7f1 fa15 	bl	800060c <__aeabi_dmul>
 800f1e2:	4602      	mov	r2, r0
 800f1e4:	460b      	mov	r3, r1
 800f1e6:	4610      	mov	r0, r2
 800f1e8:	4619      	mov	r1, r3
 800f1ea:	f7f1 fc21 	bl	8000a30 <__aeabi_d2f>
 800f1ee:	4603      	mov	r3, r0
  lsm6dsl_values.acc_x =
 800f1f0:	4a4a      	ldr	r2, [pc, #296]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f1f2:	6013      	str	r3, [r2, #0]
  lsm6dsl_values.acc_y =
      lsm6dsl_raw_values.raw_acc_y * (16.0 / USHRT_MAX) * GRAVITY;
 800f1f4:	4b44      	ldr	r3, [pc, #272]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f1f6:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800f1fa:	4618      	mov	r0, r3
 800f1fc:	f7f1 f99c 	bl	8000538 <__aeabi_i2d>
 800f200:	a33b      	add	r3, pc, #236	@ (adr r3, 800f2f0 <LSM6DSL_data_ready+0x1b0>)
 800f202:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f206:	f7f1 fa01 	bl	800060c <__aeabi_dmul>
 800f20a:	4602      	mov	r2, r0
 800f20c:	460b      	mov	r3, r1
 800f20e:	4610      	mov	r0, r2
 800f210:	4619      	mov	r1, r3
 800f212:	a339      	add	r3, pc, #228	@ (adr r3, 800f2f8 <LSM6DSL_data_ready+0x1b8>)
 800f214:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f218:	f7f1 f9f8 	bl	800060c <__aeabi_dmul>
 800f21c:	4602      	mov	r2, r0
 800f21e:	460b      	mov	r3, r1
 800f220:	4610      	mov	r0, r2
 800f222:	4619      	mov	r1, r3
 800f224:	f7f1 fc04 	bl	8000a30 <__aeabi_d2f>
 800f228:	4603      	mov	r3, r0
  lsm6dsl_values.acc_y =
 800f22a:	4a3c      	ldr	r2, [pc, #240]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f22c:	6053      	str	r3, [r2, #4]
  lsm6dsl_values.acc_z =
      lsm6dsl_raw_values.raw_acc_z * (16.0 / USHRT_MAX) * GRAVITY;
 800f22e:	4b36      	ldr	r3, [pc, #216]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f230:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800f234:	4618      	mov	r0, r3
 800f236:	f7f1 f97f 	bl	8000538 <__aeabi_i2d>
 800f23a:	a32d      	add	r3, pc, #180	@ (adr r3, 800f2f0 <LSM6DSL_data_ready+0x1b0>)
 800f23c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f240:	f7f1 f9e4 	bl	800060c <__aeabi_dmul>
 800f244:	4602      	mov	r2, r0
 800f246:	460b      	mov	r3, r1
 800f248:	4610      	mov	r0, r2
 800f24a:	4619      	mov	r1, r3
 800f24c:	a32a      	add	r3, pc, #168	@ (adr r3, 800f2f8 <LSM6DSL_data_ready+0x1b8>)
 800f24e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f252:	f7f1 f9db 	bl	800060c <__aeabi_dmul>
 800f256:	4602      	mov	r2, r0
 800f258:	460b      	mov	r3, r1
 800f25a:	4610      	mov	r0, r2
 800f25c:	4619      	mov	r1, r3
 800f25e:	f7f1 fbe7 	bl	8000a30 <__aeabi_d2f>
 800f262:	4603      	mov	r3, r0
  lsm6dsl_values.acc_z =
 800f264:	4a2d      	ldr	r2, [pc, #180]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f266:	6093      	str	r3, [r2, #8]

  lsm6dsl_values.gyro_x = lsm6dsl_raw_values.raw_gyro_x * (2000.0 / USHRT_MAX);
 800f268:	4b27      	ldr	r3, [pc, #156]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f26a:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f26e:	4618      	mov	r0, r3
 800f270:	f7f1 f962 	bl	8000538 <__aeabi_i2d>
 800f274:	a322      	add	r3, pc, #136	@ (adr r3, 800f300 <LSM6DSL_data_ready+0x1c0>)
 800f276:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f27a:	f7f1 f9c7 	bl	800060c <__aeabi_dmul>
 800f27e:	4602      	mov	r2, r0
 800f280:	460b      	mov	r3, r1
 800f282:	4610      	mov	r0, r2
 800f284:	4619      	mov	r1, r3
 800f286:	f7f1 fbd3 	bl	8000a30 <__aeabi_d2f>
 800f28a:	4603      	mov	r3, r0
 800f28c:	4a23      	ldr	r2, [pc, #140]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f28e:	60d3      	str	r3, [r2, #12]
  lsm6dsl_values.gyro_y = lsm6dsl_raw_values.raw_gyro_y * (2000.0 / USHRT_MAX);
 800f290:	4b1d      	ldr	r3, [pc, #116]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f292:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f296:	4618      	mov	r0, r3
 800f298:	f7f1 f94e 	bl	8000538 <__aeabi_i2d>
 800f29c:	a318      	add	r3, pc, #96	@ (adr r3, 800f300 <LSM6DSL_data_ready+0x1c0>)
 800f29e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2a2:	f7f1 f9b3 	bl	800060c <__aeabi_dmul>
 800f2a6:	4602      	mov	r2, r0
 800f2a8:	460b      	mov	r3, r1
 800f2aa:	4610      	mov	r0, r2
 800f2ac:	4619      	mov	r1, r3
 800f2ae:	f7f1 fbbf 	bl	8000a30 <__aeabi_d2f>
 800f2b2:	4603      	mov	r3, r0
 800f2b4:	4a19      	ldr	r2, [pc, #100]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f2b6:	6113      	str	r3, [r2, #16]
  lsm6dsl_values.gyro_z = lsm6dsl_raw_values.raw_gyro_z * (2000.0 / USHRT_MAX);
 800f2b8:	4b13      	ldr	r3, [pc, #76]	@ (800f308 <LSM6DSL_data_ready+0x1c8>)
 800f2ba:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f7f1 f93a 	bl	8000538 <__aeabi_i2d>
 800f2c4:	a30e      	add	r3, pc, #56	@ (adr r3, 800f300 <LSM6DSL_data_ready+0x1c0>)
 800f2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800f2ca:	f7f1 f99f 	bl	800060c <__aeabi_dmul>
 800f2ce:	4602      	mov	r2, r0
 800f2d0:	460b      	mov	r3, r1
 800f2d2:	4610      	mov	r0, r2
 800f2d4:	4619      	mov	r1, r3
 800f2d6:	f7f1 fbab 	bl	8000a30 <__aeabi_d2f>
 800f2da:	4603      	mov	r3, r0
 800f2dc:	4a0f      	ldr	r2, [pc, #60]	@ (800f31c <LSM6DSL_data_ready+0x1dc>)
 800f2de:	6153      	str	r3, [r2, #20]

  return HAL_status;
 800f2e0:	79fb      	ldrb	r3, [r7, #7]
}
 800f2e2:	4618      	mov	r0, r3
 800f2e4:	3708      	adds	r7, #8
 800f2e6:	46bd      	mov	sp, r7
 800f2e8:	bd80      	pop	{r7, pc}
 800f2ea:	bf00      	nop
 800f2ec:	f3af 8000 	nop.w
 800f2f0:	00100010 	.word	0x00100010
 800f2f4:	3f300010 	.word	0x3f300010
 800f2f8:	51eb851f 	.word	0x51eb851f
 800f2fc:	40239eb8 	.word	0x40239eb8
 800f300:	401f401f 	.word	0x401f401f
 800f304:	3f9f401f 	.word	0x3f9f401f
 800f308:	200023c4 	.word	0x200023c4
 800f30c:	20000388 	.word	0x20000388
 800f310:	20000610 	.word	0x20000610
 800f314:	40700000 	.word	0x40700000
 800f318:	40390000 	.word	0x40390000
 800f31c:	200023d4 	.word	0x200023d4

0800f320 <LPS22HB_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LPS22HB
 */
HAL_StatusTypeDef LPS22HB_initialize(void) {
 800f320:	b580      	push	{r7, lr}
 800f322:	b084      	sub	sp, #16
 800f324:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;

  uint8_t buffer = 0;
 800f326:	2300      	movs	r3, #0
 800f328:	71bb      	strb	r3, [r7, #6]

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_WHO_AM_I,
 800f32a:	2301      	movs	r3, #1
 800f32c:	9301      	str	r3, [sp, #4]
 800f32e:	1dbb      	adds	r3, r7, #6
 800f330:	9300      	str	r3, [sp, #0]
 800f332:	2301      	movs	r3, #1
 800f334:	220f      	movs	r2, #15
 800f336:	21ba      	movs	r1, #186	@ 0xba
 800f338:	4831      	ldr	r0, [pc, #196]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f33a:	f7f3 fe81 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f33e:	4603      	mov	r3, r0
  HAL_status =
 800f340:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f342:	bf00      	nop
 800f344:	4b2e      	ldr	r3, [pc, #184]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f346:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f34a:	b2db      	uxtb	r3, r3
 800f34c:	2b20      	cmp	r3, #32
 800f34e:	d1f9      	bne.n	800f344 <LPS22HB_initialize+0x24>
  }
  if (buffer != LPS22HB_WHO_AM_I_VALUE) {
 800f350:	79bb      	ldrb	r3, [r7, #6]
 800f352:	2bb1      	cmp	r3, #177	@ 0xb1
 800f354:	d001      	beq.n	800f35a <LPS22HB_initialize+0x3a>
    return HAL_ERROR;
 800f356:	2301      	movs	r3, #1
 800f358:	e04d      	b.n	800f3f6 <LPS22HB_initialize+0xd6>
  }

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f35a:	2301      	movs	r3, #1
 800f35c:	9301      	str	r3, [sp, #4]
 800f35e:	4b29      	ldr	r3, [pc, #164]	@ (800f404 <LPS22HB_initialize+0xe4>)
 800f360:	9300      	str	r3, [sp, #0]
 800f362:	2301      	movs	r3, #1
 800f364:	2211      	movs	r2, #17
 800f366:	21ba      	movs	r1, #186	@ 0xba
 800f368:	4825      	ldr	r0, [pc, #148]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f36a:	f7f3 fd83 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f36e:	4603      	mov	r3, r0
 800f370:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG2, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl.ctrl2, sizeof(uint8_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f372:	bf00      	nop
 800f374:	4b22      	ldr	r3, [pc, #136]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f376:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f37a:	b2db      	uxtb	r3, r3
 800f37c:	2b20      	cmp	r3, #32
 800f37e:	d1f9      	bne.n	800f374 <LPS22HB_initialize+0x54>
  }
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f380:	2304      	movs	r3, #4
 800f382:	9301      	str	r3, [sp, #4]
 800f384:	4b20      	ldr	r3, [pc, #128]	@ (800f408 <LPS22HB_initialize+0xe8>)
 800f386:	9300      	str	r3, [sp, #0]
 800f388:	2301      	movs	r3, #1
 800f38a:	2210      	movs	r2, #16
 800f38c:	21ba      	movs	r1, #186	@ 0xba
 800f38e:	481c      	ldr	r0, [pc, #112]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f390:	f7f3 fd70 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f394:	4603      	mov	r3, r0
 800f396:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_ctrl, sizeof(lps22hb_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f398:	bf00      	nop
 800f39a:	4b19      	ldr	r3, [pc, #100]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f39c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f3a0:	b2db      	uxtb	r3, r3
 800f3a2:	2b20      	cmp	r3, #32
 800f3a4:	d1f9      	bne.n	800f39a <LPS22HB_initialize+0x7a>
  // LPS22HB_CTRL_REG1, 			I2C_MEMADD_SIZE_8BIT, (uint8_t
  // *)&lps22hb_ctrl, sizeof(lps22hb_ctrl)); 	while(hi2c2.State !=
  // HAL_I2C_STATE_READY);

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f3a6:	2301      	movs	r3, #1
 800f3a8:	9301      	str	r3, [sp, #4]
 800f3aa:	4b18      	ldr	r3, [pc, #96]	@ (800f40c <LPS22HB_initialize+0xec>)
 800f3ac:	9300      	str	r3, [sp, #0]
 800f3ae:	2301      	movs	r3, #1
 800f3b0:	220b      	movs	r2, #11
 800f3b2:	21ba      	movs	r1, #186	@ 0xba
 800f3b4:	4812      	ldr	r0, [pc, #72]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f3b6:	f7f3 fd5d 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f3ba:	4603      	mov	r3, r0
 800f3bc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INTERRUPT_CFG,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&lps22hb_intcfg, sizeof(lps22hb_intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f3be:	bf00      	nop
 800f3c0:	4b0f      	ldr	r3, [pc, #60]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f3c2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f3c6:	b2db      	uxtb	r3, r3
 800f3c8:	2b20      	cmp	r3, #32
 800f3ca:	d1f9      	bne.n	800f3c0 <LPS22HB_initialize+0xa0>
  }

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f3cc:	2308      	movs	r3, #8
 800f3ce:	9301      	str	r3, [sp, #4]
 800f3d0:	4b0f      	ldr	r3, [pc, #60]	@ (800f410 <LPS22HB_initialize+0xf0>)
 800f3d2:	9300      	str	r3, [sp, #0]
 800f3d4:	2301      	movs	r3, #1
 800f3d6:	2225      	movs	r2, #37	@ 0x25
 800f3d8:	21ba      	movs	r1, #186	@ 0xba
 800f3da:	4809      	ldr	r0, [pc, #36]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f3dc:	f7f3 fe30 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f3e0:	4603      	mov	r3, r0
 800f3e2:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f3e4:	bf00      	nop
 800f3e6:	4b06      	ldr	r3, [pc, #24]	@ (800f400 <LPS22HB_initialize+0xe0>)
 800f3e8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f3ec:	b2db      	uxtb	r3, r3
 800f3ee:	2b20      	cmp	r3, #32
 800f3f0:	d1f9      	bne.n	800f3e6 <LPS22HB_initialize+0xc6>
  }

  return HAL_status;
 800f3f2:	79fb      	ldrb	r3, [r7, #7]
 800f3f4:	b2db      	uxtb	r3, r3
}
 800f3f6:	4618      	mov	r0, r3
 800f3f8:	3708      	adds	r7, #8
 800f3fa:	46bd      	mov	sp, r7
 800f3fc:	bd80      	pop	{r7, pc}
 800f3fe:	bf00      	nop
 800f400:	20000388 	.word	0x20000388
 800f404:	20000049 	.word	0x20000049
 800f408:	20000048 	.word	0x20000048
 800f40c:	2000004c 	.word	0x2000004c
 800f410:	200023f0 	.word	0x200023f0

0800f414 <LPS22HB_data_ready>:

HAL_StatusTypeDef LPS22HB_data_ready(void)
{
 800f414:	b5b0      	push	{r4, r5, r7, lr}
 800f416:	b084      	sub	sp, #16
 800f418:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f41a:	2308      	movs	r3, #8
 800f41c:	9301      	str	r3, [sp, #4]
 800f41e:	4b3e      	ldr	r3, [pc, #248]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f420:	9300      	str	r3, [sp, #0]
 800f422:	2301      	movs	r3, #1
 800f424:	2225      	movs	r2, #37	@ 0x25
 800f426:	21ba      	movs	r1, #186	@ 0xba
 800f428:	483c      	ldr	r0, [pc, #240]	@ (800f51c <LPS22HB_data_ready+0x108>)
 800f42a:	f7f3 fe09 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f42e:	4603      	mov	r3, r0
 800f430:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LPS22HB_I2C_ADDR << 1), LPS22HB_INT_SOURCE, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lps22hb_raw_values, sizeof(lps22hb_raw_values));
  } while(HAL_status != HAL_OK);
 800f432:	79fb      	ldrb	r3, [r7, #7]
 800f434:	2b00      	cmp	r3, #0
 800f436:	d1f0      	bne.n	800f41a <LPS22HB_data_ready+0x6>

  while(hi2c2.State != HAL_I2C_STATE_READY);
 800f438:	bf00      	nop
 800f43a:	4b38      	ldr	r3, [pc, #224]	@ (800f51c <LPS22HB_data_ready+0x108>)
 800f43c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f440:	b2db      	uxtb	r3, r3
 800f442:	2b20      	cmp	r3, #32
 800f444:	d1f9      	bne.n	800f43a <LPS22HB_data_ready+0x26>


  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800f446:	4b36      	ldr	r3, [pc, #216]	@ (800f520 <LPS22HB_data_ready+0x10c>)
 800f448:	681b      	ldr	r3, [r3, #0]
 800f44a:	4618      	mov	r0, r3
 800f44c:	f7f9 fccc 	bl	8008de8 <osSemaphoreRelease>

  /* Convert raw pressure to hPa */
  if (lps22hb_raw_values.raw_p_t_data[2] > SCHAR_MAX) {
 800f450:	4b31      	ldr	r3, [pc, #196]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f452:	795b      	ldrb	r3, [r3, #5]
 800f454:	b25b      	sxtb	r3, r3
 800f456:	2b00      	cmp	r3, #0
 800f458:	da28      	bge.n	800f4ac <LPS22HB_data_ready+0x98>
    lps22hb_values.pressure =
        -1.0 *
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800f45a:	4b2f      	ldr	r3, [pc, #188]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f45c:	78db      	ldrb	r3, [r3, #3]
 800f45e:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800f460:	4b2d      	ldr	r3, [pc, #180]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f462:	791b      	ldrb	r3, [r3, #4]
 800f464:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800f466:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800f468:	4b2b      	ldr	r3, [pc, #172]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f46a:	795b      	ldrb	r3, [r3, #5]
 800f46c:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800f46e:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800f470:	ee07 3a90 	vmov	s15, r3
 800f474:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800f478:	ee17 0a90 	vmov	r0, s15
 800f47c:	f7f1 f86e 	bl	800055c <__aeabi_f2d>
 800f480:	4602      	mov	r2, r0
 800f482:	460b      	mov	r3, r1
        -1.0 *
 800f484:	4614      	mov	r4, r2
 800f486:	f083 4500 	eor.w	r5, r3, #2147483648	@ 0x80000000
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800f48a:	f04f 0200 	mov.w	r2, #0
 800f48e:	4b25      	ldr	r3, [pc, #148]	@ (800f524 <LPS22HB_data_ready+0x110>)
 800f490:	4620      	mov	r0, r4
 800f492:	4629      	mov	r1, r5
 800f494:	f7f1 f9e4 	bl	8000860 <__aeabi_ddiv>
 800f498:	4602      	mov	r2, r0
 800f49a:	460b      	mov	r3, r1
 800f49c:	4610      	mov	r0, r2
 800f49e:	4619      	mov	r1, r3
 800f4a0:	f7f1 fac6 	bl	8000a30 <__aeabi_d2f>
 800f4a4:	4603      	mov	r3, r0
    lps22hb_values.pressure =
 800f4a6:	4a20      	ldr	r2, [pc, #128]	@ (800f528 <LPS22HB_data_ready+0x114>)
 800f4a8:	6013      	str	r3, [r2, #0]
 800f4aa:	e015      	b.n	800f4d8 <LPS22HB_data_ready+0xc4>
        4096;
  } else {
    lps22hb_values.pressure =
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800f4ac:	4b1a      	ldr	r3, [pc, #104]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f4ae:	78db      	ldrb	r3, [r3, #3]
 800f4b0:	461a      	mov	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800f4b2:	4b19      	ldr	r3, [pc, #100]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f4b4:	791b      	ldrb	r3, [r3, #4]
 800f4b6:	021b      	lsls	r3, r3, #8
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800f4b8:	431a      	orrs	r2, r3
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800f4ba:	4b17      	ldr	r3, [pc, #92]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f4bc:	795b      	ldrb	r3, [r3, #5]
 800f4be:	041b      	lsls	r3, r3, #16
                           (lps22hb_raw_values.raw_p_t_data[1] << 8) |
 800f4c0:	4313      	orrs	r3, r2
        (float)((uint32_t)(lps22hb_raw_values.raw_p_t_data[0] |
 800f4c2:	ee07 3a90 	vmov	s15, r3
 800f4c6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
                           (lps22hb_raw_values.raw_p_t_data[2] << 16))) /
 800f4ca:	eddf 6a18 	vldr	s13, [pc, #96]	@ 800f52c <LPS22HB_data_ready+0x118>
 800f4ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
    lps22hb_values.pressure =
 800f4d2:	4b15      	ldr	r3, [pc, #84]	@ (800f528 <LPS22HB_data_ready+0x114>)
 800f4d4:	edc3 7a00 	vstr	s15, [r3]
        4096;
  }

  lps22hb_values.temperature =
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800f4d8:	4b0f      	ldr	r3, [pc, #60]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f4da:	799b      	ldrb	r3, [r3, #6]
 800f4dc:	b21a      	sxth	r2, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800f4de:	4b0e      	ldr	r3, [pc, #56]	@ (800f518 <LPS22HB_data_ready+0x104>)
 800f4e0:	79db      	ldrb	r3, [r3, #7]
      ((int16_t)((lps22hb_raw_values.raw_p_t_data[3]) |
 800f4e2:	b21b      	sxth	r3, r3
 800f4e4:	021b      	lsls	r3, r3, #8
 800f4e6:	b21b      	sxth	r3, r3
 800f4e8:	4313      	orrs	r3, r2
 800f4ea:	b21b      	sxth	r3, r3
                 (lps22hb_raw_values.raw_p_t_data[4] << 8))) /
 800f4ec:	4618      	mov	r0, r3
 800f4ee:	f7f1 f823 	bl	8000538 <__aeabi_i2d>
 800f4f2:	f04f 0200 	mov.w	r2, #0
 800f4f6:	4b0e      	ldr	r3, [pc, #56]	@ (800f530 <LPS22HB_data_ready+0x11c>)
 800f4f8:	f7f1 f9b2 	bl	8000860 <__aeabi_ddiv>
 800f4fc:	4602      	mov	r2, r0
 800f4fe:	460b      	mov	r3, r1
 800f500:	4610      	mov	r0, r2
 800f502:	4619      	mov	r1, r3
 800f504:	f7f1 fa94 	bl	8000a30 <__aeabi_d2f>
 800f508:	4603      	mov	r3, r0
  lps22hb_values.temperature =
 800f50a:	4a07      	ldr	r2, [pc, #28]	@ (800f528 <LPS22HB_data_ready+0x114>)
 800f50c:	6053      	str	r3, [r2, #4]
      100.0;

  return HAL_status;
 800f50e:	79fb      	ldrb	r3, [r7, #7]
}
 800f510:	4618      	mov	r0, r3
 800f512:	3708      	adds	r7, #8
 800f514:	46bd      	mov	sp, r7
 800f516:	bdb0      	pop	{r4, r5, r7, pc}
 800f518:	200023f0 	.word	0x200023f0
 800f51c:	20000388 	.word	0x20000388
 800f520:	20000610 	.word	0x20000610
 800f524:	40b00000 	.word	0x40b00000
 800f528:	200023f8 	.word	0x200023f8
 800f52c:	45800000 	.word	0x45800000
 800f530:	40590000 	.word	0x40590000

0800f534 <HTS221_initialize>:
extern osSemaphoreId_t I2C2availableHandle;

/*
 * Initialize the HTS221
 */
HAL_StatusTypeDef HTS221_initialize(void) {
 800f534:	b580      	push	{r7, lr}
 800f536:	b084      	sub	sp, #16
 800f538:	af02      	add	r7, sp, #8
  volatile HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_WHO_AM_I,
 800f53a:	2301      	movs	r3, #1
 800f53c:	9301      	str	r3, [sp, #4]
 800f53e:	1dbb      	adds	r3, r7, #6
 800f540:	9300      	str	r3, [sp, #0]
 800f542:	2301      	movs	r3, #1
 800f544:	228f      	movs	r2, #143	@ 0x8f
 800f546:	21be      	movs	r1, #190	@ 0xbe
 800f548:	482c      	ldr	r0, [pc, #176]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f54a:	f7f3 fd79 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f54e:	4603      	mov	r3, r0
  HAL_status =
 800f550:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f552:	bf00      	nop
 800f554:	4b29      	ldr	r3, [pc, #164]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f556:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f55a:	b2db      	uxtb	r3, r3
 800f55c:	2b20      	cmp	r3, #32
 800f55e:	d1f9      	bne.n	800f554 <HTS221_initialize+0x20>
  }
  if (buffer != HTS221_WHO_AM_I_VALUE)
 800f560:	79bb      	ldrb	r3, [r7, #6]
 800f562:	2bbc      	cmp	r3, #188	@ 0xbc
 800f564:	d001      	beq.n	800f56a <HTS221_initialize+0x36>
    return HAL_ERROR;
 800f566:	2301      	movs	r3, #1
 800f568:	e044      	b.n	800f5f4 <HTS221_initialize+0xc0>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f56a:	2303      	movs	r3, #3
 800f56c:	9301      	str	r3, [sp, #4]
 800f56e:	4b24      	ldr	r3, [pc, #144]	@ (800f600 <HTS221_initialize+0xcc>)
 800f570:	9300      	str	r3, [sp, #0]
 800f572:	2301      	movs	r3, #1
 800f574:	22a0      	movs	r2, #160	@ 0xa0
 800f576:	21be      	movs	r1, #190	@ 0xbe
 800f578:	4820      	ldr	r0, [pc, #128]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f57a:	f7f3 fc7b 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f57e:	4603      	mov	r3, r0
 800f580:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f582:	bf00      	nop
 800f584:	4b1d      	ldr	r3, [pc, #116]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f586:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f58a:	b2db      	uxtb	r3, r3
 800f58c:	2b20      	cmp	r3, #32
 800f58e:	d1f9      	bne.n	800f584 <HTS221_initialize+0x50>
  }

  /* read back the sensor configuration to do a basic check */
  memset(&hts221_ctrl, 0xFF, sizeof(hts221_ctrl));
 800f590:	2203      	movs	r2, #3
 800f592:	21ff      	movs	r1, #255	@ 0xff
 800f594:	481a      	ldr	r0, [pc, #104]	@ (800f600 <HTS221_initialize+0xcc>)
 800f596:	f005 f96f 	bl	8014878 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f59a:	2303      	movs	r3, #3
 800f59c:	9301      	str	r3, [sp, #4]
 800f59e:	4b18      	ldr	r3, [pc, #96]	@ (800f600 <HTS221_initialize+0xcc>)
 800f5a0:	9300      	str	r3, [sp, #0]
 800f5a2:	2301      	movs	r3, #1
 800f5a4:	22a0      	movs	r2, #160	@ 0xa0
 800f5a6:	21be      	movs	r1, #190	@ 0xbe
 800f5a8:	4814      	ldr	r0, [pc, #80]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f5aa:	f7f3 fd49 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f5ae:	4603      	mov	r3, r0
 800f5b0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&hts221_ctrl, sizeof(hts221_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f5b2:	bf00      	nop
 800f5b4:	4b11      	ldr	r3, [pc, #68]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f5b6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f5ba:	b2db      	uxtb	r3, r3
 800f5bc:	2b20      	cmp	r3, #32
 800f5be:	d1f9      	bne.n	800f5b4 <HTS221_initialize+0x80>
  }

  HAL_status = HTS221_Get_Calibration_Values(&hts221_cal_values);
 800f5c0:	4810      	ldr	r0, [pc, #64]	@ (800f604 <HTS221_initialize+0xd0>)
 800f5c2:	f000 f823 	bl	800f60c <HTS221_Get_Calibration_Values>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	71fb      	strb	r3, [r7, #7]

  /* do a dummy read to reset the DRDY and Status signal */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f5ca:	2304      	movs	r3, #4
 800f5cc:	9301      	str	r3, [sp, #4]
 800f5ce:	4b0e      	ldr	r3, [pc, #56]	@ (800f608 <HTS221_initialize+0xd4>)
 800f5d0:	9300      	str	r3, [sp, #0]
 800f5d2:	2301      	movs	r3, #1
 800f5d4:	22a8      	movs	r2, #168	@ 0xa8
 800f5d6:	21be      	movs	r1, #190	@ 0xbe
 800f5d8:	4808      	ldr	r0, [pc, #32]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f5da:	f7f3 fd31 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f5de:	4603      	mov	r3, r0
 800f5e0:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(uint16_t)));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f5e2:	bf00      	nop
 800f5e4:	4b05      	ldr	r3, [pc, #20]	@ (800f5fc <HTS221_initialize+0xc8>)
 800f5e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f5ea:	b2db      	uxtb	r3, r3
 800f5ec:	2b20      	cmp	r3, #32
 800f5ee:	d1f9      	bne.n	800f5e4 <HTS221_initialize+0xb0>
  }
  return HAL_status;
 800f5f0:	79fb      	ldrb	r3, [r7, #7]
 800f5f2:	b2db      	uxtb	r3, r3
}
 800f5f4:	4618      	mov	r0, r3
 800f5f6:	3708      	adds	r7, #8
 800f5f8:	46bd      	mov	sp, r7
 800f5fa:	bd80      	pop	{r7, pc}
 800f5fc:	20000388 	.word	0x20000388
 800f600:	20000050 	.word	0x20000050
 800f604:	20002400 	.word	0x20002400
 800f608:	2000240c 	.word	0x2000240c

0800f60c <HTS221_Get_Calibration_Values>:

/*
 * Read the HTS221 calibration values. These values are used for
 * calculating the relative humidity and temperature
 */
HAL_StatusTypeDef HTS221_Get_Calibration_Values(HTS221_CAL_VALUES *cal_values) {
 800f60c:	b580      	push	{r7, lr}
 800f60e:	b08a      	sub	sp, #40	@ 0x28
 800f610:	af02      	add	r7, sp, #8
 800f612:	6078      	str	r0, [r7, #4]
  uint8_t buffer[13];
  HAL_StatusTypeDef HAL_status;
  uint16_t temp;

  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H0_rH_x2_REG,
 800f614:	2304      	movs	r3, #4
 800f616:	9301      	str	r3, [sp, #4]
 800f618:	f107 030c 	add.w	r3, r7, #12
 800f61c:	9300      	str	r3, [sp, #0]
 800f61e:	2301      	movs	r3, #1
 800f620:	22b0      	movs	r2, #176	@ 0xb0
 800f622:	21be      	movs	r1, #190	@ 0xbe
 800f624:	4844      	ldr	r0, [pc, #272]	@ (800f738 <HTS221_Get_Calibration_Values+0x12c>)
 800f626:	f7f3 fd0b 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f62a:	4603      	mov	r3, r0
 800f62c:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, buffer, 4);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f62e:	bf00      	nop
 800f630:	4b41      	ldr	r3, [pc, #260]	@ (800f738 <HTS221_Get_Calibration_Values+0x12c>)
 800f632:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f636:	b2db      	uxtb	r3, r3
 800f638:	2b20      	cmp	r3, #32
 800f63a:	d1f9      	bne.n	800f630 <HTS221_Get_Calibration_Values+0x24>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_T1T0_msb_REG,
 800f63c:	2303      	movs	r3, #3
 800f63e:	9301      	str	r3, [sp, #4]
 800f640:	f107 030c 	add.w	r3, r7, #12
 800f644:	3304      	adds	r3, #4
 800f646:	9300      	str	r3, [sp, #0]
 800f648:	2301      	movs	r3, #1
 800f64a:	22b5      	movs	r2, #181	@ 0xb5
 800f64c:	21be      	movs	r1, #190	@ 0xbe
 800f64e:	483a      	ldr	r0, [pc, #232]	@ (800f738 <HTS221_Get_Calibration_Values+0x12c>)
 800f650:	f7f3 fcf6 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f654:	4603      	mov	r3, r0
 800f656:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[4], 3);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f658:	bf00      	nop
 800f65a:	4b37      	ldr	r3, [pc, #220]	@ (800f738 <HTS221_Get_Calibration_Values+0x12c>)
 800f65c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f660:	b2db      	uxtb	r3, r3
 800f662:	2b20      	cmp	r3, #32
 800f664:	d1f9      	bne.n	800f65a <HTS221_Get_Calibration_Values+0x4e>
  }
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (HTS221_I2C_ADDR << 1), HTS221_H1_T0_OUT_REG,
 800f666:	2306      	movs	r3, #6
 800f668:	9301      	str	r3, [sp, #4]
 800f66a:	f107 030c 	add.w	r3, r7, #12
 800f66e:	3307      	adds	r3, #7
 800f670:	9300      	str	r3, [sp, #0]
 800f672:	2301      	movs	r3, #1
 800f674:	22ba      	movs	r2, #186	@ 0xba
 800f676:	21be      	movs	r1, #190	@ 0xbe
 800f678:	482f      	ldr	r0, [pc, #188]	@ (800f738 <HTS221_Get_Calibration_Values+0x12c>)
 800f67a:	f7f3 fce1 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f67e:	4603      	mov	r3, r0
 800f680:	77fb      	strb	r3, [r7, #31]
                           I2C_MEMADD_SIZE_8BIT, &buffer[7], 6);
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800f682:	bf00      	nop
 800f684:	4b2c      	ldr	r3, [pc, #176]	@ (800f738 <HTS221_Get_Calibration_Values+0x12c>)
 800f686:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f68a:	b2db      	uxtb	r3, r3
 800f68c:	2b20      	cmp	r3, #32
 800f68e:	d1f9      	bne.n	800f684 <HTS221_Get_Calibration_Values+0x78>
  }
  cal_values->H0_rH = buffer[0] >> 1;
 800f690:	7b3b      	ldrb	r3, [r7, #12]
 800f692:	085b      	lsrs	r3, r3, #1
 800f694:	b2da      	uxtb	r2, r3
 800f696:	687b      	ldr	r3, [r7, #4]
 800f698:	701a      	strb	r2, [r3, #0]
  cal_values->H1_rH = buffer[1] >> 1;
 800f69a:	7b7b      	ldrb	r3, [r7, #13]
 800f69c:	085b      	lsrs	r3, r3, #1
 800f69e:	b2da      	uxtb	r2, r3
 800f6a0:	687b      	ldr	r3, [r7, #4]
 800f6a2:	705a      	strb	r2, [r3, #1]
  cal_values->T0_degC = buffer[2];
 800f6a4:	7bba      	ldrb	r2, [r7, #14]
 800f6a6:	687b      	ldr	r3, [r7, #4]
 800f6a8:	719a      	strb	r2, [r3, #6]
  cal_values->T1_degC = buffer[3];
 800f6aa:	7bfa      	ldrb	r2, [r7, #15]
 800f6ac:	687b      	ldr	r3, [r7, #4]
 800f6ae:	71da      	strb	r2, [r3, #7]
  temp = (cal_values->T0_degC) | ((buffer[4] & 0x03) << 8);
 800f6b0:	687b      	ldr	r3, [r7, #4]
 800f6b2:	799b      	ldrb	r3, [r3, #6]
 800f6b4:	b21a      	sxth	r2, r3
 800f6b6:	7c3b      	ldrb	r3, [r7, #16]
 800f6b8:	b21b      	sxth	r3, r3
 800f6ba:	021b      	lsls	r3, r3, #8
 800f6bc:	b21b      	sxth	r3, r3
 800f6be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f6c2:	b21b      	sxth	r3, r3
 800f6c4:	4313      	orrs	r3, r2
 800f6c6:	b21b      	sxth	r3, r3
 800f6c8:	83bb      	strh	r3, [r7, #28]
  cal_values->T0_degC = temp >> 3;
 800f6ca:	8bbb      	ldrh	r3, [r7, #28]
 800f6cc:	08db      	lsrs	r3, r3, #3
 800f6ce:	b29b      	uxth	r3, r3
 800f6d0:	b2da      	uxtb	r2, r3
 800f6d2:	687b      	ldr	r3, [r7, #4]
 800f6d4:	719a      	strb	r2, [r3, #6]
  temp = (cal_values->T1_degC) | ((buffer[4] & 0x0C) << 6);
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	79db      	ldrb	r3, [r3, #7]
 800f6da:	b21a      	sxth	r2, r3
 800f6dc:	7c3b      	ldrb	r3, [r7, #16]
 800f6de:	b21b      	sxth	r3, r3
 800f6e0:	019b      	lsls	r3, r3, #6
 800f6e2:	b21b      	sxth	r3, r3
 800f6e4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800f6e8:	b21b      	sxth	r3, r3
 800f6ea:	4313      	orrs	r3, r2
 800f6ec:	b21b      	sxth	r3, r3
 800f6ee:	83bb      	strh	r3, [r7, #28]
  cal_values->T1_degC = temp >> 3;
 800f6f0:	8bbb      	ldrh	r3, [r7, #28]
 800f6f2:	08db      	lsrs	r3, r3, #3
 800f6f4:	b29b      	uxth	r3, r3
 800f6f6:	b2da      	uxtb	r2, r3
 800f6f8:	687b      	ldr	r3, [r7, #4]
 800f6fa:	71da      	strb	r2, [r3, #7]
  memcpy(&cal_values->H0_T0_OUT, &buffer[5], sizeof(int16_t));
 800f6fc:	687b      	ldr	r3, [r7, #4]
 800f6fe:	3302      	adds	r3, #2
 800f700:	f8b7 2011 	ldrh.w	r2, [r7, #17]
 800f704:	b292      	uxth	r2, r2
 800f706:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->H1_T0_OUT, &buffer[7], sizeof(int16_t));
 800f708:	687b      	ldr	r3, [r7, #4]
 800f70a:	3304      	adds	r3, #4
 800f70c:	f8b7 2013 	ldrh.w	r2, [r7, #19]
 800f710:	b292      	uxth	r2, r2
 800f712:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T0_OUT, &buffer[9], sizeof(int16_t));
 800f714:	687b      	ldr	r3, [r7, #4]
 800f716:	3308      	adds	r3, #8
 800f718:	f8b7 2015 	ldrh.w	r2, [r7, #21]
 800f71c:	b292      	uxth	r2, r2
 800f71e:	801a      	strh	r2, [r3, #0]
  memcpy(&cal_values->T1_OUT, &buffer[11], sizeof(int16_t));
 800f720:	687b      	ldr	r3, [r7, #4]
 800f722:	330a      	adds	r3, #10
 800f724:	f8b7 2017 	ldrh.w	r2, [r7, #23]
 800f728:	b292      	uxth	r2, r2
 800f72a:	801a      	strh	r2, [r3, #0]
  return HAL_status;
 800f72c:	7ffb      	ldrb	r3, [r7, #31]
}
 800f72e:	4618      	mov	r0, r3
 800f730:	3720      	adds	r7, #32
 800f732:	46bd      	mov	sp, r7
 800f734:	bd80      	pop	{r7, pc}
 800f736:	bf00      	nop
 800f738:	20000388 	.word	0x20000388

0800f73c <HTS221_Get_Humidity>:
/*
 * Read the HTS221 relative humidity raw sensor value and calculate
 * the relative humidity by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Humidity(void) {
 800f73c:	b480      	push	{r7}
 800f73e:	b083      	sub	sp, #12
 800f740:	af00      	add	r7, sp, #0
  float value;
  int tmp;

  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800f742:	4b1e      	ldr	r3, [pc, #120]	@ (800f7bc <HTS221_Get_Humidity+0x80>)
 800f744:	f9b3 3000 	ldrsh.w	r3, [r3]
 800f748:	461a      	mov	r2, r3
                   (int32_t)hts221_cal_values.H0_T0_OUT)) *
 800f74a:	4b1d      	ldr	r3, [pc, #116]	@ (800f7c0 <HTS221_Get_Humidity+0x84>)
 800f74c:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800f750:	1ad3      	subs	r3, r2, r3
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800f752:	4a1b      	ldr	r2, [pc, #108]	@ (800f7c0 <HTS221_Get_Humidity+0x84>)
 800f754:	7852      	ldrb	r2, [r2, #1]
 800f756:	4611      	mov	r1, r2
                             (int32_t)hts221_cal_values.H0_rH)));
 800f758:	4a19      	ldr	r2, [pc, #100]	@ (800f7c0 <HTS221_Get_Humidity+0x84>)
 800f75a:	7812      	ldrb	r2, [r2, #0]
        ((int32_t)((int32_t)(hts221_cal_values.H1_rH -
 800f75c:	1a8a      	subs	r2, r1, r2
  tmp = ((int32_t)((int32_t)hts221_values.raw_humidity -
 800f75e:	fb02 f303 	mul.w	r3, r2, r3
 800f762:	607b      	str	r3, [r7, #4]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800f764:	4b16      	ldr	r3, [pc, #88]	@ (800f7c0 <HTS221_Get_Humidity+0x84>)
 800f766:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800f76a:	461a      	mov	r2, r3
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800f76c:	4b14      	ldr	r3, [pc, #80]	@ (800f7c0 <HTS221_Get_Humidity+0x84>)
 800f76e:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800f772:	4413      	add	r3, r2
 800f774:	687a      	ldr	r2, [r7, #4]
 800f776:	fb92 f3f3 	sdiv	r3, r2, r3
           ((int32_t)((int32_t)hts221_cal_values.H0_rH)));
 800f77a:	4a11      	ldr	r2, [pc, #68]	@ (800f7c0 <HTS221_Get_Humidity+0x84>)
 800f77c:	7812      	ldrb	r2, [r2, #0]
                  (int32_t)hts221_cal_values.H0_T0_OUT) +
 800f77e:	4413      	add	r3, r2
  value = (tmp / ((int32_t)((int32_t)hts221_cal_values.H1_T0_OUT) +
 800f780:	ee07 3a90 	vmov	s15, r3
 800f784:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800f788:	edc7 7a00 	vstr	s15, [r7]

  if (value > 1000)
 800f78c:	edd7 7a00 	vldr	s15, [r7]
 800f790:	ed9f 7a0c 	vldr	s14, [pc, #48]	@ 800f7c4 <HTS221_Get_Humidity+0x88>
 800f794:	eef4 7ac7 	vcmpe.f32	s15, s14
 800f798:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f79c:	dd03      	ble.n	800f7a6 <HTS221_Get_Humidity+0x6a>
    return value = 1000;
 800f79e:	4b0a      	ldr	r3, [pc, #40]	@ (800f7c8 <HTS221_Get_Humidity+0x8c>)
 800f7a0:	603b      	str	r3, [r7, #0]
 800f7a2:	683b      	ldr	r3, [r7, #0]
 800f7a4:	e000      	b.n	800f7a8 <HTS221_Get_Humidity+0x6c>
  else
    return value;
 800f7a6:	683b      	ldr	r3, [r7, #0]
}
 800f7a8:	ee07 3a90 	vmov	s15, r3
 800f7ac:	eeb0 0a67 	vmov.f32	s0, s15
 800f7b0:	370c      	adds	r7, #12
 800f7b2:	46bd      	mov	sp, r7
 800f7b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f7b8:	4770      	bx	lr
 800f7ba:	bf00      	nop
 800f7bc:	2000240c 	.word	0x2000240c
 800f7c0:	20002400 	.word	0x20002400
 800f7c4:	447a0000 	.word	0x447a0000
 800f7c8:	447a0000 	.word	0x447a0000

0800f7cc <HTS221_Get_Temperature>:
/*
 * Read the HTS221 relative temperature raw sensor value and calculate
 * the temperature by using the calibration values stored in the
 * sensor
 */
float HTS221_Get_Temperature(void) {
 800f7cc:	b480      	push	{r7}
 800f7ce:	b083      	sub	sp, #12
 800f7d0:	af00      	add	r7, sp, #0
  float value;

  /* Compute the temperature value by linear interpolation */
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800f7d2:	4b1d      	ldr	r3, [pc, #116]	@ (800f848 <HTS221_Get_Temperature+0x7c>)
 800f7d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800f7d8:	461a      	mov	r2, r3
 800f7da:	4b1c      	ldr	r3, [pc, #112]	@ (800f84c <HTS221_Get_Temperature+0x80>)
 800f7dc:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f7e0:	1ad3      	subs	r3, r2, r3
 800f7e2:	ee07 3a90 	vmov	s15, r3
 800f7e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800f7ea:	4b18      	ldr	r3, [pc, #96]	@ (800f84c <HTS221_Get_Temperature+0x80>)
 800f7ec:	79db      	ldrb	r3, [r3, #7]
 800f7ee:	461a      	mov	r2, r3
 800f7f0:	4b16      	ldr	r3, [pc, #88]	@ (800f84c <HTS221_Get_Temperature+0x80>)
 800f7f2:	799b      	ldrb	r3, [r3, #6]
 800f7f4:	1ad3      	subs	r3, r2, r3
 800f7f6:	ee07 3a90 	vmov	s15, r3
 800f7fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800f7fe:	ee67 6a27 	vmul.f32	s13, s14, s15
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800f802:	4b12      	ldr	r3, [pc, #72]	@ (800f84c <HTS221_Get_Temperature+0x80>)
 800f804:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800f808:	461a      	mov	r2, r3
 800f80a:	4b10      	ldr	r3, [pc, #64]	@ (800f84c <HTS221_Get_Temperature+0x80>)
 800f80c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800f810:	1ad3      	subs	r3, r2, r3
 800f812:	ee07 3a90 	vmov	s15, r3
 800f816:	eef8 7ae7 	vcvt.f32.s32	s15, s15
              (float)(hts221_cal_values.T1_degC - hts221_cal_values.T0_degC) /
 800f81a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
          hts221_cal_values.T0_degC;
 800f81e:	4b0b      	ldr	r3, [pc, #44]	@ (800f84c <HTS221_Get_Temperature+0x80>)
 800f820:	799b      	ldrb	r3, [r3, #6]
 800f822:	ee07 3a90 	vmov	s15, r3
              (float)(hts221_cal_values.T1_OUT - hts221_cal_values.T0_OUT) +
 800f826:	eef8 7ae7 	vcvt.f32.s32	s15, s15
  value = (float)(hts221_values.raw_temperature - hts221_cal_values.T0_OUT) *
 800f82a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800f82e:	edc7 7a01 	vstr	s15, [r7, #4]

  return value;
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	ee07 3a90 	vmov	s15, r3
}
 800f838:	eeb0 0a67 	vmov.f32	s0, s15
 800f83c:	370c      	adds	r7, #12
 800f83e:	46bd      	mov	sp, r7
 800f840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f844:	4770      	bx	lr
 800f846:	bf00      	nop
 800f848:	2000240c 	.word	0x2000240c
 800f84c:	20002400 	.word	0x20002400

0800f850 <HTS221_data_ready>:

HAL_StatusTypeDef HTS221_data_ready(void)
{
 800f850:	b580      	push	{r7, lr}
 800f852:	b084      	sub	sp, #16
 800f854:	af02      	add	r7, sp, #8
  /* start reading the humidity sensor value */
  /* this needs to be done in a do-while loop because the sensor
   * is not responding anymore if previous data has not been read */
  do
  {
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f856:	2304      	movs	r3, #4
 800f858:	9301      	str	r3, [sp, #4]
 800f85a:	4b16      	ldr	r3, [pc, #88]	@ (800f8b4 <HTS221_data_ready+0x64>)
 800f85c:	9300      	str	r3, [sp, #0]
 800f85e:	2301      	movs	r3, #1
 800f860:	22a8      	movs	r2, #168	@ 0xa8
 800f862:	21be      	movs	r1, #190	@ 0xbe
 800f864:	4814      	ldr	r0, [pc, #80]	@ (800f8b8 <HTS221_data_ready+0x68>)
 800f866:	f7f3 fbeb 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f86a:	4603      	mov	r3, r0
 800f86c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (HTS221_I2C_ADDR << 1), HTS221_HUMIDITY_OUT_L,
      I2C_MEMADD_SIZE_8BIT, (uint8_t *)&hts221_values, (2 * sizeof(int16_t)));
  }while(HAL_status != HAL_OK);
 800f86e:	79fb      	ldrb	r3, [r7, #7]
 800f870:	2b00      	cmp	r3, #0
 800f872:	d1f0      	bne.n	800f856 <HTS221_data_ready+0x6>


  while(hi2c2.State != HAL_I2C_STATE_READY);
 800f874:	bf00      	nop
 800f876:	4b10      	ldr	r3, [pc, #64]	@ (800f8b8 <HTS221_data_ready+0x68>)
 800f878:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f87c:	b2db      	uxtb	r3, r3
 800f87e:	2b20      	cmp	r3, #32
 800f880:	d1f9      	bne.n	800f876 <HTS221_data_ready+0x26>

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800f882:	4b0e      	ldr	r3, [pc, #56]	@ (800f8bc <HTS221_data_ready+0x6c>)
 800f884:	681b      	ldr	r3, [r3, #0]
 800f886:	4618      	mov	r0, r3
 800f888:	f7f9 faae 	bl	8008de8 <osSemaphoreRelease>


  hts221_values.humidity = HTS221_Get_Humidity();
 800f88c:	f7ff ff56 	bl	800f73c <HTS221_Get_Humidity>
 800f890:	eef0 7a40 	vmov.f32	s15, s0
 800f894:	4b07      	ldr	r3, [pc, #28]	@ (800f8b4 <HTS221_data_ready+0x64>)
 800f896:	edc3 7a01 	vstr	s15, [r3, #4]
  hts221_values.temperature = HTS221_Get_Temperature();
 800f89a:	f7ff ff97 	bl	800f7cc <HTS221_Get_Temperature>
 800f89e:	eef0 7a40 	vmov.f32	s15, s0
 800f8a2:	4b04      	ldr	r3, [pc, #16]	@ (800f8b4 <HTS221_data_ready+0x64>)
 800f8a4:	edc3 7a02 	vstr	s15, [r3, #8]

  return HAL_status;
 800f8a8:	79fb      	ldrb	r3, [r7, #7]
}
 800f8aa:	4618      	mov	r0, r3
 800f8ac:	3708      	adds	r7, #8
 800f8ae:	46bd      	mov	sp, r7
 800f8b0:	bd80      	pop	{r7, pc}
 800f8b2:	bf00      	nop
 800f8b4:	2000240c 	.word	0x2000240c
 800f8b8:	20000388 	.word	0x20000388
 800f8bc:	20000610 	.word	0x20000610

0800f8c0 <LIS3MDL_initialize>:
extern I2C_HandleTypeDef hi2c2;

/*
 * Initialize the LIS3MDL
 */
HAL_StatusTypeDef LIS3MDL_initialize(void) {
 800f8c0:	b580      	push	{r7, lr}
 800f8c2:	b084      	sub	sp, #16
 800f8c4:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;
  uint8_t buffer;

  /* check if the sensor is reachable */
  HAL_status =
      HAL_I2C_Mem_Read_DMA(&hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_WHO_AM_I,
 800f8c6:	2301      	movs	r3, #1
 800f8c8:	9301      	str	r3, [sp, #4]
 800f8ca:	1dbb      	adds	r3, r7, #6
 800f8cc:	9300      	str	r3, [sp, #0]
 800f8ce:	2301      	movs	r3, #1
 800f8d0:	228f      	movs	r2, #143	@ 0x8f
 800f8d2:	213c      	movs	r1, #60	@ 0x3c
 800f8d4:	483c      	ldr	r0, [pc, #240]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f8d6:	f7f3 fbb3 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f8da:	4603      	mov	r3, r0
 800f8dc:	71fb      	strb	r3, [r7, #7]
                           I2C_MEMADD_SIZE_8BIT, &buffer, sizeof(buffer));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f8de:	bf00      	nop
 800f8e0:	4b39      	ldr	r3, [pc, #228]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f8e2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f8e6:	b2db      	uxtb	r3, r3
 800f8e8:	2b20      	cmp	r3, #32
 800f8ea:	d1f9      	bne.n	800f8e0 <LIS3MDL_initialize+0x20>
    ;
  if (buffer != LIS3MDL_WHO_AM_I_VALUE)
 800f8ec:	79bb      	ldrb	r3, [r7, #6]
 800f8ee:	2b3d      	cmp	r3, #61	@ 0x3d
 800f8f0:	d001      	beq.n	800f8f6 <LIS3MDL_initialize+0x36>
    return HAL_ERROR;
 800f8f2:	2301      	movs	r3, #1
 800f8f4:	e064      	b.n	800f9c0 <LIS3MDL_initialize+0x100>

  /* set the sensor configuration */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f8f6:	2305      	movs	r3, #5
 800f8f8:	9301      	str	r3, [sp, #4]
 800f8fa:	4b34      	ldr	r3, [pc, #208]	@ (800f9cc <LIS3MDL_initialize+0x10c>)
 800f8fc:	9300      	str	r3, [sp, #0]
 800f8fe:	2301      	movs	r3, #1
 800f900:	22a0      	movs	r2, #160	@ 0xa0
 800f902:	213c      	movs	r1, #60	@ 0x3c
 800f904:	4830      	ldr	r0, [pc, #192]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f906:	f7f3 fab5 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f90a:	4603      	mov	r3, r0
 800f90c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f90e:	bf00      	nop
 800f910:	4b2d      	ldr	r3, [pc, #180]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f912:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f916:	b2db      	uxtb	r3, r3
 800f918:	2b20      	cmp	r3, #32
 800f91a:	d1f9      	bne.n	800f910 <LIS3MDL_initialize+0x50>
    ;

  /* read back the sensor configuration to do a basic check */
  memset(&lis3mdl_ctrl, 0xFF, sizeof(lis3mdl_ctrl));
 800f91c:	2205      	movs	r2, #5
 800f91e:	21ff      	movs	r1, #255	@ 0xff
 800f920:	482a      	ldr	r0, [pc, #168]	@ (800f9cc <LIS3MDL_initialize+0x10c>)
 800f922:	f004 ffa9 	bl	8014878 <memset>
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f926:	2305      	movs	r3, #5
 800f928:	9301      	str	r3, [sp, #4]
 800f92a:	4b28      	ldr	r3, [pc, #160]	@ (800f9cc <LIS3MDL_initialize+0x10c>)
 800f92c:	9300      	str	r3, [sp, #0]
 800f92e:	2301      	movs	r3, #1
 800f930:	22a0      	movs	r2, #160	@ 0xa0
 800f932:	213c      	movs	r1, #60	@ 0x3c
 800f934:	4824      	ldr	r0, [pc, #144]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f936:	f7f3 fb83 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f93a:	4603      	mov	r3, r0
 800f93c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_CTRL_REG1, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_ctrl, sizeof(lis3mdl_ctrl));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f93e:	bf00      	nop
 800f940:	4b21      	ldr	r3, [pc, #132]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f942:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f946:	b2db      	uxtb	r3, r3
 800f948:	2b20      	cmp	r3, #32
 800f94a:	d1f9      	bne.n	800f940 <LIS3MDL_initialize+0x80>
    ;

  /* set the interrupt behavior */
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f94c:	2301      	movs	r3, #1
 800f94e:	9301      	str	r3, [sp, #4]
 800f950:	4b1f      	ldr	r3, [pc, #124]	@ (800f9d0 <LIS3MDL_initialize+0x110>)
 800f952:	9300      	str	r3, [sp, #0]
 800f954:	2301      	movs	r3, #1
 800f956:	22b0      	movs	r2, #176	@ 0xb0
 800f958:	213c      	movs	r1, #60	@ 0x3c
 800f95a:	481b      	ldr	r0, [pc, #108]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f95c:	f7f3 fa8a 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f960:	4603      	mov	r3, r0
 800f962:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_CFG, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intcfg, sizeof(lis3mdl_intcfg.intcfg));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f964:	bf00      	nop
 800f966:	4b18      	ldr	r3, [pc, #96]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f968:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f96c:	b2db      	uxtb	r3, r3
 800f96e:	2b20      	cmp	r3, #32
 800f970:	d1f9      	bne.n	800f966 <LIS3MDL_initialize+0xa6>
    ;
  HAL_status = HAL_I2C_Mem_Write_DMA(
 800f972:	2302      	movs	r3, #2
 800f974:	9301      	str	r3, [sp, #4]
 800f976:	4b17      	ldr	r3, [pc, #92]	@ (800f9d4 <LIS3MDL_initialize+0x114>)
 800f978:	9300      	str	r3, [sp, #0]
 800f97a:	2301      	movs	r3, #1
 800f97c:	22b2      	movs	r2, #178	@ 0xb2
 800f97e:	213c      	movs	r1, #60	@ 0x3c
 800f980:	4811      	ldr	r0, [pc, #68]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f982:	f7f3 fa77 	bl	8002e74 <HAL_I2C_Mem_Write_DMA>
 800f986:	4603      	mov	r3, r0
 800f988:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_INT_THS_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_intcfg.intths, sizeof(lis3mdl_intcfg.intths));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f98a:	bf00      	nop
 800f98c:	4b0e      	ldr	r3, [pc, #56]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f98e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f992:	b2db      	uxtb	r3, r3
 800f994:	2b20      	cmp	r3, #32
 800f996:	d1f9      	bne.n	800f98c <LIS3MDL_initialize+0xcc>
    ;

  /* dummy read to make sure the DRDY signal is reset */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f998:	2302      	movs	r3, #2
 800f99a:	9301      	str	r3, [sp, #4]
 800f99c:	4b0e      	ldr	r3, [pc, #56]	@ (800f9d8 <LIS3MDL_initialize+0x118>)
 800f99e:	9300      	str	r3, [sp, #0]
 800f9a0:	2301      	movs	r3, #1
 800f9a2:	22a8      	movs	r2, #168	@ 0xa8
 800f9a4:	213c      	movs	r1, #60	@ 0x3c
 800f9a6:	4808      	ldr	r0, [pc, #32]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f9a8:	f7f3 fb4a 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f9ac:	4603      	mov	r3, r0
 800f9ae:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY)
 800f9b0:	bf00      	nop
 800f9b2:	4b05      	ldr	r3, [pc, #20]	@ (800f9c8 <LIS3MDL_initialize+0x108>)
 800f9b4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800f9b8:	b2db      	uxtb	r3, r3
 800f9ba:	2b20      	cmp	r3, #32
 800f9bc:	d1f9      	bne.n	800f9b2 <LIS3MDL_initialize+0xf2>
    ;

  return HAL_status;
 800f9be:	79fb      	ldrb	r3, [r7, #7]
}
 800f9c0:	4618      	mov	r0, r3
 800f9c2:	3708      	adds	r7, #8
 800f9c4:	46bd      	mov	sp, r7
 800f9c6:	bd80      	pop	{r7, pc}
 800f9c8:	20000388 	.word	0x20000388
 800f9cc:	20000054 	.word	0x20000054
 800f9d0:	2000005c 	.word	0x2000005c
 800f9d4:	2000005e 	.word	0x2000005e
 800f9d8:	20002418 	.word	0x20002418
 800f9dc:	00000000 	.word	0x00000000

0800f9e0 <LIS3MDL_data_ready>:

HAL_StatusTypeDef LIS3MDL_data_ready(void)
{
 800f9e0:	b580      	push	{r7, lr}
 800f9e2:	b084      	sub	sp, #16
 800f9e4:	af02      	add	r7, sp, #8
  HAL_StatusTypeDef HAL_status;

  /* start reading the magnetometer sensor value */
  HAL_status = HAL_I2C_Mem_Read_DMA(
 800f9e6:	2306      	movs	r3, #6
 800f9e8:	9301      	str	r3, [sp, #4]
 800f9ea:	4b4b      	ldr	r3, [pc, #300]	@ (800fb18 <LIS3MDL_data_ready+0x138>)
 800f9ec:	9300      	str	r3, [sp, #0]
 800f9ee:	2301      	movs	r3, #1
 800f9f0:	22a8      	movs	r2, #168	@ 0xa8
 800f9f2:	213c      	movs	r1, #60	@ 0x3c
 800f9f4:	4849      	ldr	r0, [pc, #292]	@ (800fb1c <LIS3MDL_data_ready+0x13c>)
 800f9f6:	f7f3 fb23 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800f9fa:	4603      	mov	r3, r0
 800f9fc:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_OUT_X_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_x, (3 * sizeof(int16_t)));


  if (HAL_status != HAL_OK)
 800f9fe:	79fb      	ldrb	r3, [r7, #7]
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d001      	beq.n	800fa08 <LIS3MDL_data_ready+0x28>
  {
    return HAL_status;
 800fa04:	79fb      	ldrb	r3, [r7, #7]
 800fa06:	e07d      	b.n	800fb04 <LIS3MDL_data_ready+0x124>
  }
  else
  {
	  while(hi2c2.State != HAL_I2C_STATE_READY);
 800fa08:	bf00      	nop
 800fa0a:	4b44      	ldr	r3, [pc, #272]	@ (800fb1c <LIS3MDL_data_ready+0x13c>)
 800fa0c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fa10:	b2db      	uxtb	r3, r3
 800fa12:	2b20      	cmp	r3, #32
 800fa14:	d1f9      	bne.n	800fa0a <LIS3MDL_data_ready+0x2a>
  }

  HAL_status = HAL_I2C_Mem_Read_DMA(
 800fa16:	2302      	movs	r3, #2
 800fa18:	9301      	str	r3, [sp, #4]
 800fa1a:	4b41      	ldr	r3, [pc, #260]	@ (800fb20 <LIS3MDL_data_ready+0x140>)
 800fa1c:	9300      	str	r3, [sp, #0]
 800fa1e:	2301      	movs	r3, #1
 800fa20:	22ae      	movs	r2, #174	@ 0xae
 800fa22:	213c      	movs	r1, #60	@ 0x3c
 800fa24:	483d      	ldr	r0, [pc, #244]	@ (800fb1c <LIS3MDL_data_ready+0x13c>)
 800fa26:	f7f3 fb0b 	bl	8003040 <HAL_I2C_Mem_Read_DMA>
 800fa2a:	4603      	mov	r3, r0
 800fa2c:	71fb      	strb	r3, [r7, #7]
      &hi2c2, (LIS3MDL_I2C_ADDR << 1), LIS3MDL_TEMP_OUT_L, I2C_MEMADD_SIZE_8BIT,
      (uint8_t *)&lis3mdl_raw_values.raw_temperature, sizeof(int16_t));
  while (hi2c2.State != HAL_I2C_STATE_READY) {
 800fa2e:	bf00      	nop
 800fa30:	4b3a      	ldr	r3, [pc, #232]	@ (800fb1c <LIS3MDL_data_ready+0x13c>)
 800fa32:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800fa36:	b2db      	uxtb	r3, r3
 800fa38:	2b20      	cmp	r3, #32
 800fa3a:	d1f9      	bne.n	800fa30 <LIS3MDL_data_ready+0x50>
  }
  if (HAL_status != HAL_OK)
 800fa3c:	79fb      	ldrb	r3, [r7, #7]
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d001      	beq.n	800fa46 <LIS3MDL_data_ready+0x66>
  {
    return HAL_status;
 800fa42:	79fb      	ldrb	r3, [r7, #7]
 800fa44:	e05e      	b.n	800fb04 <LIS3MDL_data_ready+0x124>
  }

  /* release here to allow other tasks to access the I2C2 as early as possible */
  osSemaphoreRelease(I2C2availableHandle);
 800fa46:	4b37      	ldr	r3, [pc, #220]	@ (800fb24 <LIS3MDL_data_ready+0x144>)
 800fa48:	681b      	ldr	r3, [r3, #0]
 800fa4a:	4618      	mov	r0, r3
 800fa4c:	f7f9 f9cc 	bl	8008de8 <osSemaphoreRelease>

  /*Converting the raw sensor values into physical units (Gauss) correctly. */
  lis3mdl_values.temperature = lis3mdl_raw_values.raw_temperature / 8.0 + 25.0;
 800fa50:	4b31      	ldr	r3, [pc, #196]	@ (800fb18 <LIS3MDL_data_ready+0x138>)
 800fa52:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 800fa56:	4618      	mov	r0, r3
 800fa58:	f7f0 fd6e 	bl	8000538 <__aeabi_i2d>
 800fa5c:	f04f 0200 	mov.w	r2, #0
 800fa60:	4b31      	ldr	r3, [pc, #196]	@ (800fb28 <LIS3MDL_data_ready+0x148>)
 800fa62:	f7f0 fefd 	bl	8000860 <__aeabi_ddiv>
 800fa66:	4602      	mov	r2, r0
 800fa68:	460b      	mov	r3, r1
 800fa6a:	4610      	mov	r0, r2
 800fa6c:	4619      	mov	r1, r3
 800fa6e:	f04f 0200 	mov.w	r2, #0
 800fa72:	4b2e      	ldr	r3, [pc, #184]	@ (800fb2c <LIS3MDL_data_ready+0x14c>)
 800fa74:	f7f0 fc14 	bl	80002a0 <__adddf3>
 800fa78:	4602      	mov	r2, r0
 800fa7a:	460b      	mov	r3, r1
 800fa7c:	4610      	mov	r0, r2
 800fa7e:	4619      	mov	r1, r3
 800fa80:	f7f0 ffd6 	bl	8000a30 <__aeabi_d2f>
 800fa84:	4603      	mov	r3, r0
 800fa86:	4a2a      	ldr	r2, [pc, #168]	@ (800fb30 <LIS3MDL_data_ready+0x150>)
 800fa88:	60d3      	str	r3, [r2, #12]
  lis3mdl_values.x = lis3mdl_raw_values.raw_x / 1711.0;
 800fa8a:	4b23      	ldr	r3, [pc, #140]	@ (800fb18 <LIS3MDL_data_ready+0x138>)
 800fa8c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800fa90:	4618      	mov	r0, r3
 800fa92:	f7f0 fd51 	bl	8000538 <__aeabi_i2d>
 800fa96:	a31e      	add	r3, pc, #120	@ (adr r3, 800fb10 <LIS3MDL_data_ready+0x130>)
 800fa98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fa9c:	f7f0 fee0 	bl	8000860 <__aeabi_ddiv>
 800faa0:	4602      	mov	r2, r0
 800faa2:	460b      	mov	r3, r1
 800faa4:	4610      	mov	r0, r2
 800faa6:	4619      	mov	r1, r3
 800faa8:	f7f0 ffc2 	bl	8000a30 <__aeabi_d2f>
 800faac:	4603      	mov	r3, r0
 800faae:	4a20      	ldr	r2, [pc, #128]	@ (800fb30 <LIS3MDL_data_ready+0x150>)
 800fab0:	6013      	str	r3, [r2, #0]
  lis3mdl_values.y = lis3mdl_raw_values.raw_y / 1711.0;
 800fab2:	4b19      	ldr	r3, [pc, #100]	@ (800fb18 <LIS3MDL_data_ready+0x138>)
 800fab4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 800fab8:	4618      	mov	r0, r3
 800faba:	f7f0 fd3d 	bl	8000538 <__aeabi_i2d>
 800fabe:	a314      	add	r3, pc, #80	@ (adr r3, 800fb10 <LIS3MDL_data_ready+0x130>)
 800fac0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fac4:	f7f0 fecc 	bl	8000860 <__aeabi_ddiv>
 800fac8:	4602      	mov	r2, r0
 800faca:	460b      	mov	r3, r1
 800facc:	4610      	mov	r0, r2
 800face:	4619      	mov	r1, r3
 800fad0:	f7f0 ffae 	bl	8000a30 <__aeabi_d2f>
 800fad4:	4603      	mov	r3, r0
 800fad6:	4a16      	ldr	r2, [pc, #88]	@ (800fb30 <LIS3MDL_data_ready+0x150>)
 800fad8:	6053      	str	r3, [r2, #4]
  lis3mdl_values.z = lis3mdl_raw_values.raw_z / 1711.0;
 800fada:	4b0f      	ldr	r3, [pc, #60]	@ (800fb18 <LIS3MDL_data_ready+0x138>)
 800fadc:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 800fae0:	4618      	mov	r0, r3
 800fae2:	f7f0 fd29 	bl	8000538 <__aeabi_i2d>
 800fae6:	a30a      	add	r3, pc, #40	@ (adr r3, 800fb10 <LIS3MDL_data_ready+0x130>)
 800fae8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800faec:	f7f0 feb8 	bl	8000860 <__aeabi_ddiv>
 800faf0:	4602      	mov	r2, r0
 800faf2:	460b      	mov	r3, r1
 800faf4:	4610      	mov	r0, r2
 800faf6:	4619      	mov	r1, r3
 800faf8:	f7f0 ff9a 	bl	8000a30 <__aeabi_d2f>
 800fafc:	4603      	mov	r3, r0
 800fafe:	4a0c      	ldr	r2, [pc, #48]	@ (800fb30 <LIS3MDL_data_ready+0x150>)
 800fb00:	6093      	str	r3, [r2, #8]

  return HAL_status;
 800fb02:	79fb      	ldrb	r3, [r7, #7]
}
 800fb04:	4618      	mov	r0, r3
 800fb06:	3708      	adds	r7, #8
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	bd80      	pop	{r7, pc}
 800fb0c:	f3af 8000 	nop.w
 800fb10:	00000000 	.word	0x00000000
 800fb14:	409abc00 	.word	0x409abc00
 800fb18:	20002418 	.word	0x20002418
 800fb1c:	20000388 	.word	0x20000388
 800fb20:	2000241e 	.word	0x2000241e
 800fb24:	20000610 	.word	0x20000610
 800fb28:	40200000 	.word	0x40200000
 800fb2c:	40390000 	.word	0x40390000
 800fb30:	20002420 	.word	0x20002420

0800fb34 <VL53L0X_GetDeviceInfo>:

  return Status;
}

VL53L0X_Error VL53L0X_GetDeviceInfo(volatile VL53L0X_DEV Dev,
                                    VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 800fb34:	b580      	push	{r7, lr}
 800fb36:	b084      	sub	sp, #16
 800fb38:	af00      	add	r7, sp, #0
 800fb3a:	6078      	str	r0, [r7, #4]
 800fb3c:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb3e:	2300      	movs	r3, #0
 800fb40:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_device_info(Dev, pVL53L0X_DeviceInfo);
 800fb42:	687b      	ldr	r3, [r7, #4]
 800fb44:	6839      	ldr	r1, [r7, #0]
 800fb46:	4618      	mov	r0, r3
 800fb48:	f004 fb0e 	bl	8014168 <VL53L0X_get_device_info>
 800fb4c:	4603      	mov	r3, r0
 800fb4e:	73fb      	strb	r3, [r7, #15]

  return Status;
 800fb50:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb54:	4618      	mov	r0, r3
 800fb56:	3710      	adds	r7, #16
 800fb58:	46bd      	mov	sp, r7
 800fb5a:	bd80      	pop	{r7, pc}

0800fb5c <VL53L0X_GetOffsetCalibrationDataMicroMeter>:

  return Status;
}

VL53L0X_Error VL53L0X_GetOffsetCalibrationDataMicroMeter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 800fb5c:	b580      	push	{r7, lr}
 800fb5e:	b084      	sub	sp, #16
 800fb60:	af00      	add	r7, sp, #0
 800fb62:	6078      	str	r0, [r7, #4]
 800fb64:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb66:	2300      	movs	r3, #0
 800fb68:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_offset_calibration_data_micro_meter(
 800fb6a:	6839      	ldr	r1, [r7, #0]
 800fb6c:	6878      	ldr	r0, [r7, #4]
 800fb6e:	f001 fc27 	bl	80113c0 <VL53L0X_get_offset_calibration_data_micro_meter>
 800fb72:	4603      	mov	r3, r0
 800fb74:	73fb      	strb	r3, [r7, #15]
      Dev, pOffsetCalibrationDataMicroMeter);

  return Status;
 800fb76:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 800fb7a:	4618      	mov	r0, r3
 800fb7c:	3710      	adds	r7, #16
 800fb7e:	46bd      	mov	sp, r7
 800fb80:	bd80      	pop	{r7, pc}
	...

0800fb84 <VL53L0X_DataInit>:
                          DeviceAddress / 2);

  return Status;
}

VL53L0X_Error VL53L0X_DataInit(volatile VL53L0X_DEV Dev) {
 800fb84:	b5b0      	push	{r4, r5, r7, lr}
 800fb86:	b094      	sub	sp, #80	@ 0x50
 800fb88:	af00      	add	r7, sp, #0
 800fb8a:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fb8c:	2300      	movs	r3, #0
 800fb8e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  Status = VL53L0X_UpdateByte(
      Dev, VL53L0X_REG_VHV_CONFIG_PAD_SCL_SDA__EXTSUP_HV, 0xFE, 0x01);
#endif

  /* Set I2C standard mode */
  if (Status == VL53L0X_ERROR_NONE)
 800fb92:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d108      	bne.n	800fbac <VL53L0X_DataInit+0x28>
    Status = VL53L0X_WrByte(Dev, 0x88, 0x00);
 800fb9a:	687b      	ldr	r3, [r7, #4]
 800fb9c:	2200      	movs	r2, #0
 800fb9e:	2188      	movs	r1, #136	@ 0x88
 800fba0:	4618      	mov	r0, r3
 800fba2:	f004 fcaf 	bl	8014504 <VL53L0X_WrByte>
 800fba6:	4603      	mov	r3, r0
 800fba8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, 0);
 800fbac:	687b      	ldr	r3, [r7, #4]
 800fbae:	2200      	movs	r2, #0
 800fbb0:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  if (Status == VL53L0X_ERROR_NONE)
    Status = VL53L0X_apply_offset_adjustment(Dev);
#endif

  /* Default value is 1000 for Linearity Corrective Gain */
  PALDevDataSet(Dev, LinearityCorrectiveGain, 1000);
 800fbb4:	687b      	ldr	r3, [r7, #4]
 800fbb6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800fbba:	f8a3 214e 	strh.w	r2, [r3, #334]	@ 0x14e

  /* Dmax default Parameter */
  PALDevDataSet(Dev, DmaxCalRangeMilliMeter, 400);
 800fbbe:	687b      	ldr	r3, [r7, #4]
 800fbc0:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 800fbc4:	f8a3 2150 	strh.w	r2, [r3, #336]	@ 0x150
  PALDevDataSet(Dev, DmaxCalSignalRateRtnMegaCps,
 800fbc8:	687b      	ldr	r3, [r7, #4]
 800fbca:	4a76      	ldr	r2, [pc, #472]	@ (800fda4 <VL53L0X_DataInit+0x220>)
 800fbcc:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
                (FixPoint1616_t)((0x00016B85))); /* 1.42 No Cover Glass*/

  /* Set Default static parameters
   *set first temporary values 9.44MHz * 65536 = 618660 */
  VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, OscFrequencyMHz, 618660);
 800fbd0:	687b      	ldr	r3, [r7, #4]
 800fbd2:	4a75      	ldr	r2, [pc, #468]	@ (800fda8 <VL53L0X_DataInit+0x224>)
 800fbd4:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4

  /* Set Default XTalkCompensationRateMegaCps to 0  */
  VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, 0);
 800fbd8:	687b      	ldr	r3, [r7, #4]
 800fbda:	2200      	movs	r2, #0
 800fbdc:	621a      	str	r2, [r3, #32]

  /* Get default parameters */
  Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800fbde:	687b      	ldr	r3, [r7, #4]
 800fbe0:	f107 0208 	add.w	r2, r7, #8
 800fbe4:	4611      	mov	r1, r2
 800fbe6:	4618      	mov	r0, r3
 800fbe8:	f000 fa66 	bl	80100b8 <VL53L0X_GetDeviceParameters>
 800fbec:	4603      	mov	r3, r0
 800fbee:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  if (Status == VL53L0X_ERROR_NONE) {
 800fbf2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d112      	bne.n	800fc20 <VL53L0X_DataInit+0x9c>
    /* initialize PAL values */
    CurrentParameters.DeviceMode = VL53L0X_DEVICEMODE_SINGLE_RANGING;
 800fbfa:	2300      	movs	r3, #0
 800fbfc:	723b      	strb	r3, [r7, #8]
    CurrentParameters.HistogramMode = VL53L0X_HISTOGRAMMODE_DISABLED;
 800fbfe:	2300      	movs	r3, #0
 800fc00:	727b      	strb	r3, [r7, #9]
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	f103 0410 	add.w	r4, r3, #16
 800fc08:	f107 0508 	add.w	r5, r7, #8
 800fc0c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc0e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc10:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc12:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc14:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800fc16:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800fc18:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800fc1c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  }

  /* Sigma estimator variable */
  PALDevDataSet(Dev, SigmaEstRefArray, 100);
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	2264      	movs	r2, #100	@ 0x64
 800fc24:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
  PALDevDataSet(Dev, SigmaEstEffPulseWidth, 900);
 800fc28:	687b      	ldr	r3, [r7, #4]
 800fc2a:	f44f 7261 	mov.w	r2, #900	@ 0x384
 800fc2e:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
  PALDevDataSet(Dev, SigmaEstEffAmbWidth, 500);
 800fc32:	687b      	ldr	r3, [r7, #4]
 800fc34:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 800fc38:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
  PALDevDataSet(Dev, targetRefRate, 0x0A00); /* 20 MCPS in 9:7 format */
 800fc3c:	687b      	ldr	r3, [r7, #4]
 800fc3e:	f44f 6220 	mov.w	r2, #2560	@ 0xa00
 800fc42:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a

  /* Use internal default settings */
  PALDevDataSet(Dev, UseInternalTuningSettings, 1);
 800fc46:	687b      	ldr	r3, [r7, #4]
 800fc48:	2201      	movs	r2, #1
 800fc4a:	f883 214c 	strb.w	r2, [r3, #332]	@ 0x14c

  /* Enable all check */
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800fc4e:	2300      	movs	r3, #0
 800fc50:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc52:	e014      	b.n	800fc7e <VL53L0X_DataInit+0xfa>
    if (Status == VL53L0X_ERROR_NONE)
 800fc54:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d114      	bne.n	800fc86 <VL53L0X_DataInit+0x102>
      Status |= VL53L0X_SetLimitCheckEnable(Dev, i, 1);
 800fc5c:	687b      	ldr	r3, [r7, #4]
 800fc5e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800fc60:	b291      	uxth	r1, r2
 800fc62:	2201      	movs	r2, #1
 800fc64:	4618      	mov	r0, r3
 800fc66:	f000 fd59 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 800fc6a:	4603      	mov	r3, r0
 800fc6c:	461a      	mov	r2, r3
 800fc6e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800fc72:	4313      	orrs	r3, r2
 800fc74:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 800fc78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc7a:	3301      	adds	r3, #1
 800fc7c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800fc7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fc80:	2b05      	cmp	r3, #5
 800fc82:	dde7      	ble.n	800fc54 <VL53L0X_DataInit+0xd0>
 800fc84:	e000      	b.n	800fc88 <VL53L0X_DataInit+0x104>
    else
      break;
 800fc86:	bf00      	nop
  }

  /* Disable the following checks */
  if (Status == VL53L0X_ERROR_NONE)
 800fc88:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d108      	bne.n	800fca2 <VL53L0X_DataInit+0x11e>
    Status = VL53L0X_SetLimitCheckEnable(
 800fc90:	687b      	ldr	r3, [r7, #4]
 800fc92:	2200      	movs	r2, #0
 800fc94:	2102      	movs	r1, #2
 800fc96:	4618      	mov	r0, r3
 800fc98:	f000 fd40 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 800fc9c:	4603      	mov	r3, r0
 800fc9e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800fca2:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fca6:	2b00      	cmp	r3, #0
 800fca8:	d108      	bne.n	800fcbc <VL53L0X_DataInit+0x138>
    Status = VL53L0X_SetLimitCheckEnable(
 800fcaa:	687b      	ldr	r3, [r7, #4]
 800fcac:	2200      	movs	r2, #0
 800fcae:	2103      	movs	r1, #3
 800fcb0:	4618      	mov	r0, r3
 800fcb2:	f000 fd33 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 800fcb6:	4603      	mov	r3, r0
 800fcb8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800fcbc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fcc0:	2b00      	cmp	r3, #0
 800fcc2:	d108      	bne.n	800fcd6 <VL53L0X_DataInit+0x152>
    Status = VL53L0X_SetLimitCheckEnable(
 800fcc4:	687b      	ldr	r3, [r7, #4]
 800fcc6:	2200      	movs	r2, #0
 800fcc8:	2104      	movs	r1, #4
 800fcca:	4618      	mov	r0, r3
 800fccc:	f000 fd26 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 800fcd0:	4603      	mov	r3, r0
 800fcd2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC, 0);

  if (Status == VL53L0X_ERROR_NONE)
 800fcd6:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fcda:	2b00      	cmp	r3, #0
 800fcdc:	d108      	bne.n	800fcf0 <VL53L0X_DataInit+0x16c>
    Status = VL53L0X_SetLimitCheckEnable(
 800fcde:	687b      	ldr	r3, [r7, #4]
 800fce0:	2200      	movs	r2, #0
 800fce2:	2105      	movs	r1, #5
 800fce4:	4618      	mov	r0, r3
 800fce6:	f000 fd19 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 800fcea:	4603      	mov	r3, r0
 800fcec:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE, 0);

  /* Limit default values */
  if (Status == VL53L0X_ERROR_NONE) {
 800fcf0:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d109      	bne.n	800fd0c <VL53L0X_DataInit+0x188>
    Status =
        VL53L0X_SetLimitCheckValue(Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
 800fcf8:	687b      	ldr	r3, [r7, #4]
 800fcfa:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 800fcfe:	2100      	movs	r1, #0
 800fd00:	4618      	mov	r0, r3
 800fd02:	f000 fdbb 	bl	801087c <VL53L0X_SetLimitCheckValue>
 800fd06:	4603      	mov	r3, r0
 800fd08:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
                                   (FixPoint1616_t)(18 * 65536));
  }
  if (Status == VL53L0X_ERROR_NONE) {
 800fd0c:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fd10:	2b00      	cmp	r3, #0
 800fd12:	d109      	bne.n	800fd28 <VL53L0X_DataInit+0x1a4>
    Status = VL53L0X_SetLimitCheckValue(
 800fd14:	687b      	ldr	r3, [r7, #4]
 800fd16:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 800fd1a:	2101      	movs	r1, #1
 800fd1c:	4618      	mov	r0, r3
 800fd1e:	f000 fdad 	bl	801087c <VL53L0X_SetLimitCheckValue>
 800fd22:	4603      	mov	r3, r0
 800fd24:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
        (FixPoint1616_t)(25 * 65536 / 100));
    /* 0.25 * 65536 */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fd28:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fd2c:	2b00      	cmp	r3, #0
 800fd2e:	d109      	bne.n	800fd44 <VL53L0X_DataInit+0x1c0>
    Status = VL53L0X_SetLimitCheckValue(
 800fd30:	687b      	ldr	r3, [r7, #4]
 800fd32:	f44f 120c 	mov.w	r2, #2293760	@ 0x230000
 800fd36:	2102      	movs	r1, #2
 800fd38:	4618      	mov	r0, r3
 800fd3a:	f000 fd9f 	bl	801087c <VL53L0X_SetLimitCheckValue>
 800fd3e:	4603      	mov	r3, r0
 800fd40:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, (FixPoint1616_t)(35 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fd44:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fd48:	2b00      	cmp	r3, #0
 800fd4a:	d108      	bne.n	800fd5e <VL53L0X_DataInit+0x1da>
    Status = VL53L0X_SetLimitCheckValue(
 800fd4c:	687b      	ldr	r3, [r7, #4]
 800fd4e:	2200      	movs	r2, #0
 800fd50:	2103      	movs	r1, #3
 800fd52:	4618      	mov	r0, r3
 800fd54:	f000 fd92 	bl	801087c <VL53L0X_SetLimitCheckValue>
 800fd58:	4603      	mov	r3, r0
 800fd5a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        (FixPoint1616_t)(0 * 65536));
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fd5e:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d110      	bne.n	800fd88 <VL53L0X_DataInit+0x204>

    PALDevDataSet(Dev, SequenceConfig, 0xFF);
 800fd66:	687b      	ldr	r3, [r7, #4]
 800fd68:	22ff      	movs	r2, #255	@ 0xff
 800fd6a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xFF);
 800fd6e:	687b      	ldr	r3, [r7, #4]
 800fd70:	22ff      	movs	r2, #255	@ 0xff
 800fd72:	2101      	movs	r1, #1
 800fd74:	4618      	mov	r0, r3
 800fd76:	f004 fbc5 	bl	8014504 <VL53L0X_WrByte>
 800fd7a:	4603      	mov	r3, r0
 800fd7c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    /* Set PAL state to tell that we are waiting for call to
     * VL53L0X_StaticInit */
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_WAIT_STATICINIT);
 800fd80:	687b      	ldr	r3, [r7, #4]
 800fd82:	2201      	movs	r2, #1
 800fd84:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
  }

  if (Status == VL53L0X_ERROR_NONE)
 800fd88:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d103      	bne.n	800fd98 <VL53L0X_DataInit+0x214>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 0);
 800fd90:	687b      	ldr	r3, [r7, #4]
 800fd92:	2200      	movs	r2, #0
 800fd94:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115

  return Status;
 800fd98:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 800fd9c:	4618      	mov	r0, r3
 800fd9e:	3750      	adds	r7, #80	@ 0x50
 800fda0:	46bd      	mov	sp, r7
 800fda2:	bdb0      	pop	{r4, r5, r7, pc}
 800fda4:	00016b85 	.word	0x00016b85
 800fda8:	000970a4 	.word	0x000970a4

0800fdac <VL53L0X_StaticInit>:
  *pUseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);

  return Status;
}

VL53L0X_Error VL53L0X_StaticInit(VL53L0X_DEV Dev) {
 800fdac:	b5b0      	push	{r4, r5, r7, lr}
 800fdae:	b09e      	sub	sp, #120	@ 0x78
 800fdb0:	af02      	add	r7, sp, #8
 800fdb2:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 800fdb4:	2300      	movs	r3, #0
 800fdb6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceParameters_t CurrentParameters = {0};
 800fdba:	f107 031c 	add.w	r3, r7, #28
 800fdbe:	2240      	movs	r2, #64	@ 0x40
 800fdc0:	2100      	movs	r1, #0
 800fdc2:	4618      	mov	r0, r3
 800fdc4:	f004 fd58 	bl	8014878 <memset>
  uint8_t *pTuningSettingBuffer;
  uint16_t tempword = 0;
 800fdc8:	2300      	movs	r3, #0
 800fdca:	837b      	strh	r3, [r7, #26]
  uint8_t tempbyte = 0;
 800fdcc:	2300      	movs	r3, #0
 800fdce:	767b      	strb	r3, [r7, #25]
  uint8_t UseInternalTuningSettings = 0;
 800fdd0:	2300      	movs	r3, #0
 800fdd2:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
  uint32_t count = 0;
 800fdd6:	2300      	movs	r3, #0
 800fdd8:	663b      	str	r3, [r7, #96]	@ 0x60
  uint8_t isApertureSpads = 0;
 800fdda:	2300      	movs	r3, #0
 800fddc:	763b      	strb	r3, [r7, #24]
  uint32_t refSpadCount = 0;
 800fdde:	2300      	movs	r3, #0
 800fde0:	617b      	str	r3, [r7, #20]
  uint8_t ApertureSpads = 0;
 800fde2:	2300      	movs	r3, #0
 800fde4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t vcselPulsePeriodPCLK = 14;
 800fde8:	230e      	movs	r3, #14
 800fdea:	74fb      	strb	r3, [r7, #19]
  FixPoint1616_t seqTimeoutMilliSecs = 5;
 800fdec:	2305      	movs	r3, #5
 800fdee:	60fb      	str	r3, [r7, #12]

  Status = VL53L0X_get_info_from_device(Dev, 1);
 800fdf0:	2101      	movs	r1, #1
 800fdf2:	6878      	ldr	r0, [r7, #4]
 800fdf4:	f002 fa27 	bl	8012246 <VL53L0X_get_info_from_device>
 800fdf8:	4603      	mov	r3, r0
 800fdfa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* set the ref spad from NVM */
  count = (uint32_t)VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount);
 800fdfe:	687b      	ldr	r3, [r7, #4]
 800fe00:	f893 3113 	ldrb.w	r3, [r3, #275]	@ 0x113
 800fe04:	b2db      	uxtb	r3, r3
 800fe06:	663b      	str	r3, [r7, #96]	@ 0x60
  ApertureSpads = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType);
 800fe08:	687b      	ldr	r3, [r7, #4]
 800fe0a:	f893 3114 	ldrb.w	r3, [r3, #276]	@ 0x114
 800fe0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

  /* NVM value invalid */
  if ((ApertureSpads > 1) || ((ApertureSpads == 1) && (count > 32)) ||
 800fe12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fe16:	2b01      	cmp	r3, #1
 800fe18:	d80d      	bhi.n	800fe36 <VL53L0X_StaticInit+0x8a>
 800fe1a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fe1e:	2b01      	cmp	r3, #1
 800fe20:	d102      	bne.n	800fe28 <VL53L0X_StaticInit+0x7c>
 800fe22:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe24:	2b20      	cmp	r3, #32
 800fe26:	d806      	bhi.n	800fe36 <VL53L0X_StaticInit+0x8a>
 800fe28:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fe2c:	2b00      	cmp	r3, #0
 800fe2e:	d10e      	bne.n	800fe4e <VL53L0X_StaticInit+0xa2>
      ((ApertureSpads == 0) && (count > 12)))
 800fe30:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800fe32:	2b0c      	cmp	r3, #12
 800fe34:	d90b      	bls.n	800fe4e <VL53L0X_StaticInit+0xa2>
    Status = VL53L0X_perform_ref_spad_management(Dev, &refSpadCount,
 800fe36:	f107 0218 	add.w	r2, r7, #24
 800fe3a:	f107 0314 	add.w	r3, r7, #20
 800fe3e:	4619      	mov	r1, r3
 800fe40:	6878      	ldr	r0, [r7, #4]
 800fe42:	f001 fcbb 	bl	80117bc <VL53L0X_perform_ref_spad_management>
 800fe46:	4603      	mov	r3, r0
 800fe48:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 800fe4c:	e009      	b.n	800fe62 <VL53L0X_StaticInit+0xb6>
                                                 &isApertureSpads);
  else
    Status = VL53L0X_set_reference_spads(Dev, count, ApertureSpads);
 800fe4e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fe52:	461a      	mov	r2, r3
 800fe54:	6e39      	ldr	r1, [r7, #96]	@ 0x60
 800fe56:	6878      	ldr	r0, [r7, #4]
 800fe58:	f001 febc 	bl	8011bd4 <VL53L0X_set_reference_spads>
 800fe5c:	4603      	mov	r3, r0
 800fe5e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Initialize tuning settings buffer to prevent compiler warning. */
  pTuningSettingBuffer = DefaultTuningSettings;
 800fe62:	4b94      	ldr	r3, [pc, #592]	@ (80100b4 <VL53L0X_StaticInit+0x308>)
 800fe64:	66bb      	str	r3, [r7, #104]	@ 0x68

  if (Status == VL53L0X_ERROR_NONE) {
 800fe66:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800fe6a:	2b00      	cmp	r3, #0
 800fe6c:	d10f      	bne.n	800fe8e <VL53L0X_StaticInit+0xe2>
    UseInternalTuningSettings = PALDevDataGet(Dev, UseInternalTuningSettings);
 800fe6e:	687b      	ldr	r3, [r7, #4]
 800fe70:	f893 314c 	ldrb.w	r3, [r3, #332]	@ 0x14c
 800fe74:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67

    if (UseInternalTuningSettings == 0)
 800fe78:	f897 3067 	ldrb.w	r3, [r7, #103]	@ 0x67
 800fe7c:	2b00      	cmp	r3, #0
 800fe7e:	d104      	bne.n	800fe8a <VL53L0X_StaticInit+0xde>
      pTuningSettingBuffer = PALDevDataGet(Dev, pTuningSettingsPointer);
 800fe80:	687b      	ldr	r3, [r7, #4]
 800fe82:	f8d3 3148 	ldr.w	r3, [r3, #328]	@ 0x148
 800fe86:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fe88:	e001      	b.n	800fe8e <VL53L0X_StaticInit+0xe2>
    else
      pTuningSettingBuffer = DefaultTuningSettings;
 800fe8a:	4b8a      	ldr	r3, [pc, #552]	@ (80100b4 <VL53L0X_StaticInit+0x308>)
 800fe8c:	66bb      	str	r3, [r7, #104]	@ 0x68
  }

  if (Status == VL53L0X_ERROR_NONE)
 800fe8e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d106      	bne.n	800fea4 <VL53L0X_StaticInit+0xf8>
    Status = VL53L0X_load_tuning_settings(Dev, pTuningSettingBuffer);
 800fe96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800fe98:	6878      	ldr	r0, [r7, #4]
 800fe9a:	f003 faf1 	bl	8013480 <VL53L0X_load_tuning_settings>
 800fe9e:	4603      	mov	r3, r0
 800fea0:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set interrupt config to new sample ready */
  if (Status == VL53L0X_ERROR_NONE) {
 800fea4:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800fea8:	2b00      	cmp	r3, #0
 800feaa:	d10a      	bne.n	800fec2 <VL53L0X_StaticInit+0x116>
    Status = VL53L0X_SetGpioConfig(
 800feac:	2300      	movs	r3, #0
 800feae:	9300      	str	r3, [sp, #0]
 800feb0:	2304      	movs	r3, #4
 800feb2:	2200      	movs	r2, #0
 800feb4:	2100      	movs	r1, #0
 800feb6:	6878      	ldr	r0, [r7, #4]
 800feb8:	f001 f8ca 	bl	8011050 <VL53L0X_SetGpioConfig>
 800febc:	4603      	mov	r3, r0
 800febe:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, 0, 0, VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY,
        VL53L0X_INTERRUPTPOLARITY_LOW);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800fec2:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d121      	bne.n	800ff0e <VL53L0X_StaticInit+0x162>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 800feca:	2201      	movs	r2, #1
 800fecc:	21ff      	movs	r1, #255	@ 0xff
 800fece:	6878      	ldr	r0, [r7, #4]
 800fed0:	f004 fb18 	bl	8014504 <VL53L0X_WrByte>
 800fed4:	4603      	mov	r3, r0
 800fed6:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_RdWord(Dev, 0x84, &tempword);
 800feda:	f107 031a 	add.w	r3, r7, #26
 800fede:	461a      	mov	r2, r3
 800fee0:	2184      	movs	r1, #132	@ 0x84
 800fee2:	6878      	ldr	r0, [r7, #4]
 800fee4:	f004 fa98 	bl	8014418 <VL53L0X_RdWord>
 800fee8:	4603      	mov	r3, r0
 800feea:	461a      	mov	r2, r3
 800feec:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800fef0:	4313      	orrs	r3, r2
 800fef2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 800fef6:	2200      	movs	r2, #0
 800fef8:	21ff      	movs	r1, #255	@ 0xff
 800fefa:	6878      	ldr	r0, [r7, #4]
 800fefc:	f004 fb02 	bl	8014504 <VL53L0X_WrByte>
 800ff00:	4603      	mov	r3, r0
 800ff02:	461a      	mov	r2, r3
 800ff04:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 800ff08:	4313      	orrs	r3, r2
 800ff0a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  }

  if (Status == VL53L0X_ERROR_NONE) {
 800ff0e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d104      	bne.n	800ff20 <VL53L0X_StaticInit+0x174>
    VL53L0X_SETDEVICESPECIFICPARAMETER(
 800ff16:	8b7b      	ldrh	r3, [r7, #26]
 800ff18:	011a      	lsls	r2, r3, #4
 800ff1a:	687b      	ldr	r3, [r7, #4]
 800ff1c:	f8c3 20d4 	str.w	r2, [r3, #212]	@ 0xd4
        Dev, OscFrequencyMHz, VL53L0X_FIXPOINT412TOFIXPOINT1616(tempword));
  }

  /* After static init, some device parameters may be changed,
   * so update them */
  if (Status == VL53L0X_ERROR_NONE)
 800ff20:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d108      	bne.n	800ff3a <VL53L0X_StaticInit+0x18e>
    Status = VL53L0X_GetDeviceParameters(Dev, &CurrentParameters);
 800ff28:	f107 031c 	add.w	r3, r7, #28
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	6878      	ldr	r0, [r7, #4]
 800ff30:	f000 f8c2 	bl	80100b8 <VL53L0X_GetDeviceParameters>
 800ff34:	4603      	mov	r3, r0
 800ff36:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE) {
 800ff3a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ff3e:	2b00      	cmp	r3, #0
 800ff40:	d110      	bne.n	800ff64 <VL53L0X_StaticInit+0x1b8>
    Status = VL53L0X_GetFractionEnable(Dev, &tempbyte);
 800ff42:	f107 0319 	add.w	r3, r7, #25
 800ff46:	4619      	mov	r1, r3
 800ff48:	6878      	ldr	r0, [r7, #4]
 800ff4a:	f000 f985 	bl	8010258 <VL53L0X_GetFractionEnable>
 800ff4e:	4603      	mov	r3, r0
 800ff50:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800ff54:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ff58:	2b00      	cmp	r3, #0
 800ff5a:	d103      	bne.n	800ff64 <VL53L0X_StaticInit+0x1b8>
      PALDevDataSet(Dev, RangeFractionalEnable, tempbyte);
 800ff5c:	7e7a      	ldrb	r2, [r7, #25]
 800ff5e:	687b      	ldr	r3, [r7, #4]
 800ff60:	f883 2131 	strb.w	r2, [r3, #305]	@ 0x131
  }

  if (Status == VL53L0X_ERROR_NONE)
 800ff64:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ff68:	2b00      	cmp	r3, #0
 800ff6a:	d10e      	bne.n	800ff8a <VL53L0X_StaticInit+0x1de>
    PALDevDataSet(Dev, CurrentParameters, CurrentParameters);
 800ff6c:	687b      	ldr	r3, [r7, #4]
 800ff6e:	f103 0410 	add.w	r4, r3, #16
 800ff72:	f107 051c 	add.w	r5, r7, #28
 800ff76:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ff78:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ff7a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ff7c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ff7e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800ff80:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800ff82:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800ff86:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

  /* read the sequence config and save it */
  if (Status == VL53L0X_ERROR_NONE) {
 800ff8a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ff8e:	2b00      	cmp	r3, #0
 800ff90:	d111      	bne.n	800ffb6 <VL53L0X_StaticInit+0x20a>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &tempbyte);
 800ff92:	f107 0319 	add.w	r3, r7, #25
 800ff96:	461a      	mov	r2, r3
 800ff98:	2101      	movs	r1, #1
 800ff9a:	6878      	ldr	r0, [r7, #4]
 800ff9c:	f004 f9b1 	bl	8014302 <VL53L0X_RdByte>
 800ffa0:	4603      	mov	r3, r0
 800ffa2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    if (Status == VL53L0X_ERROR_NONE)
 800ffa6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ffaa:	2b00      	cmp	r3, #0
 800ffac:	d103      	bne.n	800ffb6 <VL53L0X_StaticInit+0x20a>
      PALDevDataSet(Dev, SequenceConfig, tempbyte);
 800ffae:	7e7a      	ldrb	r2, [r7, #25]
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  /* Disable MSRC and TCC by default */
  if (Status == VL53L0X_ERROR_NONE)
 800ffb6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ffba:	2b00      	cmp	r3, #0
 800ffbc:	d107      	bne.n	800ffce <VL53L0X_StaticInit+0x222>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_TCC, 0);
 800ffbe:	2200      	movs	r2, #0
 800ffc0:	2100      	movs	r1, #0
 800ffc2:	6878      	ldr	r0, [r7, #4]
 800ffc4:	f000 f9a4 	bl	8010310 <VL53L0X_SetSequenceStepEnable>
 800ffc8:	4603      	mov	r3, r0
 800ffca:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  if (Status == VL53L0X_ERROR_NONE)
 800ffce:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ffd2:	2b00      	cmp	r3, #0
 800ffd4:	d107      	bne.n	800ffe6 <VL53L0X_StaticInit+0x23a>
    Status = VL53L0X_SetSequenceStepEnable(Dev, VL53L0X_SEQUENCESTEP_MSRC, 0);
 800ffd6:	2200      	movs	r2, #0
 800ffd8:	2102      	movs	r1, #2
 800ffda:	6878      	ldr	r0, [r7, #4]
 800ffdc:	f000 f998 	bl	8010310 <VL53L0X_SetSequenceStepEnable>
 800ffe0:	4603      	mov	r3, r0
 800ffe2:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

  /* Set PAL State to standby */
  if (Status == VL53L0X_ERROR_NONE)
 800ffe6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800ffea:	2b00      	cmp	r3, #0
 800ffec:	d103      	bne.n	800fff6 <VL53L0X_StaticInit+0x24a>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 800ffee:	687b      	ldr	r3, [r7, #4]
 800fff0:	2203      	movs	r2, #3
 800fff2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  /* Store pre-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 800fff6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 800fffa:	2b00      	cmp	r3, #0
 800fffc:	d109      	bne.n	8010012 <VL53L0X_StaticInit+0x266>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 800fffe:	f107 0313 	add.w	r3, r7, #19
 8010002:	461a      	mov	r2, r3
 8010004:	2100      	movs	r1, #0
 8010006:	6878      	ldr	r0, [r7, #4]
 8010008:	f000 f96b 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 801000c:	4603      	mov	r3, r0
 801000e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010012:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8010016:	2b00      	cmp	r3, #0
 8010018:	d103      	bne.n	8010022 <VL53L0X_StaticInit+0x276>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod,
 801001a:	7cfa      	ldrb	r2, [r7, #19]
 801001c:	687b      	ldr	r3, [r7, #4]
 801001e:	f883 20e8 	strb.w	r2, [r3, #232]	@ 0xe8
                                       vcselPulsePeriodPCLK);
  }

  /* Store final-range vcsel period */
  if (Status == VL53L0X_ERROR_NONE) {
 8010022:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8010026:	2b00      	cmp	r3, #0
 8010028:	d109      	bne.n	801003e <VL53L0X_StaticInit+0x292>
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 801002a:	f107 0313 	add.w	r3, r7, #19
 801002e:	461a      	mov	r2, r3
 8010030:	2101      	movs	r1, #1
 8010032:	6878      	ldr	r0, [r7, #4]
 8010034:	f000 f955 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8010038:	4603      	mov	r3, r0
 801003a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                         &vcselPulsePeriodPCLK);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 801003e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8010042:	2b00      	cmp	r3, #0
 8010044:	d103      	bne.n	801004e <VL53L0X_StaticInit+0x2a2>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod,
 8010046:	7cfa      	ldrb	r2, [r7, #19]
 8010048:	687b      	ldr	r3, [r7, #4]
 801004a:	f883 20e0 	strb.w	r2, [r3, #224]	@ 0xe0
                                       vcselPulsePeriodPCLK);
  }

  /* Store pre-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 801004e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8010052:	2b00      	cmp	r3, #0
 8010054:	d109      	bne.n	801006a <VL53L0X_StaticInit+0x2be>
    Status = VL53L0X_GetSequenceStepTimeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 8010056:	f107 030c 	add.w	r3, r7, #12
 801005a:	461a      	mov	r2, r3
 801005c:	2103      	movs	r1, #3
 801005e:	6878      	ldr	r0, [r7, #4]
 8010060:	f000 faa0 	bl	80105a4 <VL53L0X_GetSequenceStepTimeout>
 8010064:	4603      	mov	r3, r0
 8010066:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
                                            &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 801006a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 801006e:	2b00      	cmp	r3, #0
 8010070:	d103      	bne.n	801007a <VL53L0X_StaticInit+0x2ce>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 8010072:	68fa      	ldr	r2, [r7, #12]
 8010074:	687b      	ldr	r3, [r7, #4]
 8010076:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
                                       seqTimeoutMilliSecs);
  }

  /* Store final-range timeout */
  if (Status == VL53L0X_ERROR_NONE) {
 801007a:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 801007e:	2b00      	cmp	r3, #0
 8010080:	d109      	bne.n	8010096 <VL53L0X_StaticInit+0x2ea>
    Status = VL53L0X_GetSequenceStepTimeout(
 8010082:	f107 030c 	add.w	r3, r7, #12
 8010086:	461a      	mov	r2, r3
 8010088:	2104      	movs	r1, #4
 801008a:	6878      	ldr	r0, [r7, #4]
 801008c:	f000 fa8a 	bl	80105a4 <VL53L0X_GetSequenceStepTimeout>
 8010090:	4603      	mov	r3, r0
 8010092:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
        Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE, &seqTimeoutMilliSecs);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010096:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 801009a:	2b00      	cmp	r3, #0
 801009c:	d103      	bne.n	80100a6 <VL53L0X_StaticInit+0x2fa>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 801009e:	68fa      	ldr	r2, [r7, #12]
 80100a0:	687b      	ldr	r3, [r7, #4]
 80100a2:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
                                       seqTimeoutMilliSecs);
  }

  return Status;
 80100a6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 80100aa:	4618      	mov	r0, r3
 80100ac:	3770      	adds	r7, #112	@ 0x70
 80100ae:	46bd      	mov	sp, r7
 80100b0:	bdb0      	pop	{r4, r5, r7, pc}
 80100b2:	bf00      	nop
 80100b4:	20000218 	.word	0x20000218

080100b8 <VL53L0X_GetDeviceParameters>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetDeviceParameters(VL53L0X_DEV Dev,
                            VL53L0X_DeviceParameters_t *pDeviceParameters) {
 80100b8:	b580      	push	{r7, lr}
 80100ba:	b084      	sub	sp, #16
 80100bc:	af00      	add	r7, sp, #0
 80100be:	6078      	str	r0, [r7, #4]
 80100c0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80100c2:	2300      	movs	r3, #0
 80100c4:	73fb      	strb	r3, [r7, #15]
  int i;

  Status = VL53L0X_GetDeviceMode(Dev, &(pDeviceParameters->DeviceMode));
 80100c6:	683b      	ldr	r3, [r7, #0]
 80100c8:	4619      	mov	r1, r3
 80100ca:	6878      	ldr	r0, [r7, #4]
 80100cc:	f000 f8b0 	bl	8010230 <VL53L0X_GetDeviceMode>
 80100d0:	4603      	mov	r3, r0
 80100d2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 80100d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80100d8:	2b00      	cmp	r3, #0
 80100da:	d107      	bne.n	80100ec <VL53L0X_GetDeviceParameters+0x34>
    Status = VL53L0X_GetInterMeasurementPeriodMilliSeconds(
 80100dc:	683b      	ldr	r3, [r7, #0]
 80100de:	3308      	adds	r3, #8
 80100e0:	4619      	mov	r1, r3
 80100e2:	6878      	ldr	r0, [r7, #4]
 80100e4:	f000 fa9e 	bl	8010624 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>
 80100e8:	4603      	mov	r3, r0
 80100ea:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->InterMeasurementPeriodMilliSeconds));

  if (Status == VL53L0X_ERROR_NONE)
 80100ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80100f0:	2b00      	cmp	r3, #0
 80100f2:	d102      	bne.n	80100fa <VL53L0X_GetDeviceParameters+0x42>
    pDeviceParameters->XTalkCompensationEnable = 0;
 80100f4:	683b      	ldr	r3, [r7, #0]
 80100f6:	2200      	movs	r2, #0
 80100f8:	731a      	strb	r2, [r3, #12]

  if (Status == VL53L0X_ERROR_NONE)
 80100fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80100fe:	2b00      	cmp	r3, #0
 8010100:	d107      	bne.n	8010112 <VL53L0X_GetDeviceParameters+0x5a>
    Status = VL53L0X_GetXTalkCompensationRateMegaCps(
 8010102:	683b      	ldr	r3, [r7, #0]
 8010104:	3310      	adds	r3, #16
 8010106:	4619      	mov	r1, r3
 8010108:	6878      	ldr	r0, [r7, #4]
 801010a:	f000 fad4 	bl	80106b6 <VL53L0X_GetXTalkCompensationRateMegaCps>
 801010e:	4603      	mov	r3, r0
 8010110:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->XTalkCompensationRateMegaCps));

  if (Status == VL53L0X_ERROR_NONE)
 8010112:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010116:	2b00      	cmp	r3, #0
 8010118:	d107      	bne.n	801012a <VL53L0X_GetDeviceParameters+0x72>
    Status = VL53L0X_GetOffsetCalibrationDataMicroMeter(
 801011a:	683b      	ldr	r3, [r7, #0]
 801011c:	3314      	adds	r3, #20
 801011e:	4619      	mov	r1, r3
 8010120:	6878      	ldr	r0, [r7, #4]
 8010122:	f7ff fd1b 	bl	800fb5c <VL53L0X_GetOffsetCalibrationDataMicroMeter>
 8010126:	4603      	mov	r3, r0
 8010128:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->RangeOffsetMicroMeters));

  if (Status == VL53L0X_ERROR_NONE) {
 801012a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801012e:	2b00      	cmp	r3, #0
 8010130:	d134      	bne.n	801019c <VL53L0X_GetDeviceParameters+0xe4>
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8010132:	2300      	movs	r3, #0
 8010134:	60bb      	str	r3, [r7, #8]
 8010136:	e02a      	b.n	801018e <VL53L0X_GetDeviceParameters+0xd6>
      /* get first the values, then the enables.
       * VL53L0X_GetLimitCheckValue will modify the enable
       * flags
       */
      if (Status == VL53L0X_ERROR_NONE) {
 8010138:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801013c:	2b00      	cmp	r3, #0
 801013e:	d12a      	bne.n	8010196 <VL53L0X_GetDeviceParameters+0xde>
        Status |= VL53L0X_GetLimitCheckValue(
 8010140:	68bb      	ldr	r3, [r7, #8]
 8010142:	b299      	uxth	r1, r3
 8010144:	68bb      	ldr	r3, [r7, #8]
 8010146:	3308      	adds	r3, #8
 8010148:	009b      	lsls	r3, r3, #2
 801014a:	683a      	ldr	r2, [r7, #0]
 801014c:	4413      	add	r3, r2
 801014e:	3304      	adds	r3, #4
 8010150:	461a      	mov	r2, r3
 8010152:	6878      	ldr	r0, [r7, #4]
 8010154:	f000 fbf4 	bl	8010940 <VL53L0X_GetLimitCheckValue>
 8010158:	4603      	mov	r3, r0
 801015a:	461a      	mov	r2, r3
 801015c:	7bfb      	ldrb	r3, [r7, #15]
 801015e:	4313      	orrs	r3, r2
 8010160:	73fb      	strb	r3, [r7, #15]
            Dev, i, &(pDeviceParameters->LimitChecksValue[i]));
      } else {
        break;
      }
      if (Status == VL53L0X_ERROR_NONE) {
 8010162:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010166:	2b00      	cmp	r3, #0
 8010168:	d117      	bne.n	801019a <VL53L0X_GetDeviceParameters+0xe2>
        Status |= VL53L0X_GetLimitCheckEnable(
 801016a:	68bb      	ldr	r3, [r7, #8]
 801016c:	b299      	uxth	r1, r3
 801016e:	68bb      	ldr	r3, [r7, #8]
 8010170:	3318      	adds	r3, #24
 8010172:	683a      	ldr	r2, [r7, #0]
 8010174:	4413      	add	r3, r2
 8010176:	461a      	mov	r2, r3
 8010178:	6878      	ldr	r0, [r7, #4]
 801017a:	f000 fb5b 	bl	8010834 <VL53L0X_GetLimitCheckEnable>
 801017e:	4603      	mov	r3, r0
 8010180:	461a      	mov	r2, r3
 8010182:	7bfb      	ldrb	r3, [r7, #15]
 8010184:	4313      	orrs	r3, r2
 8010186:	73fb      	strb	r3, [r7, #15]
    for (i = 0; i < VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS; i++) {
 8010188:	68bb      	ldr	r3, [r7, #8]
 801018a:	3301      	adds	r3, #1
 801018c:	60bb      	str	r3, [r7, #8]
 801018e:	68bb      	ldr	r3, [r7, #8]
 8010190:	2b05      	cmp	r3, #5
 8010192:	ddd1      	ble.n	8010138 <VL53L0X_GetDeviceParameters+0x80>
 8010194:	e002      	b.n	801019c <VL53L0X_GetDeviceParameters+0xe4>
        break;
 8010196:	bf00      	nop
 8010198:	e000      	b.n	801019c <VL53L0X_GetDeviceParameters+0xe4>
            Dev, i, &(pDeviceParameters->LimitChecksEnable[i]));
      } else {
        break;
 801019a:	bf00      	nop
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 801019c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80101a0:	2b00      	cmp	r3, #0
 80101a2:	d107      	bne.n	80101b4 <VL53L0X_GetDeviceParameters+0xfc>
    Status = VL53L0X_GetWrapAroundCheckEnable(
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	333c      	adds	r3, #60	@ 0x3c
 80101a8:	4619      	mov	r1, r3
 80101aa:	6878      	ldr	r0, [r7, #4]
 80101ac:	f000 fc56 	bl	8010a5c <VL53L0X_GetWrapAroundCheckEnable>
 80101b0:	4603      	mov	r3, r0
 80101b2:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->WrapAroundCheckEnable));
  }

  /* Need to be done at the end as it uses VCSELPulsePeriod */
  if (Status == VL53L0X_ERROR_NONE) {
 80101b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	d107      	bne.n	80101cc <VL53L0X_GetDeviceParameters+0x114>
    Status = VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
 80101bc:	683b      	ldr	r3, [r7, #0]
 80101be:	3304      	adds	r3, #4
 80101c0:	4619      	mov	r1, r3
 80101c2:	6878      	ldr	r0, [r7, #4]
 80101c4:	f000 f87a 	bl	80102bc <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>
 80101c8:	4603      	mov	r3, r0
 80101ca:	73fb      	strb	r3, [r7, #15]
        Dev, &(pDeviceParameters->MeasurementTimingBudgetMicroSeconds));
  }

  return Status;
 80101cc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80101d0:	4618      	mov	r0, r3
 80101d2:	3710      	adds	r7, #16
 80101d4:	46bd      	mov	sp, r7
 80101d6:	bd80      	pop	{r7, pc}

080101d8 <VL53L0X_SetDeviceMode>:

VL53L0X_Error VL53L0X_SetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes DeviceMode) {
 80101d8:	b480      	push	{r7}
 80101da:	b085      	sub	sp, #20
 80101dc:	af00      	add	r7, sp, #0
 80101de:	6078      	str	r0, [r7, #4]
 80101e0:	460b      	mov	r3, r1
 80101e2:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80101e4:	2300      	movs	r3, #0
 80101e6:	73fb      	strb	r3, [r7, #15]

  LOG_FUNCTION_START("%d", (int)DeviceMode);

  switch (DeviceMode) {
 80101e8:	78fb      	ldrb	r3, [r7, #3]
 80101ea:	2b15      	cmp	r3, #21
 80101ec:	bf8c      	ite	hi
 80101ee:	2201      	movhi	r2, #1
 80101f0:	2200      	movls	r2, #0
 80101f2:	b2d2      	uxtb	r2, r2
 80101f4:	2a00      	cmp	r2, #0
 80101f6:	d10f      	bne.n	8010218 <VL53L0X_SetDeviceMode+0x40>
 80101f8:	4a0c      	ldr	r2, [pc, #48]	@ (801022c <VL53L0X_SetDeviceMode+0x54>)
 80101fa:	fa22 f303 	lsr.w	r3, r2, r3
 80101fe:	f003 0301 	and.w	r3, r3, #1
 8010202:	2b00      	cmp	r3, #0
 8010204:	bf14      	ite	ne
 8010206:	2301      	movne	r3, #1
 8010208:	2300      	moveq	r3, #0
 801020a:	b2db      	uxtb	r3, r3
 801020c:	2b00      	cmp	r3, #0
 801020e:	d003      	beq.n	8010218 <VL53L0X_SetDeviceMode+0x40>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
  case VL53L0X_DEVICEMODE_GPIO_DRIVE:
  case VL53L0X_DEVICEMODE_GPIO_OSC:
    /* Supported modes */
    VL53L0X_SETPARAMETERFIELD(Dev, DeviceMode, DeviceMode);
 8010210:	687b      	ldr	r3, [r7, #4]
 8010212:	78fa      	ldrb	r2, [r7, #3]
 8010214:	741a      	strb	r2, [r3, #16]
    break;
 8010216:	e001      	b.n	801021c <VL53L0X_SetDeviceMode+0x44>
  default:
    /* Unsupported mode */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8010218:	23f8      	movs	r3, #248	@ 0xf8
 801021a:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 801021c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010220:	4618      	mov	r0, r3
 8010222:	3714      	adds	r7, #20
 8010224:	46bd      	mov	sp, r7
 8010226:	f85d 7b04 	ldr.w	r7, [sp], #4
 801022a:	4770      	bx	lr
 801022c:	0030000b 	.word	0x0030000b

08010230 <VL53L0X_GetDeviceMode>:

VL53L0X_Error VL53L0X_GetDeviceMode(VL53L0X_DEV Dev,
                                    VL53L0X_DeviceModes *pDeviceMode) {
 8010230:	b480      	push	{r7}
 8010232:	b085      	sub	sp, #20
 8010234:	af00      	add	r7, sp, #0
 8010236:	6078      	str	r0, [r7, #4]
 8010238:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801023a:	2300      	movs	r3, #0
 801023c:	73fb      	strb	r3, [r7, #15]

  VL53L0X_GETPARAMETERFIELD(Dev, DeviceMode, *pDeviceMode);
 801023e:	687b      	ldr	r3, [r7, #4]
 8010240:	7c1b      	ldrb	r3, [r3, #16]
 8010242:	b2da      	uxtb	r2, r3
 8010244:	683b      	ldr	r3, [r7, #0]
 8010246:	701a      	strb	r2, [r3, #0]

  return Status;
 8010248:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801024c:	4618      	mov	r0, r3
 801024e:	3714      	adds	r7, #20
 8010250:	46bd      	mov	sp, r7
 8010252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010256:	4770      	bx	lr

08010258 <VL53L0X_GetFractionEnable>:
    PALDevDataSet(Dev, RangeFractionalEnable, Enable);

  return Status;
}

VL53L0X_Error VL53L0X_GetFractionEnable(VL53L0X_DEV Dev, uint8_t *pEnabled) {
 8010258:	b580      	push	{r7, lr}
 801025a:	b084      	sub	sp, #16
 801025c:	af00      	add	r7, sp, #0
 801025e:	6078      	str	r0, [r7, #4]
 8010260:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010262:	2300      	movs	r3, #0
 8010264:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_RANGE_CONFIG, pEnabled);
 8010266:	683a      	ldr	r2, [r7, #0]
 8010268:	2109      	movs	r1, #9
 801026a:	6878      	ldr	r0, [r7, #4]
 801026c:	f004 f849 	bl	8014302 <VL53L0X_RdByte>
 8010270:	4603      	mov	r3, r0
 8010272:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8010274:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010278:	2b00      	cmp	r3, #0
 801027a:	d106      	bne.n	801028a <VL53L0X_GetFractionEnable+0x32>
    *pEnabled = (*pEnabled & 1);
 801027c:	683b      	ldr	r3, [r7, #0]
 801027e:	781b      	ldrb	r3, [r3, #0]
 8010280:	f003 0301 	and.w	r3, r3, #1
 8010284:	b2da      	uxtb	r2, r3
 8010286:	683b      	ldr	r3, [r7, #0]
 8010288:	701a      	strb	r2, [r3, #0]

  return Status;
 801028a:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801028e:	4618      	mov	r0, r3
 8010290:	3710      	adds	r7, #16
 8010292:	46bd      	mov	sp, r7
 8010294:	bd80      	pop	{r7, pc}

08010296 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 8010296:	b580      	push	{r7, lr}
 8010298:	b084      	sub	sp, #16
 801029a:	af00      	add	r7, sp, #0
 801029c:	6078      	str	r0, [r7, #4]
 801029e:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80102a0:	2300      	movs	r3, #0
 80102a2:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_set_measurement_timing_budget_micro_seconds(
 80102a4:	6839      	ldr	r1, [r7, #0]
 80102a6:	6878      	ldr	r0, [r7, #4]
 80102a8:	f002 ff59 	bl	801315e <VL53L0X_set_measurement_timing_budget_micro_seconds>
 80102ac:	4603      	mov	r3, r0
 80102ae:	73fb      	strb	r3, [r7, #15]
      Dev, MeasurementTimingBudgetMicroSeconds);

  return Status;
 80102b0:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80102b4:	4618      	mov	r0, r3
 80102b6:	3710      	adds	r7, #16
 80102b8:	46bd      	mov	sp, r7
 80102ba:	bd80      	pop	{r7, pc}

080102bc <VL53L0X_GetMeasurementTimingBudgetMicroSeconds>:

VL53L0X_Error VL53L0X_GetMeasurementTimingBudgetMicroSeconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 80102bc:	b580      	push	{r7, lr}
 80102be:	b084      	sub	sp, #16
 80102c0:	af00      	add	r7, sp, #0
 80102c2:	6078      	str	r0, [r7, #4]
 80102c4:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80102c6:	2300      	movs	r3, #0
 80102c8:	73fb      	strb	r3, [r7, #15]

  Status = VL53L0X_get_measurement_timing_budget_micro_seconds(
 80102ca:	6839      	ldr	r1, [r7, #0]
 80102cc:	6878      	ldr	r0, [r7, #4]
 80102ce:	f003 f826 	bl	801331e <VL53L0X_get_measurement_timing_budget_micro_seconds>
 80102d2:	4603      	mov	r3, r0
 80102d4:	73fb      	strb	r3, [r7, #15]
      Dev, pMeasurementTimingBudgetMicroSeconds);

  return Status;
 80102d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80102da:	4618      	mov	r0, r3
 80102dc:	3710      	adds	r7, #16
 80102de:	46bd      	mov	sp, r7
 80102e0:	bd80      	pop	{r7, pc}

080102e2 <VL53L0X_GetVcselPulsePeriod>:
  return Status;
}

VL53L0X_Error VL53L0X_GetVcselPulsePeriod(VL53L0X_DEV Dev,
                                          VL53L0X_VcselPeriod VcselPeriodType,
                                          uint8_t *pVCSELPulsePeriodPCLK) {
 80102e2:	b580      	push	{r7, lr}
 80102e4:	b086      	sub	sp, #24
 80102e6:	af00      	add	r7, sp, #0
 80102e8:	60f8      	str	r0, [r7, #12]
 80102ea:	460b      	mov	r3, r1
 80102ec:	607a      	str	r2, [r7, #4]
 80102ee:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80102f0:	2300      	movs	r3, #0
 80102f2:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_get_vcsel_pulse_period(Dev, VcselPeriodType,
 80102f4:	7afb      	ldrb	r3, [r7, #11]
 80102f6:	687a      	ldr	r2, [r7, #4]
 80102f8:	4619      	mov	r1, r3
 80102fa:	68f8      	ldr	r0, [r7, #12]
 80102fc:	f002 fef8 	bl	80130f0 <VL53L0X_get_vcsel_pulse_period>
 8010300:	4603      	mov	r3, r0
 8010302:	75fb      	strb	r3, [r7, #23]
                                          pVCSELPulsePeriodPCLK);

  return Status;
 8010304:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010308:	4618      	mov	r0, r3
 801030a:	3718      	adds	r7, #24
 801030c:	46bd      	mov	sp, r7
 801030e:	bd80      	pop	{r7, pc}

08010310 <VL53L0X_SetSequenceStepEnable>:

VL53L0X_Error
VL53L0X_SetSequenceStepEnable(VL53L0X_DEV Dev,
                              VL53L0X_SequenceStepId SequenceStepId,
                              uint8_t SequenceStepEnabled) {
 8010310:	b580      	push	{r7, lr}
 8010312:	b086      	sub	sp, #24
 8010314:	af00      	add	r7, sp, #0
 8010316:	6078      	str	r0, [r7, #4]
 8010318:	460b      	mov	r3, r1
 801031a:	70fb      	strb	r3, [r7, #3]
 801031c:	4613      	mov	r3, r2
 801031e:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010320:	2300      	movs	r3, #0
 8010322:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8010324:	2300      	movs	r3, #0
 8010326:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfigNew = 0;
 8010328:	2300      	movs	r3, #0
 801032a:	75bb      	strb	r3, [r7, #22]
  uint32_t MeasurementTimingBudgetMicroSeconds;

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 801032c:	f107 030f 	add.w	r3, r7, #15
 8010330:	461a      	mov	r2, r3
 8010332:	2101      	movs	r1, #1
 8010334:	6878      	ldr	r0, [r7, #4]
 8010336:	f003 ffe4 	bl	8014302 <VL53L0X_RdByte>
 801033a:	4603      	mov	r3, r0
 801033c:	75fb      	strb	r3, [r7, #23]

  SequenceConfigNew = SequenceConfig;
 801033e:	7bfb      	ldrb	r3, [r7, #15]
 8010340:	75bb      	strb	r3, [r7, #22]

  if (Status == VL53L0X_ERROR_NONE) {
 8010342:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010346:	2b00      	cmp	r3, #0
 8010348:	d159      	bne.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
    if (SequenceStepEnabled == 1) {
 801034a:	78bb      	ldrb	r3, [r7, #2]
 801034c:	2b01      	cmp	r3, #1
 801034e:	d12b      	bne.n	80103a8 <VL53L0X_SetSequenceStepEnable+0x98>

      /* Enable requested sequence step
       */
      switch (SequenceStepId) {
 8010350:	78fb      	ldrb	r3, [r7, #3]
 8010352:	2b04      	cmp	r3, #4
 8010354:	d825      	bhi.n	80103a2 <VL53L0X_SetSequenceStepEnable+0x92>
 8010356:	a201      	add	r2, pc, #4	@ (adr r2, 801035c <VL53L0X_SetSequenceStepEnable+0x4c>)
 8010358:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801035c:	08010371 	.word	0x08010371
 8010360:	0801037b 	.word	0x0801037b
 8010364:	08010385 	.word	0x08010385
 8010368:	0801038f 	.word	0x0801038f
 801036c:	08010399 	.word	0x08010399
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew |= 0x10;
 8010370:	7dbb      	ldrb	r3, [r7, #22]
 8010372:	f043 0310 	orr.w	r3, r3, #16
 8010376:	75bb      	strb	r3, [r7, #22]
        break;
 8010378:	e041      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew |= 0x28;
 801037a:	7dbb      	ldrb	r3, [r7, #22]
 801037c:	f043 0328 	orr.w	r3, r3, #40	@ 0x28
 8010380:	75bb      	strb	r3, [r7, #22]
        break;
 8010382:	e03c      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew |= 0x04;
 8010384:	7dbb      	ldrb	r3, [r7, #22]
 8010386:	f043 0304 	orr.w	r3, r3, #4
 801038a:	75bb      	strb	r3, [r7, #22]
        break;
 801038c:	e037      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew |= 0x40;
 801038e:	7dbb      	ldrb	r3, [r7, #22]
 8010390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010394:	75bb      	strb	r3, [r7, #22]
        break;
 8010396:	e032      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew |= 0x80;
 8010398:	7dbb      	ldrb	r3, [r7, #22]
 801039a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 801039e:	75bb      	strb	r3, [r7, #22]
        break;
 80103a0:	e02d      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 80103a2:	23fc      	movs	r3, #252	@ 0xfc
 80103a4:	75fb      	strb	r3, [r7, #23]
 80103a6:	e02a      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      }
    } else {
      /* Disable requested sequence step
       */
      switch (SequenceStepId) {
 80103a8:	78fb      	ldrb	r3, [r7, #3]
 80103aa:	2b04      	cmp	r3, #4
 80103ac:	d825      	bhi.n	80103fa <VL53L0X_SetSequenceStepEnable+0xea>
 80103ae:	a201      	add	r2, pc, #4	@ (adr r2, 80103b4 <VL53L0X_SetSequenceStepEnable+0xa4>)
 80103b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80103b4:	080103c9 	.word	0x080103c9
 80103b8:	080103d3 	.word	0x080103d3
 80103bc:	080103dd 	.word	0x080103dd
 80103c0:	080103e7 	.word	0x080103e7
 80103c4:	080103f1 	.word	0x080103f1
      case VL53L0X_SEQUENCESTEP_TCC:
        SequenceConfigNew &= 0xef;
 80103c8:	7dbb      	ldrb	r3, [r7, #22]
 80103ca:	f023 0310 	bic.w	r3, r3, #16
 80103ce:	75bb      	strb	r3, [r7, #22]
        break;
 80103d0:	e015      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_DSS:
        SequenceConfigNew &= 0xd7;
 80103d2:	7dbb      	ldrb	r3, [r7, #22]
 80103d4:	f023 0328 	bic.w	r3, r3, #40	@ 0x28
 80103d8:	75bb      	strb	r3, [r7, #22]
        break;
 80103da:	e010      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_MSRC:
        SequenceConfigNew &= 0xfb;
 80103dc:	7dbb      	ldrb	r3, [r7, #22]
 80103de:	f023 0304 	bic.w	r3, r3, #4
 80103e2:	75bb      	strb	r3, [r7, #22]
        break;
 80103e4:	e00b      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_PRE_RANGE:
        SequenceConfigNew &= 0xbf;
 80103e6:	7dbb      	ldrb	r3, [r7, #22]
 80103e8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80103ec:	75bb      	strb	r3, [r7, #22]
        break;
 80103ee:	e006      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
        SequenceConfigNew &= 0x7f;
 80103f0:	7dbb      	ldrb	r3, [r7, #22]
 80103f2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80103f6:	75bb      	strb	r3, [r7, #22]
        break;
 80103f8:	e001      	b.n	80103fe <VL53L0X_SetSequenceStepEnable+0xee>
      default:
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 80103fa:	23fc      	movs	r3, #252	@ 0xfc
 80103fc:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  if (SequenceConfigNew != SequenceConfig) {
 80103fe:	7bfb      	ldrb	r3, [r7, #15]
 8010400:	7dba      	ldrb	r2, [r7, #22]
 8010402:	429a      	cmp	r2, r3
 8010404:	d01e      	beq.n	8010444 <VL53L0X_SetSequenceStepEnable+0x134>
    /* Apply New Setting */
    if (Status == VL53L0X_ERROR_NONE) {
 8010406:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801040a:	2b00      	cmp	r3, #0
 801040c:	d107      	bne.n	801041e <VL53L0X_SetSequenceStepEnable+0x10e>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG,
 801040e:	7dbb      	ldrb	r3, [r7, #22]
 8010410:	461a      	mov	r2, r3
 8010412:	2101      	movs	r1, #1
 8010414:	6878      	ldr	r0, [r7, #4]
 8010416:	f004 f875 	bl	8014504 <VL53L0X_WrByte>
 801041a:	4603      	mov	r3, r0
 801041c:	75fb      	strb	r3, [r7, #23]
                              SequenceConfigNew);
    }
    if (Status == VL53L0X_ERROR_NONE)
 801041e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010422:	2b00      	cmp	r3, #0
 8010424:	d103      	bne.n	801042e <VL53L0X_SetSequenceStepEnable+0x11e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfigNew);
 8010426:	687b      	ldr	r3, [r7, #4]
 8010428:	7dba      	ldrb	r2, [r7, #22]
 801042a:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130

    /* Recalculate timing budget */
    if (Status == VL53L0X_ERROR_NONE) {
 801042e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010432:	2b00      	cmp	r3, #0
 8010434:	d106      	bne.n	8010444 <VL53L0X_SetSequenceStepEnable+0x134>
      VL53L0X_GETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 8010436:	687b      	ldr	r3, [r7, #4]
 8010438:	695b      	ldr	r3, [r3, #20]
 801043a:	613b      	str	r3, [r7, #16]
                                MeasurementTimingBudgetMicroSeconds);

      VL53L0X_SetMeasurementTimingBudgetMicroSeconds(
 801043c:	6939      	ldr	r1, [r7, #16]
 801043e:	6878      	ldr	r0, [r7, #4]
 8010440:	f7ff ff29 	bl	8010296 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
          Dev, MeasurementTimingBudgetMicroSeconds);
    }
  }

  return Status;
 8010444:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010448:	4618      	mov	r0, r3
 801044a:	3718      	adds	r7, #24
 801044c:	46bd      	mov	sp, r7
 801044e:	bd80      	pop	{r7, pc}

08010450 <sequence_step_enabled>:

VL53L0X_Error sequence_step_enabled(VL53L0X_DEV Dev,
                                    VL53L0X_SequenceStepId SequenceStepId,
                                    uint8_t SequenceConfig,
                                    uint8_t *pSequenceStepEnabled) {
 8010450:	b480      	push	{r7}
 8010452:	b087      	sub	sp, #28
 8010454:	af00      	add	r7, sp, #0
 8010456:	60f8      	str	r0, [r7, #12]
 8010458:	607b      	str	r3, [r7, #4]
 801045a:	460b      	mov	r3, r1
 801045c:	72fb      	strb	r3, [r7, #11]
 801045e:	4613      	mov	r3, r2
 8010460:	72bb      	strb	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010462:	2300      	movs	r3, #0
 8010464:	75fb      	strb	r3, [r7, #23]
  *pSequenceStepEnabled = 0;
 8010466:	687b      	ldr	r3, [r7, #4]
 8010468:	2200      	movs	r2, #0
 801046a:	701a      	strb	r2, [r3, #0]

  switch (SequenceStepId) {
 801046c:	7afb      	ldrb	r3, [r7, #11]
 801046e:	2b04      	cmp	r3, #4
 8010470:	d836      	bhi.n	80104e0 <sequence_step_enabled+0x90>
 8010472:	a201      	add	r2, pc, #4	@ (adr r2, 8010478 <sequence_step_enabled+0x28>)
 8010474:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010478:	0801048d 	.word	0x0801048d
 801047c:	0801049f 	.word	0x0801049f
 8010480:	080104b1 	.word	0x080104b1
 8010484:	080104c3 	.word	0x080104c3
 8010488:	080104d5 	.word	0x080104d5
  case VL53L0X_SEQUENCESTEP_TCC:
    *pSequenceStepEnabled = (SequenceConfig & 0x10) >> 4;
 801048c:	7abb      	ldrb	r3, [r7, #10]
 801048e:	111b      	asrs	r3, r3, #4
 8010490:	b2db      	uxtb	r3, r3
 8010492:	f003 0301 	and.w	r3, r3, #1
 8010496:	b2da      	uxtb	r2, r3
 8010498:	687b      	ldr	r3, [r7, #4]
 801049a:	701a      	strb	r2, [r3, #0]
    break;
 801049c:	e022      	b.n	80104e4 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_DSS:
    *pSequenceStepEnabled = (SequenceConfig & 0x08) >> 3;
 801049e:	7abb      	ldrb	r3, [r7, #10]
 80104a0:	10db      	asrs	r3, r3, #3
 80104a2:	b2db      	uxtb	r3, r3
 80104a4:	f003 0301 	and.w	r3, r3, #1
 80104a8:	b2da      	uxtb	r2, r3
 80104aa:	687b      	ldr	r3, [r7, #4]
 80104ac:	701a      	strb	r2, [r3, #0]
    break;
 80104ae:	e019      	b.n	80104e4 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_MSRC:
    *pSequenceStepEnabled = (SequenceConfig & 0x04) >> 2;
 80104b0:	7abb      	ldrb	r3, [r7, #10]
 80104b2:	109b      	asrs	r3, r3, #2
 80104b4:	b2db      	uxtb	r3, r3
 80104b6:	f003 0301 	and.w	r3, r3, #1
 80104ba:	b2da      	uxtb	r2, r3
 80104bc:	687b      	ldr	r3, [r7, #4]
 80104be:	701a      	strb	r2, [r3, #0]
    break;
 80104c0:	e010      	b.n	80104e4 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_PRE_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x40) >> 6;
 80104c2:	7abb      	ldrb	r3, [r7, #10]
 80104c4:	119b      	asrs	r3, r3, #6
 80104c6:	b2db      	uxtb	r3, r3
 80104c8:	f003 0301 	and.w	r3, r3, #1
 80104cc:	b2da      	uxtb	r2, r3
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	701a      	strb	r2, [r3, #0]
    break;
 80104d2:	e007      	b.n	80104e4 <sequence_step_enabled+0x94>
  case VL53L0X_SEQUENCESTEP_FINAL_RANGE:
    *pSequenceStepEnabled = (SequenceConfig & 0x80) >> 7;
 80104d4:	7abb      	ldrb	r3, [r7, #10]
 80104d6:	09db      	lsrs	r3, r3, #7
 80104d8:	b2da      	uxtb	r2, r3
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	701a      	strb	r2, [r3, #0]
    break;
 80104de:	e001      	b.n	80104e4 <sequence_step_enabled+0x94>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80104e0:	23fc      	movs	r3, #252	@ 0xfc
 80104e2:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 80104e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80104e8:	4618      	mov	r0, r3
 80104ea:	371c      	adds	r7, #28
 80104ec:	46bd      	mov	sp, r7
 80104ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80104f2:	4770      	bx	lr

080104f4 <VL53L0X_GetSequenceStepEnables>:
  return Status;
}

VL53L0X_Error VL53L0X_GetSequenceStepEnables(
    VL53L0X_DEV Dev,
    VL53L0X_SchedulerSequenceSteps_t *pSchedulerSequenceSteps) {
 80104f4:	b580      	push	{r7, lr}
 80104f6:	b084      	sub	sp, #16
 80104f8:	af00      	add	r7, sp, #0
 80104fa:	6078      	str	r0, [r7, #4]
 80104fc:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80104fe:	2300      	movs	r3, #0
 8010500:	73fb      	strb	r3, [r7, #15]
  uint8_t SequenceConfig = 0;
 8010502:	2300      	movs	r3, #0
 8010504:	73bb      	strb	r3, [r7, #14]

  Status =
      VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &SequenceConfig);
 8010506:	f107 030e 	add.w	r3, r7, #14
 801050a:	461a      	mov	r2, r3
 801050c:	2101      	movs	r1, #1
 801050e:	6878      	ldr	r0, [r7, #4]
 8010510:	f003 fef7 	bl	8014302 <VL53L0X_RdByte>
 8010514:	4603      	mov	r3, r0
 8010516:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 8010518:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801051c:	2b00      	cmp	r3, #0
 801051e:	d107      	bne.n	8010530 <VL53L0X_GetSequenceStepEnables+0x3c>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_TCC, SequenceConfig,
 8010520:	7bba      	ldrb	r2, [r7, #14]
 8010522:	683b      	ldr	r3, [r7, #0]
 8010524:	2100      	movs	r1, #0
 8010526:	6878      	ldr	r0, [r7, #4]
 8010528:	f7ff ff92 	bl	8010450 <sequence_step_enabled>
 801052c:	4603      	mov	r3, r0
 801052e:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->TccOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 8010530:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010534:	2b00      	cmp	r3, #0
 8010536:	d108      	bne.n	801054a <VL53L0X_GetSequenceStepEnables+0x56>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_DSS, SequenceConfig,
 8010538:	7bba      	ldrb	r2, [r7, #14]
 801053a:	683b      	ldr	r3, [r7, #0]
 801053c:	3302      	adds	r3, #2
 801053e:	2101      	movs	r1, #1
 8010540:	6878      	ldr	r0, [r7, #4]
 8010542:	f7ff ff85 	bl	8010450 <sequence_step_enabled>
 8010546:	4603      	mov	r3, r0
 8010548:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->DssOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 801054a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801054e:	2b00      	cmp	r3, #0
 8010550:	d108      	bne.n	8010564 <VL53L0X_GetSequenceStepEnables+0x70>
    Status =
        sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_MSRC, SequenceConfig,
 8010552:	7bba      	ldrb	r2, [r7, #14]
 8010554:	683b      	ldr	r3, [r7, #0]
 8010556:	3301      	adds	r3, #1
 8010558:	2102      	movs	r1, #2
 801055a:	6878      	ldr	r0, [r7, #4]
 801055c:	f7ff ff78 	bl	8010450 <sequence_step_enabled>
 8010560:	4603      	mov	r3, r0
 8010562:	73fb      	strb	r3, [r7, #15]
                              &pSchedulerSequenceSteps->MsrcOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 8010564:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010568:	2b00      	cmp	r3, #0
 801056a:	d108      	bne.n	801057e <VL53L0X_GetSequenceStepEnables+0x8a>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 801056c:	7bba      	ldrb	r2, [r7, #14]
 801056e:	683b      	ldr	r3, [r7, #0]
 8010570:	3303      	adds	r3, #3
 8010572:	2103      	movs	r1, #3
 8010574:	6878      	ldr	r0, [r7, #4]
 8010576:	f7ff ff6b 	bl	8010450 <sequence_step_enabled>
 801057a:	4603      	mov	r3, r0
 801057c:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->PreRangeOn);
  }
  if (Status == VL53L0X_ERROR_NONE) {
 801057e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010582:	2b00      	cmp	r3, #0
 8010584:	d108      	bne.n	8010598 <VL53L0X_GetSequenceStepEnables+0xa4>
    Status = sequence_step_enabled(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 8010586:	7bba      	ldrb	r2, [r7, #14]
 8010588:	683b      	ldr	r3, [r7, #0]
 801058a:	3304      	adds	r3, #4
 801058c:	2104      	movs	r1, #4
 801058e:	6878      	ldr	r0, [r7, #4]
 8010590:	f7ff ff5e 	bl	8010450 <sequence_step_enabled>
 8010594:	4603      	mov	r3, r0
 8010596:	73fb      	strb	r3, [r7, #15]
                                   SequenceConfig,
                                   &pSchedulerSequenceSteps->FinalRangeOn);
  }

  return Status;
 8010598:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801059c:	4618      	mov	r0, r3
 801059e:	3710      	adds	r7, #16
 80105a0:	46bd      	mov	sp, r7
 80105a2:	bd80      	pop	{r7, pc}

080105a4 <VL53L0X_GetSequenceStepTimeout>:
}

VL53L0X_Error
VL53L0X_GetSequenceStepTimeout(VL53L0X_DEV Dev,
                               VL53L0X_SequenceStepId SequenceStepId,
                               FixPoint1616_t *pTimeOutMilliSecs) {
 80105a4:	b580      	push	{r7, lr}
 80105a6:	b088      	sub	sp, #32
 80105a8:	af00      	add	r7, sp, #0
 80105aa:	60f8      	str	r0, [r7, #12]
 80105ac:	460b      	mov	r3, r1
 80105ae:	607a      	str	r2, [r7, #4]
 80105b0:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80105b2:	2300      	movs	r3, #0
 80105b4:	77fb      	strb	r3, [r7, #31]
  uint32_t TimeoutMicroSeconds;
  uint32_t WholeNumber_ms = 0;
 80105b6:	2300      	movs	r3, #0
 80105b8:	61bb      	str	r3, [r7, #24]
  uint32_t Fraction_ms = 0;
 80105ba:	2300      	movs	r3, #0
 80105bc:	617b      	str	r3, [r7, #20]

  Status = get_sequence_step_timeout(Dev, SequenceStepId, &TimeoutMicroSeconds);
 80105be:	f107 0210 	add.w	r2, r7, #16
 80105c2:	7afb      	ldrb	r3, [r7, #11]
 80105c4:	4619      	mov	r1, r3
 80105c6:	68f8      	ldr	r0, [r7, #12]
 80105c8:	f002 fbbe 	bl	8012d48 <get_sequence_step_timeout>
 80105cc:	4603      	mov	r3, r0
 80105ce:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 80105d0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80105d4:	2b00      	cmp	r3, #0
 80105d6:	d11c      	bne.n	8010612 <VL53L0X_GetSequenceStepTimeout+0x6e>
    WholeNumber_ms = TimeoutMicroSeconds / 1000;
 80105d8:	693b      	ldr	r3, [r7, #16]
 80105da:	4a11      	ldr	r2, [pc, #68]	@ (8010620 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 80105dc:	fba2 2303 	umull	r2, r3, r2, r3
 80105e0:	099b      	lsrs	r3, r3, #6
 80105e2:	61bb      	str	r3, [r7, #24]
    Fraction_ms = TimeoutMicroSeconds - (WholeNumber_ms * 1000);
 80105e4:	693a      	ldr	r2, [r7, #16]
 80105e6:	69bb      	ldr	r3, [r7, #24]
 80105e8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80105ec:	fb01 f303 	mul.w	r3, r1, r3
 80105f0:	1ad3      	subs	r3, r2, r3
 80105f2:	617b      	str	r3, [r7, #20]
    *pTimeOutMilliSecs =
        (WholeNumber_ms << 16) + (((Fraction_ms * 0xffff) + 500) / 1000);
 80105f4:	69bb      	ldr	r3, [r7, #24]
 80105f6:	0419      	lsls	r1, r3, #16
 80105f8:	697a      	ldr	r2, [r7, #20]
 80105fa:	4613      	mov	r3, r2
 80105fc:	041b      	lsls	r3, r3, #16
 80105fe:	1a9b      	subs	r3, r3, r2
 8010600:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8010604:	4a06      	ldr	r2, [pc, #24]	@ (8010620 <VL53L0X_GetSequenceStepTimeout+0x7c>)
 8010606:	fba2 2303 	umull	r2, r3, r2, r3
 801060a:	099b      	lsrs	r3, r3, #6
 801060c:	18ca      	adds	r2, r1, r3
    *pTimeOutMilliSecs =
 801060e:	687b      	ldr	r3, [r7, #4]
 8010610:	601a      	str	r2, [r3, #0]
  }

  return Status;
 8010612:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010616:	4618      	mov	r0, r3
 8010618:	3720      	adds	r7, #32
 801061a:	46bd      	mov	sp, r7
 801061c:	bd80      	pop	{r7, pc}
 801061e:	bf00      	nop
 8010620:	10624dd3 	.word	0x10624dd3

08010624 <VL53L0X_GetInterMeasurementPeriodMilliSeconds>:

  return Status;
}

VL53L0X_Error VL53L0X_GetInterMeasurementPeriodMilliSeconds(
    VL53L0X_DEV Dev, uint32_t *pInterMeasurementPeriodMilliSeconds) {
 8010624:	b580      	push	{r7, lr}
 8010626:	b084      	sub	sp, #16
 8010628:	af00      	add	r7, sp, #0
 801062a:	6078      	str	r0, [r7, #4]
 801062c:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801062e:	2300      	movs	r3, #0
 8010630:	73fb      	strb	r3, [r7, #15]
  uint16_t osc_calibrate_val;
  uint32_t IMPeriodMilliSeconds;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_OSC_CALIBRATE_VAL, &osc_calibrate_val);
 8010632:	f107 030c 	add.w	r3, r7, #12
 8010636:	461a      	mov	r2, r3
 8010638:	21f8      	movs	r1, #248	@ 0xf8
 801063a:	6878      	ldr	r0, [r7, #4]
 801063c:	f003 feec 	bl	8014418 <VL53L0X_RdWord>
 8010640:	4603      	mov	r3, r0
 8010642:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 8010644:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010648:	2b00      	cmp	r3, #0
 801064a:	d108      	bne.n	801065e <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x3a>
    Status = VL53L0X_RdDWord(Dev, VL53L0X_REG_SYSTEM_INTERMEASUREMENT_PERIOD,
 801064c:	f107 0308 	add.w	r3, r7, #8
 8010650:	461a      	mov	r2, r3
 8010652:	2104      	movs	r1, #4
 8010654:	6878      	ldr	r0, [r7, #4]
 8010656:	f003 ff17 	bl	8014488 <VL53L0X_RdDWord>
 801065a:	4603      	mov	r3, r0
 801065c:	73fb      	strb	r3, [r7, #15]
                             &IMPeriodMilliSeconds);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 801065e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010662:	2b00      	cmp	r3, #0
 8010664:	d10c      	bne.n	8010680 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x5c>
    if (osc_calibrate_val != 0) {
 8010666:	89bb      	ldrh	r3, [r7, #12]
 8010668:	2b00      	cmp	r3, #0
 801066a:	d005      	beq.n	8010678 <VL53L0X_GetInterMeasurementPeriodMilliSeconds+0x54>
      *pInterMeasurementPeriodMilliSeconds =
          IMPeriodMilliSeconds / osc_calibrate_val;
 801066c:	68bb      	ldr	r3, [r7, #8]
 801066e:	89ba      	ldrh	r2, [r7, #12]
 8010670:	fbb3 f2f2 	udiv	r2, r3, r2
      *pInterMeasurementPeriodMilliSeconds =
 8010674:	683b      	ldr	r3, [r7, #0]
 8010676:	601a      	str	r2, [r3, #0]
    }
    VL53L0X_SETPARAMETERFIELD(Dev, InterMeasurementPeriodMilliSeconds,
 8010678:	683b      	ldr	r3, [r7, #0]
 801067a:	681a      	ldr	r2, [r3, #0]
 801067c:	687b      	ldr	r3, [r7, #4]
 801067e:	619a      	str	r2, [r3, #24]
                              *pInterMeasurementPeriodMilliSeconds);
  }

  return Status;
 8010680:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010684:	4618      	mov	r0, r3
 8010686:	3710      	adds	r7, #16
 8010688:	46bd      	mov	sp, r7
 801068a:	bd80      	pop	{r7, pc}

0801068c <VL53L0X_GetXTalkCompensationEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetXTalkCompensationEnable(VL53L0X_DEV Dev,
                                   uint8_t *pXTalkCompensationEnable) {
 801068c:	b480      	push	{r7}
 801068e:	b085      	sub	sp, #20
 8010690:	af00      	add	r7, sp, #0
 8010692:	6078      	str	r0, [r7, #4]
 8010694:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010696:	2300      	movs	r3, #0
 8010698:	73fb      	strb	r3, [r7, #15]
  uint8_t Temp8;

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable, Temp8);
 801069a:	687b      	ldr	r3, [r7, #4]
 801069c:	7f1b      	ldrb	r3, [r3, #28]
 801069e:	73bb      	strb	r3, [r7, #14]
  *pXTalkCompensationEnable = Temp8;
 80106a0:	683b      	ldr	r3, [r7, #0]
 80106a2:	7bba      	ldrb	r2, [r7, #14]
 80106a4:	701a      	strb	r2, [r3, #0]

  return Status;
 80106a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80106aa:	4618      	mov	r0, r3
 80106ac:	3714      	adds	r7, #20
 80106ae:	46bd      	mov	sp, r7
 80106b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106b4:	4770      	bx	lr

080106b6 <VL53L0X_GetXTalkCompensationRateMegaCps>:

  return Status;
}

VL53L0X_Error VL53L0X_GetXTalkCompensationRateMegaCps(
    VL53L0X_DEV Dev, FixPoint1616_t *pXTalkCompensationRateMegaCps) {
 80106b6:	b580      	push	{r7, lr}
 80106b8:	b086      	sub	sp, #24
 80106ba:	af00      	add	r7, sp, #0
 80106bc:	6078      	str	r0, [r7, #4]
 80106be:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80106c0:	2300      	movs	r3, #0
 80106c2:	75fb      	strb	r3, [r7, #23]
  uint16_t Value;
  FixPoint1616_t TempFix1616;

  Status =
      VL53L0X_RdWord(Dev, VL53L0X_REG_CROSSTALK_COMPENSATION_PEAK_RATE_MCPS,
 80106c4:	f107 030e 	add.w	r3, r7, #14
 80106c8:	461a      	mov	r2, r3
 80106ca:	2120      	movs	r1, #32
 80106cc:	6878      	ldr	r0, [r7, #4]
 80106ce:	f003 fea3 	bl	8014418 <VL53L0X_RdWord>
 80106d2:	4603      	mov	r3, r0
 80106d4:	75fb      	strb	r3, [r7, #23]
                     (uint16_t *)&Value);
  if (Status == VL53L0X_ERROR_NONE) {
 80106d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d118      	bne.n	8010710 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    if (Value == 0) {
 80106de:	89fb      	ldrh	r3, [r7, #14]
 80106e0:	2b00      	cmp	r3, #0
 80106e2:	d109      	bne.n	80106f8 <VL53L0X_GetXTalkCompensationRateMegaCps+0x42>
      /* the Xtalk is disabled return value from memory */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 80106e4:	687b      	ldr	r3, [r7, #4]
 80106e6:	6a1b      	ldr	r3, [r3, #32]
 80106e8:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 80106ea:	683b      	ldr	r3, [r7, #0]
 80106ec:	693a      	ldr	r2, [r7, #16]
 80106ee:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 0);
 80106f0:	687b      	ldr	r3, [r7, #4]
 80106f2:	2200      	movs	r2, #0
 80106f4:	771a      	strb	r2, [r3, #28]
 80106f6:	e00b      	b.n	8010710 <VL53L0X_GetXTalkCompensationRateMegaCps+0x5a>
    } else {
      TempFix1616 = VL53L0X_FIXPOINT313TOFIXPOINT1616(Value);
 80106f8:	89fb      	ldrh	r3, [r7, #14]
 80106fa:	00db      	lsls	r3, r3, #3
 80106fc:	613b      	str	r3, [r7, #16]
      *pXTalkCompensationRateMegaCps = TempFix1616;
 80106fe:	683b      	ldr	r3, [r7, #0]
 8010700:	693a      	ldr	r2, [r7, #16]
 8010702:	601a      	str	r2, [r3, #0]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps, TempFix1616);
 8010704:	687b      	ldr	r3, [r7, #4]
 8010706:	693a      	ldr	r2, [r7, #16]
 8010708:	621a      	str	r2, [r3, #32]
      VL53L0X_SETPARAMETERFIELD(Dev, XTalkCompensationEnable, 1);
 801070a:	687b      	ldr	r3, [r7, #4]
 801070c:	2201      	movs	r2, #1
 801070e:	771a      	strb	r2, [r3, #28]
    }
  }

  return Status;
 8010710:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010714:	4618      	mov	r0, r3
 8010716:	3718      	adds	r7, #24
 8010718:	46bd      	mov	sp, r7
 801071a:	bd80      	pop	{r7, pc}

0801071c <VL53L0X_SetLimitCheckEnable>:
  return Status;
}

VL53L0X_Error VL53L0X_SetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t LimitCheckEnable) {
 801071c:	b580      	push	{r7, lr}
 801071e:	b086      	sub	sp, #24
 8010720:	af00      	add	r7, sp, #0
 8010722:	6078      	str	r0, [r7, #4]
 8010724:	460b      	mov	r3, r1
 8010726:	807b      	strh	r3, [r7, #2]
 8010728:	4613      	mov	r3, r2
 801072a:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801072c:	2300      	movs	r3, #0
 801072e:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t TempFix1616 = 0;
 8010730:	2300      	movs	r3, #0
 8010732:	613b      	str	r3, [r7, #16]
  uint8_t LimitCheckEnableInt = 0;
 8010734:	2300      	movs	r3, #0
 8010736:	73fb      	strb	r3, [r7, #15]
  uint8_t LimitCheckDisable = 0;
 8010738:	2300      	movs	r3, #0
 801073a:	73bb      	strb	r3, [r7, #14]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 801073c:	887b      	ldrh	r3, [r7, #2]
 801073e:	2b05      	cmp	r3, #5
 8010740:	d902      	bls.n	8010748 <VL53L0X_SetLimitCheckEnable+0x2c>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010742:	23fc      	movs	r3, #252	@ 0xfc
 8010744:	75fb      	strb	r3, [r7, #23]
 8010746:	e05b      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>
  } else {
    if (LimitCheckEnable == 0) {
 8010748:	787b      	ldrb	r3, [r7, #1]
 801074a:	2b00      	cmp	r3, #0
 801074c:	d106      	bne.n	801075c <VL53L0X_SetLimitCheckEnable+0x40>
      TempFix1616 = 0;
 801074e:	2300      	movs	r3, #0
 8010750:	613b      	str	r3, [r7, #16]
      LimitCheckEnableInt = 0;
 8010752:	2300      	movs	r3, #0
 8010754:	73fb      	strb	r3, [r7, #15]
      LimitCheckDisable = 1;
 8010756:	2301      	movs	r3, #1
 8010758:	73bb      	strb	r3, [r7, #14]
 801075a:	e00a      	b.n	8010772 <VL53L0X_SetLimitCheckEnable+0x56>

    } else {
      VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 801075c:	887b      	ldrh	r3, [r7, #2]
 801075e:	687a      	ldr	r2, [r7, #4]
 8010760:	330c      	adds	r3, #12
 8010762:	009b      	lsls	r3, r3, #2
 8010764:	4413      	add	r3, r2
 8010766:	685b      	ldr	r3, [r3, #4]
 8010768:	613b      	str	r3, [r7, #16]
                                     TempFix1616);
      LimitCheckDisable = 0;
 801076a:	2300      	movs	r3, #0
 801076c:	73bb      	strb	r3, [r7, #14]
      /* this to be sure to have either 0 or 1 */
      LimitCheckEnableInt = 1;
 801076e:	2301      	movs	r3, #1
 8010770:	73fb      	strb	r3, [r7, #15]
    }

    switch (LimitCheckId) {
 8010772:	887b      	ldrh	r3, [r7, #2]
 8010774:	2b05      	cmp	r3, #5
 8010776:	d841      	bhi.n	80107fc <VL53L0X_SetLimitCheckEnable+0xe0>
 8010778:	a201      	add	r2, pc, #4	@ (adr r2, 8010780 <VL53L0X_SetLimitCheckEnable+0x64>)
 801077a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801077e:	bf00      	nop
 8010780:	08010799 	.word	0x08010799
 8010784:	080107a3 	.word	0x080107a3
 8010788:	080107b9 	.word	0x080107b9
 801078c:	080107c3 	.word	0x080107c3
 8010790:	080107cd 	.word	0x080107cd
 8010794:	080107e5 	.word	0x080107e5

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 8010798:	687b      	ldr	r3, [r7, #4]
 801079a:	7bfa      	ldrb	r2, [r7, #15]
 801079c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckEnableInt);

      break;
 80107a0:	e02e      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(TempFix1616));
 80107a2:	693b      	ldr	r3, [r7, #16]
 80107a4:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 80107a6:	b29b      	uxth	r3, r3
 80107a8:	461a      	mov	r2, r3
 80107aa:	2144      	movs	r1, #68	@ 0x44
 80107ac:	6878      	ldr	r0, [r7, #4]
 80107ae:	f003 fecd 	bl	801454c <VL53L0X_WrWord>
 80107b2:	4603      	mov	r3, r0
 80107b4:	75fb      	strb	r3, [r7, #23]

      break;
 80107b6:	e023      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80107b8:	687b      	ldr	r3, [r7, #4]
 80107ba:	7bfa      	ldrb	r2, [r7, #15]
 80107bc:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckEnableInt);

      break;
 80107c0:	e01e      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable,
 80107c2:	687b      	ldr	r3, [r7, #4]
 80107c4:	7bfa      	ldrb	r2, [r7, #15]
 80107c6:	f883 202b 	strb.w	r2, [r3, #43]	@ 0x2b
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckEnableInt);

      break;
 80107ca:	e019      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:

      Temp8 = (uint8_t)(LimitCheckDisable << 1);
 80107cc:	7bbb      	ldrb	r3, [r7, #14]
 80107ce:	005b      	lsls	r3, r3, #1
 80107d0:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xFE, Temp8);
 80107d2:	7b7b      	ldrb	r3, [r7, #13]
 80107d4:	22fe      	movs	r2, #254	@ 0xfe
 80107d6:	2160      	movs	r1, #96	@ 0x60
 80107d8:	6878      	ldr	r0, [r7, #4]
 80107da:	f003 fee3 	bl	80145a4 <VL53L0X_UpdateByte>
 80107de:	4603      	mov	r3, r0
 80107e0:	75fb      	strb	r3, [r7, #23]

      break;
 80107e2:	e00d      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Temp8 = (uint8_t)(LimitCheckDisable << 4);
 80107e4:	7bbb      	ldrb	r3, [r7, #14]
 80107e6:	011b      	lsls	r3, r3, #4
 80107e8:	737b      	strb	r3, [r7, #13]
      Status =
          VL53L0X_UpdateByte(Dev, VL53L0X_REG_MSRC_CONFIG_CONTROL, 0xEF, Temp8);
 80107ea:	7b7b      	ldrb	r3, [r7, #13]
 80107ec:	22ef      	movs	r2, #239	@ 0xef
 80107ee:	2160      	movs	r1, #96	@ 0x60
 80107f0:	6878      	ldr	r0, [r7, #4]
 80107f2:	f003 fed7 	bl	80145a4 <VL53L0X_UpdateByte>
 80107f6:	4603      	mov	r3, r0
 80107f8:	75fb      	strb	r3, [r7, #23]

      break;
 80107fa:	e001      	b.n	8010800 <VL53L0X_SetLimitCheckEnable+0xe4>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 80107fc:	23fc      	movs	r3, #252	@ 0xfc
 80107fe:	75fb      	strb	r3, [r7, #23]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010800:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010804:	2b00      	cmp	r3, #0
 8010806:	d10f      	bne.n	8010828 <VL53L0X_SetLimitCheckEnable+0x10c>
    if (LimitCheckEnable == 0) {
 8010808:	787b      	ldrb	r3, [r7, #1]
 801080a:	2b00      	cmp	r3, #0
 801080c:	d106      	bne.n	801081c <VL53L0X_SetLimitCheckEnable+0x100>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 801080e:	887b      	ldrh	r3, [r7, #2]
 8010810:	687a      	ldr	r2, [r7, #4]
 8010812:	4413      	add	r3, r2
 8010814:	2200      	movs	r2, #0
 8010816:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 801081a:	e005      	b.n	8010828 <VL53L0X_SetLimitCheckEnable+0x10c>
    } else {
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 801081c:	887b      	ldrh	r3, [r7, #2]
 801081e:	687a      	ldr	r2, [r7, #4]
 8010820:	4413      	add	r3, r2
 8010822:	2201      	movs	r2, #1
 8010824:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
    }
  }

  return Status;
 8010828:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801082c:	4618      	mov	r0, r3
 801082e:	3718      	adds	r7, #24
 8010830:	46bd      	mov	sp, r7
 8010832:	bd80      	pop	{r7, pc}

08010834 <VL53L0X_GetLimitCheckEnable>:

VL53L0X_Error VL53L0X_GetLimitCheckEnable(VL53L0X_DEV Dev,
                                          uint16_t LimitCheckId,
                                          uint8_t *pLimitCheckEnable) {
 8010834:	b480      	push	{r7}
 8010836:	b087      	sub	sp, #28
 8010838:	af00      	add	r7, sp, #0
 801083a:	60f8      	str	r0, [r7, #12]
 801083c:	460b      	mov	r3, r1
 801083e:	607a      	str	r2, [r7, #4]
 8010840:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010842:	2300      	movs	r3, #0
 8010844:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  if (LimitCheckId >= VL53L0X_CHECKENABLE_NUMBER_OF_CHECKS) {
 8010846:	897b      	ldrh	r3, [r7, #10]
 8010848:	2b05      	cmp	r3, #5
 801084a:	d905      	bls.n	8010858 <VL53L0X_GetLimitCheckEnable+0x24>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 801084c:	23fc      	movs	r3, #252	@ 0xfc
 801084e:	75fb      	strb	r3, [r7, #23]
    *pLimitCheckEnable = 0;
 8010850:	687b      	ldr	r3, [r7, #4]
 8010852:	2200      	movs	r2, #0
 8010854:	701a      	strb	r2, [r3, #0]
 8010856:	e008      	b.n	801086a <VL53L0X_GetLimitCheckEnable+0x36>
  } else {
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 8010858:	897b      	ldrh	r3, [r7, #10]
 801085a:	68fa      	ldr	r2, [r7, #12]
 801085c:	4413      	add	r3, r2
 801085e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010862:	75bb      	strb	r3, [r7, #22]
    *pLimitCheckEnable = Temp8;
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	7dba      	ldrb	r2, [r7, #22]
 8010868:	701a      	strb	r2, [r3, #0]
  }

  return Status;
 801086a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801086e:	4618      	mov	r0, r3
 8010870:	371c      	adds	r7, #28
 8010872:	46bd      	mov	sp, r7
 8010874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010878:	4770      	bx	lr
	...

0801087c <VL53L0X_SetLimitCheckValue>:

VL53L0X_Error VL53L0X_SetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t LimitCheckValue) {
 801087c:	b580      	push	{r7, lr}
 801087e:	b086      	sub	sp, #24
 8010880:	af00      	add	r7, sp, #0
 8010882:	60f8      	str	r0, [r7, #12]
 8010884:	460b      	mov	r3, r1
 8010886:	607a      	str	r2, [r7, #4]
 8010888:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801088a:	2300      	movs	r3, #0
 801088c:	75fb      	strb	r3, [r7, #23]
  uint8_t Temp8;

  VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, Temp8);
 801088e:	897b      	ldrh	r3, [r7, #10]
 8010890:	68fa      	ldr	r2, [r7, #12]
 8010892:	4413      	add	r3, r2
 8010894:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8010898:	75bb      	strb	r3, [r7, #22]

  if (Temp8 == 0) { /* disabled write only internal value */
 801089a:	7dbb      	ldrb	r3, [r7, #22]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d107      	bne.n	80108b0 <VL53L0X_SetLimitCheckValue+0x34>
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 80108a0:	897b      	ldrh	r3, [r7, #10]
 80108a2:	68fa      	ldr	r2, [r7, #12]
 80108a4:	330c      	adds	r3, #12
 80108a6:	009b      	lsls	r3, r3, #2
 80108a8:	4413      	add	r3, r2
 80108aa:	687a      	ldr	r2, [r7, #4]
 80108ac:	605a      	str	r2, [r3, #4]
 80108ae:	e040      	b.n	8010932 <VL53L0X_SetLimitCheckValue+0xb6>
                                   LimitCheckValue);
  } else {

    switch (LimitCheckId) {
 80108b0:	897b      	ldrh	r3, [r7, #10]
 80108b2:	2b05      	cmp	r3, #5
 80108b4:	d830      	bhi.n	8010918 <VL53L0X_SetLimitCheckValue+0x9c>
 80108b6:	a201      	add	r2, pc, #4	@ (adr r2, 80108bc <VL53L0X_SetLimitCheckValue+0x40>)
 80108b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80108bc:	080108d5 	.word	0x080108d5
 80108c0:	080108dd 	.word	0x080108dd
 80108c4:	080108f3 	.word	0x080108f3
 80108c8:	080108fb 	.word	0x080108fb
 80108cc:	08010903 	.word	0x08010903
 80108d0:	08010903 	.word	0x08010903

    case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	687a      	ldr	r2, [r7, #4]
 80108d8:	635a      	str	r2, [r3, #52]	@ 0x34
                                     VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                     LimitCheckValue);
      break;
 80108da:	e01f      	b.n	801091c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:

      Status = VL53L0X_WrWord(
          Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT,
          VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 80108dc:	687b      	ldr	r3, [r7, #4]
 80108de:	0a5b      	lsrs	r3, r3, #9
      Status = VL53L0X_WrWord(
 80108e0:	b29b      	uxth	r3, r3
 80108e2:	461a      	mov	r2, r3
 80108e4:	2144      	movs	r1, #68	@ 0x44
 80108e6:	68f8      	ldr	r0, [r7, #12]
 80108e8:	f003 fe30 	bl	801454c <VL53L0X_WrWord>
 80108ec:	4603      	mov	r3, r0
 80108ee:	75fb      	strb	r3, [r7, #23]

      break;
 80108f0:	e014      	b.n	801091c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80108f2:	68fb      	ldr	r3, [r7, #12]
 80108f4:	687a      	ldr	r2, [r7, #4]
 80108f6:	63da      	str	r2, [r3, #60]	@ 0x3c
                                     VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                     LimitCheckValue);

      break;
 80108f8:	e010      	b.n	801091c <VL53L0X_SetLimitCheckValue+0xa0>

    case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:

      /* internal computation: */
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80108fa:	68fb      	ldr	r3, [r7, #12]
 80108fc:	687a      	ldr	r2, [r7, #4]
 80108fe:	641a      	str	r2, [r3, #64]	@ 0x40
                                     VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                     LimitCheckValue);

      break;
 8010900:	e00c      	b.n	801091c <VL53L0X_SetLimitCheckValue+0xa0>
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
    case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:

      Status =
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
                         VL53L0X_FIXPOINT1616TOFIXPOINT97(LimitCheckValue));
 8010902:	687b      	ldr	r3, [r7, #4]
 8010904:	0a5b      	lsrs	r3, r3, #9
          VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 8010906:	b29b      	uxth	r3, r3
 8010908:	461a      	mov	r2, r3
 801090a:	2164      	movs	r1, #100	@ 0x64
 801090c:	68f8      	ldr	r0, [r7, #12]
 801090e:	f003 fe1d 	bl	801454c <VL53L0X_WrWord>
 8010912:	4603      	mov	r3, r0
 8010914:	75fb      	strb	r3, [r7, #23]

      break;
 8010916:	e001      	b.n	801091c <VL53L0X_SetLimitCheckValue+0xa0>

    default:
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 8010918:	23fc      	movs	r3, #252	@ 0xfc
 801091a:	75fb      	strb	r3, [r7, #23]
    }

    if (Status == VL53L0X_ERROR_NONE) {
 801091c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010920:	2b00      	cmp	r3, #0
 8010922:	d106      	bne.n	8010932 <VL53L0X_SetLimitCheckValue+0xb6>
      VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8010924:	897b      	ldrh	r3, [r7, #10]
 8010926:	68fa      	ldr	r2, [r7, #12]
 8010928:	330c      	adds	r3, #12
 801092a:	009b      	lsls	r3, r3, #2
 801092c:	4413      	add	r3, r2
 801092e:	687a      	ldr	r2, [r7, #4]
 8010930:	605a      	str	r2, [r3, #4]
                                     LimitCheckValue);
    }
  }

  return Status;
 8010932:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010936:	4618      	mov	r0, r3
 8010938:	3718      	adds	r7, #24
 801093a:	46bd      	mov	sp, r7
 801093c:	bd80      	pop	{r7, pc}
 801093e:	bf00      	nop

08010940 <VL53L0X_GetLimitCheckValue>:

VL53L0X_Error VL53L0X_GetLimitCheckValue(VL53L0X_DEV Dev, uint16_t LimitCheckId,
                                         FixPoint1616_t *pLimitCheckValue) {
 8010940:	b580      	push	{r7, lr}
 8010942:	b088      	sub	sp, #32
 8010944:	af00      	add	r7, sp, #0
 8010946:	60f8      	str	r0, [r7, #12]
 8010948:	460b      	mov	r3, r1
 801094a:	607a      	str	r2, [r7, #4]
 801094c:	817b      	strh	r3, [r7, #10]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801094e:	2300      	movs	r3, #0
 8010950:	77fb      	strb	r3, [r7, #31]
  uint8_t EnableZeroValue = 0;
 8010952:	2300      	movs	r3, #0
 8010954:	77bb      	strb	r3, [r7, #30]
  uint16_t Temp16;
  FixPoint1616_t TempFix1616;

  switch (LimitCheckId) {
 8010956:	897b      	ldrh	r3, [r7, #10]
 8010958:	2b05      	cmp	r3, #5
 801095a:	d847      	bhi.n	80109ec <VL53L0X_GetLimitCheckValue+0xac>
 801095c:	a201      	add	r2, pc, #4	@ (adr r2, 8010964 <VL53L0X_GetLimitCheckValue+0x24>)
 801095e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010962:	bf00      	nop
 8010964:	0801097d 	.word	0x0801097d
 8010968:	08010989 	.word	0x08010989
 801096c:	080109af 	.word	0x080109af
 8010970:	080109bb 	.word	0x080109bb
 8010974:	080109c7 	.word	0x080109c7
 8010978:	080109c7 	.word	0x080109c7

  case VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 801097c:	68fb      	ldr	r3, [r7, #12]
 801097e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8010980:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE,
                                   TempFix1616);
    EnableZeroValue = 0;
 8010982:	2300      	movs	r3, #0
 8010984:	77bb      	strb	r3, [r7, #30]
    break;
 8010986:	e033      	b.n	80109f0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE:
    Status = VL53L0X_RdWord(
 8010988:	f107 0316 	add.w	r3, r7, #22
 801098c:	461a      	mov	r2, r3
 801098e:	2144      	movs	r1, #68	@ 0x44
 8010990:	68f8      	ldr	r0, [r7, #12]
 8010992:	f003 fd41 	bl	8014418 <VL53L0X_RdWord>
 8010996:	4603      	mov	r3, r0
 8010998:	77fb      	strb	r3, [r7, #31]
        Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_MIN_COUNT_RATE_RTN_LIMIT, &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 801099a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d102      	bne.n	80109a8 <VL53L0X_GetLimitCheckValue+0x68>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80109a2:	8afb      	ldrh	r3, [r7, #22]
 80109a4:	025b      	lsls	r3, r3, #9
 80109a6:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 1;
 80109a8:	2301      	movs	r3, #1
 80109aa:	77bb      	strb	r3, [r7, #30]
    break;
 80109ac:	e020      	b.n	80109f0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80109ae:	68fb      	ldr	r3, [r7, #12]
 80109b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80109b2:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
                                   TempFix1616);
    EnableZeroValue = 0;
 80109b4:	2300      	movs	r3, #0
 80109b6:	77bb      	strb	r3, [r7, #30]
    break;
 80109b8:	e01a      	b.n	80109f0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD:
    /* internal computation: */
    VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue,
 80109ba:	68fb      	ldr	r3, [r7, #12]
 80109bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80109be:	61bb      	str	r3, [r7, #24]
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   TempFix1616);
    EnableZeroValue = 0;
 80109c0:	2300      	movs	r3, #0
 80109c2:	77bb      	strb	r3, [r7, #30]
    break;
 80109c4:	e014      	b.n	80109f0 <VL53L0X_GetLimitCheckValue+0xb0>

  case VL53L0X_CHECKENABLE_SIGNAL_RATE_MSRC:
  case VL53L0X_CHECKENABLE_SIGNAL_RATE_PRE_RANGE:
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_MIN_COUNT_RATE_RTN_LIMIT,
 80109c6:	f107 0316 	add.w	r3, r7, #22
 80109ca:	461a      	mov	r2, r3
 80109cc:	2164      	movs	r1, #100	@ 0x64
 80109ce:	68f8      	ldr	r0, [r7, #12]
 80109d0:	f003 fd22 	bl	8014418 <VL53L0X_RdWord>
 80109d4:	4603      	mov	r3, r0
 80109d6:	77fb      	strb	r3, [r7, #31]
                            &Temp16);
    if (Status == VL53L0X_ERROR_NONE)
 80109d8:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80109dc:	2b00      	cmp	r3, #0
 80109de:	d102      	bne.n	80109e6 <VL53L0X_GetLimitCheckValue+0xa6>
      TempFix1616 = VL53L0X_FIXPOINT97TOFIXPOINT1616(Temp16);
 80109e0:	8afb      	ldrh	r3, [r7, #22]
 80109e2:	025b      	lsls	r3, r3, #9
 80109e4:	61bb      	str	r3, [r7, #24]

    EnableZeroValue = 0;
 80109e6:	2300      	movs	r3, #0
 80109e8:	77bb      	strb	r3, [r7, #30]
    break;
 80109ea:	e001      	b.n	80109f0 <VL53L0X_GetLimitCheckValue+0xb0>

  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80109ec:	23fc      	movs	r3, #252	@ 0xfc
 80109ee:	77fb      	strb	r3, [r7, #31]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 80109f0:	f997 301f 	ldrsb.w	r3, [r7, #31]
 80109f4:	2b00      	cmp	r3, #0
 80109f6:	d12a      	bne.n	8010a4e <VL53L0X_GetLimitCheckValue+0x10e>

    if (EnableZeroValue == 1) {
 80109f8:	7fbb      	ldrb	r3, [r7, #30]
 80109fa:	2b01      	cmp	r3, #1
 80109fc:	d124      	bne.n	8010a48 <VL53L0X_GetLimitCheckValue+0x108>

      if (TempFix1616 == 0) {
 80109fe:	69bb      	ldr	r3, [r7, #24]
 8010a00:	2b00      	cmp	r3, #0
 8010a02:	d110      	bne.n	8010a26 <VL53L0X_GetLimitCheckValue+0xe6>
        /* disabled: return value from memory */
        VL53L0X_GETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8010a04:	897b      	ldrh	r3, [r7, #10]
 8010a06:	68fa      	ldr	r2, [r7, #12]
 8010a08:	330c      	adds	r3, #12
 8010a0a:	009b      	lsls	r3, r3, #2
 8010a0c:	4413      	add	r3, r2
 8010a0e:	685b      	ldr	r3, [r3, #4]
 8010a10:	61bb      	str	r3, [r7, #24]
                                       TempFix1616);
        *pLimitCheckValue = TempFix1616;
 8010a12:	687b      	ldr	r3, [r7, #4]
 8010a14:	69ba      	ldr	r2, [r7, #24]
 8010a16:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 0);
 8010a18:	897b      	ldrh	r3, [r7, #10]
 8010a1a:	68fa      	ldr	r2, [r7, #12]
 8010a1c:	4413      	add	r3, r2
 8010a1e:	2200      	movs	r2, #0
 8010a20:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8010a24:	e013      	b.n	8010a4e <VL53L0X_GetLimitCheckValue+0x10e>
      } else {
        *pLimitCheckValue = TempFix1616;
 8010a26:	687b      	ldr	r3, [r7, #4]
 8010a28:	69ba      	ldr	r2, [r7, #24]
 8010a2a:	601a      	str	r2, [r3, #0]
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksValue, LimitCheckId,
 8010a2c:	897b      	ldrh	r3, [r7, #10]
 8010a2e:	68fa      	ldr	r2, [r7, #12]
 8010a30:	330c      	adds	r3, #12
 8010a32:	009b      	lsls	r3, r3, #2
 8010a34:	4413      	add	r3, r2
 8010a36:	69ba      	ldr	r2, [r7, #24]
 8010a38:	605a      	str	r2, [r3, #4]
                                       TempFix1616);
        VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksEnable, LimitCheckId, 1);
 8010a3a:	897b      	ldrh	r3, [r7, #10]
 8010a3c:	68fa      	ldr	r2, [r7, #12]
 8010a3e:	4413      	add	r3, r2
 8010a40:	2201      	movs	r2, #1
 8010a42:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
 8010a46:	e002      	b.n	8010a4e <VL53L0X_GetLimitCheckValue+0x10e>
      }
    } else {
      *pLimitCheckValue = TempFix1616;
 8010a48:	687b      	ldr	r3, [r7, #4]
 8010a4a:	69ba      	ldr	r2, [r7, #24]
 8010a4c:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 8010a4e:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8010a52:	4618      	mov	r0, r3
 8010a54:	3720      	adds	r7, #32
 8010a56:	46bd      	mov	sp, r7
 8010a58:	bd80      	pop	{r7, pc}
 8010a5a:	bf00      	nop

08010a5c <VL53L0X_GetWrapAroundCheckEnable>:
  return Status;
}

VL53L0X_Error
VL53L0X_GetWrapAroundCheckEnable(VL53L0X_DEV Dev,
                                 uint8_t *pWrapAroundCheckEnable) {
 8010a5c:	b580      	push	{r7, lr}
 8010a5e:	b084      	sub	sp, #16
 8010a60:	af00      	add	r7, sp, #0
 8010a62:	6078      	str	r0, [r7, #4]
 8010a64:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010a66:	2300      	movs	r3, #0
 8010a68:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, &data);
 8010a6a:	f107 030e 	add.w	r3, r7, #14
 8010a6e:	461a      	mov	r2, r3
 8010a70:	2101      	movs	r1, #1
 8010a72:	6878      	ldr	r0, [r7, #4]
 8010a74:	f003 fc45 	bl	8014302 <VL53L0X_RdByte>
 8010a78:	4603      	mov	r3, r0
 8010a7a:	73fb      	strb	r3, [r7, #15]
  if (Status == VL53L0X_ERROR_NONE) {
 8010a7c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010a80:	2b00      	cmp	r3, #0
 8010a82:	d10e      	bne.n	8010aa2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    PALDevDataSet(Dev, SequenceConfig, data);
 8010a84:	7bba      	ldrb	r2, [r7, #14]
 8010a86:	687b      	ldr	r3, [r7, #4]
 8010a88:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
    if (data & (0x01 << 7))
 8010a8c:	7bbb      	ldrb	r3, [r7, #14]
 8010a8e:	b25b      	sxtb	r3, r3
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	da03      	bge.n	8010a9c <VL53L0X_GetWrapAroundCheckEnable+0x40>
      *pWrapAroundCheckEnable = 0x01;
 8010a94:	683b      	ldr	r3, [r7, #0]
 8010a96:	2201      	movs	r2, #1
 8010a98:	701a      	strb	r2, [r3, #0]
 8010a9a:	e002      	b.n	8010aa2 <VL53L0X_GetWrapAroundCheckEnable+0x46>
    else
      *pWrapAroundCheckEnable = 0x00;
 8010a9c:	683b      	ldr	r3, [r7, #0]
 8010a9e:	2200      	movs	r2, #0
 8010aa0:	701a      	strb	r2, [r3, #0]
  }
  if (Status == VL53L0X_ERROR_NONE) {
 8010aa2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010aa6:	2b00      	cmp	r3, #0
 8010aa8:	d104      	bne.n	8010ab4 <VL53L0X_GetWrapAroundCheckEnable+0x58>
    VL53L0X_SETPARAMETERFIELD(Dev, WrapAroundCheckEnable,
 8010aaa:	683b      	ldr	r3, [r7, #0]
 8010aac:	781a      	ldrb	r2, [r3, #0]
 8010aae:	687b      	ldr	r3, [r7, #4]
 8010ab0:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
                              *pWrapAroundCheckEnable);
  }

  return Status;
 8010ab4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010ab8:	4618      	mov	r0, r3
 8010aba:	3710      	adds	r7, #16
 8010abc:	46bd      	mov	sp, r7
 8010abe:	bd80      	pop	{r7, pc}

08010ac0 <VL53L0X_PerformSingleMeasurement>:
}

/* End Group PAL Parameters Functions */

/* Group PAL Measurement Functions */
VL53L0X_Error VL53L0X_PerformSingleMeasurement(VL53L0X_DEV Dev) {
 8010ac0:	b580      	push	{r7, lr}
 8010ac2:	b084      	sub	sp, #16
 8010ac4:	af00      	add	r7, sp, #0
 8010ac6:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010ac8:	2300      	movs	r3, #0
 8010aca:	73fb      	strb	r3, [r7, #15]
  VL53L0X_DeviceModes DeviceMode;

  /* Get Current DeviceMode */
  Status = VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8010acc:	f107 030e 	add.w	r3, r7, #14
 8010ad0:	4619      	mov	r1, r3
 8010ad2:	6878      	ldr	r0, [r7, #4]
 8010ad4:	f7ff fbac 	bl	8010230 <VL53L0X_GetDeviceMode>
 8010ad8:	4603      	mov	r3, r0
 8010ada:	73fb      	strb	r3, [r7, #15]

  /* Start immediately to run a single ranging measurement in case of
   * single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 8010adc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d107      	bne.n	8010af4 <VL53L0X_PerformSingleMeasurement+0x34>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8010ae4:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 8010ae6:	2b00      	cmp	r3, #0
 8010ae8:	d104      	bne.n	8010af4 <VL53L0X_PerformSingleMeasurement+0x34>
    Status = VL53L0X_StartMeasurement(Dev);
 8010aea:	6878      	ldr	r0, [r7, #4]
 8010aec:	f000 f898 	bl	8010c20 <VL53L0X_StartMeasurement>
 8010af0:	4603      	mov	r3, r0
 8010af2:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8010af4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010af8:	2b00      	cmp	r3, #0
 8010afa:	d104      	bne.n	8010b06 <VL53L0X_PerformSingleMeasurement+0x46>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8010afc:	6878      	ldr	r0, [r7, #4]
 8010afe:	f001 faeb 	bl	80120d8 <VL53L0X_measurement_poll_for_completion>
 8010b02:	4603      	mov	r3, r0
 8010b04:	73fb      	strb	r3, [r7, #15]

  /* Change PAL State in case of single ranging or single histogram */
  if (Status == VL53L0X_ERROR_NONE &&
 8010b06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010b0a:	2b00      	cmp	r3, #0
 8010b0c:	d106      	bne.n	8010b1c <VL53L0X_PerformSingleMeasurement+0x5c>
      DeviceMode == VL53L0X_DEVICEMODE_SINGLE_RANGING)
 8010b0e:	7bbb      	ldrb	r3, [r7, #14]
  if (Status == VL53L0X_ERROR_NONE &&
 8010b10:	2b00      	cmp	r3, #0
 8010b12:	d103      	bne.n	8010b1c <VL53L0X_PerformSingleMeasurement+0x5c>
    PALDevDataSet(Dev, PalState, VL53L0X_STATE_IDLE);
 8010b14:	687b      	ldr	r3, [r7, #4]
 8010b16:	2203      	movs	r2, #3
 8010b18:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132

  return Status;
 8010b1c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010b20:	4618      	mov	r0, r3
 8010b22:	3710      	adds	r7, #16
 8010b24:	46bd      	mov	sp, r7
 8010b26:	bd80      	pop	{r7, pc}

08010b28 <VL53L0X_PerformRefCalibration>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformRefCalibration(VL53L0X_DEV Dev,
                                            uint8_t *pVhvSettings,
                                            uint8_t *pPhaseCal) {
 8010b28:	b580      	push	{r7, lr}
 8010b2a:	b086      	sub	sp, #24
 8010b2c:	af00      	add	r7, sp, #0
 8010b2e:	60f8      	str	r0, [r7, #12]
 8010b30:	60b9      	str	r1, [r7, #8]
 8010b32:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010b34:	2300      	movs	r3, #0
 8010b36:	75fb      	strb	r3, [r7, #23]

  Status = VL53L0X_perform_ref_calibration(Dev, pVhvSettings, pPhaseCal, 1);
 8010b38:	2301      	movs	r3, #1
 8010b3a:	687a      	ldr	r2, [r7, #4]
 8010b3c:	68b9      	ldr	r1, [r7, #8]
 8010b3e:	68f8      	ldr	r0, [r7, #12]
 8010b40:	f001 fa8d 	bl	801205e <VL53L0X_perform_ref_calibration>
 8010b44:	4603      	mov	r3, r0
 8010b46:	75fb      	strb	r3, [r7, #23]

  return Status;
 8010b48:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010b4c:	4618      	mov	r0, r3
 8010b4e:	3718      	adds	r7, #24
 8010b50:	46bd      	mov	sp, r7
 8010b52:	bd80      	pop	{r7, pc}

08010b54 <VL53L0X_CheckAndLoadInterruptSettings>:

  return Status;
}

VL53L0X_Error VL53L0X_CheckAndLoadInterruptSettings(VL53L0X_DEV Dev,
                                                    uint8_t StartNotStopFlag) {
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b086      	sub	sp, #24
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
 8010b5c:	460b      	mov	r3, r1
 8010b5e:	70fb      	strb	r3, [r7, #3]
  uint8_t InterruptConfig;
  FixPoint1616_t ThresholdLow;
  FixPoint1616_t ThresholdHigh;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010b60:	2300      	movs	r3, #0
 8010b62:	75fb      	strb	r3, [r7, #23]

  InterruptConfig =
 8010b64:	687b      	ldr	r3, [r7, #4]
 8010b66:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8010b6a:	75bb      	strb	r3, [r7, #22]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if ((InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW) ||
 8010b6c:	7dbb      	ldrb	r3, [r7, #22]
 8010b6e:	2b01      	cmp	r3, #1
 8010b70:	d005      	beq.n	8010b7e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
 8010b72:	7dbb      	ldrb	r3, [r7, #22]
 8010b74:	2b02      	cmp	r3, #2
 8010b76:	d002      	beq.n	8010b7e <VL53L0X_CheckAndLoadInterruptSettings+0x2a>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH) ||
 8010b78:	7dbb      	ldrb	r3, [r7, #22]
 8010b7a:	2b03      	cmp	r3, #3
 8010b7c:	d147      	bne.n	8010c0e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      (InterruptConfig == VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT)) {

    Status = VL53L0X_GetInterruptThresholds(
 8010b7e:	f107 030c 	add.w	r3, r7, #12
 8010b82:	f107 0210 	add.w	r2, r7, #16
 8010b86:	2101      	movs	r1, #1
 8010b88:	6878      	ldr	r0, [r7, #4]
 8010b8a:	f000 fb83 	bl	8011294 <VL53L0X_GetInterruptThresholds>
 8010b8e:	4603      	mov	r3, r0
 8010b90:	75fb      	strb	r3, [r7, #23]
        Dev, VL53L0X_DEVICEMODE_CONTINUOUS_RANGING, &ThresholdLow,
        &ThresholdHigh);

    if (((ThresholdLow > 255 * 65536) || (ThresholdHigh > 255 * 65536)) &&
 8010b92:	693b      	ldr	r3, [r7, #16]
 8010b94:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8010b98:	d803      	bhi.n	8010ba2 <VL53L0X_CheckAndLoadInterruptSettings+0x4e>
 8010b9a:	68fb      	ldr	r3, [r7, #12]
 8010b9c:	f5b3 0f7f 	cmp.w	r3, #16711680	@ 0xff0000
 8010ba0:	d935      	bls.n	8010c0e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
 8010ba2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d131      	bne.n	8010c0e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
        (Status == VL53L0X_ERROR_NONE)) {

      if (StartNotStopFlag != 0) {
 8010baa:	78fb      	ldrb	r3, [r7, #3]
 8010bac:	2b00      	cmp	r3, #0
 8010bae:	d006      	beq.n	8010bbe <VL53L0X_CheckAndLoadInterruptSettings+0x6a>
        Status = VL53L0X_load_tuning_settings(Dev, InterruptThresholdSettings);
 8010bb0:	491a      	ldr	r1, [pc, #104]	@ (8010c1c <VL53L0X_CheckAndLoadInterruptSettings+0xc8>)
 8010bb2:	6878      	ldr	r0, [r7, #4]
 8010bb4:	f002 fc64 	bl	8013480 <VL53L0X_load_tuning_settings>
 8010bb8:	4603      	mov	r3, r0
 8010bba:	75fb      	strb	r3, [r7, #23]
 8010bbc:	e027      	b.n	8010c0e <VL53L0X_CheckAndLoadInterruptSettings+0xba>
      } else {
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x04);
 8010bbe:	2204      	movs	r2, #4
 8010bc0:	21ff      	movs	r1, #255	@ 0xff
 8010bc2:	6878      	ldr	r0, [r7, #4]
 8010bc4:	f003 fc9e 	bl	8014504 <VL53L0X_WrByte>
 8010bc8:	4603      	mov	r3, r0
 8010bca:	461a      	mov	r2, r3
 8010bcc:	7dfb      	ldrb	r3, [r7, #23]
 8010bce:	4313      	orrs	r3, r2
 8010bd0:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x70, 0x00);
 8010bd2:	2200      	movs	r2, #0
 8010bd4:	2170      	movs	r1, #112	@ 0x70
 8010bd6:	6878      	ldr	r0, [r7, #4]
 8010bd8:	f003 fc94 	bl	8014504 <VL53L0X_WrByte>
 8010bdc:	4603      	mov	r3, r0
 8010bde:	461a      	mov	r2, r3
 8010be0:	7dfb      	ldrb	r3, [r7, #23]
 8010be2:	4313      	orrs	r3, r2
 8010be4:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8010be6:	2200      	movs	r2, #0
 8010be8:	21ff      	movs	r1, #255	@ 0xff
 8010bea:	6878      	ldr	r0, [r7, #4]
 8010bec:	f003 fc8a 	bl	8014504 <VL53L0X_WrByte>
 8010bf0:	4603      	mov	r3, r0
 8010bf2:	461a      	mov	r2, r3
 8010bf4:	7dfb      	ldrb	r3, [r7, #23]
 8010bf6:	4313      	orrs	r3, r2
 8010bf8:	75fb      	strb	r3, [r7, #23]
        Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8010bfa:	2200      	movs	r2, #0
 8010bfc:	2180      	movs	r1, #128	@ 0x80
 8010bfe:	6878      	ldr	r0, [r7, #4]
 8010c00:	f003 fc80 	bl	8014504 <VL53L0X_WrByte>
 8010c04:	4603      	mov	r3, r0
 8010c06:	461a      	mov	r2, r3
 8010c08:	7dfb      	ldrb	r3, [r7, #23]
 8010c0a:	4313      	orrs	r3, r2
 8010c0c:	75fb      	strb	r3, [r7, #23]
      }
    }
  }

  return Status;
 8010c0e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010c12:	4618      	mov	r0, r3
 8010c14:	3718      	adds	r7, #24
 8010c16:	46bd      	mov	sp, r7
 8010c18:	bd80      	pop	{r7, pc}
 8010c1a:	bf00      	nop
 8010c1c:	20000060 	.word	0x20000060

08010c20 <VL53L0X_StartMeasurement>:

VL53L0X_Error VL53L0X_StartMeasurement(VL53L0X_DEV Dev) {
 8010c20:	b580      	push	{r7, lr}
 8010c22:	b086      	sub	sp, #24
 8010c24:	af00      	add	r7, sp, #0
 8010c26:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010c28:	2300      	movs	r3, #0
 8010c2a:	75fb      	strb	r3, [r7, #23]
  VL53L0X_DeviceModes DeviceMode;
  uint8_t Byte;
  uint8_t StartStopByte = VL53L0X_REG_SYSRANGE_MODE_START_STOP;
 8010c2c:	2301      	movs	r3, #1
 8010c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  /* Get Current DeviceMode */
  VL53L0X_GetDeviceMode(Dev, &DeviceMode);
 8010c30:	f107 030e 	add.w	r3, r7, #14
 8010c34:	4619      	mov	r1, r3
 8010c36:	6878      	ldr	r0, [r7, #4]
 8010c38:	f7ff fafa 	bl	8010230 <VL53L0X_GetDeviceMode>

  switch (DeviceMode) {
 8010c3c:	7bbb      	ldrb	r3, [r7, #14]
 8010c3e:	2b03      	cmp	r3, #3
 8010c40:	d052      	beq.n	8010ce8 <VL53L0X_StartMeasurement+0xc8>
 8010c42:	2b03      	cmp	r3, #3
 8010c44:	dc6a      	bgt.n	8010d1c <VL53L0X_StartMeasurement+0xfc>
 8010c46:	2b00      	cmp	r3, #0
 8010c48:	d002      	beq.n	8010c50 <VL53L0X_StartMeasurement+0x30>
 8010c4a:	2b01      	cmp	r3, #1
 8010c4c:	d032      	beq.n	8010cb4 <VL53L0X_StartMeasurement+0x94>
 8010c4e:	e065      	b.n	8010d1c <VL53L0X_StartMeasurement+0xfc>
  case VL53L0X_DEVICEMODE_SINGLE_RANGING:
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x01);
 8010c50:	2201      	movs	r2, #1
 8010c52:	2100      	movs	r1, #0
 8010c54:	6878      	ldr	r0, [r7, #4]
 8010c56:	f003 fc55 	bl	8014504 <VL53L0X_WrByte>
 8010c5a:	4603      	mov	r3, r0
 8010c5c:	75fb      	strb	r3, [r7, #23]

    Byte = StartStopByte;
 8010c5e:	7bfb      	ldrb	r3, [r7, #15]
 8010c60:	737b      	strb	r3, [r7, #13]
    if (Status == VL53L0X_ERROR_NONE) {
 8010c62:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d15b      	bne.n	8010d22 <VL53L0X_StartMeasurement+0x102>
      /* Wait until start bit has been cleared */
      LoopNb = 0;
 8010c6a:	2300      	movs	r3, #0
 8010c6c:	613b      	str	r3, [r7, #16]
      do {
        if (LoopNb > 0)
 8010c6e:	693b      	ldr	r3, [r7, #16]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d008      	beq.n	8010c86 <VL53L0X_StartMeasurement+0x66>
          Status = VL53L0X_RdByte(Dev, VL53L0X_REG_SYSRANGE_START, &Byte);
 8010c74:	f107 030d 	add.w	r3, r7, #13
 8010c78:	461a      	mov	r2, r3
 8010c7a:	2100      	movs	r1, #0
 8010c7c:	6878      	ldr	r0, [r7, #4]
 8010c7e:	f003 fb40 	bl	8014302 <VL53L0X_RdByte>
 8010c82:	4603      	mov	r3, r0
 8010c84:	75fb      	strb	r3, [r7, #23]
        LoopNb = LoopNb + 1;
 8010c86:	693b      	ldr	r3, [r7, #16]
 8010c88:	3301      	adds	r3, #1
 8010c8a:	613b      	str	r3, [r7, #16]
      } while (((Byte & StartStopByte) == StartStopByte) &&
 8010c8c:	7b7a      	ldrb	r2, [r7, #13]
 8010c8e:	7bfb      	ldrb	r3, [r7, #15]
 8010c90:	4013      	ands	r3, r2
 8010c92:	b2db      	uxtb	r3, r3
               (Status == VL53L0X_ERROR_NONE) &&
 8010c94:	7bfa      	ldrb	r2, [r7, #15]
 8010c96:	429a      	cmp	r2, r3
 8010c98:	d106      	bne.n	8010ca8 <VL53L0X_StartMeasurement+0x88>
      } while (((Byte & StartStopByte) == StartStopByte) &&
 8010c9a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010c9e:	2b00      	cmp	r3, #0
 8010ca0:	d102      	bne.n	8010ca8 <VL53L0X_StartMeasurement+0x88>
               (Status == VL53L0X_ERROR_NONE) &&
 8010ca2:	693b      	ldr	r3, [r7, #16]
 8010ca4:	2bc7      	cmp	r3, #199	@ 0xc7
 8010ca6:	d9e2      	bls.n	8010c6e <VL53L0X_StartMeasurement+0x4e>
               (LoopNb < VL53L0X_DEFAULT_MAX_LOOP));

      if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 8010ca8:	693b      	ldr	r3, [r7, #16]
 8010caa:	2bc7      	cmp	r3, #199	@ 0xc7
 8010cac:	d939      	bls.n	8010d22 <VL53L0X_StartMeasurement+0x102>
        Status = VL53L0X_ERROR_TIME_OUT;
 8010cae:	23f9      	movs	r3, #249	@ 0xf9
 8010cb0:	75fb      	strb	r3, [r7, #23]
    }

    break;
 8010cb2:	e036      	b.n	8010d22 <VL53L0X_StartMeasurement+0x102>
  case VL53L0X_DEVICEMODE_CONTINUOUS_RANGING:
    /* Back-to-back mode */

    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010cb4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010cb8:	2b00      	cmp	r3, #0
 8010cba:	d105      	bne.n	8010cc8 <VL53L0X_StartMeasurement+0xa8>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8010cbc:	2101      	movs	r1, #1
 8010cbe:	6878      	ldr	r0, [r7, #4]
 8010cc0:	f7ff ff48 	bl	8010b54 <VL53L0X_CheckAndLoadInterruptSettings>
 8010cc4:	4603      	mov	r3, r0
 8010cc6:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8010cc8:	2202      	movs	r2, #2
 8010cca:	2100      	movs	r1, #0
 8010ccc:	6878      	ldr	r0, [r7, #4]
 8010cce:	f003 fc19 	bl	8014504 <VL53L0X_WrByte>
 8010cd2:	4603      	mov	r3, r0
 8010cd4:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_BACKTOBACK);
    if (Status == VL53L0X_ERROR_NONE) {
 8010cd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010cda:	2b00      	cmp	r3, #0
 8010cdc:	d123      	bne.n	8010d26 <VL53L0X_StartMeasurement+0x106>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8010cde:	687b      	ldr	r3, [r7, #4]
 8010ce0:	2204      	movs	r2, #4
 8010ce2:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 8010ce6:	e01e      	b.n	8010d26 <VL53L0X_StartMeasurement+0x106>
  case VL53L0X_DEVICEMODE_CONTINUOUS_TIMED_RANGING:
    /* Continuous mode */
    /* Check if need to apply interrupt settings */
    if (Status == VL53L0X_ERROR_NONE)
 8010ce8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010cec:	2b00      	cmp	r3, #0
 8010cee:	d105      	bne.n	8010cfc <VL53L0X_StartMeasurement+0xdc>
      Status = VL53L0X_CheckAndLoadInterruptSettings(Dev, 1);
 8010cf0:	2101      	movs	r1, #1
 8010cf2:	6878      	ldr	r0, [r7, #4]
 8010cf4:	f7ff ff2e 	bl	8010b54 <VL53L0X_CheckAndLoadInterruptSettings>
 8010cf8:	4603      	mov	r3, r0
 8010cfa:	75fb      	strb	r3, [r7, #23]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8010cfc:	2204      	movs	r2, #4
 8010cfe:	2100      	movs	r1, #0
 8010d00:	6878      	ldr	r0, [r7, #4]
 8010d02:	f003 fbff 	bl	8014504 <VL53L0X_WrByte>
 8010d06:	4603      	mov	r3, r0
 8010d08:	75fb      	strb	r3, [r7, #23]
                            VL53L0X_REG_SYSRANGE_MODE_TIMED);

    if (Status == VL53L0X_ERROR_NONE) {
 8010d0a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8010d0e:	2b00      	cmp	r3, #0
 8010d10:	d10b      	bne.n	8010d2a <VL53L0X_StartMeasurement+0x10a>
      /* Set PAL State to Running */
      PALDevDataSet(Dev, PalState, VL53L0X_STATE_RUNNING);
 8010d12:	687b      	ldr	r3, [r7, #4]
 8010d14:	2204      	movs	r2, #4
 8010d16:	f883 2132 	strb.w	r2, [r3, #306]	@ 0x132
    }
    break;
 8010d1a:	e006      	b.n	8010d2a <VL53L0X_StartMeasurement+0x10a>
  default:
    /* Selected mode not supported */
    Status = VL53L0X_ERROR_MODE_NOT_SUPPORTED;
 8010d1c:	23f8      	movs	r3, #248	@ 0xf8
 8010d1e:	75fb      	strb	r3, [r7, #23]
 8010d20:	e004      	b.n	8010d2c <VL53L0X_StartMeasurement+0x10c>
    break;
 8010d22:	bf00      	nop
 8010d24:	e002      	b.n	8010d2c <VL53L0X_StartMeasurement+0x10c>
    break;
 8010d26:	bf00      	nop
 8010d28:	e000      	b.n	8010d2c <VL53L0X_StartMeasurement+0x10c>
    break;
 8010d2a:	bf00      	nop
  }

  return Status;
 8010d2c:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8010d30:	4618      	mov	r0, r3
 8010d32:	3718      	adds	r7, #24
 8010d34:	46bd      	mov	sp, r7
 8010d36:	bd80      	pop	{r7, pc}

08010d38 <VL53L0X_GetMeasurementDataReady>:

  return Status;
}

VL53L0X_Error VL53L0X_GetMeasurementDataReady(VL53L0X_DEV Dev,
                                              uint8_t *pMeasurementDataReady) {
 8010d38:	b580      	push	{r7, lr}
 8010d3a:	b084      	sub	sp, #16
 8010d3c:	af00      	add	r7, sp, #0
 8010d3e:	6078      	str	r0, [r7, #4]
 8010d40:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010d42:	2300      	movs	r3, #0
 8010d44:	73fb      	strb	r3, [r7, #15]
  uint8_t SysRangeStatusRegister;
  uint8_t InterruptConfig;
  uint32_t InterruptMask;

  InterruptConfig =
 8010d46:	687b      	ldr	r3, [r7, #4]
 8010d48:	f893 30da 	ldrb.w	r3, [r3, #218]	@ 0xda
 8010d4c:	73bb      	strb	r3, [r7, #14]
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality);

  if (InterruptConfig == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY) {
 8010d4e:	7bbb      	ldrb	r3, [r7, #14]
 8010d50:	2b04      	cmp	r3, #4
 8010d52:	d112      	bne.n	8010d7a <VL53L0X_GetMeasurementDataReady+0x42>
    Status = VL53L0X_GetInterruptMaskStatus(Dev, &InterruptMask);
 8010d54:	f107 0308 	add.w	r3, r7, #8
 8010d58:	4619      	mov	r1, r3
 8010d5a:	6878      	ldr	r0, [r7, #4]
 8010d5c:	f000 fb0e 	bl	801137c <VL53L0X_GetInterruptMaskStatus>
 8010d60:	4603      	mov	r3, r0
 8010d62:	73fb      	strb	r3, [r7, #15]
    if (InterruptMask == VL53L0X_REG_SYSTEM_INTERRUPT_GPIO_NEW_SAMPLE_READY)
 8010d64:	68bb      	ldr	r3, [r7, #8]
 8010d66:	2b04      	cmp	r3, #4
 8010d68:	d103      	bne.n	8010d72 <VL53L0X_GetMeasurementDataReady+0x3a>
      *pMeasurementDataReady = 1;
 8010d6a:	683b      	ldr	r3, [r7, #0]
 8010d6c:	2201      	movs	r2, #1
 8010d6e:	701a      	strb	r2, [r3, #0]
 8010d70:	e01c      	b.n	8010dac <VL53L0X_GetMeasurementDataReady+0x74>
    else
      *pMeasurementDataReady = 0;
 8010d72:	683b      	ldr	r3, [r7, #0]
 8010d74:	2200      	movs	r2, #0
 8010d76:	701a      	strb	r2, [r3, #0]
 8010d78:	e018      	b.n	8010dac <VL53L0X_GetMeasurementDataReady+0x74>
  } else {
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_RANGE_STATUS,
 8010d7a:	f107 030d 	add.w	r3, r7, #13
 8010d7e:	461a      	mov	r2, r3
 8010d80:	2114      	movs	r1, #20
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f003 fabd 	bl	8014302 <VL53L0X_RdByte>
 8010d88:	4603      	mov	r3, r0
 8010d8a:	73fb      	strb	r3, [r7, #15]
                            &SysRangeStatusRegister);
    if (Status == VL53L0X_ERROR_NONE) {
 8010d8c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010d90:	2b00      	cmp	r3, #0
 8010d92:	d10b      	bne.n	8010dac <VL53L0X_GetMeasurementDataReady+0x74>
      if (SysRangeStatusRegister & 0x01)
 8010d94:	7b7b      	ldrb	r3, [r7, #13]
 8010d96:	f003 0301 	and.w	r3, r3, #1
 8010d9a:	2b00      	cmp	r3, #0
 8010d9c:	d003      	beq.n	8010da6 <VL53L0X_GetMeasurementDataReady+0x6e>
        *pMeasurementDataReady = 1;
 8010d9e:	683b      	ldr	r3, [r7, #0]
 8010da0:	2201      	movs	r2, #1
 8010da2:	701a      	strb	r2, [r3, #0]
 8010da4:	e002      	b.n	8010dac <VL53L0X_GetMeasurementDataReady+0x74>
      else
        *pMeasurementDataReady = 0;
 8010da6:	683b      	ldr	r3, [r7, #0]
 8010da8:	2200      	movs	r2, #0
 8010daa:	701a      	strb	r2, [r3, #0]
    }
  }

  return Status;
 8010dac:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8010db0:	4618      	mov	r0, r3
 8010db2:	3710      	adds	r7, #16
 8010db4:	46bd      	mov	sp, r7
 8010db6:	bd80      	pop	{r7, pc}

08010db8 <VL53L0X_GetRangingMeasurementData>:
  return Status;
}

VL53L0X_Error VL53L0X_GetRangingMeasurementData(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8010db8:	b5b0      	push	{r4, r5, r7, lr}
 8010dba:	b096      	sub	sp, #88	@ 0x58
 8010dbc:	af02      	add	r7, sp, #8
 8010dbe:	6078      	str	r0, [r7, #4]
 8010dc0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010dc2:	2300      	movs	r3, #0
 8010dc4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
   * use multi read even if some registers are not useful, result will
   * be more efficient
   * start reading at 0x14 dec20
   * end reading at 0x21 dec33 total 14 bytes to read
   */
  Status = VL53L0X_ReadMulti(Dev, 0x14, localBuffer, 12);
 8010dc8:	f107 0228 	add.w	r2, r7, #40	@ 0x28
 8010dcc:	230c      	movs	r3, #12
 8010dce:	2114      	movs	r1, #20
 8010dd0:	6878      	ldr	r0, [r7, #4]
 8010dd2:	f003 faf3 	bl	80143bc <VL53L0X_ReadMulti>
 8010dd6:	4603      	mov	r3, r0
 8010dd8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  if (Status == VL53L0X_ERROR_NONE) {
 8010ddc:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8010de0:	2b00      	cmp	r3, #0
 8010de2:	f040 80c8 	bne.w	8010f76 <VL53L0X_GetRangingMeasurementData+0x1be>

    pRangingMeasurementData->ZoneId = 0;    /* Only one zone */
 8010de6:	683b      	ldr	r3, [r7, #0]
 8010de8:	2200      	movs	r2, #0
 8010dea:	759a      	strb	r2, [r3, #22]
    pRangingMeasurementData->TimeStamp = 0; /* Not Implemented */
 8010dec:	683b      	ldr	r3, [r7, #0]
 8010dee:	2200      	movs	r2, #0
 8010df0:	601a      	str	r2, [r3, #0]

    tmpuint16 = VL53L0X_MAKEUINT16(localBuffer[11], localBuffer[10]);
 8010df2:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8010df6:	021b      	lsls	r3, r3, #8
 8010df8:	b29b      	uxth	r3, r3
 8010dfa:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8010dfe:	4413      	add	r3, r2
 8010e00:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
    /* cut1.1 if SYSTEM__RANGE_CONFIG if 1 range is 2bits fractional
     *(format 11.2) else no fractional
     */

    pRangingMeasurementData->MeasurementTimeUsec = 0;
 8010e04:	683b      	ldr	r3, [r7, #0]
 8010e06:	2200      	movs	r2, #0
 8010e08:	605a      	str	r2, [r3, #4]

    SignalRate = VL53L0X_FIXPOINT97TOFIXPOINT1616(
 8010e0a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8010e0e:	021b      	lsls	r3, r3, #8
 8010e10:	b29b      	uxth	r3, r3
 8010e12:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8010e16:	4413      	add	r3, r2
 8010e18:	b29b      	uxth	r3, r3
 8010e1a:	025b      	lsls	r3, r3, #9
 8010e1c:	647b      	str	r3, [r7, #68]	@ 0x44
        VL53L0X_MAKEUINT16(localBuffer[7], localBuffer[6]));
    /* peak_signal_count_rate_rtn_mcps */
    pRangingMeasurementData->SignalRateRtnMegaCps = SignalRate;
 8010e1e:	683b      	ldr	r3, [r7, #0]
 8010e20:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010e22:	60da      	str	r2, [r3, #12]

    AmbientRate = VL53L0X_MAKEUINT16(localBuffer[9], localBuffer[8]);
 8010e24:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8010e28:	021b      	lsls	r3, r3, #8
 8010e2a:	b29b      	uxth	r3, r3
 8010e2c:	f897 2031 	ldrb.w	r2, [r7, #49]	@ 0x31
 8010e30:	4413      	add	r3, r2
 8010e32:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
    pRangingMeasurementData->AmbientRateRtnMegaCps =
        VL53L0X_FIXPOINT97TOFIXPOINT1616(AmbientRate);
 8010e36:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8010e3a:	025a      	lsls	r2, r3, #9
    pRangingMeasurementData->AmbientRateRtnMegaCps =
 8010e3c:	683b      	ldr	r3, [r7, #0]
 8010e3e:	611a      	str	r2, [r3, #16]

    EffectiveSpadRtnCount = VL53L0X_MAKEUINT16(localBuffer[3], localBuffer[2]);
 8010e40:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8010e44:	021b      	lsls	r3, r3, #8
 8010e46:	b29b      	uxth	r3, r3
 8010e48:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 8010e4c:	4413      	add	r3, r2
 8010e4e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
    /* EffectiveSpadRtnCount is 8.8 format */
    pRangingMeasurementData->EffectiveSpadRtnCount = EffectiveSpadRtnCount;
 8010e52:	683b      	ldr	r3, [r7, #0]
 8010e54:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010e58:	829a      	strh	r2, [r3, #20]

    DeviceRangeStatus = localBuffer[0];
 8010e5a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8010e5e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

    /* Get Linearity Corrective Gain */
    LinearityCorrectiveGain = PALDevDataGet(Dev, LinearityCorrectiveGain);
 8010e62:	687b      	ldr	r3, [r7, #4]
 8010e64:	f8b3 314e 	ldrh.w	r3, [r3, #334]	@ 0x14e
 8010e68:	87bb      	strh	r3, [r7, #60]	@ 0x3c

    /* Get ranging configuration */
    RangeFractionalEnable = PALDevDataGet(Dev, RangeFractionalEnable);
 8010e6a:	687b      	ldr	r3, [r7, #4]
 8010e6c:	f893 3131 	ldrb.w	r3, [r3, #305]	@ 0x131
 8010e70:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b

    if (LinearityCorrectiveGain != 1000) {
 8010e74:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e76:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8010e7a:	d046      	beq.n	8010f0a <VL53L0X_GetRangingMeasurementData+0x152>

      tmpuint16 =
          (uint16_t)((LinearityCorrectiveGain * tmpuint16 + 500) / 1000);
 8010e7c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8010e7e:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8010e82:	fb02 f303 	mul.w	r3, r2, r3
 8010e86:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8010e8a:	4a58      	ldr	r2, [pc, #352]	@ (8010fec <VL53L0X_GetRangingMeasurementData+0x234>)
 8010e8c:	fb82 1203 	smull	r1, r2, r2, r3
 8010e90:	1192      	asrs	r2, r2, #6
 8010e92:	17db      	asrs	r3, r3, #31
 8010e94:	1ad3      	subs	r3, r2, r3
      tmpuint16 =
 8010e96:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      /* Implement Xtalk */
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8010e9a:	687b      	ldr	r3, [r7, #4]
 8010e9c:	6a1b      	ldr	r3, [r3, #32]
 8010e9e:	873b      	strh	r3, [r7, #56]	@ 0x38
                                XTalkCompensationRateMegaCps);
      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationEnable,
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	7f1b      	ldrb	r3, [r3, #28]
 8010ea4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
                                XTalkCompensationEnable);

      if (XTalkCompensationEnable) {
 8010ea8:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8010eac:	2b00      	cmp	r3, #0
 8010eae:	d02c      	beq.n	8010f0a <VL53L0X_GetRangingMeasurementData+0x152>

        if ((SignalRate -
             ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8)) <=
 8010eb0:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010eb2:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010eb6:	fb02 f303 	mul.w	r3, r2, r3
 8010eba:	121a      	asrs	r2, r3, #8
 8010ebc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
        if ((SignalRate -
 8010ebe:	429a      	cmp	r2, r3
 8010ec0:	d10d      	bne.n	8010ede <VL53L0X_GetRangingMeasurementData+0x126>
            0) {
          if (RangeFractionalEnable)
 8010ec2:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d004      	beq.n	8010ed4 <VL53L0X_GetRangingMeasurementData+0x11c>
            XtalkRangeMilliMeter = 8888;
 8010eca:	f242 23b8 	movw	r3, #8888	@ 0x22b8
 8010ece:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8010ed2:	e016      	b.n	8010f02 <VL53L0X_GetRangingMeasurementData+0x14a>
          else
            XtalkRangeMilliMeter = 8888 << 2;
 8010ed4:	f648 23e0 	movw	r3, #35552	@ 0x8ae0
 8010ed8:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8010edc:	e011      	b.n	8010f02 <VL53L0X_GetRangingMeasurementData+0x14a>
        } else {
          XtalkRangeMilliMeter =
              (tmpuint16 * SignalRate) /
 8010ede:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010ee2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010ee4:	fb03 f202 	mul.w	r2, r3, r2
              (SignalRate -
               ((XTalkCompensationRateMegaCps * EffectiveSpadRtnCount) >> 8));
 8010ee8:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8010eea:	f8b7 1040 	ldrh.w	r1, [r7, #64]	@ 0x40
 8010eee:	fb01 f303 	mul.w	r3, r1, r3
 8010ef2:	121b      	asrs	r3, r3, #8
 8010ef4:	4619      	mov	r1, r3
              (SignalRate -
 8010ef6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8010ef8:	1a5b      	subs	r3, r3, r1
              (tmpuint16 * SignalRate) /
 8010efa:	fbb2 f3f3 	udiv	r3, r2, r3
          XtalkRangeMilliMeter =
 8010efe:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
        }

        tmpuint16 = XtalkRangeMilliMeter;
 8010f02:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8010f06:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
      }
    }

    if (RangeFractionalEnable) {
 8010f0a:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8010f0e:	2b00      	cmp	r3, #0
 8010f10:	d00d      	beq.n	8010f2e <VL53L0X_GetRangingMeasurementData+0x176>
      pRangingMeasurementData->RangeMilliMeter = (uint16_t)((tmpuint16) >> 2);
 8010f12:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010f16:	089b      	lsrs	r3, r3, #2
 8010f18:	b29a      	uxth	r2, r3
 8010f1a:	683b      	ldr	r3, [r7, #0]
 8010f1c:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart =
          (uint8_t)((tmpuint16 & 0x03) << 6);
 8010f1e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8010f22:	b2db      	uxtb	r3, r3
 8010f24:	019b      	lsls	r3, r3, #6
 8010f26:	b2da      	uxtb	r2, r3
      pRangingMeasurementData->RangeFractionalPart =
 8010f28:	683b      	ldr	r3, [r7, #0]
 8010f2a:	75da      	strb	r2, [r3, #23]
 8010f2c:	e006      	b.n	8010f3c <VL53L0X_GetRangingMeasurementData+0x184>
    } else {
      pRangingMeasurementData->RangeMilliMeter = tmpuint16;
 8010f2e:	683b      	ldr	r3, [r7, #0]
 8010f30:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8010f34:	811a      	strh	r2, [r3, #8]
      pRangingMeasurementData->RangeFractionalPart = 0;
 8010f36:	683b      	ldr	r3, [r7, #0]
 8010f38:	2200      	movs	r2, #0
 8010f3a:	75da      	strb	r2, [r3, #23]
     * For a standard definition of RangeStatus, this should
     * return 0 in case of good result after a ranging
     * The range status depends on the device so call a device
     * specific function to obtain the right Status.
     */
    Status |= VL53L0X_get_pal_range_status(
 8010f3c:	f8b7 2040 	ldrh.w	r2, [r7, #64]	@ 0x40
 8010f40:	f897 103f 	ldrb.w	r1, [r7, #63]	@ 0x3f
 8010f44:	f107 0336 	add.w	r3, r7, #54	@ 0x36
 8010f48:	9301      	str	r3, [sp, #4]
 8010f4a:	683b      	ldr	r3, [r7, #0]
 8010f4c:	9300      	str	r3, [sp, #0]
 8010f4e:	4613      	mov	r3, r2
 8010f50:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8010f52:	6878      	ldr	r0, [r7, #4]
 8010f54:	f002 fef6 	bl	8013d44 <VL53L0X_get_pal_range_status>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	461a      	mov	r2, r3
 8010f5c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8010f60:	4313      	orrs	r3, r2
 8010f62:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        Dev, DeviceRangeStatus, SignalRate, EffectiveSpadRtnCount,
        pRangingMeasurementData, &PalRangeStatus);

    if (Status == VL53L0X_ERROR_NONE)
 8010f66:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8010f6a:	2b00      	cmp	r3, #0
 8010f6c:	d103      	bne.n	8010f76 <VL53L0X_GetRangingMeasurementData+0x1be>
      pRangingMeasurementData->RangeStatus = PalRangeStatus;
 8010f6e:	f897 2036 	ldrb.w	r2, [r7, #54]	@ 0x36
 8010f72:	683b      	ldr	r3, [r7, #0]
 8010f74:	761a      	strb	r2, [r3, #24]
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8010f76:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
 8010f7a:	2b00      	cmp	r3, #0
 8010f7c:	d12f      	bne.n	8010fde <VL53L0X_GetRangingMeasurementData+0x226>
    /* Copy last read data into Dev buffer */
    LastRangeDataBuffer = PALDevDataGet(Dev, LastRangeMeasure);
 8010f7e:	687b      	ldr	r3, [r7, #4]
 8010f80:	f107 040c 	add.w	r4, r7, #12
 8010f84:	f103 0550 	add.w	r5, r3, #80	@ 0x50
 8010f88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010f8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010f8c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010f90:	e884 0007 	stmia.w	r4, {r0, r1, r2}

    LastRangeDataBuffer.RangeMilliMeter =
        pRangingMeasurementData->RangeMilliMeter;
 8010f94:	683b      	ldr	r3, [r7, #0]
 8010f96:	891b      	ldrh	r3, [r3, #8]
    LastRangeDataBuffer.RangeMilliMeter =
 8010f98:	82bb      	strh	r3, [r7, #20]
    LastRangeDataBuffer.RangeFractionalPart =
        pRangingMeasurementData->RangeFractionalPart;
 8010f9a:	683b      	ldr	r3, [r7, #0]
 8010f9c:	7ddb      	ldrb	r3, [r3, #23]
    LastRangeDataBuffer.RangeFractionalPart =
 8010f9e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
    LastRangeDataBuffer.RangeDMaxMilliMeter =
        pRangingMeasurementData->RangeDMaxMilliMeter;
 8010fa2:	683b      	ldr	r3, [r7, #0]
 8010fa4:	895b      	ldrh	r3, [r3, #10]
    LastRangeDataBuffer.RangeDMaxMilliMeter =
 8010fa6:	82fb      	strh	r3, [r7, #22]
    LastRangeDataBuffer.MeasurementTimeUsec =
        pRangingMeasurementData->MeasurementTimeUsec;
 8010fa8:	683b      	ldr	r3, [r7, #0]
 8010faa:	685b      	ldr	r3, [r3, #4]
    LastRangeDataBuffer.MeasurementTimeUsec =
 8010fac:	613b      	str	r3, [r7, #16]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
        pRangingMeasurementData->SignalRateRtnMegaCps;
 8010fae:	683b      	ldr	r3, [r7, #0]
 8010fb0:	68db      	ldr	r3, [r3, #12]
    LastRangeDataBuffer.SignalRateRtnMegaCps =
 8010fb2:	61bb      	str	r3, [r7, #24]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
        pRangingMeasurementData->AmbientRateRtnMegaCps;
 8010fb4:	683b      	ldr	r3, [r7, #0]
 8010fb6:	691b      	ldr	r3, [r3, #16]
    LastRangeDataBuffer.AmbientRateRtnMegaCps =
 8010fb8:	61fb      	str	r3, [r7, #28]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
        pRangingMeasurementData->EffectiveSpadRtnCount;
 8010fba:	683b      	ldr	r3, [r7, #0]
 8010fbc:	8a9b      	ldrh	r3, [r3, #20]
    LastRangeDataBuffer.EffectiveSpadRtnCount =
 8010fbe:	843b      	strh	r3, [r7, #32]
    LastRangeDataBuffer.RangeStatus = pRangingMeasurementData->RangeStatus;
 8010fc0:	683b      	ldr	r3, [r7, #0]
 8010fc2:	7e1b      	ldrb	r3, [r3, #24]
 8010fc4:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24

    PALDevDataSet(Dev, LastRangeMeasure, LastRangeDataBuffer);
 8010fc8:	687b      	ldr	r3, [r7, #4]
 8010fca:	f103 0450 	add.w	r4, r3, #80	@ 0x50
 8010fce:	f107 050c 	add.w	r5, r7, #12
 8010fd2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8010fd4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8010fd6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8010fda:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  }

  return Status;
 8010fde:	f997 304f 	ldrsb.w	r3, [r7, #79]	@ 0x4f
}
 8010fe2:	4618      	mov	r0, r3
 8010fe4:	3750      	adds	r7, #80	@ 0x50
 8010fe6:	46bd      	mov	sp, r7
 8010fe8:	bdb0      	pop	{r4, r5, r7, pc}
 8010fea:	bf00      	nop
 8010fec:	10624dd3 	.word	0x10624dd3

08010ff0 <VL53L0X_PerformSingleRangingMeasurement>:
  return Status;
}

VL53L0X_Error VL53L0X_PerformSingleRangingMeasurement(
    VL53L0X_DEV Dev,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData) {
 8010ff0:	b580      	push	{r7, lr}
 8010ff2:	b084      	sub	sp, #16
 8010ff4:	af00      	add	r7, sp, #0
 8010ff6:	6078      	str	r0, [r7, #4]
 8010ff8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8010ffa:	2300      	movs	r3, #0
 8010ffc:	73fb      	strb	r3, [r7, #15]

  /* This function will do a complete single ranging
   * Here we fix the mode! */
  Status = VL53L0X_SetDeviceMode(Dev, VL53L0X_DEVICEMODE_SINGLE_RANGING);
 8010ffe:	2100      	movs	r1, #0
 8011000:	6878      	ldr	r0, [r7, #4]
 8011002:	f7ff f8e9 	bl	80101d8 <VL53L0X_SetDeviceMode>
 8011006:	4603      	mov	r3, r0
 8011008:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801100a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801100e:	2b00      	cmp	r3, #0
 8011010:	d104      	bne.n	801101c <VL53L0X_PerformSingleRangingMeasurement+0x2c>
    Status = VL53L0X_PerformSingleMeasurement(Dev);
 8011012:	6878      	ldr	r0, [r7, #4]
 8011014:	f7ff fd54 	bl	8010ac0 <VL53L0X_PerformSingleMeasurement>
 8011018:	4603      	mov	r3, r0
 801101a:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 801101c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d105      	bne.n	8011030 <VL53L0X_PerformSingleRangingMeasurement+0x40>
    Status = VL53L0X_GetRangingMeasurementData(Dev, pRangingMeasurementData);
 8011024:	6839      	ldr	r1, [r7, #0]
 8011026:	6878      	ldr	r0, [r7, #4]
 8011028:	f7ff fec6 	bl	8010db8 <VL53L0X_GetRangingMeasurementData>
 801102c:	4603      	mov	r3, r0
 801102e:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8011030:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011034:	2b00      	cmp	r3, #0
 8011036:	d105      	bne.n	8011044 <VL53L0X_PerformSingleRangingMeasurement+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8011038:	2100      	movs	r1, #0
 801103a:	6878      	ldr	r0, [r7, #4]
 801103c:	f000 f95e 	bl	80112fc <VL53L0X_ClearInterruptMask>
 8011040:	4603      	mov	r3, r0
 8011042:	73fb      	strb	r3, [r7, #15]

  return Status;
 8011044:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011048:	4618      	mov	r0, r3
 801104a:	3710      	adds	r7, #16
 801104c:	46bd      	mov	sp, r7
 801104e:	bd80      	pop	{r7, pc}

08011050 <VL53L0X_SetGpioConfig>:
/* End Group PAL Measurement Functions */

VL53L0X_Error VL53L0X_SetGpioConfig(VL53L0X_DEV Dev, uint8_t Pin,
                                    VL53L0X_DeviceModes DeviceMode,
                                    VL53L0X_GpioFunctionality Functionality,
                                    VL53L0X_InterruptPolarity Polarity) {
 8011050:	b580      	push	{r7, lr}
 8011052:	b084      	sub	sp, #16
 8011054:	af00      	add	r7, sp, #0
 8011056:	6078      	str	r0, [r7, #4]
 8011058:	4608      	mov	r0, r1
 801105a:	4611      	mov	r1, r2
 801105c:	461a      	mov	r2, r3
 801105e:	4603      	mov	r3, r0
 8011060:	70fb      	strb	r3, [r7, #3]
 8011062:	460b      	mov	r3, r1
 8011064:	70bb      	strb	r3, [r7, #2]
 8011066:	4613      	mov	r3, r2
 8011068:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801106a:	2300      	movs	r3, #0
 801106c:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  if (Pin != 0) {
 801106e:	78fb      	ldrb	r3, [r7, #3]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d002      	beq.n	801107a <VL53L0X_SetGpioConfig+0x2a>
    Status = VL53L0X_ERROR_GPIO_NOT_EXISTING;
 8011074:	23f6      	movs	r3, #246	@ 0xf6
 8011076:	73fb      	strb	r3, [r7, #15]
 8011078:	e105      	b.n	8011286 <VL53L0X_SetGpioConfig+0x236>
  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_DRIVE) {
 801107a:	78bb      	ldrb	r3, [r7, #2]
 801107c:	2b14      	cmp	r3, #20
 801107e:	d110      	bne.n	80110a2 <VL53L0X_SetGpioConfig+0x52>
    if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8011080:	7e3b      	ldrb	r3, [r7, #24]
 8011082:	2b00      	cmp	r3, #0
 8011084:	d102      	bne.n	801108c <VL53L0X_SetGpioConfig+0x3c>
      data = 0x10;
 8011086:	2310      	movs	r3, #16
 8011088:	73bb      	strb	r3, [r7, #14]
 801108a:	e001      	b.n	8011090 <VL53L0X_SetGpioConfig+0x40>
    else
      data = 1;
 801108c:	2301      	movs	r3, #1
 801108e:	73bb      	strb	r3, [r7, #14]

    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH, data);
 8011090:	7bbb      	ldrb	r3, [r7, #14]
 8011092:	461a      	mov	r2, r3
 8011094:	2184      	movs	r1, #132	@ 0x84
 8011096:	6878      	ldr	r0, [r7, #4]
 8011098:	f003 fa34 	bl	8014504 <VL53L0X_WrByte>
 801109c:	4603      	mov	r3, r0
 801109e:	73fb      	strb	r3, [r7, #15]
 80110a0:	e0f1      	b.n	8011286 <VL53L0X_SetGpioConfig+0x236>

  } else if (DeviceMode == VL53L0X_DEVICEMODE_GPIO_OSC) {
 80110a2:	78bb      	ldrb	r3, [r7, #2]
 80110a4:	2b15      	cmp	r3, #21
 80110a6:	f040 8097 	bne.w	80111d8 <VL53L0X_SetGpioConfig+0x188>

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80110aa:	2201      	movs	r2, #1
 80110ac:	21ff      	movs	r1, #255	@ 0xff
 80110ae:	6878      	ldr	r0, [r7, #4]
 80110b0:	f003 fa28 	bl	8014504 <VL53L0X_WrByte>
 80110b4:	4603      	mov	r3, r0
 80110b6:	461a      	mov	r2, r3
 80110b8:	7bfb      	ldrb	r3, [r7, #15]
 80110ba:	4313      	orrs	r3, r2
 80110bc:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80110be:	2200      	movs	r2, #0
 80110c0:	2100      	movs	r1, #0
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f003 fa1e 	bl	8014504 <VL53L0X_WrByte>
 80110c8:	4603      	mov	r3, r0
 80110ca:	461a      	mov	r2, r3
 80110cc:	7bfb      	ldrb	r3, [r7, #15]
 80110ce:	4313      	orrs	r3, r2
 80110d0:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 80110d2:	2200      	movs	r2, #0
 80110d4:	21ff      	movs	r1, #255	@ 0xff
 80110d6:	6878      	ldr	r0, [r7, #4]
 80110d8:	f003 fa14 	bl	8014504 <VL53L0X_WrByte>
 80110dc:	4603      	mov	r3, r0
 80110de:	461a      	mov	r2, r3
 80110e0:	7bfb      	ldrb	r3, [r7, #15]
 80110e2:	4313      	orrs	r3, r2
 80110e4:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 80110e6:	2201      	movs	r2, #1
 80110e8:	2180      	movs	r1, #128	@ 0x80
 80110ea:	6878      	ldr	r0, [r7, #4]
 80110ec:	f003 fa0a 	bl	8014504 <VL53L0X_WrByte>
 80110f0:	4603      	mov	r3, r0
 80110f2:	461a      	mov	r2, r3
 80110f4:	7bfb      	ldrb	r3, [r7, #15]
 80110f6:	4313      	orrs	r3, r2
 80110f8:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x85, 0x02);
 80110fa:	2202      	movs	r2, #2
 80110fc:	2185      	movs	r1, #133	@ 0x85
 80110fe:	6878      	ldr	r0, [r7, #4]
 8011100:	f003 fa00 	bl	8014504 <VL53L0X_WrByte>
 8011104:	4603      	mov	r3, r0
 8011106:	461a      	mov	r2, r3
 8011108:	7bfb      	ldrb	r3, [r7, #15]
 801110a:	4313      	orrs	r3, r2
 801110c:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x04);
 801110e:	2204      	movs	r2, #4
 8011110:	21ff      	movs	r1, #255	@ 0xff
 8011112:	6878      	ldr	r0, [r7, #4]
 8011114:	f003 f9f6 	bl	8014504 <VL53L0X_WrByte>
 8011118:	4603      	mov	r3, r0
 801111a:	461a      	mov	r2, r3
 801111c:	7bfb      	ldrb	r3, [r7, #15]
 801111e:	4313      	orrs	r3, r2
 8011120:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcd, 0x00);
 8011122:	2200      	movs	r2, #0
 8011124:	21cd      	movs	r1, #205	@ 0xcd
 8011126:	6878      	ldr	r0, [r7, #4]
 8011128:	f003 f9ec 	bl	8014504 <VL53L0X_WrByte>
 801112c:	4603      	mov	r3, r0
 801112e:	461a      	mov	r2, r3
 8011130:	7bfb      	ldrb	r3, [r7, #15]
 8011132:	4313      	orrs	r3, r2
 8011134:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x11);
 8011136:	2211      	movs	r2, #17
 8011138:	21cc      	movs	r1, #204	@ 0xcc
 801113a:	6878      	ldr	r0, [r7, #4]
 801113c:	f003 f9e2 	bl	8014504 <VL53L0X_WrByte>
 8011140:	4603      	mov	r3, r0
 8011142:	461a      	mov	r2, r3
 8011144:	7bfb      	ldrb	r3, [r7, #15]
 8011146:	4313      	orrs	r3, r2
 8011148:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x07);
 801114a:	2207      	movs	r2, #7
 801114c:	21ff      	movs	r1, #255	@ 0xff
 801114e:	6878      	ldr	r0, [r7, #4]
 8011150:	f003 f9d8 	bl	8014504 <VL53L0X_WrByte>
 8011154:	4603      	mov	r3, r0
 8011156:	461a      	mov	r2, r3
 8011158:	7bfb      	ldrb	r3, [r7, #15]
 801115a:	4313      	orrs	r3, r2
 801115c:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xbe, 0x00);
 801115e:	2200      	movs	r2, #0
 8011160:	21be      	movs	r1, #190	@ 0xbe
 8011162:	6878      	ldr	r0, [r7, #4]
 8011164:	f003 f9ce 	bl	8014504 <VL53L0X_WrByte>
 8011168:	4603      	mov	r3, r0
 801116a:	461a      	mov	r2, r3
 801116c:	7bfb      	ldrb	r3, [r7, #15]
 801116e:	4313      	orrs	r3, r2
 8011170:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x06);
 8011172:	2206      	movs	r2, #6
 8011174:	21ff      	movs	r1, #255	@ 0xff
 8011176:	6878      	ldr	r0, [r7, #4]
 8011178:	f003 f9c4 	bl	8014504 <VL53L0X_WrByte>
 801117c:	4603      	mov	r3, r0
 801117e:	461a      	mov	r2, r3
 8011180:	7bfb      	ldrb	r3, [r7, #15]
 8011182:	4313      	orrs	r3, r2
 8011184:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xcc, 0x09);
 8011186:	2209      	movs	r2, #9
 8011188:	21cc      	movs	r1, #204	@ 0xcc
 801118a:	6878      	ldr	r0, [r7, #4]
 801118c:	f003 f9ba 	bl	8014504 <VL53L0X_WrByte>
 8011190:	4603      	mov	r3, r0
 8011192:	461a      	mov	r2, r3
 8011194:	7bfb      	ldrb	r3, [r7, #15]
 8011196:	4313      	orrs	r3, r2
 8011198:	73fb      	strb	r3, [r7, #15]

    Status |= VL53L0X_WrByte(Dev, 0xff, 0x00);
 801119a:	2200      	movs	r2, #0
 801119c:	21ff      	movs	r1, #255	@ 0xff
 801119e:	6878      	ldr	r0, [r7, #4]
 80111a0:	f003 f9b0 	bl	8014504 <VL53L0X_WrByte>
 80111a4:	4603      	mov	r3, r0
 80111a6:	461a      	mov	r2, r3
 80111a8:	7bfb      	ldrb	r3, [r7, #15]
 80111aa:	4313      	orrs	r3, r2
 80111ac:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0xff, 0x01);
 80111ae:	2201      	movs	r2, #1
 80111b0:	21ff      	movs	r1, #255	@ 0xff
 80111b2:	6878      	ldr	r0, [r7, #4]
 80111b4:	f003 f9a6 	bl	8014504 <VL53L0X_WrByte>
 80111b8:	4603      	mov	r3, r0
 80111ba:	461a      	mov	r2, r3
 80111bc:	7bfb      	ldrb	r3, [r7, #15]
 80111be:	4313      	orrs	r3, r2
 80111c0:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80111c2:	2200      	movs	r2, #0
 80111c4:	2100      	movs	r1, #0
 80111c6:	6878      	ldr	r0, [r7, #4]
 80111c8:	f003 f99c 	bl	8014504 <VL53L0X_WrByte>
 80111cc:	4603      	mov	r3, r0
 80111ce:	461a      	mov	r2, r3
 80111d0:	7bfb      	ldrb	r3, [r7, #15]
 80111d2:	4313      	orrs	r3, r2
 80111d4:	73fb      	strb	r3, [r7, #15]
 80111d6:	e056      	b.n	8011286 <VL53L0X_SetGpioConfig+0x236>

  } else {

    if (Status == VL53L0X_ERROR_NONE) {
 80111d8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80111dc:	2b00      	cmp	r3, #0
 80111de:	d120      	bne.n	8011222 <VL53L0X_SetGpioConfig+0x1d2>
      switch (Functionality) {
 80111e0:	787b      	ldrb	r3, [r7, #1]
 80111e2:	2b04      	cmp	r3, #4
 80111e4:	d81b      	bhi.n	801121e <VL53L0X_SetGpioConfig+0x1ce>
 80111e6:	a201      	add	r2, pc, #4	@ (adr r2, 80111ec <VL53L0X_SetGpioConfig+0x19c>)
 80111e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80111ec:	08011201 	.word	0x08011201
 80111f0:	08011207 	.word	0x08011207
 80111f4:	0801120d 	.word	0x0801120d
 80111f8:	08011213 	.word	0x08011213
 80111fc:	08011219 	.word	0x08011219
      case VL53L0X_GPIOFUNCTIONALITY_OFF:
        data = 0x00;
 8011200:	2300      	movs	r3, #0
 8011202:	73bb      	strb	r3, [r7, #14]
        break;
 8011204:	e00d      	b.n	8011222 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_LOW:
        data = 0x01;
 8011206:	2301      	movs	r3, #1
 8011208:	73bb      	strb	r3, [r7, #14]
        break;
 801120a:	e00a      	b.n	8011222 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_HIGH:
        data = 0x02;
 801120c:	2302      	movs	r3, #2
 801120e:	73bb      	strb	r3, [r7, #14]
        break;
 8011210:	e007      	b.n	8011222 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_THRESHOLD_CROSSED_OUT:
        data = 0x03;
 8011212:	2303      	movs	r3, #3
 8011214:	73bb      	strb	r3, [r7, #14]
        break;
 8011216:	e004      	b.n	8011222 <VL53L0X_SetGpioConfig+0x1d2>
      case VL53L0X_GPIOFUNCTIONALITY_NEW_MEASURE_READY:
        data = 0x04;
 8011218:	2304      	movs	r3, #4
 801121a:	73bb      	strb	r3, [r7, #14]
        break;
 801121c:	e001      	b.n	8011222 <VL53L0X_SetGpioConfig+0x1d2>
      default:
        Status = VL53L0X_ERROR_GPIO_FUNCTIONALITY_NOT_SUPPORTED;
 801121e:	23f5      	movs	r3, #245	@ 0xf5
 8011220:	73fb      	strb	r3, [r7, #15]
      }
    }

    if (Status == VL53L0X_ERROR_NONE)
 8011222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011226:	2b00      	cmp	r3, #0
 8011228:	d107      	bne.n	801123a <VL53L0X_SetGpioConfig+0x1ea>
      Status =
          VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CONFIG_GPIO, data);
 801122a:	7bbb      	ldrb	r3, [r7, #14]
 801122c:	461a      	mov	r2, r3
 801122e:	210a      	movs	r1, #10
 8011230:	6878      	ldr	r0, [r7, #4]
 8011232:	f003 f967 	bl	8014504 <VL53L0X_WrByte>
 8011236:	4603      	mov	r3, r0
 8011238:	73fb      	strb	r3, [r7, #15]

    if (Status == VL53L0X_ERROR_NONE) {
 801123a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801123e:	2b00      	cmp	r3, #0
 8011240:	d10f      	bne.n	8011262 <VL53L0X_SetGpioConfig+0x212>
      if (Polarity == VL53L0X_INTERRUPTPOLARITY_LOW)
 8011242:	7e3b      	ldrb	r3, [r7, #24]
 8011244:	2b00      	cmp	r3, #0
 8011246:	d102      	bne.n	801124e <VL53L0X_SetGpioConfig+0x1fe>
        data = 0;
 8011248:	2300      	movs	r3, #0
 801124a:	73bb      	strb	r3, [r7, #14]
 801124c:	e001      	b.n	8011252 <VL53L0X_SetGpioConfig+0x202>
      else
        data = (uint8_t)(1 << 4);
 801124e:	2310      	movs	r3, #16
 8011250:	73bb      	strb	r3, [r7, #14]

      Status = VL53L0X_UpdateByte(Dev, VL53L0X_REG_GPIO_HV_MUX_ACTIVE_HIGH,
 8011252:	7bbb      	ldrb	r3, [r7, #14]
 8011254:	22ef      	movs	r2, #239	@ 0xef
 8011256:	2184      	movs	r1, #132	@ 0x84
 8011258:	6878      	ldr	r0, [r7, #4]
 801125a:	f003 f9a3 	bl	80145a4 <VL53L0X_UpdateByte>
 801125e:	4603      	mov	r3, r0
 8011260:	73fb      	strb	r3, [r7, #15]
                                  0xEF, data);
    }

    if (Status == VL53L0X_ERROR_NONE)
 8011262:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d103      	bne.n	8011272 <VL53L0X_SetGpioConfig+0x222>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Pin0GpioFunctionality,
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	787a      	ldrb	r2, [r7, #1]
 801126e:	f883 20da 	strb.w	r2, [r3, #218]	@ 0xda
                                         Functionality);

    if (Status == VL53L0X_ERROR_NONE)
 8011272:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011276:	2b00      	cmp	r3, #0
 8011278:	d105      	bne.n	8011286 <VL53L0X_SetGpioConfig+0x236>
      Status = VL53L0X_ClearInterruptMask(Dev, 0);
 801127a:	2100      	movs	r1, #0
 801127c:	6878      	ldr	r0, [r7, #4]
 801127e:	f000 f83d 	bl	80112fc <VL53L0X_ClearInterruptMask>
 8011282:	4603      	mov	r3, r0
 8011284:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8011286:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 801128a:	4618      	mov	r0, r3
 801128c:	3710      	adds	r7, #16
 801128e:	46bd      	mov	sp, r7
 8011290:	bd80      	pop	{r7, pc}
 8011292:	bf00      	nop

08011294 <VL53L0X_GetInterruptThresholds>:
}

VL53L0X_Error VL53L0X_GetInterruptThresholds(VL53L0X_DEV Dev,
                                             VL53L0X_DeviceModes DeviceMode,
                                             FixPoint1616_t *pThresholdLow,
                                             FixPoint1616_t *pThresholdHigh) {
 8011294:	b580      	push	{r7, lr}
 8011296:	b086      	sub	sp, #24
 8011298:	af00      	add	r7, sp, #0
 801129a:	60f8      	str	r0, [r7, #12]
 801129c:	607a      	str	r2, [r7, #4]
 801129e:	603b      	str	r3, [r7, #0]
 80112a0:	460b      	mov	r3, r1
 80112a2:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80112a4:	2300      	movs	r3, #0
 80112a6:	75fb      	strb	r3, [r7, #23]
  uint16_t Threshold16;

  /* no dependency on DeviceMode for Ewok */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_LOW, &Threshold16);
 80112a8:	f107 0314 	add.w	r3, r7, #20
 80112ac:	461a      	mov	r2, r3
 80112ae:	210e      	movs	r1, #14
 80112b0:	68f8      	ldr	r0, [r7, #12]
 80112b2:	f003 f8b1 	bl	8014418 <VL53L0X_RdWord>
 80112b6:	4603      	mov	r3, r0
 80112b8:	75fb      	strb	r3, [r7, #23]
  /* Need to multiply by 2 because the FW will apply a x2 */
  *pThresholdLow = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80112ba:	8abb      	ldrh	r3, [r7, #20]
 80112bc:	045a      	lsls	r2, r3, #17
 80112be:	4b0e      	ldr	r3, [pc, #56]	@ (80112f8 <VL53L0X_GetInterruptThresholds+0x64>)
 80112c0:	4013      	ands	r3, r2
 80112c2:	687a      	ldr	r2, [r7, #4]
 80112c4:	6013      	str	r3, [r2, #0]

  if (Status == VL53L0X_ERROR_NONE) {
 80112c6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80112ca:	2b00      	cmp	r3, #0
 80112cc:	d10e      	bne.n	80112ec <VL53L0X_GetInterruptThresholds+0x58>
    Status = VL53L0X_RdWord(Dev, VL53L0X_REG_SYSTEM_THRESH_HIGH, &Threshold16);
 80112ce:	f107 0314 	add.w	r3, r7, #20
 80112d2:	461a      	mov	r2, r3
 80112d4:	210c      	movs	r1, #12
 80112d6:	68f8      	ldr	r0, [r7, #12]
 80112d8:	f003 f89e 	bl	8014418 <VL53L0X_RdWord>
 80112dc:	4603      	mov	r3, r0
 80112de:	75fb      	strb	r3, [r7, #23]
    /* Need to multiply by 2 because the FW will apply a x2 */
    *pThresholdHigh = (FixPoint1616_t)((0x00fff & Threshold16) << 17);
 80112e0:	8abb      	ldrh	r3, [r7, #20]
 80112e2:	045a      	lsls	r2, r3, #17
 80112e4:	4b04      	ldr	r3, [pc, #16]	@ (80112f8 <VL53L0X_GetInterruptThresholds+0x64>)
 80112e6:	4013      	ands	r3, r2
 80112e8:	683a      	ldr	r2, [r7, #0]
 80112ea:	6013      	str	r3, [r2, #0]
  }

  return Status;
 80112ec:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80112f0:	4618      	mov	r0, r3
 80112f2:	3718      	adds	r7, #24
 80112f4:	46bd      	mov	sp, r7
 80112f6:	bd80      	pop	{r7, pc}
 80112f8:	1ffe0000 	.word	0x1ffe0000

080112fc <VL53L0X_ClearInterruptMask>:
  return Status;
}

/* Group PAL Interrupt Functions */
VL53L0X_Error VL53L0X_ClearInterruptMask(VL53L0X_DEV Dev,
                                         uint32_t InterruptMask) {
 80112fc:	b580      	push	{r7, lr}
 80112fe:	b084      	sub	sp, #16
 8011300:	af00      	add	r7, sp, #0
 8011302:	6078      	str	r0, [r7, #4]
 8011304:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011306:	2300      	movs	r3, #0
 8011308:	73fb      	strb	r3, [r7, #15]
  uint8_t LoopCount;
  uint8_t Byte;

  /* clear bit 0 range interrupt, bit 1 error interrupt */
  LoopCount = 0;
 801130a:	2300      	movs	r3, #0
 801130c:	73bb      	strb	r3, [r7, #14]
  do {
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x01);
 801130e:	2201      	movs	r2, #1
 8011310:	210b      	movs	r1, #11
 8011312:	6878      	ldr	r0, [r7, #4]
 8011314:	f003 f8f6 	bl	8014504 <VL53L0X_WrByte>
 8011318:	4603      	mov	r3, r0
 801131a:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_INTERRUPT_CLEAR, 0x00);
 801131c:	2200      	movs	r2, #0
 801131e:	210b      	movs	r1, #11
 8011320:	6878      	ldr	r0, [r7, #4]
 8011322:	f003 f8ef 	bl	8014504 <VL53L0X_WrByte>
 8011326:	4603      	mov	r3, r0
 8011328:	461a      	mov	r2, r3
 801132a:	7bfb      	ldrb	r3, [r7, #15]
 801132c:	4313      	orrs	r3, r2
 801132e:	73fb      	strb	r3, [r7, #15]
    Status |= VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 8011330:	f107 030d 	add.w	r3, r7, #13
 8011334:	461a      	mov	r2, r3
 8011336:	2113      	movs	r1, #19
 8011338:	6878      	ldr	r0, [r7, #4]
 801133a:	f002 ffe2 	bl	8014302 <VL53L0X_RdByte>
 801133e:	4603      	mov	r3, r0
 8011340:	461a      	mov	r2, r3
 8011342:	7bfb      	ldrb	r3, [r7, #15]
 8011344:	4313      	orrs	r3, r2
 8011346:	73fb      	strb	r3, [r7, #15]
    LoopCount++;
 8011348:	7bbb      	ldrb	r3, [r7, #14]
 801134a:	3301      	adds	r3, #1
 801134c:	73bb      	strb	r3, [r7, #14]
  } while (((Byte & 0x07) != 0x00) && (LoopCount < 3) &&
 801134e:	7b7b      	ldrb	r3, [r7, #13]
 8011350:	f003 0307 	and.w	r3, r3, #7
 8011354:	2b00      	cmp	r3, #0
 8011356:	d006      	beq.n	8011366 <VL53L0X_ClearInterruptMask+0x6a>
 8011358:	7bbb      	ldrb	r3, [r7, #14]
 801135a:	2b02      	cmp	r3, #2
 801135c:	d803      	bhi.n	8011366 <VL53L0X_ClearInterruptMask+0x6a>
 801135e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011362:	2b00      	cmp	r3, #0
 8011364:	d0d3      	beq.n	801130e <VL53L0X_ClearInterruptMask+0x12>
           (Status == VL53L0X_ERROR_NONE));

  if (LoopCount >= 3)
 8011366:	7bbb      	ldrb	r3, [r7, #14]
 8011368:	2b02      	cmp	r3, #2
 801136a:	d901      	bls.n	8011370 <VL53L0X_ClearInterruptMask+0x74>
    Status = VL53L0X_ERROR_INTERRUPT_NOT_CLEARED;
 801136c:	23f4      	movs	r3, #244	@ 0xf4
 801136e:	73fb      	strb	r3, [r7, #15]

  return Status;
 8011370:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011374:	4618      	mov	r0, r3
 8011376:	3710      	adds	r7, #16
 8011378:	46bd      	mov	sp, r7
 801137a:	bd80      	pop	{r7, pc}

0801137c <VL53L0X_GetInterruptMaskStatus>:

VL53L0X_Error VL53L0X_GetInterruptMaskStatus(VL53L0X_DEV Dev,
                                             uint32_t *pInterruptMaskStatus) {
 801137c:	b580      	push	{r7, lr}
 801137e:	b084      	sub	sp, #16
 8011380:	af00      	add	r7, sp, #0
 8011382:	6078      	str	r0, [r7, #4]
 8011384:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011386:	2300      	movs	r3, #0
 8011388:	73fb      	strb	r3, [r7, #15]
  uint8_t Byte;

  Status = VL53L0X_RdByte(Dev, VL53L0X_REG_RESULT_INTERRUPT_STATUS, &Byte);
 801138a:	f107 030e 	add.w	r3, r7, #14
 801138e:	461a      	mov	r2, r3
 8011390:	2113      	movs	r1, #19
 8011392:	6878      	ldr	r0, [r7, #4]
 8011394:	f002 ffb5 	bl	8014302 <VL53L0X_RdByte>
 8011398:	4603      	mov	r3, r0
 801139a:	73fb      	strb	r3, [r7, #15]
  *pInterruptMaskStatus = Byte & 0x07;
 801139c:	7bbb      	ldrb	r3, [r7, #14]
 801139e:	f003 0207 	and.w	r2, r3, #7
 80113a2:	683b      	ldr	r3, [r7, #0]
 80113a4:	601a      	str	r2, [r3, #0]

  if (Byte & 0x18)
 80113a6:	7bbb      	ldrb	r3, [r7, #14]
 80113a8:	f003 0318 	and.w	r3, r3, #24
 80113ac:	2b00      	cmp	r3, #0
 80113ae:	d001      	beq.n	80113b4 <VL53L0X_GetInterruptMaskStatus+0x38>
    Status = VL53L0X_ERROR_RANGE_ERROR;
 80113b0:	23fa      	movs	r3, #250	@ 0xfa
 80113b2:	73fb      	strb	r3, [r7, #15]

  return Status;
 80113b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80113b8:	4618      	mov	r0, r3
 80113ba:	3710      	adds	r7, #16
 80113bc:	46bd      	mov	sp, r7
 80113be:	bd80      	pop	{r7, pc}

080113c0 <VL53L0X_get_offset_calibration_data_micro_meter>:

  return Status;
}

VL53L0X_Error VL53L0X_get_offset_calibration_data_micro_meter(
    VL53L0X_DEV Dev, int32_t *pOffsetCalibrationDataMicroMeter) {
 80113c0:	b580      	push	{r7, lr}
 80113c2:	b084      	sub	sp, #16
 80113c4:	af00      	add	r7, sp, #0
 80113c6:	6078      	str	r0, [r7, #4]
 80113c8:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80113ca:	2300      	movs	r3, #0
 80113cc:	73fb      	strb	r3, [r7, #15]
  uint16_t RangeOffsetRegister;
  int16_t cMaxOffset = 2047;
 80113ce:	f240 73ff 	movw	r3, #2047	@ 0x7ff
 80113d2:	81bb      	strh	r3, [r7, #12]
  int16_t cOffsetRange = 4096;
 80113d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80113d8:	817b      	strh	r3, [r7, #10]

  /* Note that offset has 10.2 format */

  Status = VL53L0X_RdWord(Dev, VL53L0X_REG_ALGO_PART_TO_PART_RANGE_OFFSET_MM,
 80113da:	f107 0308 	add.w	r3, r7, #8
 80113de:	461a      	mov	r2, r3
 80113e0:	2128      	movs	r1, #40	@ 0x28
 80113e2:	6878      	ldr	r0, [r7, #4]
 80113e4:	f003 f818 	bl	8014418 <VL53L0X_RdWord>
 80113e8:	4603      	mov	r3, r0
 80113ea:	73fb      	strb	r3, [r7, #15]
                          &RangeOffsetRegister);

  if (Status == VL53L0X_ERROR_NONE) {
 80113ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80113f0:	2b00      	cmp	r3, #0
 80113f2:	d11e      	bne.n	8011432 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    RangeOffsetRegister = (RangeOffsetRegister & 0x0fff);
 80113f4:	893b      	ldrh	r3, [r7, #8]
 80113f6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80113fa:	b29b      	uxth	r3, r3
 80113fc:	813b      	strh	r3, [r7, #8]

    /* Apply 12 bit 2's compliment conversion */
    if (RangeOffsetRegister > cMaxOffset)
 80113fe:	893b      	ldrh	r3, [r7, #8]
 8011400:	461a      	mov	r2, r3
 8011402:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8011406:	429a      	cmp	r2, r3
 8011408:	dd0b      	ble.n	8011422 <VL53L0X_get_offset_calibration_data_micro_meter+0x62>
      *pOffsetCalibrationDataMicroMeter =
          (int16_t)(RangeOffsetRegister - cOffsetRange) * 250;
 801140a:	893a      	ldrh	r2, [r7, #8]
 801140c:	897b      	ldrh	r3, [r7, #10]
 801140e:	1ad3      	subs	r3, r2, r3
 8011410:	b29b      	uxth	r3, r3
 8011412:	b21b      	sxth	r3, r3
 8011414:	461a      	mov	r2, r3
 8011416:	23fa      	movs	r3, #250	@ 0xfa
 8011418:	fb03 f202 	mul.w	r2, r3, r2
      *pOffsetCalibrationDataMicroMeter =
 801141c:	683b      	ldr	r3, [r7, #0]
 801141e:	601a      	str	r2, [r3, #0]
 8011420:	e007      	b.n	8011432 <VL53L0X_get_offset_calibration_data_micro_meter+0x72>
    else
      *pOffsetCalibrationDataMicroMeter = (int16_t)RangeOffsetRegister * 250;
 8011422:	893b      	ldrh	r3, [r7, #8]
 8011424:	b21b      	sxth	r3, r3
 8011426:	461a      	mov	r2, r3
 8011428:	23fa      	movs	r3, #250	@ 0xfa
 801142a:	fb03 f202 	mul.w	r2, r3, r2
 801142e:	683b      	ldr	r3, [r7, #0]
 8011430:	601a      	str	r2, [r3, #0]
  }

  return Status;
 8011432:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011436:	4618      	mov	r0, r3
 8011438:	3710      	adds	r7, #16
 801143a:	46bd      	mov	sp, r7
 801143c:	bd80      	pop	{r7, pc}

0801143e <get_next_good_spad>:

  return Status;
}

void get_next_good_spad(volatile uint8_t goodSpadArray[], uint32_t size,
                        uint32_t curr, int32_t *next) {
 801143e:	b480      	push	{r7}
 8011440:	b08b      	sub	sp, #44	@ 0x2c
 8011442:	af00      	add	r7, sp, #0
 8011444:	60f8      	str	r0, [r7, #12]
 8011446:	60b9      	str	r1, [r7, #8]
 8011448:	607a      	str	r2, [r7, #4]
 801144a:	603b      	str	r3, [r7, #0]
  uint32_t startIndex;
  uint32_t fineOffset;
  uint32_t cSpadsPerByte = 8;
 801144c:	2308      	movs	r3, #8
 801144e:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;
  uint8_t dataByte;
  uint8_t success = 0;
 8011450:	2300      	movs	r3, #0
 8011452:	77bb      	strb	r3, [r7, #30]
   *
   * The coarse index is the byte index of the array and the fine index is
   * the index of the bit within each byte.
   */

  *next = -1;
 8011454:	683b      	ldr	r3, [r7, #0]
 8011456:	f04f 32ff 	mov.w	r2, #4294967295
 801145a:	601a      	str	r2, [r3, #0]

  startIndex = curr / cSpadsPerByte;
 801145c:	687a      	ldr	r2, [r7, #4]
 801145e:	69bb      	ldr	r3, [r7, #24]
 8011460:	fbb2 f3f3 	udiv	r3, r2, r3
 8011464:	617b      	str	r3, [r7, #20]
  fineOffset = curr % cSpadsPerByte;
 8011466:	687b      	ldr	r3, [r7, #4]
 8011468:	69ba      	ldr	r2, [r7, #24]
 801146a:	fbb3 f2f2 	udiv	r2, r3, r2
 801146e:	69b9      	ldr	r1, [r7, #24]
 8011470:	fb01 f202 	mul.w	r2, r1, r2
 8011474:	1a9b      	subs	r3, r3, r2
 8011476:	613b      	str	r3, [r7, #16]

  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 8011478:	697b      	ldr	r3, [r7, #20]
 801147a:	627b      	str	r3, [r7, #36]	@ 0x24
 801147c:	e030      	b.n	80114e0 <get_next_good_spad+0xa2>
       coarseIndex++) {
    fineIndex = 0;
 801147e:	2300      	movs	r3, #0
 8011480:	623b      	str	r3, [r7, #32]
    dataByte = goodSpadArray[coarseIndex];
 8011482:	68fa      	ldr	r2, [r7, #12]
 8011484:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011486:	4413      	add	r3, r2
 8011488:	781b      	ldrb	r3, [r3, #0]
 801148a:	77fb      	strb	r3, [r7, #31]

    if (coarseIndex == startIndex) {
 801148c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801148e:	697b      	ldr	r3, [r7, #20]
 8011490:	429a      	cmp	r2, r3
 8011492:	d11e      	bne.n	80114d2 <get_next_good_spad+0x94>
      /* locate the bit position of the provided current
       * spad bit before iterating */
      dataByte >>= fineOffset;
 8011494:	7ffa      	ldrb	r2, [r7, #31]
 8011496:	693b      	ldr	r3, [r7, #16]
 8011498:	fa42 f303 	asr.w	r3, r2, r3
 801149c:	77fb      	strb	r3, [r7, #31]
      fineIndex = fineOffset;
 801149e:	693b      	ldr	r3, [r7, #16]
 80114a0:	623b      	str	r3, [r7, #32]
    }

    while (fineIndex < cSpadsPerByte) {
 80114a2:	e016      	b.n	80114d2 <get_next_good_spad+0x94>
      if ((dataByte & 0x1) == 1) {
 80114a4:	7ffb      	ldrb	r3, [r7, #31]
 80114a6:	f003 0301 	and.w	r3, r3, #1
 80114aa:	2b00      	cmp	r3, #0
 80114ac:	d00b      	beq.n	80114c6 <get_next_good_spad+0x88>
        success = 1;
 80114ae:	2301      	movs	r3, #1
 80114b0:	77bb      	strb	r3, [r7, #30]
        *next = coarseIndex * cSpadsPerByte + fineIndex;
 80114b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114b4:	69ba      	ldr	r2, [r7, #24]
 80114b6:	fb03 f202 	mul.w	r2, r3, r2
 80114ba:	6a3b      	ldr	r3, [r7, #32]
 80114bc:	4413      	add	r3, r2
 80114be:	461a      	mov	r2, r3
 80114c0:	683b      	ldr	r3, [r7, #0]
 80114c2:	601a      	str	r2, [r3, #0]
        break;
 80114c4:	e009      	b.n	80114da <get_next_good_spad+0x9c>
      }
      dataByte >>= 1;
 80114c6:	7ffb      	ldrb	r3, [r7, #31]
 80114c8:	085b      	lsrs	r3, r3, #1
 80114ca:	77fb      	strb	r3, [r7, #31]
      fineIndex++;
 80114cc:	6a3b      	ldr	r3, [r7, #32]
 80114ce:	3301      	adds	r3, #1
 80114d0:	623b      	str	r3, [r7, #32]
    while (fineIndex < cSpadsPerByte) {
 80114d2:	6a3a      	ldr	r2, [r7, #32]
 80114d4:	69bb      	ldr	r3, [r7, #24]
 80114d6:	429a      	cmp	r2, r3
 80114d8:	d3e4      	bcc.n	80114a4 <get_next_good_spad+0x66>
       coarseIndex++) {
 80114da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80114dc:	3301      	adds	r3, #1
 80114de:	627b      	str	r3, [r7, #36]	@ 0x24
  for (coarseIndex = startIndex; ((coarseIndex < size) && !success);
 80114e0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80114e2:	68bb      	ldr	r3, [r7, #8]
 80114e4:	429a      	cmp	r2, r3
 80114e6:	d202      	bcs.n	80114ee <get_next_good_spad+0xb0>
 80114e8:	7fbb      	ldrb	r3, [r7, #30]
 80114ea:	2b00      	cmp	r3, #0
 80114ec:	d0c7      	beq.n	801147e <get_next_good_spad+0x40>
    }
  }
}
 80114ee:	bf00      	nop
 80114f0:	372c      	adds	r7, #44	@ 0x2c
 80114f2:	46bd      	mov	sp, r7
 80114f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f8:	4770      	bx	lr
	...

080114fc <is_aperture>:

uint8_t is_aperture(uint32_t spadIndex) {
 80114fc:	b480      	push	{r7}
 80114fe:	b085      	sub	sp, #20
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
  /*
   * This function reports if a given spad index is an aperture SPAD by
   * deriving the quadrant.
   */
  uint32_t quadrant;
  uint8_t isAperture = 1;
 8011504:	2301      	movs	r3, #1
 8011506:	73fb      	strb	r3, [r7, #15]
  quadrant = spadIndex >> 6;
 8011508:	687b      	ldr	r3, [r7, #4]
 801150a:	099b      	lsrs	r3, r3, #6
 801150c:	60bb      	str	r3, [r7, #8]
  if (refArrayQuadrants[quadrant] == REF_ARRAY_SPAD_0)
 801150e:	4a07      	ldr	r2, [pc, #28]	@ (801152c <is_aperture+0x30>)
 8011510:	68bb      	ldr	r3, [r7, #8]
 8011512:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8011516:	2b00      	cmp	r3, #0
 8011518:	d101      	bne.n	801151e <is_aperture+0x22>
    isAperture = 0;
 801151a:	2300      	movs	r3, #0
 801151c:	73fb      	strb	r3, [r7, #15]

  return isAperture;
 801151e:	7bfb      	ldrb	r3, [r7, #15]
}
 8011520:	4618      	mov	r0, r3
 8011522:	3714      	adds	r7, #20
 8011524:	46bd      	mov	sp, r7
 8011526:	f85d 7b04 	ldr.w	r7, [sp], #4
 801152a:	4770      	bx	lr
 801152c:	2000030c 	.word	0x2000030c

08011530 <enable_spad_bit>:

VL53L0X_Error enable_spad_bit(volatile uint8_t spadArray[], uint32_t size,
                              uint32_t spadIndex) {
 8011530:	b480      	push	{r7}
 8011532:	b089      	sub	sp, #36	@ 0x24
 8011534:	af00      	add	r7, sp, #0
 8011536:	60f8      	str	r0, [r7, #12]
 8011538:	60b9      	str	r1, [r7, #8]
 801153a:	607a      	str	r2, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 801153c:	2300      	movs	r3, #0
 801153e:	77fb      	strb	r3, [r7, #31]
  uint32_t cSpadsPerByte = 8;
 8011540:	2308      	movs	r3, #8
 8011542:	61bb      	str	r3, [r7, #24]
  uint32_t coarseIndex;
  uint32_t fineIndex;

  coarseIndex = spadIndex / cSpadsPerByte;
 8011544:	687a      	ldr	r2, [r7, #4]
 8011546:	69bb      	ldr	r3, [r7, #24]
 8011548:	fbb2 f3f3 	udiv	r3, r2, r3
 801154c:	617b      	str	r3, [r7, #20]
  fineIndex = spadIndex % cSpadsPerByte;
 801154e:	687b      	ldr	r3, [r7, #4]
 8011550:	69ba      	ldr	r2, [r7, #24]
 8011552:	fbb3 f2f2 	udiv	r2, r3, r2
 8011556:	69b9      	ldr	r1, [r7, #24]
 8011558:	fb01 f202 	mul.w	r2, r1, r2
 801155c:	1a9b      	subs	r3, r3, r2
 801155e:	613b      	str	r3, [r7, #16]
  if (coarseIndex >= size)
 8011560:	697a      	ldr	r2, [r7, #20]
 8011562:	68bb      	ldr	r3, [r7, #8]
 8011564:	429a      	cmp	r2, r3
 8011566:	d302      	bcc.n	801156e <enable_spad_bit+0x3e>
    status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011568:	23ce      	movs	r3, #206	@ 0xce
 801156a:	77fb      	strb	r3, [r7, #31]
 801156c:	e011      	b.n	8011592 <enable_spad_bit+0x62>
  else
    spadArray[coarseIndex] |= (1 << fineIndex);
 801156e:	68fa      	ldr	r2, [r7, #12]
 8011570:	697b      	ldr	r3, [r7, #20]
 8011572:	4413      	add	r3, r2
 8011574:	781b      	ldrb	r3, [r3, #0]
 8011576:	b2db      	uxtb	r3, r3
 8011578:	b25a      	sxtb	r2, r3
 801157a:	2101      	movs	r1, #1
 801157c:	693b      	ldr	r3, [r7, #16]
 801157e:	fa01 f303 	lsl.w	r3, r1, r3
 8011582:	b25b      	sxtb	r3, r3
 8011584:	4313      	orrs	r3, r2
 8011586:	b259      	sxtb	r1, r3
 8011588:	68fa      	ldr	r2, [r7, #12]
 801158a:	697b      	ldr	r3, [r7, #20]
 801158c:	4413      	add	r3, r2
 801158e:	b2ca      	uxtb	r2, r1
 8011590:	701a      	strb	r2, [r3, #0]

  return status;
 8011592:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8011596:	4618      	mov	r0, r3
 8011598:	3724      	adds	r7, #36	@ 0x24
 801159a:	46bd      	mov	sp, r7
 801159c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80115a0:	4770      	bx	lr

080115a2 <set_ref_spad_map>:

  return status;
}

VL53L0X_Error set_ref_spad_map(VL53L0X_DEV Dev,
                               volatile uint8_t *refSpadArray) {
 80115a2:	b580      	push	{r7, lr}
 80115a4:	b084      	sub	sp, #16
 80115a6:	af00      	add	r7, sp, #0
 80115a8:	6078      	str	r0, [r7, #4]
 80115aa:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_WriteMulti(
 80115ac:	2306      	movs	r3, #6
 80115ae:	683a      	ldr	r2, [r7, #0]
 80115b0:	21b0      	movs	r1, #176	@ 0xb0
 80115b2:	6878      	ldr	r0, [r7, #4]
 80115b4:	f002 fed2 	bl	801435c <VL53L0X_WriteMulti>
 80115b8:	4603      	mov	r3, r0
 80115ba:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 80115bc:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80115c0:	4618      	mov	r0, r3
 80115c2:	3710      	adds	r7, #16
 80115c4:	46bd      	mov	sp, r7
 80115c6:	bd80      	pop	{r7, pc}

080115c8 <get_ref_spad_map>:

VL53L0X_Error get_ref_spad_map(VL53L0X_DEV Dev, uint8_t *refSpadArray) {
 80115c8:	b580      	push	{r7, lr}
 80115ca:	b084      	sub	sp, #16
 80115cc:	af00      	add	r7, sp, #0
 80115ce:	6078      	str	r0, [r7, #4]
 80115d0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ReadMulti(
 80115d2:	2306      	movs	r3, #6
 80115d4:	683a      	ldr	r2, [r7, #0]
 80115d6:	21b0      	movs	r1, #176	@ 0xb0
 80115d8:	6878      	ldr	r0, [r7, #4]
 80115da:	f002 feef 	bl	80143bc <VL53L0X_ReadMulti>
 80115de:	4603      	mov	r3, r0
 80115e0:	73fb      	strb	r3, [r7, #15]
      Dev, VL53L0X_REG_GLOBAL_CONFIG_SPAD_ENABLES_REF_0, refSpadArray, 6);
  return status;
 80115e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 80115e6:	4618      	mov	r0, r3
 80115e8:	3710      	adds	r7, #16
 80115ea:	46bd      	mov	sp, r7
 80115ec:	bd80      	pop	{r7, pc}

080115ee <enable_ref_spads>:

VL53L0X_Error enable_ref_spads(VL53L0X_DEV Dev, uint8_t apertureSpads,
                               volatile uint8_t goodSpadArray[],
                               volatile uint8_t spadArray[], uint32_t size,
                               uint32_t start, uint32_t offset,
                               uint32_t spadCount, uint32_t *lastSpad) {
 80115ee:	b580      	push	{r7, lr}
 80115f0:	b08c      	sub	sp, #48	@ 0x30
 80115f2:	af00      	add	r7, sp, #0
 80115f4:	60f8      	str	r0, [r7, #12]
 80115f6:	607a      	str	r2, [r7, #4]
 80115f8:	603b      	str	r3, [r7, #0]
 80115fa:	460b      	mov	r3, r1
 80115fc:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80115fe:	2300      	movs	r3, #0
 8011600:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t index;
  uint32_t i;
  int32_t nextGoodSpad = offset;
 8011604:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8011606:	61fb      	str	r3, [r7, #28]
   *
   * This function applies to only aperture or only non-aperture spads.
   * Checks are performed to ensure this.
   */

  currentSpad = offset;
 8011608:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801160a:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 801160c:	2300      	movs	r3, #0
 801160e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8011610:	e02b      	b.n	801166a <enable_ref_spads+0x7c>
    get_next_good_spad(goodSpadArray, size, currentSpad, &nextGoodSpad);
 8011612:	f107 031c 	add.w	r3, r7, #28
 8011616:	6a3a      	ldr	r2, [r7, #32]
 8011618:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 801161a:	6878      	ldr	r0, [r7, #4]
 801161c:	f7ff ff0f 	bl	801143e <get_next_good_spad>

    if (nextGoodSpad == -1) {
 8011620:	69fb      	ldr	r3, [r7, #28]
 8011622:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011626:	d103      	bne.n	8011630 <enable_ref_spads+0x42>
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011628:	23ce      	movs	r3, #206	@ 0xce
 801162a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 801162e:	e020      	b.n	8011672 <enable_ref_spads+0x84>
    }

    /* Confirm that the next good SPAD is non-aperture */
    if (is_aperture(start + nextGoodSpad) != apertureSpads) {
 8011630:	69fb      	ldr	r3, [r7, #28]
 8011632:	461a      	mov	r2, r3
 8011634:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011636:	4413      	add	r3, r2
 8011638:	4618      	mov	r0, r3
 801163a:	f7ff ff5f 	bl	80114fc <is_aperture>
 801163e:	4603      	mov	r3, r0
 8011640:	461a      	mov	r2, r3
 8011642:	7afb      	ldrb	r3, [r7, #11]
 8011644:	4293      	cmp	r3, r2
 8011646:	d003      	beq.n	8011650 <enable_ref_spads+0x62>
      /* if we can't get the required number of good aperture
       * spads from the current quadrant then this is an error
       */
      status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011648:	23ce      	movs	r3, #206	@ 0xce
 801164a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      break;
 801164e:	e010      	b.n	8011672 <enable_ref_spads+0x84>
    }
    currentSpad = (uint32_t)nextGoodSpad;
 8011650:	69fb      	ldr	r3, [r7, #28]
 8011652:	623b      	str	r3, [r7, #32]
    enable_spad_bit(spadArray, size, currentSpad);
 8011654:	6a3a      	ldr	r2, [r7, #32]
 8011656:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8011658:	6838      	ldr	r0, [r7, #0]
 801165a:	f7ff ff69 	bl	8011530 <enable_spad_bit>
    currentSpad++;
 801165e:	6a3b      	ldr	r3, [r7, #32]
 8011660:	3301      	adds	r3, #1
 8011662:	623b      	str	r3, [r7, #32]
  for (index = 0; index < spadCount; index++) {
 8011664:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011666:	3301      	adds	r3, #1
 8011668:	62bb      	str	r3, [r7, #40]	@ 0x28
 801166a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801166c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 801166e:	429a      	cmp	r2, r3
 8011670:	d3cf      	bcc.n	8011612 <enable_ref_spads+0x24>
  }
  *lastSpad = currentSpad;
 8011672:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011674:	6a3a      	ldr	r2, [r7, #32]
 8011676:	601a      	str	r2, [r3, #0]

  if (status == VL53L0X_ERROR_NONE)
 8011678:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 801167c:	2b00      	cmp	r3, #0
 801167e:	d106      	bne.n	801168e <enable_ref_spads+0xa0>
    status = set_ref_spad_map(Dev, spadArray);
 8011680:	6839      	ldr	r1, [r7, #0]
 8011682:	68f8      	ldr	r0, [r7, #12]
 8011684:	f7ff ff8d 	bl	80115a2 <set_ref_spad_map>
 8011688:	4603      	mov	r3, r0
 801168a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (status == VL53L0X_ERROR_NONE) {
 801168e:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011692:	2b00      	cmp	r3, #0
 8011694:	d122      	bne.n	80116dc <enable_ref_spads+0xee>
    status = get_ref_spad_map(Dev, checkSpadArray);
 8011696:	f107 0314 	add.w	r3, r7, #20
 801169a:	4619      	mov	r1, r3
 801169c:	68f8      	ldr	r0, [r7, #12]
 801169e:	f7ff ff93 	bl	80115c8 <get_ref_spad_map>
 80116a2:	4603      	mov	r3, r0
 80116a4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    i = 0;
 80116a8:	2300      	movs	r3, #0
 80116aa:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Compare spad maps. If not equal report error. */
    while (i < size) {
 80116ac:	e012      	b.n	80116d4 <enable_ref_spads+0xe6>
      if (spadArray[i] != checkSpadArray[i]) {
 80116ae:	683a      	ldr	r2, [r7, #0]
 80116b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116b2:	4413      	add	r3, r2
 80116b4:	781b      	ldrb	r3, [r3, #0]
 80116b6:	b2da      	uxtb	r2, r3
 80116b8:	f107 0114 	add.w	r1, r7, #20
 80116bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116be:	440b      	add	r3, r1
 80116c0:	781b      	ldrb	r3, [r3, #0]
 80116c2:	429a      	cmp	r2, r3
 80116c4:	d003      	beq.n	80116ce <enable_ref_spads+0xe0>
        status = VL53L0X_ERROR_REF_SPAD_INIT;
 80116c6:	23ce      	movs	r3, #206	@ 0xce
 80116c8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        break;
 80116cc:	e006      	b.n	80116dc <enable_ref_spads+0xee>
      }
      i++;
 80116ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80116d0:	3301      	adds	r3, #1
 80116d2:	627b      	str	r3, [r7, #36]	@ 0x24
    while (i < size) {
 80116d4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80116d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80116d8:	429a      	cmp	r2, r3
 80116da:	d3e8      	bcc.n	80116ae <enable_ref_spads+0xc0>
    }
  }
  return status;
 80116dc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 80116e0:	4618      	mov	r0, r3
 80116e2:	3730      	adds	r7, #48	@ 0x30
 80116e4:	46bd      	mov	sp, r7
 80116e6:	bd80      	pop	{r7, pc}

080116e8 <perform_ref_signal_measurement>:

VL53L0X_Error perform_ref_signal_measurement(VL53L0X_DEV Dev,
                                             uint16_t *refSignalRate) {
 80116e8:	b580      	push	{r7, lr}
 80116ea:	b08a      	sub	sp, #40	@ 0x28
 80116ec:	af00      	add	r7, sp, #0
 80116ee:	6078      	str	r0, [r7, #4]
 80116f0:	6039      	str	r1, [r7, #0]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 80116f2:	2300      	movs	r3, #0
 80116f4:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  VL53L0X_RangingMeasurementData_t rangingMeasurementData;

  uint8_t SequenceConfig = 0;
 80116f8:	2300      	movs	r3, #0
 80116fa:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 80116fe:	687b      	ldr	r3, [r7, #4]
 8011700:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011704:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

  /*
   * This function performs a reference signal rate measurement.
   */
  if (status == VL53L0X_ERROR_NONE)
 8011708:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801170c:	2b00      	cmp	r3, #0
 801170e:	d107      	bne.n	8011720 <perform_ref_signal_measurement+0x38>
    status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0xC0);
 8011710:	22c0      	movs	r2, #192	@ 0xc0
 8011712:	2101      	movs	r1, #1
 8011714:	6878      	ldr	r0, [r7, #4]
 8011716:	f002 fef5 	bl	8014504 <VL53L0X_WrByte>
 801171a:	4603      	mov	r3, r0
 801171c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8011720:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011724:	2b00      	cmp	r3, #0
 8011726:	d108      	bne.n	801173a <perform_ref_signal_measurement+0x52>
    status =
        VL53L0X_PerformSingleRangingMeasurement(Dev, &rangingMeasurementData);
 8011728:	f107 0308 	add.w	r3, r7, #8
 801172c:	4619      	mov	r1, r3
 801172e:	6878      	ldr	r0, [r7, #4]
 8011730:	f7ff fc5e 	bl	8010ff0 <VL53L0X_PerformSingleRangingMeasurement>
 8011734:	4603      	mov	r3, r0
 8011736:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 801173a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801173e:	2b00      	cmp	r3, #0
 8011740:	d107      	bne.n	8011752 <perform_ref_signal_measurement+0x6a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011742:	2201      	movs	r2, #1
 8011744:	21ff      	movs	r1, #255	@ 0xff
 8011746:	6878      	ldr	r0, [r7, #4]
 8011748:	f002 fedc 	bl	8014504 <VL53L0X_WrByte>
 801174c:	4603      	mov	r3, r0
 801174e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE)
 8011752:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011756:	2b00      	cmp	r3, #0
 8011758:	d107      	bne.n	801176a <perform_ref_signal_measurement+0x82>
    status = VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF,
 801175a:	683a      	ldr	r2, [r7, #0]
 801175c:	21b6      	movs	r1, #182	@ 0xb6
 801175e:	6878      	ldr	r0, [r7, #4]
 8011760:	f002 fe5a 	bl	8014418 <VL53L0X_RdWord>
 8011764:	4603      	mov	r3, r0
 8011766:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                            refSignalRate);

  if (status == VL53L0X_ERROR_NONE)
 801176a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801176e:	2b00      	cmp	r3, #0
 8011770:	d107      	bne.n	8011782 <perform_ref_signal_measurement+0x9a>
    status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011772:	2200      	movs	r2, #0
 8011774:	21ff      	movs	r1, #255	@ 0xff
 8011776:	6878      	ldr	r0, [r7, #4]
 8011778:	f002 fec4 	bl	8014504 <VL53L0X_WrByte>
 801177c:	4603      	mov	r3, r0
 801177e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  if (status == VL53L0X_ERROR_NONE) {
 8011782:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8011786:	2b00      	cmp	r3, #0
 8011788:	d112      	bne.n	80117b0 <perform_ref_signal_measurement+0xc8>
    /* restore the previous Sequence Config */
    status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 801178a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 801178e:	461a      	mov	r2, r3
 8011790:	2101      	movs	r1, #1
 8011792:	6878      	ldr	r0, [r7, #4]
 8011794:	f002 feb6 	bl	8014504 <VL53L0X_WrByte>
 8011798:	4603      	mov	r3, r0
 801179a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (status == VL53L0X_ERROR_NONE)
 801179e:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80117a2:	2b00      	cmp	r3, #0
 80117a4:	d104      	bne.n	80117b0 <perform_ref_signal_measurement+0xc8>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80117a6:	687b      	ldr	r3, [r7, #4]
 80117a8:	f897 2026 	ldrb.w	r2, [r7, #38]	@ 0x26
 80117ac:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return status;
 80117b0:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80117b4:	4618      	mov	r0, r3
 80117b6:	3728      	adds	r7, #40	@ 0x28
 80117b8:	46bd      	mov	sp, r7
 80117ba:	bd80      	pop	{r7, pc}

080117bc <VL53L0X_perform_ref_spad_management>:

VL53L0X_Error VL53L0X_perform_ref_spad_management(VL53L0X_DEV Dev,
                                                  uint32_t *refSpadCount,
                                                  uint8_t *isApertureSpads) {
 80117bc:	b590      	push	{r4, r7, lr}
 80117be:	b09d      	sub	sp, #116	@ 0x74
 80117c0:	af06      	add	r7, sp, #24
 80117c2:	60f8      	str	r0, [r7, #12]
 80117c4:	60b9      	str	r1, [r7, #8]
 80117c6:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80117c8:	2300      	movs	r3, #0
 80117ca:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
  uint8_t lastSpadArray[6];
  uint8_t startSelect = 0xB4;
 80117ce:	23b4      	movs	r3, #180	@ 0xb4
 80117d0:	f887 303a 	strb.w	r3, [r7, #58]	@ 0x3a
  uint32_t minimumSpadCount = 3;
 80117d4:	2303      	movs	r3, #3
 80117d6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t maxSpadCount = 44;
 80117d8:	232c      	movs	r3, #44	@ 0x2c
 80117da:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t currentSpadIndex = 0;
 80117dc:	2300      	movs	r3, #0
 80117de:	653b      	str	r3, [r7, #80]	@ 0x50
  uint32_t lastSpadIndex = 0;
 80117e0:	2300      	movs	r3, #0
 80117e2:	61bb      	str	r3, [r7, #24]
  int32_t nextGoodSpad = 0;
 80117e4:	2300      	movs	r3, #0
 80117e6:	617b      	str	r3, [r7, #20]
  uint16_t targetRefRate = 0x0A00; /* 20 MCPS in 9:7 format */
 80117e8:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 80117ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  uint16_t peakSignalRateRef;
  uint32_t needAptSpads = 0;
 80117ee:	2300      	movs	r3, #0
 80117f0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t index = 0;
 80117f2:	2300      	movs	r3, #0
 80117f4:	64bb      	str	r3, [r7, #72]	@ 0x48
  uint32_t spadArraySize = 6;
 80117f6:	2306      	movs	r3, #6
 80117f8:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t signalRateDiff = 0;
 80117fa:	2300      	movs	r3, #0
 80117fc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t lastSignalRateDiff = 0;
 80117fe:	2300      	movs	r3, #0
 8011800:	647b      	str	r3, [r7, #68]	@ 0x44
  uint8_t complete = 0;
 8011802:	2300      	movs	r3, #0
 8011804:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
  uint8_t VhvSettings = 0;
 8011808:	2300      	movs	r3, #0
 801180a:	747b      	strb	r3, [r7, #17]
  uint8_t PhaseCal = 0;
 801180c:	2300      	movs	r3, #0
 801180e:	743b      	strb	r3, [r7, #16]
  uint32_t refSpadCount_int = 0;
 8011810:	2300      	movs	r3, #0
 8011812:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint8_t isApertureSpads_int = 0;
 8011814:	2300      	movs	r3, #0
 8011816:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
   * The start point is currently fixed to 180, which lies towards the end
   * of the non-aperture quadrant and runs in to the adjacent aperture
   * quadrant.
   */

  targetRefRate = PALDevDataGet(Dev, targetRefRate);
 801181a:	68fb      	ldr	r3, [r7, #12]
 801181c:	f8b3 313a 	ldrh.w	r3, [r3, #314]	@ 0x13a
 8011820:	85fb      	strh	r3, [r7, #46]	@ 0x2e
   * This is a short term implementation. The good spad map will be
   * provided as an input.
   * Note that there are 6 bytes. Only the first 44 bits will be used to
   * represent spads.
   */
  for (index = 0; index < spadArraySize; index++)
 8011822:	2300      	movs	r3, #0
 8011824:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011826:	e009      	b.n	801183c <VL53L0X_perform_ref_spad_management+0x80>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8011828:	68fa      	ldr	r2, [r7, #12]
 801182a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801182c:	4413      	add	r3, r2
 801182e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011832:	2200      	movs	r2, #0
 8011834:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 8011836:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011838:	3301      	adds	r3, #1
 801183a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801183c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 801183e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011840:	429a      	cmp	r2, r3
 8011842:	d3f1      	bcc.n	8011828 <VL53L0X_perform_ref_spad_management+0x6c>

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011844:	2201      	movs	r2, #1
 8011846:	21ff      	movs	r1, #255	@ 0xff
 8011848:	68f8      	ldr	r0, [r7, #12]
 801184a:	f002 fe5b 	bl	8014504 <VL53L0X_WrByte>
 801184e:	4603      	mov	r3, r0
 8011850:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 8011854:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011858:	2b00      	cmp	r3, #0
 801185a:	d107      	bne.n	801186c <VL53L0X_perform_ref_spad_management+0xb0>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 801185c:	2200      	movs	r2, #0
 801185e:	214f      	movs	r1, #79	@ 0x4f
 8011860:	68f8      	ldr	r0, [r7, #12]
 8011862:	f002 fe4f 	bl	8014504 <VL53L0X_WrByte>
 8011866:	4603      	mov	r3, r0
 8011868:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 801186c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011870:	2b00      	cmp	r3, #0
 8011872:	d107      	bne.n	8011884 <VL53L0X_perform_ref_spad_management+0xc8>
    Status = VL53L0X_WrByte(
 8011874:	222c      	movs	r2, #44	@ 0x2c
 8011876:	214e      	movs	r1, #78	@ 0x4e
 8011878:	68f8      	ldr	r0, [r7, #12]
 801187a:	f002 fe43 	bl	8014504 <VL53L0X_WrByte>
 801187e:	4603      	mov	r3, r0
 8011880:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 8011884:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011888:	2b00      	cmp	r3, #0
 801188a:	d107      	bne.n	801189c <VL53L0X_perform_ref_spad_management+0xe0>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 801188c:	2200      	movs	r2, #0
 801188e:	21ff      	movs	r1, #255	@ 0xff
 8011890:	68f8      	ldr	r0, [r7, #12]
 8011892:	f002 fe37 	bl	8014504 <VL53L0X_WrByte>
 8011896:	4603      	mov	r3, r0
 8011898:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE)
 801189c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d109      	bne.n	80118b8 <VL53L0X_perform_ref_spad_management+0xfc>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 80118a4:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80118a8:	461a      	mov	r2, r3
 80118aa:	21b6      	movs	r1, #182	@ 0xb6
 80118ac:	68f8      	ldr	r0, [r7, #12]
 80118ae:	f002 fe29 	bl	8014504 <VL53L0X_WrByte>
 80118b2:	4603      	mov	r3, r0
 80118b4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                            startSelect);

  if (Status == VL53L0X_ERROR_NONE)
 80118b8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d107      	bne.n	80118d0 <VL53L0X_perform_ref_spad_management+0x114>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_POWER_MANAGEMENT_GO1_POWER_FORCE, 0);
 80118c0:	2200      	movs	r2, #0
 80118c2:	2180      	movs	r1, #128	@ 0x80
 80118c4:	68f8      	ldr	r0, [r7, #12]
 80118c6:	f002 fe1d 	bl	8014504 <VL53L0X_WrByte>
 80118ca:	4603      	mov	r3, r0
 80118cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  /* Perform ref calibration */
  if (Status == VL53L0X_ERROR_NONE)
 80118d0:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80118d4:	2b00      	cmp	r3, #0
 80118d6:	d10a      	bne.n	80118ee <VL53L0X_perform_ref_spad_management+0x132>
    Status = VL53L0X_perform_ref_calibration(Dev, &VhvSettings, &PhaseCal, 0);
 80118d8:	f107 0210 	add.w	r2, r7, #16
 80118dc:	f107 0111 	add.w	r1, r7, #17
 80118e0:	2300      	movs	r3, #0
 80118e2:	68f8      	ldr	r0, [r7, #12]
 80118e4:	f000 fbbb 	bl	801205e <VL53L0X_perform_ref_calibration>
 80118e8:	4603      	mov	r3, r0
 80118ea:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

  if (Status == VL53L0X_ERROR_NONE) {
 80118ee:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80118f2:	2b00      	cmp	r3, #0
 80118f4:	d121      	bne.n	801193a <VL53L0X_perform_ref_spad_management+0x17e>
    /* Enable Minimum NON-APERTURE Spads */
    currentSpadIndex = 0;
 80118f6:	2300      	movs	r3, #0
 80118f8:	653b      	str	r3, [r7, #80]	@ 0x50
    lastSpadIndex = currentSpadIndex;
 80118fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80118fc:	61bb      	str	r3, [r7, #24]
    needAptSpads = 0;
 80118fe:	2300      	movs	r3, #0
 8011900:	64fb      	str	r3, [r7, #76]	@ 0x4c
    Status = enable_ref_spads(
 8011902:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011904:	b2d9      	uxtb	r1, r3
        Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011906:	68fb      	ldr	r3, [r7, #12]
 8011908:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
        Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 801190c:	68fb      	ldr	r3, [r7, #12]
 801190e:	f503 7492 	add.w	r4, r3, #292	@ 0x124
    Status = enable_ref_spads(
 8011912:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8011916:	f107 0218 	add.w	r2, r7, #24
 801191a:	9204      	str	r2, [sp, #16]
 801191c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 801191e:	9203      	str	r2, [sp, #12]
 8011920:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011922:	9202      	str	r2, [sp, #8]
 8011924:	9301      	str	r3, [sp, #4]
 8011926:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011928:	9300      	str	r3, [sp, #0]
 801192a:	4623      	mov	r3, r4
 801192c:	4602      	mov	r2, r0
 801192e:	68f8      	ldr	r0, [r7, #12]
 8011930:	f7ff fe5d 	bl	80115ee <enable_ref_spads>
 8011934:	4603      	mov	r3, r0
 8011936:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        currentSpadIndex, minimumSpadCount, &lastSpadIndex);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 801193a:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801193e:	2b00      	cmp	r3, #0
 8011940:	d174      	bne.n	8011a2c <VL53L0X_perform_ref_spad_management+0x270>
    currentSpadIndex = lastSpadIndex;
 8011942:	69bb      	ldr	r3, [r7, #24]
 8011944:	653b      	str	r3, [r7, #80]	@ 0x50

    Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8011946:	f107 0312 	add.w	r3, r7, #18
 801194a:	4619      	mov	r1, r3
 801194c:	68f8      	ldr	r0, [r7, #12]
 801194e:	f7ff fecb 	bl	80116e8 <perform_ref_signal_measurement>
 8011952:	4603      	mov	r3, r0
 8011954:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
    if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef > targetRefRate)) {
 8011958:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 801195c:	2b00      	cmp	r3, #0
 801195e:	d161      	bne.n	8011a24 <VL53L0X_perform_ref_spad_management+0x268>
 8011960:	8a7b      	ldrh	r3, [r7, #18]
 8011962:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011964:	429a      	cmp	r2, r3
 8011966:	d25d      	bcs.n	8011a24 <VL53L0X_perform_ref_spad_management+0x268>
      /* Signal rate measurement too high,
       * switch to APERTURE SPADs */

      for (index = 0; index < spadArraySize; index++)
 8011968:	2300      	movs	r3, #0
 801196a:	64bb      	str	r3, [r7, #72]	@ 0x48
 801196c:	e009      	b.n	8011982 <VL53L0X_perform_ref_spad_management+0x1c6>
        Dev->Data.SpadData.RefSpadEnables[index] = 0;
 801196e:	68fa      	ldr	r2, [r7, #12]
 8011970:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8011972:	4413      	add	r3, r2
 8011974:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011978:	2200      	movs	r2, #0
 801197a:	701a      	strb	r2, [r3, #0]
      for (index = 0; index < spadArraySize; index++)
 801197c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801197e:	3301      	adds	r3, #1
 8011980:	64bb      	str	r3, [r7, #72]	@ 0x48
 8011982:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8011984:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011986:	429a      	cmp	r2, r3
 8011988:	d3f1      	bcc.n	801196e <VL53L0X_perform_ref_spad_management+0x1b2>

      /* Increment to the first APERTURE spad */
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 801198a:	e002      	b.n	8011992 <VL53L0X_perform_ref_spad_management+0x1d6>
             (currentSpadIndex < maxSpadCount)) {
        currentSpadIndex++;
 801198c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 801198e:	3301      	adds	r3, #1
 8011990:	653b      	str	r3, [r7, #80]	@ 0x50
      while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011992:	f897 203a 	ldrb.w	r2, [r7, #58]	@ 0x3a
 8011996:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011998:	4413      	add	r3, r2
 801199a:	4618      	mov	r0, r3
 801199c:	f7ff fdae 	bl	80114fc <is_aperture>
 80119a0:	4603      	mov	r3, r0
 80119a2:	2b00      	cmp	r3, #0
 80119a4:	d103      	bne.n	80119ae <VL53L0X_perform_ref_spad_management+0x1f2>
 80119a6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80119aa:	429a      	cmp	r2, r3
 80119ac:	d3ee      	bcc.n	801198c <VL53L0X_perform_ref_spad_management+0x1d0>
      }

      needAptSpads = 1;
 80119ae:	2301      	movs	r3, #1
 80119b0:	64fb      	str	r3, [r7, #76]	@ 0x4c

      Status = enable_ref_spads(
 80119b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80119b4:	b2d9      	uxtb	r1, r3
          Dev, needAptSpads, Dev->Data.SpadData.RefGoodSpadMap,
 80119b6:	68fb      	ldr	r3, [r7, #12]
 80119b8:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
          Dev->Data.SpadData.RefSpadEnables, spadArraySize, startSelect,
 80119bc:	68fb      	ldr	r3, [r7, #12]
 80119be:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      Status = enable_ref_spads(
 80119c2:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 80119c6:	f107 0218 	add.w	r2, r7, #24
 80119ca:	9204      	str	r2, [sp, #16]
 80119cc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80119ce:	9203      	str	r2, [sp, #12]
 80119d0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80119d2:	9202      	str	r2, [sp, #8]
 80119d4:	9301      	str	r3, [sp, #4]
 80119d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80119d8:	9300      	str	r3, [sp, #0]
 80119da:	4623      	mov	r3, r4
 80119dc:	4602      	mov	r2, r0
 80119de:	68f8      	ldr	r0, [r7, #12]
 80119e0:	f7ff fe05 	bl	80115ee <enable_ref_spads>
 80119e4:	4603      	mov	r3, r0
 80119e6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          currentSpadIndex, minimumSpadCount, &lastSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 80119ea:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 80119ee:	2b00      	cmp	r3, #0
 80119f0:	d11b      	bne.n	8011a2a <VL53L0X_perform_ref_spad_management+0x26e>
        currentSpadIndex = lastSpadIndex;
 80119f2:	69bb      	ldr	r3, [r7, #24]
 80119f4:	653b      	str	r3, [r7, #80]	@ 0x50
        Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 80119f6:	f107 0312 	add.w	r3, r7, #18
 80119fa:	4619      	mov	r1, r3
 80119fc:	68f8      	ldr	r0, [r7, #12]
 80119fe:	f7ff fe73 	bl	80116e8 <perform_ref_signal_measurement>
 8011a02:	4603      	mov	r3, r0
 8011a04:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

        if ((Status == VL53L0X_ERROR_NONE) &&
 8011a08:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011a0c:	2b00      	cmp	r3, #0
 8011a0e:	d10c      	bne.n	8011a2a <VL53L0X_perform_ref_spad_management+0x26e>
            (peakSignalRateRef > targetRefRate)) {
 8011a10:	8a7b      	ldrh	r3, [r7, #18]
        if ((Status == VL53L0X_ERROR_NONE) &&
 8011a12:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011a14:	429a      	cmp	r2, r3
 8011a16:	d208      	bcs.n	8011a2a <VL53L0X_perform_ref_spad_management+0x26e>
           * setting the minimum number of
           * APERTURE spads. Can do no more
           * therefore set the min number of
           * aperture spads as the result.
           */
          isApertureSpads_int = 1;
 8011a18:	2301      	movs	r3, #1
 8011a1a:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
          refSpadCount_int = minimumSpadCount;
 8011a1e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a20:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if (Status == VL53L0X_ERROR_NONE) {
 8011a22:	e002      	b.n	8011a2a <VL53L0X_perform_ref_spad_management+0x26e>
        }
      }
    } else {
      needAptSpads = 0;
 8011a24:	2300      	movs	r3, #0
 8011a26:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8011a28:	e000      	b.n	8011a2c <VL53L0X_perform_ref_spad_management+0x270>
      if (Status == VL53L0X_ERROR_NONE) {
 8011a2a:	bf00      	nop
    }
  }

  if ((Status == VL53L0X_ERROR_NONE) && (peakSignalRateRef < targetRefRate)) {
 8011a2c:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011a30:	2b00      	cmp	r3, #0
 8011a32:	f040 80af 	bne.w	8011b94 <VL53L0X_perform_ref_spad_management+0x3d8>
 8011a36:	8a7b      	ldrh	r3, [r7, #18]
 8011a38:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011a3a:	429a      	cmp	r2, r3
 8011a3c:	f240 80aa 	bls.w	8011b94 <VL53L0X_perform_ref_spad_management+0x3d8>
    /* At this point, the minimum number of either aperture
     * or non-aperture spads have been set. Proceed to add
     * spads and perform measurements until the target
     * reference is reached.
     */
    isApertureSpads_int = needAptSpads;
 8011a40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011a42:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    refSpadCount_int = minimumSpadCount;
 8011a46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8011a48:	63fb      	str	r3, [r7, #60]	@ 0x3c

    memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 8011a4a:	68fb      	ldr	r3, [r7, #12]
 8011a4c:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8011a50:	f107 031c 	add.w	r3, r7, #28
 8011a54:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011a56:	4618      	mov	r0, r3
 8011a58:	f002 ffa2 	bl	80149a0 <memcpy>
           spadArraySize);
    lastSignalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8011a5c:	8a7b      	ldrh	r3, [r7, #18]
 8011a5e:	461a      	mov	r2, r3
 8011a60:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011a62:	1ad3      	subs	r3, r2, r3
 8011a64:	2b00      	cmp	r3, #0
 8011a66:	bfb8      	it	lt
 8011a68:	425b      	neglt	r3, r3
 8011a6a:	647b      	str	r3, [r7, #68]	@ 0x44
    complete = 0;
 8011a6c:	2300      	movs	r3, #0
 8011a6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

    while (!complete) {
 8011a72:	e086      	b.n	8011b82 <VL53L0X_perform_ref_spad_management+0x3c6>
      get_next_good_spad(Dev->Data.SpadData.RefGoodSpadMap, spadArraySize,
 8011a74:	68fb      	ldr	r3, [r7, #12]
 8011a76:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
 8011a7a:	f107 0314 	add.w	r3, r7, #20
 8011a7e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011a80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011a82:	f7ff fcdc 	bl	801143e <get_next_good_spad>
                         currentSpadIndex, &nextGoodSpad);

      if (nextGoodSpad == -1) {
 8011a86:	697b      	ldr	r3, [r7, #20]
 8011a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a8c:	d103      	bne.n	8011a96 <VL53L0X_perform_ref_spad_management+0x2da>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011a8e:	23ce      	movs	r3, #206	@ 0xce
 8011a90:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 8011a94:	e07e      	b.n	8011b94 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      (refSpadCount_int)++;
 8011a96:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011a98:	3301      	adds	r3, #1
 8011a9a:	63fb      	str	r3, [r7, #60]	@ 0x3c

      /* Cannot combine Aperture and Non-Aperture spads, so
       * ensure the current spad is of the correct type.
       */
      if (is_aperture((uint32_t)startSelect + nextGoodSpad) != needAptSpads) {
 8011a9c:	f897 303a 	ldrb.w	r3, [r7, #58]	@ 0x3a
 8011aa0:	697a      	ldr	r2, [r7, #20]
 8011aa2:	4413      	add	r3, r2
 8011aa4:	4618      	mov	r0, r3
 8011aa6:	f7ff fd29 	bl	80114fc <is_aperture>
 8011aaa:	4603      	mov	r3, r0
 8011aac:	461a      	mov	r2, r3
 8011aae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8011ab0:	4293      	cmp	r3, r2
 8011ab2:	d003      	beq.n	8011abc <VL53L0X_perform_ref_spad_management+0x300>
        Status = VL53L0X_ERROR_REF_SPAD_INIT;
 8011ab4:	23ce      	movs	r3, #206	@ 0xce
 8011ab6:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
        break;
 8011aba:	e06b      	b.n	8011b94 <VL53L0X_perform_ref_spad_management+0x3d8>
      }

      currentSpadIndex = nextGoodSpad;
 8011abc:	697b      	ldr	r3, [r7, #20]
 8011abe:	653b      	str	r3, [r7, #80]	@ 0x50
      Status = enable_spad_bit(Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 8011ac0:	68fb      	ldr	r3, [r7, #12]
 8011ac2:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011ac6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8011ac8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8011aca:	4618      	mov	r0, r3
 8011acc:	f7ff fd30 	bl	8011530 <enable_spad_bit>
 8011ad0:	4603      	mov	r3, r0
 8011ad2:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
                               currentSpadIndex);

      if (Status == VL53L0X_ERROR_NONE) {
 8011ad6:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011ada:	2b00      	cmp	r3, #0
 8011adc:	d10c      	bne.n	8011af8 <VL53L0X_perform_ref_spad_management+0x33c>
        currentSpadIndex++;
 8011ade:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8011ae0:	3301      	adds	r3, #1
 8011ae2:	653b      	str	r3, [r7, #80]	@ 0x50
        /* Proceed to apply the additional spad and
         * perform measurement. */
        Status = set_ref_spad_map(Dev, Dev->Data.SpadData.RefSpadEnables);
 8011ae4:	68fb      	ldr	r3, [r7, #12]
 8011ae6:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011aea:	4619      	mov	r1, r3
 8011aec:	68f8      	ldr	r0, [r7, #12]
 8011aee:	f7ff fd58 	bl	80115a2 <set_ref_spad_map>
 8011af2:	4603      	mov	r3, r0
 8011af4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      }

      if (Status != VL53L0X_ERROR_NONE)
 8011af8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d146      	bne.n	8011b8e <VL53L0X_perform_ref_spad_management+0x3d2>
        break;

      Status = perform_ref_signal_measurement(Dev, &peakSignalRateRef);
 8011b00:	f107 0312 	add.w	r3, r7, #18
 8011b04:	4619      	mov	r1, r3
 8011b06:	68f8      	ldr	r0, [r7, #12]
 8011b08:	f7ff fdee 	bl	80116e8 <perform_ref_signal_measurement>
 8011b0c:	4603      	mov	r3, r0
 8011b0e:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

      if (Status != VL53L0X_ERROR_NONE)
 8011b12:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011b16:	2b00      	cmp	r3, #0
 8011b18:	d13b      	bne.n	8011b92 <VL53L0X_perform_ref_spad_management+0x3d6>
        break;

      signalRateDiff = abs(peakSignalRateRef - targetRefRate);
 8011b1a:	8a7b      	ldrh	r3, [r7, #18]
 8011b1c:	461a      	mov	r2, r3
 8011b1e:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8011b20:	1ad3      	subs	r3, r2, r3
 8011b22:	2b00      	cmp	r3, #0
 8011b24:	bfb8      	it	lt
 8011b26:	425b      	neglt	r3, r3
 8011b28:	627b      	str	r3, [r7, #36]	@ 0x24

      if (peakSignalRateRef > targetRefRate) {
 8011b2a:	8a7b      	ldrh	r3, [r7, #18]
 8011b2c:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8011b2e:	429a      	cmp	r2, r3
 8011b30:	d21c      	bcs.n	8011b6c <VL53L0X_perform_ref_spad_management+0x3b0>
        /* Select the spad map that provides the
         * measurement closest to the target rate,
         * either above or below it.
         */
        if (signalRateDiff > lastSignalRateDiff) {
 8011b32:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011b34:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8011b36:	429a      	cmp	r2, r3
 8011b38:	d914      	bls.n	8011b64 <VL53L0X_perform_ref_spad_management+0x3a8>
          /* Previous spad map produced a closer
           * measurement, so choose this. */
          Status = set_ref_spad_map(Dev, lastSpadArray);
 8011b3a:	f107 031c 	add.w	r3, r7, #28
 8011b3e:	4619      	mov	r1, r3
 8011b40:	68f8      	ldr	r0, [r7, #12]
 8011b42:	f7ff fd2e 	bl	80115a2 <set_ref_spad_map>
 8011b46:	4603      	mov	r3, r0
 8011b48:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
          memcpy((void *)Dev->Data.SpadData.RefSpadEnables, lastSpadArray,
 8011b4c:	68fb      	ldr	r3, [r7, #12]
 8011b4e:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011b52:	f107 011c 	add.w	r1, r7, #28
 8011b56:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011b58:	4618      	mov	r0, r3
 8011b5a:	f002 ff21 	bl	80149a0 <memcpy>
                 spadArraySize);

          (refSpadCount_int)--;
 8011b5e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8011b60:	3b01      	subs	r3, #1
 8011b62:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        complete = 1;
 8011b64:	2301      	movs	r3, #1
 8011b66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8011b6a:	e00a      	b.n	8011b82 <VL53L0X_perform_ref_spad_management+0x3c6>
      } else {
        /* Continue to add spads */
        lastSignalRateDiff = signalRateDiff;
 8011b6c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011b6e:	647b      	str	r3, [r7, #68]	@ 0x44
        memcpy(lastSpadArray, (const void *)Dev->Data.SpadData.RefSpadEnables,
 8011b70:	68fb      	ldr	r3, [r7, #12]
 8011b72:	f503 7192 	add.w	r1, r3, #292	@ 0x124
 8011b76:	f107 031c 	add.w	r3, r7, #28
 8011b7a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011b7c:	4618      	mov	r0, r3
 8011b7e:	f002 ff0f 	bl	80149a0 <memcpy>
    while (!complete) {
 8011b82:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8011b86:	2b00      	cmp	r3, #0
 8011b88:	f43f af74 	beq.w	8011a74 <VL53L0X_perform_ref_spad_management+0x2b8>
 8011b8c:	e002      	b.n	8011b94 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 8011b8e:	bf00      	nop
 8011b90:	e000      	b.n	8011b94 <VL53L0X_perform_ref_spad_management+0x3d8>
        break;
 8011b92:	bf00      	nop
      }

    } /* while */
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8011b94:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
 8011b98:	2b00      	cmp	r3, #0
 8011b9a:	d115      	bne.n	8011bc8 <VL53L0X_perform_ref_spad_management+0x40c>
    *refSpadCount = refSpadCount_int;
 8011b9c:	68bb      	ldr	r3, [r7, #8]
 8011b9e:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8011ba0:	601a      	str	r2, [r3, #0]
    *isApertureSpads = isApertureSpads_int;
 8011ba2:	687b      	ldr	r3, [r7, #4]
 8011ba4:	f897 203b 	ldrb.w	r2, [r7, #59]	@ 0x3b
 8011ba8:	701a      	strb	r2, [r3, #0]

    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8011baa:	68fb      	ldr	r3, [r7, #12]
 8011bac:	2201      	movs	r2, #1
 8011bae:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8011bb2:	68bb      	ldr	r3, [r7, #8]
 8011bb4:	681b      	ldr	r3, [r3, #0]
 8011bb6:	b2da      	uxtb	r2, r3
 8011bb8:	68fb      	ldr	r3, [r7, #12]
 8011bba:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(*refSpadCount));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	781a      	ldrb	r2, [r3, #0]
 8011bc2:	68fb      	ldr	r3, [r7, #12]
 8011bc4:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                       *isApertureSpads);
  }

  return Status;
 8011bc8:	f997 3057 	ldrsb.w	r3, [r7, #87]	@ 0x57
}
 8011bcc:	4618      	mov	r0, r3
 8011bce:	375c      	adds	r7, #92	@ 0x5c
 8011bd0:	46bd      	mov	sp, r7
 8011bd2:	bd90      	pop	{r4, r7, pc}

08011bd4 <VL53L0X_set_reference_spads>:

VL53L0X_Error VL53L0X_set_reference_spads(VL53L0X_DEV Dev, uint32_t count,
                                          uint8_t isApertureSpads) {
 8011bd4:	b590      	push	{r4, r7, lr}
 8011bd6:	b093      	sub	sp, #76	@ 0x4c
 8011bd8:	af06      	add	r7, sp, #24
 8011bda:	60f8      	str	r0, [r7, #12]
 8011bdc:	60b9      	str	r1, [r7, #8]
 8011bde:	4613      	mov	r3, r2
 8011be0:	71fb      	strb	r3, [r7, #7]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011be2:	2300      	movs	r3, #0
 8011be4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint32_t currentSpadIndex = 0;
 8011be8:	2300      	movs	r3, #0
 8011bea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint8_t startSelect = 0xB4;
 8011bec:	23b4      	movs	r3, #180	@ 0xb4
 8011bee:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
  uint32_t spadArraySize = 6;
 8011bf2:	2306      	movs	r3, #6
 8011bf4:	61fb      	str	r3, [r7, #28]
  uint32_t maxSpadCount = 44;
 8011bf6:	232c      	movs	r3, #44	@ 0x2c
 8011bf8:	61bb      	str	r3, [r7, #24]
   * aperture or
   * non-aperture, as requested.
   * The good spad map will be applied.
   */

  Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011bfa:	2201      	movs	r2, #1
 8011bfc:	21ff      	movs	r1, #255	@ 0xff
 8011bfe:	68f8      	ldr	r0, [r7, #12]
 8011c00:	f002 fc80 	bl	8014504 <VL53L0X_WrByte>
 8011c04:	4603      	mov	r3, r0
 8011c06:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8011c0a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011c0e:	2b00      	cmp	r3, #0
 8011c10:	d107      	bne.n	8011c22 <VL53L0X_set_reference_spads+0x4e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_DYNAMIC_SPAD_REF_EN_START_OFFSET, 0x00);
 8011c12:	2200      	movs	r2, #0
 8011c14:	214f      	movs	r1, #79	@ 0x4f
 8011c16:	68f8      	ldr	r0, [r7, #12]
 8011c18:	f002 fc74 	bl	8014504 <VL53L0X_WrByte>
 8011c1c:	4603      	mov	r3, r0
 8011c1e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8011c22:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011c26:	2b00      	cmp	r3, #0
 8011c28:	d107      	bne.n	8011c3a <VL53L0X_set_reference_spads+0x66>
    Status = VL53L0X_WrByte(
 8011c2a:	222c      	movs	r2, #44	@ 0x2c
 8011c2c:	214e      	movs	r1, #78	@ 0x4e
 8011c2e:	68f8      	ldr	r0, [r7, #12]
 8011c30:	f002 fc68 	bl	8014504 <VL53L0X_WrByte>
 8011c34:	4603      	mov	r3, r0
 8011c36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
        Dev, VL53L0X_REG_DYNAMIC_SPAD_NUM_REQUESTED_REF_SPAD, 0x2C);

  if (Status == VL53L0X_ERROR_NONE)
 8011c3a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011c3e:	2b00      	cmp	r3, #0
 8011c40:	d107      	bne.n	8011c52 <VL53L0X_set_reference_spads+0x7e>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011c42:	2200      	movs	r2, #0
 8011c44:	21ff      	movs	r1, #255	@ 0xff
 8011c46:	68f8      	ldr	r0, [r7, #12]
 8011c48:	f002 fc5c 	bl	8014504 <VL53L0X_WrByte>
 8011c4c:	4603      	mov	r3, r0
 8011c4e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

  if (Status == VL53L0X_ERROR_NONE)
 8011c52:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011c56:	2b00      	cmp	r3, #0
 8011c58:	d109      	bne.n	8011c6e <VL53L0X_set_reference_spads+0x9a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_GLOBAL_CONFIG_REF_EN_START_SELECT,
 8011c5a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8011c5e:	461a      	mov	r2, r3
 8011c60:	21b6      	movs	r1, #182	@ 0xb6
 8011c62:	68f8      	ldr	r0, [r7, #12]
 8011c64:	f002 fc4e 	bl	8014504 <VL53L0X_WrByte>
 8011c68:	4603      	mov	r3, r0
 8011c6a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                            startSelect);

  for (index = 0; index < spadArraySize; index++)
 8011c6e:	2300      	movs	r3, #0
 8011c70:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c72:	e009      	b.n	8011c88 <VL53L0X_set_reference_spads+0xb4>
    Dev->Data.SpadData.RefSpadEnables[index] = 0;
 8011c74:	68fa      	ldr	r2, [r7, #12]
 8011c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c78:	4413      	add	r3, r2
 8011c7a:	f503 7392 	add.w	r3, r3, #292	@ 0x124
 8011c7e:	2200      	movs	r2, #0
 8011c80:	701a      	strb	r2, [r3, #0]
  for (index = 0; index < spadArraySize; index++)
 8011c82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8011c84:	3301      	adds	r3, #1
 8011c86:	627b      	str	r3, [r7, #36]	@ 0x24
 8011c88:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8011c8a:	69fb      	ldr	r3, [r7, #28]
 8011c8c:	429a      	cmp	r2, r3
 8011c8e:	d3f1      	bcc.n	8011c74 <VL53L0X_set_reference_spads+0xa0>

  if (isApertureSpads) {
 8011c90:	79fb      	ldrb	r3, [r7, #7]
 8011c92:	2b00      	cmp	r3, #0
 8011c94:	d011      	beq.n	8011cba <VL53L0X_set_reference_spads+0xe6>
    /* Increment to the first APERTURE spad */
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011c96:	e002      	b.n	8011c9e <VL53L0X_set_reference_spads+0xca>
           (currentSpadIndex < maxSpadCount)) {
      currentSpadIndex++;
 8011c98:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011c9a:	3301      	adds	r3, #1
 8011c9c:	62bb      	str	r3, [r7, #40]	@ 0x28
    while ((is_aperture(startSelect + currentSpadIndex) == 0) &&
 8011c9e:	f897 2023 	ldrb.w	r2, [r7, #35]	@ 0x23
 8011ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8011ca4:	4413      	add	r3, r2
 8011ca6:	4618      	mov	r0, r3
 8011ca8:	f7ff fc28 	bl	80114fc <is_aperture>
 8011cac:	4603      	mov	r3, r0
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d103      	bne.n	8011cba <VL53L0X_set_reference_spads+0xe6>
 8011cb2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011cb4:	69bb      	ldr	r3, [r7, #24]
 8011cb6:	429a      	cmp	r2, r3
 8011cb8:	d3ee      	bcc.n	8011c98 <VL53L0X_set_reference_spads+0xc4>
    }
  }
  Status =
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011cba:	68fb      	ldr	r3, [r7, #12]
 8011cbc:	f503 7095 	add.w	r0, r3, #298	@ 0x12a
                       Dev->Data.SpadData.RefSpadEnables, spadArraySize,
 8011cc0:	68fb      	ldr	r3, [r7, #12]
 8011cc2:	f503 7492 	add.w	r4, r3, #292	@ 0x124
      enable_ref_spads(Dev, isApertureSpads, Dev->Data.SpadData.RefGoodSpadMap,
 8011cc6:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8011cca:	79f9      	ldrb	r1, [r7, #7]
 8011ccc:	f107 0214 	add.w	r2, r7, #20
 8011cd0:	9204      	str	r2, [sp, #16]
 8011cd2:	68ba      	ldr	r2, [r7, #8]
 8011cd4:	9203      	str	r2, [sp, #12]
 8011cd6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8011cd8:	9202      	str	r2, [sp, #8]
 8011cda:	9301      	str	r3, [sp, #4]
 8011cdc:	69fb      	ldr	r3, [r7, #28]
 8011cde:	9300      	str	r3, [sp, #0]
 8011ce0:	4623      	mov	r3, r4
 8011ce2:	4602      	mov	r2, r0
 8011ce4:	68f8      	ldr	r0, [r7, #12]
 8011ce6:	f7ff fc82 	bl	80115ee <enable_ref_spads>
 8011cea:	4603      	mov	r3, r0
 8011cec:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                       startSelect, currentSpadIndex, count, &lastSpadIndex);

  if (Status == VL53L0X_ERROR_NONE) {
 8011cf0:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8011cf4:	2b00      	cmp	r3, #0
 8011cf6:	d10c      	bne.n	8011d12 <VL53L0X_set_reference_spads+0x13e>
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, RefSpadsInitialised, 1);
 8011cf8:	68fb      	ldr	r3, [r7, #12]
 8011cfa:	2201      	movs	r2, #1
 8011cfc:	f883 2115 	strb.w	r2, [r3, #277]	@ 0x115
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8011d00:	68bb      	ldr	r3, [r7, #8]
 8011d02:	b2da      	uxtb	r2, r3
 8011d04:	68fb      	ldr	r3, [r7, #12]
 8011d06:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                       (uint8_t)(count));
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType, isApertureSpads);
 8011d0a:	68fb      	ldr	r3, [r7, #12]
 8011d0c:	79fa      	ldrb	r2, [r7, #7]
 8011d0e:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
  }

  return Status;
 8011d12:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8011d16:	4618      	mov	r0, r3
 8011d18:	3734      	adds	r7, #52	@ 0x34
 8011d1a:	46bd      	mov	sp, r7
 8011d1c:	bd90      	pop	{r4, r7, pc}

08011d1e <VL53L0X_perform_single_ref_calibration>:

  return Status;
}

VL53L0X_Error VL53L0X_perform_single_ref_calibration(VL53L0X_DEV Dev,
                                                     uint8_t vhv_init_byte) {
 8011d1e:	b580      	push	{r7, lr}
 8011d20:	b084      	sub	sp, #16
 8011d22:	af00      	add	r7, sp, #0
 8011d24:	6078      	str	r0, [r7, #4]
 8011d26:	460b      	mov	r3, r1
 8011d28:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011d2a:	2300      	movs	r3, #0
 8011d2c:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8011d2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d32:	2b00      	cmp	r3, #0
 8011d34:	d10a      	bne.n	8011d4c <VL53L0X_perform_single_ref_calibration+0x2e>
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START,
 8011d36:	78fb      	ldrb	r3, [r7, #3]
 8011d38:	f043 0301 	orr.w	r3, r3, #1
 8011d3c:	b2db      	uxtb	r3, r3
 8011d3e:	461a      	mov	r2, r3
 8011d40:	2100      	movs	r1, #0
 8011d42:	6878      	ldr	r0, [r7, #4]
 8011d44:	f002 fbde 	bl	8014504 <VL53L0X_WrByte>
 8011d48:	4603      	mov	r3, r0
 8011d4a:	73fb      	strb	r3, [r7, #15]
                       VL53L0X_REG_SYSRANGE_MODE_START_STOP | vhv_init_byte);

  if (Status == VL53L0X_ERROR_NONE)
 8011d4c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d50:	2b00      	cmp	r3, #0
 8011d52:	d104      	bne.n	8011d5e <VL53L0X_perform_single_ref_calibration+0x40>
    Status = VL53L0X_measurement_poll_for_completion(Dev);
 8011d54:	6878      	ldr	r0, [r7, #4]
 8011d56:	f000 f9bf 	bl	80120d8 <VL53L0X_measurement_poll_for_completion>
 8011d5a:	4603      	mov	r3, r0
 8011d5c:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8011d5e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d105      	bne.n	8011d72 <VL53L0X_perform_single_ref_calibration+0x54>
    Status = VL53L0X_ClearInterruptMask(Dev, 0);
 8011d66:	2100      	movs	r1, #0
 8011d68:	6878      	ldr	r0, [r7, #4]
 8011d6a:	f7ff fac7 	bl	80112fc <VL53L0X_ClearInterruptMask>
 8011d6e:	4603      	mov	r3, r0
 8011d70:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE)
 8011d72:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8011d76:	2b00      	cmp	r3, #0
 8011d78:	d106      	bne.n	8011d88 <VL53L0X_perform_single_ref_calibration+0x6a>
    Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSRANGE_START, 0x00);
 8011d7a:	2200      	movs	r2, #0
 8011d7c:	2100      	movs	r1, #0
 8011d7e:	6878      	ldr	r0, [r7, #4]
 8011d80:	f002 fbc0 	bl	8014504 <VL53L0X_WrByte>
 8011d84:	4603      	mov	r3, r0
 8011d86:	73fb      	strb	r3, [r7, #15]

  return Status;
 8011d88:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011d8c:	4618      	mov	r0, r3
 8011d8e:	3710      	adds	r7, #16
 8011d90:	46bd      	mov	sp, r7
 8011d92:	bd80      	pop	{r7, pc}

08011d94 <VL53L0X_ref_calibration_io>:

VL53L0X_Error VL53L0X_ref_calibration_io(
    VL53L0X_DEV Dev, uint8_t read_not_write, uint8_t VhvSettings,
    uint8_t PhaseCal, uint8_t *pVhvSettings, uint8_t *pPhaseCal,
    const uint8_t vhv_enable, const uint8_t phase_enable) {
 8011d94:	b580      	push	{r7, lr}
 8011d96:	b084      	sub	sp, #16
 8011d98:	af00      	add	r7, sp, #0
 8011d9a:	6078      	str	r0, [r7, #4]
 8011d9c:	4608      	mov	r0, r1
 8011d9e:	4611      	mov	r1, r2
 8011da0:	461a      	mov	r2, r3
 8011da2:	4603      	mov	r3, r0
 8011da4:	70fb      	strb	r3, [r7, #3]
 8011da6:	460b      	mov	r3, r1
 8011da8:	70bb      	strb	r3, [r7, #2]
 8011daa:	4613      	mov	r3, r2
 8011dac:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011dae:	2300      	movs	r3, #0
 8011db0:	73fb      	strb	r3, [r7, #15]
  uint8_t PhaseCalint = 0;
 8011db2:	2300      	movs	r3, #0
 8011db4:	73bb      	strb	r3, [r7, #14]

  /* Read VHV from device */
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011db6:	2201      	movs	r2, #1
 8011db8:	21ff      	movs	r1, #255	@ 0xff
 8011dba:	6878      	ldr	r0, [r7, #4]
 8011dbc:	f002 fba2 	bl	8014504 <VL53L0X_WrByte>
 8011dc0:	4603      	mov	r3, r0
 8011dc2:	461a      	mov	r2, r3
 8011dc4:	7bfb      	ldrb	r3, [r7, #15]
 8011dc6:	4313      	orrs	r3, r2
 8011dc8:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 8011dca:	2200      	movs	r2, #0
 8011dcc:	2100      	movs	r1, #0
 8011dce:	6878      	ldr	r0, [r7, #4]
 8011dd0:	f002 fb98 	bl	8014504 <VL53L0X_WrByte>
 8011dd4:	4603      	mov	r3, r0
 8011dd6:	461a      	mov	r2, r3
 8011dd8:	7bfb      	ldrb	r3, [r7, #15]
 8011dda:	4313      	orrs	r3, r2
 8011ddc:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011dde:	2200      	movs	r2, #0
 8011de0:	21ff      	movs	r1, #255	@ 0xff
 8011de2:	6878      	ldr	r0, [r7, #4]
 8011de4:	f002 fb8e 	bl	8014504 <VL53L0X_WrByte>
 8011de8:	4603      	mov	r3, r0
 8011dea:	461a      	mov	r2, r3
 8011dec:	7bfb      	ldrb	r3, [r7, #15]
 8011dee:	4313      	orrs	r3, r2
 8011df0:	73fb      	strb	r3, [r7, #15]

  if (read_not_write) {
 8011df2:	78fb      	ldrb	r3, [r7, #3]
 8011df4:	2b00      	cmp	r3, #0
 8011df6:	d01e      	beq.n	8011e36 <VL53L0X_ref_calibration_io+0xa2>
    if (vhv_enable)
 8011df8:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011dfc:	2b00      	cmp	r3, #0
 8011dfe:	d009      	beq.n	8011e14 <VL53L0X_ref_calibration_io+0x80>
      Status |= VL53L0X_RdByte(Dev, 0xCB, pVhvSettings);
 8011e00:	69ba      	ldr	r2, [r7, #24]
 8011e02:	21cb      	movs	r1, #203	@ 0xcb
 8011e04:	6878      	ldr	r0, [r7, #4]
 8011e06:	f002 fa7c 	bl	8014302 <VL53L0X_RdByte>
 8011e0a:	4603      	mov	r3, r0
 8011e0c:	461a      	mov	r2, r3
 8011e0e:	7bfb      	ldrb	r3, [r7, #15]
 8011e10:	4313      	orrs	r3, r2
 8011e12:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 8011e14:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011e18:	2b00      	cmp	r3, #0
 8011e1a:	d02a      	beq.n	8011e72 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_RdByte(Dev, 0xEE, &PhaseCalint);
 8011e1c:	f107 030e 	add.w	r3, r7, #14
 8011e20:	461a      	mov	r2, r3
 8011e22:	21ee      	movs	r1, #238	@ 0xee
 8011e24:	6878      	ldr	r0, [r7, #4]
 8011e26:	f002 fa6c 	bl	8014302 <VL53L0X_RdByte>
 8011e2a:	4603      	mov	r3, r0
 8011e2c:	461a      	mov	r2, r3
 8011e2e:	7bfb      	ldrb	r3, [r7, #15]
 8011e30:	4313      	orrs	r3, r2
 8011e32:	73fb      	strb	r3, [r7, #15]
 8011e34:	e01d      	b.n	8011e72 <VL53L0X_ref_calibration_io+0xde>
  } else {
    if (vhv_enable)
 8011e36:	f897 3020 	ldrb.w	r3, [r7, #32]
 8011e3a:	2b00      	cmp	r3, #0
 8011e3c:	d00a      	beq.n	8011e54 <VL53L0X_ref_calibration_io+0xc0>
      Status |= VL53L0X_WrByte(Dev, 0xCB, VhvSettings);
 8011e3e:	78bb      	ldrb	r3, [r7, #2]
 8011e40:	461a      	mov	r2, r3
 8011e42:	21cb      	movs	r1, #203	@ 0xcb
 8011e44:	6878      	ldr	r0, [r7, #4]
 8011e46:	f002 fb5d 	bl	8014504 <VL53L0X_WrByte>
 8011e4a:	4603      	mov	r3, r0
 8011e4c:	461a      	mov	r2, r3
 8011e4e:	7bfb      	ldrb	r3, [r7, #15]
 8011e50:	4313      	orrs	r3, r2
 8011e52:	73fb      	strb	r3, [r7, #15]
    if (phase_enable)
 8011e54:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8011e58:	2b00      	cmp	r3, #0
 8011e5a:	d00a      	beq.n	8011e72 <VL53L0X_ref_calibration_io+0xde>
      Status |= VL53L0X_UpdateByte(Dev, 0xEE, 0x80, PhaseCal);
 8011e5c:	787b      	ldrb	r3, [r7, #1]
 8011e5e:	2280      	movs	r2, #128	@ 0x80
 8011e60:	21ee      	movs	r1, #238	@ 0xee
 8011e62:	6878      	ldr	r0, [r7, #4]
 8011e64:	f002 fb9e 	bl	80145a4 <VL53L0X_UpdateByte>
 8011e68:	4603      	mov	r3, r0
 8011e6a:	461a      	mov	r2, r3
 8011e6c:	7bfb      	ldrb	r3, [r7, #15]
 8011e6e:	4313      	orrs	r3, r2
 8011e70:	73fb      	strb	r3, [r7, #15]
  }

  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8011e72:	2201      	movs	r2, #1
 8011e74:	21ff      	movs	r1, #255	@ 0xff
 8011e76:	6878      	ldr	r0, [r7, #4]
 8011e78:	f002 fb44 	bl	8014504 <VL53L0X_WrByte>
 8011e7c:	4603      	mov	r3, r0
 8011e7e:	461a      	mov	r2, r3
 8011e80:	7bfb      	ldrb	r3, [r7, #15]
 8011e82:	4313      	orrs	r3, r2
 8011e84:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8011e86:	2201      	movs	r2, #1
 8011e88:	2100      	movs	r1, #0
 8011e8a:	6878      	ldr	r0, [r7, #4]
 8011e8c:	f002 fb3a 	bl	8014504 <VL53L0X_WrByte>
 8011e90:	4603      	mov	r3, r0
 8011e92:	461a      	mov	r2, r3
 8011e94:	7bfb      	ldrb	r3, [r7, #15]
 8011e96:	4313      	orrs	r3, r2
 8011e98:	73fb      	strb	r3, [r7, #15]
  Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8011e9a:	2200      	movs	r2, #0
 8011e9c:	21ff      	movs	r1, #255	@ 0xff
 8011e9e:	6878      	ldr	r0, [r7, #4]
 8011ea0:	f002 fb30 	bl	8014504 <VL53L0X_WrByte>
 8011ea4:	4603      	mov	r3, r0
 8011ea6:	461a      	mov	r2, r3
 8011ea8:	7bfb      	ldrb	r3, [r7, #15]
 8011eaa:	4313      	orrs	r3, r2
 8011eac:	73fb      	strb	r3, [r7, #15]

  *pPhaseCal = (uint8_t)(PhaseCalint & 0xEF);
 8011eae:	7bbb      	ldrb	r3, [r7, #14]
 8011eb0:	f023 0310 	bic.w	r3, r3, #16
 8011eb4:	b2da      	uxtb	r2, r3
 8011eb6:	69fb      	ldr	r3, [r7, #28]
 8011eb8:	701a      	strb	r2, [r3, #0]

  return Status;
 8011eba:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8011ebe:	4618      	mov	r0, r3
 8011ec0:	3710      	adds	r7, #16
 8011ec2:	46bd      	mov	sp, r7
 8011ec4:	bd80      	pop	{r7, pc}

08011ec6 <VL53L0X_perform_vhv_calibration>:

VL53L0X_Error VL53L0X_perform_vhv_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              const uint8_t get_data_enable,
                                              const uint8_t restore_config) {
 8011ec6:	b580      	push	{r7, lr}
 8011ec8:	b08a      	sub	sp, #40	@ 0x28
 8011eca:	af04      	add	r7, sp, #16
 8011ecc:	60f8      	str	r0, [r7, #12]
 8011ece:	60b9      	str	r1, [r7, #8]
 8011ed0:	4611      	mov	r1, r2
 8011ed2:	461a      	mov	r2, r3
 8011ed4:	460b      	mov	r3, r1
 8011ed6:	71fb      	strb	r3, [r7, #7]
 8011ed8:	4613      	mov	r3, r2
 8011eda:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011edc:	2300      	movs	r3, #0
 8011ede:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011ee0:	2300      	movs	r3, #0
 8011ee2:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011ee4:	2300      	movs	r3, #0
 8011ee6:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011ee8:	2300      	movs	r3, #0
 8011eea:	753b      	strb	r3, [r7, #20]
  uint8_t PhaseCalInt = 0;
 8011eec:	2300      	movs	r3, #0
 8011eee:	74fb      	strb	r3, [r7, #19]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 8011ef0:	79bb      	ldrb	r3, [r7, #6]
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d003      	beq.n	8011efe <VL53L0X_perform_vhv_calibration+0x38>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011ef6:	68fb      	ldr	r3, [r7, #12]
 8011ef8:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011efc:	75bb      	strb	r3, [r7, #22]

  /* Run VHV */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x01);
 8011efe:	2201      	movs	r2, #1
 8011f00:	2101      	movs	r1, #1
 8011f02:	68f8      	ldr	r0, [r7, #12]
 8011f04:	f002 fafe 	bl	8014504 <VL53L0X_WrByte>
 8011f08:	4603      	mov	r3, r0
 8011f0a:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 8011f0c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d105      	bne.n	8011f20 <VL53L0X_perform_vhv_calibration+0x5a>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x40);
 8011f14:	2140      	movs	r1, #64	@ 0x40
 8011f16:	68f8      	ldr	r0, [r7, #12]
 8011f18:	f7ff ff01 	bl	8011d1e <VL53L0X_perform_single_ref_calibration>
 8011f1c:	4603      	mov	r3, r0
 8011f1e:	75fb      	strb	r3, [r7, #23]

  /* Read VHV from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8011f20:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011f24:	2b00      	cmp	r3, #0
 8011f26:	d115      	bne.n	8011f54 <VL53L0X_perform_vhv_calibration+0x8e>
 8011f28:	79fb      	ldrb	r3, [r7, #7]
 8011f2a:	2b01      	cmp	r3, #1
 8011f2c:	d112      	bne.n	8011f54 <VL53L0X_perform_vhv_calibration+0x8e>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 8011f2e:	7d39      	ldrb	r1, [r7, #20]
 8011f30:	7d7a      	ldrb	r2, [r7, #21]
 8011f32:	2300      	movs	r3, #0
 8011f34:	9303      	str	r3, [sp, #12]
 8011f36:	2301      	movs	r3, #1
 8011f38:	9302      	str	r3, [sp, #8]
 8011f3a:	f107 0313 	add.w	r3, r7, #19
 8011f3e:	9301      	str	r3, [sp, #4]
 8011f40:	68bb      	ldr	r3, [r7, #8]
 8011f42:	9300      	str	r3, [sp, #0]
 8011f44:	460b      	mov	r3, r1
 8011f46:	2101      	movs	r1, #1
 8011f48:	68f8      	ldr	r0, [r7, #12]
 8011f4a:	f7ff ff23 	bl	8011d94 <VL53L0X_ref_calibration_io>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	75fb      	strb	r3, [r7, #23]
 8011f52:	e002      	b.n	8011f5a <VL53L0X_perform_vhv_calibration+0x94>
                                        PhaseCal, /* Not used here */
                                        pVhvSettings, &PhaseCalInt, 1, 0);
  } else
    *pVhvSettings = 0;
 8011f54:	68bb      	ldr	r3, [r7, #8]
 8011f56:	2200      	movs	r2, #0
 8011f58:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8011f5a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011f5e:	2b00      	cmp	r3, #0
 8011f60:	d112      	bne.n	8011f88 <VL53L0X_perform_vhv_calibration+0xc2>
 8011f62:	79bb      	ldrb	r3, [r7, #6]
 8011f64:	2b00      	cmp	r3, #0
 8011f66:	d00f      	beq.n	8011f88 <VL53L0X_perform_vhv_calibration+0xc2>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8011f68:	7dbb      	ldrb	r3, [r7, #22]
 8011f6a:	461a      	mov	r2, r3
 8011f6c:	2101      	movs	r1, #1
 8011f6e:	68f8      	ldr	r0, [r7, #12]
 8011f70:	f002 fac8 	bl	8014504 <VL53L0X_WrByte>
 8011f74:	4603      	mov	r3, r0
 8011f76:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 8011f78:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011f7c:	2b00      	cmp	r3, #0
 8011f7e:	d103      	bne.n	8011f88 <VL53L0X_perform_vhv_calibration+0xc2>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 8011f80:	68fb      	ldr	r3, [r7, #12]
 8011f82:	7dba      	ldrb	r2, [r7, #22]
 8011f84:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 8011f88:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8011f8c:	4618      	mov	r0, r3
 8011f8e:	3718      	adds	r7, #24
 8011f90:	46bd      	mov	sp, r7
 8011f92:	bd80      	pop	{r7, pc}

08011f94 <VL53L0X_perform_phase_calibration>:

VL53L0X_Error VL53L0X_perform_phase_calibration(VL53L0X_DEV Dev,
                                                uint8_t *pPhaseCal,
                                                const uint8_t get_data_enable,
                                                const uint8_t restore_config) {
 8011f94:	b580      	push	{r7, lr}
 8011f96:	b08a      	sub	sp, #40	@ 0x28
 8011f98:	af04      	add	r7, sp, #16
 8011f9a:	60f8      	str	r0, [r7, #12]
 8011f9c:	60b9      	str	r1, [r7, #8]
 8011f9e:	4611      	mov	r1, r2
 8011fa0:	461a      	mov	r2, r3
 8011fa2:	460b      	mov	r3, r1
 8011fa4:	71fb      	strb	r3, [r7, #7]
 8011fa6:	4613      	mov	r3, r2
 8011fa8:	71bb      	strb	r3, [r7, #6]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8011faa:	2300      	movs	r3, #0
 8011fac:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8011fae:	2300      	movs	r3, #0
 8011fb0:	75bb      	strb	r3, [r7, #22]
  uint8_t VhvSettings = 0;
 8011fb2:	2300      	movs	r3, #0
 8011fb4:	757b      	strb	r3, [r7, #21]
  uint8_t PhaseCal = 0;
 8011fb6:	2300      	movs	r3, #0
 8011fb8:	753b      	strb	r3, [r7, #20]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  if (restore_config)
 8011fba:	79bb      	ldrb	r3, [r7, #6]
 8011fbc:	2b00      	cmp	r3, #0
 8011fbe:	d003      	beq.n	8011fc8 <VL53L0X_perform_phase_calibration+0x34>
    SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8011fc0:	68fb      	ldr	r3, [r7, #12]
 8011fc2:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 8011fc6:	75bb      	strb	r3, [r7, #22]

  /* Run PhaseCal */
  Status = VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, 0x02);
 8011fc8:	2202      	movs	r2, #2
 8011fca:	2101      	movs	r1, #1
 8011fcc:	68f8      	ldr	r0, [r7, #12]
 8011fce:	f002 fa99 	bl	8014504 <VL53L0X_WrByte>
 8011fd2:	4603      	mov	r3, r0
 8011fd4:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 8011fd6:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d105      	bne.n	8011fea <VL53L0X_perform_phase_calibration+0x56>
    Status = VL53L0X_perform_single_ref_calibration(Dev, 0x0);
 8011fde:	2100      	movs	r1, #0
 8011fe0:	68f8      	ldr	r0, [r7, #12]
 8011fe2:	f7ff fe9c 	bl	8011d1e <VL53L0X_perform_single_ref_calibration>
 8011fe6:	4603      	mov	r3, r0
 8011fe8:	75fb      	strb	r3, [r7, #23]

  /* Read PhaseCal from device */
  if ((Status == VL53L0X_ERROR_NONE) && (get_data_enable == 1)) {
 8011fea:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d115      	bne.n	801201e <VL53L0X_perform_phase_calibration+0x8a>
 8011ff2:	79fb      	ldrb	r3, [r7, #7]
 8011ff4:	2b01      	cmp	r3, #1
 8011ff6:	d112      	bne.n	801201e <VL53L0X_perform_phase_calibration+0x8a>
    Status = VL53L0X_ref_calibration_io(Dev, 1, VhvSettings,
 8011ff8:	7d39      	ldrb	r1, [r7, #20]
 8011ffa:	7d7a      	ldrb	r2, [r7, #21]
 8011ffc:	2301      	movs	r3, #1
 8011ffe:	9303      	str	r3, [sp, #12]
 8012000:	2300      	movs	r3, #0
 8012002:	9302      	str	r3, [sp, #8]
 8012004:	68bb      	ldr	r3, [r7, #8]
 8012006:	9301      	str	r3, [sp, #4]
 8012008:	f107 0313 	add.w	r3, r7, #19
 801200c:	9300      	str	r3, [sp, #0]
 801200e:	460b      	mov	r3, r1
 8012010:	2101      	movs	r1, #1
 8012012:	68f8      	ldr	r0, [r7, #12]
 8012014:	f7ff febe 	bl	8011d94 <VL53L0X_ref_calibration_io>
 8012018:	4603      	mov	r3, r0
 801201a:	75fb      	strb	r3, [r7, #23]
 801201c:	e002      	b.n	8012024 <VL53L0X_perform_phase_calibration+0x90>
                                        PhaseCal, /* Not used here */
                                        &VhvSettingsint, pPhaseCal, 0, 1);
  } else
    *pPhaseCal = 0;
 801201e:	68bb      	ldr	r3, [r7, #8]
 8012020:	2200      	movs	r2, #0
 8012022:	701a      	strb	r2, [r3, #0]

  if ((Status == VL53L0X_ERROR_NONE) && restore_config) {
 8012024:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012028:	2b00      	cmp	r3, #0
 801202a:	d112      	bne.n	8012052 <VL53L0X_perform_phase_calibration+0xbe>
 801202c:	79bb      	ldrb	r3, [r7, #6]
 801202e:	2b00      	cmp	r3, #0
 8012030:	d00f      	beq.n	8012052 <VL53L0X_perform_phase_calibration+0xbe>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 8012032:	7dbb      	ldrb	r3, [r7, #22]
 8012034:	461a      	mov	r2, r3
 8012036:	2101      	movs	r1, #1
 8012038:	68f8      	ldr	r0, [r7, #12]
 801203a:	f002 fa63 	bl	8014504 <VL53L0X_WrByte>
 801203e:	4603      	mov	r3, r0
 8012040:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 8012042:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012046:	2b00      	cmp	r3, #0
 8012048:	d103      	bne.n	8012052 <VL53L0X_perform_phase_calibration+0xbe>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 801204a:	68fb      	ldr	r3, [r7, #12]
 801204c:	7dba      	ldrb	r2, [r7, #22]
 801204e:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 8012052:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8012056:	4618      	mov	r0, r3
 8012058:	3718      	adds	r7, #24
 801205a:	46bd      	mov	sp, r7
 801205c:	bd80      	pop	{r7, pc}

0801205e <VL53L0X_perform_ref_calibration>:

VL53L0X_Error VL53L0X_perform_ref_calibration(VL53L0X_DEV Dev,
                                              uint8_t *pVhvSettings,
                                              uint8_t *pPhaseCal,
                                              uint8_t get_data_enable) {
 801205e:	b580      	push	{r7, lr}
 8012060:	b086      	sub	sp, #24
 8012062:	af00      	add	r7, sp, #0
 8012064:	60f8      	str	r0, [r7, #12]
 8012066:	60b9      	str	r1, [r7, #8]
 8012068:	607a      	str	r2, [r7, #4]
 801206a:	70fb      	strb	r3, [r7, #3]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801206c:	2300      	movs	r3, #0
 801206e:	75fb      	strb	r3, [r7, #23]
  uint8_t SequenceConfig = 0;
 8012070:	2300      	movs	r3, #0
 8012072:	75bb      	strb	r3, [r7, #22]

  /* store the value of the sequence config,
   * this will be reset before the end of the function
   */

  SequenceConfig = PALDevDataGet(Dev, SequenceConfig);
 8012074:	68fb      	ldr	r3, [r7, #12]
 8012076:	f893 3130 	ldrb.w	r3, [r3, #304]	@ 0x130
 801207a:	75bb      	strb	r3, [r7, #22]

  /* In the following function we don't save the config to optimize
   * writes on device. Config is saved and restored only once. */
  Status =
      VL53L0X_perform_vhv_calibration(Dev, pVhvSettings, get_data_enable, 0);
 801207c:	78fa      	ldrb	r2, [r7, #3]
 801207e:	2300      	movs	r3, #0
 8012080:	68b9      	ldr	r1, [r7, #8]
 8012082:	68f8      	ldr	r0, [r7, #12]
 8012084:	f7ff ff1f 	bl	8011ec6 <VL53L0X_perform_vhv_calibration>
 8012088:	4603      	mov	r3, r0
 801208a:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE)
 801208c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012090:	2b00      	cmp	r3, #0
 8012092:	d107      	bne.n	80120a4 <VL53L0X_perform_ref_calibration+0x46>
    Status =
        VL53L0X_perform_phase_calibration(Dev, pPhaseCal, get_data_enable, 0);
 8012094:	78fa      	ldrb	r2, [r7, #3]
 8012096:	2300      	movs	r3, #0
 8012098:	6879      	ldr	r1, [r7, #4]
 801209a:	68f8      	ldr	r0, [r7, #12]
 801209c:	f7ff ff7a 	bl	8011f94 <VL53L0X_perform_phase_calibration>
 80120a0:	4603      	mov	r3, r0
 80120a2:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 80120a4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80120a8:	2b00      	cmp	r3, #0
 80120aa:	d10f      	bne.n	80120cc <VL53L0X_perform_ref_calibration+0x6e>
    /* restore the previous Sequence Config */
    Status =
        VL53L0X_WrByte(Dev, VL53L0X_REG_SYSTEM_SEQUENCE_CONFIG, SequenceConfig);
 80120ac:	7dbb      	ldrb	r3, [r7, #22]
 80120ae:	461a      	mov	r2, r3
 80120b0:	2101      	movs	r1, #1
 80120b2:	68f8      	ldr	r0, [r7, #12]
 80120b4:	f002 fa26 	bl	8014504 <VL53L0X_WrByte>
 80120b8:	4603      	mov	r3, r0
 80120ba:	75fb      	strb	r3, [r7, #23]
    if (Status == VL53L0X_ERROR_NONE)
 80120bc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80120c0:	2b00      	cmp	r3, #0
 80120c2:	d103      	bne.n	80120cc <VL53L0X_perform_ref_calibration+0x6e>
      PALDevDataSet(Dev, SequenceConfig, SequenceConfig);
 80120c4:	68fb      	ldr	r3, [r7, #12]
 80120c6:	7dba      	ldrb	r2, [r7, #22]
 80120c8:	f883 2130 	strb.w	r2, [r3, #304]	@ 0x130
  }

  return Status;
 80120cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80120d0:	4618      	mov	r0, r3
 80120d2:	3718      	adds	r7, #24
 80120d4:	46bd      	mov	sp, r7
 80120d6:	bd80      	pop	{r7, pc}

080120d8 <VL53L0X_measurement_poll_for_completion>:
    data[mirrorIndex] = tempData;
  }
  return Status;
}

VL53L0X_Error VL53L0X_measurement_poll_for_completion(VL53L0X_DEV Dev) {
 80120d8:	b580      	push	{r7, lr}
 80120da:	b086      	sub	sp, #24
 80120dc:	af00      	add	r7, sp, #0
 80120de:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80120e0:	2300      	movs	r3, #0
 80120e2:	75fb      	strb	r3, [r7, #23]
  uint8_t NewDataReady = 0;
 80120e4:	2300      	movs	r3, #0
 80120e6:	73fb      	strb	r3, [r7, #15]
  uint32_t LoopNb;

  LoopNb = 0;
 80120e8:	2300      	movs	r3, #0
 80120ea:	613b      	str	r3, [r7, #16]

  do {
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 80120ec:	f107 030f 	add.w	r3, r7, #15
 80120f0:	4619      	mov	r1, r3
 80120f2:	6878      	ldr	r0, [r7, #4]
 80120f4:	f7fe fe20 	bl	8010d38 <VL53L0X_GetMeasurementDataReady>
 80120f8:	4603      	mov	r3, r0
 80120fa:	75fb      	strb	r3, [r7, #23]
    if (Status != 0)
 80120fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8012100:	2b00      	cmp	r3, #0
 8012102:	d10f      	bne.n	8012124 <VL53L0X_measurement_poll_for_completion+0x4c>
      break; /* the error is set */

    if (NewDataReady == 1)
 8012104:	7bfb      	ldrb	r3, [r7, #15]
 8012106:	2b01      	cmp	r3, #1
 8012108:	d00e      	beq.n	8012128 <VL53L0X_measurement_poll_for_completion+0x50>
      break; /* done note that status == 0 */

    LoopNb++;
 801210a:	693b      	ldr	r3, [r7, #16]
 801210c:	3301      	adds	r3, #1
 801210e:	613b      	str	r3, [r7, #16]
    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP) {
 8012110:	693b      	ldr	r3, [r7, #16]
 8012112:	2bc7      	cmp	r3, #199	@ 0xc7
 8012114:	d902      	bls.n	801211c <VL53L0X_measurement_poll_for_completion+0x44>
      Status = VL53L0X_ERROR_TIME_OUT;
 8012116:	23f9      	movs	r3, #249	@ 0xf9
 8012118:	75fb      	strb	r3, [r7, #23]
      break;
 801211a:	e006      	b.n	801212a <VL53L0X_measurement_poll_for_completion+0x52>
    }

    VL53L0X_PollingDelay(Dev);
 801211c:	6878      	ldr	r0, [r7, #4]
 801211e:	f002 fa75 	bl	801460c <VL53L0X_PollingDelay>
    Status = VL53L0X_GetMeasurementDataReady(Dev, &NewDataReady);
 8012122:	e7e3      	b.n	80120ec <VL53L0X_measurement_poll_for_completion+0x14>
      break; /* the error is set */
 8012124:	bf00      	nop
 8012126:	e000      	b.n	801212a <VL53L0X_measurement_poll_for_completion+0x52>
      break; /* done note that status == 0 */
 8012128:	bf00      	nop
  } while (1);

  return Status;
 801212a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801212e:	4618      	mov	r0, r3
 8012130:	3718      	adds	r7, #24
 8012132:	46bd      	mov	sp, r7
 8012134:	bd80      	pop	{r7, pc}

08012136 <VL53L0X_decode_vcsel_period>:

uint8_t VL53L0X_decode_vcsel_period(uint8_t vcsel_period_reg) {
 8012136:	b480      	push	{r7}
 8012138:	b085      	sub	sp, #20
 801213a:	af00      	add	r7, sp, #0
 801213c:	4603      	mov	r3, r0
 801213e:	71fb      	strb	r3, [r7, #7]
  /*!
   * Converts the encoded VCSEL period register value into the real
   * period in PLL clocks
   */

  uint8_t vcsel_period_pclks = 0;
 8012140:	2300      	movs	r3, #0
 8012142:	73fb      	strb	r3, [r7, #15]

  vcsel_period_pclks = (vcsel_period_reg + 1) << 1;
 8012144:	79fb      	ldrb	r3, [r7, #7]
 8012146:	3301      	adds	r3, #1
 8012148:	b2db      	uxtb	r3, r3
 801214a:	005b      	lsls	r3, r3, #1
 801214c:	73fb      	strb	r3, [r7, #15]

  return vcsel_period_pclks;
 801214e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012150:	4618      	mov	r0, r3
 8012152:	3714      	adds	r7, #20
 8012154:	46bd      	mov	sp, r7
 8012156:	f85d 7b04 	ldr.w	r7, [sp], #4
 801215a:	4770      	bx	lr

0801215c <VL53L0X_isqrt>:
  vcsel_period_reg = (vcsel_period_pclks >> 1) - 1;

  return vcsel_period_reg;
}

uint32_t VL53L0X_isqrt(uint32_t num) {
 801215c:	b480      	push	{r7}
 801215e:	b085      	sub	sp, #20
 8012160:	af00      	add	r7, sp, #0
 8012162:	6078      	str	r0, [r7, #4]
   * Implements an integer square root
   *
   * From: http://en.wikipedia.org/wiki/Methods_of_computing_square_roots
   */

  uint32_t res = 0;
 8012164:	2300      	movs	r3, #0
 8012166:	60fb      	str	r3, [r7, #12]
  uint32_t bit = 1 << 30;
 8012168:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801216c:	60bb      	str	r3, [r7, #8]
  /* The second-to-top bit is set:
   *	1 << 14 for 16-bits, 1 << 30 for 32 bits */

  /* "bit" starts at the highest power of four <= the argument. */
  while (bit > num)
 801216e:	e002      	b.n	8012176 <VL53L0X_isqrt+0x1a>
    bit >>= 2;
 8012170:	68bb      	ldr	r3, [r7, #8]
 8012172:	089b      	lsrs	r3, r3, #2
 8012174:	60bb      	str	r3, [r7, #8]
  while (bit > num)
 8012176:	68ba      	ldr	r2, [r7, #8]
 8012178:	687b      	ldr	r3, [r7, #4]
 801217a:	429a      	cmp	r2, r3
 801217c:	d8f8      	bhi.n	8012170 <VL53L0X_isqrt+0x14>

  while (bit != 0) {
 801217e:	e017      	b.n	80121b0 <VL53L0X_isqrt+0x54>
    if (num >= res + bit) {
 8012180:	68fa      	ldr	r2, [r7, #12]
 8012182:	68bb      	ldr	r3, [r7, #8]
 8012184:	4413      	add	r3, r2
 8012186:	687a      	ldr	r2, [r7, #4]
 8012188:	429a      	cmp	r2, r3
 801218a:	d30b      	bcc.n	80121a4 <VL53L0X_isqrt+0x48>
      num -= res + bit;
 801218c:	68fa      	ldr	r2, [r7, #12]
 801218e:	68bb      	ldr	r3, [r7, #8]
 8012190:	4413      	add	r3, r2
 8012192:	687a      	ldr	r2, [r7, #4]
 8012194:	1ad3      	subs	r3, r2, r3
 8012196:	607b      	str	r3, [r7, #4]
      res = (res >> 1) + bit;
 8012198:	68fb      	ldr	r3, [r7, #12]
 801219a:	085b      	lsrs	r3, r3, #1
 801219c:	68ba      	ldr	r2, [r7, #8]
 801219e:	4413      	add	r3, r2
 80121a0:	60fb      	str	r3, [r7, #12]
 80121a2:	e002      	b.n	80121aa <VL53L0X_isqrt+0x4e>
    } else
      res >>= 1;
 80121a4:	68fb      	ldr	r3, [r7, #12]
 80121a6:	085b      	lsrs	r3, r3, #1
 80121a8:	60fb      	str	r3, [r7, #12]

    bit >>= 2;
 80121aa:	68bb      	ldr	r3, [r7, #8]
 80121ac:	089b      	lsrs	r3, r3, #2
 80121ae:	60bb      	str	r3, [r7, #8]
  while (bit != 0) {
 80121b0:	68bb      	ldr	r3, [r7, #8]
 80121b2:	2b00      	cmp	r3, #0
 80121b4:	d1e4      	bne.n	8012180 <VL53L0X_isqrt+0x24>
  }

  return res;
 80121b6:	68fb      	ldr	r3, [r7, #12]
}
 80121b8:	4618      	mov	r0, r3
 80121ba:	3714      	adds	r7, #20
 80121bc:	46bd      	mov	sp, r7
 80121be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c2:	4770      	bx	lr

080121c4 <VL53L0X_device_read_strobe>:
    res = VL53L0X_isqrt(a * a + b * b);

  return res;
}

VL53L0X_Error VL53L0X_device_read_strobe(VL53L0X_DEV Dev) {
 80121c4:	b580      	push	{r7, lr}
 80121c6:	b086      	sub	sp, #24
 80121c8:	af00      	add	r7, sp, #0
 80121ca:	6078      	str	r0, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80121cc:	2300      	movs	r3, #0
 80121ce:	75fb      	strb	r3, [r7, #23]
  uint8_t strobe;
  uint32_t LoopNb;

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x00);
 80121d0:	2200      	movs	r2, #0
 80121d2:	2183      	movs	r1, #131	@ 0x83
 80121d4:	6878      	ldr	r0, [r7, #4]
 80121d6:	f002 f995 	bl	8014504 <VL53L0X_WrByte>
 80121da:	4603      	mov	r3, r0
 80121dc:	461a      	mov	r2, r3
 80121de:	7dfb      	ldrb	r3, [r7, #23]
 80121e0:	4313      	orrs	r3, r2
 80121e2:	75fb      	strb	r3, [r7, #23]

  /* polling
   * use timeout to avoid deadlock*/
  if (Status == VL53L0X_ERROR_NONE) {
 80121e4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80121e8:	2b00      	cmp	r3, #0
 80121ea:	d11c      	bne.n	8012226 <VL53L0X_device_read_strobe+0x62>
    LoopNb = 0;
 80121ec:	2300      	movs	r3, #0
 80121ee:	613b      	str	r3, [r7, #16]
    do {
      Status = VL53L0X_RdByte(Dev, 0x83, &strobe);
 80121f0:	f107 030f 	add.w	r3, r7, #15
 80121f4:	461a      	mov	r2, r3
 80121f6:	2183      	movs	r1, #131	@ 0x83
 80121f8:	6878      	ldr	r0, [r7, #4]
 80121fa:	f002 f882 	bl	8014302 <VL53L0X_RdByte>
 80121fe:	4603      	mov	r3, r0
 8012200:	75fb      	strb	r3, [r7, #23]
      if ((strobe != 0x00) || Status != VL53L0X_ERROR_NONE)
 8012202:	7bfb      	ldrb	r3, [r7, #15]
 8012204:	2b00      	cmp	r3, #0
 8012206:	d109      	bne.n	801221c <VL53L0X_device_read_strobe+0x58>
 8012208:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801220c:	2b00      	cmp	r3, #0
 801220e:	d105      	bne.n	801221c <VL53L0X_device_read_strobe+0x58>
        break;

      LoopNb = LoopNb + 1;
 8012210:	693b      	ldr	r3, [r7, #16]
 8012212:	3301      	adds	r3, #1
 8012214:	613b      	str	r3, [r7, #16]
    } while (LoopNb < VL53L0X_DEFAULT_MAX_LOOP);
 8012216:	693b      	ldr	r3, [r7, #16]
 8012218:	2bc7      	cmp	r3, #199	@ 0xc7
 801221a:	d9e9      	bls.n	80121f0 <VL53L0X_device_read_strobe+0x2c>

    if (LoopNb >= VL53L0X_DEFAULT_MAX_LOOP)
 801221c:	693b      	ldr	r3, [r7, #16]
 801221e:	2bc7      	cmp	r3, #199	@ 0xc7
 8012220:	d901      	bls.n	8012226 <VL53L0X_device_read_strobe+0x62>
      Status = VL53L0X_ERROR_TIME_OUT;
 8012222:	23f9      	movs	r3, #249	@ 0xf9
 8012224:	75fb      	strb	r3, [r7, #23]
  }

  Status |= VL53L0X_WrByte(Dev, 0x83, 0x01);
 8012226:	2201      	movs	r2, #1
 8012228:	2183      	movs	r1, #131	@ 0x83
 801222a:	6878      	ldr	r0, [r7, #4]
 801222c:	f002 f96a 	bl	8014504 <VL53L0X_WrByte>
 8012230:	4603      	mov	r3, r0
 8012232:	461a      	mov	r2, r3
 8012234:	7dfb      	ldrb	r3, [r7, #23]
 8012236:	4313      	orrs	r3, r2
 8012238:	75fb      	strb	r3, [r7, #23]

  return Status;
 801223a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801223e:	4618      	mov	r0, r3
 8012240:	3718      	adds	r7, #24
 8012242:	46bd      	mov	sp, r7
 8012244:	bd80      	pop	{r7, pc}

08012246 <VL53L0X_get_info_from_device>:

VL53L0X_Error VL53L0X_get_info_from_device(VL53L0X_DEV Dev, uint8_t option) {
 8012246:	b580      	push	{r7, lr}
 8012248:	b098      	sub	sp, #96	@ 0x60
 801224a:	af00      	add	r7, sp, #0
 801224c:	6078      	str	r0, [r7, #4]
 801224e:	460b      	mov	r3, r1
 8012250:	70fb      	strb	r3, [r7, #3]

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012252:	2300      	movs	r3, #0
 8012254:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  uint8_t byte;
  uint32_t TmpDWord;
  uint8_t ModuleId;
  uint8_t Revision;
  uint8_t ReferenceSpadCount = 0;
 8012258:	2300      	movs	r3, #0
 801225a:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
  uint8_t ReferenceSpadType = 0;
 801225e:	2300      	movs	r3, #0
 8012260:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
  uint32_t PartUIDUpper = 0;
 8012264:	2300      	movs	r3, #0
 8012266:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PartUIDLower = 0;
 8012268:	2300      	movs	r3, #0
 801226a:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t OffsetFixed1104_mm = 0;
 801226c:	2300      	movs	r3, #0
 801226e:	64bb      	str	r3, [r7, #72]	@ 0x48
  int16_t OffsetMicroMeters = 0;
 8012270:	2300      	movs	r3, #0
 8012272:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
  uint32_t DistMeasTgtFixed1104_mm = 400 << 4;
 8012276:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 801227a:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t DistMeasFixed1104_400_mm = 0;
 801227c:	2300      	movs	r3, #0
 801227e:	657b      	str	r3, [r7, #84]	@ 0x54
  uint32_t SignalRateMeasFixed1104_400_mm = 0;
 8012280:	2300      	movs	r3, #0
 8012282:	653b      	str	r3, [r7, #80]	@ 0x50
  char ProductId[19];
  char *ProductId_tmp;
  uint8_t ReadDataFromDeviceDone;
  FixPoint1616_t SignalRateMeasFixed400mmFix = 0;
 8012284:	2300      	movs	r3, #0
 8012286:	643b      	str	r3, [r7, #64]	@ 0x40
  uint8_t NvmRefGoodSpadMap[VL53L0X_REF_SPAD_BUFFER_SIZE];
  int i;

  ReadDataFromDeviceDone =
 8012288:	687b      	ldr	r3, [r7, #4]
 801228a:	f893 30f0 	ldrb.w	r3, [r3, #240]	@ 0xf0
 801228e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone);

  /* This access is done only once after that a GetDeviceInfo or
   * datainit is done*/
  if (ReadDataFromDeviceDone != 7) {
 8012292:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012296:	2b07      	cmp	r3, #7
 8012298:	f000 8408 	beq.w	8012aac <VL53L0X_get_info_from_device+0x866>

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801229c:	2201      	movs	r2, #1
 801229e:	2180      	movs	r1, #128	@ 0x80
 80122a0:	6878      	ldr	r0, [r7, #4]
 80122a2:	f002 f92f 	bl	8014504 <VL53L0X_WrByte>
 80122a6:	4603      	mov	r3, r0
 80122a8:	461a      	mov	r2, r3
 80122aa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122ae:	4313      	orrs	r3, r2
 80122b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 80122b4:	2201      	movs	r2, #1
 80122b6:	21ff      	movs	r1, #255	@ 0xff
 80122b8:	6878      	ldr	r0, [r7, #4]
 80122ba:	f002 f923 	bl	8014504 <VL53L0X_WrByte>
 80122be:	4603      	mov	r3, r0
 80122c0:	461a      	mov	r2, r3
 80122c2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122c6:	4313      	orrs	r3, r2
 80122c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x00);
 80122cc:	2200      	movs	r2, #0
 80122ce:	2100      	movs	r1, #0
 80122d0:	6878      	ldr	r0, [r7, #4]
 80122d2:	f002 f917 	bl	8014504 <VL53L0X_WrByte>
 80122d6:	4603      	mov	r3, r0
 80122d8:	461a      	mov	r2, r3
 80122da:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122de:	4313      	orrs	r3, r2
 80122e0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80122e4:	2206      	movs	r2, #6
 80122e6:	21ff      	movs	r1, #255	@ 0xff
 80122e8:	6878      	ldr	r0, [r7, #4]
 80122ea:	f002 f90b 	bl	8014504 <VL53L0X_WrByte>
 80122ee:	4603      	mov	r3, r0
 80122f0:	461a      	mov	r2, r3
 80122f2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80122f6:	4313      	orrs	r3, r2
 80122f8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 80122fc:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8012300:	461a      	mov	r2, r3
 8012302:	2183      	movs	r1, #131	@ 0x83
 8012304:	6878      	ldr	r0, [r7, #4]
 8012306:	f001 fffc 	bl	8014302 <VL53L0X_RdByte>
 801230a:	4603      	mov	r3, r0
 801230c:	461a      	mov	r2, r3
 801230e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012312:	4313      	orrs	r3, r2
 8012314:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte | 4);
 8012318:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801231c:	f043 0304 	orr.w	r3, r3, #4
 8012320:	b2db      	uxtb	r3, r3
 8012322:	461a      	mov	r2, r3
 8012324:	2183      	movs	r1, #131	@ 0x83
 8012326:	6878      	ldr	r0, [r7, #4]
 8012328:	f002 f8ec 	bl	8014504 <VL53L0X_WrByte>
 801232c:	4603      	mov	r3, r0
 801232e:	461a      	mov	r2, r3
 8012330:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012334:	4313      	orrs	r3, r2
 8012336:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x07);
 801233a:	2207      	movs	r2, #7
 801233c:	21ff      	movs	r1, #255	@ 0xff
 801233e:	6878      	ldr	r0, [r7, #4]
 8012340:	f002 f8e0 	bl	8014504 <VL53L0X_WrByte>
 8012344:	4603      	mov	r3, r0
 8012346:	461a      	mov	r2, r3
 8012348:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801234c:	4313      	orrs	r3, r2
 801234e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x81, 0x01);
 8012352:	2201      	movs	r2, #1
 8012354:	2181      	movs	r1, #129	@ 0x81
 8012356:	6878      	ldr	r0, [r7, #4]
 8012358:	f002 f8d4 	bl	8014504 <VL53L0X_WrByte>
 801235c:	4603      	mov	r3, r0
 801235e:	461a      	mov	r2, r3
 8012360:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012364:	4313      	orrs	r3, r2
 8012366:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_PollingDelay(Dev);
 801236a:	6878      	ldr	r0, [r7, #4]
 801236c:	f002 f94e 	bl	801460c <VL53L0X_PollingDelay>
 8012370:	4603      	mov	r3, r0
 8012372:	461a      	mov	r2, r3
 8012374:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012378:	4313      	orrs	r3, r2
 801237a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0x80, 0x01);
 801237e:	2201      	movs	r2, #1
 8012380:	2180      	movs	r1, #128	@ 0x80
 8012382:	6878      	ldr	r0, [r7, #4]
 8012384:	f002 f8be 	bl	8014504 <VL53L0X_WrByte>
 8012388:	4603      	mov	r3, r0
 801238a:	461a      	mov	r2, r3
 801238c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012390:	4313      	orrs	r3, r2
 8012392:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8012396:	78fb      	ldrb	r3, [r7, #3]
 8012398:	f003 0301 	and.w	r3, r3, #1
 801239c:	2b00      	cmp	r3, #0
 801239e:	f000 8098 	beq.w	80124d2 <VL53L0X_get_info_from_device+0x28c>
 80123a2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80123a6:	f003 0301 	and.w	r3, r3, #1
 80123aa:	2b00      	cmp	r3, #0
 80123ac:	f040 8091 	bne.w	80124d2 <VL53L0X_get_info_from_device+0x28c>
      Status |= VL53L0X_WrByte(Dev, 0x94, 0x6b);
 80123b0:	226b      	movs	r2, #107	@ 0x6b
 80123b2:	2194      	movs	r1, #148	@ 0x94
 80123b4:	6878      	ldr	r0, [r7, #4]
 80123b6:	f002 f8a5 	bl	8014504 <VL53L0X_WrByte>
 80123ba:	4603      	mov	r3, r0
 80123bc:	461a      	mov	r2, r3
 80123be:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80123c2:	4313      	orrs	r3, r2
 80123c4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80123c8:	6878      	ldr	r0, [r7, #4]
 80123ca:	f7ff fefb 	bl	80121c4 <VL53L0X_device_read_strobe>
 80123ce:	4603      	mov	r3, r0
 80123d0:	461a      	mov	r2, r3
 80123d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80123d6:	4313      	orrs	r3, r2
 80123d8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80123dc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80123e0:	461a      	mov	r2, r3
 80123e2:	2190      	movs	r1, #144	@ 0x90
 80123e4:	6878      	ldr	r0, [r7, #4]
 80123e6:	f002 f84f 	bl	8014488 <VL53L0X_RdDWord>
 80123ea:	4603      	mov	r3, r0
 80123ec:	461a      	mov	r2, r3
 80123ee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80123f2:	4313      	orrs	r3, r2
 80123f4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ReferenceSpadCount = (uint8_t)((TmpDWord >> 8) & 0x07f);
 80123f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80123fa:	0a1b      	lsrs	r3, r3, #8
 80123fc:	b2db      	uxtb	r3, r3
 80123fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012402:	f887 305e 	strb.w	r3, [r7, #94]	@ 0x5e
      ReferenceSpadType = (uint8_t)((TmpDWord >> 15) & 0x01);
 8012406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012408:	0bdb      	lsrs	r3, r3, #15
 801240a:	b2db      	uxtb	r3, r3
 801240c:	f003 0301 	and.w	r3, r3, #1
 8012410:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x24);
 8012414:	2224      	movs	r2, #36	@ 0x24
 8012416:	2194      	movs	r1, #148	@ 0x94
 8012418:	6878      	ldr	r0, [r7, #4]
 801241a:	f002 f873 	bl	8014504 <VL53L0X_WrByte>
 801241e:	4603      	mov	r3, r0
 8012420:	461a      	mov	r2, r3
 8012422:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012426:	4313      	orrs	r3, r2
 8012428:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 801242c:	6878      	ldr	r0, [r7, #4]
 801242e:	f7ff fec9 	bl	80121c4 <VL53L0X_device_read_strobe>
 8012432:	4603      	mov	r3, r0
 8012434:	461a      	mov	r2, r3
 8012436:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801243a:	4313      	orrs	r3, r2
 801243c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012440:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8012444:	461a      	mov	r2, r3
 8012446:	2190      	movs	r1, #144	@ 0x90
 8012448:	6878      	ldr	r0, [r7, #4]
 801244a:	f002 f81d 	bl	8014488 <VL53L0X_RdDWord>
 801244e:	4603      	mov	r3, r0
 8012450:	461a      	mov	r2, r3
 8012452:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012456:	4313      	orrs	r3, r2
 8012458:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[0] = (uint8_t)((TmpDWord >> 24) & 0xff);
 801245c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801245e:	0e1b      	lsrs	r3, r3, #24
 8012460:	b2db      	uxtb	r3, r3
 8012462:	723b      	strb	r3, [r7, #8]
      NvmRefGoodSpadMap[1] = (uint8_t)((TmpDWord >> 16) & 0xff);
 8012464:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012466:	0c1b      	lsrs	r3, r3, #16
 8012468:	b2db      	uxtb	r3, r3
 801246a:	727b      	strb	r3, [r7, #9]
      NvmRefGoodSpadMap[2] = (uint8_t)((TmpDWord >> 8) & 0xff);
 801246c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801246e:	0a1b      	lsrs	r3, r3, #8
 8012470:	b2db      	uxtb	r3, r3
 8012472:	72bb      	strb	r3, [r7, #10]
      NvmRefGoodSpadMap[3] = (uint8_t)(TmpDWord & 0xff);
 8012474:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012476:	b2db      	uxtb	r3, r3
 8012478:	72fb      	strb	r3, [r7, #11]

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x25);
 801247a:	2225      	movs	r2, #37	@ 0x25
 801247c:	2194      	movs	r1, #148	@ 0x94
 801247e:	6878      	ldr	r0, [r7, #4]
 8012480:	f002 f840 	bl	8014504 <VL53L0X_WrByte>
 8012484:	4603      	mov	r3, r0
 8012486:	461a      	mov	r2, r3
 8012488:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801248c:	4313      	orrs	r3, r2
 801248e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012492:	6878      	ldr	r0, [r7, #4]
 8012494:	f7ff fe96 	bl	80121c4 <VL53L0X_device_read_strobe>
 8012498:	4603      	mov	r3, r0
 801249a:	461a      	mov	r2, r3
 801249c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80124a0:	4313      	orrs	r3, r2
 80124a2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80124a6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80124aa:	461a      	mov	r2, r3
 80124ac:	2190      	movs	r1, #144	@ 0x90
 80124ae:	6878      	ldr	r0, [r7, #4]
 80124b0:	f001 ffea 	bl	8014488 <VL53L0X_RdDWord>
 80124b4:	4603      	mov	r3, r0
 80124b6:	461a      	mov	r2, r3
 80124b8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80124bc:	4313      	orrs	r3, r2
 80124be:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      NvmRefGoodSpadMap[4] = (uint8_t)((TmpDWord >> 24) & 0xff);
 80124c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124c4:	0e1b      	lsrs	r3, r3, #24
 80124c6:	b2db      	uxtb	r3, r3
 80124c8:	733b      	strb	r3, [r7, #12]
      NvmRefGoodSpadMap[5] = (uint8_t)((TmpDWord >> 16) & 0xff);
 80124ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80124cc:	0c1b      	lsrs	r3, r3, #16
 80124ce:	b2db      	uxtb	r3, r3
 80124d0:	737b      	strb	r3, [r7, #13]
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 80124d2:	78fb      	ldrb	r3, [r7, #3]
 80124d4:	f003 0302 	and.w	r3, r3, #2
 80124d8:	2b00      	cmp	r3, #0
 80124da:	f000 8189 	beq.w	80127f0 <VL53L0X_get_info_from_device+0x5aa>
 80124de:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80124e2:	f003 0302 	and.w	r3, r3, #2
 80124e6:	2b00      	cmp	r3, #0
 80124e8:	f040 8182 	bne.w	80127f0 <VL53L0X_get_info_from_device+0x5aa>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x02);
 80124ec:	2202      	movs	r2, #2
 80124ee:	2194      	movs	r1, #148	@ 0x94
 80124f0:	6878      	ldr	r0, [r7, #4]
 80124f2:	f002 f807 	bl	8014504 <VL53L0X_WrByte>
 80124f6:	4603      	mov	r3, r0
 80124f8:	461a      	mov	r2, r3
 80124fa:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80124fe:	4313      	orrs	r3, r2
 8012500:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012504:	6878      	ldr	r0, [r7, #4]
 8012506:	f7ff fe5d 	bl	80121c4 <VL53L0X_device_read_strobe>
 801250a:	4603      	mov	r3, r0
 801250c:	461a      	mov	r2, r3
 801250e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012512:	4313      	orrs	r3, r2
 8012514:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &ModuleId);
 8012518:	f107 032f 	add.w	r3, r7, #47	@ 0x2f
 801251c:	461a      	mov	r2, r3
 801251e:	2190      	movs	r1, #144	@ 0x90
 8012520:	6878      	ldr	r0, [r7, #4]
 8012522:	f001 feee 	bl	8014302 <VL53L0X_RdByte>
 8012526:	4603      	mov	r3, r0
 8012528:	461a      	mov	r2, r3
 801252a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801252e:	4313      	orrs	r3, r2
 8012530:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 8012534:	227b      	movs	r2, #123	@ 0x7b
 8012536:	2194      	movs	r1, #148	@ 0x94
 8012538:	6878      	ldr	r0, [r7, #4]
 801253a:	f001 ffe3 	bl	8014504 <VL53L0X_WrByte>
 801253e:	4603      	mov	r3, r0
 8012540:	461a      	mov	r2, r3
 8012542:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012546:	4313      	orrs	r3, r2
 8012548:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 801254c:	6878      	ldr	r0, [r7, #4]
 801254e:	f7ff fe39 	bl	80121c4 <VL53L0X_device_read_strobe>
 8012552:	4603      	mov	r3, r0
 8012554:	461a      	mov	r2, r3
 8012556:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801255a:	4313      	orrs	r3, r2
 801255c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdByte(Dev, 0x90, &Revision);
 8012560:	f107 032e 	add.w	r3, r7, #46	@ 0x2e
 8012564:	461a      	mov	r2, r3
 8012566:	2190      	movs	r1, #144	@ 0x90
 8012568:	6878      	ldr	r0, [r7, #4]
 801256a:	f001 feca 	bl	8014302 <VL53L0X_RdByte>
 801256e:	4603      	mov	r3, r0
 8012570:	461a      	mov	r2, r3
 8012572:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012576:	4313      	orrs	r3, r2
 8012578:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x77);
 801257c:	2277      	movs	r2, #119	@ 0x77
 801257e:	2194      	movs	r1, #148	@ 0x94
 8012580:	6878      	ldr	r0, [r7, #4]
 8012582:	f001 ffbf 	bl	8014504 <VL53L0X_WrByte>
 8012586:	4603      	mov	r3, r0
 8012588:	461a      	mov	r2, r3
 801258a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801258e:	4313      	orrs	r3, r2
 8012590:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012594:	6878      	ldr	r0, [r7, #4]
 8012596:	f7ff fe15 	bl	80121c4 <VL53L0X_device_read_strobe>
 801259a:	4603      	mov	r3, r0
 801259c:	461a      	mov	r2, r3
 801259e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80125a2:	4313      	orrs	r3, r2
 80125a4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80125a8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80125ac:	461a      	mov	r2, r3
 80125ae:	2190      	movs	r1, #144	@ 0x90
 80125b0:	6878      	ldr	r0, [r7, #4]
 80125b2:	f001 ff69 	bl	8014488 <VL53L0X_RdDWord>
 80125b6:	4603      	mov	r3, r0
 80125b8:	461a      	mov	r2, r3
 80125ba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80125be:	4313      	orrs	r3, r2
 80125c0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[0] = (char)((TmpDWord >> 25) & 0x07f);
 80125c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125c6:	0e5b      	lsrs	r3, r3, #25
 80125c8:	b2db      	uxtb	r3, r3
 80125ca:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125ce:	b2db      	uxtb	r3, r3
 80125d0:	743b      	strb	r3, [r7, #16]
      ProductId[1] = (char)((TmpDWord >> 18) & 0x07f);
 80125d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125d4:	0c9b      	lsrs	r3, r3, #18
 80125d6:	b2db      	uxtb	r3, r3
 80125d8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125dc:	b2db      	uxtb	r3, r3
 80125de:	747b      	strb	r3, [r7, #17]
      ProductId[2] = (char)((TmpDWord >> 11) & 0x07f);
 80125e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125e2:	0adb      	lsrs	r3, r3, #11
 80125e4:	b2db      	uxtb	r3, r3
 80125e6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125ea:	b2db      	uxtb	r3, r3
 80125ec:	74bb      	strb	r3, [r7, #18]
      ProductId[3] = (char)((TmpDWord >> 4) & 0x07f);
 80125ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125f0:	091b      	lsrs	r3, r3, #4
 80125f2:	b2db      	uxtb	r3, r3
 80125f4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80125f8:	b2db      	uxtb	r3, r3
 80125fa:	74fb      	strb	r3, [r7, #19]

      byte = (uint8_t)((TmpDWord & 0x00f) << 3);
 80125fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80125fe:	b2db      	uxtb	r3, r3
 8012600:	00db      	lsls	r3, r3, #3
 8012602:	b2db      	uxtb	r3, r3
 8012604:	f003 0378 	and.w	r3, r3, #120	@ 0x78
 8012608:	b2db      	uxtb	r3, r3
 801260a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x78);
 801260e:	2278      	movs	r2, #120	@ 0x78
 8012610:	2194      	movs	r1, #148	@ 0x94
 8012612:	6878      	ldr	r0, [r7, #4]
 8012614:	f001 ff76 	bl	8014504 <VL53L0X_WrByte>
 8012618:	4603      	mov	r3, r0
 801261a:	461a      	mov	r2, r3
 801261c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012620:	4313      	orrs	r3, r2
 8012622:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012626:	6878      	ldr	r0, [r7, #4]
 8012628:	f7ff fdcc 	bl	80121c4 <VL53L0X_device_read_strobe>
 801262c:	4603      	mov	r3, r0
 801262e:	461a      	mov	r2, r3
 8012630:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012634:	4313      	orrs	r3, r2
 8012636:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801263a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801263e:	461a      	mov	r2, r3
 8012640:	2190      	movs	r1, #144	@ 0x90
 8012642:	6878      	ldr	r0, [r7, #4]
 8012644:	f001 ff20 	bl	8014488 <VL53L0X_RdDWord>
 8012648:	4603      	mov	r3, r0
 801264a:	461a      	mov	r2, r3
 801264c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012650:	4313      	orrs	r3, r2
 8012652:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[4] = (char)(byte + ((TmpDWord >> 29) & 0x07f));
 8012656:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012658:	0f5b      	lsrs	r3, r3, #29
 801265a:	b2db      	uxtb	r3, r3
 801265c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012660:	b2da      	uxtb	r2, r3
 8012662:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012666:	4413      	add	r3, r2
 8012668:	b2db      	uxtb	r3, r3
 801266a:	753b      	strb	r3, [r7, #20]
      ProductId[5] = (char)((TmpDWord >> 22) & 0x07f);
 801266c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801266e:	0d9b      	lsrs	r3, r3, #22
 8012670:	b2db      	uxtb	r3, r3
 8012672:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012676:	b2db      	uxtb	r3, r3
 8012678:	757b      	strb	r3, [r7, #21]
      ProductId[6] = (char)((TmpDWord >> 15) & 0x07f);
 801267a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801267c:	0bdb      	lsrs	r3, r3, #15
 801267e:	b2db      	uxtb	r3, r3
 8012680:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012684:	b2db      	uxtb	r3, r3
 8012686:	75bb      	strb	r3, [r7, #22]
      ProductId[7] = (char)((TmpDWord >> 8) & 0x07f);
 8012688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801268a:	0a1b      	lsrs	r3, r3, #8
 801268c:	b2db      	uxtb	r3, r3
 801268e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012692:	b2db      	uxtb	r3, r3
 8012694:	75fb      	strb	r3, [r7, #23]
      ProductId[8] = (char)((TmpDWord >> 1) & 0x07f);
 8012696:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012698:	085b      	lsrs	r3, r3, #1
 801269a:	b2db      	uxtb	r3, r3
 801269c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80126a0:	b2db      	uxtb	r3, r3
 80126a2:	763b      	strb	r3, [r7, #24]

      byte = (uint8_t)((TmpDWord & 0x001) << 6);
 80126a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80126a6:	b2db      	uxtb	r3, r3
 80126a8:	019b      	lsls	r3, r3, #6
 80126aa:	b2db      	uxtb	r3, r3
 80126ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80126b0:	b2db      	uxtb	r3, r3
 80126b2:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x79);
 80126b6:	2279      	movs	r2, #121	@ 0x79
 80126b8:	2194      	movs	r1, #148	@ 0x94
 80126ba:	6878      	ldr	r0, [r7, #4]
 80126bc:	f001 ff22 	bl	8014504 <VL53L0X_WrByte>
 80126c0:	4603      	mov	r3, r0
 80126c2:	461a      	mov	r2, r3
 80126c4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80126c8:	4313      	orrs	r3, r2
 80126ca:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 80126ce:	6878      	ldr	r0, [r7, #4]
 80126d0:	f7ff fd78 	bl	80121c4 <VL53L0X_device_read_strobe>
 80126d4:	4603      	mov	r3, r0
 80126d6:	461a      	mov	r2, r3
 80126d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80126dc:	4313      	orrs	r3, r2
 80126de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80126e2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80126e6:	461a      	mov	r2, r3
 80126e8:	2190      	movs	r1, #144	@ 0x90
 80126ea:	6878      	ldr	r0, [r7, #4]
 80126ec:	f001 fecc 	bl	8014488 <VL53L0X_RdDWord>
 80126f0:	4603      	mov	r3, r0
 80126f2:	461a      	mov	r2, r3
 80126f4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80126f8:	4313      	orrs	r3, r2
 80126fa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[9] = (char)(byte + ((TmpDWord >> 26) & 0x07f));
 80126fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012700:	0e9b      	lsrs	r3, r3, #26
 8012702:	b2db      	uxtb	r3, r3
 8012704:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012708:	b2da      	uxtb	r2, r3
 801270a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 801270e:	4413      	add	r3, r2
 8012710:	b2db      	uxtb	r3, r3
 8012712:	767b      	strb	r3, [r7, #25]
      ProductId[10] = (char)((TmpDWord >> 19) & 0x07f);
 8012714:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012716:	0cdb      	lsrs	r3, r3, #19
 8012718:	b2db      	uxtb	r3, r3
 801271a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801271e:	b2db      	uxtb	r3, r3
 8012720:	76bb      	strb	r3, [r7, #26]
      ProductId[11] = (char)((TmpDWord >> 12) & 0x07f);
 8012722:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012724:	0b1b      	lsrs	r3, r3, #12
 8012726:	b2db      	uxtb	r3, r3
 8012728:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801272c:	b2db      	uxtb	r3, r3
 801272e:	76fb      	strb	r3, [r7, #27]
      ProductId[12] = (char)((TmpDWord >> 5) & 0x07f);
 8012730:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012732:	095b      	lsrs	r3, r3, #5
 8012734:	b2db      	uxtb	r3, r3
 8012736:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801273a:	b2db      	uxtb	r3, r3
 801273c:	773b      	strb	r3, [r7, #28]

      byte = (uint8_t)((TmpDWord & 0x01f) << 2);
 801273e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012740:	b2db      	uxtb	r3, r3
 8012742:	009b      	lsls	r3, r3, #2
 8012744:	b2db      	uxtb	r3, r3
 8012746:	f003 037c 	and.w	r3, r3, #124	@ 0x7c
 801274a:	b2db      	uxtb	r3, r3
 801274c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7A);
 8012750:	227a      	movs	r2, #122	@ 0x7a
 8012752:	2194      	movs	r1, #148	@ 0x94
 8012754:	6878      	ldr	r0, [r7, #4]
 8012756:	f001 fed5 	bl	8014504 <VL53L0X_WrByte>
 801275a:	4603      	mov	r3, r0
 801275c:	461a      	mov	r2, r3
 801275e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012762:	4313      	orrs	r3, r2
 8012764:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_device_read_strobe(Dev);
 8012768:	6878      	ldr	r0, [r7, #4]
 801276a:	f7ff fd2b 	bl	80121c4 <VL53L0X_device_read_strobe>
 801276e:	4603      	mov	r3, r0
 8012770:	461a      	mov	r2, r3
 8012772:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012776:	4313      	orrs	r3, r2
 8012778:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 801277c:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8012780:	461a      	mov	r2, r3
 8012782:	2190      	movs	r1, #144	@ 0x90
 8012784:	6878      	ldr	r0, [r7, #4]
 8012786:	f001 fe7f 	bl	8014488 <VL53L0X_RdDWord>
 801278a:	4603      	mov	r3, r0
 801278c:	461a      	mov	r2, r3
 801278e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012792:	4313      	orrs	r3, r2
 8012794:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      ProductId[13] = (char)(byte + ((TmpDWord >> 30) & 0x07f));
 8012798:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801279a:	0f9b      	lsrs	r3, r3, #30
 801279c:	b2db      	uxtb	r3, r3
 801279e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127a2:	b2da      	uxtb	r2, r3
 80127a4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80127a8:	4413      	add	r3, r2
 80127aa:	b2db      	uxtb	r3, r3
 80127ac:	777b      	strb	r3, [r7, #29]
      ProductId[14] = (char)((TmpDWord >> 23) & 0x07f);
 80127ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127b0:	0ddb      	lsrs	r3, r3, #23
 80127b2:	b2db      	uxtb	r3, r3
 80127b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127b8:	b2db      	uxtb	r3, r3
 80127ba:	77bb      	strb	r3, [r7, #30]
      ProductId[15] = (char)((TmpDWord >> 16) & 0x07f);
 80127bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127be:	0c1b      	lsrs	r3, r3, #16
 80127c0:	b2db      	uxtb	r3, r3
 80127c2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127c6:	b2db      	uxtb	r3, r3
 80127c8:	77fb      	strb	r3, [r7, #31]
      ProductId[16] = (char)((TmpDWord >> 9) & 0x07f);
 80127ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127cc:	0a5b      	lsrs	r3, r3, #9
 80127ce:	b2db      	uxtb	r3, r3
 80127d0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127d4:	b2db      	uxtb	r3, r3
 80127d6:	f887 3020 	strb.w	r3, [r7, #32]
      ProductId[17] = (char)((TmpDWord >> 2) & 0x07f);
 80127da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80127dc:	089b      	lsrs	r3, r3, #2
 80127de:	b2db      	uxtb	r3, r3
 80127e0:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80127e4:	b2db      	uxtb	r3, r3
 80127e6:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
      ProductId[18] = '\0';
 80127ea:	2300      	movs	r3, #0
 80127ec:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 80127f0:	78fb      	ldrb	r3, [r7, #3]
 80127f2:	f003 0304 	and.w	r3, r3, #4
 80127f6:	2b00      	cmp	r3, #0
 80127f8:	f000 80f1 	beq.w	80129de <VL53L0X_get_info_from_device+0x798>
 80127fc:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012800:	f003 0304 	and.w	r3, r3, #4
 8012804:	2b00      	cmp	r3, #0
 8012806:	f040 80ea 	bne.w	80129de <VL53L0X_get_info_from_device+0x798>

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7B);
 801280a:	227b      	movs	r2, #123	@ 0x7b
 801280c:	2194      	movs	r1, #148	@ 0x94
 801280e:	6878      	ldr	r0, [r7, #4]
 8012810:	f001 fe78 	bl	8014504 <VL53L0X_WrByte>
 8012814:	4603      	mov	r3, r0
 8012816:	461a      	mov	r2, r3
 8012818:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801281c:	4313      	orrs	r3, r2
 801281e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012822:	6878      	ldr	r0, [r7, #4]
 8012824:	f7ff fcce 	bl	80121c4 <VL53L0X_device_read_strobe>
 8012828:	4603      	mov	r3, r0
 801282a:	461a      	mov	r2, r3
 801282c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012830:	4313      	orrs	r3, r2
 8012832:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDUpper);
 8012836:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 801283a:	461a      	mov	r2, r3
 801283c:	2190      	movs	r1, #144	@ 0x90
 801283e:	6878      	ldr	r0, [r7, #4]
 8012840:	f001 fe22 	bl	8014488 <VL53L0X_RdDWord>
 8012844:	4603      	mov	r3, r0
 8012846:	461a      	mov	r2, r3
 8012848:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801284c:	4313      	orrs	r3, r2
 801284e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x7C);
 8012852:	227c      	movs	r2, #124	@ 0x7c
 8012854:	2194      	movs	r1, #148	@ 0x94
 8012856:	6878      	ldr	r0, [r7, #4]
 8012858:	f001 fe54 	bl	8014504 <VL53L0X_WrByte>
 801285c:	4603      	mov	r3, r0
 801285e:	461a      	mov	r2, r3
 8012860:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012864:	4313      	orrs	r3, r2
 8012866:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 801286a:	6878      	ldr	r0, [r7, #4]
 801286c:	f7ff fcaa 	bl	80121c4 <VL53L0X_device_read_strobe>
 8012870:	4603      	mov	r3, r0
 8012872:	461a      	mov	r2, r3
 8012874:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012878:	4313      	orrs	r3, r2
 801287a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &PartUIDLower);
 801287e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8012882:	461a      	mov	r2, r3
 8012884:	2190      	movs	r1, #144	@ 0x90
 8012886:	6878      	ldr	r0, [r7, #4]
 8012888:	f001 fdfe 	bl	8014488 <VL53L0X_RdDWord>
 801288c:	4603      	mov	r3, r0
 801288e:	461a      	mov	r2, r3
 8012890:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012894:	4313      	orrs	r3, r2
 8012896:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x73);
 801289a:	2273      	movs	r2, #115	@ 0x73
 801289c:	2194      	movs	r1, #148	@ 0x94
 801289e:	6878      	ldr	r0, [r7, #4]
 80128a0:	f001 fe30 	bl	8014504 <VL53L0X_WrByte>
 80128a4:	4603      	mov	r3, r0
 80128a6:	461a      	mov	r2, r3
 80128a8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80128ac:	4313      	orrs	r3, r2
 80128ae:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80128b2:	6878      	ldr	r0, [r7, #4]
 80128b4:	f7ff fc86 	bl	80121c4 <VL53L0X_device_read_strobe>
 80128b8:	4603      	mov	r3, r0
 80128ba:	461a      	mov	r2, r3
 80128bc:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80128c0:	4313      	orrs	r3, r2
 80128c2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80128c6:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80128ca:	461a      	mov	r2, r3
 80128cc:	2190      	movs	r1, #144	@ 0x90
 80128ce:	6878      	ldr	r0, [r7, #4]
 80128d0:	f001 fdda 	bl	8014488 <VL53L0X_RdDWord>
 80128d4:	4603      	mov	r3, r0
 80128d6:	461a      	mov	r2, r3
 80128d8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80128dc:	4313      	orrs	r3, r2
 80128de:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 80128e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80128e4:	021b      	lsls	r3, r3, #8
 80128e6:	b29b      	uxth	r3, r3
 80128e8:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x74);
 80128ea:	2274      	movs	r2, #116	@ 0x74
 80128ec:	2194      	movs	r1, #148	@ 0x94
 80128ee:	6878      	ldr	r0, [r7, #4]
 80128f0:	f001 fe08 	bl	8014504 <VL53L0X_WrByte>
 80128f4:	4603      	mov	r3, r0
 80128f6:	461a      	mov	r2, r3
 80128f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80128fc:	4313      	orrs	r3, r2
 80128fe:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012902:	6878      	ldr	r0, [r7, #4]
 8012904:	f7ff fc5e 	bl	80121c4 <VL53L0X_device_read_strobe>
 8012908:	4603      	mov	r3, r0
 801290a:	461a      	mov	r2, r3
 801290c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012910:	4313      	orrs	r3, r2
 8012912:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012916:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801291a:	461a      	mov	r2, r3
 801291c:	2190      	movs	r1, #144	@ 0x90
 801291e:	6878      	ldr	r0, [r7, #4]
 8012920:	f001 fdb2 	bl	8014488 <VL53L0X_RdDWord>
 8012924:	4603      	mov	r3, r0
 8012926:	461a      	mov	r2, r3
 8012928:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801292c:	4313      	orrs	r3, r2
 801292e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      SignalRateMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 8012932:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012934:	0e1b      	lsrs	r3, r3, #24
 8012936:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8012938:	4313      	orrs	r3, r2
 801293a:	653b      	str	r3, [r7, #80]	@ 0x50

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x75);
 801293c:	2275      	movs	r2, #117	@ 0x75
 801293e:	2194      	movs	r1, #148	@ 0x94
 8012940:	6878      	ldr	r0, [r7, #4]
 8012942:	f001 fddf 	bl	8014504 <VL53L0X_WrByte>
 8012946:	4603      	mov	r3, r0
 8012948:	461a      	mov	r2, r3
 801294a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801294e:	4313      	orrs	r3, r2
 8012950:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 8012954:	6878      	ldr	r0, [r7, #4]
 8012956:	f7ff fc35 	bl	80121c4 <VL53L0X_device_read_strobe>
 801295a:	4603      	mov	r3, r0
 801295c:	461a      	mov	r2, r3
 801295e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012962:	4313      	orrs	r3, r2
 8012964:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 8012968:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 801296c:	461a      	mov	r2, r3
 801296e:	2190      	movs	r1, #144	@ 0x90
 8012970:	6878      	ldr	r0, [r7, #4]
 8012972:	f001 fd89 	bl	8014488 <VL53L0X_RdDWord>
 8012976:	4603      	mov	r3, r0
 8012978:	461a      	mov	r2, r3
 801297a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801297e:	4313      	orrs	r3, r2
 8012980:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm = (TmpDWord & 0x000000ff) << 8;
 8012984:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8012986:	021b      	lsls	r3, r3, #8
 8012988:	b29b      	uxth	r3, r3
 801298a:	657b      	str	r3, [r7, #84]	@ 0x54

      Status |= VL53L0X_WrByte(Dev, 0x94, 0x76);
 801298c:	2276      	movs	r2, #118	@ 0x76
 801298e:	2194      	movs	r1, #148	@ 0x94
 8012990:	6878      	ldr	r0, [r7, #4]
 8012992:	f001 fdb7 	bl	8014504 <VL53L0X_WrByte>
 8012996:	4603      	mov	r3, r0
 8012998:	461a      	mov	r2, r3
 801299a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 801299e:	4313      	orrs	r3, r2
 80129a0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_device_read_strobe(Dev);
 80129a4:	6878      	ldr	r0, [r7, #4]
 80129a6:	f7ff fc0d 	bl	80121c4 <VL53L0X_device_read_strobe>
 80129aa:	4603      	mov	r3, r0
 80129ac:	461a      	mov	r2, r3
 80129ae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80129b2:	4313      	orrs	r3, r2
 80129b4:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
      Status |= VL53L0X_RdDWord(Dev, 0x90, &TmpDWord);
 80129b8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80129bc:	461a      	mov	r2, r3
 80129be:	2190      	movs	r1, #144	@ 0x90
 80129c0:	6878      	ldr	r0, [r7, #4]
 80129c2:	f001 fd61 	bl	8014488 <VL53L0X_RdDWord>
 80129c6:	4603      	mov	r3, r0
 80129c8:	461a      	mov	r2, r3
 80129ca:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80129ce:	4313      	orrs	r3, r2
 80129d0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

      DistMeasFixed1104_400_mm |= ((TmpDWord & 0xff000000) >> 24);
 80129d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80129d6:	0e1b      	lsrs	r3, r3, #24
 80129d8:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80129da:	4313      	orrs	r3, r2
 80129dc:	657b      	str	r3, [r7, #84]	@ 0x54
    }

    Status |= VL53L0X_WrByte(Dev, 0x81, 0x00);
 80129de:	2200      	movs	r2, #0
 80129e0:	2181      	movs	r1, #129	@ 0x81
 80129e2:	6878      	ldr	r0, [r7, #4]
 80129e4:	f001 fd8e 	bl	8014504 <VL53L0X_WrByte>
 80129e8:	4603      	mov	r3, r0
 80129ea:	461a      	mov	r2, r3
 80129ec:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 80129f0:	4313      	orrs	r3, r2
 80129f2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x06);
 80129f6:	2206      	movs	r2, #6
 80129f8:	21ff      	movs	r1, #255	@ 0xff
 80129fa:	6878      	ldr	r0, [r7, #4]
 80129fc:	f001 fd82 	bl	8014504 <VL53L0X_WrByte>
 8012a00:	4603      	mov	r3, r0
 8012a02:	461a      	mov	r2, r3
 8012a04:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012a08:	4313      	orrs	r3, r2
 8012a0a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_RdByte(Dev, 0x83, &byte);
 8012a0e:	f107 0337 	add.w	r3, r7, #55	@ 0x37
 8012a12:	461a      	mov	r2, r3
 8012a14:	2183      	movs	r1, #131	@ 0x83
 8012a16:	6878      	ldr	r0, [r7, #4]
 8012a18:	f001 fc73 	bl	8014302 <VL53L0X_RdByte>
 8012a1c:	4603      	mov	r3, r0
 8012a1e:	461a      	mov	r2, r3
 8012a20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012a24:	4313      	orrs	r3, r2
 8012a26:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x83, byte & 0xfb);
 8012a2a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8012a2e:	f023 0304 	bic.w	r3, r3, #4
 8012a32:	b2db      	uxtb	r3, r3
 8012a34:	461a      	mov	r2, r3
 8012a36:	2183      	movs	r1, #131	@ 0x83
 8012a38:	6878      	ldr	r0, [r7, #4]
 8012a3a:	f001 fd63 	bl	8014504 <VL53L0X_WrByte>
 8012a3e:	4603      	mov	r3, r0
 8012a40:	461a      	mov	r2, r3
 8012a42:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012a46:	4313      	orrs	r3, r2
 8012a48:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8012a4c:	2201      	movs	r2, #1
 8012a4e:	21ff      	movs	r1, #255	@ 0xff
 8012a50:	6878      	ldr	r0, [r7, #4]
 8012a52:	f001 fd57 	bl	8014504 <VL53L0X_WrByte>
 8012a56:	4603      	mov	r3, r0
 8012a58:	461a      	mov	r2, r3
 8012a5a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012a5e:	4313      	orrs	r3, r2
 8012a60:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x00, 0x01);
 8012a64:	2201      	movs	r2, #1
 8012a66:	2100      	movs	r1, #0
 8012a68:	6878      	ldr	r0, [r7, #4]
 8012a6a:	f001 fd4b 	bl	8014504 <VL53L0X_WrByte>
 8012a6e:	4603      	mov	r3, r0
 8012a70:	461a      	mov	r2, r3
 8012a72:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012a76:	4313      	orrs	r3, r2
 8012a78:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f

    Status |= VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8012a7c:	2200      	movs	r2, #0
 8012a7e:	21ff      	movs	r1, #255	@ 0xff
 8012a80:	6878      	ldr	r0, [r7, #4]
 8012a82:	f001 fd3f 	bl	8014504 <VL53L0X_WrByte>
 8012a86:	4603      	mov	r3, r0
 8012a88:	461a      	mov	r2, r3
 8012a8a:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012a8e:	4313      	orrs	r3, r2
 8012a90:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    Status |= VL53L0X_WrByte(Dev, 0x80, 0x00);
 8012a94:	2200      	movs	r2, #0
 8012a96:	2180      	movs	r1, #128	@ 0x80
 8012a98:	6878      	ldr	r0, [r7, #4]
 8012a9a:	f001 fd33 	bl	8014504 <VL53L0X_WrByte>
 8012a9e:	4603      	mov	r3, r0
 8012aa0:	461a      	mov	r2, r3
 8012aa2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8012aa6:	4313      	orrs	r3, r2
 8012aa8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
  }

  if ((Status == VL53L0X_ERROR_NONE) && (ReadDataFromDeviceDone != 7)) {
 8012aac:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
 8012ab0:	2b00      	cmp	r3, #0
 8012ab2:	f040 808f 	bne.w	8012bd4 <VL53L0X_get_info_from_device+0x98e>
 8012ab6:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012aba:	2b07      	cmp	r3, #7
 8012abc:	f000 808a 	beq.w	8012bd4 <VL53L0X_get_info_from_device+0x98e>
    /* Assign to variable if status is ok */
    if (((option & 1) == 1) && ((ReadDataFromDeviceDone & 1) == 0)) {
 8012ac0:	78fb      	ldrb	r3, [r7, #3]
 8012ac2:	f003 0301 	and.w	r3, r3, #1
 8012ac6:	2b00      	cmp	r3, #0
 8012ac8:	d024      	beq.n	8012b14 <VL53L0X_get_info_from_device+0x8ce>
 8012aca:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012ace:	f003 0301 	and.w	r3, r3, #1
 8012ad2:	2b00      	cmp	r3, #0
 8012ad4:	d11e      	bne.n	8012b14 <VL53L0X_get_info_from_device+0x8ce>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadCount,
 8012ad6:	687b      	ldr	r3, [r7, #4]
 8012ad8:	f897 205e 	ldrb.w	r2, [r7, #94]	@ 0x5e
 8012adc:	f883 2113 	strb.w	r2, [r3, #275]	@ 0x113
                                         ReferenceSpadCount);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReferenceSpadType,
 8012ae0:	687b      	ldr	r3, [r7, #4]
 8012ae2:	f897 205d 	ldrb.w	r2, [r7, #93]	@ 0x5d
 8012ae6:	f883 2114 	strb.w	r2, [r3, #276]	@ 0x114
                                         ReferenceSpadType);

      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8012aea:	2300      	movs	r3, #0
 8012aec:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012aee:	e00e      	b.n	8012b0e <VL53L0X_get_info_from_device+0x8c8>
        Dev->Data.SpadData.RefGoodSpadMap[i] = NvmRefGoodSpadMap[i];
 8012af0:	f107 0208 	add.w	r2, r7, #8
 8012af4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012af6:	4413      	add	r3, r2
 8012af8:	7819      	ldrb	r1, [r3, #0]
 8012afa:	687a      	ldr	r2, [r7, #4]
 8012afc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012afe:	4413      	add	r3, r2
 8012b00:	f503 7395 	add.w	r3, r3, #298	@ 0x12a
 8012b04:	460a      	mov	r2, r1
 8012b06:	701a      	strb	r2, [r3, #0]
      for (i = 0; i < VL53L0X_REF_SPAD_BUFFER_SIZE; i++) {
 8012b08:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012b0a:	3301      	adds	r3, #1
 8012b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8012b0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8012b10:	2b05      	cmp	r3, #5
 8012b12:	dded      	ble.n	8012af0 <VL53L0X_get_info_from_device+0x8aa>
      }
    }

    if (((option & 2) == 2) && ((ReadDataFromDeviceDone & 2) == 0)) {
 8012b14:	78fb      	ldrb	r3, [r7, #3]
 8012b16:	f003 0302 	and.w	r3, r3, #2
 8012b1a:	2b00      	cmp	r3, #0
 8012b1c:	d018      	beq.n	8012b50 <VL53L0X_get_info_from_device+0x90a>
 8012b1e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012b22:	f003 0302 	and.w	r3, r3, #2
 8012b26:	2b00      	cmp	r3, #0
 8012b28:	d112      	bne.n	8012b50 <VL53L0X_get_info_from_device+0x90a>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ModuleId, ModuleId);
 8012b2a:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8012b2e:	687b      	ldr	r3, [r7, #4]
 8012b30:	f883 20f1 	strb.w	r2, [r3, #241]	@ 0xf1

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, Revision, Revision);
 8012b34:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8012b38:	687b      	ldr	r3, [r7, #4]
 8012b3a:	f883 20f2 	strb.w	r2, [r3, #242]	@ 0xf2

      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 8012b3e:	687b      	ldr	r3, [r7, #4]
 8012b40:	33f3      	adds	r3, #243	@ 0xf3
 8012b42:	63bb      	str	r3, [r7, #56]	@ 0x38
      VL53L0X_COPYSTRING(ProductId_tmp, ProductId);
 8012b44:	f107 0310 	add.w	r3, r7, #16
 8012b48:	4619      	mov	r1, r3
 8012b4a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8012b4c:	f001 ff20 	bl	8014990 <strcpy>
    }

    if (((option & 4) == 4) && ((ReadDataFromDeviceDone & 4) == 0)) {
 8012b50:	78fb      	ldrb	r3, [r7, #3]
 8012b52:	f003 0304 	and.w	r3, r3, #4
 8012b56:	2b00      	cmp	r3, #0
 8012b58:	d030      	beq.n	8012bbc <VL53L0X_get_info_from_device+0x976>
 8012b5a:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8012b5e:	f003 0304 	and.w	r3, r3, #4
 8012b62:	2b00      	cmp	r3, #0
 8012b64:	d12a      	bne.n	8012bbc <VL53L0X_get_info_from_device+0x976>
      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDUpper, PartUIDUpper);
 8012b66:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012b68:	687b      	ldr	r3, [r7, #4]
 8012b6a:	f8c3 2118 	str.w	r2, [r3, #280]	@ 0x118

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PartUIDLower, PartUIDLower);
 8012b6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	f8c3 211c 	str.w	r2, [r3, #284]	@ 0x11c

      SignalRateMeasFixed400mmFix =
 8012b76:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8012b78:	025b      	lsls	r3, r3, #9
 8012b7a:	643b      	str	r3, [r7, #64]	@ 0x40
          VL53L0X_FIXPOINT97TOFIXPOINT1616(SignalRateMeasFixed1104_400_mm);

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, SignalRateMeasFixed400mm,
 8012b7c:	687b      	ldr	r3, [r7, #4]
 8012b7e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8012b80:	f8c3 2120 	str.w	r2, [r3, #288]	@ 0x120
                                         SignalRateMeasFixed400mmFix);

      OffsetMicroMeters = 0;
 8012b84:	2300      	movs	r3, #0
 8012b86:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      if (DistMeasFixed1104_400_mm != 0) {
 8012b8a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8012b8c:	2b00      	cmp	r3, #0
 8012b8e:	d011      	beq.n	8012bb4 <VL53L0X_get_info_from_device+0x96e>
        OffsetFixed1104_mm = DistMeasFixed1104_400_mm - DistMeasTgtFixed1104_mm;
 8012b90:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8012b92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8012b94:	1ad3      	subs	r3, r2, r3
 8012b96:	64bb      	str	r3, [r7, #72]	@ 0x48
        OffsetMicroMeters = (OffsetFixed1104_mm * 1000) >> 4;
 8012b98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8012b9a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012b9e:	fb02 f303 	mul.w	r3, r2, r3
 8012ba2:	091b      	lsrs	r3, r3, #4
 8012ba4:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
        OffsetMicroMeters *= -1;
 8012ba8:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 8012bac:	425b      	negs	r3, r3
 8012bae:	b29b      	uxth	r3, r3
 8012bb0:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
      }

      PALDevDataSet(Dev, Part2PartOffsetAdjustmentNVMMicroMeter,
 8012bb4:	f9b7 205a 	ldrsh.w	r2, [r7, #90]	@ 0x5a
 8012bb8:	687b      	ldr	r3, [r7, #4]
 8012bba:	60da      	str	r2, [r3, #12]
                    OffsetMicroMeters);
    }
    byte = (uint8_t)(ReadDataFromDeviceDone | option);
 8012bbc:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8012bc0:	78fb      	ldrb	r3, [r7, #3]
 8012bc2:	4313      	orrs	r3, r2
 8012bc4:	b2db      	uxtb	r3, r3
 8012bc6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, ReadDataFromDeviceDone, byte);
 8012bca:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 8012bce:	687b      	ldr	r3, [r7, #4]
 8012bd0:	f883 20f0 	strb.w	r2, [r3, #240]	@ 0xf0
  }

  return Status;
 8012bd4:	f997 305f 	ldrsb.w	r3, [r7, #95]	@ 0x5f
}
 8012bd8:	4618      	mov	r0, r3
 8012bda:	3760      	adds	r7, #96	@ 0x60
 8012bdc:	46bd      	mov	sp, r7
 8012bde:	bd80      	pop	{r7, pc}

08012be0 <VL53L0X_calc_macro_period_ps>:

uint32_t VL53L0X_calc_macro_period_ps(VL53L0X_DEV Dev,
                                      uint8_t vcsel_period_pclks) {
 8012be0:	b480      	push	{r7}
 8012be2:	b087      	sub	sp, #28
 8012be4:	af00      	add	r7, sp, #0
 8012be6:	6078      	str	r0, [r7, #4]
 8012be8:	460b      	mov	r3, r1
 8012bea:	70fb      	strb	r3, [r7, #3]
  uint32_t macro_period_ps;

  /* The above calculation will produce rounding errors,
     therefore set fixed value
  */
  PLL_period_ps = 1655;
 8012bec:	f240 6277 	movw	r2, #1655	@ 0x677
 8012bf0:	f04f 0300 	mov.w	r3, #0
 8012bf4:	e9c7 2304 	strd	r2, r3, [r7, #16]

  macro_period_vclks = 2304;
 8012bf8:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 8012bfc:	60fb      	str	r3, [r7, #12]
  macro_period_ps =
      (uint32_t)(macro_period_vclks * vcsel_period_pclks * PLL_period_ps);
 8012bfe:	78fb      	ldrb	r3, [r7, #3]
 8012c00:	68fa      	ldr	r2, [r7, #12]
 8012c02:	fb02 f303 	mul.w	r3, r2, r3
 8012c06:	693a      	ldr	r2, [r7, #16]
  macro_period_ps =
 8012c08:	fb02 f303 	mul.w	r3, r2, r3
 8012c0c:	60bb      	str	r3, [r7, #8]

  LOG_FUNCTION_END("");
  return macro_period_ps;
 8012c0e:	68bb      	ldr	r3, [r7, #8]
}
 8012c10:	4618      	mov	r0, r3
 8012c12:	371c      	adds	r7, #28
 8012c14:	46bd      	mov	sp, r7
 8012c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c1a:	4770      	bx	lr

08012c1c <VL53L0X_encode_timeout>:

uint16_t VL53L0X_encode_timeout(uint32_t timeout_macro_clks) {
 8012c1c:	b480      	push	{r7}
 8012c1e:	b087      	sub	sp, #28
 8012c20:	af00      	add	r7, sp, #0
 8012c22:	6078      	str	r0, [r7, #4]
  /*!
   * Encode timeout in macro periods in (LSByte * 2^MSByte) + 1 format
   */

  uint16_t encoded_timeout = 0;
 8012c24:	2300      	movs	r3, #0
 8012c26:	82fb      	strh	r3, [r7, #22]
  uint32_t ls_byte = 0;
 8012c28:	2300      	movs	r3, #0
 8012c2a:	613b      	str	r3, [r7, #16]
  uint16_t ms_byte = 0;
 8012c2c:	2300      	movs	r3, #0
 8012c2e:	81fb      	strh	r3, [r7, #14]

  if (timeout_macro_clks > 0) {
 8012c30:	687b      	ldr	r3, [r7, #4]
 8012c32:	2b00      	cmp	r3, #0
 8012c34:	d015      	beq.n	8012c62 <VL53L0X_encode_timeout+0x46>
    ls_byte = timeout_macro_clks - 1;
 8012c36:	687b      	ldr	r3, [r7, #4]
 8012c38:	3b01      	subs	r3, #1
 8012c3a:	613b      	str	r3, [r7, #16]

    while ((ls_byte & 0xFFFFFF00) > 0) {
 8012c3c:	e005      	b.n	8012c4a <VL53L0X_encode_timeout+0x2e>
      ls_byte = ls_byte >> 1;
 8012c3e:	693b      	ldr	r3, [r7, #16]
 8012c40:	085b      	lsrs	r3, r3, #1
 8012c42:	613b      	str	r3, [r7, #16]
      ms_byte++;
 8012c44:	89fb      	ldrh	r3, [r7, #14]
 8012c46:	3301      	adds	r3, #1
 8012c48:	81fb      	strh	r3, [r7, #14]
    while ((ls_byte & 0xFFFFFF00) > 0) {
 8012c4a:	693b      	ldr	r3, [r7, #16]
 8012c4c:	2bff      	cmp	r3, #255	@ 0xff
 8012c4e:	d8f6      	bhi.n	8012c3e <VL53L0X_encode_timeout+0x22>
    }

    encoded_timeout = (ms_byte << 8) + (uint16_t)(ls_byte & 0x000000FF);
 8012c50:	89fb      	ldrh	r3, [r7, #14]
 8012c52:	021b      	lsls	r3, r3, #8
 8012c54:	b29a      	uxth	r2, r3
 8012c56:	693b      	ldr	r3, [r7, #16]
 8012c58:	b29b      	uxth	r3, r3
 8012c5a:	b2db      	uxtb	r3, r3
 8012c5c:	b29b      	uxth	r3, r3
 8012c5e:	4413      	add	r3, r2
 8012c60:	82fb      	strh	r3, [r7, #22]
  }

  return encoded_timeout;
 8012c62:	8afb      	ldrh	r3, [r7, #22]
}
 8012c64:	4618      	mov	r0, r3
 8012c66:	371c      	adds	r7, #28
 8012c68:	46bd      	mov	sp, r7
 8012c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c6e:	4770      	bx	lr

08012c70 <VL53L0X_decode_timeout>:

uint32_t VL53L0X_decode_timeout(uint16_t encoded_timeout) {
 8012c70:	b480      	push	{r7}
 8012c72:	b085      	sub	sp, #20
 8012c74:	af00      	add	r7, sp, #0
 8012c76:	4603      	mov	r3, r0
 8012c78:	80fb      	strh	r3, [r7, #6]
  /*!
   * Decode 16-bit timeout register value - format (LSByte * 2^MSByte) + 1
   */

  uint32_t timeout_macro_clks = 0;
 8012c7a:	2300      	movs	r3, #0
 8012c7c:	60fb      	str	r3, [r7, #12]

  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 8012c7e:	88fb      	ldrh	r3, [r7, #6]
 8012c80:	b2db      	uxtb	r3, r3
                        << (uint32_t)((encoded_timeout & 0xFF00) >> 8)) +
 8012c82:	88fa      	ldrh	r2, [r7, #6]
 8012c84:	0a12      	lsrs	r2, r2, #8
 8012c86:	b292      	uxth	r2, r2
 8012c88:	4093      	lsls	r3, r2
  timeout_macro_clks = ((uint32_t)(encoded_timeout & 0x00FF)
 8012c8a:	3301      	adds	r3, #1
 8012c8c:	60fb      	str	r3, [r7, #12]
                       1;

  return timeout_macro_clks;
 8012c8e:	68fb      	ldr	r3, [r7, #12]
}
 8012c90:	4618      	mov	r0, r3
 8012c92:	3714      	adds	r7, #20
 8012c94:	46bd      	mov	sp, r7
 8012c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c9a:	4770      	bx	lr

08012c9c <VL53L0X_calc_timeout_mclks>:

/* To convert ms into register value */
uint32_t VL53L0X_calc_timeout_mclks(VL53L0X_DEV Dev, uint32_t timeout_period_us,
                                    uint8_t vcsel_period_pclks) {
 8012c9c:	b580      	push	{r7, lr}
 8012c9e:	b088      	sub	sp, #32
 8012ca0:	af00      	add	r7, sp, #0
 8012ca2:	60f8      	str	r0, [r7, #12]
 8012ca4:	60b9      	str	r1, [r7, #8]
 8012ca6:	4613      	mov	r3, r2
 8012ca8:	71fb      	strb	r3, [r7, #7]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t timeout_period_mclks = 0;
 8012caa:	2300      	movs	r3, #0
 8012cac:	61fb      	str	r3, [r7, #28]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8012cae:	79fb      	ldrb	r3, [r7, #7]
 8012cb0:	4619      	mov	r1, r3
 8012cb2:	68f8      	ldr	r0, [r7, #12]
 8012cb4:	f7ff ff94 	bl	8012be0 <VL53L0X_calc_macro_period_ps>
 8012cb8:	61b8      	str	r0, [r7, #24]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 8012cba:	69bb      	ldr	r3, [r7, #24]
 8012cbc:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012cc0:	4a0a      	ldr	r2, [pc, #40]	@ (8012cec <VL53L0X_calc_timeout_mclks+0x50>)
 8012cc2:	fba2 2303 	umull	r2, r3, r2, r3
 8012cc6:	099b      	lsrs	r3, r3, #6
 8012cc8:	617b      	str	r3, [r7, #20]

  timeout_period_mclks =
      (uint32_t)(((timeout_period_us * 1000) + (macro_period_ns / 2)) /
 8012cca:	68bb      	ldr	r3, [r7, #8]
 8012ccc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8012cd0:	fb03 f202 	mul.w	r2, r3, r2
 8012cd4:	697b      	ldr	r3, [r7, #20]
 8012cd6:	085b      	lsrs	r3, r3, #1
 8012cd8:	441a      	add	r2, r3
  timeout_period_mclks =
 8012cda:	697b      	ldr	r3, [r7, #20]
 8012cdc:	fbb2 f3f3 	udiv	r3, r2, r3
 8012ce0:	61fb      	str	r3, [r7, #28]
                 macro_period_ns);

  return timeout_period_mclks;
 8012ce2:	69fb      	ldr	r3, [r7, #28]
}
 8012ce4:	4618      	mov	r0, r3
 8012ce6:	3720      	adds	r7, #32
 8012ce8:	46bd      	mov	sp, r7
 8012cea:	bd80      	pop	{r7, pc}
 8012cec:	10624dd3 	.word	0x10624dd3

08012cf0 <VL53L0X_calc_timeout_us>:

/* To convert register value into us */
uint32_t VL53L0X_calc_timeout_us(VL53L0X_DEV Dev, uint16_t timeout_period_mclks,
                                 uint8_t vcsel_period_pclks) {
 8012cf0:	b580      	push	{r7, lr}
 8012cf2:	b086      	sub	sp, #24
 8012cf4:	af00      	add	r7, sp, #0
 8012cf6:	6078      	str	r0, [r7, #4]
 8012cf8:	460b      	mov	r3, r1
 8012cfa:	807b      	strh	r3, [r7, #2]
 8012cfc:	4613      	mov	r3, r2
 8012cfe:	707b      	strb	r3, [r7, #1]
  uint32_t macro_period_ps;
  uint32_t macro_period_ns;
  uint32_t actual_timeout_period_us = 0;
 8012d00:	2300      	movs	r3, #0
 8012d02:	617b      	str	r3, [r7, #20]

  macro_period_ps = VL53L0X_calc_macro_period_ps(Dev, vcsel_period_pclks);
 8012d04:	787b      	ldrb	r3, [r7, #1]
 8012d06:	4619      	mov	r1, r3
 8012d08:	6878      	ldr	r0, [r7, #4]
 8012d0a:	f7ff ff69 	bl	8012be0 <VL53L0X_calc_macro_period_ps>
 8012d0e:	6138      	str	r0, [r7, #16]
  macro_period_ns = (macro_period_ps + 500) / 1000;
 8012d10:	693b      	ldr	r3, [r7, #16]
 8012d12:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8012d16:	4a0b      	ldr	r2, [pc, #44]	@ (8012d44 <VL53L0X_calc_timeout_us+0x54>)
 8012d18:	fba2 2303 	umull	r2, r3, r2, r3
 8012d1c:	099b      	lsrs	r3, r3, #6
 8012d1e:	60fb      	str	r3, [r7, #12]

  actual_timeout_period_us =
      ((timeout_period_mclks * macro_period_ns) + (macro_period_ns / 2)) / 1000;
 8012d20:	887b      	ldrh	r3, [r7, #2]
 8012d22:	68fa      	ldr	r2, [r7, #12]
 8012d24:	fb03 f202 	mul.w	r2, r3, r2
 8012d28:	68fb      	ldr	r3, [r7, #12]
 8012d2a:	085b      	lsrs	r3, r3, #1
 8012d2c:	4413      	add	r3, r2
  actual_timeout_period_us =
 8012d2e:	4a05      	ldr	r2, [pc, #20]	@ (8012d44 <VL53L0X_calc_timeout_us+0x54>)
 8012d30:	fba2 2303 	umull	r2, r3, r2, r3
 8012d34:	099b      	lsrs	r3, r3, #6
 8012d36:	617b      	str	r3, [r7, #20]

  return actual_timeout_period_us;
 8012d38:	697b      	ldr	r3, [r7, #20]
}
 8012d3a:	4618      	mov	r0, r3
 8012d3c:	3718      	adds	r7, #24
 8012d3e:	46bd      	mov	sp, r7
 8012d40:	bd80      	pop	{r7, pc}
 8012d42:	bf00      	nop
 8012d44:	10624dd3 	.word	0x10624dd3

08012d48 <get_sequence_step_timeout>:

VL53L0X_Error get_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t *pTimeOutMicroSecs) {
 8012d48:	b580      	push	{r7, lr}
 8012d4a:	b08c      	sub	sp, #48	@ 0x30
 8012d4c:	af00      	add	r7, sp, #0
 8012d4e:	60f8      	str	r0, [r7, #12]
 8012d50:	460b      	mov	r3, r1
 8012d52:	607a      	str	r2, [r7, #4]
 8012d54:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012d56:	2300      	movs	r3, #0
 8012d58:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  uint8_t CurrentVCSELPulsePeriodPClk;
  uint8_t EncodedTimeOutByte = 0;
 8012d5c:	2300      	movs	r3, #0
 8012d5e:	f887 3020 	strb.w	r3, [r7, #32]
  uint32_t TimeoutMicroSeconds = 0;
 8012d62:	2300      	movs	r3, #0
 8012d64:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint16_t PreRangeEncodedTimeOut = 0;
 8012d66:	2300      	movs	r3, #0
 8012d68:	83fb      	strh	r3, [r7, #30]
  uint16_t MsrcTimeOutMClks;
  uint16_t PreRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks = 0;
 8012d6a:	2300      	movs	r3, #0
 8012d6c:	84bb      	strh	r3, [r7, #36]	@ 0x24
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 8012d6e:	7afb      	ldrb	r3, [r7, #11]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d005      	beq.n	8012d80 <get_sequence_step_timeout+0x38>
 8012d74:	7afb      	ldrb	r3, [r7, #11]
 8012d76:	2b01      	cmp	r3, #1
 8012d78:	d002      	beq.n	8012d80 <get_sequence_step_timeout+0x38>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 8012d7a:	7afb      	ldrb	r3, [r7, #11]
 8012d7c:	2b02      	cmp	r3, #2
 8012d7e:	d127      	bne.n	8012dd0 <get_sequence_step_timeout+0x88>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012d80:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012d84:	461a      	mov	r2, r3
 8012d86:	2100      	movs	r1, #0
 8012d88:	68f8      	ldr	r0, [r7, #12]
 8012d8a:	f7fd faaa 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012d8e:	4603      	mov	r3, r0
 8012d90:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);
    if (Status == VL53L0X_ERROR_NONE) {
 8012d94:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012d98:	2b00      	cmp	r3, #0
 8012d9a:	d109      	bne.n	8012db0 <get_sequence_step_timeout+0x68>
      Status = VL53L0X_RdByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 8012d9c:	f107 0320 	add.w	r3, r7, #32
 8012da0:	461a      	mov	r2, r3
 8012da2:	2146      	movs	r1, #70	@ 0x46
 8012da4:	68f8      	ldr	r0, [r7, #12]
 8012da6:	f001 faac 	bl	8014302 <VL53L0X_RdByte>
 8012daa:	4603      	mov	r3, r0
 8012dac:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                              &EncodedTimeOutByte);
    }
    MsrcTimeOutMClks = VL53L0X_decode_timeout(EncodedTimeOutByte);
 8012db0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8012db4:	4618      	mov	r0, r3
 8012db6:	f7ff ff5b 	bl	8012c70 <VL53L0X_decode_timeout>
 8012dba:	4603      	mov	r3, r0
 8012dbc:	847b      	strh	r3, [r7, #34]	@ 0x22

    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, MsrcTimeOutMClks,
 8012dbe:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8012dc2:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8012dc4:	4619      	mov	r1, r3
 8012dc6:	68f8      	ldr	r0, [r7, #12]
 8012dc8:	f7ff ff92 	bl	8012cf0 <VL53L0X_calc_timeout_us>
 8012dcc:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012dce:	e092      	b.n	8012ef6 <get_sequence_step_timeout+0x1ae>
                                                  CurrentVCSELPulsePeriodPClk);
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8012dd0:	7afb      	ldrb	r3, [r7, #11]
 8012dd2:	2b03      	cmp	r3, #3
 8012dd4:	d135      	bne.n	8012e42 <get_sequence_step_timeout+0xfa>
    /* Retrieve PRE-RANGE VCSEL Period */
    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012dd6:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012dda:	461a      	mov	r2, r3
 8012ddc:	2100      	movs	r1, #0
 8012dde:	68f8      	ldr	r0, [r7, #12]
 8012de0:	f7fd fa7f 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012de4:	4603      	mov	r3, r0
 8012de6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                         &CurrentVCSELPulsePeriodPClk);

    /* Retrieve PRE-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 8012dea:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012dee:	2b00      	cmp	r3, #0
 8012df0:	f040 8081 	bne.w	8012ef6 <get_sequence_step_timeout+0x1ae>

      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012df4:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012df8:	461a      	mov	r2, r3
 8012dfa:	2100      	movs	r1, #0
 8012dfc:	68f8      	ldr	r0, [r7, #12]
 8012dfe:	f7fd fa70 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012e02:	4603      	mov	r3, r0
 8012e04:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      if (Status == VL53L0X_ERROR_NONE) {
 8012e08:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012e0c:	2b00      	cmp	r3, #0
 8012e0e:	d109      	bne.n	8012e24 <get_sequence_step_timeout+0xdc>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8012e10:	f107 031e 	add.w	r3, r7, #30
 8012e14:	461a      	mov	r2, r3
 8012e16:	2151      	movs	r1, #81	@ 0x51
 8012e18:	68f8      	ldr	r0, [r7, #12]
 8012e1a:	f001 fafd 	bl	8014418 <VL53L0X_RdWord>
 8012e1e:	4603      	mov	r3, r0
 8012e20:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
      }

      PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 8012e24:	8bfb      	ldrh	r3, [r7, #30]
 8012e26:	4618      	mov	r0, r3
 8012e28:	f7ff ff22 	bl	8012c70 <VL53L0X_decode_timeout>
 8012e2c:	4603      	mov	r3, r0
 8012e2e:	84fb      	strh	r3, [r7, #38]	@ 0x26

      TimeoutMicroSeconds = VL53L0X_calc_timeout_us(
 8012e30:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8012e34:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012e36:	4619      	mov	r1, r3
 8012e38:	68f8      	ldr	r0, [r7, #12]
 8012e3a:	f7ff ff59 	bl	8012cf0 <VL53L0X_calc_timeout_us>
 8012e3e:	62b8      	str	r0, [r7, #40]	@ 0x28
 8012e40:	e059      	b.n	8012ef6 <get_sequence_step_timeout+0x1ae>
          Dev, PreRangeTimeOutMClks, CurrentVCSELPulsePeriodPClk);
    }
  } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8012e42:	7afb      	ldrb	r3, [r7, #11]
 8012e44:	2b04      	cmp	r3, #4
 8012e46:	d156      	bne.n	8012ef6 <get_sequence_step_timeout+0x1ae>

    VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8012e48:	f107 0314 	add.w	r3, r7, #20
 8012e4c:	4619      	mov	r1, r3
 8012e4e:	68f8      	ldr	r0, [r7, #12]
 8012e50:	f7fd fb50 	bl	80104f4 <VL53L0X_GetSequenceStepEnables>
    PreRangeTimeOutMClks = 0;
 8012e54:	2300      	movs	r3, #0
 8012e56:	84fb      	strh	r3, [r7, #38]	@ 0x26

    if (SchedulerSequenceSteps.PreRangeOn) {
 8012e58:	7dfb      	ldrb	r3, [r7, #23]
 8012e5a:	2b00      	cmp	r3, #0
 8012e5c:	d01d      	beq.n	8012e9a <get_sequence_step_timeout+0x152>
      /* Retrieve PRE-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012e5e:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012e62:	461a      	mov	r2, r3
 8012e64:	2100      	movs	r1, #0
 8012e66:	68f8      	ldr	r0, [r7, #12]
 8012e68:	f7fd fa3b 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012e6c:	4603      	mov	r3, r0
 8012e6e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                                           &CurrentVCSELPulsePeriodPClk);

      /* Retrieve PRE-RANGE Timeout in Macro periods
       * (MCLKS) */
      if (Status == VL53L0X_ERROR_NONE) {
 8012e72:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012e76:	2b00      	cmp	r3, #0
 8012e78:	d10f      	bne.n	8012e9a <get_sequence_step_timeout+0x152>
        Status =
            VL53L0X_RdWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8012e7a:	f107 031e 	add.w	r3, r7, #30
 8012e7e:	461a      	mov	r2, r3
 8012e80:	2151      	movs	r1, #81	@ 0x51
 8012e82:	68f8      	ldr	r0, [r7, #12]
 8012e84:	f001 fac8 	bl	8014418 <VL53L0X_RdWord>
 8012e88:	4603      	mov	r3, r0
 8012e8a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                           &PreRangeEncodedTimeOut);
        PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 8012e8e:	8bfb      	ldrh	r3, [r7, #30]
 8012e90:	4618      	mov	r0, r3
 8012e92:	f7ff feed 	bl	8012c70 <VL53L0X_decode_timeout>
 8012e96:	4603      	mov	r3, r0
 8012e98:	84fb      	strh	r3, [r7, #38]	@ 0x26
      }
    }

    if (Status == VL53L0X_ERROR_NONE) {
 8012e9a:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012e9e:	2b00      	cmp	r3, #0
 8012ea0:	d109      	bne.n	8012eb6 <get_sequence_step_timeout+0x16e>
      /* Retrieve FINAL-RANGE VCSEL Period */
      Status = VL53L0X_GetVcselPulsePeriod(
 8012ea2:	f107 0321 	add.w	r3, r7, #33	@ 0x21
 8012ea6:	461a      	mov	r2, r3
 8012ea8:	2101      	movs	r1, #1
 8012eaa:	68f8      	ldr	r0, [r7, #12]
 8012eac:	f7fd fa19 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012eb0:	4603      	mov	r3, r0
 8012eb2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
          Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE, &CurrentVCSELPulsePeriodPClk);
    }

    /* Retrieve FINAL-RANGE Timeout in Macro periods (MCLKS) */
    if (Status == VL53L0X_ERROR_NONE) {
 8012eb6:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
 8012eba:	2b00      	cmp	r3, #0
 8012ebc:	d10f      	bne.n	8012ede <get_sequence_step_timeout+0x196>
      Status =
          VL53L0X_RdWord(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8012ebe:	f107 031c 	add.w	r3, r7, #28
 8012ec2:	461a      	mov	r2, r3
 8012ec4:	2171      	movs	r1, #113	@ 0x71
 8012ec6:	68f8      	ldr	r0, [r7, #12]
 8012ec8:	f001 faa6 	bl	8014418 <VL53L0X_RdWord>
 8012ecc:	4603      	mov	r3, r0
 8012ece:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
                         &FinalRangeEncodedTimeOut);
      FinalRangeTimeOutMClks = VL53L0X_decode_timeout(FinalRangeEncodedTimeOut);
 8012ed2:	8bbb      	ldrh	r3, [r7, #28]
 8012ed4:	4618      	mov	r0, r3
 8012ed6:	f7ff fecb 	bl	8012c70 <VL53L0X_decode_timeout>
 8012eda:	4603      	mov	r3, r0
 8012edc:	84bb      	strh	r3, [r7, #36]	@ 0x24
    }

    FinalRangeTimeOutMClks -= PreRangeTimeOutMClks;
 8012ede:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8012ee0:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8012ee2:	1ad3      	subs	r3, r2, r3
 8012ee4:	84bb      	strh	r3, [r7, #36]	@ 0x24
    TimeoutMicroSeconds = VL53L0X_calc_timeout_us(Dev, FinalRangeTimeOutMClks,
 8012ee6:	f897 2021 	ldrb.w	r2, [r7, #33]	@ 0x21
 8012eea:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012eec:	4619      	mov	r1, r3
 8012eee:	68f8      	ldr	r0, [r7, #12]
 8012ef0:	f7ff fefe 	bl	8012cf0 <VL53L0X_calc_timeout_us>
 8012ef4:	62b8      	str	r0, [r7, #40]	@ 0x28
                                                  CurrentVCSELPulsePeriodPClk);
  }

  *pTimeOutMicroSecs = TimeoutMicroSeconds;
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8012efa:	601a      	str	r2, [r3, #0]

  return Status;
 8012efc:	f997 302f 	ldrsb.w	r3, [r7, #47]	@ 0x2f
}
 8012f00:	4618      	mov	r0, r3
 8012f02:	3730      	adds	r7, #48	@ 0x30
 8012f04:	46bd      	mov	sp, r7
 8012f06:	bd80      	pop	{r7, pc}

08012f08 <set_sequence_step_timeout>:

VL53L0X_Error set_sequence_step_timeout(VL53L0X_DEV Dev,
                                        VL53L0X_SequenceStepId SequenceStepId,
                                        uint32_t TimeOutMicroSecs) {
 8012f08:	b580      	push	{r7, lr}
 8012f0a:	b08a      	sub	sp, #40	@ 0x28
 8012f0c:	af00      	add	r7, sp, #0
 8012f0e:	60f8      	str	r0, [r7, #12]
 8012f10:	460b      	mov	r3, r1
 8012f12:	607a      	str	r2, [r7, #4]
 8012f14:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8012f16:	2300      	movs	r3, #0
 8012f18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint16_t MsrcRangeTimeOutMClks;
  uint16_t FinalRangeTimeOutMClks;
  uint16_t FinalRangeEncodedTimeOut;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;

  if ((SequenceStepId == VL53L0X_SEQUENCESTEP_TCC) ||
 8012f1c:	7afb      	ldrb	r3, [r7, #11]
 8012f1e:	2b00      	cmp	r3, #0
 8012f20:	d005      	beq.n	8012f2e <set_sequence_step_timeout+0x26>
 8012f22:	7afb      	ldrb	r3, [r7, #11]
 8012f24:	2b01      	cmp	r3, #1
 8012f26:	d002      	beq.n	8012f2e <set_sequence_step_timeout+0x26>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_DSS) ||
 8012f28:	7afb      	ldrb	r3, [r7, #11]
 8012f2a:	2b02      	cmp	r3, #2
 8012f2c:	d138      	bne.n	8012fa0 <set_sequence_step_timeout+0x98>
      (SequenceStepId == VL53L0X_SEQUENCESTEP_MSRC)) {

    Status = VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE,
 8012f2e:	f107 031d 	add.w	r3, r7, #29
 8012f32:	461a      	mov	r2, r3
 8012f34:	2100      	movs	r1, #0
 8012f36:	68f8      	ldr	r0, [r7, #12]
 8012f38:	f7fd f9d3 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012f3c:	4603      	mov	r3, r0
 8012f3e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                         &CurrentVCSELPulsePeriodPClk);

    if (Status == VL53L0X_ERROR_NONE) {
 8012f42:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012f46:	2b00      	cmp	r3, #0
 8012f48:	d11a      	bne.n	8012f80 <set_sequence_step_timeout+0x78>
      MsrcRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 8012f4a:	7f7b      	ldrb	r3, [r7, #29]
 8012f4c:	461a      	mov	r2, r3
 8012f4e:	6879      	ldr	r1, [r7, #4]
 8012f50:	68f8      	ldr	r0, [r7, #12]
 8012f52:	f7ff fea3 	bl	8012c9c <VL53L0X_calc_timeout_mclks>
 8012f56:	4603      	mov	r3, r0
 8012f58:	83fb      	strh	r3, [r7, #30]
          Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

      if (MsrcRangeTimeOutMClks > 256)
 8012f5a:	8bfb      	ldrh	r3, [r7, #30]
 8012f5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8012f60:	d903      	bls.n	8012f6a <set_sequence_step_timeout+0x62>
        MsrcEncodedTimeOut = 255;
 8012f62:	23ff      	movs	r3, #255	@ 0xff
 8012f64:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
 8012f68:	e004      	b.n	8012f74 <set_sequence_step_timeout+0x6c>
      else
        MsrcEncodedTimeOut = (uint8_t)MsrcRangeTimeOutMClks - 1;
 8012f6a:	8bfb      	ldrh	r3, [r7, #30]
 8012f6c:	b2db      	uxtb	r3, r3
 8012f6e:	3b01      	subs	r3, #1
 8012f70:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

      VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 8012f74:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012f78:	b29a      	uxth	r2, r3
 8012f7a:	68fb      	ldr	r3, [r7, #12]
 8012f7c:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                         MsrcEncodedTimeOut);
    }

    if (Status == VL53L0X_ERROR_NONE) {
 8012f80:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012f84:	2b00      	cmp	r3, #0
 8012f86:	f040 80ad 	bne.w	80130e4 <set_sequence_step_timeout+0x1dc>
      Status = VL53L0X_WrByte(Dev, VL53L0X_REG_MSRC_CONFIG_TIMEOUT_MACROP,
 8012f8a:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8012f8e:	461a      	mov	r2, r3
 8012f90:	2146      	movs	r1, #70	@ 0x46
 8012f92:	68f8      	ldr	r0, [r7, #12]
 8012f94:	f001 fab6 	bl	8014504 <VL53L0X_WrByte>
 8012f98:	4603      	mov	r3, r0
 8012f9a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (Status == VL53L0X_ERROR_NONE) {
 8012f9e:	e0a1      	b.n	80130e4 <set_sequence_step_timeout+0x1dc>
                              MsrcEncodedTimeOut);
    }
  } else {

    if (SequenceStepId == VL53L0X_SEQUENCESTEP_PRE_RANGE) {
 8012fa0:	7afb      	ldrb	r3, [r7, #11]
 8012fa2:	2b03      	cmp	r3, #3
 8012fa4:	d135      	bne.n	8013012 <set_sequence_step_timeout+0x10a>

      if (Status == VL53L0X_ERROR_NONE) {
 8012fa6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012faa:	2b00      	cmp	r3, #0
 8012fac:	d11b      	bne.n	8012fe6 <set_sequence_step_timeout+0xde>
        Status = VL53L0X_GetVcselPulsePeriod(
 8012fae:	f107 031d 	add.w	r3, r7, #29
 8012fb2:	461a      	mov	r2, r3
 8012fb4:	2100      	movs	r1, #0
 8012fb6:	68f8      	ldr	r0, [r7, #12]
 8012fb8:	f7fd f993 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8012fbc:	4603      	mov	r3, r0
 8012fbe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);
        PreRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 8012fc2:	7f7b      	ldrb	r3, [r7, #29]
 8012fc4:	461a      	mov	r2, r3
 8012fc6:	6879      	ldr	r1, [r7, #4]
 8012fc8:	68f8      	ldr	r0, [r7, #12]
 8012fca:	f7ff fe67 	bl	8012c9c <VL53L0X_calc_timeout_mclks>
 8012fce:	4603      	mov	r3, r0
 8012fd0:	84bb      	strh	r3, [r7, #36]	@ 0x24
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);
        PreRangeEncodedTimeOut = VL53L0X_encode_timeout(PreRangeTimeOutMClks);
 8012fd2:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8012fd4:	4618      	mov	r0, r3
 8012fd6:	f7ff fe21 	bl	8012c1c <VL53L0X_encode_timeout>
 8012fda:	4603      	mov	r3, r0
 8012fdc:	837b      	strh	r3, [r7, #26]

        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, LastEncodedTimeout,
 8012fde:	8b7a      	ldrh	r2, [r7, #26]
 8012fe0:	68fb      	ldr	r3, [r7, #12]
 8012fe2:	f8a3 20d8 	strh.w	r2, [r3, #216]	@ 0xd8
                                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8012fe6:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8012fea:	2b00      	cmp	r3, #0
 8012fec:	d108      	bne.n	8013000 <set_sequence_step_timeout+0xf8>
        Status =
            VL53L0X_WrWord(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_TIMEOUT_MACROP_HI,
 8012fee:	8b7b      	ldrh	r3, [r7, #26]
 8012ff0:	461a      	mov	r2, r3
 8012ff2:	2151      	movs	r1, #81	@ 0x51
 8012ff4:	68f8      	ldr	r0, [r7, #12]
 8012ff6:	f001 faa9 	bl	801454c <VL53L0X_WrWord>
 8012ffa:	4603      	mov	r3, r0
 8012ffc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                           PreRangeEncodedTimeOut);
      }

      if (Status == VL53L0X_ERROR_NONE) {
 8013000:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013004:	2b00      	cmp	r3, #0
 8013006:	d16d      	bne.n	80130e4 <set_sequence_step_timeout+0x1dc>
        VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs,
 8013008:	68fb      	ldr	r3, [r7, #12]
 801300a:	687a      	ldr	r2, [r7, #4]
 801300c:	f8c3 20e4 	str.w	r2, [r3, #228]	@ 0xe4
 8013010:	e068      	b.n	80130e4 <set_sequence_step_timeout+0x1dc>
                                           TimeOutMicroSecs);
      }
    } else if (SequenceStepId == VL53L0X_SEQUENCESTEP_FINAL_RANGE) {
 8013012:	7afb      	ldrb	r3, [r7, #11]
 8013014:	2b04      	cmp	r3, #4
 8013016:	d162      	bne.n	80130de <set_sequence_step_timeout+0x1d6>
       * must be added. To do this both final and pre-range
       * timeouts must be expressed in macro periods MClks
       * because they have different vcsel periods.
       */

      VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 8013018:	f107 0314 	add.w	r3, r7, #20
 801301c:	4619      	mov	r1, r3
 801301e:	68f8      	ldr	r0, [r7, #12]
 8013020:	f7fd fa68 	bl	80104f4 <VL53L0X_GetSequenceStepEnables>
      PreRangeTimeOutMClks = 0;
 8013024:	2300      	movs	r3, #0
 8013026:	84bb      	strh	r3, [r7, #36]	@ 0x24
      if (SchedulerSequenceSteps.PreRangeOn) {
 8013028:	7dfb      	ldrb	r3, [r7, #23]
 801302a:	2b00      	cmp	r3, #0
 801302c:	d01d      	beq.n	801306a <set_sequence_step_timeout+0x162>

        /* Retrieve PRE-RANGE VCSEL Period */
        Status = VL53L0X_GetVcselPulsePeriod(
 801302e:	f107 031d 	add.w	r3, r7, #29
 8013032:	461a      	mov	r2, r3
 8013034:	2100      	movs	r1, #0
 8013036:	68f8      	ldr	r0, [r7, #12]
 8013038:	f7fd f953 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 801303c:	4603      	mov	r3, r0
 801303e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            Dev, VL53L0X_VCSEL_PERIOD_PRE_RANGE, &CurrentVCSELPulsePeriodPClk);

        /* Retrieve PRE-RANGE Timeout in Macro periods
         * (MCLKS) */
        if (Status == VL53L0X_ERROR_NONE) {
 8013042:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8013046:	2b00      	cmp	r3, #0
 8013048:	d10f      	bne.n	801306a <set_sequence_step_timeout+0x162>
          Status = VL53L0X_RdWord(Dev, 0x51, &PreRangeEncodedTimeOut);
 801304a:	f107 031a 	add.w	r3, r7, #26
 801304e:	461a      	mov	r2, r3
 8013050:	2151      	movs	r1, #81	@ 0x51
 8013052:	68f8      	ldr	r0, [r7, #12]
 8013054:	f001 f9e0 	bl	8014418 <VL53L0X_RdWord>
 8013058:	4603      	mov	r3, r0
 801305a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
          PreRangeTimeOutMClks = VL53L0X_decode_timeout(PreRangeEncodedTimeOut);
 801305e:	8b7b      	ldrh	r3, [r7, #26]
 8013060:	4618      	mov	r0, r3
 8013062:	f7ff fe05 	bl	8012c70 <VL53L0X_decode_timeout>
 8013066:	4603      	mov	r3, r0
 8013068:	84bb      	strh	r3, [r7, #36]	@ 0x24
      }

      /* Calculate FINAL RANGE Timeout in Macro Periods
       * (MCLKS) and add PRE-RANGE value
       */
      if (Status == VL53L0X_ERROR_NONE) {
 801306a:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801306e:	2b00      	cmp	r3, #0
 8013070:	d109      	bne.n	8013086 <set_sequence_step_timeout+0x17e>

        Status =
            VL53L0X_GetVcselPulsePeriod(Dev, VL53L0X_VCSEL_PERIOD_FINAL_RANGE,
 8013072:	f107 031d 	add.w	r3, r7, #29
 8013076:	461a      	mov	r2, r3
 8013078:	2101      	movs	r1, #1
 801307a:	68f8      	ldr	r0, [r7, #12]
 801307c:	f7fd f931 	bl	80102e2 <VL53L0X_GetVcselPulsePeriod>
 8013080:	4603      	mov	r3, r0
 8013082:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                        &CurrentVCSELPulsePeriodPClk);
      }
      if (Status == VL53L0X_ERROR_NONE) {
 8013086:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801308a:	2b00      	cmp	r3, #0
 801308c:	d12a      	bne.n	80130e4 <set_sequence_step_timeout+0x1dc>

        FinalRangeTimeOutMClks = VL53L0X_calc_timeout_mclks(
 801308e:	7f7b      	ldrb	r3, [r7, #29]
 8013090:	461a      	mov	r2, r3
 8013092:	6879      	ldr	r1, [r7, #4]
 8013094:	68f8      	ldr	r0, [r7, #12]
 8013096:	f7ff fe01 	bl	8012c9c <VL53L0X_calc_timeout_mclks>
 801309a:	4603      	mov	r3, r0
 801309c:	847b      	strh	r3, [r7, #34]	@ 0x22
            Dev, TimeOutMicroSecs, (uint8_t)CurrentVCSELPulsePeriodPClk);

        FinalRangeTimeOutMClks += PreRangeTimeOutMClks;
 801309e:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 80130a0:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80130a2:	4413      	add	r3, r2
 80130a4:	847b      	strh	r3, [r7, #34]	@ 0x22

        FinalRangeEncodedTimeOut =
            VL53L0X_encode_timeout(FinalRangeTimeOutMClks);
 80130a6:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80130a8:	4618      	mov	r0, r3
 80130aa:	f7ff fdb7 	bl	8012c1c <VL53L0X_encode_timeout>
 80130ae:	4603      	mov	r3, r0
 80130b0:	843b      	strh	r3, [r7, #32]

        if (Status == VL53L0X_ERROR_NONE) {
 80130b2:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80130b6:	2b00      	cmp	r3, #0
 80130b8:	d108      	bne.n	80130cc <set_sequence_step_timeout+0x1c4>
          Status = VL53L0X_WrWord(Dev, 0x71, FinalRangeEncodedTimeOut);
 80130ba:	8c3b      	ldrh	r3, [r7, #32]
 80130bc:	461a      	mov	r2, r3
 80130be:	2171      	movs	r1, #113	@ 0x71
 80130c0:	68f8      	ldr	r0, [r7, #12]
 80130c2:	f001 fa43 	bl	801454c <VL53L0X_WrWord>
 80130c6:	4603      	mov	r3, r0
 80130c8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        }

        if (Status == VL53L0X_ERROR_NONE) {
 80130cc:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80130d0:	2b00      	cmp	r3, #0
 80130d2:	d107      	bne.n	80130e4 <set_sequence_step_timeout+0x1dc>
          VL53L0X_SETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs,
 80130d4:	68fb      	ldr	r3, [r7, #12]
 80130d6:	687a      	ldr	r2, [r7, #4]
 80130d8:	f8c3 20dc 	str.w	r2, [r3, #220]	@ 0xdc
 80130dc:	e002      	b.n	80130e4 <set_sequence_step_timeout+0x1dc>
                                             TimeOutMicroSecs);
        }
      }
    } else
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 80130de:	23fc      	movs	r3, #252	@ 0xfc
 80130e0:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }
  return Status;
 80130e4:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
}
 80130e8:	4618      	mov	r0, r3
 80130ea:	3728      	adds	r7, #40	@ 0x28
 80130ec:	46bd      	mov	sp, r7
 80130ee:	bd80      	pop	{r7, pc}

080130f0 <VL53L0X_get_vcsel_pulse_period>:
}

VL53L0X_Error
VL53L0X_get_vcsel_pulse_period(VL53L0X_DEV Dev,
                               VL53L0X_VcselPeriod VcselPeriodType,
                               uint8_t *pVCSELPulsePeriodPCLK) {
 80130f0:	b580      	push	{r7, lr}
 80130f2:	b086      	sub	sp, #24
 80130f4:	af00      	add	r7, sp, #0
 80130f6:	60f8      	str	r0, [r7, #12]
 80130f8:	460b      	mov	r3, r1
 80130fa:	607a      	str	r2, [r7, #4]
 80130fc:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80130fe:	2300      	movs	r3, #0
 8013100:	75fb      	strb	r3, [r7, #23]
  uint8_t vcsel_period_reg;

  switch (VcselPeriodType) {
 8013102:	7afb      	ldrb	r3, [r7, #11]
 8013104:	2b00      	cmp	r3, #0
 8013106:	d002      	beq.n	801310e <VL53L0X_get_vcsel_pulse_period+0x1e>
 8013108:	2b01      	cmp	r3, #1
 801310a:	d00a      	beq.n	8013122 <VL53L0X_get_vcsel_pulse_period+0x32>
 801310c:	e013      	b.n	8013136 <VL53L0X_get_vcsel_pulse_period+0x46>
  case VL53L0X_VCSEL_PERIOD_PRE_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_PRE_RANGE_CONFIG_VCSEL_PERIOD,
 801310e:	f107 0316 	add.w	r3, r7, #22
 8013112:	461a      	mov	r2, r3
 8013114:	2150      	movs	r1, #80	@ 0x50
 8013116:	68f8      	ldr	r0, [r7, #12]
 8013118:	f001 f8f3 	bl	8014302 <VL53L0X_RdByte>
 801311c:	4603      	mov	r3, r0
 801311e:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 8013120:	e00b      	b.n	801313a <VL53L0X_get_vcsel_pulse_period+0x4a>
  case VL53L0X_VCSEL_PERIOD_FINAL_RANGE:
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_FINAL_RANGE_CONFIG_VCSEL_PERIOD,
 8013122:	f107 0316 	add.w	r3, r7, #22
 8013126:	461a      	mov	r2, r3
 8013128:	2170      	movs	r1, #112	@ 0x70
 801312a:	68f8      	ldr	r0, [r7, #12]
 801312c:	f001 f8e9 	bl	8014302 <VL53L0X_RdByte>
 8013130:	4603      	mov	r3, r0
 8013132:	75fb      	strb	r3, [r7, #23]
                            &vcsel_period_reg);
    break;
 8013134:	e001      	b.n	801313a <VL53L0X_get_vcsel_pulse_period+0x4a>
  default:
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 8013136:	23fc      	movs	r3, #252	@ 0xfc
 8013138:	75fb      	strb	r3, [r7, #23]
  }

  if (Status == VL53L0X_ERROR_NONE)
 801313a:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801313e:	2b00      	cmp	r3, #0
 8013140:	d107      	bne.n	8013152 <VL53L0X_get_vcsel_pulse_period+0x62>
    *pVCSELPulsePeriodPCLK = VL53L0X_decode_vcsel_period(vcsel_period_reg);
 8013142:	7dbb      	ldrb	r3, [r7, #22]
 8013144:	4618      	mov	r0, r3
 8013146:	f7fe fff6 	bl	8012136 <VL53L0X_decode_vcsel_period>
 801314a:	4603      	mov	r3, r0
 801314c:	461a      	mov	r2, r3
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	701a      	strb	r2, [r3, #0]

  return Status;
 8013152:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8013156:	4618      	mov	r0, r3
 8013158:	3718      	adds	r7, #24
 801315a:	46bd      	mov	sp, r7
 801315c:	bd80      	pop	{r7, pc}

0801315e <VL53L0X_set_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_set_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t MeasurementTimingBudgetMicroSeconds) {
 801315e:	b580      	push	{r7, lr}
 8013160:	b092      	sub	sp, #72	@ 0x48
 8013162:	af00      	add	r7, sp, #0
 8013164:	6078      	str	r0, [r7, #4]
 8013166:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013168:	2300      	movs	r3, #0
 801316a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t FinalRangeTimingBudgetMicroSeconds;
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 801316e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8013172:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1320;
 8013174:	f44f 63a5 	mov.w	r3, #1320	@ 0x528
 8013178:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t EndOverheadMicroSeconds = 960;
 801317a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 801317e:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t MsrcOverheadMicroSeconds = 660;
 8013180:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8013184:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t TccOverheadMicroSeconds = 590;
 8013186:	f240 234e 	movw	r3, #590	@ 0x24e
 801318a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t DssOverheadMicroSeconds = 690;
 801318c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8013190:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t PreRangeOverheadMicroSeconds = 660;
 8013192:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8013196:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 8013198:	f240 2326 	movw	r3, #550	@ 0x226
 801319c:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 801319e:	2300      	movs	r3, #0
 80131a0:	60fb      	str	r3, [r7, #12]
  uint32_t cMinTimingBudgetMicroSeconds = 20000;
 80131a2:	f644 6320 	movw	r3, #20000	@ 0x4e20
 80131a6:	623b      	str	r3, [r7, #32]
  uint32_t SubTimeout = 0;
 80131a8:	2300      	movs	r3, #0
 80131aa:	61fb      	str	r3, [r7, #28]

  if (MeasurementTimingBudgetMicroSeconds < cMinTimingBudgetMicroSeconds) {
 80131ac:	683a      	ldr	r2, [r7, #0]
 80131ae:	6a3b      	ldr	r3, [r7, #32]
 80131b0:	429a      	cmp	r2, r3
 80131b2:	d205      	bcs.n	80131c0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x62>
    Status = VL53L0X_ERROR_INVALID_PARAMS;
 80131b4:	23fc      	movs	r3, #252	@ 0xfc
 80131b6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    return Status;
 80131ba:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80131be:	e0aa      	b.n	8013316 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  FinalRangeTimingBudgetMicroSeconds =
      MeasurementTimingBudgetMicroSeconds -
      (StartOverheadMicroSeconds + EndOverheadMicroSeconds);
 80131c0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80131c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80131c4:	4413      	add	r3, r2
  FinalRangeTimingBudgetMicroSeconds =
 80131c6:	683a      	ldr	r2, [r7, #0]
 80131c8:	1ad3      	subs	r3, r2, r3
 80131ca:	643b      	str	r3, [r7, #64]	@ 0x40

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 80131cc:	f107 0314 	add.w	r3, r7, #20
 80131d0:	4619      	mov	r1, r3
 80131d2:	6878      	ldr	r0, [r7, #4]
 80131d4:	f7fd f98e 	bl	80104f4 <VL53L0X_GetSequenceStepEnables>
 80131d8:	4603      	mov	r3, r0
 80131da:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

  if (Status == VL53L0X_ERROR_NONE &&
 80131de:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80131e2:	2b00      	cmp	r3, #0
 80131e4:	d15b      	bne.n	801329e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 80131e6:	7d3b      	ldrb	r3, [r7, #20]
  if (Status == VL53L0X_ERROR_NONE &&
 80131e8:	2b00      	cmp	r3, #0
 80131ea:	d105      	bne.n	80131f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 80131ec:	7d7b      	ldrb	r3, [r7, #21]
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	d102      	bne.n	80131f8 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x9a>
       SchedulerSequenceSteps.DssOn)) {
 80131f2:	7dbb      	ldrb	r3, [r7, #22]
      (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 80131f4:	2b00      	cmp	r3, #0
 80131f6:	d052      	beq.n	801329e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>

    /* TCC, MSRC and DSS all share the same timeout */
    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 80131f8:	f107 0310 	add.w	r3, r7, #16
 80131fc:	461a      	mov	r2, r3
 80131fe:	2102      	movs	r1, #2
 8013200:	6878      	ldr	r0, [r7, #4]
 8013202:	f7ff fda1 	bl	8012d48 <get_sequence_step_timeout>
 8013206:	4603      	mov	r3, r0
 8013208:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &MsrcDccTccTimeoutMicroSeconds);

    /* Subtract the TCC, MSRC and DSS timeouts if they are
     * enabled. */

    if (Status != VL53L0X_ERROR_NONE)
 801320c:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8013210:	2b00      	cmp	r3, #0
 8013212:	d002      	beq.n	801321a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xbc>
      return Status;
 8013214:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8013218:	e07d      	b.n	8013316 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>

    /* TCC */
    if (SchedulerSequenceSteps.TccOn) {
 801321a:	7d3b      	ldrb	r3, [r7, #20]
 801321c:	2b00      	cmp	r3, #0
 801321e:	d00f      	beq.n	8013240 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>

      SubTimeout = MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 8013220:	693b      	ldr	r3, [r7, #16]
 8013222:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8013224:	4413      	add	r3, r2
 8013226:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8013228:	69fa      	ldr	r2, [r7, #28]
 801322a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801322c:	429a      	cmp	r2, r3
 801322e:	d204      	bcs.n	801323a <VL53L0X_set_measurement_timing_budget_micro_seconds+0xdc>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8013230:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013232:	69fb      	ldr	r3, [r7, #28]
 8013234:	1ad3      	subs	r3, r2, r3
 8013236:	643b      	str	r3, [r7, #64]	@ 0x40
 8013238:	e002      	b.n	8013240 <VL53L0X_set_measurement_timing_budget_micro_seconds+0xe2>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 801323a:	23fc      	movs	r3, #252	@ 0xfc
 801323c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }

    if (Status != VL53L0X_ERROR_NONE) {
 8013240:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 8013244:	2b00      	cmp	r3, #0
 8013246:	d002      	beq.n	801324e <VL53L0X_set_measurement_timing_budget_micro_seconds+0xf0>

      return Status;
 8013248:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 801324c:	e063      	b.n	8013316 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
    }

    /* DSS */
    if (SchedulerSequenceSteps.DssOn) {
 801324e:	7dbb      	ldrb	r3, [r7, #22]
 8013250:	2b00      	cmp	r3, #0
 8013252:	d011      	beq.n	8013278 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x11a>

      SubTimeout =
          2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 8013254:	693a      	ldr	r2, [r7, #16]
 8013256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013258:	4413      	add	r3, r2
      SubTimeout =
 801325a:	005b      	lsls	r3, r3, #1
 801325c:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 801325e:	69fa      	ldr	r2, [r7, #28]
 8013260:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013262:	429a      	cmp	r2, r3
 8013264:	d204      	bcs.n	8013270 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x112>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 8013266:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013268:	69fb      	ldr	r3, [r7, #28]
 801326a:	1ad3      	subs	r3, r2, r3
 801326c:	643b      	str	r3, [r7, #64]	@ 0x40
 801326e:	e016      	b.n	801329e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8013270:	23fc      	movs	r3, #252	@ 0xfc
 8013272:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8013276:	e012      	b.n	801329e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      }
    } else if (SchedulerSequenceSteps.MsrcOn) {
 8013278:	7d7b      	ldrb	r3, [r7, #21]
 801327a:	2b00      	cmp	r3, #0
 801327c:	d00f      	beq.n	801329e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      /* MSRC */
      SubTimeout = MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 801327e:	693b      	ldr	r3, [r7, #16]
 8013280:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013282:	4413      	add	r3, r2
 8013284:	61fb      	str	r3, [r7, #28]

      if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 8013286:	69fa      	ldr	r2, [r7, #28]
 8013288:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 801328a:	429a      	cmp	r2, r3
 801328c:	d204      	bcs.n	8013298 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x13a>
        FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 801328e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8013290:	69fb      	ldr	r3, [r7, #28]
 8013292:	1ad3      	subs	r3, r2, r3
 8013294:	643b      	str	r3, [r7, #64]	@ 0x40
 8013296:	e002      	b.n	801329e <VL53L0X_set_measurement_timing_budget_micro_seconds+0x140>
      } else {
        /* Requested timeout too big. */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 8013298:	23fc      	movs	r3, #252	@ 0xfc
 801329a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  if (Status != VL53L0X_ERROR_NONE) {
 801329e:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80132a2:	2b00      	cmp	r3, #0
 80132a4:	d002      	beq.n	80132ac <VL53L0X_set_measurement_timing_budget_micro_seconds+0x14e>

    return Status;
 80132a6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80132aa:	e034      	b.n	8013316 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b8>
  }

  if (SchedulerSequenceSteps.PreRangeOn) {
 80132ac:	7dfb      	ldrb	r3, [r7, #23]
 80132ae:	2b00      	cmp	r3, #0
 80132b0:	d019      	beq.n	80132e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>

    /* Subtract the Pre-range timeout if enabled. */

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 80132b2:	f107 030c 	add.w	r3, r7, #12
 80132b6:	461a      	mov	r2, r3
 80132b8:	2103      	movs	r1, #3
 80132ba:	6878      	ldr	r0, [r7, #4]
 80132bc:	f7ff fd44 	bl	8012d48 <get_sequence_step_timeout>
 80132c0:	4603      	mov	r3, r0
 80132c2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       &PreRangeTimeoutMicroSeconds);

    SubTimeout = PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 80132c6:	68fb      	ldr	r3, [r7, #12]
 80132c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80132ca:	4413      	add	r3, r2
 80132cc:	61fb      	str	r3, [r7, #28]

    if (SubTimeout < FinalRangeTimingBudgetMicroSeconds) {
 80132ce:	69fa      	ldr	r2, [r7, #28]
 80132d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80132d2:	429a      	cmp	r2, r3
 80132d4:	d204      	bcs.n	80132e0 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x182>
      FinalRangeTimingBudgetMicroSeconds -= SubTimeout;
 80132d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80132d8:	69fb      	ldr	r3, [r7, #28]
 80132da:	1ad3      	subs	r3, r2, r3
 80132dc:	643b      	str	r3, [r7, #64]	@ 0x40
 80132de:	e002      	b.n	80132e6 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x188>
    } else {
      /* Requested timeout too big. */
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 80132e0:	23fc      	movs	r3, #252	@ 0xfc
 80132e2:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
  }

  if (Status == VL53L0X_ERROR_NONE && SchedulerSequenceSteps.FinalRangeOn) {
 80132e6:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
 80132ea:	2b00      	cmp	r3, #0
 80132ec:	d111      	bne.n	8013312 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>
 80132ee:	7e3b      	ldrb	r3, [r7, #24]
 80132f0:	2b00      	cmp	r3, #0
 80132f2:	d00e      	beq.n	8013312 <VL53L0X_set_measurement_timing_budget_micro_seconds+0x1b4>

    FinalRangeTimingBudgetMicroSeconds -= FinalRangeOverheadMicroSeconds;
 80132f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80132f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80132f8:	1ad3      	subs	r3, r2, r3
 80132fa:	643b      	str	r3, [r7, #64]	@ 0x40
     * budget and the sum of all other timeouts within the sequence.
     * If there is no room for the final range timeout, then an error
     * will be set. Otherwise the remaining time will be applied to
     * the final range.
     */
    Status = set_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 80132fc:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80132fe:	2104      	movs	r1, #4
 8013300:	6878      	ldr	r0, [r7, #4]
 8013302:	f7ff fe01 	bl	8012f08 <set_sequence_step_timeout>
 8013306:	4603      	mov	r3, r0
 8013308:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
                                       FinalRangeTimingBudgetMicroSeconds);

    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	683a      	ldr	r2, [r7, #0]
 8013310:	615a      	str	r2, [r3, #20]
                              MeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8013312:	f997 3047 	ldrsb.w	r3, [r7, #71]	@ 0x47
}
 8013316:	4618      	mov	r0, r3
 8013318:	3748      	adds	r7, #72	@ 0x48
 801331a:	46bd      	mov	sp, r7
 801331c:	bd80      	pop	{r7, pc}

0801331e <VL53L0X_get_measurement_timing_budget_micro_seconds>:

VL53L0X_Error VL53L0X_get_measurement_timing_budget_micro_seconds(
    VL53L0X_DEV Dev, uint32_t *pMeasurementTimingBudgetMicroSeconds) {
 801331e:	b580      	push	{r7, lr}
 8013320:	b090      	sub	sp, #64	@ 0x40
 8013322:	af00      	add	r7, sp, #0
 8013324:	6078      	str	r0, [r7, #4]
 8013326:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013328:	2300      	movs	r3, #0
 801332a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  VL53L0X_SchedulerSequenceSteps_t SchedulerSequenceSteps;
  uint32_t FinalRangeTimeoutMicroSeconds;
  uint32_t MsrcDccTccTimeoutMicroSeconds = 2000;
 801332e:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8013332:	613b      	str	r3, [r7, #16]
  uint32_t StartOverheadMicroSeconds = 1910;
 8013334:	f240 7376 	movw	r3, #1910	@ 0x776
 8013338:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t EndOverheadMicroSeconds = 960;
 801333a:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 801333e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t MsrcOverheadMicroSeconds = 660;
 8013340:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8013344:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t TccOverheadMicroSeconds = 590;
 8013346:	f240 234e 	movw	r3, #590	@ 0x24e
 801334a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t DssOverheadMicroSeconds = 690;
 801334c:	f240 23b2 	movw	r3, #690	@ 0x2b2
 8013350:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t PreRangeOverheadMicroSeconds = 660;
 8013352:	f44f 7325 	mov.w	r3, #660	@ 0x294
 8013356:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t FinalRangeOverheadMicroSeconds = 550;
 8013358:	f240 2326 	movw	r3, #550	@ 0x226
 801335c:	623b      	str	r3, [r7, #32]
  uint32_t PreRangeTimeoutMicroSeconds = 0;
 801335e:	2300      	movs	r3, #0
 8013360:	60fb      	str	r3, [r7, #12]

  /* Start and end overhead times always present */
  *pMeasurementTimingBudgetMicroSeconds =
      StartOverheadMicroSeconds + EndOverheadMicroSeconds;
 8013362:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013364:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013366:	441a      	add	r2, r3
  *pMeasurementTimingBudgetMicroSeconds =
 8013368:	683b      	ldr	r3, [r7, #0]
 801336a:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetSequenceStepEnables(Dev, &SchedulerSequenceSteps);
 801336c:	f107 0318 	add.w	r3, r7, #24
 8013370:	4619      	mov	r1, r3
 8013372:	6878      	ldr	r0, [r7, #4]
 8013374:	f7fd f8be 	bl	80104f4 <VL53L0X_GetSequenceStepEnables>
 8013378:	4603      	mov	r3, r0
 801337a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status != VL53L0X_ERROR_NONE) {
 801337e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013382:	2b00      	cmp	r3, #0
 8013384:	d002      	beq.n	801338c <VL53L0X_get_measurement_timing_budget_micro_seconds+0x6e>

    return Status;
 8013386:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801338a:	e075      	b.n	8013478 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x15a>
  }

  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 801338c:	7e3b      	ldrb	r3, [r7, #24]
 801338e:	2b00      	cmp	r3, #0
 8013390:	d105      	bne.n	801339e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
 8013392:	7e7b      	ldrb	r3, [r7, #25]
 8013394:	2b00      	cmp	r3, #0
 8013396:	d102      	bne.n	801339e <VL53L0X_get_measurement_timing_budget_micro_seconds+0x80>
      SchedulerSequenceSteps.DssOn) {
 8013398:	7ebb      	ldrb	r3, [r7, #26]
  if (SchedulerSequenceSteps.TccOn || SchedulerSequenceSteps.MsrcOn ||
 801339a:	2b00      	cmp	r3, #0
 801339c:	d030      	beq.n	8013400 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>

    Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_MSRC,
 801339e:	f107 0310 	add.w	r3, r7, #16
 80133a2:	461a      	mov	r2, r3
 80133a4:	2102      	movs	r1, #2
 80133a6:	6878      	ldr	r0, [r7, #4]
 80133a8:	f7ff fcce 	bl	8012d48 <get_sequence_step_timeout>
 80133ac:	4603      	mov	r3, r0
 80133ae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                       &MsrcDccTccTimeoutMicroSeconds);

    if (Status == VL53L0X_ERROR_NONE) {
 80133b2:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 80133b6:	2b00      	cmp	r3, #0
 80133b8:	d122      	bne.n	8013400 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      if (SchedulerSequenceSteps.TccOn) {
 80133ba:	7e3b      	ldrb	r3, [r7, #24]
 80133bc:	2b00      	cmp	r3, #0
 80133be:	d007      	beq.n	80133d0 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xb2>
        *pMeasurementTimingBudgetMicroSeconds +=
 80133c0:	683b      	ldr	r3, [r7, #0]
 80133c2:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + TccOverheadMicroSeconds;
 80133c4:	6939      	ldr	r1, [r7, #16]
 80133c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80133c8:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 80133ca:	441a      	add	r2, r3
 80133cc:	683b      	ldr	r3, [r7, #0]
 80133ce:	601a      	str	r2, [r3, #0]
      }

      if (SchedulerSequenceSteps.DssOn) {
 80133d0:	7ebb      	ldrb	r3, [r7, #26]
 80133d2:	2b00      	cmp	r3, #0
 80133d4:	d009      	beq.n	80133ea <VL53L0X_get_measurement_timing_budget_micro_seconds+0xcc>
        *pMeasurementTimingBudgetMicroSeconds +=
 80133d6:	683b      	ldr	r3, [r7, #0]
 80133d8:	681a      	ldr	r2, [r3, #0]
            2 * (MsrcDccTccTimeoutMicroSeconds + DssOverheadMicroSeconds);
 80133da:	6939      	ldr	r1, [r7, #16]
 80133dc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80133de:	440b      	add	r3, r1
 80133e0:	005b      	lsls	r3, r3, #1
        *pMeasurementTimingBudgetMicroSeconds +=
 80133e2:	441a      	add	r2, r3
 80133e4:	683b      	ldr	r3, [r7, #0]
 80133e6:	601a      	str	r2, [r3, #0]
 80133e8:	e00a      	b.n	8013400 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
      } else if (SchedulerSequenceSteps.MsrcOn) {
 80133ea:	7e7b      	ldrb	r3, [r7, #25]
 80133ec:	2b00      	cmp	r3, #0
 80133ee:	d007      	beq.n	8013400 <VL53L0X_get_measurement_timing_budget_micro_seconds+0xe2>
        *pMeasurementTimingBudgetMicroSeconds +=
 80133f0:	683b      	ldr	r3, [r7, #0]
 80133f2:	681a      	ldr	r2, [r3, #0]
            MsrcDccTccTimeoutMicroSeconds + MsrcOverheadMicroSeconds;
 80133f4:	6939      	ldr	r1, [r7, #16]
 80133f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80133f8:	440b      	add	r3, r1
        *pMeasurementTimingBudgetMicroSeconds +=
 80133fa:	441a      	add	r2, r3
 80133fc:	683b      	ldr	r3, [r7, #0]
 80133fe:	601a      	str	r2, [r3, #0]
      }
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013400:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013404:	2b00      	cmp	r3, #0
 8013406:	d114      	bne.n	8013432 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
    if (SchedulerSequenceSteps.PreRangeOn) {
 8013408:	7efb      	ldrb	r3, [r7, #27]
 801340a:	2b00      	cmp	r3, #0
 801340c:	d011      	beq.n	8013432 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x114>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_PRE_RANGE,
 801340e:	f107 030c 	add.w	r3, r7, #12
 8013412:	461a      	mov	r2, r3
 8013414:	2103      	movs	r1, #3
 8013416:	6878      	ldr	r0, [r7, #4]
 8013418:	f7ff fc96 	bl	8012d48 <get_sequence_step_timeout>
 801341c:	4603      	mov	r3, r0
 801341e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &PreRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 8013422:	683b      	ldr	r3, [r7, #0]
 8013424:	681a      	ldr	r2, [r3, #0]
          PreRangeTimeoutMicroSeconds + PreRangeOverheadMicroSeconds;
 8013426:	68f9      	ldr	r1, [r7, #12]
 8013428:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801342a:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 801342c:	441a      	add	r2, r3
 801342e:	683b      	ldr	r3, [r7, #0]
 8013430:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013432:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013436:	2b00      	cmp	r3, #0
 8013438:	d114      	bne.n	8013464 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
    if (SchedulerSequenceSteps.FinalRangeOn) {
 801343a:	7f3b      	ldrb	r3, [r7, #28]
 801343c:	2b00      	cmp	r3, #0
 801343e:	d011      	beq.n	8013464 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x146>
      Status = get_sequence_step_timeout(Dev, VL53L0X_SEQUENCESTEP_FINAL_RANGE,
 8013440:	f107 0314 	add.w	r3, r7, #20
 8013444:	461a      	mov	r2, r3
 8013446:	2104      	movs	r1, #4
 8013448:	6878      	ldr	r0, [r7, #4]
 801344a:	f7ff fc7d 	bl	8012d48 <get_sequence_step_timeout>
 801344e:	4603      	mov	r3, r0
 8013450:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &FinalRangeTimeoutMicroSeconds);
      *pMeasurementTimingBudgetMicroSeconds +=
 8013454:	683b      	ldr	r3, [r7, #0]
 8013456:	681a      	ldr	r2, [r3, #0]
          (FinalRangeTimeoutMicroSeconds + FinalRangeOverheadMicroSeconds);
 8013458:	6979      	ldr	r1, [r7, #20]
 801345a:	6a3b      	ldr	r3, [r7, #32]
 801345c:	440b      	add	r3, r1
      *pMeasurementTimingBudgetMicroSeconds +=
 801345e:	441a      	add	r2, r3
 8013460:	683b      	ldr	r3, [r7, #0]
 8013462:	601a      	str	r2, [r3, #0]
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013464:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013468:	2b00      	cmp	r3, #0
 801346a:	d103      	bne.n	8013474 <VL53L0X_get_measurement_timing_budget_micro_seconds+0x156>
    VL53L0X_SETPARAMETERFIELD(Dev, MeasurementTimingBudgetMicroSeconds,
 801346c:	683b      	ldr	r3, [r7, #0]
 801346e:	681a      	ldr	r2, [r3, #0]
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	615a      	str	r2, [r3, #20]
                              *pMeasurementTimingBudgetMicroSeconds);
  }

  return Status;
 8013474:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 8013478:	4618      	mov	r0, r3
 801347a:	3740      	adds	r7, #64	@ 0x40
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}

08013480 <VL53L0X_load_tuning_settings>:

VL53L0X_Error VL53L0X_load_tuning_settings(VL53L0X_DEV Dev,
                                           uint8_t *pTuningSettingBuffer) {
 8013480:	b580      	push	{r7, lr}
 8013482:	b088      	sub	sp, #32
 8013484:	af00      	add	r7, sp, #0
 8013486:	6078      	str	r0, [r7, #4]
 8013488:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801348a:	2300      	movs	r3, #0
 801348c:	77fb      	strb	r3, [r7, #31]
  uint8_t NumberOfWrites;
  uint8_t Address;
  uint8_t localBuffer[4]; /* max */
  uint16_t Temp16;

  Index = 0;
 801348e:	2300      	movs	r3, #0
 8013490:	617b      	str	r3, [r7, #20]

  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8013492:	e0c6      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>
         (Status == VL53L0X_ERROR_NONE)) {
    NumberOfWrites = *(pTuningSettingBuffer + Index);
 8013494:	697b      	ldr	r3, [r7, #20]
 8013496:	683a      	ldr	r2, [r7, #0]
 8013498:	4413      	add	r3, r2
 801349a:	781b      	ldrb	r3, [r3, #0]
 801349c:	74fb      	strb	r3, [r7, #19]
    Index++;
 801349e:	697b      	ldr	r3, [r7, #20]
 80134a0:	3301      	adds	r3, #1
 80134a2:	617b      	str	r3, [r7, #20]
    if (NumberOfWrites == 0xFF) {
 80134a4:	7cfb      	ldrb	r3, [r7, #19]
 80134a6:	2bff      	cmp	r3, #255	@ 0xff
 80134a8:	f040 808d 	bne.w	80135c6 <VL53L0X_load_tuning_settings+0x146>
      /* internal parameters */
      SelectParam = *(pTuningSettingBuffer + Index);
 80134ac:	697b      	ldr	r3, [r7, #20]
 80134ae:	683a      	ldr	r2, [r7, #0]
 80134b0:	4413      	add	r3, r2
 80134b2:	781b      	ldrb	r3, [r3, #0]
 80134b4:	747b      	strb	r3, [r7, #17]
      Index++;
 80134b6:	697b      	ldr	r3, [r7, #20]
 80134b8:	3301      	adds	r3, #1
 80134ba:	617b      	str	r3, [r7, #20]
      switch (SelectParam) {
 80134bc:	7c7b      	ldrb	r3, [r7, #17]
 80134be:	2b03      	cmp	r3, #3
 80134c0:	d87e      	bhi.n	80135c0 <VL53L0X_load_tuning_settings+0x140>
 80134c2:	a201      	add	r2, pc, #4	@ (adr r2, 80134c8 <VL53L0X_load_tuning_settings+0x48>)
 80134c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80134c8:	080134d9 	.word	0x080134d9
 80134cc:	08013513 	.word	0x08013513
 80134d0:	0801354d 	.word	0x0801354d
 80134d4:	08013587 	.word	0x08013587
      case 0: /* uint16_t SigmaEstRefArray -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 80134d8:	697b      	ldr	r3, [r7, #20]
 80134da:	683a      	ldr	r2, [r7, #0]
 80134dc:	4413      	add	r3, r2
 80134de:	781b      	ldrb	r3, [r3, #0]
 80134e0:	743b      	strb	r3, [r7, #16]
        Index++;
 80134e2:	697b      	ldr	r3, [r7, #20]
 80134e4:	3301      	adds	r3, #1
 80134e6:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 80134e8:	697b      	ldr	r3, [r7, #20]
 80134ea:	683a      	ldr	r2, [r7, #0]
 80134ec:	4413      	add	r3, r2
 80134ee:	781b      	ldrb	r3, [r3, #0]
 80134f0:	73fb      	strb	r3, [r7, #15]
        Index++;
 80134f2:	697b      	ldr	r3, [r7, #20]
 80134f4:	3301      	adds	r3, #1
 80134f6:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80134f8:	7c3b      	ldrb	r3, [r7, #16]
 80134fa:	b29b      	uxth	r3, r3
 80134fc:	021b      	lsls	r3, r3, #8
 80134fe:	b29a      	uxth	r2, r3
 8013500:	7bfb      	ldrb	r3, [r7, #15]
 8013502:	b29b      	uxth	r3, r3
 8013504:	4413      	add	r3, r2
 8013506:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstRefArray, Temp16);
 8013508:	687b      	ldr	r3, [r7, #4]
 801350a:	89ba      	ldrh	r2, [r7, #12]
 801350c:	f8a3 2134 	strh.w	r2, [r3, #308]	@ 0x134
        break;
 8013510:	e087      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>
      case 1: /* uint16_t SigmaEstEffPulseWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8013512:	697b      	ldr	r3, [r7, #20]
 8013514:	683a      	ldr	r2, [r7, #0]
 8013516:	4413      	add	r3, r2
 8013518:	781b      	ldrb	r3, [r3, #0]
 801351a:	743b      	strb	r3, [r7, #16]
        Index++;
 801351c:	697b      	ldr	r3, [r7, #20]
 801351e:	3301      	adds	r3, #1
 8013520:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8013522:	697b      	ldr	r3, [r7, #20]
 8013524:	683a      	ldr	r2, [r7, #0]
 8013526:	4413      	add	r3, r2
 8013528:	781b      	ldrb	r3, [r3, #0]
 801352a:	73fb      	strb	r3, [r7, #15]
        Index++;
 801352c:	697b      	ldr	r3, [r7, #20]
 801352e:	3301      	adds	r3, #1
 8013530:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 8013532:	7c3b      	ldrb	r3, [r7, #16]
 8013534:	b29b      	uxth	r3, r3
 8013536:	021b      	lsls	r3, r3, #8
 8013538:	b29a      	uxth	r2, r3
 801353a:	7bfb      	ldrb	r3, [r7, #15]
 801353c:	b29b      	uxth	r3, r3
 801353e:	4413      	add	r3, r2
 8013540:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffPulseWidth, Temp16);
 8013542:	687b      	ldr	r3, [r7, #4]
 8013544:	89ba      	ldrh	r2, [r7, #12]
 8013546:	f8a3 2136 	strh.w	r2, [r3, #310]	@ 0x136
        break;
 801354a:	e06a      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>
      case 2: /* uint16_t SigmaEstEffAmbWidth -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 801354c:	697b      	ldr	r3, [r7, #20]
 801354e:	683a      	ldr	r2, [r7, #0]
 8013550:	4413      	add	r3, r2
 8013552:	781b      	ldrb	r3, [r3, #0]
 8013554:	743b      	strb	r3, [r7, #16]
        Index++;
 8013556:	697b      	ldr	r3, [r7, #20]
 8013558:	3301      	adds	r3, #1
 801355a:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 801355c:	697b      	ldr	r3, [r7, #20]
 801355e:	683a      	ldr	r2, [r7, #0]
 8013560:	4413      	add	r3, r2
 8013562:	781b      	ldrb	r3, [r3, #0]
 8013564:	73fb      	strb	r3, [r7, #15]
        Index++;
 8013566:	697b      	ldr	r3, [r7, #20]
 8013568:	3301      	adds	r3, #1
 801356a:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 801356c:	7c3b      	ldrb	r3, [r7, #16]
 801356e:	b29b      	uxth	r3, r3
 8013570:	021b      	lsls	r3, r3, #8
 8013572:	b29a      	uxth	r2, r3
 8013574:	7bfb      	ldrb	r3, [r7, #15]
 8013576:	b29b      	uxth	r3, r3
 8013578:	4413      	add	r3, r2
 801357a:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, SigmaEstEffAmbWidth, Temp16);
 801357c:	687b      	ldr	r3, [r7, #4]
 801357e:	89ba      	ldrh	r2, [r7, #12]
 8013580:	f8a3 2138 	strh.w	r2, [r3, #312]	@ 0x138
        break;
 8013584:	e04d      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>
      case 3: /* uint16_t targetRefRate -> 2 bytes */
        msb = *(pTuningSettingBuffer + Index);
 8013586:	697b      	ldr	r3, [r7, #20]
 8013588:	683a      	ldr	r2, [r7, #0]
 801358a:	4413      	add	r3, r2
 801358c:	781b      	ldrb	r3, [r3, #0]
 801358e:	743b      	strb	r3, [r7, #16]
        Index++;
 8013590:	697b      	ldr	r3, [r7, #20]
 8013592:	3301      	adds	r3, #1
 8013594:	617b      	str	r3, [r7, #20]
        lsb = *(pTuningSettingBuffer + Index);
 8013596:	697b      	ldr	r3, [r7, #20]
 8013598:	683a      	ldr	r2, [r7, #0]
 801359a:	4413      	add	r3, r2
 801359c:	781b      	ldrb	r3, [r3, #0]
 801359e:	73fb      	strb	r3, [r7, #15]
        Index++;
 80135a0:	697b      	ldr	r3, [r7, #20]
 80135a2:	3301      	adds	r3, #1
 80135a4:	617b      	str	r3, [r7, #20]
        Temp16 = VL53L0X_MAKEUINT16(lsb, msb);
 80135a6:	7c3b      	ldrb	r3, [r7, #16]
 80135a8:	b29b      	uxth	r3, r3
 80135aa:	021b      	lsls	r3, r3, #8
 80135ac:	b29a      	uxth	r2, r3
 80135ae:	7bfb      	ldrb	r3, [r7, #15]
 80135b0:	b29b      	uxth	r3, r3
 80135b2:	4413      	add	r3, r2
 80135b4:	81bb      	strh	r3, [r7, #12]
        PALDevDataSet(Dev, targetRefRate, Temp16);
 80135b6:	687b      	ldr	r3, [r7, #4]
 80135b8:	89ba      	ldrh	r2, [r7, #12]
 80135ba:	f8a3 213a 	strh.w	r2, [r3, #314]	@ 0x13a
        break;
 80135be:	e030      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>
      default: /* invalid parameter */
        Status = VL53L0X_ERROR_INVALID_PARAMS;
 80135c0:	23fc      	movs	r3, #252	@ 0xfc
 80135c2:	77fb      	strb	r3, [r7, #31]
 80135c4:	e02d      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>
      }

    } else if (NumberOfWrites <= 4) {
 80135c6:	7cfb      	ldrb	r3, [r7, #19]
 80135c8:	2b04      	cmp	r3, #4
 80135ca:	d828      	bhi.n	801361e <VL53L0X_load_tuning_settings+0x19e>
      Address = *(pTuningSettingBuffer + Index);
 80135cc:	697b      	ldr	r3, [r7, #20]
 80135ce:	683a      	ldr	r2, [r7, #0]
 80135d0:	4413      	add	r3, r2
 80135d2:	781b      	ldrb	r3, [r3, #0]
 80135d4:	74bb      	strb	r3, [r7, #18]
      Index++;
 80135d6:	697b      	ldr	r3, [r7, #20]
 80135d8:	3301      	adds	r3, #1
 80135da:	617b      	str	r3, [r7, #20]

      for (i = 0; i < NumberOfWrites; i++) {
 80135dc:	2300      	movs	r3, #0
 80135de:	61bb      	str	r3, [r7, #24]
 80135e0:	e00f      	b.n	8013602 <VL53L0X_load_tuning_settings+0x182>
        localBuffer[i] = *(pTuningSettingBuffer + Index);
 80135e2:	697b      	ldr	r3, [r7, #20]
 80135e4:	683a      	ldr	r2, [r7, #0]
 80135e6:	4413      	add	r3, r2
 80135e8:	7819      	ldrb	r1, [r3, #0]
 80135ea:	f107 0208 	add.w	r2, r7, #8
 80135ee:	69bb      	ldr	r3, [r7, #24]
 80135f0:	4413      	add	r3, r2
 80135f2:	460a      	mov	r2, r1
 80135f4:	701a      	strb	r2, [r3, #0]
        Index++;
 80135f6:	697b      	ldr	r3, [r7, #20]
 80135f8:	3301      	adds	r3, #1
 80135fa:	617b      	str	r3, [r7, #20]
      for (i = 0; i < NumberOfWrites; i++) {
 80135fc:	69bb      	ldr	r3, [r7, #24]
 80135fe:	3301      	adds	r3, #1
 8013600:	61bb      	str	r3, [r7, #24]
 8013602:	7cfb      	ldrb	r3, [r7, #19]
 8013604:	69ba      	ldr	r2, [r7, #24]
 8013606:	429a      	cmp	r2, r3
 8013608:	dbeb      	blt.n	80135e2 <VL53L0X_load_tuning_settings+0x162>
      }

      Status = VL53L0X_WriteMulti(Dev, Address, localBuffer, NumberOfWrites);
 801360a:	7cfb      	ldrb	r3, [r7, #19]
 801360c:	f107 0208 	add.w	r2, r7, #8
 8013610:	7cb9      	ldrb	r1, [r7, #18]
 8013612:	6878      	ldr	r0, [r7, #4]
 8013614:	f000 fea2 	bl	801435c <VL53L0X_WriteMulti>
 8013618:	4603      	mov	r3, r0
 801361a:	77fb      	strb	r3, [r7, #31]
 801361c:	e001      	b.n	8013622 <VL53L0X_load_tuning_settings+0x1a2>

    } else {
      Status = VL53L0X_ERROR_INVALID_PARAMS;
 801361e:	23fc      	movs	r3, #252	@ 0xfc
 8013620:	77fb      	strb	r3, [r7, #31]
  while ((*(pTuningSettingBuffer + Index) != 0) &&
 8013622:	697b      	ldr	r3, [r7, #20]
 8013624:	683a      	ldr	r2, [r7, #0]
 8013626:	4413      	add	r3, r2
 8013628:	781b      	ldrb	r3, [r3, #0]
 801362a:	2b00      	cmp	r3, #0
 801362c:	d004      	beq.n	8013638 <VL53L0X_load_tuning_settings+0x1b8>
 801362e:	f997 301f 	ldrsb.w	r3, [r7, #31]
 8013632:	2b00      	cmp	r3, #0
 8013634:	f43f af2e 	beq.w	8013494 <VL53L0X_load_tuning_settings+0x14>
    }
  }

  return Status;
 8013638:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801363c:	4618      	mov	r0, r3
 801363e:	3720      	adds	r7, #32
 8013640:	46bd      	mov	sp, r7
 8013642:	bd80      	pop	{r7, pc}

08013644 <VL53L0X_get_total_xtalk_rate>:

VL53L0X_Error VL53L0X_get_total_xtalk_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_xtalk_rate_mcps) {
 8013644:	b580      	push	{r7, lr}
 8013646:	b088      	sub	sp, #32
 8013648:	af00      	add	r7, sp, #0
 801364a:	60f8      	str	r0, [r7, #12]
 801364c:	60b9      	str	r1, [r7, #8]
 801364e:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013650:	2300      	movs	r3, #0
 8013652:	77fb      	strb	r3, [r7, #31]

  uint8_t xtalkCompEnable;
  FixPoint1616_t totalXtalkMegaCps;
  FixPoint1616_t xtalkPerSpadMegaCps;

  *ptotal_xtalk_rate_mcps = 0;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	2200      	movs	r2, #0
 8013658:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_GetXTalkCompensationEnable(Dev, &xtalkCompEnable);
 801365a:	f107 0313 	add.w	r3, r7, #19
 801365e:	4619      	mov	r1, r3
 8013660:	68f8      	ldr	r0, [r7, #12]
 8013662:	f7fd f813 	bl	801068c <VL53L0X_GetXTalkCompensationEnable>
 8013666:	4603      	mov	r3, r0
 8013668:	77fb      	strb	r3, [r7, #31]
  if (Status == VL53L0X_ERROR_NONE) {
 801366a:	f997 301f 	ldrsb.w	r3, [r7, #31]
 801366e:	2b00      	cmp	r3, #0
 8013670:	d111      	bne.n	8013696 <VL53L0X_get_total_xtalk_rate+0x52>

    if (xtalkCompEnable) {
 8013672:	7cfb      	ldrb	r3, [r7, #19]
 8013674:	2b00      	cmp	r3, #0
 8013676:	d00e      	beq.n	8013696 <VL53L0X_get_total_xtalk_rate+0x52>

      VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8013678:	68fb      	ldr	r3, [r7, #12]
 801367a:	6a1b      	ldr	r3, [r3, #32]
 801367c:	61bb      	str	r3, [r7, #24]
                                xtalkPerSpadMegaCps);

      /* FixPoint1616 * FixPoint 8:8 = FixPoint0824 */
      totalXtalkMegaCps =
          pRangingMeasurementData->EffectiveSpadRtnCount * xtalkPerSpadMegaCps;
 801367e:	68bb      	ldr	r3, [r7, #8]
 8013680:	8a9b      	ldrh	r3, [r3, #20]
 8013682:	461a      	mov	r2, r3
      totalXtalkMegaCps =
 8013684:	69bb      	ldr	r3, [r7, #24]
 8013686:	fb02 f303 	mul.w	r3, r2, r3
 801368a:	617b      	str	r3, [r7, #20]

      /* FixPoint0824 >> 8 = FixPoint1616 */
      *ptotal_xtalk_rate_mcps = (totalXtalkMegaCps + 0x80) >> 8;
 801368c:	697b      	ldr	r3, [r7, #20]
 801368e:	3380      	adds	r3, #128	@ 0x80
 8013690:	0a1a      	lsrs	r2, r3, #8
 8013692:	687b      	ldr	r3, [r7, #4]
 8013694:	601a      	str	r2, [r3, #0]
    }
  }

  return Status;
 8013696:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 801369a:	4618      	mov	r0, r3
 801369c:	3720      	adds	r7, #32
 801369e:	46bd      	mov	sp, r7
 80136a0:	bd80      	pop	{r7, pc}

080136a2 <VL53L0X_get_total_signal_rate>:

VL53L0X_Error VL53L0X_get_total_signal_rate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *ptotal_signal_rate_mcps) {
 80136a2:	b580      	push	{r7, lr}
 80136a4:	b086      	sub	sp, #24
 80136a6:	af00      	add	r7, sp, #0
 80136a8:	60f8      	str	r0, [r7, #12]
 80136aa:	60b9      	str	r1, [r7, #8]
 80136ac:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80136ae:	2300      	movs	r3, #0
 80136b0:	75fb      	strb	r3, [r7, #23]
  FixPoint1616_t totalXtalkMegaCps;

  *ptotal_signal_rate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 80136b2:	68bb      	ldr	r3, [r7, #8]
 80136b4:	68da      	ldr	r2, [r3, #12]
 80136b6:	687b      	ldr	r3, [r7, #4]
 80136b8:	601a      	str	r2, [r3, #0]

  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 80136ba:	f107 0310 	add.w	r3, r7, #16
 80136be:	461a      	mov	r2, r3
 80136c0:	68b9      	ldr	r1, [r7, #8]
 80136c2:	68f8      	ldr	r0, [r7, #12]
 80136c4:	f7ff ffbe 	bl	8013644 <VL53L0X_get_total_xtalk_rate>
 80136c8:	4603      	mov	r3, r0
 80136ca:	75fb      	strb	r3, [r7, #23]
                                        &totalXtalkMegaCps);

  if (Status == VL53L0X_ERROR_NONE)
 80136cc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d105      	bne.n	80136e0 <VL53L0X_get_total_signal_rate+0x3e>
    *ptotal_signal_rate_mcps += totalXtalkMegaCps;
 80136d4:	687b      	ldr	r3, [r7, #4]
 80136d6:	681a      	ldr	r2, [r3, #0]
 80136d8:	693b      	ldr	r3, [r7, #16]
 80136da:	441a      	add	r2, r3
 80136dc:	687b      	ldr	r3, [r7, #4]
 80136de:	601a      	str	r2, [r3, #0]

  return Status;
 80136e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80136e4:	4618      	mov	r0, r3
 80136e6:	3718      	adds	r7, #24
 80136e8:	46bd      	mov	sp, r7
 80136ea:	bd80      	pop	{r7, pc}

080136ec <VL53L0X_calc_dmax>:
                                FixPoint1616_t totalSignalRate_mcps,
                                FixPoint1616_t totalCorrSignalRate_mcps,
                                FixPoint1616_t pwMult, uint32_t sigmaEstimateP1,
                                FixPoint1616_t sigmaEstimateP2,
                                uint32_t peakVcselDuration_us,
                                uint32_t *pdmax_mm) {
 80136ec:	b580      	push	{r7, lr}
 80136ee:	b09a      	sub	sp, #104	@ 0x68
 80136f0:	af00      	add	r7, sp, #0
 80136f2:	60f8      	str	r0, [r7, #12]
 80136f4:	60b9      	str	r1, [r7, #8]
 80136f6:	607a      	str	r2, [r7, #4]
 80136f8:	603b      	str	r3, [r7, #0]
  const uint32_t cSigmaLimit = 18;
 80136fa:	2312      	movs	r3, #18
 80136fc:	657b      	str	r3, [r7, #84]	@ 0x54
  const FixPoint1616_t cSignalLimit = 0x4000;     /* 0.25 */
 80136fe:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8013702:	653b      	str	r3, [r7, #80]	@ 0x50
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8013704:	2342      	movs	r3, #66	@ 0x42
 8013706:	64fb      	str	r3, [r7, #76]	@ 0x4c
  const uint32_t cAmbEffWidthSigmaEst_ns = 6;
 8013708:	2306      	movs	r3, #6
 801370a:	64bb      	str	r3, [r7, #72]	@ 0x48
  const uint32_t cAmbEffWidthDMax_ns = 7;
 801370c:	2307      	movs	r3, #7
 801370e:	647b      	str	r3, [r7, #68]	@ 0x44
  FixPoint1616_t dmaxAmbient;
  FixPoint1616_t dmaxDarkTmp;
  FixPoint1616_t sigmaEstP2Tmp;
  uint32_t signalRateTemp_mcps;

  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013710:	2300      	movs	r3, #0
 8013712:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  dmaxCalRange_mm = PALDevDataGet(Dev, DmaxCalRangeMilliMeter);
 8013716:	68fb      	ldr	r3, [r7, #12]
 8013718:	f8b3 3150 	ldrh.w	r3, [r3, #336]	@ 0x150
 801371c:	b29b      	uxth	r3, r3
 801371e:	63fb      	str	r3, [r7, #60]	@ 0x3c

  dmaxCalSignalRateRtn_mcps = PALDevDataGet(Dev, DmaxCalSignalRateRtnMegaCps);
 8013720:	68fb      	ldr	r3, [r7, #12]
 8013722:	f8d3 3154 	ldr.w	r3, [r3, #340]	@ 0x154
 8013726:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* uint32 * FixPoint1616 = FixPoint1616 */
  SignalAt0mm = dmaxCalRange_mm * dmaxCalSignalRateRtn_mcps;
 8013728:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 801372a:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 801372c:	fb02 f303 	mul.w	r3, r2, r3
 8013730:	637b      	str	r3, [r7, #52]	@ 0x34

  /* FixPoint1616 >> 8 = FixPoint2408 */
  SignalAt0mm = (SignalAt0mm + 0x80) >> 8;
 8013732:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013734:	3380      	adds	r3, #128	@ 0x80
 8013736:	0a1b      	lsrs	r3, r3, #8
 8013738:	637b      	str	r3, [r7, #52]	@ 0x34
  SignalAt0mm *= dmaxCalRange_mm;
 801373a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801373c:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 801373e:	fb02 f303 	mul.w	r3, r2, r3
 8013742:	637b      	str	r3, [r7, #52]	@ 0x34

  minSignalNeeded_p1 = 0;
 8013744:	2300      	movs	r3, #0
 8013746:	667b      	str	r3, [r7, #100]	@ 0x64
  if (totalCorrSignalRate_mcps > 0) {
 8013748:	687b      	ldr	r3, [r7, #4]
 801374a:	2b00      	cmp	r3, #0
 801374c:	d01a      	beq.n	8013784 <VL53L0X_calc_dmax+0x98>

    /* Shift by 10 bits to increase resolution prior to the
     * division */
    signalRateTemp_mcps = totalSignalRate_mcps << 10;
 801374e:	68bb      	ldr	r3, [r7, #8]
 8013750:	029b      	lsls	r3, r3, #10
 8013752:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Add rounding value prior to division */
    minSignalNeeded_p1 = signalRateTemp_mcps + (totalCorrSignalRate_mcps / 2);
 8013754:	687b      	ldr	r3, [r7, #4]
 8013756:	085b      	lsrs	r3, r3, #1
 8013758:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 801375a:	4413      	add	r3, r2
 801375c:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint0626/FixPoint1616 = FixPoint2210 */
    minSignalNeeded_p1 /= totalCorrSignalRate_mcps;
 801375e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013760:	687b      	ldr	r3, [r7, #4]
 8013762:	fbb2 f3f3 	udiv	r3, r2, r3
 8013766:	667b      	str	r3, [r7, #100]	@ 0x64

    /* Apply a factored version of the speed of light.
     Correction to be applied at the end */
    minSignalNeeded_p1 *= 3;
 8013768:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 801376a:	4613      	mov	r3, r2
 801376c:	005b      	lsls	r3, r3, #1
 801376e:	4413      	add	r3, r2
 8013770:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint2210 * FixPoint2210 = FixPoint1220 */
    minSignalNeeded_p1 *= minSignalNeeded_p1;
 8013772:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8013774:	fb03 f303 	mul.w	r3, r3, r3
 8013778:	667b      	str	r3, [r7, #100]	@ 0x64

    /* FixPoint1220 >> 16 = FixPoint2804 */
    minSignalNeeded_p1 = (minSignalNeeded_p1 + 0x8000) >> 16;
 801377a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 801377c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013780:	0c1b      	lsrs	r3, r3, #16
 8013782:	667b      	str	r3, [r7, #100]	@ 0x64
  }

  minSignalNeeded_p2 = pwMult * sigmaEstimateP1;
 8013784:	683b      	ldr	r3, [r7, #0]
 8013786:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 8013788:	fb02 f303 	mul.w	r3, r2, r3
 801378c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* FixPoint1616 >> 16 =	 uint32 */
  minSignalNeeded_p2 = (minSignalNeeded_p2 + 0x8000) >> 16;
 801378e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013790:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013794:	0c1b      	lsrs	r3, r3, #16
 8013796:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* uint32 * uint32	=  uint32 */
  minSignalNeeded_p2 *= minSignalNeeded_p2;
 8013798:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801379a:	fb03 f303 	mul.w	r3, r3, r3
 801379e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Check sigmaEstimateP2
   * If this value is too high there is not enough signal rate
   * to calculate dmax value so set a suitable value to ensure
   * a very small dmax.
   */
  sigmaEstP2Tmp = (sigmaEstimateP2 + 0x8000) >> 16;
 80137a0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80137a2:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80137a6:	0c1b      	lsrs	r3, r3, #16
 80137a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp =
      (sigmaEstP2Tmp + cAmbEffWidthSigmaEst_ns / 2) / cAmbEffWidthSigmaEst_ns;
 80137aa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80137ac:	085a      	lsrs	r2, r3, #1
 80137ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137b0:	441a      	add	r2, r3
  sigmaEstP2Tmp =
 80137b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80137b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80137b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sigmaEstP2Tmp *= cAmbEffWidthDMax_ns;
 80137ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137bc:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80137be:	fb02 f303 	mul.w	r3, r2, r3
 80137c2:	62bb      	str	r3, [r7, #40]	@ 0x28

  if (sigmaEstP2Tmp > 0xffff) {
 80137c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80137c6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80137ca:	d302      	bcc.n	80137d2 <VL53L0X_calc_dmax+0xe6>
    minSignalNeeded_p3 = 0xfff00000;
 80137cc:	4b53      	ldr	r3, [pc, #332]	@ (801391c <VL53L0X_calc_dmax+0x230>)
 80137ce:	663b      	str	r3, [r7, #96]	@ 0x60
 80137d0:	e015      	b.n	80137fe <VL53L0X_calc_dmax+0x112>

    /* DMAX uses a different ambient width from sigma, so apply
     * correction.
     * Perform division before multiplication to prevent overflow.
     */
    sigmaEstimateP2 = (sigmaEstimateP2 + cAmbEffWidthSigmaEst_ns / 2) /
 80137d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80137d4:	085a      	lsrs	r2, r3, #1
 80137d6:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80137d8:	441a      	add	r2, r3
 80137da:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80137dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80137e0:	677b      	str	r3, [r7, #116]	@ 0x74
                      cAmbEffWidthSigmaEst_ns;
    sigmaEstimateP2 *= cAmbEffWidthDMax_ns;
 80137e2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80137e4:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80137e6:	fb02 f303 	mul.w	r3, r2, r3
 80137ea:	677b      	str	r3, [r7, #116]	@ 0x74

    /* FixPoint1616 >> 16 = uint32 */
    minSignalNeeded_p3 = (sigmaEstimateP2 + 0x8000) >> 16;
 80137ec:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80137ee:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80137f2:	0c1b      	lsrs	r3, r3, #16
 80137f4:	663b      	str	r3, [r7, #96]	@ 0x60

    minSignalNeeded_p3 *= minSignalNeeded_p3;
 80137f6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80137f8:	fb03 f303 	mul.w	r3, r3, r3
 80137fc:	663b      	str	r3, [r7, #96]	@ 0x60
  }

  /* FixPoint1814 / uint32 = FixPoint1814 */
  sigmaLimitTmp = ((cSigmaLimit << 14) + 500) / 1000;
 80137fe:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013800:	039b      	lsls	r3, r3, #14
 8013802:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8013806:	4a46      	ldr	r2, [pc, #280]	@ (8013920 <VL53L0X_calc_dmax+0x234>)
 8013808:	fba2 2303 	umull	r2, r3, r2, r3
 801380c:	099b      	lsrs	r3, r3, #6
 801380e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1814 * FixPoint1814 = FixPoint3628 := FixPoint0428 */
  sigmaLimitTmp *= sigmaLimitTmp;
 8013810:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013812:	fb03 f303 	mul.w	r3, r3, r3
 8013816:	627b      	str	r3, [r7, #36]	@ 0x24

  /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
  sigmaEstSqTmp = cSigmaEstRef * cSigmaEstRef;
 8013818:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 801381a:	fb03 f303 	mul.w	r3, r3, r3
 801381e:	623b      	str	r3, [r7, #32]

  /* FixPoint3232 >> 4 = FixPoint0428 */
  sigmaEstSqTmp = (sigmaEstSqTmp + 0x08) >> 4;
 8013820:	6a3b      	ldr	r3, [r7, #32]
 8013822:	3308      	adds	r3, #8
 8013824:	091b      	lsrs	r3, r3, #4
 8013826:	623b      	str	r3, [r7, #32]

  /* FixPoint0428 - FixPoint0428	= FixPoint0428 */
  sigmaLimitTmp -= sigmaEstSqTmp;
 8013828:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 801382a:	6a3b      	ldr	r3, [r7, #32]
 801382c:	1ad3      	subs	r3, r2, r3
 801382e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* uint32_t * FixPoint0428 = FixPoint0428 */
  minSignalNeeded_p4 = 4 * 12 * sigmaLimitTmp;
 8013830:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013832:	4613      	mov	r3, r2
 8013834:	005b      	lsls	r3, r3, #1
 8013836:	4413      	add	r3, r2
 8013838:	011b      	lsls	r3, r3, #4
 801383a:	61fb      	str	r3, [r7, #28]

  /* FixPoint0428 >> 14 = FixPoint1814 */
  minSignalNeeded_p4 = (minSignalNeeded_p4 + 0x2000) >> 14;
 801383c:	69fb      	ldr	r3, [r7, #28]
 801383e:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8013842:	0b9b      	lsrs	r3, r3, #14
 8013844:	61fb      	str	r3, [r7, #28]

  /* uint32 + uint32 = uint32 */
  minSignalNeeded = (minSignalNeeded_p2 + minSignalNeeded_p3);
 8013846:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013848:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 801384a:	4413      	add	r3, r2
 801384c:	61bb      	str	r3, [r7, #24]

  /* uint32 / uint32 = uint32 */
  minSignalNeeded += (peakVcselDuration_us / 2);
 801384e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013850:	085b      	lsrs	r3, r3, #1
 8013852:	69ba      	ldr	r2, [r7, #24]
 8013854:	4413      	add	r3, r2
 8013856:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= peakVcselDuration_us;
 8013858:	69ba      	ldr	r2, [r7, #24]
 801385a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801385c:	fbb2 f3f3 	udiv	r3, r2, r3
 8013860:	61bb      	str	r3, [r7, #24]

  /* uint32 << 14 = FixPoint1814 */
  minSignalNeeded <<= 14;
 8013862:	69bb      	ldr	r3, [r7, #24]
 8013864:	039b      	lsls	r3, r3, #14
 8013866:	61bb      	str	r3, [r7, #24]

  /* FixPoint1814 / FixPoint1814 = uint32 */
  minSignalNeeded += (minSignalNeeded_p4 / 2);
 8013868:	69fb      	ldr	r3, [r7, #28]
 801386a:	085b      	lsrs	r3, r3, #1
 801386c:	69ba      	ldr	r2, [r7, #24]
 801386e:	4413      	add	r3, r2
 8013870:	61bb      	str	r3, [r7, #24]
  minSignalNeeded /= minSignalNeeded_p4;
 8013872:	69ba      	ldr	r2, [r7, #24]
 8013874:	69fb      	ldr	r3, [r7, #28]
 8013876:	fbb2 f3f3 	udiv	r3, r2, r3
 801387a:	61bb      	str	r3, [r7, #24]

  /* FixPoint3200 * FixPoint2804 := FixPoint2804*/
  minSignalNeeded *= minSignalNeeded_p1;
 801387c:	69bb      	ldr	r3, [r7, #24]
 801387e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013880:	fb02 f303 	mul.w	r3, r2, r3
 8013884:	61bb      	str	r3, [r7, #24]
   * and 10E-22 on the denominator.
   * We do this because 32bit fix point calculation can't
   * handle the larger and smaller elements of this equation,
   * i.e. speed of light and pulse widths.
   */
  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 8013886:	69bb      	ldr	r3, [r7, #24]
 8013888:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 801388c:	4a24      	ldr	r2, [pc, #144]	@ (8013920 <VL53L0X_calc_dmax+0x234>)
 801388e:	fba2 2303 	umull	r2, r3, r2, r3
 8013892:	099b      	lsrs	r3, r3, #6
 8013894:	61bb      	str	r3, [r7, #24]
  minSignalNeeded <<= 4;
 8013896:	69bb      	ldr	r3, [r7, #24]
 8013898:	011b      	lsls	r3, r3, #4
 801389a:	61bb      	str	r3, [r7, #24]

  minSignalNeeded = (minSignalNeeded + 500) / 1000;
 801389c:	69bb      	ldr	r3, [r7, #24]
 801389e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 80138a2:	4a1f      	ldr	r2, [pc, #124]	@ (8013920 <VL53L0X_calc_dmax+0x234>)
 80138a4:	fba2 2303 	umull	r2, r3, r2, r3
 80138a8:	099b      	lsrs	r3, r3, #6
 80138aa:	61bb      	str	r3, [r7, #24]

  /* FixPoint1616 >> 8 = FixPoint2408 */
  signalLimitTmp = (cSignalLimit + 0x80) >> 8;
 80138ac:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80138ae:	3380      	adds	r3, #128	@ 0x80
 80138b0:	0a1b      	lsrs	r3, r3, #8
 80138b2:	617b      	str	r3, [r7, #20]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (signalLimitTmp != 0)
 80138b4:	697b      	ldr	r3, [r7, #20]
 80138b6:	2b00      	cmp	r3, #0
 80138b8:	d008      	beq.n	80138cc <VL53L0X_calc_dmax+0x1e0>
    dmaxDarkTmp = (SignalAt0mm + (signalLimitTmp / 2)) / signalLimitTmp;
 80138ba:	697b      	ldr	r3, [r7, #20]
 80138bc:	085a      	lsrs	r2, r3, #1
 80138be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138c0:	441a      	add	r2, r3
 80138c2:	697b      	ldr	r3, [r7, #20]
 80138c4:	fbb2 f3f3 	udiv	r3, r2, r3
 80138c8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80138ca:	e001      	b.n	80138d0 <VL53L0X_calc_dmax+0x1e4>
  else
    dmaxDarkTmp = 0;
 80138cc:	2300      	movs	r3, #0
 80138ce:	65bb      	str	r3, [r7, #88]	@ 0x58

  dmaxDark = VL53L0X_isqrt(dmaxDarkTmp);
 80138d0:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 80138d2:	f7fe fc43 	bl	801215c <VL53L0X_isqrt>
 80138d6:	6138      	str	r0, [r7, #16]

  /* FixPoint2408/FixPoint2408 = uint32 */
  if (minSignalNeeded != 0)
 80138d8:	69bb      	ldr	r3, [r7, #24]
 80138da:	2b00      	cmp	r3, #0
 80138dc:	d008      	beq.n	80138f0 <VL53L0X_calc_dmax+0x204>
    dmaxAmbient = (SignalAt0mm + minSignalNeeded / 2) / minSignalNeeded;
 80138de:	69bb      	ldr	r3, [r7, #24]
 80138e0:	085a      	lsrs	r2, r3, #1
 80138e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80138e4:	441a      	add	r2, r3
 80138e6:	69bb      	ldr	r3, [r7, #24]
 80138e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80138ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80138ee:	e001      	b.n	80138f4 <VL53L0X_calc_dmax+0x208>
  else
    dmaxAmbient = 0;
 80138f0:	2300      	movs	r3, #0
 80138f2:	65fb      	str	r3, [r7, #92]	@ 0x5c

  dmaxAmbient = VL53L0X_isqrt(dmaxAmbient);
 80138f4:	6df8      	ldr	r0, [r7, #92]	@ 0x5c
 80138f6:	f7fe fc31 	bl	801215c <VL53L0X_isqrt>
 80138fa:	65f8      	str	r0, [r7, #92]	@ 0x5c

  *pdmax_mm = dmaxDark;
 80138fc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80138fe:	693a      	ldr	r2, [r7, #16]
 8013900:	601a      	str	r2, [r3, #0]
  if (dmaxDark > dmaxAmbient)
 8013902:	693a      	ldr	r2, [r7, #16]
 8013904:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8013906:	429a      	cmp	r2, r3
 8013908:	d902      	bls.n	8013910 <VL53L0X_calc_dmax+0x224>
    *pdmax_mm = dmaxAmbient;
 801390a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 801390c:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 801390e:	601a      	str	r2, [r3, #0]

  return Status;
 8013910:	f997 3043 	ldrsb.w	r3, [r7, #67]	@ 0x43
}
 8013914:	4618      	mov	r0, r3
 8013916:	3768      	adds	r7, #104	@ 0x68
 8013918:	46bd      	mov	sp, r7
 801391a:	bd80      	pop	{r7, pc}
 801391c:	fff00000 	.word	0xfff00000
 8013920:	10624dd3 	.word	0x10624dd3

08013924 <VL53L0X_calc_sigma_estimate>:

VL53L0X_Error VL53L0X_calc_sigma_estimate(
    VL53L0X_DEV Dev, VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    FixPoint1616_t *pSigmaEstimate, uint32_t *pDmax_mm) {
 8013924:	b580      	push	{r7, lr}
 8013926:	b0b2      	sub	sp, #200	@ 0xc8
 8013928:	af04      	add	r7, sp, #16
 801392a:	60f8      	str	r0, [r7, #12]
 801392c:	60b9      	str	r1, [r7, #8]
 801392e:	607a      	str	r2, [r7, #4]
 8013930:	603b      	str	r3, [r7, #0]
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cPulseEffectiveWidth_centi_ns = 800;
 8013932:	f44f 7348 	mov.w	r3, #800	@ 0x320
 8013936:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  /* Expressed in 100ths of a ns, i.e. centi-ns */
  const uint32_t cAmbientEffectiveWidth_centi_ns = 600;
 801393a:	f44f 7316 	mov.w	r3, #600	@ 0x258
 801393e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  const FixPoint1616_t cSigmaEstRef = 0x00000042; /* 0.001 */
 8013942:	2342      	movs	r3, #66	@ 0x42
 8013944:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  const uint32_t cVcselPulseWidth_ps = 4700;      /* pico secs */
 8013948:	f241 235c 	movw	r3, #4700	@ 0x125c
 801394c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  const FixPoint1616_t cSigmaEstMax = 0x028F87AE;
 8013950:	4b6b      	ldr	r3, [pc, #428]	@ (8013b00 <VL53L0X_calc_sigma_estimate+0x1dc>)
 8013952:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  const FixPoint1616_t cSigmaEstRtnMax = 0xF000;
 8013956:	f44f 4370 	mov.w	r3, #61440	@ 0xf000
 801395a:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
  const FixPoint1616_t cAmbToSignalRatioMax =
 801395e:	f04f 4270 	mov.w	r2, #4026531840	@ 0xf0000000
 8013962:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8013966:	fbb2 f3f3 	udiv	r3, r2, r3
 801396a:	67fb      	str	r3, [r7, #124]	@ 0x7c
      0xF0000000 / cAmbientEffectiveWidth_centi_ns;
  /* Time Of Flight per mm (6.6 pico secs) */
  const FixPoint1616_t cTOF_per_mm_ps = 0x0006999A;
 801396c:	4b65      	ldr	r3, [pc, #404]	@ (8013b04 <VL53L0X_calc_sigma_estimate+0x1e0>)
 801396e:	67bb      	str	r3, [r7, #120]	@ 0x78
  const uint32_t c16BitRoundingParam = 0x00008000;
 8013970:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8013974:	677b      	str	r3, [r7, #116]	@ 0x74
  const FixPoint1616_t cMaxXTalk_kcps = 0x00320000;
 8013976:	f44f 1348 	mov.w	r3, #3276800	@ 0x320000
 801397a:	673b      	str	r3, [r7, #112]	@ 0x70
  const uint32_t cPllPeriod_ps = 1655;
 801397c:	f240 6377 	movw	r3, #1655	@ 0x677
 8013980:	66fb      	str	r3, [r7, #108]	@ 0x6c
  FixPoint1616_t xTalkCorrection;
  FixPoint1616_t ambientRate_kcps;
  FixPoint1616_t peakSignalRate_kcps;
  FixPoint1616_t xTalkCompRate_mcps;
  uint32_t xTalkCompRate_kcps;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013982:	2300      	movs	r3, #0
 8013984:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
   *	- SigmaEstRefArray
   *	- SigmaEstEffPulseWidth
   *	- SigmaEstEffAmbWidth
   */

  VL53L0X_GETPARAMETERFIELD(Dev, XTalkCompensationRateMegaCps,
 8013988:	68fb      	ldr	r3, [r7, #12]
 801398a:	6a1b      	ldr	r3, [r3, #32]
 801398c:	617b      	str	r3, [r7, #20]
   * We work in kcps rather than mcps as this helps keep within the
   * confines of the 32 Fix1616 type.
   */

  ambientRate_kcps =
      (pRangingMeasurementData->AmbientRateRtnMegaCps * 1000) >> 16;
 801398e:	68bb      	ldr	r3, [r7, #8]
 8013990:	691b      	ldr	r3, [r3, #16]
 8013992:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013996:	fb02 f303 	mul.w	r3, r2, r3
  ambientRate_kcps =
 801399a:	0c1b      	lsrs	r3, r3, #16
 801399c:	66bb      	str	r3, [r7, #104]	@ 0x68

  correctedSignalRate_mcps = pRangingMeasurementData->SignalRateRtnMegaCps;
 801399e:	68bb      	ldr	r3, [r7, #8]
 80139a0:	68db      	ldr	r3, [r3, #12]
 80139a2:	667b      	str	r3, [r7, #100]	@ 0x64

  Status = VL53L0X_get_total_signal_rate(Dev, pRangingMeasurementData,
 80139a4:	f107 0310 	add.w	r3, r7, #16
 80139a8:	461a      	mov	r2, r3
 80139aa:	68b9      	ldr	r1, [r7, #8]
 80139ac:	68f8      	ldr	r0, [r7, #12]
 80139ae:	f7ff fe78 	bl	80136a2 <VL53L0X_get_total_signal_rate>
 80139b2:	4603      	mov	r3, r0
 80139b4:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                         &totalSignalRate_mcps);
  Status = VL53L0X_get_total_xtalk_rate(Dev, pRangingMeasurementData,
 80139b8:	f107 0314 	add.w	r3, r7, #20
 80139bc:	461a      	mov	r2, r3
 80139be:	68b9      	ldr	r1, [r7, #8]
 80139c0:	68f8      	ldr	r0, [r7, #12]
 80139c2:	f7ff fe3f 	bl	8013644 <VL53L0X_get_total_xtalk_rate>
 80139c6:	4603      	mov	r3, r0
 80139c8:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
                                        &xTalkCompRate_mcps);

  /* Signal rate measurement provided by device is the
   * peak signal rate, not average.
   */
  peakSignalRate_kcps = (totalSignalRate_mcps * 1000);
 80139cc:	693b      	ldr	r3, [r7, #16]
 80139ce:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80139d2:	fb02 f303 	mul.w	r3, r2, r3
 80139d6:	663b      	str	r3, [r7, #96]	@ 0x60
  peakSignalRate_kcps = (peakSignalRate_kcps + 0x8000) >> 16;
 80139d8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80139da:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 80139de:	0c1b      	lsrs	r3, r3, #16
 80139e0:	663b      	str	r3, [r7, #96]	@ 0x60

  xTalkCompRate_kcps = xTalkCompRate_mcps * 1000;
 80139e2:	697b      	ldr	r3, [r7, #20]
 80139e4:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80139e8:	fb02 f303 	mul.w	r3, r2, r3
 80139ec:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (xTalkCompRate_kcps > cMaxXTalk_kcps)
 80139f0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 80139f4:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80139f6:	429a      	cmp	r2, r3
 80139f8:	d902      	bls.n	8013a00 <VL53L0X_calc_sigma_estimate+0xdc>
    xTalkCompRate_kcps = cMaxXTalk_kcps;
 80139fa:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80139fc:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4

  if (Status == VL53L0X_ERROR_NONE) {
 8013a00:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8013a04:	2b00      	cmp	r3, #0
 8013a06:	d164      	bne.n	8013ad2 <VL53L0X_calc_sigma_estimate+0x1ae>

    /* Calculate final range macro periods */
    finalRangeTimeoutMicroSecs =
 8013a08:	68fb      	ldr	r3, [r7, #12]
 8013a0a:	f8d3 30dc 	ldr.w	r3, [r3, #220]	@ 0xdc
 8013a0e:	65fb      	str	r3, [r7, #92]	@ 0x5c
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeTimeoutMicroSecs);

    finalRangeVcselPCLKS =
 8013a10:	68fb      	ldr	r3, [r7, #12]
 8013a12:	f893 30e0 	ldrb.w	r3, [r3, #224]	@ 0xe0
 8013a16:	f887 305b 	strb.w	r3, [r7, #91]	@ 0x5b
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, FinalRangeVcselPulsePeriod);

    finalRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8013a1a:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8013a1e:	461a      	mov	r2, r3
 8013a20:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 8013a22:	68f8      	ldr	r0, [r7, #12]
 8013a24:	f7ff f93a 	bl	8012c9c <VL53L0X_calc_timeout_mclks>
 8013a28:	6578      	str	r0, [r7, #84]	@ 0x54
        Dev, finalRangeTimeoutMicroSecs, finalRangeVcselPCLKS);

    /* Calculate pre-range macro periods */
    preRangeTimeoutMicroSecs =
 8013a2a:	68fb      	ldr	r3, [r7, #12]
 8013a2c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8013a30:	653b      	str	r3, [r7, #80]	@ 0x50
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeTimeoutMicroSecs);

    preRangeVcselPCLKS =
 8013a32:	68fb      	ldr	r3, [r7, #12]
 8013a34:	f893 30e8 	ldrb.w	r3, [r3, #232]	@ 0xe8
 8013a38:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
        VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, PreRangeVcselPulsePeriod);

    preRangeMacroPCLKS = VL53L0X_calc_timeout_mclks(
 8013a3c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8013a40:	461a      	mov	r2, r3
 8013a42:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 8013a44:	68f8      	ldr	r0, [r7, #12]
 8013a46:	f7ff f929 	bl	8012c9c <VL53L0X_calc_timeout_mclks>
 8013a4a:	64b8      	str	r0, [r7, #72]	@ 0x48
        Dev, preRangeTimeoutMicroSecs, preRangeVcselPCLKS);

    vcselWidth = 3;
 8013a4c:	2303      	movs	r3, #3
 8013a4e:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    if (finalRangeVcselPCLKS == 8)
 8013a52:	f897 305b 	ldrb.w	r3, [r7, #91]	@ 0x5b
 8013a56:	2b08      	cmp	r3, #8
 8013a58:	d102      	bne.n	8013a60 <VL53L0X_calc_sigma_estimate+0x13c>
      vcselWidth = 2;
 8013a5a:	2302      	movs	r3, #2
 8013a5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c

    peakVcselDuration_us =
        vcselWidth * 2048 * (preRangeMacroPCLKS + finalRangeMacroPCLKS);
 8013a60:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8013a62:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8013a64:	4413      	add	r3, r2
 8013a66:	f8d7 209c 	ldr.w	r2, [r7, #156]	@ 0x9c
 8013a6a:	fb02 f303 	mul.w	r3, r2, r3
    peakVcselDuration_us =
 8013a6e:	02db      	lsls	r3, r3, #11
 8013a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8013a74:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a78:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8013a7c:	4a22      	ldr	r2, [pc, #136]	@ (8013b08 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8013a7e:	fba2 2303 	umull	r2, r3, r2, r3
 8013a82:	099b      	lsrs	r3, r3, #6
 8013a84:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us *= cPllPeriod_ps;
 8013a88:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a8c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8013a8e:	fb02 f303 	mul.w	r3, r2, r3
 8013a92:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    peakVcselDuration_us = (peakVcselDuration_us + 500) / 1000;
 8013a96:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013a9a:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
 8013a9e:	4a1a      	ldr	r2, [pc, #104]	@ (8013b08 <VL53L0X_calc_sigma_estimate+0x1e4>)
 8013aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8013aa4:	099b      	lsrs	r3, r3, #6
 8013aa6:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98

    /* Fix1616 >> 8 = Fix2408 */
    totalSignalRate_mcps = (totalSignalRate_mcps + 0x80) >> 8;
 8013aaa:	693b      	ldr	r3, [r7, #16]
 8013aac:	3380      	adds	r3, #128	@ 0x80
 8013aae:	0a1b      	lsrs	r3, r3, #8
 8013ab0:	613b      	str	r3, [r7, #16]

    /* Fix2408 * uint32 = Fix2408 */
    vcselTotalEventsRtn = totalSignalRate_mcps * peakVcselDuration_us;
 8013ab2:	693a      	ldr	r2, [r7, #16]
 8013ab4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013ab8:	fb02 f303 	mul.w	r3, r2, r3
 8013abc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 >> 8 = uint32 */
    vcselTotalEventsRtn = (vcselTotalEventsRtn + 0x80) >> 8;
 8013ac0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013ac4:	3380      	adds	r3, #128	@ 0x80
 8013ac6:	0a1b      	lsrs	r3, r3, #8
 8013ac8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

    /* Fix2408 << 8 = Fix1616 = */
    totalSignalRate_mcps <<= 8;
 8013acc:	693b      	ldr	r3, [r7, #16]
 8013ace:	021b      	lsls	r3, r3, #8
 8013ad0:	613b      	str	r3, [r7, #16]
  }

  if (Status != VL53L0X_ERROR_NONE) {
 8013ad2:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8013ad6:	2b00      	cmp	r3, #0
 8013ad8:	d002      	beq.n	8013ae0 <VL53L0X_calc_sigma_estimate+0x1bc>

    return Status;
 8013ada:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
 8013ade:	e127      	b.n	8013d30 <VL53L0X_calc_sigma_estimate+0x40c>
  }

  if (peakSignalRate_kcps == 0) {
 8013ae0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013ae2:	2b00      	cmp	r3, #0
 8013ae4:	d112      	bne.n	8013b0c <VL53L0X_calc_sigma_estimate+0x1e8>
    *pSigmaEstimate = cSigmaEstMax;
 8013ae6:	687b      	ldr	r3, [r7, #4]
 8013ae8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013aec:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, cSigmaEstMax);
 8013aee:	68fb      	ldr	r3, [r7, #12]
 8013af0:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 8013af4:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    *pDmax_mm = 0;
 8013af8:	683b      	ldr	r3, [r7, #0]
 8013afa:	2200      	movs	r2, #0
 8013afc:	601a      	str	r2, [r3, #0]
 8013afe:	e115      	b.n	8013d2c <VL53L0X_calc_sigma_estimate+0x408>
 8013b00:	028f87ae 	.word	0x028f87ae
 8013b04:	0006999a 	.word	0x0006999a
 8013b08:	10624dd3 	.word	0x10624dd3
  } else {
    if (vcselTotalEventsRtn < 1)
 8013b0c:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013b10:	2b00      	cmp	r3, #0
 8013b12:	d102      	bne.n	8013b1a <VL53L0X_calc_sigma_estimate+0x1f6>
      vcselTotalEventsRtn = 1;
 8013b14:	2301      	movs	r3, #1
 8013b16:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
     * deltaT_ps represents the time of flight in pico secs for the
     * current range measurement, using the "TOF per mm" constant
     * (in ps).
     */

    sigmaEstimateP1 = cPulseEffectiveWidth_centi_ns;
 8013b1a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8013b1e:	647b      	str	r3, [r7, #68]	@ 0x44

    /* ((FixPoint1616 << 16)* uint32)/uint32 = FixPoint1616 */
    sigmaEstimateP2 = (ambientRate_kcps << 16) / peakSignalRate_kcps;
 8013b20:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8013b22:	041a      	lsls	r2, r3, #16
 8013b24:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b26:	fbb2 f3f3 	udiv	r3, r2, r3
 8013b2a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    if (sigmaEstimateP2 > cAmbToSignalRatioMax) {
 8013b2e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8013b32:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b34:	429a      	cmp	r2, r3
 8013b36:	d902      	bls.n	8013b3e <VL53L0X_calc_sigma_estimate+0x21a>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstimateP2 = cAmbToSignalRatioMax;
 8013b38:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8013b3a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    }
    sigmaEstimateP2 *= cAmbientEffectiveWidth_centi_ns;
 8013b3e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013b42:	f8d7 2090 	ldr.w	r2, [r7, #144]	@ 0x90
 8013b46:	fb02 f303 	mul.w	r3, r2, r3
 8013b4a:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0

    sigmaEstimateP3 = 2 * VL53L0X_isqrt(vcselTotalEventsRtn * 12);
 8013b4e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8013b52:	4613      	mov	r3, r2
 8013b54:	005b      	lsls	r3, r3, #1
 8013b56:	4413      	add	r3, r2
 8013b58:	009b      	lsls	r3, r3, #2
 8013b5a:	4618      	mov	r0, r3
 8013b5c:	f7fe fafe 	bl	801215c <VL53L0X_isqrt>
 8013b60:	4603      	mov	r3, r0
 8013b62:	005b      	lsls	r3, r3, #1
 8013b64:	643b      	str	r3, [r7, #64]	@ 0x40

    /* uint32 * FixPoint1616 = FixPoint1616 */
    deltaT_ps = pRangingMeasurementData->RangeMilliMeter * cTOF_per_mm_ps;
 8013b66:	68bb      	ldr	r3, [r7, #8]
 8013b68:	891b      	ldrh	r3, [r3, #8]
 8013b6a:	461a      	mov	r2, r3
 8013b6c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8013b6e:	fb02 f303 	mul.w	r3, r2, r3
 8013b72:	63fb      	str	r3, [r7, #60]	@ 0x3c
     * Divide result by 1000 to convert to mcps.
     * 500 is added to ensure rounding when integer division
     * truncates.
     */
    diff1_mcps =
        (((peakSignalRate_kcps << 16) - xTalkCompRate_kcps) + 500) / 1000;
 8013b74:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b76:	041a      	lsls	r2, r3, #16
 8013b78:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013b7c:	1ad3      	subs	r3, r2, r3
 8013b7e:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff1_mcps =
 8013b82:	4a6d      	ldr	r2, [pc, #436]	@ (8013d38 <VL53L0X_calc_sigma_estimate+0x414>)
 8013b84:	fba2 2303 	umull	r2, r3, r2, r3
 8013b88:	099b      	lsrs	r3, r3, #6
 8013b8a:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* vcselRate + xtalkCompRate */
    diff2_mcps =
        (((peakSignalRate_kcps << 16) + xTalkCompRate_kcps) + 500) / 1000;
 8013b8c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013b8e:	041a      	lsls	r2, r3, #16
 8013b90:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8013b94:	4413      	add	r3, r2
 8013b96:	f503 73fa 	add.w	r3, r3, #500	@ 0x1f4
    diff2_mcps =
 8013b9a:	4a67      	ldr	r2, [pc, #412]	@ (8013d38 <VL53L0X_calc_sigma_estimate+0x414>)
 8013b9c:	fba2 2303 	umull	r2, r3, r2, r3
 8013ba0:	099b      	lsrs	r3, r3, #6
 8013ba2:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Shift by 8 bits to increase resolution prior to the
     * division */
    diff1_mcps <<= 8;
 8013ba4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8013ba6:	021b      	lsls	r3, r3, #8
 8013ba8:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* FixPoint0824/FixPoint1616 = FixPoint2408 */
    xTalkCorrection = abs(diff1_mcps / diff2_mcps);
 8013baa:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8013bac:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8013bae:	fbb2 f3f3 	udiv	r3, r2, r3
 8013bb2:	2b00      	cmp	r3, #0
 8013bb4:	bfb8      	it	lt
 8013bb6:	425b      	neglt	r3, r3
 8013bb8:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint2408 << 8 = FixPoint1616 */
    xTalkCorrection <<= 8;
 8013bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bbc:	021b      	lsls	r3, r3, #8
 8013bbe:	633b      	str	r3, [r7, #48]	@ 0x30

    /* FixPoint1616/uint32 = FixPoint1616 */
    pwMult = deltaT_ps / cVcselPulseWidth_ps; /* smaller than 1.0f */
 8013bc0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8013bc2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8013bc6:	fbb2 f3f3 	udiv	r3, r2, r3
 8013bca:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * FixPoint1616 * FixPoint1616 = FixPoint3232, however both
     * values are small enough such that32 bits will not be
     * exceeded.
     */
    pwMult *= ((1 << 16) - xTalkCorrection);
 8013bcc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8013bce:	f5c3 3280 	rsb	r2, r3, #65536	@ 0x10000
 8013bd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bd4:	fb02 f303 	mul.w	r3, r2, r3
 8013bd8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3232 >> 16) = FixPoint1616 */
    pwMult = (pwMult + c16BitRoundingParam) >> 16;
 8013bda:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013bdc:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8013bde:	4413      	add	r3, r2
 8013be0:	0c1b      	lsrs	r3, r3, #16
 8013be2:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 + FixPoint1616 = FixPoint1616 */
    pwMult += (1 << 16);
 8013be4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013be6:	f503 3380 	add.w	r3, r3, #65536	@ 0x10000
 8013bea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /*
     * At this point the value will be 1.xx, therefore if we square
     * the value this will exceed 32 bits. To address this perform
     * a single shift to the right before the multiplication.
     */
    pwMult >>= 1;
 8013bec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bee:	085b      	lsrs	r3, r3, #1
 8013bf0:	62fb      	str	r3, [r7, #44]	@ 0x2c
    /* FixPoint1715 * FixPoint1715 = FixPoint3430 */
    pwMult = pwMult * pwMult;
 8013bf2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bf4:	fb03 f303 	mul.w	r3, r3, r3
 8013bf8:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* (FixPoint3430 >> 14) = Fix1616 */
    pwMult >>= 14;
 8013bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013bfc:	0b9b      	lsrs	r3, r3, #14
 8013bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* FixPoint1616 * uint32 = FixPoint1616 */
    sqr1 = pwMult * sigmaEstimateP1;
 8013c00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013c02:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8013c04:	fb02 f303 	mul.w	r3, r2, r3
 8013c08:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr1 = (sqr1 + 0x8000) >> 16;
 8013c0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c0c:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013c10:	0c1b      	lsrs	r3, r3, #16
 8013c12:	62bb      	str	r3, [r7, #40]	@ 0x28

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr1 *= sqr1;
 8013c14:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8013c16:	fb03 f303 	mul.w	r3, r3, r3
 8013c1a:	62bb      	str	r3, [r7, #40]	@ 0x28

    sqr2 = sigmaEstimateP2;
 8013c1c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013c20:	627b      	str	r3, [r7, #36]	@ 0x24

    /* (FixPoint1616 >> 16) = FixPoint3200 */
    sqr2 = (sqr2 + 0x8000) >> 16;
 8013c22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c24:	f503 4300 	add.w	r3, r3, #32768	@ 0x8000
 8013c28:	0c1b      	lsrs	r3, r3, #16
 8013c2a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint3200 * FixPoint3200 = FixPoint6400 */
    sqr2 *= sqr2;
 8013c2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c2e:	fb03 f303 	mul.w	r3, r3, r3
 8013c32:	627b      	str	r3, [r7, #36]	@ 0x24

    /* FixPoint64000 + FixPoint6400 = FixPoint6400 */
    sqrSum = sqr1 + sqr2;
 8013c34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013c36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013c38:	4413      	add	r3, r2
 8013c3a:	623b      	str	r3, [r7, #32]

    /* SQRT(FixPoin6400) = FixPoint3200 */
    sqrtResult_centi_ns = VL53L0X_isqrt(sqrSum);
 8013c3c:	6a38      	ldr	r0, [r7, #32]
 8013c3e:	f7fe fa8d 	bl	801215c <VL53L0X_isqrt>
 8013c42:	61f8      	str	r0, [r7, #28]

    /* (FixPoint3200 << 16) = FixPoint1616 */
    sqrtResult_centi_ns <<= 16;
 8013c44:	69fb      	ldr	r3, [r7, #28]
 8013c46:	041b      	lsls	r3, r3, #16
 8013c48:	61fb      	str	r3, [r7, #28]
    /*
     * Note that the Speed Of Light is expressed in um per 1E-10
     * seconds (2997) Therefore to get mm/ns we have to divide by
     * 10000
     */
    sigmaEstRtn = (((sqrtResult_centi_ns + 50) / 100) / sigmaEstimateP3);
 8013c4a:	69fb      	ldr	r3, [r7, #28]
 8013c4c:	3332      	adds	r3, #50	@ 0x32
 8013c4e:	4a3b      	ldr	r2, [pc, #236]	@ (8013d3c <VL53L0X_calc_sigma_estimate+0x418>)
 8013c50:	fba2 2303 	umull	r2, r3, r2, r3
 8013c54:	095a      	lsrs	r2, r3, #5
 8013c56:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8013c58:	fbb2 f3f3 	udiv	r3, r2, r3
 8013c5c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn *= VL53L0X_SPEED_OF_LIGHT_IN_AIR;
 8013c60:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c64:	f640 32b5 	movw	r2, #2997	@ 0xbb5
 8013c68:	fb02 f303 	mul.w	r3, r2, r3
 8013c6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    /* Add 5000 before dividing by 10000 to ensure rounding. */
    sigmaEstRtn += 5000;
 8013c70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c74:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8013c78:	3308      	adds	r3, #8
 8013c7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    sigmaEstRtn /= 10000;
 8013c7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013c82:	4a2f      	ldr	r2, [pc, #188]	@ (8013d40 <VL53L0X_calc_sigma_estimate+0x41c>)
 8013c84:	fba2 2303 	umull	r2, r3, r2, r3
 8013c88:	0b5b      	lsrs	r3, r3, #13
 8013c8a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

    if (sigmaEstRtn > cSigmaEstRtnMax) {
 8013c8e:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8013c92:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013c96:	429a      	cmp	r2, r3
 8013c98:	d903      	bls.n	8013ca2 <VL53L0X_calc_sigma_estimate+0x37e>
      /* Clip to prevent overflow. Will ensure safe
       * max result. */
      sigmaEstRtn = cSigmaEstRtnMax;
 8013c9a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8013c9e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr1 = sigmaEstRtn * sigmaEstRtn;
 8013ca2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8013ca6:	fb03 f303 	mul.w	r3, r3, r3
 8013caa:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* FixPoint1616 * FixPoint1616 = FixPoint3232 */
    sqr2 = cSigmaEstRef * cSigmaEstRef;
 8013cac:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8013cb0:	fb03 f303 	mul.w	r3, r3, r3
 8013cb4:	627b      	str	r3, [r7, #36]	@ 0x24

    /* sqrt(FixPoint3232) = FixPoint1616 */
    sqrtResult = VL53L0X_isqrt((sqr1 + sqr2));
 8013cb6:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8013cb8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8013cba:	4413      	add	r3, r2
 8013cbc:	4618      	mov	r0, r3
 8013cbe:	f7fe fa4d 	bl	801215c <VL53L0X_isqrt>
 8013cc2:	61b8      	str	r0, [r7, #24]
     * Note that the Shift by 4 bits increases resolution prior to
     * the sqrt, therefore the result must be shifted by 2 bits to
     * the right to revert back to the FixPoint1616 format.
     */

    sigmaEstimate = 1000 * sqrtResult;
 8013cc4:	69bb      	ldr	r3, [r7, #24]
 8013cc6:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8013cca:	fb02 f303 	mul.w	r3, r2, r3
 8013cce:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

    if ((peakSignalRate_kcps < 1) || (vcselTotalEventsRtn < 1) ||
 8013cd2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8013cd4:	2b00      	cmp	r3, #0
 8013cd6:	d009      	beq.n	8013cec <VL53L0X_calc_sigma_estimate+0x3c8>
 8013cd8:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8013cdc:	2b00      	cmp	r3, #0
 8013cde:	d005      	beq.n	8013cec <VL53L0X_calc_sigma_estimate+0x3c8>
 8013ce0:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013ce4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013ce8:	429a      	cmp	r2, r3
 8013cea:	d903      	bls.n	8013cf4 <VL53L0X_calc_sigma_estimate+0x3d0>
        (sigmaEstimate > cSigmaEstMax)) {
      sigmaEstimate = cSigmaEstMax;
 8013cec:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8013cf0:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    }

    *pSigmaEstimate = (uint32_t)(sigmaEstimate);
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8013cfa:	601a      	str	r2, [r3, #0]
    PALDevDataSet(Dev, SigmaEstimate, *pSigmaEstimate);
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	681a      	ldr	r2, [r3, #0]
 8013d00:	68fb      	ldr	r3, [r7, #12]
 8013d02:	f8c3 213c 	str.w	r2, [r3, #316]	@ 0x13c
    Status = VL53L0X_calc_dmax(
 8013d06:	6939      	ldr	r1, [r7, #16]
 8013d08:	683b      	ldr	r3, [r7, #0]
 8013d0a:	9303      	str	r3, [sp, #12]
 8013d0c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8013d10:	9302      	str	r3, [sp, #8]
 8013d12:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8013d16:	9301      	str	r3, [sp, #4]
 8013d18:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8013d1a:	9300      	str	r3, [sp, #0]
 8013d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8013d1e:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8013d20:	68f8      	ldr	r0, [r7, #12]
 8013d22:	f7ff fce3 	bl	80136ec <VL53L0X_calc_dmax>
 8013d26:	4603      	mov	r3, r0
 8013d28:	f887 30a3 	strb.w	r3, [r7, #163]	@ 0xa3
        Dev, totalSignalRate_mcps, correctedSignalRate_mcps, pwMult,
        sigmaEstimateP1, sigmaEstimateP2, peakVcselDuration_us, pDmax_mm);
  }

  return Status;
 8013d2c:	f997 30a3 	ldrsb.w	r3, [r7, #163]	@ 0xa3
}
 8013d30:	4618      	mov	r0, r3
 8013d32:	37b8      	adds	r7, #184	@ 0xb8
 8013d34:	46bd      	mov	sp, r7
 8013d36:	bd80      	pop	{r7, pc}
 8013d38:	10624dd3 	.word	0x10624dd3
 8013d3c:	51eb851f 	.word	0x51eb851f
 8013d40:	d1b71759 	.word	0xd1b71759

08013d44 <VL53L0X_get_pal_range_status>:

VL53L0X_Error VL53L0X_get_pal_range_status(
    VL53L0X_DEV Dev, uint8_t DeviceRangeStatus, FixPoint1616_t SignalRate,
    uint16_t EffectiveSpadRtnCount,
    VL53L0X_RangingMeasurementData_t *pRangingMeasurementData,
    uint8_t *pPalRangeStatus) {
 8013d44:	b580      	push	{r7, lr}
 8013d46:	b090      	sub	sp, #64	@ 0x40
 8013d48:	af00      	add	r7, sp, #0
 8013d4a:	60f8      	str	r0, [r7, #12]
 8013d4c:	607a      	str	r2, [r7, #4]
 8013d4e:	461a      	mov	r2, r3
 8013d50:	460b      	mov	r3, r1
 8013d52:	72fb      	strb	r3, [r7, #11]
 8013d54:	4613      	mov	r3, r2
 8013d56:	813b      	strh	r3, [r7, #8]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8013d58:	2300      	movs	r3, #0
 8013d5a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint8_t NoneFlag;
  uint8_t SigmaLimitflag = 0;
 8013d5e:	2300      	movs	r3, #0
 8013d60:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d
  uint8_t SignalRefClipflag = 0;
 8013d64:	2300      	movs	r3, #0
 8013d66:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
  uint8_t RangeIgnoreThresholdflag = 0;
 8013d6a:	2300      	movs	r3, #0
 8013d6c:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
  uint8_t SigmaLimitCheckEnable = 0;
 8013d70:	2300      	movs	r3, #0
 8013d72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
  uint8_t SignalRateFinalRangeLimitCheckEnable = 0;
 8013d76:	2300      	movs	r3, #0
 8013d78:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  uint8_t SignalRefClipLimitCheckEnable = 0;
 8013d7c:	2300      	movs	r3, #0
 8013d7e:	f887 3029 	strb.w	r3, [r7, #41]	@ 0x29
  uint8_t RangeIgnoreThresholdLimitCheckEnable = 0;
 8013d82:	2300      	movs	r3, #0
 8013d84:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
  FixPoint1616_t SigmaEstimate;
  FixPoint1616_t SigmaLimitValue;
  FixPoint1616_t SignalRefClipValue;
  FixPoint1616_t RangeIgnoreThresholdValue;
  FixPoint1616_t SignalRatePerSpad;
  uint8_t DeviceRangeStatusInternal = 0;
 8013d88:	2300      	movs	r3, #0
 8013d8a:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32
  uint16_t tmpWord = 0;
 8013d8e:	2300      	movs	r3, #0
 8013d90:	82fb      	strh	r3, [r7, #22]
  uint8_t Temp8;
  uint32_t Dmax_mm = 0;
 8013d92:	2300      	movs	r3, #0
 8013d94:	613b      	str	r3, [r7, #16]
   * the value 11 in the DeviceRangeStatus.
   * In addition, the SigmaEstimator is not included in the VL53L0X
   * DeviceRangeStatus, this will be added in the PalRangeStatus.
   */

  DeviceRangeStatusInternal = ((DeviceRangeStatus & 0x78) >> 3);
 8013d96:	7afb      	ldrb	r3, [r7, #11]
 8013d98:	10db      	asrs	r3, r3, #3
 8013d9a:	b2db      	uxtb	r3, r3
 8013d9c:	f003 030f 	and.w	r3, r3, #15
 8013da0:	f887 3032 	strb.w	r3, [r7, #50]	@ 0x32

  if (DeviceRangeStatusInternal == 0 || DeviceRangeStatusInternal == 5 ||
 8013da4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013da8:	2b00      	cmp	r3, #0
 8013daa:	d017      	beq.n	8013ddc <VL53L0X_get_pal_range_status+0x98>
 8013dac:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013db0:	2b05      	cmp	r3, #5
 8013db2:	d013      	beq.n	8013ddc <VL53L0X_get_pal_range_status+0x98>
 8013db4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013db8:	2b07      	cmp	r3, #7
 8013dba:	d00f      	beq.n	8013ddc <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 7 || DeviceRangeStatusInternal == 12 ||
 8013dbc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013dc0:	2b0c      	cmp	r3, #12
 8013dc2:	d00b      	beq.n	8013ddc <VL53L0X_get_pal_range_status+0x98>
 8013dc4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013dc8:	2b0d      	cmp	r3, #13
 8013dca:	d007      	beq.n	8013ddc <VL53L0X_get_pal_range_status+0x98>
      DeviceRangeStatusInternal == 13 || DeviceRangeStatusInternal == 14 ||
 8013dcc:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013dd0:	2b0e      	cmp	r3, #14
 8013dd2:	d003      	beq.n	8013ddc <VL53L0X_get_pal_range_status+0x98>
 8013dd4:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013dd8:	2b0f      	cmp	r3, #15
 8013dda:	d103      	bne.n	8013de4 <VL53L0X_get_pal_range_status+0xa0>
      DeviceRangeStatusInternal == 15) {
    NoneFlag = 1;
 8013ddc:	2301      	movs	r3, #1
 8013dde:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
 8013de2:	e002      	b.n	8013dea <VL53L0X_get_pal_range_status+0xa6>
  } else {
    NoneFlag = 0;
 8013de4:	2300      	movs	r3, #0
 8013de6:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
  }

  /* LastSignalRefMcps */
  if (Status == VL53L0X_ERROR_NONE)
 8013dea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013dee:	2b00      	cmp	r3, #0
 8013df0:	d107      	bne.n	8013e02 <VL53L0X_get_pal_range_status+0xbe>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x01);
 8013df2:	2201      	movs	r2, #1
 8013df4:	21ff      	movs	r1, #255	@ 0xff
 8013df6:	68f8      	ldr	r0, [r7, #12]
 8013df8:	f000 fb84 	bl	8014504 <VL53L0X_WrByte>
 8013dfc:	4603      	mov	r3, r0
 8013dfe:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  if (Status == VL53L0X_ERROR_NONE)
 8013e02:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013e06:	2b00      	cmp	r3, #0
 8013e08:	d109      	bne.n	8013e1e <VL53L0X_get_pal_range_status+0xda>
    Status =
        VL53L0X_RdWord(Dev, VL53L0X_REG_RESULT_PEAK_SIGNAL_RATE_REF, &tmpWord);
 8013e0a:	f107 0316 	add.w	r3, r7, #22
 8013e0e:	461a      	mov	r2, r3
 8013e10:	21b6      	movs	r1, #182	@ 0xb6
 8013e12:	68f8      	ldr	r0, [r7, #12]
 8013e14:	f000 fb00 	bl	8014418 <VL53L0X_RdWord>
 8013e18:	4603      	mov	r3, r0
 8013e1a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  LastSignalRefMcps = VL53L0X_FIXPOINT97TOFIXPOINT1616(tmpWord);
 8013e1e:	8afb      	ldrh	r3, [r7, #22]
 8013e20:	025b      	lsls	r3, r3, #9
 8013e22:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (Status == VL53L0X_ERROR_NONE)
 8013e24:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013e28:	2b00      	cmp	r3, #0
 8013e2a:	d107      	bne.n	8013e3c <VL53L0X_get_pal_range_status+0xf8>
    Status = VL53L0X_WrByte(Dev, 0xFF, 0x00);
 8013e2c:	2200      	movs	r2, #0
 8013e2e:	21ff      	movs	r1, #255	@ 0xff
 8013e30:	68f8      	ldr	r0, [r7, #12]
 8013e32:	f000 fb67 	bl	8014504 <VL53L0X_WrByte>
 8013e36:	4603      	mov	r3, r0
 8013e38:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f

  PALDevDataSet(Dev, LastSignalRefMcps, LastSignalRefMcps);
 8013e3c:	68fb      	ldr	r3, [r7, #12]
 8013e3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013e40:	f8c3 2144 	str.w	r2, [r3, #324]	@ 0x144

  /*
   * Check if Sigma limit is enabled, if yes then do comparison with limit
   * value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 8013e44:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013e48:	2b00      	cmp	r3, #0
 8013e4a:	d109      	bne.n	8013e60 <VL53L0X_get_pal_range_status+0x11c>
    Status = VL53L0X_GetLimitCheckEnable(
 8013e4c:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8013e50:	461a      	mov	r2, r3
 8013e52:	2100      	movs	r1, #0
 8013e54:	68f8      	ldr	r0, [r7, #12]
 8013e56:	f7fc fced 	bl	8010834 <VL53L0X_GetLimitCheckEnable>
 8013e5a:	4603      	mov	r3, r0
 8013e5c:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitCheckEnable);

  if ((SigmaLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013e60:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8013e64:	2b00      	cmp	r3, #0
 8013e66:	d02e      	beq.n	8013ec6 <VL53L0X_get_pal_range_status+0x182>
 8013e68:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013e6c:	2b00      	cmp	r3, #0
 8013e6e:	d12a      	bne.n	8013ec6 <VL53L0X_get_pal_range_status+0x182>
    /*
     * compute the Sigma and check with limit
     */
    Status = VL53L0X_calc_sigma_estimate(Dev, pRangingMeasurementData,
 8013e70:	f107 0310 	add.w	r3, r7, #16
 8013e74:	f107 0224 	add.w	r2, r7, #36	@ 0x24
 8013e78:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8013e7a:	68f8      	ldr	r0, [r7, #12]
 8013e7c:	f7ff fd52 	bl	8013924 <VL53L0X_calc_sigma_estimate>
 8013e80:	4603      	mov	r3, r0
 8013e82:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                         &SigmaEstimate, &Dmax_mm);
    if (Status == VL53L0X_ERROR_NONE)
 8013e86:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013e8a:	2b00      	cmp	r3, #0
 8013e8c:	d103      	bne.n	8013e96 <VL53L0X_get_pal_range_status+0x152>
      pRangingMeasurementData->RangeDMaxMilliMeter = Dmax_mm;
 8013e8e:	693b      	ldr	r3, [r7, #16]
 8013e90:	b29a      	uxth	r2, r3
 8013e92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8013e94:	815a      	strh	r2, [r3, #10]

    if (Status == VL53L0X_ERROR_NONE) {
 8013e96:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013e9a:	2b00      	cmp	r3, #0
 8013e9c:	d113      	bne.n	8013ec6 <VL53L0X_get_pal_range_status+0x182>
      Status = VL53L0X_GetLimitCheckValue(
 8013e9e:	f107 0320 	add.w	r3, r7, #32
 8013ea2:	461a      	mov	r2, r3
 8013ea4:	2100      	movs	r1, #0
 8013ea6:	68f8      	ldr	r0, [r7, #12]
 8013ea8:	f7fc fd4a 	bl	8010940 <VL53L0X_GetLimitCheckValue>
 8013eac:	4603      	mov	r3, r0
 8013eae:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
          Dev, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, &SigmaLimitValue);

      if ((SigmaLimitValue > 0) && (SigmaEstimate > SigmaLimitValue))
 8013eb2:	6a3b      	ldr	r3, [r7, #32]
 8013eb4:	2b00      	cmp	r3, #0
 8013eb6:	d006      	beq.n	8013ec6 <VL53L0X_get_pal_range_status+0x182>
 8013eb8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8013eba:	6a3b      	ldr	r3, [r7, #32]
 8013ebc:	429a      	cmp	r2, r3
 8013ebe:	d902      	bls.n	8013ec6 <VL53L0X_get_pal_range_status+0x182>
        /* Limit Fail */
        SigmaLimitflag = 1;
 8013ec0:	2301      	movs	r3, #1
 8013ec2:	f887 303d 	strb.w	r3, [r7, #61]	@ 0x3d

  /*
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   */
  if (Status == VL53L0X_ERROR_NONE)
 8013ec6:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013eca:	2b00      	cmp	r3, #0
 8013ecc:	d109      	bne.n	8013ee2 <VL53L0X_get_pal_range_status+0x19e>
    Status =
        VL53L0X_GetLimitCheckEnable(Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP,
 8013ece:	f107 0329 	add.w	r3, r7, #41	@ 0x29
 8013ed2:	461a      	mov	r2, r3
 8013ed4:	2102      	movs	r1, #2
 8013ed6:	68f8      	ldr	r0, [r7, #12]
 8013ed8:	f7fc fcac 	bl	8010834 <VL53L0X_GetLimitCheckEnable>
 8013edc:	4603      	mov	r3, r0
 8013ede:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
                                    &SignalRefClipLimitCheckEnable);

  if ((SignalRefClipLimitCheckEnable != 0) && (Status == VL53L0X_ERROR_NONE)) {
 8013ee2:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8013ee6:	2b00      	cmp	r3, #0
 8013ee8:	d017      	beq.n	8013f1a <VL53L0X_get_pal_range_status+0x1d6>
 8013eea:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013eee:	2b00      	cmp	r3, #0
 8013ef0:	d113      	bne.n	8013f1a <VL53L0X_get_pal_range_status+0x1d6>

    Status = VL53L0X_GetLimitCheckValue(
 8013ef2:	f107 031c 	add.w	r3, r7, #28
 8013ef6:	461a      	mov	r2, r3
 8013ef8:	2102      	movs	r1, #2
 8013efa:	68f8      	ldr	r0, [r7, #12]
 8013efc:	f7fc fd20 	bl	8010940 <VL53L0X_GetLimitCheckValue>
 8013f00:	4603      	mov	r3, r0
 8013f02:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, &SignalRefClipValue);

    if ((SignalRefClipValue > 0) && (LastSignalRefMcps > SignalRefClipValue)) {
 8013f06:	69fb      	ldr	r3, [r7, #28]
 8013f08:	2b00      	cmp	r3, #0
 8013f0a:	d006      	beq.n	8013f1a <VL53L0X_get_pal_range_status+0x1d6>
 8013f0c:	69fb      	ldr	r3, [r7, #28]
 8013f0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8013f10:	429a      	cmp	r2, r3
 8013f12:	d902      	bls.n	8013f1a <VL53L0X_get_pal_range_status+0x1d6>
      /* Limit Fail */
      SignalRefClipflag = 1;
 8013f14:	2301      	movs	r3, #1
 8013f16:	f887 303c 	strb.w	r3, [r7, #60]	@ 0x3c
   * Check if Signal ref clip limit is enabled, if yes then do comparison
   * with limit value and put the result back into pPalRangeStatus.
   * EffectiveSpadRtnCount has a format 8.8
   * If (Return signal rate < (1.5 x Xtalk x number of Spads)) : FAIL
   */
  if (Status == VL53L0X_ERROR_NONE)
 8013f1a:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013f1e:	2b00      	cmp	r3, #0
 8013f20:	d109      	bne.n	8013f36 <VL53L0X_get_pal_range_status+0x1f2>
    Status = VL53L0X_GetLimitCheckEnable(
 8013f22:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8013f26:	461a      	mov	r2, r3
 8013f28:	2103      	movs	r1, #3
 8013f2a:	68f8      	ldr	r0, [r7, #12]
 8013f2c:	f7fc fc82 	bl	8010834 <VL53L0X_GetLimitCheckEnable>
 8013f30:	4603      	mov	r3, r0
 8013f32:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdLimitCheckEnable);

  if ((RangeIgnoreThresholdLimitCheckEnable != 0) &&
 8013f36:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8013f3a:	2b00      	cmp	r3, #0
 8013f3c:	d023      	beq.n	8013f86 <VL53L0X_get_pal_range_status+0x242>
 8013f3e:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013f42:	2b00      	cmp	r3, #0
 8013f44:	d11f      	bne.n	8013f86 <VL53L0X_get_pal_range_status+0x242>
      (Status == VL53L0X_ERROR_NONE)) {

    /* Compute the signal rate per spad */
    if (EffectiveSpadRtnCount == 0) {
 8013f46:	893b      	ldrh	r3, [r7, #8]
 8013f48:	2b00      	cmp	r3, #0
 8013f4a:	d102      	bne.n	8013f52 <VL53L0X_get_pal_range_status+0x20e>
      SignalRatePerSpad = 0;
 8013f4c:	2300      	movs	r3, #0
 8013f4e:	637b      	str	r3, [r7, #52]	@ 0x34
 8013f50:	e005      	b.n	8013f5e <VL53L0X_get_pal_range_status+0x21a>
    } else {
      SignalRatePerSpad =
          (FixPoint1616_t)((256 * SignalRate) / EffectiveSpadRtnCount);
 8013f52:	687b      	ldr	r3, [r7, #4]
 8013f54:	021a      	lsls	r2, r3, #8
 8013f56:	893b      	ldrh	r3, [r7, #8]
      SignalRatePerSpad =
 8013f58:	fbb2 f3f3 	udiv	r3, r2, r3
 8013f5c:	637b      	str	r3, [r7, #52]	@ 0x34
    }

    Status = VL53L0X_GetLimitCheckValue(
 8013f5e:	f107 0318 	add.w	r3, r7, #24
 8013f62:	461a      	mov	r2, r3
 8013f64:	2103      	movs	r1, #3
 8013f66:	68f8      	ldr	r0, [r7, #12]
 8013f68:	f7fc fcea 	bl	8010940 <VL53L0X_GetLimitCheckValue>
 8013f6c:	4603      	mov	r3, r0
 8013f6e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        Dev, VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
        &RangeIgnoreThresholdValue);

    if ((RangeIgnoreThresholdValue > 0) &&
 8013f72:	69bb      	ldr	r3, [r7, #24]
 8013f74:	2b00      	cmp	r3, #0
 8013f76:	d006      	beq.n	8013f86 <VL53L0X_get_pal_range_status+0x242>
        (SignalRatePerSpad < RangeIgnoreThresholdValue)) {
 8013f78:	69bb      	ldr	r3, [r7, #24]
    if ((RangeIgnoreThresholdValue > 0) &&
 8013f7a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8013f7c:	429a      	cmp	r2, r3
 8013f7e:	d202      	bcs.n	8013f86 <VL53L0X_get_pal_range_status+0x242>
      /* Limit Fail add 2^6 to range status */
      RangeIgnoreThresholdflag = 1;
 8013f80:	2301      	movs	r3, #1
 8013f82:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
    }
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8013f86:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 8013f8a:	2b00      	cmp	r3, #0
 8013f8c:	d14a      	bne.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    if (NoneFlag == 1) {
 8013f8e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8013f92:	2b01      	cmp	r3, #1
 8013f94:	d103      	bne.n	8013f9e <VL53L0X_get_pal_range_status+0x25a>
      *pPalRangeStatus = 255; /* NONE */
 8013f96:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013f98:	22ff      	movs	r2, #255	@ 0xff
 8013f9a:	701a      	strb	r2, [r3, #0]
 8013f9c:	e042      	b.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 1 ||
 8013f9e:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013fa2:	2b01      	cmp	r3, #1
 8013fa4:	d007      	beq.n	8013fb6 <VL53L0X_get_pal_range_status+0x272>
 8013fa6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013faa:	2b02      	cmp	r3, #2
 8013fac:	d003      	beq.n	8013fb6 <VL53L0X_get_pal_range_status+0x272>
               DeviceRangeStatusInternal == 2 ||
 8013fae:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013fb2:	2b03      	cmp	r3, #3
 8013fb4:	d103      	bne.n	8013fbe <VL53L0X_get_pal_range_status+0x27a>
               DeviceRangeStatusInternal == 3) {
      *pPalRangeStatus = 5; /* HW fail */
 8013fb6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013fb8:	2205      	movs	r2, #5
 8013fba:	701a      	strb	r2, [r3, #0]
 8013fbc:	e032      	b.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 6 ||
 8013fbe:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013fc2:	2b06      	cmp	r3, #6
 8013fc4:	d003      	beq.n	8013fce <VL53L0X_get_pal_range_status+0x28a>
 8013fc6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013fca:	2b09      	cmp	r3, #9
 8013fcc:	d103      	bne.n	8013fd6 <VL53L0X_get_pal_range_status+0x292>
               DeviceRangeStatusInternal == 9) {
      *pPalRangeStatus = 4; /* Phase fail */
 8013fce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013fd0:	2204      	movs	r2, #4
 8013fd2:	701a      	strb	r2, [r3, #0]
 8013fd4:	e026      	b.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 8 ||
 8013fd6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013fda:	2b08      	cmp	r3, #8
 8013fdc:	d007      	beq.n	8013fee <VL53L0X_get_pal_range_status+0x2aa>
 8013fde:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013fe2:	2b0a      	cmp	r3, #10
 8013fe4:	d003      	beq.n	8013fee <VL53L0X_get_pal_range_status+0x2aa>
               DeviceRangeStatusInternal == 10 || SignalRefClipflag == 1) {
 8013fe6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8013fea:	2b01      	cmp	r3, #1
 8013fec:	d103      	bne.n	8013ff6 <VL53L0X_get_pal_range_status+0x2b2>
      *pPalRangeStatus = 3; /* Min range */
 8013fee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8013ff0:	2203      	movs	r2, #3
 8013ff2:	701a      	strb	r2, [r3, #0]
 8013ff4:	e016      	b.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (DeviceRangeStatusInternal == 4 ||
 8013ff6:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8013ffa:	2b04      	cmp	r3, #4
 8013ffc:	d003      	beq.n	8014006 <VL53L0X_get_pal_range_status+0x2c2>
 8013ffe:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8014002:	2b01      	cmp	r3, #1
 8014004:	d103      	bne.n	801400e <VL53L0X_get_pal_range_status+0x2ca>
               RangeIgnoreThresholdflag == 1) {
      *pPalRangeStatus = 2; /* Signal Fail */
 8014006:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014008:	2202      	movs	r2, #2
 801400a:	701a      	strb	r2, [r3, #0]
 801400c:	e00a      	b.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    } else if (SigmaLimitflag == 1) {
 801400e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8014012:	2b01      	cmp	r3, #1
 8014014:	d103      	bne.n	801401e <VL53L0X_get_pal_range_status+0x2da>
      *pPalRangeStatus = 1; /* Sigma	 Fail */
 8014016:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014018:	2201      	movs	r2, #1
 801401a:	701a      	strb	r2, [r3, #0]
 801401c:	e002      	b.n	8014024 <VL53L0X_get_pal_range_status+0x2e0>
    } else {
      *pPalRangeStatus = 0; /* Range Valid */
 801401e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014020:	2200      	movs	r2, #0
 8014022:	701a      	strb	r2, [r3, #0]
    }
  }

  /* DMAX only relevant during range error */
  if (*pPalRangeStatus == 0)
 8014024:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8014026:	781b      	ldrb	r3, [r3, #0]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d102      	bne.n	8014032 <VL53L0X_get_pal_range_status+0x2ee>
    pRangingMeasurementData->RangeDMaxMilliMeter = 0;
 801402c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 801402e:	2200      	movs	r2, #0
 8014030:	815a      	strh	r2, [r3, #10]

  /* fill the Limit Check Status */

  Status = VL53L0X_GetLimitCheckEnable(
 8014032:	f107 032a 	add.w	r3, r7, #42	@ 0x2a
 8014036:	461a      	mov	r2, r3
 8014038:	2101      	movs	r1, #1
 801403a:	68f8      	ldr	r0, [r7, #12]
 801403c:	f7fc fbfa 	bl	8010834 <VL53L0X_GetLimitCheckEnable>
 8014040:	4603      	mov	r3, r0
 8014042:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
      Dev, VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
      &SignalRateFinalRangeLimitCheckEnable);

  if (Status == VL53L0X_ERROR_NONE) {
 8014046:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
 801404a:	2b00      	cmp	r3, #0
 801404c:	d14f      	bne.n	80140ee <VL53L0X_get_pal_range_status+0x3aa>
    if ((SigmaLimitCheckEnable == 0) || (SigmaLimitflag == 1))
 801404e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8014052:	2b00      	cmp	r3, #0
 8014054:	d003      	beq.n	801405e <VL53L0X_get_pal_range_status+0x31a>
 8014056:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 801405a:	2b01      	cmp	r3, #1
 801405c:	d103      	bne.n	8014066 <VL53L0X_get_pal_range_status+0x322>
      Temp8 = 1;
 801405e:	2301      	movs	r3, #1
 8014060:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8014064:	e002      	b.n	801406c <VL53L0X_get_pal_range_status+0x328>
    else
      Temp8 = 0;
 8014066:	2300      	movs	r3, #0
 8014068:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 8014072:	f883 202e 	strb.w	r2, [r3, #46]	@ 0x2e
        Dev, LimitChecksStatus, VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, Temp8);

    if ((DeviceRangeStatusInternal == 4) ||
 8014076:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 801407a:	2b04      	cmp	r3, #4
 801407c:	d003      	beq.n	8014086 <VL53L0X_get_pal_range_status+0x342>
        (SignalRateFinalRangeLimitCheckEnable == 0))
 801407e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
    if ((DeviceRangeStatusInternal == 4) ||
 8014082:	2b00      	cmp	r3, #0
 8014084:	d103      	bne.n	801408e <VL53L0X_get_pal_range_status+0x34a>
      Temp8 = 1;
 8014086:	2301      	movs	r3, #1
 8014088:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 801408c:	e002      	b.n	8014094 <VL53L0X_get_pal_range_status+0x350>
    else
      Temp8 = 0;
 801408e:	2300      	movs	r3, #0
 8014090:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 8014094:	68fb      	ldr	r3, [r7, #12]
 8014096:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 801409a:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
                                   VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
                                   Temp8);

    if ((SignalRefClipLimitCheckEnable == 0) || (SignalRefClipflag == 1))
 801409e:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80140a2:	2b00      	cmp	r3, #0
 80140a4:	d003      	beq.n	80140ae <VL53L0X_get_pal_range_status+0x36a>
 80140a6:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 80140aa:	2b01      	cmp	r3, #1
 80140ac:	d103      	bne.n	80140b6 <VL53L0X_get_pal_range_status+0x372>
      Temp8 = 1;
 80140ae:	2301      	movs	r3, #1
 80140b0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80140b4:	e002      	b.n	80140bc <VL53L0X_get_pal_range_status+0x378>
    else
      Temp8 = 0;
 80140b6:	2300      	movs	r3, #0
 80140b8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80140bc:	68fb      	ldr	r3, [r7, #12]
 80140be:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80140c2:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
                                   VL53L0X_CHECKENABLE_SIGNAL_REF_CLIP, Temp8);

    if ((RangeIgnoreThresholdLimitCheckEnable == 0) ||
 80140c6:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80140ca:	2b00      	cmp	r3, #0
 80140cc:	d003      	beq.n	80140d6 <VL53L0X_get_pal_range_status+0x392>
 80140ce:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 80140d2:	2b01      	cmp	r3, #1
 80140d4:	d103      	bne.n	80140de <VL53L0X_get_pal_range_status+0x39a>
        (RangeIgnoreThresholdflag == 1))
      Temp8 = 1;
 80140d6:	2301      	movs	r3, #1
 80140d8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80140dc:	e002      	b.n	80140e4 <VL53L0X_get_pal_range_status+0x3a0>
    else
      Temp8 = 0;
 80140de:	2300      	movs	r3, #0
 80140e0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33

    VL53L0X_SETARRAYPARAMETERFIELD(Dev, LimitChecksStatus,
 80140e4:	68fb      	ldr	r3, [r7, #12]
 80140e6:	f897 2033 	ldrb.w	r2, [r7, #51]	@ 0x33
 80140ea:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31
                                   VL53L0X_CHECKENABLE_RANGE_IGNORE_THRESHOLD,
                                   Temp8);
  }

  return Status;
 80140ee:	f997 303f 	ldrsb.w	r3, [r7, #63]	@ 0x3f
}
 80140f2:	4618      	mov	r0, r3
 80140f4:	3740      	adds	r7, #64	@ 0x40
 80140f6:	46bd      	mov	sp, r7
 80140f8:	bd80      	pop	{r7, pc}

080140fa <VL53L0X_check_part_used>:
#define LOG_FUNCTION_END_FMT(status, fmt, ...)                                 \
  _LOG_FUNCTION_END_FMT(TRACE_MODULE_API, status, fmt, ##__VA_ARGS__)

VL53L0X_Error
VL53L0X_check_part_used(VL53L0X_DEV Dev, uint8_t *Revision,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 80140fa:	b580      	push	{r7, lr}
 80140fc:	b086      	sub	sp, #24
 80140fe:	af00      	add	r7, sp, #0
 8014100:	60f8      	str	r0, [r7, #12]
 8014102:	60b9      	str	r1, [r7, #8]
 8014104:	607a      	str	r2, [r7, #4]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014106:	2300      	movs	r3, #0
 8014108:	75fb      	strb	r3, [r7, #23]
  uint8_t ModuleIdInt;
  char *ProductId_tmp;

  Status = VL53L0X_get_info_from_device(Dev, 2);
 801410a:	2102      	movs	r1, #2
 801410c:	68f8      	ldr	r0, [r7, #12]
 801410e:	f7fe f89a 	bl	8012246 <VL53L0X_get_info_from_device>
 8014112:	4603      	mov	r3, r0
 8014114:	75fb      	strb	r3, [r7, #23]

  if (Status == VL53L0X_ERROR_NONE) {
 8014116:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d11d      	bne.n	801415a <VL53L0X_check_part_used+0x60>
    ModuleIdInt = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ModuleId);
 801411e:	68fb      	ldr	r3, [r7, #12]
 8014120:	f893 30f1 	ldrb.w	r3, [r3, #241]	@ 0xf1
 8014124:	75bb      	strb	r3, [r7, #22]

    if (ModuleIdInt == 0) {
 8014126:	7dbb      	ldrb	r3, [r7, #22]
 8014128:	2b00      	cmp	r3, #0
 801412a:	d107      	bne.n	801413c <VL53L0X_check_part_used+0x42>
      *Revision = 0;
 801412c:	68bb      	ldr	r3, [r7, #8]
 801412e:	2200      	movs	r2, #0
 8014130:	701a      	strb	r2, [r3, #0]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, "");
 8014132:	687b      	ldr	r3, [r7, #4]
 8014134:	3340      	adds	r3, #64	@ 0x40
 8014136:	2200      	movs	r2, #0
 8014138:	701a      	strb	r2, [r3, #0]
 801413a:	e00e      	b.n	801415a <VL53L0X_check_part_used+0x60>
    } else {
      *Revision = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, Revision);
 801413c:	68fb      	ldr	r3, [r7, #12]
 801413e:	f893 30f2 	ldrb.w	r3, [r3, #242]	@ 0xf2
 8014142:	b2da      	uxtb	r2, r3
 8014144:	68bb      	ldr	r3, [r7, #8]
 8014146:	701a      	strb	r2, [r3, #0]
      ProductId_tmp = VL53L0X_GETDEVICESPECIFICPARAMETER(Dev, ProductId);
 8014148:	68fb      	ldr	r3, [r7, #12]
 801414a:	33f3      	adds	r3, #243	@ 0xf3
 801414c:	613b      	str	r3, [r7, #16]
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->ProductId, ProductId_tmp);
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	3340      	adds	r3, #64	@ 0x40
 8014152:	6939      	ldr	r1, [r7, #16]
 8014154:	4618      	mov	r0, r3
 8014156:	f000 fc1b 	bl	8014990 <strcpy>
    }
  }

  return Status;
 801415a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801415e:	4618      	mov	r0, r3
 8014160:	3718      	adds	r7, #24
 8014162:	46bd      	mov	sp, r7
 8014164:	bd80      	pop	{r7, pc}
	...

08014168 <VL53L0X_get_device_info>:

VL53L0X_Error
VL53L0X_get_device_info(VL53L0X_DEV Dev,
                        VL53L0X_DeviceInfo_t *pVL53L0X_DeviceInfo) {
 8014168:	b5b0      	push	{r4, r5, r7, lr}
 801416a:	b084      	sub	sp, #16
 801416c:	af00      	add	r7, sp, #0
 801416e:	6078      	str	r0, [r7, #4]
 8014170:	6039      	str	r1, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014172:	2300      	movs	r3, #0
 8014174:	73fb      	strb	r3, [r7, #15]
  uint8_t revision_id;
  uint8_t Revision;

  Status = VL53L0X_check_part_used(Dev, &Revision, pVL53L0X_DeviceInfo);
 8014176:	f107 030d 	add.w	r3, r7, #13
 801417a:	683a      	ldr	r2, [r7, #0]
 801417c:	4619      	mov	r1, r3
 801417e:	6878      	ldr	r0, [r7, #4]
 8014180:	f7ff ffbb 	bl	80140fa <VL53L0X_check_part_used>
 8014184:	4603      	mov	r3, r0
 8014186:	73fb      	strb	r3, [r7, #15]

  if (Status == VL53L0X_ERROR_NONE) {
 8014188:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801418c:	2b00      	cmp	r3, #0
 801418e:	d13b      	bne.n	8014208 <VL53L0X_get_device_info+0xa0>
    if (Revision == 0) {
 8014190:	7b7b      	ldrb	r3, [r7, #13]
 8014192:	2b00      	cmp	r3, #0
 8014194:	d108      	bne.n	80141a8 <VL53L0X_get_device_info+0x40>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 8014196:	683b      	ldr	r3, [r7, #0]
 8014198:	4a30      	ldr	r2, [pc, #192]	@ (801425c <VL53L0X_get_device_info+0xf4>)
 801419a:	461c      	mov	r4, r3
 801419c:	4613      	mov	r3, r2
 801419e:	cb07      	ldmia	r3!, {r0, r1, r2}
 80141a0:	6020      	str	r0, [r4, #0]
 80141a2:	6061      	str	r1, [r4, #4]
 80141a4:	60a2      	str	r2, [r4, #8]
 80141a6:	e027      	b.n	80141f8 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS0);
    } else if ((Revision <= 34) && (Revision != 32)) {
 80141a8:	7b7b      	ldrb	r3, [r7, #13]
 80141aa:	2b22      	cmp	r3, #34	@ 0x22
 80141ac:	d80b      	bhi.n	80141c6 <VL53L0X_get_device_info+0x5e>
 80141ae:	7b7b      	ldrb	r3, [r7, #13]
 80141b0:	2b20      	cmp	r3, #32
 80141b2:	d008      	beq.n	80141c6 <VL53L0X_get_device_info+0x5e>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80141b4:	683b      	ldr	r3, [r7, #0]
 80141b6:	4a2a      	ldr	r2, [pc, #168]	@ (8014260 <VL53L0X_get_device_info+0xf8>)
 80141b8:	461c      	mov	r4, r3
 80141ba:	4613      	mov	r3, r2
 80141bc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80141be:	6020      	str	r0, [r4, #0]
 80141c0:	6061      	str	r1, [r4, #4]
 80141c2:	60a2      	str	r2, [r4, #8]
 80141c4:	e018      	b.n	80141f8 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS1);
    } else if (Revision < 39) {
 80141c6:	7b7b      	ldrb	r3, [r7, #13]
 80141c8:	2b26      	cmp	r3, #38	@ 0x26
 80141ca:	d808      	bhi.n	80141de <VL53L0X_get_device_info+0x76>
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80141cc:	683b      	ldr	r3, [r7, #0]
 80141ce:	4a25      	ldr	r2, [pc, #148]	@ (8014264 <VL53L0X_get_device_info+0xfc>)
 80141d0:	461c      	mov	r4, r3
 80141d2:	4613      	mov	r3, r2
 80141d4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80141d6:	6020      	str	r0, [r4, #0]
 80141d8:	6061      	str	r1, [r4, #4]
 80141da:	60a2      	str	r2, [r4, #8]
 80141dc:	e00c      	b.n	80141f8 <VL53L0X_get_device_info+0x90>
                         VL53L0X_STRING_DEVICE_INFO_NAME_TS2);
    } else {
      VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Name,
 80141de:	683b      	ldr	r3, [r7, #0]
 80141e0:	4a21      	ldr	r2, [pc, #132]	@ (8014268 <VL53L0X_get_device_info+0x100>)
 80141e2:	461d      	mov	r5, r3
 80141e4:	4614      	mov	r4, r2
 80141e6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80141e8:	6028      	str	r0, [r5, #0]
 80141ea:	6069      	str	r1, [r5, #4]
 80141ec:	60aa      	str	r2, [r5, #8]
 80141ee:	60eb      	str	r3, [r5, #12]
 80141f0:	6820      	ldr	r0, [r4, #0]
 80141f2:	6128      	str	r0, [r5, #16]
 80141f4:	7923      	ldrb	r3, [r4, #4]
 80141f6:	752b      	strb	r3, [r5, #20]
                         VL53L0X_STRING_DEVICE_INFO_NAME_ES1);
    }

    VL53L0X_COPYSTRING(pVL53L0X_DeviceInfo->Type,
 80141f8:	683b      	ldr	r3, [r7, #0]
 80141fa:	3320      	adds	r3, #32
 80141fc:	491b      	ldr	r1, [pc, #108]	@ (801426c <VL53L0X_get_device_info+0x104>)
 80141fe:	461a      	mov	r2, r3
 8014200:	460b      	mov	r3, r1
 8014202:	cb03      	ldmia	r3!, {r0, r1}
 8014204:	6010      	str	r0, [r2, #0]
 8014206:	6051      	str	r1, [r2, #4]
                       VL53L0X_STRING_DEVICE_INFO_TYPE);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8014208:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801420c:	2b00      	cmp	r3, #0
 801420e:	d108      	bne.n	8014222 <VL53L0X_get_device_info+0xba>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_MODEL_ID,
 8014210:	683b      	ldr	r3, [r7, #0]
 8014212:	3360      	adds	r3, #96	@ 0x60
 8014214:	461a      	mov	r2, r3
 8014216:	21c0      	movs	r1, #192	@ 0xc0
 8014218:	6878      	ldr	r0, [r7, #4]
 801421a:	f000 f872 	bl	8014302 <VL53L0X_RdByte>
 801421e:	4603      	mov	r3, r0
 8014220:	73fb      	strb	r3, [r7, #15]
                            &pVL53L0X_DeviceInfo->ProductType);
  }

  if (Status == VL53L0X_ERROR_NONE) {
 8014222:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014226:	2b00      	cmp	r3, #0
 8014228:	d112      	bne.n	8014250 <VL53L0X_get_device_info+0xe8>
    Status = VL53L0X_RdByte(Dev, VL53L0X_REG_IDENTIFICATION_REVISION_ID,
 801422a:	f107 030e 	add.w	r3, r7, #14
 801422e:	461a      	mov	r2, r3
 8014230:	21c2      	movs	r1, #194	@ 0xc2
 8014232:	6878      	ldr	r0, [r7, #4]
 8014234:	f000 f865 	bl	8014302 <VL53L0X_RdByte>
 8014238:	4603      	mov	r3, r0
 801423a:	73fb      	strb	r3, [r7, #15]
                            &revision_id);
    pVL53L0X_DeviceInfo->ProductRevisionMajor = 1;
 801423c:	683b      	ldr	r3, [r7, #0]
 801423e:	2201      	movs	r2, #1
 8014240:	f883 2061 	strb.w	r2, [r3, #97]	@ 0x61
    pVL53L0X_DeviceInfo->ProductRevisionMinor = (revision_id & 0xF0) >> 4;
 8014244:	7bbb      	ldrb	r3, [r7, #14]
 8014246:	091b      	lsrs	r3, r3, #4
 8014248:	b2da      	uxtb	r2, r3
 801424a:	683b      	ldr	r3, [r7, #0]
 801424c:	f883 2062 	strb.w	r2, [r3, #98]	@ 0x62
  }

  return Status;
 8014250:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014254:	4618      	mov	r0, r3
 8014256:	3710      	adds	r7, #16
 8014258:	46bd      	mov	sp, r7
 801425a:	bdb0      	pop	{r4, r5, r7, pc}
 801425c:	08014cb4 	.word	0x08014cb4
 8014260:	08014cc0 	.word	0x08014cc0
 8014264:	08014ccc 	.word	0x08014ccc
 8014268:	08014cd8 	.word	0x08014cd8
 801426c:	08014cf0 	.word	0x08014cf0

08014270 <_I2CWrite>:
/* Private variables ---------------------------------------------------------*/
extern VL53L0X_Dev_t Dev;
/* Private function prototypes -----------------------------------------------*/
/* Exported functions --------------------------------------------------------*/

HAL_StatusTypeDef _I2CWrite(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 8014270:	b580      	push	{r7, lr}
 8014272:	b086      	sub	sp, #24
 8014274:	af00      	add	r7, sp, #0
 8014276:	60f8      	str	r0, [r7, #12]
 8014278:	60b9      	str	r1, [r7, #8]
 801427a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Transmit_DMA(Dev->I2cHandle, Dev->I2cDevAddr, pdata,
 801427c:	68fb      	ldr	r3, [r7, #12]
 801427e:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 8014282:	68fb      	ldr	r3, [r7, #12]
 8014284:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 8014288:	b2db      	uxtb	r3, r3
 801428a:	4619      	mov	r1, r3
 801428c:	687b      	ldr	r3, [r7, #4]
 801428e:	b29b      	uxth	r3, r3
 8014290:	68ba      	ldr	r2, [r7, #8]
 8014292:	f7ee fbeb 	bl	8002a6c <HAL_I2C_Master_Transmit_DMA>
 8014296:	4603      	mov	r3, r0
 8014298:	75fb      	strb	r3, [r7, #23]
                                       count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 801429a:	bf00      	nop
 801429c:	68fb      	ldr	r3, [r7, #12]
 801429e:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80142a2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80142a6:	b2db      	uxtb	r3, r3
 80142a8:	2b20      	cmp	r3, #32
 80142aa:	d1f7      	bne.n	801429c <_I2CWrite+0x2c>
  }
  return status;
 80142ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80142ae:	4618      	mov	r0, r3
 80142b0:	3718      	adds	r7, #24
 80142b2:	46bd      	mov	sp, r7
 80142b4:	bd80      	pop	{r7, pc}

080142b6 <_I2CRead>:

int _I2CRead(VL53L0X_DEV Dev, uint8_t *pdata, uint32_t count) {
 80142b6:	b580      	push	{r7, lr}
 80142b8:	b086      	sub	sp, #24
 80142ba:	af00      	add	r7, sp, #0
 80142bc:	60f8      	str	r0, [r7, #12]
 80142be:	60b9      	str	r1, [r7, #8]
 80142c0:	607a      	str	r2, [r7, #4]
  int status;
  // int i2c_time_out = I2C_TIME_OUT_BASE + count * I2C_TIME_OUT_BYTE;

  status = HAL_I2C_Master_Receive_DMA(Dev->I2cHandle, Dev->I2cDevAddr | 1,
 80142c2:	68fb      	ldr	r3, [r7, #12]
 80142c4:	f8d3 0158 	ldr.w	r0, [r3, #344]	@ 0x158
 80142c8:	68fb      	ldr	r3, [r7, #12]
 80142ca:	f893 315c 	ldrb.w	r3, [r3, #348]	@ 0x15c
 80142ce:	b2db      	uxtb	r3, r3
 80142d0:	f043 0301 	orr.w	r3, r3, #1
 80142d4:	b2db      	uxtb	r3, r3
 80142d6:	4619      	mov	r1, r3
 80142d8:	687b      	ldr	r3, [r7, #4]
 80142da:	b29b      	uxth	r3, r3
 80142dc:	68ba      	ldr	r2, [r7, #8]
 80142de:	f7ee fcd9 	bl	8002c94 <HAL_I2C_Master_Receive_DMA>
 80142e2:	4603      	mov	r3, r0
 80142e4:	617b      	str	r3, [r7, #20]
                                      pdata, count);
  while (Dev->I2cHandle->State != HAL_I2C_STATE_READY) {
 80142e6:	bf00      	nop
 80142e8:	68fb      	ldr	r3, [r7, #12]
 80142ea:	f8d3 3158 	ldr.w	r3, [r3, #344]	@ 0x158
 80142ee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80142f2:	b2db      	uxtb	r3, r3
 80142f4:	2b20      	cmp	r3, #32
 80142f6:	d1f7      	bne.n	80142e8 <_I2CRead+0x32>
  }
  return status;
 80142f8:	697b      	ldr	r3, [r7, #20]
}
 80142fa:	4618      	mov	r0, r3
 80142fc:	3718      	adds	r7, #24
 80142fe:	46bd      	mov	sp, r7
 8014300:	bd80      	pop	{r7, pc}

08014302 <VL53L0X_RdByte>:

VL53L0X_Error VL53L0X_RdByte(VL53L0X_DEV Dev, uint8_t index, uint8_t *data) {
 8014302:	b580      	push	{r7, lr}
 8014304:	b086      	sub	sp, #24
 8014306:	af00      	add	r7, sp, #0
 8014308:	60f8      	str	r0, [r7, #12]
 801430a:	460b      	mov	r3, r1
 801430c:	607a      	str	r2, [r7, #4]
 801430e:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014310:	2300      	movs	r3, #0
 8014312:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 8014314:	f107 030b 	add.w	r3, r7, #11
 8014318:	2201      	movs	r2, #1
 801431a:	4619      	mov	r1, r3
 801431c:	68f8      	ldr	r0, [r7, #12]
 801431e:	f7ff ffa7 	bl	8014270 <_I2CWrite>
 8014322:	4603      	mov	r3, r0
 8014324:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8014326:	7dbb      	ldrb	r3, [r7, #22]
 8014328:	2b00      	cmp	r3, #0
 801432a:	d002      	beq.n	8014332 <VL53L0X_RdByte+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801432c:	23ec      	movs	r3, #236	@ 0xec
 801432e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8014330:	e00d      	b.n	801434e <VL53L0X_RdByte+0x4c>
  }

  status_int = _I2CRead(Dev, data, 1);
 8014332:	2201      	movs	r2, #1
 8014334:	6879      	ldr	r1, [r7, #4]
 8014336:	68f8      	ldr	r0, [r7, #12]
 8014338:	f7ff ffbd 	bl	80142b6 <_I2CRead>
 801433c:	4603      	mov	r3, r0
 801433e:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8014340:	7dbb      	ldrb	r3, [r7, #22]
 8014342:	2b00      	cmp	r3, #0
 8014344:	d002      	beq.n	801434c <VL53L0X_RdByte+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014346:	23ec      	movs	r3, #236	@ 0xec
 8014348:	75fb      	strb	r3, [r7, #23]
 801434a:	e000      	b.n	801434e <VL53L0X_RdByte+0x4c>
  }
done:
 801434c:	bf00      	nop
  return Status;
 801434e:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8014352:	4618      	mov	r0, r3
 8014354:	3718      	adds	r7, #24
 8014356:	46bd      	mov	sp, r7
 8014358:	bd80      	pop	{r7, pc}
	...

0801435c <VL53L0X_WriteMulti>:

uint8_t _I2CBuffer[64];

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_WriteMulti(VL53L0X_DEV Dev, uint8_t index,
                                 volatile uint8_t *pdata, uint32_t count) {
 801435c:	b580      	push	{r7, lr}
 801435e:	b086      	sub	sp, #24
 8014360:	af00      	add	r7, sp, #0
 8014362:	60f8      	str	r0, [r7, #12]
 8014364:	607a      	str	r2, [r7, #4]
 8014366:	603b      	str	r3, [r7, #0]
 8014368:	460b      	mov	r3, r1
 801436a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status_int;
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801436c:	2300      	movs	r3, #0
 801436e:	75fb      	strb	r3, [r7, #23]

  if (count > sizeof(_I2CBuffer) - 1) {
 8014370:	683b      	ldr	r3, [r7, #0]
 8014372:	2b3f      	cmp	r3, #63	@ 0x3f
 8014374:	d902      	bls.n	801437c <VL53L0X_WriteMulti+0x20>
    return VL53L0X_ERROR_INVALID_PARAMS;
 8014376:	f06f 0303 	mvn.w	r3, #3
 801437a:	e017      	b.n	80143ac <VL53L0X_WriteMulti+0x50>
  }

  _I2CBuffer[0] = index;
 801437c:	4a0d      	ldr	r2, [pc, #52]	@ (80143b4 <VL53L0X_WriteMulti+0x58>)
 801437e:	7afb      	ldrb	r3, [r7, #11]
 8014380:	7013      	strb	r3, [r2, #0]
  memcpy(&_I2CBuffer[1], (const void *)pdata, count);
 8014382:	683a      	ldr	r2, [r7, #0]
 8014384:	6879      	ldr	r1, [r7, #4]
 8014386:	480c      	ldr	r0, [pc, #48]	@ (80143b8 <VL53L0X_WriteMulti+0x5c>)
 8014388:	f000 fb0a 	bl	80149a0 <memcpy>

  status_int = _I2CWrite(Dev, _I2CBuffer, count + 1);
 801438c:	683b      	ldr	r3, [r7, #0]
 801438e:	3301      	adds	r3, #1
 8014390:	461a      	mov	r2, r3
 8014392:	4908      	ldr	r1, [pc, #32]	@ (80143b4 <VL53L0X_WriteMulti+0x58>)
 8014394:	68f8      	ldr	r0, [r7, #12]
 8014396:	f7ff ff6b 	bl	8014270 <_I2CWrite>
 801439a:	4603      	mov	r3, r0
 801439c:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 801439e:	7dbb      	ldrb	r3, [r7, #22]
 80143a0:	2b00      	cmp	r3, #0
 80143a2:	d001      	beq.n	80143a8 <VL53L0X_WriteMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80143a4:	23ec      	movs	r3, #236	@ 0xec
 80143a6:	75fb      	strb	r3, [r7, #23]
  }

  return Status;
 80143a8:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80143ac:	4618      	mov	r0, r3
 80143ae:	3718      	adds	r7, #24
 80143b0:	46bd      	mov	sp, r7
 80143b2:	bd80      	pop	{r7, pc}
 80143b4:	20002430 	.word	0x20002430
 80143b8:	20002431 	.word	0x20002431

080143bc <VL53L0X_ReadMulti>:

// the ranging_sensor_comms.dll will take care of the page selection
VL53L0X_Error VL53L0X_ReadMulti(VL53L0X_DEV Dev, uint8_t index, uint8_t *pdata,
                                uint32_t count) {
 80143bc:	b580      	push	{r7, lr}
 80143be:	b086      	sub	sp, #24
 80143c0:	af00      	add	r7, sp, #0
 80143c2:	60f8      	str	r0, [r7, #12]
 80143c4:	607a      	str	r2, [r7, #4]
 80143c6:	603b      	str	r3, [r7, #0]
 80143c8:	460b      	mov	r3, r1
 80143ca:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80143cc:	2300      	movs	r3, #0
 80143ce:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 80143d0:	f107 030b 	add.w	r3, r7, #11
 80143d4:	2201      	movs	r2, #1
 80143d6:	4619      	mov	r1, r3
 80143d8:	68f8      	ldr	r0, [r7, #12]
 80143da:	f7ff ff49 	bl	8014270 <_I2CWrite>
 80143de:	4603      	mov	r3, r0
 80143e0:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80143e2:	7dbb      	ldrb	r3, [r7, #22]
 80143e4:	2b00      	cmp	r3, #0
 80143e6:	d002      	beq.n	80143ee <VL53L0X_ReadMulti+0x32>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80143e8:	23ec      	movs	r3, #236	@ 0xec
 80143ea:	75fb      	strb	r3, [r7, #23]
    goto done;
 80143ec:	e00d      	b.n	801440a <VL53L0X_ReadMulti+0x4e>
  }

  status_int = _I2CRead(Dev, pdata, count);
 80143ee:	683a      	ldr	r2, [r7, #0]
 80143f0:	6879      	ldr	r1, [r7, #4]
 80143f2:	68f8      	ldr	r0, [r7, #12]
 80143f4:	f7ff ff5f 	bl	80142b6 <_I2CRead>
 80143f8:	4603      	mov	r3, r0
 80143fa:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80143fc:	7dbb      	ldrb	r3, [r7, #22]
 80143fe:	2b00      	cmp	r3, #0
 8014400:	d002      	beq.n	8014408 <VL53L0X_ReadMulti+0x4c>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014402:	23ec      	movs	r3, #236	@ 0xec
 8014404:	75fb      	strb	r3, [r7, #23]
 8014406:	e000      	b.n	801440a <VL53L0X_ReadMulti+0x4e>
  }
done:
 8014408:	bf00      	nop
  return Status;
 801440a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801440e:	4618      	mov	r0, r3
 8014410:	3718      	adds	r7, #24
 8014412:	46bd      	mov	sp, r7
 8014414:	bd80      	pop	{r7, pc}
	...

08014418 <VL53L0X_RdWord>:

VL53L0X_Error VL53L0X_RdWord(VL53L0X_DEV Dev, uint8_t index, uint16_t *data) {
 8014418:	b580      	push	{r7, lr}
 801441a:	b086      	sub	sp, #24
 801441c:	af00      	add	r7, sp, #0
 801441e:	60f8      	str	r0, [r7, #12]
 8014420:	460b      	mov	r3, r1
 8014422:	607a      	str	r2, [r7, #4]
 8014424:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014426:	2300      	movs	r3, #0
 8014428:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 801442a:	f107 030b 	add.w	r3, r7, #11
 801442e:	2201      	movs	r2, #1
 8014430:	4619      	mov	r1, r3
 8014432:	68f8      	ldr	r0, [r7, #12]
 8014434:	f7ff ff1c 	bl	8014270 <_I2CWrite>
 8014438:	4603      	mov	r3, r0
 801443a:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 801443c:	7dbb      	ldrb	r3, [r7, #22]
 801443e:	2b00      	cmp	r3, #0
 8014440:	d002      	beq.n	8014448 <VL53L0X_RdWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014442:	23ec      	movs	r3, #236	@ 0xec
 8014444:	75fb      	strb	r3, [r7, #23]
    goto done;
 8014446:	e016      	b.n	8014476 <VL53L0X_RdWord+0x5e>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 2);
 8014448:	2202      	movs	r2, #2
 801444a:	490e      	ldr	r1, [pc, #56]	@ (8014484 <VL53L0X_RdWord+0x6c>)
 801444c:	68f8      	ldr	r0, [r7, #12]
 801444e:	f7ff ff32 	bl	80142b6 <_I2CRead>
 8014452:	4603      	mov	r3, r0
 8014454:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 8014456:	7dbb      	ldrb	r3, [r7, #22]
 8014458:	2b00      	cmp	r3, #0
 801445a:	d002      	beq.n	8014462 <VL53L0X_RdWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801445c:	23ec      	movs	r3, #236	@ 0xec
 801445e:	75fb      	strb	r3, [r7, #23]
    goto done;
 8014460:	e009      	b.n	8014476 <VL53L0X_RdWord+0x5e>
  }

  *data = ((uint16_t)_I2CBuffer[0] << 8) + (uint16_t)_I2CBuffer[1];
 8014462:	4b08      	ldr	r3, [pc, #32]	@ (8014484 <VL53L0X_RdWord+0x6c>)
 8014464:	781b      	ldrb	r3, [r3, #0]
 8014466:	021b      	lsls	r3, r3, #8
 8014468:	b29b      	uxth	r3, r3
 801446a:	4a06      	ldr	r2, [pc, #24]	@ (8014484 <VL53L0X_RdWord+0x6c>)
 801446c:	7852      	ldrb	r2, [r2, #1]
 801446e:	4413      	add	r3, r2
 8014470:	b29a      	uxth	r2, r3
 8014472:	687b      	ldr	r3, [r7, #4]
 8014474:	801a      	strh	r2, [r3, #0]
done:
  return Status;
 8014476:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 801447a:	4618      	mov	r0, r3
 801447c:	3718      	adds	r7, #24
 801447e:	46bd      	mov	sp, r7
 8014480:	bd80      	pop	{r7, pc}
 8014482:	bf00      	nop
 8014484:	20002430 	.word	0x20002430

08014488 <VL53L0X_RdDWord>:

VL53L0X_Error VL53L0X_RdDWord(VL53L0X_DEV Dev, uint8_t index, uint32_t *data) {
 8014488:	b580      	push	{r7, lr}
 801448a:	b086      	sub	sp, #24
 801448c:	af00      	add	r7, sp, #0
 801448e:	60f8      	str	r0, [r7, #12]
 8014490:	460b      	mov	r3, r1
 8014492:	607a      	str	r2, [r7, #4]
 8014494:	72fb      	strb	r3, [r7, #11]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014496:	2300      	movs	r3, #0
 8014498:	75fb      	strb	r3, [r7, #23]
  HAL_StatusTypeDef status_int;

  status_int = _I2CWrite(Dev, &index, 1);
 801449a:	f107 030b 	add.w	r3, r7, #11
 801449e:	2201      	movs	r2, #1
 80144a0:	4619      	mov	r1, r3
 80144a2:	68f8      	ldr	r0, [r7, #12]
 80144a4:	f7ff fee4 	bl	8014270 <_I2CWrite>
 80144a8:	4603      	mov	r3, r0
 80144aa:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80144ac:	7dbb      	ldrb	r3, [r7, #22]
 80144ae:	2b00      	cmp	r3, #0
 80144b0:	d002      	beq.n	80144b8 <VL53L0X_RdDWord+0x30>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80144b2:	23ec      	movs	r3, #236	@ 0xec
 80144b4:	75fb      	strb	r3, [r7, #23]
    goto done;
 80144b6:	e01c      	b.n	80144f2 <VL53L0X_RdDWord+0x6a>
  }

  status_int = _I2CRead(Dev, _I2CBuffer, 4);
 80144b8:	2204      	movs	r2, #4
 80144ba:	4911      	ldr	r1, [pc, #68]	@ (8014500 <VL53L0X_RdDWord+0x78>)
 80144bc:	68f8      	ldr	r0, [r7, #12]
 80144be:	f7ff fefa 	bl	80142b6 <_I2CRead>
 80144c2:	4603      	mov	r3, r0
 80144c4:	75bb      	strb	r3, [r7, #22]

  if (status_int != HAL_OK) {
 80144c6:	7dbb      	ldrb	r3, [r7, #22]
 80144c8:	2b00      	cmp	r3, #0
 80144ca:	d002      	beq.n	80144d2 <VL53L0X_RdDWord+0x4a>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 80144cc:	23ec      	movs	r3, #236	@ 0xec
 80144ce:	75fb      	strb	r3, [r7, #23]
    goto done;
 80144d0:	e00f      	b.n	80144f2 <VL53L0X_RdDWord+0x6a>
  }

  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 80144d2:	4b0b      	ldr	r3, [pc, #44]	@ (8014500 <VL53L0X_RdDWord+0x78>)
 80144d4:	781b      	ldrb	r3, [r3, #0]
 80144d6:	061a      	lsls	r2, r3, #24
 80144d8:	4b09      	ldr	r3, [pc, #36]	@ (8014500 <VL53L0X_RdDWord+0x78>)
 80144da:	785b      	ldrb	r3, [r3, #1]
 80144dc:	041b      	lsls	r3, r3, #16
 80144de:	441a      	add	r2, r3
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 80144e0:	4b07      	ldr	r3, [pc, #28]	@ (8014500 <VL53L0X_RdDWord+0x78>)
 80144e2:	789b      	ldrb	r3, [r3, #2]
 80144e4:	021b      	lsls	r3, r3, #8
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 80144e6:	4413      	add	r3, r2
          ((uint32_t)_I2CBuffer[2] << 8) + (uint32_t)_I2CBuffer[3];
 80144e8:	4a05      	ldr	r2, [pc, #20]	@ (8014500 <VL53L0X_RdDWord+0x78>)
 80144ea:	78d2      	ldrb	r2, [r2, #3]
 80144ec:	441a      	add	r2, r3
  *data = ((uint32_t)_I2CBuffer[0] << 24) + ((uint32_t)_I2CBuffer[1] << 16) +
 80144ee:	687b      	ldr	r3, [r7, #4]
 80144f0:	601a      	str	r2, [r3, #0]

done:
  return Status;
 80144f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80144f6:	4618      	mov	r0, r3
 80144f8:	3718      	adds	r7, #24
 80144fa:	46bd      	mov	sp, r7
 80144fc:	bd80      	pop	{r7, pc}
 80144fe:	bf00      	nop
 8014500:	20002430 	.word	0x20002430

08014504 <VL53L0X_WrByte>:

VL53L0X_Error VL53L0X_WrByte(VL53L0X_DEV Dev, uint8_t index, uint8_t data) {
 8014504:	b580      	push	{r7, lr}
 8014506:	b084      	sub	sp, #16
 8014508:	af00      	add	r7, sp, #0
 801450a:	6078      	str	r0, [r7, #4]
 801450c:	460b      	mov	r3, r1
 801450e:	70fb      	strb	r3, [r7, #3]
 8014510:	4613      	mov	r3, r2
 8014512:	70bb      	strb	r3, [r7, #2]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 8014514:	2300      	movs	r3, #0
 8014516:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8014518:	4a0b      	ldr	r2, [pc, #44]	@ (8014548 <VL53L0X_WrByte+0x44>)
 801451a:	78fb      	ldrb	r3, [r7, #3]
 801451c:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data;
 801451e:	4a0a      	ldr	r2, [pc, #40]	@ (8014548 <VL53L0X_WrByte+0x44>)
 8014520:	78bb      	ldrb	r3, [r7, #2]
 8014522:	7053      	strb	r3, [r2, #1]

  status_int = _I2CWrite(Dev, _I2CBuffer, 2);
 8014524:	2202      	movs	r2, #2
 8014526:	4908      	ldr	r1, [pc, #32]	@ (8014548 <VL53L0X_WrByte+0x44>)
 8014528:	6878      	ldr	r0, [r7, #4]
 801452a:	f7ff fea1 	bl	8014270 <_I2CWrite>
 801452e:	4603      	mov	r3, r0
 8014530:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8014532:	7bbb      	ldrb	r3, [r7, #14]
 8014534:	2b00      	cmp	r3, #0
 8014536:	d001      	beq.n	801453c <VL53L0X_WrByte+0x38>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 8014538:	23ec      	movs	r3, #236	@ 0xec
 801453a:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 801453c:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014540:	4618      	mov	r0, r3
 8014542:	3710      	adds	r7, #16
 8014544:	46bd      	mov	sp, r7
 8014546:	bd80      	pop	{r7, pc}
 8014548:	20002430 	.word	0x20002430

0801454c <VL53L0X_WrWord>:

VL53L0X_Error VL53L0X_WrWord(VL53L0X_DEV Dev, uint8_t index, uint16_t data) {
 801454c:	b580      	push	{r7, lr}
 801454e:	b084      	sub	sp, #16
 8014550:	af00      	add	r7, sp, #0
 8014552:	6078      	str	r0, [r7, #4]
 8014554:	460b      	mov	r3, r1
 8014556:	70fb      	strb	r3, [r7, #3]
 8014558:	4613      	mov	r3, r2
 801455a:	803b      	strh	r3, [r7, #0]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 801455c:	2300      	movs	r3, #0
 801455e:	73fb      	strb	r3, [r7, #15]
  HAL_StatusTypeDef status_int;

  _I2CBuffer[0] = index;
 8014560:	4a0f      	ldr	r2, [pc, #60]	@ (80145a0 <VL53L0X_WrWord+0x54>)
 8014562:	78fb      	ldrb	r3, [r7, #3]
 8014564:	7013      	strb	r3, [r2, #0]
  _I2CBuffer[1] = data >> 8;
 8014566:	883b      	ldrh	r3, [r7, #0]
 8014568:	0a1b      	lsrs	r3, r3, #8
 801456a:	b29b      	uxth	r3, r3
 801456c:	b2da      	uxtb	r2, r3
 801456e:	4b0c      	ldr	r3, [pc, #48]	@ (80145a0 <VL53L0X_WrWord+0x54>)
 8014570:	705a      	strb	r2, [r3, #1]
  _I2CBuffer[2] = data & 0x00FF;
 8014572:	883b      	ldrh	r3, [r7, #0]
 8014574:	b2da      	uxtb	r2, r3
 8014576:	4b0a      	ldr	r3, [pc, #40]	@ (80145a0 <VL53L0X_WrWord+0x54>)
 8014578:	709a      	strb	r2, [r3, #2]

  status_int = _I2CWrite(Dev, _I2CBuffer, 3);
 801457a:	2203      	movs	r2, #3
 801457c:	4908      	ldr	r1, [pc, #32]	@ (80145a0 <VL53L0X_WrWord+0x54>)
 801457e:	6878      	ldr	r0, [r7, #4]
 8014580:	f7ff fe76 	bl	8014270 <_I2CWrite>
 8014584:	4603      	mov	r3, r0
 8014586:	73bb      	strb	r3, [r7, #14]

  if (status_int != HAL_OK) {
 8014588:	7bbb      	ldrb	r3, [r7, #14]
 801458a:	2b00      	cmp	r3, #0
 801458c:	d001      	beq.n	8014592 <VL53L0X_WrWord+0x46>
    Status = VL53L0X_ERROR_CONTROL_INTERFACE;
 801458e:	23ec      	movs	r3, #236	@ 0xec
 8014590:	73fb      	strb	r3, [r7, #15]
  }

  return Status;
 8014592:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014596:	4618      	mov	r0, r3
 8014598:	3710      	adds	r7, #16
 801459a:	46bd      	mov	sp, r7
 801459c:	bd80      	pop	{r7, pc}
 801459e:	bf00      	nop
 80145a0:	20002430 	.word	0x20002430

080145a4 <VL53L0X_UpdateByte>:

VL53L0X_Error VL53L0X_UpdateByte(VL53L0X_DEV Dev, uint8_t index,
                                 uint8_t AndData, uint8_t OrData) {
 80145a4:	b580      	push	{r7, lr}
 80145a6:	b084      	sub	sp, #16
 80145a8:	af00      	add	r7, sp, #0
 80145aa:	6078      	str	r0, [r7, #4]
 80145ac:	4608      	mov	r0, r1
 80145ae:	4611      	mov	r1, r2
 80145b0:	461a      	mov	r2, r3
 80145b2:	4603      	mov	r3, r0
 80145b4:	70fb      	strb	r3, [r7, #3]
 80145b6:	460b      	mov	r3, r1
 80145b8:	70bb      	strb	r3, [r7, #2]
 80145ba:	4613      	mov	r3, r2
 80145bc:	707b      	strb	r3, [r7, #1]
  VL53L0X_Error Status = VL53L0X_ERROR_NONE;
 80145be:	2300      	movs	r3, #0
 80145c0:	73fb      	strb	r3, [r7, #15]
  uint8_t data;

  Status = VL53L0X_RdByte(Dev, index, &data);
 80145c2:	f107 020e 	add.w	r2, r7, #14
 80145c6:	78fb      	ldrb	r3, [r7, #3]
 80145c8:	4619      	mov	r1, r3
 80145ca:	6878      	ldr	r0, [r7, #4]
 80145cc:	f7ff fe99 	bl	8014302 <VL53L0X_RdByte>
 80145d0:	4603      	mov	r3, r0
 80145d2:	73fb      	strb	r3, [r7, #15]

  if (Status) {
 80145d4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80145d8:	2b00      	cmp	r3, #0
 80145da:	d110      	bne.n	80145fe <VL53L0X_UpdateByte+0x5a>
    goto done;
  }

  data = (data & AndData) | OrData;
 80145dc:	7bba      	ldrb	r2, [r7, #14]
 80145de:	78bb      	ldrb	r3, [r7, #2]
 80145e0:	4013      	ands	r3, r2
 80145e2:	b2da      	uxtb	r2, r3
 80145e4:	787b      	ldrb	r3, [r7, #1]
 80145e6:	4313      	orrs	r3, r2
 80145e8:	b2db      	uxtb	r3, r3
 80145ea:	73bb      	strb	r3, [r7, #14]
  Status = VL53L0X_WrByte(Dev, index, data);
 80145ec:	7bba      	ldrb	r2, [r7, #14]
 80145ee:	78fb      	ldrb	r3, [r7, #3]
 80145f0:	4619      	mov	r1, r3
 80145f2:	6878      	ldr	r0, [r7, #4]
 80145f4:	f7ff ff86 	bl	8014504 <VL53L0X_WrByte>
 80145f8:	4603      	mov	r3, r0
 80145fa:	73fb      	strb	r3, [r7, #15]
 80145fc:	e000      	b.n	8014600 <VL53L0X_UpdateByte+0x5c>
    goto done;
 80145fe:	bf00      	nop
done:
  return Status;
 8014600:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014604:	4618      	mov	r0, r3
 8014606:	3710      	adds	r7, #16
 8014608:	46bd      	mov	sp, r7
 801460a:	bd80      	pop	{r7, pc}

0801460c <VL53L0X_PollingDelay>:
  }

  return Status;
}

VL53L0X_Error VL53L0X_PollingDelay(VL53L0X_DEV Dev) {
 801460c:	b580      	push	{r7, lr}
 801460e:	b084      	sub	sp, #16
 8014610:	af00      	add	r7, sp, #0
 8014612:	6078      	str	r0, [r7, #4]
  VL53L0X_Error status = VL53L0X_ERROR_NONE;
 8014614:	2300      	movs	r3, #0
 8014616:	73fb      	strb	r3, [r7, #15]

  // do nothing
  VL53L0X_OsDelay();
 8014618:	2002      	movs	r0, #2
 801461a:	f7ed fb5b 	bl	8001cd4 <HAL_Delay>
  return status;
 801461e:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8014622:	4618      	mov	r0, r3
 8014624:	3710      	adds	r7, #16
 8014626:	46bd      	mov	sp, r7
 8014628:	bd80      	pop	{r7, pc}
	...

0801462c <vl53l0x_initialize>:

/**
 * @brief  VL53L0X proximity sensor Initialization.
 */
VL53L0X_Error vl53l0x_initialize(void)
{
 801462c:	b580      	push	{r7, lr}
 801462e:	b09c      	sub	sp, #112	@ 0x70
 8014630:	af00      	add	r7, sp, #0

  /* end sensor shutdown */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin,
 8014632:	2201      	movs	r2, #1
 8014634:	2140      	movs	r1, #64	@ 0x40
 8014636:	4827      	ldr	r0, [pc, #156]	@ (80146d4 <vl53l0x_initialize+0xa8>)
 8014638:	f7ee f94c 	bl	80028d4 <HAL_GPIO_WritePin>
                    GPIO_PIN_SET); /* Xshutdown pin, active low */

  HAL_Delay(2); /* tboot after Xshut is 1.2 ms max - DS p 14 */
 801463c:	2002      	movs	r0, #2
 801463e:	f7ed fb49 	bl	8001cd4 <HAL_Delay>

  uint16_t vl53l0x_id = 0;
 8014642:	2300      	movs	r3, #0
 8014644:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
  VL53L0X_Error ret_value = 1; /* all error codes are defined <=0, so set it to something that is not defined */
 8014648:	2301      	movs	r3, #1
 801464a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  VL53L0X_DeviceInfo_t VL53L0X_DeviceInfo;
  VL53L0X_Dev_t  *pDev = &Dev;
 801464e:	4b22      	ldr	r3, [pc, #136]	@ (80146d8 <vl53l0x_initialize+0xac>)
 8014650:	66bb      	str	r3, [r7, #104]	@ 0x68

  Dev.I2cHandle = &hi2c2;
 8014652:	4b21      	ldr	r3, [pc, #132]	@ (80146d8 <vl53l0x_initialize+0xac>)
 8014654:	4a21      	ldr	r2, [pc, #132]	@ (80146dc <vl53l0x_initialize+0xb0>)
 8014656:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
  Dev.I2cDevAddr = ((uint16_t)(VL53L0X_I2C_ADDR)) << 1;
 801465a:	4b1f      	ldr	r3, [pc, #124]	@ (80146d8 <vl53l0x_initialize+0xac>)
 801465c:	2252      	movs	r2, #82	@ 0x52
 801465e:	f883 215c 	strb.w	r2, [r3, #348]	@ 0x15c

  ret_value = VL53L0X_GetDeviceInfo(pDev, &VL53L0X_DeviceInfo);
 8014662:	463b      	mov	r3, r7
 8014664:	4619      	mov	r1, r3
 8014666:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8014668:	f7fb fa64 	bl	800fb34 <VL53L0X_GetDeviceInfo>
 801466c:	4603      	mov	r3, r0
 801466e:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  if (ret_value == VL53L0X_ERROR_NONE)
 8014672:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8014676:	2b00      	cmp	r3, #0
 8014678:	d125      	bne.n	80146c6 <vl53l0x_initialize+0x9a>
  {
	  ret_value = VL53L0X_RdWord(pDev, VL53L0X_REG_IDENTIFICATION_MODEL_ID, &vl53l0x_id);
 801467a:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 801467e:	461a      	mov	r2, r3
 8014680:	21c0      	movs	r1, #192	@ 0xc0
 8014682:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 8014684:	f7ff fec8 	bl	8014418 <VL53L0X_RdWord>
 8014688:	4603      	mov	r3, r0
 801468a:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
	  if (ret_value == VL53L0X_ERROR_NONE)
 801468e:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 8014692:	2b00      	cmp	r3, #0
 8014694:	d117      	bne.n	80146c6 <vl53l0x_initialize+0x9a>
	  {
    	if (vl53l0x_id == VL53L0X_ID)
 8014696:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 801469a:	f64e 62aa 	movw	r2, #61098	@ 0xeeaa
 801469e:	4293      	cmp	r3, r2
 80146a0:	d111      	bne.n	80146c6 <vl53l0x_initialize+0x9a>
    	{
    	  ret_value = VL53L0X_DataInit(pDev);
 80146a2:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80146a4:	f7fb fa6e 	bl	800fb84 <VL53L0X_DataInit>
 80146a8:	4603      	mov	r3, r0
 80146aa:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
    	  if (ret_value == VL53L0X_ERROR_NONE)
 80146ae:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
 80146b2:	2b00      	cmp	r3, #0
 80146b4:	d107      	bne.n	80146c6 <vl53l0x_initialize+0x9a>
    	  {
    		  Dev.Present = 1;
 80146b6:	4b08      	ldr	r3, [pc, #32]	@ (80146d8 <vl53l0x_initialize+0xac>)
 80146b8:	2201      	movs	r2, #1
 80146ba:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164
    		  SetupContinousIntMeasurement(pDev,200000); /* period given in usec ->200msec that is required for 'performance mode' */
 80146be:	4908      	ldr	r1, [pc, #32]	@ (80146e0 <vl53l0x_initialize+0xb4>)
 80146c0:	6eb8      	ldr	r0, [r7, #104]	@ 0x68
 80146c2:	f000 f80f 	bl	80146e4 <SetupContinousIntMeasurement>
    	  }
    	}
	  }
  }
  return ret_value;
 80146c6:	f997 306f 	ldrsb.w	r3, [r7, #111]	@ 0x6f
}
 80146ca:	4618      	mov	r0, r3
 80146cc:	3770      	adds	r7, #112	@ 0x70
 80146ce:	46bd      	mov	sp, r7
 80146d0:	bd80      	pop	{r7, pc}
 80146d2:	bf00      	nop
 80146d4:	48000800 	.word	0x48000800
 80146d8:	20002470 	.word	0x20002470
 80146dc:	20000388 	.word	0x20000388
 80146e0:	00030d40 	.word	0x00030d40

080146e4 <SetupContinousIntMeasurement>:
/**
 *  Setup sensor for continuous measurement defined by the parameter period that is raising an interrupt
 *  after measurement, setting is considering the high-accuracy mode that has a min period of 200msec
 */
VL53L0X_Error SetupContinousIntMeasurement(VL53L0X_Dev_t *pDev, int period)
{
 80146e4:	b580      	push	{r7, lr}
 80146e6:	b086      	sub	sp, #24
 80146e8:	af00      	add	r7, sp, #0
 80146ea:	6078      	str	r0, [r7, #4]
 80146ec:	6039      	str	r1, [r7, #0]
	VL53L0X_Error ret_value = 1;
 80146ee:	2301      	movs	r3, #1
 80146f0:	75fb      	strb	r3, [r7, #23]
	uint32_t refSpadCount;
	uint8_t isApertureSpads;
	uint8_t VhvSettings;
	uint8_t PhaseCal;

	ret_value = VL53L0X_StaticInit(pDev); // Device Initialization
 80146f2:	6878      	ldr	r0, [r7, #4]
 80146f4:	f7fb fb5a 	bl	800fdac <VL53L0X_StaticInit>
 80146f8:	4603      	mov	r3, r0
 80146fa:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 80146fc:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014700:	2b00      	cmp	r3, #0
 8014702:	d002      	beq.n	801470a <SetupContinousIntMeasurement+0x26>
		return ret_value;
 8014704:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014708:	e074      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_PerformRefCalibration(pDev, &VhvSettings, &PhaseCal); // Device Initialization
 801470a:	f107 020a 	add.w	r2, r7, #10
 801470e:	f107 030b 	add.w	r3, r7, #11
 8014712:	4619      	mov	r1, r3
 8014714:	6878      	ldr	r0, [r7, #4]
 8014716:	f7fc fa07 	bl	8010b28 <VL53L0X_PerformRefCalibration>
 801471a:	4603      	mov	r3, r0
 801471c:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 801471e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014722:	2b00      	cmp	r3, #0
 8014724:	d002      	beq.n	801472c <SetupContinousIntMeasurement+0x48>
		return ret_value;
 8014726:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801472a:	e063      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetDeviceMode(pDev,
 801472c:	2101      	movs	r1, #1
 801472e:	6878      	ldr	r0, [r7, #4]
 8014730:	f7fb fd52 	bl	80101d8 <VL53L0X_SetDeviceMode>
 8014734:	4603      	mov	r3, r0
 8014736:	75fb      	strb	r3, [r7, #23]
	VL53L0X_DEVICEMODE_CONTINUOUS_RANGING); // Setup in continuous mode ranging mode
	if (ret_value != VL53L0X_ERROR_NONE) {
 8014738:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801473c:	2b00      	cmp	r3, #0
 801473e:	d002      	beq.n	8014746 <SetupContinousIntMeasurement+0x62>
		return ret_value;
 8014740:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014744:	e056      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8014746:	2201      	movs	r2, #1
 8014748:	2100      	movs	r1, #0
 801474a:	6878      	ldr	r0, [r7, #4]
 801474c:	f7fb ffe6 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 8014750:	4603      	mov	r3, r0
 8014752:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8014754:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014758:	2b00      	cmp	r3, #0
 801475a:	d002      	beq.n	8014762 <SetupContinousIntMeasurement+0x7e>
		return ret_value;
 801475c:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014760:	e048      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckEnable(pDev,
 8014762:	2201      	movs	r2, #1
 8014764:	2101      	movs	r1, #1
 8014766:	6878      	ldr	r0, [r7, #4]
 8014768:	f7fb ffd8 	bl	801071c <VL53L0X_SetLimitCheckEnable>
 801476c:	4603      	mov	r3, r0
 801476e:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE, 1);
	if (ret_value != VL53L0X_ERROR_NONE) {
 8014770:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014774:	2b00      	cmp	r3, #0
 8014776:	d002      	beq.n	801477e <SetupContinousIntMeasurement+0x9a>
		return ret_value;
 8014778:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801477c:	e03a      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 801477e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8014782:	2101      	movs	r1, #1
 8014784:	6878      	ldr	r0, [r7, #4]
 8014786:	f7fc f879 	bl	801087c <VL53L0X_SetLimitCheckValue>
 801478a:	4603      	mov	r3, r0
 801478c:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGNAL_RATE_FINAL_RANGE,
			(FixPoint1616_t) (0.25 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 801478e:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8014792:	2b00      	cmp	r3, #0
 8014794:	d002      	beq.n	801479c <SetupContinousIntMeasurement+0xb8>
		return ret_value;
 8014796:	f997 3017 	ldrsb.w	r3, [r7, #23]
 801479a:	e02b      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetLimitCheckValue(pDev,
 801479c:	f44f 1290 	mov.w	r2, #1179648	@ 0x120000
 80147a0:	2100      	movs	r1, #0
 80147a2:	6878      	ldr	r0, [r7, #4]
 80147a4:	f7fc f86a 	bl	801087c <VL53L0X_SetLimitCheckValue>
 80147a8:	4603      	mov	r3, r0
 80147aa:	75fb      	strb	r3, [r7, #23]
	VL53L0X_CHECKENABLE_SIGMA_FINAL_RANGE, (FixPoint1616_t) (18 * 65536));
	if (ret_value != VL53L0X_ERROR_NONE) {
 80147ac:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80147b0:	2b00      	cmp	r3, #0
 80147b2:	d002      	beq.n	80147ba <SetupContinousIntMeasurement+0xd6>
		return ret_value;
 80147b4:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80147b8:	e01c      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
			max(200000, period));
 80147ba:	4b10      	ldr	r3, [pc, #64]	@ (80147fc <SetupContinousIntMeasurement+0x118>)
 80147bc:	613b      	str	r3, [r7, #16]
 80147be:	683b      	ldr	r3, [r7, #0]
 80147c0:	60fb      	str	r3, [r7, #12]
 80147c2:	68fa      	ldr	r2, [r7, #12]
 80147c4:	693b      	ldr	r3, [r7, #16]
 80147c6:	4293      	cmp	r3, r2
 80147c8:	bfb8      	it	lt
 80147ca:	4613      	movlt	r3, r2
	ret_value = VL53L0X_SetMeasurementTimingBudgetMicroSeconds(pDev,
 80147cc:	4619      	mov	r1, r3
 80147ce:	6878      	ldr	r0, [r7, #4]
 80147d0:	f7fb fd61 	bl	8010296 <VL53L0X_SetMeasurementTimingBudgetMicroSeconds>
 80147d4:	4603      	mov	r3, r0
 80147d6:	75fb      	strb	r3, [r7, #23]
	if (ret_value != VL53L0X_ERROR_NONE) {
 80147d8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80147dc:	2b00      	cmp	r3, #0
 80147de:	d002      	beq.n	80147e6 <SetupContinousIntMeasurement+0x102>
		return ret_value;
 80147e0:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80147e4:	e006      	b.n	80147f4 <SetupContinousIntMeasurement+0x110>
	}

	ret_value = VL53L0X_StartMeasurement(pDev);
 80147e6:	6878      	ldr	r0, [r7, #4]
 80147e8:	f7fc fa1a 	bl	8010c20 <VL53L0X_StartMeasurement>
 80147ec:	4603      	mov	r3, r0
 80147ee:	75fb      	strb	r3, [r7, #23]

	return ret_value;
 80147f0:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80147f4:	4618      	mov	r0, r3
 80147f6:	3718      	adds	r7, #24
 80147f8:	46bd      	mov	sp, r7
 80147fa:	bd80      	pop	{r7, pc}
 80147fc:	00030d40 	.word	0x00030d40

08014800 <VL53L0X_data_ready>:

HAL_StatusTypeDef VL53L0X_data_ready(void)
{
 8014800:	b580      	push	{r7, lr}
 8014802:	b082      	sub	sp, #8
 8014804:	af00      	add	r7, sp, #0
	volatile VL53L0X_Error ret_value = 1;
 8014806:	2301      	movs	r3, #1
 8014808:	71fb      	strb	r3, [r7, #7]
	ret_value = VL53L0X_GetRangingMeasurementData(&Dev, &vl53l0x_values);
 801480a:	4910      	ldr	r1, [pc, #64]	@ (801484c <VL53L0X_data_ready+0x4c>)
 801480c:	4810      	ldr	r0, [pc, #64]	@ (8014850 <VL53L0X_data_ready+0x50>)
 801480e:	f7fc fad3 	bl	8010db8 <VL53L0X_GetRangingMeasurementData>
 8014812:	4603      	mov	r3, r0
 8014814:	71fb      	strb	r3, [r7, #7]
    if (ret_value == VL53L0X_ERROR_NONE)
 8014816:	79fb      	ldrb	r3, [r7, #7]
 8014818:	b25b      	sxtb	r3, r3
 801481a:	2b00      	cmp	r3, #0
 801481c:	d105      	bne.n	801482a <VL53L0X_data_ready+0x2a>
    {
    	ret_value = VL53L0X_ClearInterruptMask(&Dev, 0);
 801481e:	2100      	movs	r1, #0
 8014820:	480b      	ldr	r0, [pc, #44]	@ (8014850 <VL53L0X_data_ready+0x50>)
 8014822:	f7fc fd6b 	bl	80112fc <VL53L0X_ClearInterruptMask>
 8014826:	4603      	mov	r3, r0
 8014828:	71fb      	strb	r3, [r7, #7]
    }

    osSemaphoreRelease(I2C2availableHandle);
 801482a:	4b0a      	ldr	r3, [pc, #40]	@ (8014854 <VL53L0X_data_ready+0x54>)
 801482c:	681b      	ldr	r3, [r3, #0]
 801482e:	4618      	mov	r0, r3
 8014830:	f7f4 fada 	bl	8008de8 <osSemaphoreRelease>
    if (ret_value == VL53L0X_ERROR_NONE)
 8014834:	79fb      	ldrb	r3, [r7, #7]
 8014836:	b25b      	sxtb	r3, r3
 8014838:	2b00      	cmp	r3, #0
 801483a:	d101      	bne.n	8014840 <VL53L0X_data_ready+0x40>
    {
    	return HAL_OK;
 801483c:	2300      	movs	r3, #0
 801483e:	e000      	b.n	8014842 <VL53L0X_data_ready+0x42>
    }
    else
    {
    	return HAL_BUSY;
 8014840:	2302      	movs	r3, #2
    }


}
 8014842:	4618      	mov	r0, r3
 8014844:	3708      	adds	r7, #8
 8014846:	46bd      	mov	sp, r7
 8014848:	bd80      	pop	{r7, pc}
 801484a:	bf00      	nop
 801484c:	200025f8 	.word	0x200025f8
 8014850:	20002470 	.word	0x20002470
 8014854:	20000610 	.word	0x20000610

08014858 <memcmp>:
 8014858:	b510      	push	{r4, lr}
 801485a:	3901      	subs	r1, #1
 801485c:	4402      	add	r2, r0
 801485e:	4290      	cmp	r0, r2
 8014860:	d101      	bne.n	8014866 <memcmp+0xe>
 8014862:	2000      	movs	r0, #0
 8014864:	e005      	b.n	8014872 <memcmp+0x1a>
 8014866:	7803      	ldrb	r3, [r0, #0]
 8014868:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 801486c:	42a3      	cmp	r3, r4
 801486e:	d001      	beq.n	8014874 <memcmp+0x1c>
 8014870:	1b18      	subs	r0, r3, r4
 8014872:	bd10      	pop	{r4, pc}
 8014874:	3001      	adds	r0, #1
 8014876:	e7f2      	b.n	801485e <memcmp+0x6>

08014878 <memset>:
 8014878:	4402      	add	r2, r0
 801487a:	4603      	mov	r3, r0
 801487c:	4293      	cmp	r3, r2
 801487e:	d100      	bne.n	8014882 <memset+0xa>
 8014880:	4770      	bx	lr
 8014882:	f803 1b01 	strb.w	r1, [r3], #1
 8014886:	e7f9      	b.n	801487c <memset+0x4>

08014888 <_reclaim_reent>:
 8014888:	4b2d      	ldr	r3, [pc, #180]	@ (8014940 <_reclaim_reent+0xb8>)
 801488a:	681b      	ldr	r3, [r3, #0]
 801488c:	4283      	cmp	r3, r0
 801488e:	b570      	push	{r4, r5, r6, lr}
 8014890:	4604      	mov	r4, r0
 8014892:	d053      	beq.n	801493c <_reclaim_reent+0xb4>
 8014894:	69c3      	ldr	r3, [r0, #28]
 8014896:	b31b      	cbz	r3, 80148e0 <_reclaim_reent+0x58>
 8014898:	68db      	ldr	r3, [r3, #12]
 801489a:	b163      	cbz	r3, 80148b6 <_reclaim_reent+0x2e>
 801489c:	2500      	movs	r5, #0
 801489e:	69e3      	ldr	r3, [r4, #28]
 80148a0:	68db      	ldr	r3, [r3, #12]
 80148a2:	5959      	ldr	r1, [r3, r5]
 80148a4:	b9b1      	cbnz	r1, 80148d4 <_reclaim_reent+0x4c>
 80148a6:	3504      	adds	r5, #4
 80148a8:	2d80      	cmp	r5, #128	@ 0x80
 80148aa:	d1f8      	bne.n	801489e <_reclaim_reent+0x16>
 80148ac:	69e3      	ldr	r3, [r4, #28]
 80148ae:	4620      	mov	r0, r4
 80148b0:	68d9      	ldr	r1, [r3, #12]
 80148b2:	f000 f883 	bl	80149bc <_free_r>
 80148b6:	69e3      	ldr	r3, [r4, #28]
 80148b8:	6819      	ldr	r1, [r3, #0]
 80148ba:	b111      	cbz	r1, 80148c2 <_reclaim_reent+0x3a>
 80148bc:	4620      	mov	r0, r4
 80148be:	f000 f87d 	bl	80149bc <_free_r>
 80148c2:	69e3      	ldr	r3, [r4, #28]
 80148c4:	689d      	ldr	r5, [r3, #8]
 80148c6:	b15d      	cbz	r5, 80148e0 <_reclaim_reent+0x58>
 80148c8:	4629      	mov	r1, r5
 80148ca:	4620      	mov	r0, r4
 80148cc:	682d      	ldr	r5, [r5, #0]
 80148ce:	f000 f875 	bl	80149bc <_free_r>
 80148d2:	e7f8      	b.n	80148c6 <_reclaim_reent+0x3e>
 80148d4:	680e      	ldr	r6, [r1, #0]
 80148d6:	4620      	mov	r0, r4
 80148d8:	f000 f870 	bl	80149bc <_free_r>
 80148dc:	4631      	mov	r1, r6
 80148de:	e7e1      	b.n	80148a4 <_reclaim_reent+0x1c>
 80148e0:	6961      	ldr	r1, [r4, #20]
 80148e2:	b111      	cbz	r1, 80148ea <_reclaim_reent+0x62>
 80148e4:	4620      	mov	r0, r4
 80148e6:	f000 f869 	bl	80149bc <_free_r>
 80148ea:	69e1      	ldr	r1, [r4, #28]
 80148ec:	b111      	cbz	r1, 80148f4 <_reclaim_reent+0x6c>
 80148ee:	4620      	mov	r0, r4
 80148f0:	f000 f864 	bl	80149bc <_free_r>
 80148f4:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80148f6:	b111      	cbz	r1, 80148fe <_reclaim_reent+0x76>
 80148f8:	4620      	mov	r0, r4
 80148fa:	f000 f85f 	bl	80149bc <_free_r>
 80148fe:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014900:	b111      	cbz	r1, 8014908 <_reclaim_reent+0x80>
 8014902:	4620      	mov	r0, r4
 8014904:	f000 f85a 	bl	80149bc <_free_r>
 8014908:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 801490a:	b111      	cbz	r1, 8014912 <_reclaim_reent+0x8a>
 801490c:	4620      	mov	r0, r4
 801490e:	f000 f855 	bl	80149bc <_free_r>
 8014912:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8014914:	b111      	cbz	r1, 801491c <_reclaim_reent+0x94>
 8014916:	4620      	mov	r0, r4
 8014918:	f000 f850 	bl	80149bc <_free_r>
 801491c:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 801491e:	b111      	cbz	r1, 8014926 <_reclaim_reent+0x9e>
 8014920:	4620      	mov	r0, r4
 8014922:	f000 f84b 	bl	80149bc <_free_r>
 8014926:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8014928:	b111      	cbz	r1, 8014930 <_reclaim_reent+0xa8>
 801492a:	4620      	mov	r0, r4
 801492c:	f000 f846 	bl	80149bc <_free_r>
 8014930:	6a23      	ldr	r3, [r4, #32]
 8014932:	b11b      	cbz	r3, 801493c <_reclaim_reent+0xb4>
 8014934:	4620      	mov	r0, r4
 8014936:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 801493a:	4718      	bx	r3
 801493c:	bd70      	pop	{r4, r5, r6, pc}
 801493e:	bf00      	nop
 8014940:	2000031c 	.word	0x2000031c

08014944 <__libc_init_array>:
 8014944:	b570      	push	{r4, r5, r6, lr}
 8014946:	4d0d      	ldr	r5, [pc, #52]	@ (801497c <__libc_init_array+0x38>)
 8014948:	4c0d      	ldr	r4, [pc, #52]	@ (8014980 <__libc_init_array+0x3c>)
 801494a:	1b64      	subs	r4, r4, r5
 801494c:	10a4      	asrs	r4, r4, #2
 801494e:	2600      	movs	r6, #0
 8014950:	42a6      	cmp	r6, r4
 8014952:	d109      	bne.n	8014968 <__libc_init_array+0x24>
 8014954:	4d0b      	ldr	r5, [pc, #44]	@ (8014984 <__libc_init_array+0x40>)
 8014956:	4c0c      	ldr	r4, [pc, #48]	@ (8014988 <__libc_init_array+0x44>)
 8014958:	f000 f886 	bl	8014a68 <_init>
 801495c:	1b64      	subs	r4, r4, r5
 801495e:	10a4      	asrs	r4, r4, #2
 8014960:	2600      	movs	r6, #0
 8014962:	42a6      	cmp	r6, r4
 8014964:	d105      	bne.n	8014972 <__libc_init_array+0x2e>
 8014966:	bd70      	pop	{r4, r5, r6, pc}
 8014968:	f855 3b04 	ldr.w	r3, [r5], #4
 801496c:	4798      	blx	r3
 801496e:	3601      	adds	r6, #1
 8014970:	e7ee      	b.n	8014950 <__libc_init_array+0xc>
 8014972:	f855 3b04 	ldr.w	r3, [r5], #4
 8014976:	4798      	blx	r3
 8014978:	3601      	adds	r6, #1
 801497a:	e7f2      	b.n	8014962 <__libc_init_array+0x1e>
 801497c:	0801533c 	.word	0x0801533c
 8014980:	0801533c 	.word	0x0801533c
 8014984:	0801533c 	.word	0x0801533c
 8014988:	08015340 	.word	0x08015340

0801498c <__retarget_lock_acquire_recursive>:
 801498c:	4770      	bx	lr

0801498e <__retarget_lock_release_recursive>:
 801498e:	4770      	bx	lr

08014990 <strcpy>:
 8014990:	4603      	mov	r3, r0
 8014992:	f811 2b01 	ldrb.w	r2, [r1], #1
 8014996:	f803 2b01 	strb.w	r2, [r3], #1
 801499a:	2a00      	cmp	r2, #0
 801499c:	d1f9      	bne.n	8014992 <strcpy+0x2>
 801499e:	4770      	bx	lr

080149a0 <memcpy>:
 80149a0:	440a      	add	r2, r1
 80149a2:	4291      	cmp	r1, r2
 80149a4:	f100 33ff 	add.w	r3, r0, #4294967295
 80149a8:	d100      	bne.n	80149ac <memcpy+0xc>
 80149aa:	4770      	bx	lr
 80149ac:	b510      	push	{r4, lr}
 80149ae:	f811 4b01 	ldrb.w	r4, [r1], #1
 80149b2:	f803 4f01 	strb.w	r4, [r3, #1]!
 80149b6:	4291      	cmp	r1, r2
 80149b8:	d1f9      	bne.n	80149ae <memcpy+0xe>
 80149ba:	bd10      	pop	{r4, pc}

080149bc <_free_r>:
 80149bc:	b538      	push	{r3, r4, r5, lr}
 80149be:	4605      	mov	r5, r0
 80149c0:	2900      	cmp	r1, #0
 80149c2:	d041      	beq.n	8014a48 <_free_r+0x8c>
 80149c4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80149c8:	1f0c      	subs	r4, r1, #4
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	bfb8      	it	lt
 80149ce:	18e4      	addlt	r4, r4, r3
 80149d0:	f000 f83e 	bl	8014a50 <__malloc_lock>
 80149d4:	4a1d      	ldr	r2, [pc, #116]	@ (8014a4c <_free_r+0x90>)
 80149d6:	6813      	ldr	r3, [r2, #0]
 80149d8:	b933      	cbnz	r3, 80149e8 <_free_r+0x2c>
 80149da:	6063      	str	r3, [r4, #4]
 80149dc:	6014      	str	r4, [r2, #0]
 80149de:	4628      	mov	r0, r5
 80149e0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80149e4:	f000 b83a 	b.w	8014a5c <__malloc_unlock>
 80149e8:	42a3      	cmp	r3, r4
 80149ea:	d908      	bls.n	80149fe <_free_r+0x42>
 80149ec:	6820      	ldr	r0, [r4, #0]
 80149ee:	1821      	adds	r1, r4, r0
 80149f0:	428b      	cmp	r3, r1
 80149f2:	bf01      	itttt	eq
 80149f4:	6819      	ldreq	r1, [r3, #0]
 80149f6:	685b      	ldreq	r3, [r3, #4]
 80149f8:	1809      	addeq	r1, r1, r0
 80149fa:	6021      	streq	r1, [r4, #0]
 80149fc:	e7ed      	b.n	80149da <_free_r+0x1e>
 80149fe:	461a      	mov	r2, r3
 8014a00:	685b      	ldr	r3, [r3, #4]
 8014a02:	b10b      	cbz	r3, 8014a08 <_free_r+0x4c>
 8014a04:	42a3      	cmp	r3, r4
 8014a06:	d9fa      	bls.n	80149fe <_free_r+0x42>
 8014a08:	6811      	ldr	r1, [r2, #0]
 8014a0a:	1850      	adds	r0, r2, r1
 8014a0c:	42a0      	cmp	r0, r4
 8014a0e:	d10b      	bne.n	8014a28 <_free_r+0x6c>
 8014a10:	6820      	ldr	r0, [r4, #0]
 8014a12:	4401      	add	r1, r0
 8014a14:	1850      	adds	r0, r2, r1
 8014a16:	4283      	cmp	r3, r0
 8014a18:	6011      	str	r1, [r2, #0]
 8014a1a:	d1e0      	bne.n	80149de <_free_r+0x22>
 8014a1c:	6818      	ldr	r0, [r3, #0]
 8014a1e:	685b      	ldr	r3, [r3, #4]
 8014a20:	6053      	str	r3, [r2, #4]
 8014a22:	4408      	add	r0, r1
 8014a24:	6010      	str	r0, [r2, #0]
 8014a26:	e7da      	b.n	80149de <_free_r+0x22>
 8014a28:	d902      	bls.n	8014a30 <_free_r+0x74>
 8014a2a:	230c      	movs	r3, #12
 8014a2c:	602b      	str	r3, [r5, #0]
 8014a2e:	e7d6      	b.n	80149de <_free_r+0x22>
 8014a30:	6820      	ldr	r0, [r4, #0]
 8014a32:	1821      	adds	r1, r4, r0
 8014a34:	428b      	cmp	r3, r1
 8014a36:	bf04      	itt	eq
 8014a38:	6819      	ldreq	r1, [r3, #0]
 8014a3a:	685b      	ldreq	r3, [r3, #4]
 8014a3c:	6063      	str	r3, [r4, #4]
 8014a3e:	bf04      	itt	eq
 8014a40:	1809      	addeq	r1, r1, r0
 8014a42:	6021      	streq	r1, [r4, #0]
 8014a44:	6054      	str	r4, [r2, #4]
 8014a46:	e7ca      	b.n	80149de <_free_r+0x22>
 8014a48:	bd38      	pop	{r3, r4, r5, pc}
 8014a4a:	bf00      	nop
 8014a4c:	20002750 	.word	0x20002750

08014a50 <__malloc_lock>:
 8014a50:	4801      	ldr	r0, [pc, #4]	@ (8014a58 <__malloc_lock+0x8>)
 8014a52:	f7ff bf9b 	b.w	801498c <__retarget_lock_acquire_recursive>
 8014a56:	bf00      	nop
 8014a58:	2000274c 	.word	0x2000274c

08014a5c <__malloc_unlock>:
 8014a5c:	4801      	ldr	r0, [pc, #4]	@ (8014a64 <__malloc_unlock+0x8>)
 8014a5e:	f7ff bf96 	b.w	801498e <__retarget_lock_release_recursive>
 8014a62:	bf00      	nop
 8014a64:	2000274c 	.word	0x2000274c

08014a68 <_init>:
 8014a68:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a6a:	bf00      	nop
 8014a6c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a6e:	bc08      	pop	{r3}
 8014a70:	469e      	mov	lr, r3
 8014a72:	4770      	bx	lr

08014a74 <_fini>:
 8014a74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a76:	bf00      	nop
 8014a78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8014a7a:	bc08      	pop	{r3}
 8014a7c:	469e      	mov	lr, r3
 8014a7e:	4770      	bx	lr
