AND2X1:_174_ -239 -199  -125 48  3 1
INVX1:_162_ -125 -199  -68 48  1 1
AND2X1:_173_ -68 -199  46 48  1 1
AND2X1:_175_ 46 -199  160 48  1 1
AND2X1:_168_ 160 -199  274 48  3 1
NOR2X1:_176_ 274 -199  350 48  1 1
AND2X1:_172_ 350 -199  464 48  3 1
NOR2X1:_171_ 464 -199  540 48  3 1
OR2X1:_178_ 540 -199  654 48  1 1
NAND2X1:_167_ 654 -199  730 48  1 1
NOR2X1:_169_ 730 -199  806 48  1 1
INVX1:_170_ 806 -199  863 48  1 1
XNOR2X1:_182_ 863 -199  1034 48  1 1
NOR2X1:_183_ 1034 -199  1110 48  1 1
INVX1:_164_ 1110 -199  1167 48  3 1
XNOR2X1:_186_ 1167 -199  1338 48  1 1
LATCH:_198_ 1338 -199  1509 48  1 1
LATCH:_196_ 1509 -199  1680 48  3 1
LATCH:_197_ 1680 -199  1851 48  3 1
LATCH:_212_ 1851 -199  2022 48  3 1
LATCH:_210_ 2022 -199  2193 48  3 1
LATCH:_199_ 2193 -199  2364 48  1 1
DFFPOSX1:_194_ -239 47  27 294  0 2
DFFPOSX1:_193_ 27 47  293 294  2 2
AND2X1:_166_ 293 47  407 294  2 2
INVX1:_161_ 407 47  464 294  2 2
NOR2X1:_177_ 464 47  540 294  0 2
AND2X1:_192_ 540 47  654 294  0 2
INVX1:_163_ 654 47  711 294  2 2
XOR2X1:_180_ 711 47  882 294  0 2
NAND2X1:_179_ 882 47  958 294  2 2
NAND3X1:_181_ 958 47  1053 294  0 2
XNOR2X1:_184_ 1053 47  1224 294  0 2
NOR3X1:_185_ 1224 47  1319 294  0 2
INVX1:_165_ 1319 47  1376 294  2 2
LATCH:_214_ 1376 47  1547 294  2 2
LATCH:_211_ 1547 47  1718 294  2 2
LATCH:_213_ 1718 47  1889 294  2 2
LATCH:_209_ 1889 47  2060 294  2 2
LATCH:_205_ 2060 47  2231 294  0 2
LATCH:_202_ 2231 47  2402 294  0 2
DFFPOSX1:_195_ -239 294  27 541  1 3
LATCH:_208_ 27 294  198 541  1 3
LATCH:_215_ 198 294  369 541  3 3
LATCH:_216_ 369 294  540 541  3 3
LATCH:_217_ 540 294  711 541  1 3
XNOR2X1:_191_ 711 294  882 541  3 3
XNOR2X1:_190_ 882 294  1053 541  3 3
NAND3X1:_189_ 1053 294  1148 541  3 3
NAND2X1:_187_ 1148 294  1224 541  3 3
XOR2X1:_188_ 1224 294  1395 541  3 3
LATCH:_204_ 1395 294  1566 541  1 3
LATCH:_201_ 1566 294  1737 541  1 3
LATCH:_206_ 1737 294  1908 541  1 3
LATCH:_207_ 1908 294  2079 541  1 3
LATCH:_200_ 2079 294  2250 541  1 3
LATCH:_203_ 2250 294  2421 541  1 3
twpin_PC[7] 2060 741  2078 779  3 -4
twpin_PC[6] 1889 741  1907 779  3 -4
twpin_PC[5] 2212 741  2230 779  3 -4
twpin_PC[4] 1547 741  1565 779  3 -4
twpin_PC[3] 2488 741  2506 779  3 -4
twpin_PC[2] 2621 408  2659 426  6 -2
twpin_PC[1] 1718 741  1736 779  3 -4
twpin_PC[0] 2350 741  2368 779  3 -4
twpin_clk 8 741  26 779  3 -4
twpin_data[7] 1376 -437  1394 -399  0 -3
twpin_data[6] 2621 0  2659 18  6 -2
twpin_data[5] 200 -437  218 -399  0 -3
twpin_data[4] -477 519  -439 537  7 -1
twpin_data[3] -477 667  -439 685  7 -1
twpin_data[2] 1622 -437  1640 -399  0 -3
twpin_data[1] 1853 -437  1871 -399  0 -3
twpin_data[0] -477 282  -439 300  7 -1
twpin_r 179 741  197 779  3 -4
twpin_rst 2263 -437  2281 -399  0 -3
twpin_w 2401 -437  2419 -399  0 -3
