# compile vhdl design source files
vhdl xil_defaultlib  "tb_edge_detection_func_synth.vhd"
vhdl xil_defaultlib  "../../../../../tb_edge_detection.vhd"

# Do not sort compile order
nosort
