 
****************************************
Report : timing
        -path full
        -delay max
        -nets
        -max_paths 32
Design : ORCA
Version: S-2021.06-SP5-5
Date   : Mon Dec 11 12:48:41 2023
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: enclosed

  Startpoint: sd_DQ[7] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[7] (inout)                                        0.00       0.80 r
  sd_DQ[7] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[7].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[7].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[7] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[7] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[7] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[6] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[6] (inout)                                        0.00       0.80 r
  sd_DQ[6] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[6].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[6].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[6] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[6] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[6] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[5] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[5] (inout)                                        0.00       0.80 r
  sd_DQ[5] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[5].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[5].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[5] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[5] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[5] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[4] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[4] (inout)                                        0.00       0.80 r
  sd_DQ[4] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[4].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[4].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[4] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[4] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[4] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[3] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[3] (inout)                                        0.00       0.80 r
  sd_DQ[3] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[3] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[3] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[3] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[2] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[2] (inout)                                        0.00       0.80 r
  sd_DQ[2] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[2] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[2] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[2] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[1] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[1] (inout)                                        0.00       0.80 r
  sd_DQ[1] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[1] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[1] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[1] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[15] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[15] (inout)                                       0.00       0.80 r
  sd_DQ[15] (net)                               1         0.00       0.80 r
  SDRAM_DQ_Bus[15].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       0.80 r
  SDRAM_DQ_Bus[15].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       1.27 r
  net_sdram_DQ_in[15] (net)                     2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[15] (ORCA_TOP)                      0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[15] (net)                           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (SDRAM_IF)           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (net)                0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]/D (SDFFNX1_RVT)     0.00     1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[14] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[14] (inout)                                       0.00       0.80 r
  sd_DQ[14] (net)                               1         0.00       0.80 r
  SDRAM_DQ_Bus[14].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       0.80 r
  SDRAM_DQ_Bus[14].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       1.27 r
  net_sdram_DQ_in[14] (net)                     2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[14] (ORCA_TOP)                      0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[14] (net)                           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (SDRAM_IF)           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (net)                0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]/D (SDFFNX1_RVT)     0.00     1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[13] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[13] (inout)                                       0.00       0.80 r
  sd_DQ[13] (net)                               1         0.00       0.80 r
  SDRAM_DQ_Bus[13].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       0.80 r
  SDRAM_DQ_Bus[13].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       1.27 r
  net_sdram_DQ_in[13] (net)                     2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[13] (ORCA_TOP)                      0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[13] (net)                           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (SDRAM_IF)           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (net)                0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]/D (SDFFNX1_RVT)     0.00     1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[12] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[12] (inout)                                       0.00       0.80 r
  sd_DQ[12] (net)                               1         0.00       0.80 r
  SDRAM_DQ_Bus[12].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       0.80 r
  SDRAM_DQ_Bus[12].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       1.27 r
  net_sdram_DQ_in[12] (net)                     2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[12] (ORCA_TOP)                      0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[12] (net)                           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (SDRAM_IF)           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (net)                0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]/D (SDFFNX1_RVT)     0.00     1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[11] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[11] (inout)                                       0.00       0.80 r
  sd_DQ[11] (net)                               1         0.00       0.80 r
  SDRAM_DQ_Bus[11].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       0.80 r
  SDRAM_DQ_Bus[11].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       1.27 r
  net_sdram_DQ_in[11] (net)                     2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[11] (ORCA_TOP)                      0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[11] (net)                           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (SDRAM_IF)           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (net)                0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]/D (SDFFNX1_RVT)     0.00     1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[10] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[10] (inout)                                       0.00       0.80 r
  sd_DQ[10] (net)                               1         0.00       0.80 r
  SDRAM_DQ_Bus[10].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       0.80 r
  SDRAM_DQ_Bus[10].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       1.27 r
  net_sdram_DQ_in[10] (net)                     2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[10] (ORCA_TOP)                      0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[10] (net)                           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (SDRAM_IF)           0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (net)                0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]/D (SDFFNX1_RVT)     0.00     1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[9] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[9] (inout)                                        0.00       0.80 r
  sd_DQ[9] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[9].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[9].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[9] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[9] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[9] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[8] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[8] (inout)                                        0.00       0.80 r
  sd_DQ[8] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[8].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[8].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[8] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[8] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[8] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[0] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.80       0.80 r
  sd_DQ[0] (inout)                                        0.00       0.80 r
  sd_DQ[0] (net)                                1         0.00       0.80 r
  SDRAM_DQ_Bus[0].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       0.80 r
  SDRAM_DQ_Bus[0].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       1.27 r
  net_sdram_DQ_in[0] (net)                      2         0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[0] (ORCA_TOP)                       0.00       1.27 r
  I_ORCA_TOP/sd_DQ_in[0] (net)                            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (SDRAM_IF)            0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (net)                 0.00       1.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]/D (SDFFNX1_RVT)     0.00      1.27 r
  data arrival time                                                  1.27

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -1.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[7] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[7] (inout)                                        0.00       2.80 r
  sd_DQ[7] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[7].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[7].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[7] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[7] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[7] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[7]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[6] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[6] (inout)                                        0.00       2.80 r
  sd_DQ[6] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[6].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[6].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[6] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[6] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[6] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[6]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[5] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[5] (inout)                                        0.00       2.80 r
  sd_DQ[5] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[5].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[5].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[5] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[5] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[5] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[5]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[4] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[4] (inout)                                        0.00       2.80 r
  sd_DQ[4] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[4].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[4].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[4] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[4] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[4] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[4]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[3] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[3] (inout)                                        0.00       2.80 r
  sd_DQ[3] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[3] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[3] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[3] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[3]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[2] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[2] (inout)                                        0.00       2.80 r
  sd_DQ[2] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[2] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[2] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[2] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[2]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[1] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[1] (inout)                                        0.00       2.80 r
  sd_DQ[1] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[1] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[1] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[1] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[1]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[15] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[15] (inout)                                       0.00       2.80 r
  sd_DQ[15] (net)                               1         0.00       2.80 r
  SDRAM_DQ_Bus[15].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       2.80 r
  SDRAM_DQ_Bus[15].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       3.27 r
  net_sdram_DQ_in[15] (net)                     2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[15] (ORCA_TOP)                      0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[15] (net)                           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (SDRAM_IF)           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (net)                0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15]/D (SDFFX1_RVT)     0.00      3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[15]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[14] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[14] (inout)                                       0.00       2.80 r
  sd_DQ[14] (net)                               1         0.00       2.80 r
  SDRAM_DQ_Bus[14].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       2.80 r
  SDRAM_DQ_Bus[14].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       3.27 r
  net_sdram_DQ_in[14] (net)                     2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[14] (ORCA_TOP)                      0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[14] (net)                           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (SDRAM_IF)           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (net)                0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14]/D (SDFFX1_RVT)     0.00      3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[14]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[13] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[13] (inout)                                       0.00       2.80 r
  sd_DQ[13] (net)                               1         0.00       2.80 r
  SDRAM_DQ_Bus[13].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       2.80 r
  SDRAM_DQ_Bus[13].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       3.27 r
  net_sdram_DQ_in[13] (net)                     2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[13] (ORCA_TOP)                      0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[13] (net)                           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (SDRAM_IF)           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (net)                0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13]/D (SDFFX1_RVT)     0.00      3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[13]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[12] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[12] (inout)                                       0.00       2.80 r
  sd_DQ[12] (net)                               1         0.00       2.80 r
  SDRAM_DQ_Bus[12].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       2.80 r
  SDRAM_DQ_Bus[12].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       3.27 r
  net_sdram_DQ_in[12] (net)                     2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[12] (ORCA_TOP)                      0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[12] (net)                           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (SDRAM_IF)           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (net)                0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12]/D (SDFFX1_RVT)     0.00      3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[12]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[11] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[11] (inout)                                       0.00       2.80 r
  sd_DQ[11] (net)                               1         0.00       2.80 r
  SDRAM_DQ_Bus[11].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       2.80 r
  SDRAM_DQ_Bus[11].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       3.27 r
  net_sdram_DQ_in[11] (net)                     2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[11] (ORCA_TOP)                      0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[11] (net)                           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (SDRAM_IF)           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (net)                0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11]/D (SDFFX1_RVT)     0.00      3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[11]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[10] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[10] (inout)                                       0.00       2.80 r
  sd_DQ[10] (net)                               1         0.00       2.80 r
  SDRAM_DQ_Bus[10].sdram_DQ_iopad/PADIO (B16I1025_NS)     0.00       2.80 r
  SDRAM_DQ_Bus[10].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.47       3.27 r
  net_sdram_DQ_in[10] (net)                     2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[10] (ORCA_TOP)                      0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[10] (net)                           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (SDRAM_IF)           0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (net)                0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10]/D (SDFFX1_RVT)     0.00      3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[10]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[9] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[9] (inout)                                        0.00       2.80 r
  sd_DQ[9] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[9].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[9].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[9] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[9] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[9] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[9]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[8] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[8] (inout)                                        0.00       2.80 r
  sd_DQ[8] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[8].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[8].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[8] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[8] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[8] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[8]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: sd_DQ[0] (input port clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: INS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  input external delay                                    0.80       2.80 r
  sd_DQ[0] (inout)                                        0.00       2.80 r
  sd_DQ[0] (net)                                1         0.00       2.80 r
  SDRAM_DQ_Bus[0].sdram_DQ_iopad/PADIO (B16I1025_NS)      0.00       2.80 r
  SDRAM_DQ_Bus[0].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.47       3.27 r
  net_sdram_DQ_in[0] (net)                      2         0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[0] (ORCA_TOP)                       0.00       3.27 r
  I_ORCA_TOP/sd_DQ_in[0] (net)                            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (SDRAM_IF)            0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (net)                 0.00       3.27 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0]/D (SDFFX1_RVT)     0.00       3.27 r
  data arrival time                                                  3.27

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_0_reg[0]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.16       3.54
  data required time                                                 3.54
  --------------------------------------------------------------------------
  data required time                                                 3.54
  data arrival time                                                 -3.27
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[15] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U52/Y (NBUFFX32_RVT)                                    0.09       0.55 f
  n28 (net)                                     6         0.00       0.55 f
  genblk1[15].pad_iopad/PADIO (B12I1025_NS)               1.41       1.96 f
  pad[15] (net)                                 1         0.00       1.96 f
  pad[15] (inout)                                         0.00       1.96 f
  data arrival time                                                  1.96

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[14] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U52/Y (NBUFFX32_RVT)                                    0.09       0.55 f
  n28 (net)                                     6         0.00       0.55 f
  genblk1[14].pad_iopad/PADIO (B12I1025_NS)               1.41       1.96 f
  pad[14] (net)                                 1         0.00       1.96 f
  pad[14] (inout)                                         0.00       1.96 f
  data arrival time                                                  1.96

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[13] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U52/Y (NBUFFX32_RVT)                                    0.09       0.55 f
  n28 (net)                                     6         0.00       0.55 f
  genblk1[13].pad_iopad/PADIO (B12I1025_NS)               1.41       1.96 f
  pad[13] (net)                                 1         0.00       1.96 f
  pad[13] (inout)                                         0.00       1.96 f
  data arrival time                                                  1.96

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[12] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U52/Y (NBUFFX32_RVT)                                    0.09       0.55 f
  n28 (net)                                     6         0.00       0.55 f
  genblk1[12].pad_iopad/PADIO (B12I1025_NS)               1.41       1.96 f
  pad[12] (net)                                 1         0.00       1.96 f
  pad[12] (inout)                                         0.00       1.96 f
  data arrival time                                                  1.96

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[11] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U52/Y (NBUFFX32_RVT)                                    0.09       0.55 f
  n28 (net)                                     6         0.00       0.55 f
  genblk1[11].pad_iopad/PADIO (B12I1025_NS)               1.41       1.96 f
  pad[11] (net)                                 1         0.00       1.96 f
  pad[11] (inout)                                         0.00       1.96 f
  data arrival time                                                  1.96

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[10] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U52/Y (NBUFFX32_RVT)                                    0.09       0.55 f
  n28 (net)                                     6         0.00       0.55 f
  genblk1[10].pad_iopad/PADIO (B12I1025_NS)               1.41       1.96 f
  pad[10] (net)                                 1         0.00       1.96 f
  pad[10] (inout)                                         0.00       1.96 f
  data arrival time                                                  1.96

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.96
  --------------------------------------------------------------------------
  slack (MET)                                                        1.74


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[9] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U54/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n30 (net)                                     5         0.00       0.54 f
  genblk1[9].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[9] (net)                                  1         0.00       1.95 f
  pad[9] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[8] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U53/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n29 (net)                                     5         0.00       0.54 f
  genblk1[8].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[8] (net)                                  1         0.00       1.95 f
  pad[8] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[7] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U54/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n30 (net)                                     5         0.00       0.54 f
  genblk1[7].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[7] (net)                                  1         0.00       1.95 f
  pad[7] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[6] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U53/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n29 (net)                                     5         0.00       0.54 f
  genblk1[6].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[6] (net)                                  1         0.00       1.95 f
  pad[6] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[5] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U54/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n30 (net)                                     5         0.00       0.54 f
  genblk2[5].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[5] (net)                                  1         0.00       1.95 f
  pad[5] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[4] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U53/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n29 (net)                                     5         0.00       0.54 f
  genblk2[4].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[4] (net)                                  1         0.00       1.95 f
  pad[4] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[3] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U54/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n30 (net)                                     5         0.00       0.54 f
  genblk2[3].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[3] (net)                                  1         0.00       1.95 f
  pad[3] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[2] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U53/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n29 (net)                                     5         0.00       0.54 f
  genblk2[2].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[2] (net)                                  1         0.00       1.95 f
  pad[2] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[1] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U54/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n30 (net)                                     5         0.00       0.54 f
  genblk2[1].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[1] (net)                                  1         0.00       1.95 f
  pad[1] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pad_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pad[0] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/CLK (SDFFASX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pad_en_reg/Q (SDFFASX1_RVT)       0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (net)            1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/pad_en (PCI_CORE)                 0.00       0.16 f
  I_ORCA_TOP/pad_en (net)                                 0.00       0.16 f
  I_ORCA_TOP/pad_en (ORCA_TOP)                            0.00       0.16 f
  net_pad_en (net)                                        0.00       0.16 f
  U50/Y (NAND2X0_RVT)                                     0.13       0.29 r
  net_pad_en_input (net)                        2         0.00       0.29 r
  U56/Y (NBUFFX32_RVT)                                    0.11       0.40 r
  n32 (net)                                     9         0.00       0.40 r
  U49/Y (INVX2_RVT)                                       0.06       0.45 f
  n58 (net)                                     3         0.00       0.45 f
  U53/Y (NBUFFX32_RVT)                                    0.09       0.54 f
  n29 (net)                                     5         0.00       0.54 f
  genblk2[0].pad_iopad/PADIO (B12I1025_NS)                1.41       1.95 f
  pad[0] (net)                                  1         0.00       1.95 f
  pad[0] (inout)                                          0.00       1.95 f
  data arrival time                                                  1.95

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.95
  --------------------------------------------------------------------------
  slack (MET)                                                        1.75


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[3] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7731 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.03       0.19 r
  I_ORCA_TOP/I_PCI_CORE/n1758 (net)             1         0.00       0.19 r
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (net)          5         0.00       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (PCI_CORE)               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (net)                               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (ORCA_TOP)                          0.00       0.27 f
  net_pc_be_en (net)                                      0.00       0.27 f
  PCI_BE_Bus[3].pc_be_iopad/PADIO (B12I1025_NS)           1.40       1.68 f
  pc_be[3] (net)                                1         0.00       1.68 f
  pc_be[3] (inout)                                        0.00       1.68 f
  data arrival time                                                  1.68

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[2] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7731 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.03       0.19 r
  I_ORCA_TOP/I_PCI_CORE/n1758 (net)             1         0.00       0.19 r
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (net)          5         0.00       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (PCI_CORE)               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (net)                               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (ORCA_TOP)                          0.00       0.27 f
  net_pc_be_en (net)                                      0.00       0.27 f
  PCI_BE_Bus[2].pc_be_iopad/PADIO (B12I1025_NS)           1.40       1.68 f
  pc_be[2] (net)                                1         0.00       1.68 f
  pc_be[2] (inout)                                        0.00       1.68 f
  data arrival time                                                  1.68

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[1] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7731 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.03       0.19 r
  I_ORCA_TOP/I_PCI_CORE/n1758 (net)             1         0.00       0.19 r
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (net)          5         0.00       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (PCI_CORE)               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (net)                               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (ORCA_TOP)                          0.00       0.27 f
  net_pc_be_en (net)                                      0.00       0.27 f
  PCI_BE_Bus[1].pc_be_iopad/PADIO (B12I1025_NS)           1.40       1.68 f
  pc_be[1] (net)                                1         0.00       1.68 f
  pc_be[1] (inout)                                        0.00       1.68 f
  data arrival time                                                  1.68

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pc_be[0] (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/pc_be_en_reg/Q (SDFFARX1_RVT)     0.16       0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7731 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U3222/Y (INVX1_RVT)               0.03       0.19 r
  I_ORCA_TOP/I_PCI_CORE/n1758 (net)             1         0.00       0.19 r
  I_ORCA_TOP/I_PCI_CORE/U3223/Y (IBUFFX32_RVT)            0.09       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (net)          5         0.00       0.27 f
  I_ORCA_TOP/I_PCI_CORE/pc_be_en (PCI_CORE)               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (net)                               0.00       0.27 f
  I_ORCA_TOP/pc_be_en (ORCA_TOP)                          0.00       0.27 f
  net_pc_be_en (net)                                      0.00       0.27 f
  PCI_BE_Bus[0].pc_be_iopad/PADIO (B12I1025_NS)           1.40       1.68 f
  pc_be[0] (net)                                1         0.00       1.68 f
  pc_be[0] (inout)                                        0.00       1.68 f
  data arrival time                                                  1.68

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.68
  --------------------------------------------------------------------------
  slack (MET)                                                        2.02


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: ppar (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[2]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7726 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4445/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/ppar_en (net)           2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/ppar_en (PCI_CORE)                0.00       0.24 f
  I_ORCA_TOP/ppar_en (net)                                0.00       0.24 f
  I_ORCA_TOP/ppar_en (ORCA_TOP)                           0.00       0.24 f
  net_ppar_en (net)                                       0.00       0.24 f
  ppar_iopad/PADIO (B12I1025_NS)                          1.41       1.65 f
  ppar (net)                                    1         0.00       1.65 f
  ppar (inout)                                            0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pframe_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[5]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7733 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4444/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pframe_n_en (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pframe_n_en (PCI_CORE)            0.00       0.24 f
  I_ORCA_TOP/pframe_n_en (net)                            0.00       0.24 f
  I_ORCA_TOP/pframe_n_en (ORCA_TOP)                       0.00       0.24 f
  net_pframe_n_en (net)                                   0.00       0.24 f
  pframe_n_iopad/PADIO (B12I1025_NS)                      1.41       1.65 f
  pframe_n (net)                                1         0.00       1.65 f
  pframe_n (inout)                                        0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: ptrdy_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.24 f
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.24 f
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.24 f
  net_ptrdy_n_en (net)                                    0.00       0.24 f
  ptrdy_n_iopad/PADIO (B12I1025_NS)                       1.41       1.65 f
  ptrdy_n (net)                                 1         0.00       1.65 f
  ptrdy_n (inout)                                         0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pirdy_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[9]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7737 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4442/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pirdy_n_en (net)        2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pirdy_n_en (PCI_CORE)             0.00       0.24 f
  I_ORCA_TOP/pirdy_n_en (net)                             0.00       0.24 f
  I_ORCA_TOP/pirdy_n_en (ORCA_TOP)                        0.00       0.24 f
  net_pirdy_n_en (net)                                    0.00       0.24 f
  pirdy_n_iopad/PADIO (B12I1025_NS)                       1.41       1.65 f
  pirdy_n (net)                                 1         0.00       1.65 f
  pirdy_n (inout)                                         0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pdevsel_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[11]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7739 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4441/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pdevsel_n_en (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pdevsel_n_en (PCI_CORE)           0.00       0.24 f
  I_ORCA_TOP/pdevsel_n_en (net)                           0.00       0.24 f
  I_ORCA_TOP/pdevsel_n_en (ORCA_TOP)                      0.00       0.24 f
  net_pdevsel_n_en (net)                                  0.00       0.24 f
  pdevsel_n_iopad/PADIO (B12I1025_NS)                     1.41       1.65 f
  pdevsel_n (net)                               1         0.00       1.65 f
  pdevsel_n (inout)                                       0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pstop_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[13]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7741 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4440/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pstop_n_en (net)        2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pstop_n_en (PCI_CORE)             0.00       0.24 f
  I_ORCA_TOP/pstop_n_en (net)                             0.00       0.24 f
  I_ORCA_TOP/pstop_n_en (ORCA_TOP)                        0.00       0.24 f
  net_pstop_n_en (net)                                    0.00       0.24 f
  pstop_n_iopad/PADIO (B12I1025_NS)                       1.41       1.65 f
  pstop_n (net)                                 1         0.00       1.65 f
  pstop_n (inout)                                         0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pperr_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[15]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7743 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4439/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pperr_n_en (net)        2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pperr_n_en (PCI_CORE)             0.00       0.24 f
  I_ORCA_TOP/pperr_n_en (net)                             0.00       0.24 f
  I_ORCA_TOP/pperr_n_en (ORCA_TOP)                        0.00       0.24 f
  net_pperr_n_en (net)                                    0.00       0.24 f
  pperr_n_iopad/PADIO (B12I1025_NS)                       1.41       1.65 f
  pperr_n (net)                                 1         0.00       1.65 f
  pperr_n (inout)                                         0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: pserr_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[17]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7745 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4438/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pserr_n_en (net)        2         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/pserr_n_en (PCI_CORE)             0.00       0.24 f
  I_ORCA_TOP/pserr_n_en (net)                             0.00       0.24 f
  I_ORCA_TOP/pserr_n_en (ORCA_TOP)                        0.00       0.24 f
  net_pserr_n_en (net)                                    0.00       0.24 f
  pserr_n_iopad/PADIO (B12I1025_NS)                       1.41       1.65 f
  pserr_n (net)                                 1         0.00       1.65 f
  pserr_n (inout)                                         0.00       1.65 f
  data arrival time                                                  1.65

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.65
  --------------------------------------------------------------------------
  slack (MET)                                                        2.05


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: preq_n (output port clocked by PCI_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[18]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_PCI_CORE/n7746 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_PCI_CORE/U4410/Y (NBUFFX4_RVT)             0.08       0.24 f
  I_ORCA_TOP/I_PCI_CORE/preq_n (net)            1         0.00       0.24 f
  I_ORCA_TOP/I_PCI_CORE/preq_n (PCI_CORE)                 0.00       0.24 f
  I_ORCA_TOP/preq_n (net)                                 0.00       0.24 f
  I_ORCA_TOP/preq_n (ORCA_TOP)                            0.00       0.24 f
  net_preq_n (net)                                        0.00       0.24 f
  preq_n_iopad/PADIO (D8I1025_NS)                         1.39       1.63 f
  preq_n (net)                                  1         0.00       1.63 f
  preq_n (out)                                            0.00       1.63 f
  data arrival time                                                  1.63

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  output external delay                                  -4.00       3.70
  data required time                                                 3.70
  --------------------------------------------------------------------------
  data required time                                                 3.70
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        2.07


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ[3] (output port clocked by SD_DDR_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7852 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3291/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n9 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3292/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[3] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[3] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[3] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[3] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[3] (net)                                0.00       0.26 f
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/PADIO (B16I1025_NS)      1.67       1.93 f
  sd_DQ[3] (net)                                1         0.00       1.93 f
  sd_DQ[3] (inout)                                        0.00       1.93 f
  data arrival time                                                  1.93

  clock SD_DDR_CLK (fall edge)                            6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.30       5.70
  output external delay                                  -0.75       4.95
  data required time                                                 4.95
  --------------------------------------------------------------------------
  data required time                                                 4.95
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ[2] (output port clocked by SD_DDR_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7853 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3293/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n11 (net)               1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3294/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[2] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[2] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[2] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[2] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[2] (net)                                0.00       0.26 f
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/PADIO (B16I1025_NS)      1.67       1.93 f
  sd_DQ[2] (net)                                1         0.00       1.93 f
  sd_DQ[2] (inout)                                        0.00       1.93 f
  data arrival time                                                  1.93

  clock SD_DDR_CLK (fall edge)                            6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.30       5.70
  output external delay                                  -0.75       4.95
  data required time                                                 4.95
  --------------------------------------------------------------------------
  data required time                                                 4.95
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: sd_DQ[1] (output port clocked by SD_DDR_CLK)
  Path Group: OUTS
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7854 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3295/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n13 (net)               1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3296/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[1] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[1] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[1] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[1] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[1] (net)                                0.00       0.26 f
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/PADIO (B16I1025_NS)      1.67       1.93 f
  sd_DQ[1] (net)                                1         0.00       1.93 f
  sd_DQ[1] (inout)                                        0.00       1.93 f
  data arrival time                                                  1.93

  clock SD_DDR_CLK (fall edge)                            6.00       6.00
  clock network delay (ideal)                             0.00       6.00
  clock uncertainty                                      -0.30       5.70
  output external delay                                  -0.75       4.95
  data required time                                                 4.95
  --------------------------------------------------------------------------
  data required time                                                 4.95
  data arrival time                                                 -1.93
  --------------------------------------------------------------------------
  slack (MET)                                                        3.02


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[5] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[5] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[5] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[5] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N32 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[4] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[4] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[4] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[4] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N31 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[3] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[3] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[3] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[3] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N30 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[2] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[2] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[2] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[2] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N29 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[1] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[1] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[1] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[1] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N28 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[0] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[0] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[0] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[0] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N27 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[5] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[5] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[5] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[5] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N32 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[4] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[4] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[4] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[4] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N31 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[3] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[3] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[3] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[3] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N30 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[2] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[2] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[2] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[2] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N29 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[1] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[1] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[1] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[1] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N28 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[0] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[0] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[0] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[0] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N27 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid (net)     1        0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[3] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[2] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[1] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0]
              (rising edge-triggered flip-flop clocked by sys_clk)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[0] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U46/Y (OR2X1_RVT)     0.07     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N23 (net)     2     0.00     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U45/Y (OR3X1_RVT)     0.06     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n35 (net)     2     0.00     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U44/Y (OR3X1_RVT)     0.06     1.64 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N21 (net)     1     0.00     1.64 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg/D (SDFFARX1_RVT)     0.00     1.64 f
  data arrival time                                                  1.64

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U46/Y (OR2X1_RVT)     0.07     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N23 (net)     2     0.00     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U45/Y (OR3X1_RVT)     0.06     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n35 (net)     2     0.00     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U43/Y (AO21X1_RVT)     0.05     1.63 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N22 (net)     1     0.00     1.63 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg/D (SDFFARX1_RVT)     0.00     1.63 f
  data arrival time                                                  1.63

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U5/Y (INVX1_RVT)     0.03     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n30 (net)     2     0.00     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U39/Y (NOR4X0_RVT)     0.10     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N25 (net)     1     0.00     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg/D (SDFFARX1_RVT)     0.00     1.59 f
  data arrival time                                                  1.59

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        6.00


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U45/Y (OR2X1_RVT)     0.07     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N23 (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U44/Y (OR3X1_RVT)     0.06     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n34 (net)     2     0.00     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U43/Y (OR3X1_RVT)     0.06     1.57 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N21 (net)     1     0.00     1.57 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg/D (SDFFARX1_RVT)     0.00     1.57 f
  data arrival time                                                  1.57

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        6.01


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U45/Y (OR2X1_RVT)     0.07     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N23 (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U44/Y (OR3X1_RVT)     0.06     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n34 (net)     2     0.00     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U42/Y (AO21X1_RVT)     0.05     1.56 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N22 (net)     1     0.00     1.56 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg/D (SDFFARX1_RVT)     0.00     1.56 f
  data arrival time                                                  1.56

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        6.02


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U46/Y (OR2X1_RVT)     0.07     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N23 (net)     2     0.00     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg/D (SDFFARX1_RVT)     0.00     1.53 f
  data arrival time                                                  1.53

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U5/Y (INVX1_RVT)     0.03     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n30 (net)     2     0.00     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U41/Y (NAND2X0_RVT)     0.03     1.52 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N24 (net)     1     0.00     1.52 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg/D (SDFFARX1_RVT)     0.00     1.52 f
  data arrival time                                                  1.52

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U5/Y (INVX1_RVT)     0.03     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n30 (net)     2     0.00     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U38/Y (NOR4X0_RVT)     0.10     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N25 (net)     1     0.00     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg/D (SDFFARX1_RVT)     0.00     1.52 f
  data arrival time                                                  1.52

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U45/Y (OR2X1_RVT)     0.07     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N23 (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg/D (SDFFARX1_RVT)     0.00     1.46 f
  data arrival time                                                  1.46

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.13


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U5/Y (INVX1_RVT)     0.03     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n30 (net)     2     0.00     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U40/Y (NAND2X0_RVT)     0.03     1.45 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N24 (net)     1     0.00     1.45 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg/D (SDFFARX1_RVT)     0.00     1.45 f
  data arrival time                                                  1.45

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        6.13


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7970/Y (NAND2X0_RVT)             0.08       0.97 r
  I_ORCA_TOP/I_PCI_CORE/n7679 (net)             4         0.00       0.97 r
  I_ORCA_TOP/I_PCI_CORE/U7971/Y (NAND3X0_RVT)             0.06       1.02 f
  I_ORCA_TOP/I_PCI_CORE/n7669 (net)             1         0.00       1.02 f
  I_ORCA_TOP/I_PCI_CORE/U7972/Y (NAND2X0_RVT)             0.07       1.09 r
  I_ORCA_TOP/I_PCI_CORE/N218 (net)              1         0.00       1.09 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6]/D (SDFFARX1_RVT)     0.00     1.09 r
  data arrival time                                                  1.09

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.14       7.56
  data required time                                                 7.56
  --------------------------------------------------------------------------
  data required time                                                 7.56
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7970/Y (NAND2X0_RVT)             0.08       0.97 r
  I_ORCA_TOP/I_PCI_CORE/n7679 (net)             4         0.00       0.97 r
  I_ORCA_TOP/I_PCI_CORE/U7978/Y (NAND3X0_RVT)             0.06       1.02 f
  I_ORCA_TOP/I_PCI_CORE/n7681 (net)             1         0.00       1.02 f
  I_ORCA_TOP/I_PCI_CORE/U7979/Y (NAND2X0_RVT)             0.07       1.09 r
  I_ORCA_TOP/I_PCI_CORE/N212 (net)              1         0.00       1.09 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0]/D (SDFFARX1_RVT)     0.00     1.09 r
  data arrival time                                                  1.09

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.14       7.56
  data required time                                                 7.56
  --------------------------------------------------------------------------
  data required time                                                 7.56
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7957/Y (NAND2X0_RVT)             0.07       0.96 r
  I_ORCA_TOP/I_PCI_CORE/n7660 (net)             3         0.00       0.96 r
  I_ORCA_TOP/I_PCI_CORE/U7962/Y (NAND3X0_RVT)             0.06       1.02 f
  I_ORCA_TOP/I_PCI_CORE/n7664 (net)             1         0.00       1.02 f
  I_ORCA_TOP/I_PCI_CORE/U7965/Y (NAND2X0_RVT)             0.06       1.08 r
  I_ORCA_TOP/I_PCI_CORE/N217 (net)              1         0.00       1.08 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5]/D (SDFFARX1_RVT)     0.00     1.08 r
  data arrival time                                                  1.08

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.14       7.56
  data required time                                                 7.56
  --------------------------------------------------------------------------
  data required time                                                 7.56
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        6.48


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7970/Y (NAND2X0_RVT)             0.08       0.97 r
  I_ORCA_TOP/I_PCI_CORE/n7679 (net)             4         0.00       0.97 r
  I_ORCA_TOP/I_PCI_CORE/U7973/Y (AO221X1_RVT)             0.10       1.07 r
  I_ORCA_TOP/I_PCI_CORE/N214 (net)              1         0.00       1.07 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2]/D (SDFFARX1_RVT)     0.00     1.07 r
  data arrival time                                                  1.07

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        6.50


  Startpoint: I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16]
            (rising edge-triggered flip-flop clocked by PCI_CLK)
  Path Group: PCI_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1]/CLK (SDFFX2_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1]/Q (SDFFX2_RVT)     0.18      0.18 r
  I_ORCA_TOP/I_PARSER/pcmd_out[1] (net)        20         0.00       0.18 r
  I_ORCA_TOP/I_PARSER/pcmd_out[1] (PARSER)                0.00       0.18 r
  I_ORCA_TOP/net_parser_pci_cmd[1] (net)                  0.00       0.18 r
  I_ORCA_TOP/I_PCI_CORE/cmd_in[1] (PCI_CORE)              0.00       0.18 r
  I_ORCA_TOP/I_PCI_CORE/cmd_in[1] (net)                   0.00       0.18 r
  I_ORCA_TOP/I_PCI_CORE/U4569/Y (INVX0_RVT)               0.12       0.30 f
  I_ORCA_TOP/I_PCI_CORE/n7705 (net)            17         0.00       0.30 f
  I_ORCA_TOP/I_PCI_CORE/U7797/Y (AND4X1_RVT)              0.16       0.47 f
  I_ORCA_TOP/I_PCI_CORE/n6841 (net)             4         0.00       0.47 f
  I_ORCA_TOP/I_PCI_CORE/U7793/Y (NAND3X0_RVT)             0.06       0.53 r
  I_ORCA_TOP/I_PCI_CORE/n6574 (net)             3         0.00       0.53 r
  I_ORCA_TOP/I_PCI_CORE/U7789/Y (AND4X1_RVT)              0.10       0.63 r
  I_ORCA_TOP/I_PCI_CORE/n6479 (net)             2         0.00       0.63 r
  I_ORCA_TOP/I_PCI_CORE/U7783/Y (NAND4X0_RVT)             0.15       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n5909 (net)            10         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7781/Y (OR2X1_RVT)               0.12       0.90 f
  I_ORCA_TOP/I_PCI_CORE/n6576 (net)             2         0.00       0.90 f
  I_ORCA_TOP/I_PCI_CORE/U4446/Y (INVX2_RVT)               0.06       0.96 r
  I_ORCA_TOP/I_PCI_CORE/n7698 (net)            22         0.00       0.96 r
  I_ORCA_TOP/I_PCI_CORE/U7756/Y (NAND2X0_RVT)             0.04       1.00 f
  I_ORCA_TOP/I_PCI_CORE/n6127 (net)             1         0.00       1.00 f
  I_ORCA_TOP/I_PCI_CORE/U7755/Y (NAND4X0_RVT)             0.05       1.05 r
  I_ORCA_TOP/I_PCI_CORE/N131 (net)              1         0.00       1.05 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16]/D (SDFFARX1_RVT)     0.00     1.05 r
  data arrival time                                                  1.05

  clock PCI_CLK (rise edge)                               8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.15       7.55
  data required time                                                 7.55
  --------------------------------------------------------------------------
  data required time                                                 7.55
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        6.51


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7848 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3283/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n1 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3284/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[7] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[7] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[7] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[7] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[7] (net)                                0.00       0.26 f
  U63/Y (INVX2_RVT)                                       0.08       0.35 r
  n39 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[7].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[7] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[7] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[7] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7849 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3285/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n3 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3286/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[6] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[6] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[6] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[6] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[6] (net)                                0.00       0.26 f
  U62/Y (INVX2_RVT)                                       0.08       0.35 r
  n38 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[6].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[6] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[6] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[6] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7850 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3287/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n5 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3288/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[5] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[5] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[5] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[5] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[5] (net)                                0.00       0.26 f
  U61/Y (INVX2_RVT)                                       0.08       0.35 r
  n37 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[5].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[5] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[5] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[5] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7851 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3289/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n7 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3290/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[4] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[4] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[4] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[4] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[4] (net)                                0.00       0.26 f
  U60/Y (INVX2_RVT)                                       0.08       0.35 r
  n36 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[4].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[4] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[4] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[4] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7852 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3291/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n9 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3292/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[3] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[3] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[3] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[3] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[3] (net)                                0.00       0.26 f
  U59/Y (INVX2_RVT)                                       0.08       0.35 r
  n35 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[3] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[3] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[3] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7853 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3293/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n11 (net)               1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3294/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[2] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[2] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[2] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[2] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[2] (net)                                0.00       0.26 f
  U58/Y (INVX2_RVT)                                       0.08       0.35 r
  n34 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[2] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[2] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[2] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7854 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3295/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n13 (net)               1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3296/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[1] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[1] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[1] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[1] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[1] (net)                                0.00       0.26 f
  U57/Y (INVX2_RVT)                                       0.08       0.35 r
  n33 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[1] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[1] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[1] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7840 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U4126/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[15] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[15] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[15] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[15] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[15] (net)                               0.00       0.24 f
  U39/Y (INVX2_RVT)                                       0.08       0.33 r
  n47 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[15].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[15] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[15] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[15] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7841 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3931/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[14] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[14] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[14] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[14] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[14] (net)                               0.00       0.24 f
  U38/Y (INVX2_RVT)                                       0.08       0.33 r
  n46 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[14].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[14] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[14] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[14] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7842 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3761/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[13] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[13] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[13] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[13] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[13] (net)                               0.00       0.24 f
  U37/Y (INVX2_RVT)                                       0.08       0.33 r
  n45 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[13].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[13] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[13] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[13] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7843 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3617/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[12] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[12] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[12] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[12] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[12] (net)                               0.00       0.24 f
  U36/Y (INVX2_RVT)                                       0.08       0.33 r
  n44 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[12].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[12] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[12] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[12] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7844 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3567/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[11] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[11] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[11] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[11] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[11] (net)                               0.00       0.24 f
  U35/Y (INVX2_RVT)                                       0.08       0.33 r
  n43 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[11].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[11] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[11] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[11] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7845 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3476/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[10] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[10] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[10] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[10] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[10] (net)                               0.00       0.24 f
  U34/Y (INVX2_RVT)                                       0.08       0.33 r
  n42 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[10].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[10] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[10] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[10] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7846 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3298/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[9] (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[9] (SDRAM_IF)            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[9] (net)                            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[9] (ORCA_TOP)                       0.00       0.24 f
  net_sdram_DQ_en[9] (net)                                0.00       0.24 f
  U33/Y (INVX2_RVT)                                       0.08       0.33 r
  n41 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[9].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.55 r
  net_sdram_DQ_in[9] (net)                      2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[9] (ORCA_TOP)                       0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[9] (net)                            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (SDRAM_IF)            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (net)                 0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]/D (SDFFNX1_RVT)     0.00      0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7847 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3297/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[8] (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[8] (SDRAM_IF)            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[8] (net)                            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[8] (ORCA_TOP)                       0.00       0.24 f
  net_sdram_DQ_en[8] (net)                                0.00       0.24 f
  U32/Y (INVX2_RVT)                                       0.08       0.33 r
  n40 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[8].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.55 r
  net_sdram_DQ_in[8] (net)                      2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[8] (ORCA_TOP)                       0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[8] (net)                            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (SDRAM_IF)            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (net)                 0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]/D (SDFFNX1_RVT)     0.00      0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]
            (falling edge-triggered flip-flop clocked by SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7855 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U4313/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[0] (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[0] (SDRAM_IF)            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[0] (net)                            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[0] (ORCA_TOP)                       0.00       0.24 f
  net_sdram_DQ_en[0] (net)                                0.00       0.24 f
  U31/Y (INVX2_RVT)                                       0.08       0.33 r
  n48 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[0].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.55 r
  net_sdram_DQ_in[0] (net)                      2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[0] (ORCA_TOP)                       0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[0] (net)                            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (SDRAM_IF)            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (net)                 0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]/D (SDFFNX1_RVT)     0.00      0.55 r
  data arrival time                                                  0.55

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[15].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[15]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[15] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[15].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[15].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[14].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[14]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[14] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[14].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[14].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[13].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[13]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[13] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[13].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[13].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[12].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[12]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[12] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[12].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[12].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[11].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[11] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[11].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[11].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[10].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[10] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[10].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[10].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[9].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[9] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[9].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[9].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[8].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[8] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[8].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[8].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[7].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[7] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[7].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[7].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[6].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[6] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[6].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[6].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[5].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[5] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[5].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[5].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[4].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[4] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[4].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[4].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[3].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[3] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[3].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[3].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[2].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[2] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[2].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[2].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[1].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[1] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[1].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[1].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[0].sd_mux_dq_out
            (gating element for clock SDRAM_CLK)
  Path Group: SDRAM_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[0] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[0].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock SDRAM_CLK (fall edge)                             2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[0].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/Q (SDFFSSRX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (net)     1     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_A[1] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/Y (INVX1_RVT)          0.04       0.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n81 (net)        5         0.00       0.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U165/Y (INVX0_RVT)         0.05       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n82 (net)        6         0.00       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (ALU_DW01_sub_3)     0.00     0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (net)          0.00       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U165/Y (NOR2X0_RVT)     0.08     0.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n82 (net)     2     0.00       0.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.11     0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.10     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U153/Y (INVX1_RVT)     0.04     0.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n50 (net)     4     0.00       0.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U150/Y (OAI21X1_RVT)     0.11     0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n40 (net)     2     0.00       0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U35/Y (AOI21X1_RVT)     0.10     0.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n35 (net)     1     0.00       0.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U205/Y (XOR2X1_RVT)     0.11     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (net)     1     0.00     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (ALU_DW01_sub_3)     0.00     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N246 (net)                 0.00       0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U282/Y (AO221X1_RVT)       0.09       1.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n238 (net)       1         0.00       1.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U283/Y (OR3X1_RVT)         0.06       1.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n241 (net)       1         0.00       1.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U284/Y (AO221X1_RVT)       0.06       1.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n89 (net)        2         0.00       1.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U84/Y (INVX1_RVT)          0.02       1.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n275 (net)       1         0.00       1.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U307/Y (AND2X1_RVT)        0.05       1.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n280 (net)       1         0.00       1.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U74/Y (AND2X1_RVT)         0.05       1.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n68 (net)        1         0.00       1.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U80/Y (NAND3X0_RVT)        0.04       1.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n283 (net)       1         0.00       1.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U310/Y (NAND2X0_RVT)       0.06       1.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n284 (net)       2         0.00       1.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U312/Y (AO21X1_RVT)        0.05       1.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n308 (net)       1         0.00       1.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg/D (SDFFARX1_RVT)     0.00     1.47 r
  data arrival time                                                  1.47

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/Q (SDFFSSRX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (net)     1     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_A[1] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/Y (INVX1_RVT)          0.04       0.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n81 (net)        5         0.00       0.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U165/Y (INVX0_RVT)         0.05       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n82 (net)        6         0.00       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (ALU_DW01_sub_3)     0.00     0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (net)          0.00       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U165/Y (NOR2X0_RVT)     0.08     0.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n82 (net)     2     0.00       0.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.11     0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.10     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U153/Y (INVX1_RVT)     0.04     0.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n50 (net)     4     0.00       0.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U150/Y (OAI21X1_RVT)     0.11     0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n40 (net)     2     0.00       0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U35/Y (AOI21X1_RVT)     0.10     0.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n35 (net)     1     0.00       0.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U205/Y (XOR2X1_RVT)     0.11     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (net)     1     0.00     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (ALU_DW01_sub_3)     0.00     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N246 (net)                 0.00       0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U282/Y (AO221X1_RVT)       0.09       1.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n238 (net)       1         0.00       1.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U283/Y (OR3X1_RVT)         0.06       1.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n241 (net)       1         0.00       1.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U284/Y (AO221X1_RVT)       0.06       1.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n89 (net)        2         0.00       1.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U84/Y (INVX1_RVT)          0.02       1.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n275 (net)       1         0.00       1.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U307/Y (AND2X1_RVT)        0.05       1.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n280 (net)       1         0.00       1.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U74/Y (AND2X1_RVT)         0.05       1.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n68 (net)        1         0.00       1.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U80/Y (NAND3X0_RVT)        0.04       1.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n283 (net)       1         0.00       1.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U310/Y (NAND2X0_RVT)       0.06       1.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n284 (net)       2         0.00       1.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U311/Y (AO21X1_RVT)        0.05       1.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n307 (net)       1         0.00       1.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg/D (SDFFARX1_RVT)     0.00     1.47 r
  data arrival time                                                  1.47

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U22/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N15 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U21/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N16 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U20/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N17 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U19/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N18 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U18/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N19 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U17/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N20 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U16/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N21 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     1.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U15/Y (AO222X1_RVT)     0.15     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N22 (net)     1     0.00     1.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7]/D (SDFFARX1_RVT)     0.00     1.45 r
  data arrival time                                                  1.45

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7]/CLK (SDFFARX1_RVT)     0.00     1.60 r
  library setup time                                     -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/Q (SDFFX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (net)     1     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[6] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U47/Y (NBUFFX8_RVT)        0.05       0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n10 (net)        9         0.00       0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[6] (ALU_DW01_inc_4)     0.00     0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n38 (net)             0.00       0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U41/Y (NAND2X0_RVT)     0.04     0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n33 (net)     1       0.00       0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U98/Y (NOR2X0_RVT)     0.08      0.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n102 (net)     1      0.00       0.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U81/Y (NAND2X2_RVT)     0.09     0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n1 (net)     7        0.00       0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U108/Y (OR2X1_RVT)     0.06      0.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n111 (net)     1      0.00       0.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U90/Y (XNOR2X1_RVT)     0.12     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (net)     3     0.00     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (ALU_DW01_inc_4)     0.00     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N198 (net)                 0.00       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (ALU_DW01_add_2)     0.00     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (net)       0.00       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U234/Y (NOR2X1_RVT)     0.09     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n52 (net)     3     0.00     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U244/Y (OAI21X1_RVT)     0.11     0.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n51 (net)     1     0.00     0.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U46/Y (AOI21X1_RVT)     0.08     0.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n2 (net)     4     0.00      0.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U22/Y (OAI21X2_RVT)     0.10     0.96 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n33 (net)     1     0.00     0.96 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U207/Y (AO21X1_RVT)     0.05     1.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n194 (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U168/Y (XNOR2X1_RVT)     0.10     1.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[14] (net)     2     0.00     1.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[14] (ALU_DW01_add_2)     0.00     1.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N217 (net)                 0.00       1.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U199/Y (AO221X1_RVT)       0.10       1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n86 (net)        1         0.00       1.22 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14]/D (SDFFSSRX1_RVT)     0.00     1.22 f
  data arrival time                                                  1.22

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.22       1.38
  data required time                                                 1.38
  --------------------------------------------------------------------------
  data required time                                                 1.38
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/B[0] (ALU_DW01_sub_3)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/B[0] (net)          0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U134/Y (IBUFFX2_RVT)     0.08     0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n115 (net)     2     0.00      0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U114/Y (NOR2X0_RVT)     0.08     0.32 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n84 (net)     2     0.00       0.32 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.12     0.44 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       0.44 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.09     0.54 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       0.54 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     0.65 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       0.65 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U197/Y (AO21X1_RVT)     0.08     0.73 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n175 (net)     1     0.00      0.73 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U14/CO (FADDX1_RVT)     0.10     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n22 (net)     2     0.00       0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U7/Y (AOI21X1_RVT)     0.10     0.93 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n17 (net)     1     0.00       0.93 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U137/Y (XOR2X1_RVT)     0.10     1.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[15] (net)     1     0.00     1.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[15] (ALU_DW01_sub_3)     0.00     1.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N250 (net)                 0.00       1.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U203/Y (AO221X1_RVT)       0.08       1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n131 (net)       1         0.00       1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U204/Y (OR3X1_RVT)         0.06       1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n134 (net)       1         0.00       1.17 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U205/Y (AO221X1_RVT)       0.08       1.25 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n85 (net)        2         0.00       1.25 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15]/D (SDFFSSRX1_RVT)     0.00     1.25 r
  data arrival time                                                  1.25

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.18       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch
            (gating element for clock SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     0.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       0.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       0.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.14     0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     0.51 f
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     0.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.11     0.62 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     0.62 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     0.72 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     0.72 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     0.79 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     0.79 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     0.86 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     0.86 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.03     0.89 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     0.89 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     0.98 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     0.98 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.13     1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     1.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.03     1.15 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     1.15 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U11/Y (NAND3X2_RVT)     0.10     1.25 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n13 (net)     2     0.00     1.25 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U23/Y (NAND3X0_RVT)     0.05     1.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N14 (net)     1     0.00     1.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/EN (SNPS_CLOCK_GATE_HIGH_PRGRM_CNT)     0.00     1.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/EN (net)     0.00     1.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch/EN (CGLPPRX8_RVT)     0.00     1.30 f
  data arrival time                                                  1.30

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch/CLK (CGLPPRX8_RVT)     0.00     1.60 r
  clock gating setup time                                -0.13       1.47
  data required time                                                 1.47
  --------------------------------------------------------------------------
  data required time                                                 1.47
  data arrival time                                                 -1.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.17


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/Q (SDFFX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (net)     1     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[6] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U47/Y (NBUFFX8_RVT)        0.05       0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n10 (net)        9         0.00       0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[6] (ALU_DW01_inc_4)     0.00     0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n38 (net)             0.00       0.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U41/Y (NAND2X0_RVT)     0.04     0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n33 (net)     1       0.00       0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U98/Y (NOR2X0_RVT)     0.08      0.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n102 (net)     1      0.00       0.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U81/Y (NAND2X2_RVT)     0.09     0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n1 (net)     7        0.00       0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U108/Y (OR2X1_RVT)     0.06      0.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n111 (net)     1      0.00       0.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U90/Y (XNOR2X1_RVT)     0.12     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (net)     3     0.00     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (ALU_DW01_inc_4)     0.00     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N198 (net)                 0.00       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (ALU_DW01_add_2)     0.00     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (net)       0.00       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U234/Y (NOR2X1_RVT)     0.09     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n52 (net)     3     0.00     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U244/Y (OAI21X1_RVT)     0.11     0.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n51 (net)     1     0.00     0.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U46/Y (AOI21X1_RVT)     0.08     0.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n2 (net)     4     0.00      0.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U155/Y (OAI21X1_RVT)     0.11     0.97 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n42 (net)     1     0.00     0.97 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U154/Y (OR2X1_RVT)     0.06     1.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n201 (net)     1     0.00     1.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U156/Y (XNOR2X2_RVT)     0.08     1.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[13] (net)     1     0.00     1.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[13] (ALU_DW01_add_2)     0.00     1.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N216 (net)                 0.00       1.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U225/Y (AO221X1_RVT)       0.10       1.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n87 (net)        2         0.00       1.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13]/D (SDFFSSRX1_RVT)     0.00     1.21 f
  data arrival time                                                  1.21

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.21       1.39
  data required time                                                 1.39
  --------------------------------------------------------------------------
  data required time                                                 1.39
  data arrival time                                                 -1.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.18


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/Q (SDFFSSRX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (net)     1     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_A[1] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/Y (INVX1_RVT)          0.04       0.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n81 (net)        5         0.00       0.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U165/Y (INVX0_RVT)         0.05       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n82 (net)        6         0.00       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (ALU_DW01_sub_3)     0.00     0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (net)          0.00       0.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U165/Y (NOR2X0_RVT)     0.08     0.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n82 (net)     2     0.00       0.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.11     0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.10     0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       0.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U153/Y (INVX1_RVT)     0.04     0.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n50 (net)     4     0.00       0.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U150/Y (OAI21X1_RVT)     0.11     0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n40 (net)     2     0.00       0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U35/Y (AOI21X1_RVT)     0.10     0.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n35 (net)     1     0.00       0.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U205/Y (XOR2X1_RVT)     0.11     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (net)     1     0.00     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (ALU_DW01_sub_3)     0.00     0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N246 (net)                 0.00       0.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U282/Y (AO221X1_RVT)       0.09       1.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n238 (net)       1         0.00       1.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U283/Y (OR3X1_RVT)         0.06       1.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n241 (net)       1         0.00       1.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U284/Y (AO221X1_RVT)       0.06       1.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n89 (net)        2         0.00       1.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11]/D (SDFFSSRX1_RVT)     0.00     1.20 f
  data arrival time                                                  1.20

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.21       1.39
  data required time                                                 1.39
  --------------------------------------------------------------------------
  data required time                                                 1.39
  data arrival time                                                 -1.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.19


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U87/Y (OR2X1_RVT)     0.06       0.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n109 (net)     1      0.00       0.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U97/Y (XNOR2X2_RVT)     0.10     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (net)     3     0.00      0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (ALU_DW01_inc_4)     0.00     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N193 (net)                 0.00       0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (ALU_DW01_sub_2)     0.00     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (net)          0.00       0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U229/Y (INVX1_RVT)     0.02     0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n140 (net)     2     0.00      0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U187/Y (NOR2X1_RVT)     0.08     0.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n86 (net)     4     0.00       0.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U262/Y (NOR2X1_RVT)     0.08     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n77 (net)     2     0.00       0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U85/Y (NAND2X4_RVT)     0.08     0.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n75 (net)     1     0.00       0.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U185/Y (OAI21X2_RVT)     0.12     0.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n202 (net)     8     0.00      0.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U166/Y (AOI21X2_RVT)     0.11     0.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n60 (net)     1     0.00       0.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U181/Y (XOR2X1_RVT)     0.11     1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[10] (net)     1     0.00     1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[10] (ALU_DW01_sub_2)     0.00     1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N277 (net)                 0.00       1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U278/Y (AO221X1_RVT)       0.09       1.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n90 (net)        2         0.00       1.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10]/D (SDFFSSRX1_RVT)     0.00     1.18 f
  data arrival time                                                  1.18

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.21       1.39
  data required time                                                 1.39
  --------------------------------------------------------------------------
  data required time                                                 1.39
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U87/Y (OR2X1_RVT)     0.06       0.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n109 (net)     1      0.00       0.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U97/Y (XNOR2X2_RVT)     0.10     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (net)     3     0.00      0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (ALU_DW01_inc_4)     0.00     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N193 (net)                 0.00       0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (ALU_DW01_sub_2)     0.00     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (net)          0.00       0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U229/Y (INVX1_RVT)     0.02     0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n140 (net)     2     0.00      0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U187/Y (NOR2X1_RVT)     0.08     0.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n86 (net)     4     0.00       0.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U262/Y (NOR2X1_RVT)     0.08     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n77 (net)     2     0.00       0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U85/Y (NAND2X4_RVT)     0.08     0.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n75 (net)     1     0.00       0.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U185/Y (OAI21X2_RVT)     0.12     0.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n202 (net)     8     0.00      0.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U167/Y (AOI21X2_RVT)     0.11     0.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n69 (net)     1     0.00       0.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U180/Y (XOR2X1_RVT)     0.11     1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[9] (net)     1     0.00     1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[9] (ALU_DW01_sub_2)     0.00     1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N276 (net)                 0.00       1.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U219/Y (AO221X1_RVT)       0.09       1.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n91 (net)        2         0.00       1.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9]/D (SDFFSSRX1_RVT)     0.00     1.18 f
  data arrival time                                                  1.18

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.21       1.39
  data required time                                                 1.39
  --------------------------------------------------------------------------
  data required time                                                 1.39
  data arrival time                                                 -1.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U106/Y (OR2X1_RVT)     0.06      0.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n108 (net)     1      0.00       0.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U105/Y (XNOR2X2_RVT)     0.10     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[7] (net)     3     0.00      0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[7] (ALU_DW01_inc_4)     0.00     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N194 (net)                 0.00       0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[7] (ALU_DW01_add_2)     0.00     0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[7] (net)        0.00       0.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U189/Y (NOR2X0_RVT)     0.09     0.59 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n80 (net)     3     0.00     0.59 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U236/Y (OAI21X1_RVT)     0.11     0.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n79 (net)     1     0.00     0.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U86/Y (AOI21X1_RVT)     0.07     0.76 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n77 (net)     1     0.00     0.76 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U159/Y (OAI21X2_RVT)     0.10     0.86 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n191 (net)     8     0.00     0.86 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U157/Y (AND2X1_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n190 (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U158/Y (OR2X1_RVT)     0.06     0.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n196 (net)     1     0.00     0.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U160/Y (XNOR2X2_RVT)     0.09     1.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[12] (net)     1     0.00     1.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[12] (ALU_DW01_add_2)     0.00     1.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N215 (net)                 0.00       1.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U287/Y (NAND2X0_RVT)       0.04       1.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n297 (net)       2         0.00       1.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U46/Y (NAND3X2_RVT)        0.11       1.22 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n303 (net)       1         0.00       1.22 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12]/D (SDFFSSRX1_RVT)     0.00     1.22 r
  data arrival time                                                  1.22

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.17       1.43
  data required time                                                 1.43
  --------------------------------------------------------------------------
  data required time                                                 1.43
  data arrival time                                                 -1.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.21


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U95/Y (NAND2X0_RVT)     0.06     0.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n100 (net)     1      0.00       0.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U94/Y (XOR2X2_RVT)     0.11      0.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[5] (net)     3     0.00      0.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[5] (ALU_DW01_inc_4)     0.00     0.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N192 (net)                 0.00       0.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[5] (ALU_DW01_sub_2)     0.00     0.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[5] (net)          0.00       0.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U173/Y (INVX0_RVT)     0.03     0.49 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n141 (net)     2     0.00      0.49 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U193/Y (NOR2X1_RVT)     0.08     0.57 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n95 (net)     3     0.00       0.57 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U273/Y (OAI21X1_RVT)     0.12     0.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n94 (net)     3     0.00       0.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U86/Y (AOI21X1_RVT)     0.09     0.78 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n76 (net)     1     0.00       0.78 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U185/Y (OAI21X2_RVT)     0.10     0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n202 (net)     8     0.00      0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U238/Y (XNOR2X1_RVT)     0.10     0.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[8] (net)     1     0.00     0.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[8] (ALU_DW01_sub_2)     0.00     0.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N275 (net)                 0.00       0.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U304/Y (NAND2X0_RVT)       0.05       1.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n290 (net)       2         0.00       1.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U314/Y (NAND4X0_RVT)       0.07       1.10 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n294 (net)       1         0.00       1.10 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U315/Y (OR2X1_RVT)         0.06       1.16 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n92 (net)        1         0.00       1.16 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8]/D (SDFFSSRX1_RVT)     0.00     1.16 f
  data arrival time                                                  1.16

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.19       1.41
  data required time                                                 1.41
  --------------------------------------------------------------------------
  data required time                                                 1.41
  data arrival time                                                 -1.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U100/Y (AND2X1_RVT)     0.06     0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n105 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U68/Y (NAND2X0_RVT)     0.05     0.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n55 (net)     1       0.00       0.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U61/Y (XOR2X2_RVT)     0.11      0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (net)     3     0.00      0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (ALU_DW01_inc_4)     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N190 (net)                 0.00       0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (ALU_DW01_sub_2)     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (net)          0.00       0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U175/Y (INVX1_RVT)     0.03     0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n143 (net)     2     0.00      0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U192/Y (NOR2X1_RVT)     0.08     0.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n106 (net)     3     0.00      0.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U207/Y (OAI21X2_RVT)     0.10     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n105 (net)     1     0.00      0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U230/Y (AOI21X1_RVT)     0.08     0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n103 (net)     2     0.00      0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U197/Y (INVX2_RVT)     0.03     0.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n102 (net)     3     0.00      0.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U196/Y (NBUFFX2_RVT)     0.04     0.74 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n205 (net)     2     0.00      0.74 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U195/Y (AO21X1_RVT)     0.08     0.82 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n204 (net)     1     0.00      0.82 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U178/Y (XNOR2X1_RVT)     0.10     0.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[5] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[5] (ALU_DW01_sub_2)     0.00     0.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N272 (net)                 0.00       0.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U247/Y (AO221X1_RVT)       0.08       1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n191 (net)       1         0.00       1.00 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U248/Y (OR4X1_RVT)         0.11       1.12 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n95 (net)        2         0.00       1.12 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5]/D (SDFFSSRX1_RVT)     0.00     1.12 r
  data arrival time                                                  1.12

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.17       1.43
  data required time                                                 1.43
  --------------------------------------------------------------------------
  data required time                                                 1.43
  data arrival time                                                 -1.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       0.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U80/Y (XNOR2X1_RVT)     0.12     0.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[4] (net)     3     0.00      0.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[4] (ALU_DW01_inc_4)     0.00     0.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N191 (net)                 0.00       0.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[4] (ALU_DW01_add_2)     0.00     0.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[4] (net)        0.00       0.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U122/Y (NAND2X0_RVT)     0.06     0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n102 (net)     3     0.00     0.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U177/Y (OAI21X1_RVT)     0.15     0.66 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n95 (net)     3     0.00     0.66 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U176/Y (INVX1_RVT)     0.02     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n93 (net)     1     0.00     0.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U161/Y (OAI21X1_RVT)     0.11     0.79 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n84 (net)     1     0.00     0.79 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U210/Y (AO21X1_RVT)     0.05     0.84 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n197 (net)     1     0.00     0.84 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U164/Y (XNOR2X1_RVT)     0.11     0.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[7] (net)     1     0.00     0.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[7] (ALU_DW01_add_2)     0.00     0.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N210 (net)                 0.00       0.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U82/Y (INVX1_RVT)          0.02       0.96 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n172 (net)       1         0.00       0.96 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U232/Y (OA22X1_RVT)        0.07       1.04 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n177 (net)       2         0.00       1.04 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U236/Y (NAND4X0_RVT)       0.05       1.08 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n93 (net)        1         0.00       1.08 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7]/D (SDFFSSRX1_RVT)     0.00     1.08 r
  data arrival time                                                  1.08

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.18       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.34


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U100/Y (AND2X1_RVT)     0.06     0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n105 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U68/Y (NAND2X0_RVT)     0.05     0.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n55 (net)     1       0.00       0.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U61/Y (XOR2X2_RVT)     0.11      0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (net)     3     0.00      0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (ALU_DW01_inc_4)     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N190 (net)                 0.00       0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (ALU_DW01_sub_2)     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (net)          0.00       0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U175/Y (INVX1_RVT)     0.03     0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n143 (net)     2     0.00      0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U192/Y (NOR2X1_RVT)     0.08     0.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n106 (net)     3     0.00      0.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U207/Y (OAI21X2_RVT)     0.10     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n105 (net)     1     0.00      0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U230/Y (AOI21X1_RVT)     0.08     0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n103 (net)     2     0.00      0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U197/Y (INVX2_RVT)     0.03     0.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n102 (net)     3     0.00      0.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U104/Y (AOI21X1_RVT)     0.09     0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n88 (net)     1     0.00       0.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U172/Y (XOR2X2_RVT)     0.09     0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[6] (net)     1     0.00     0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[6] (ALU_DW01_sub_2)     0.00     0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N273 (net)                 0.00       0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U242/Y (AOI221X1_RVT)      0.14       1.02 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n186 (net)       2         0.00       1.02 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U243/Y (NAND4X0_RVT)       0.04       1.05 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n94 (net)        1         0.00       1.05 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6]/D (SDFFSSRX1_RVT)     0.00     1.05 r
  data arrival time                                                  1.05

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.18       1.42
  data required time                                                 1.42
  --------------------------------------------------------------------------
  data required time                                                 1.42
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U100/Y (AND2X1_RVT)     0.06     0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n105 (net)     1      0.00       0.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U68/Y (NAND2X0_RVT)     0.05     0.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n55 (net)     1       0.00       0.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U61/Y (XOR2X2_RVT)     0.11      0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (net)     3     0.00      0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (ALU_DW01_inc_4)     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N190 (net)                 0.00       0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (ALU_DW01_sub_2)     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (net)          0.00       0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U175/Y (INVX1_RVT)     0.03     0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n143 (net)     2     0.00      0.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U192/Y (NOR2X1_RVT)     0.08     0.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n106 (net)     3     0.00      0.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U207/Y (OAI21X2_RVT)     0.10     0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n105 (net)     1     0.00      0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U230/Y (AOI21X1_RVT)     0.08     0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n103 (net)     2     0.00      0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U197/Y (INVX2_RVT)     0.03     0.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n102 (net)     3     0.00      0.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U177/Y (XNOR2X1_RVT)     0.10     0.80 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[4] (net)     1     0.00     0.80 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[4] (ALU_DW01_sub_2)     0.00     0.80 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N271 (net)                 0.00       0.80 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U251/Y (AO221X1_RVT)       0.08       0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n196 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U252/Y (OR4X1_RVT)         0.11       0.99 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n96 (net)        2         0.00       0.99 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4]/D (SDFFSSRX1_RVT)     0.00     0.99 r
  data arrival time                                                  0.99

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[4]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.17       1.43
  data required time                                                 1.43
  --------------------------------------------------------------------------
  data required time                                                 1.43
  data arrival time                                                 -0.99
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1]/Q (SDFFX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[1] (net)     4     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[1] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[1] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[1] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[1] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[1] (ALU_DW01_inc_4)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n60 (net)             0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U91/Y (NBUFFX2_RVT)     0.05     0.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n99 (net)     2       0.00       0.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U109/Y (XOR2X1_RVT)     0.11     0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[1] (net)     3     0.00      0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[1] (ALU_DW01_inc_4)     0.00     0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N188 (net)                 0.00       0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[1] (ALU_DW01_sub_2)     0.00     0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[1] (net)          0.00       0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U231/Y (INVX1_RVT)     0.03     0.35 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n145 (net)     2     0.00      0.35 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U220/Y (NOR2X1_RVT)     0.08     0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n113 (net)     2     0.00      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U219/Y (OAI21X1_RVT)     0.11     0.53 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n112 (net)     2     0.00      0.53 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U216/Y (INVX1_RVT)     0.03     0.56 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n111 (net)     2     0.00      0.56 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U212/Y (OA21X1_RVT)     0.07     0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n206 (net)     1     0.00      0.63 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U211/Y (XOR2X1_RVT)     0.11     0.74 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[3] (net)     1     0.00     0.74 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[3] (ALU_DW01_sub_2)     0.00     0.74 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N270 (net)                 0.00       0.74 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U254/Y (AO222X1_RVT)       0.10       0.83 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n202 (net)       1         0.00       0.83 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U257/Y (OR3X1_RVT)         0.08       0.91 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n97 (net)        2         0.00       0.91 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3]/D (SDFFSSRX1_RVT)     0.00     0.91 f
  data arrival time                                                  0.91

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[3]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.22       1.38
  data required time                                                 1.38
  --------------------------------------------------------------------------
  data required time                                                 1.38
  data arrival time                                                 -0.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[26] (net)     8     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[26] (INSTRN_LAT)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[26] (net)         0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/ALU_OP[2] (ALU)            0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/ALU_OP[2] (net)            0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U182/Y (NAND2X0_RVT)       0.07       0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n104 (net)       2         0.00       0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U183/Y (INVX1_RVT)         0.04       0.27 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n300 (net)       4         0.00       0.27 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U184/Y (NAND2X0_RVT)       0.07       0.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n253 (net)       4         0.00       0.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U93/Y (INVX1_RVT)          0.08       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n117 (net)      14         0.00       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U115/Y (OAI21X1_RVT)       0.16       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n255 (net)      11         0.00       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U244/Y (INVX1_RVT)         0.05       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n212 (net)       6         0.00       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U265/Y (AO222X1_RVT)       0.07       0.71 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n208 (net)       1         0.00       0.71 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U266/Y (AO221X1_RVT)       0.06       0.77 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n209 (net)       1         0.00       0.77 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U267/Y (OR3X1_RVT)         0.06       0.83 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n99 (net)        2         0.00       0.83 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1]/D (SDFFSSRX1_RVT)     0.00     0.83 f
  data arrival time                                                  0.83

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.23       1.37
  data required time                                                 1.37
  --------------------------------------------------------------------------
  data required time                                                 1.37
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[26]/Q (SDFFX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[26] (net)     8     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[26] (INSTRN_LAT)     0.00     0.17 f
  I_ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[26] (net)         0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/ALU_OP[2] (ALU)            0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/ALU_OP[2] (net)            0.00       0.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U182/Y (NAND2X0_RVT)       0.07       0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n104 (net)       2         0.00       0.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U183/Y (INVX1_RVT)         0.04       0.27 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n300 (net)       4         0.00       0.27 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U184/Y (NAND2X0_RVT)       0.07       0.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n253 (net)       4         0.00       0.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U93/Y (INVX1_RVT)          0.08       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n117 (net)      14         0.00       0.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U115/Y (OAI21X1_RVT)       0.16       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n255 (net)      11         0.00       0.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U244/Y (INVX1_RVT)         0.05       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n212 (net)       6         0.00       0.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U270/Y (AO222X1_RVT)       0.07       0.71 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n215 (net)       1         0.00       0.71 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U271/Y (AO221X1_RVT)       0.06       0.77 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n216 (net)       1         0.00       0.77 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U272/Y (OR3X1_RVT)         0.06       0.83 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n100 (net)       2         0.00       0.83 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0]/D (SDFFSSRX1_RVT)     0.00     0.83 f
  data arrival time                                                  0.83

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[0]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.23       1.37
  data required time                                                 1.37
  --------------------------------------------------------------------------
  data required time                                                 1.37
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1]/CLK (SDFFX1_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[1]/Q (SDFFX1_RVT)     0.15     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[1] (net)     4     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[1] (DATA_PATH)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[1] (net)                 0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[1] (ALU)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[1] (net)           0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[1] (ALU_DW01_inc_4)     0.00     0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n60 (net)             0.00       0.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U91/Y (NBUFFX2_RVT)     0.05     0.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n99 (net)     2       0.00       0.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U109/Y (XOR2X1_RVT)     0.11     0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[1] (net)     3     0.00      0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[1] (ALU_DW01_inc_4)     0.00     0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N188 (net)                 0.00       0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[1] (ALU_DW01_sub_2)     0.00     0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[1] (net)          0.00       0.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U231/Y (INVX1_RVT)     0.03     0.35 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n145 (net)     2     0.00      0.35 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U220/Y (NOR2X1_RVT)     0.08     0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n113 (net)     2     0.00      0.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U219/Y (OAI21X1_RVT)     0.11     0.53 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n112 (net)     2     0.00      0.53 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U216/Y (INVX1_RVT)     0.03     0.56 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n111 (net)     2     0.00      0.56 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U247/Y (XOR2X1_RVT)     0.11     0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[2] (net)     1     0.00     0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[2] (ALU_DW01_sub_2)     0.00     0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N269 (net)                 0.00       0.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U259/Y (AO222X1_RVT)       0.10       0.76 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n206 (net)       1         0.00       0.76 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U262/Y (OR3X1_RVT)         0.08       0.84 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n98 (net)        2         0.00       0.84 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2]/D (SDFFSSRX1_RVT)     0.00     0.84 f
  data arrival time                                                  0.84

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[2]/CLK (SDFFSSRX1_RVT)     0.00     1.60 r
  library setup time                                     -0.22       1.38
  data required time                                                 1.38
  --------------------------------------------------------------------------
  data required time                                                 1.38
  data arrival time                                                 -0.84
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STACK_FSM          ForQA                 saed32rvt_ss0p95v125c
  STACK_TOP          8000                  saed32rvt_ss0p95v125c
  STACK_MEM_0        8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/CLK (SDFFARX2_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/Q (SDFFARX2_RVT)     0.23     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (net)    21     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (STACK_FSM)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/TOS[2] (net)         0.00       0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/TOS[2] (STACK_MEM_0)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/TOS[2] (net)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U43/Y (INVX0_RVT)     0.05     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n63 (net)     5     0.00     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U55/Y (NAND2X0_RVT)     0.06     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n43 (net)     2     0.00     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U38/Y (INVX1_RVT)     0.03     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n62 (net)     2     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U40/Y (XNOR2X1_RVT)     0.13     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/N11 (net)     3     0.00     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U61/Y (AND2X1_RVT)     0.08     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n53 (net)     8     0.00     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U78/Y (AO22X1_RVT)     0.09     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n51 (net)     1     0.00     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U79/Y (AO221X1_RVT)     0.07     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n58 (net)     1     0.00     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U82/Y (AO22X1_RVT)     0.08     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/N32 (net)     1     0.00     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3]/D (SDFFX1_RVT)     0.00     0.83 r
  data arrival time                                                  0.83

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[3]/CLK (SDFFX1_RVT)     0.00     1.60 r
  library setup time                                     -0.11       1.49
  data required time                                                 1.49
  --------------------------------------------------------------------------
  data required time                                                 1.49
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STACK_FSM          ForQA                 saed32rvt_ss0p95v125c
  STACK_TOP          8000                  saed32rvt_ss0p95v125c
  STACK_MEM_1        8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/CLK (SDFFARX2_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/Q (SDFFARX2_RVT)     0.23     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (net)    21     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (STACK_FSM)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/TOS[2] (net)         0.00       0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/TOS[2] (STACK_MEM_1)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/TOS[2] (net)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U43/Y (INVX0_RVT)     0.05     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n63 (net)     5     0.00     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U55/Y (NAND2X0_RVT)     0.06     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n67 (net)     2     0.00     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U38/Y (INVX1_RVT)     0.03     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n62 (net)     2     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U40/Y (XNOR2X1_RVT)     0.13     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/N11 (net)     3     0.00     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U61/Y (AND2X1_RVT)     0.08     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n53 (net)     8     0.00     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U78/Y (AO22X1_RVT)     0.09     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n51 (net)     1     0.00     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U79/Y (AO221X1_RVT)     0.07     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/n58 (net)     1     0.00     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/U82/Y (AO22X1_RVT)     0.08     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/N32 (net)     1     0.00     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3]/D (SDFFX1_RVT)     0.00     0.83 r
  data arrival time                                                  0.83

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I3_STACK_MEM/PopDataOut_reg[3]/CLK (SDFFX1_RVT)     0.00     1.60 r
  library setup time                                     -0.11       1.49
  data required time                                                 1.49
  --------------------------------------------------------------------------
  data required time                                                 1.49
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STACK_FSM          ForQA                 saed32rvt_ss0p95v125c
  STACK_TOP          8000                  saed32rvt_ss0p95v125c
  STACK_MEM_2        8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/CLK (SDFFARX2_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/Q (SDFFARX2_RVT)     0.23     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (net)    21     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (STACK_FSM)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/TOS[2] (net)         0.00       0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/TOS[2] (STACK_MEM_2)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/TOS[2] (net)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U43/Y (INVX0_RVT)     0.05     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/n63 (net)     5     0.00     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U55/Y (NAND2X0_RVT)     0.06     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/n67 (net)     2     0.00     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U38/Y (INVX1_RVT)     0.03     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/n62 (net)     2     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U40/Y (XNOR2X1_RVT)     0.13     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/N11 (net)     3     0.00     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U61/Y (AND2X1_RVT)     0.08     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/n53 (net)     8     0.00     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U78/Y (AO22X1_RVT)     0.09     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/n51 (net)     1     0.00     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U79/Y (AO221X1_RVT)     0.07     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/n58 (net)     1     0.00     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/U82/Y (AO22X1_RVT)     0.08     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/N32 (net)     1     0.00     0.83 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3]/D (SDFFX1_RVT)     0.00     0.83 r
  data arrival time                                                  0.83

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I2_STACK_MEM/PopDataOut_reg[3]/CLK (SDFFX1_RVT)     0.00     1.60 r
  library setup time                                     -0.11       1.49
  data required time                                                 1.49
  --------------------------------------------------------------------------
  data required time                                                 1.49
  data arrival time                                                 -0.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STACK_FSM          ForQA                 saed32rvt_ss0p95v125c
  STACK_TOP          8000                  saed32rvt_ss0p95v125c
  STACK_MEM_0        8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/CLK (SDFFARX2_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/Q (SDFFARX2_RVT)     0.23     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (net)    21     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (STACK_FSM)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/TOS[2] (net)         0.00       0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/TOS[2] (STACK_MEM_0)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/TOS[2] (net)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U43/Y (INVX0_RVT)     0.05     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n63 (net)     5     0.00     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U55/Y (NAND2X0_RVT)     0.06     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n43 (net)     2     0.00     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U38/Y (INVX1_RVT)     0.03     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n62 (net)     2     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U40/Y (XNOR2X1_RVT)     0.13     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/N11 (net)     3     0.00     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U61/Y (AND2X1_RVT)     0.08     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n53 (net)     8     0.00     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U68/Y (AO22X1_RVT)     0.09     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n41 (net)     1     0.00     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U69/Y (AO221X1_RVT)     0.07     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n46 (net)     1     0.00     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U72/Y (AO22X1_RVT)     0.08     0.82 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/N34 (net)     1     0.00     0.82 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1]/D (SDFFX1_RVT)     0.00     0.82 r
  data arrival time                                                  0.82

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[1]/CLK (SDFFX1_RVT)     0.00     1.60 r
  library setup time                                     -0.11       1.49
  data required time                                                 1.49
  --------------------------------------------------------------------------
  data required time                                                 1.49
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0]
            (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Path Group: SYS_2x_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  STACK_FSM          ForQA                 saed32rvt_ss0p95v125c
  STACK_TOP          8000                  saed32rvt_ss0p95v125c
  STACK_MEM_0        8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/CLK (SDFFARX2_RVT)     0.00     0.00 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS_int_reg[2]/Q (SDFFARX2_RVT)     0.23     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (net)    21     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I_STACK_FSM/TOS[2] (STACK_FSM)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/TOS[2] (net)         0.00       0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/TOS[2] (STACK_MEM_0)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/TOS[2] (net)     0.00     0.23 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U43/Y (INVX0_RVT)     0.05     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n63 (net)     5     0.00     0.28 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U55/Y (NAND2X0_RVT)     0.06     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n43 (net)     2     0.00     0.34 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U38/Y (INVX1_RVT)     0.03     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n62 (net)     2     0.00     0.38 f
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U40/Y (XNOR2X1_RVT)     0.13     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/N11 (net)     3     0.00     0.51 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U61/Y (AND2X1_RVT)     0.08     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n53 (net)     8     0.00     0.58 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U63/Y (AO22X1_RVT)     0.09     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n37 (net)     1     0.00     0.67 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U64/Y (AO221X1_RVT)     0.07     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/n40 (net)     1     0.00     0.75 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/U67/Y (AO22X1_RVT)     0.08     0.82 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/N35 (net)     1     0.00     0.82 r
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0]/D (SDFFX1_RVT)     0.00     0.82 r
  data arrival time                                                  0.82

  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.40       1.60
  I_ORCA_TOP/I_RISC_CORE/I_STACK_TOP/I1_STACK_MEM/PopDataOut_reg[0]/CLK (SDFFX1_RVT)     0.00     1.60 r
  library setup time                                     -0.11       1.49
  data required time                                                 1.49
  --------------------------------------------------------------------------
  data required time                                                 1.49
  data arrival time                                                 -0.82
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[30]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/U2/S (FADDX1_RVT)         0.14       3.22 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[30] (net)     1     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[30] (BLENDER_DW_mult_uns_0)     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/N508 (net)                         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/U403/Y (AO222X1_RVT)               0.10       3.31 f
  I_ORCA_TOP/I_BLENDER/N572 (net)               1         0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30]/D (SDFFX1_RVT)      0.00       3.31 f
  data arrival time                                                  3.31

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[30]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/U2/S (FADDX1_RVT)         0.14       3.22 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[30] (net)     1     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[30] (BLENDER_DW_mult_uns_1)     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/N476 (net)                         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/U438/Y (AO222X1_RVT)               0.10       3.31 f
  I_ORCA_TOP/I_BLENDER/N540 (net)               1         0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30]/D (SDFFX1_RVT)      0.00       3.31 f
  data arrival time                                                  3.31

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[31]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/CO (FADDX1_RVT)      0.10       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[28] (net)     1      0.00       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_28/CO (FADDX1_RVT)      0.10       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[29] (net)     1      0.00       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_29/CO (FADDX1_RVT)      0.10       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[30] (net)     1      0.00       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_30/CO (FADDX1_RVT)      0.10       3.17 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[31] (net)     1      0.00       3.17 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_31/S (FADDX1_RVT)       0.14       3.31 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[31] (net)     1        0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[31] (BLENDER_DW01_add_1_DW01_add_2)     0.00     3.31 f
  I_ORCA_TOP/I_BLENDER/N607 (net)                         0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31]/D (SDFFX1_RVT)     0.00     3.31 f
  data arrival time                                                  3.31

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[31]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/U2/CO (FADDX1_RVT)        0.09       3.17 r
  I_ORCA_TOP/I_BLENDER/mult_203/product[31] (net)     1     0.00     3.17 r
  I_ORCA_TOP/I_BLENDER/mult_203/product[31] (BLENDER_DW_mult_uns_0)     0.00     3.17 r
  I_ORCA_TOP/I_BLENDER/N509 (net)                         0.00       3.17 r
  I_ORCA_TOP/I_BLENDER/U402/Y (AO222X1_RVT)               0.13       3.29 r
  I_ORCA_TOP/I_BLENDER/N573 (net)               1         0.00       3.29 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31]/D (SDFFX1_RVT)      0.00       3.29 r
  data arrival time                                                  3.29

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[31]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/U2/CO (FADDX1_RVT)        0.09       3.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/product[31] (net)     1     0.00     3.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/product[31] (BLENDER_DW_mult_uns_1)     0.00     3.16 r
  I_ORCA_TOP/I_BLENDER/N477 (net)                         0.00       3.16 r
  I_ORCA_TOP/I_BLENDER/U437/Y (AO222X1_RVT)               0.13       3.29 r
  I_ORCA_TOP/I_BLENDER/N541 (net)               1         0.00       3.29 r
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31]/D (SDFFX1_RVT)      0.00       3.29 r
  data arrival time                                                  3.29

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[29]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/U3/S (FADDX1_RVT)         0.14       3.12 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[29] (net)     1     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[29] (BLENDER_DW_mult_uns_0)     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/N507 (net)                         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/U404/Y (AO222X1_RVT)               0.10       3.22 f
  I_ORCA_TOP/I_BLENDER/N571 (net)               1         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29]/D (SDFFX1_RVT)      0.00       3.22 f
  data arrival time                                                  3.22

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[29]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/U3/S (FADDX1_RVT)         0.14       3.12 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[29] (net)     1     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[29] (BLENDER_DW_mult_uns_1)     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/N475 (net)                         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/U440/Y (AO222X1_RVT)               0.10       3.22 f
  I_ORCA_TOP/I_BLENDER/N539 (net)               1         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29]/D (SDFFX1_RVT)      0.00       3.22 f
  data arrival time                                                  3.22

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[30]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/CO (FADDX1_RVT)      0.10       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[28] (net)     1      0.00       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_28/CO (FADDX1_RVT)      0.10       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[29] (net)     1      0.00       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_29/CO (FADDX1_RVT)      0.10       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[30] (net)     1      0.00       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_30/S (FADDX1_RVT)       0.14       3.21 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[30] (net)     1        0.00       3.21 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[30] (BLENDER_DW01_add_1_DW01_add_2)     0.00     3.21 f
  I_ORCA_TOP/I_BLENDER/N606 (net)                         0.00       3.21 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30]/D (SDFFX1_RVT)     0.00     3.21 f
  data arrival time                                                  3.21

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[28]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/S (FADDX1_RVT)         0.14       3.03 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[28] (net)     1     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[28] (BLENDER_DW_mult_uns_0)     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/N506 (net)                         0.00       3.03 f
  I_ORCA_TOP/I_BLENDER/U405/Y (AO222X1_RVT)               0.10       3.12 f
  I_ORCA_TOP/I_BLENDER/N570 (net)               1         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28]/D (SDFFX1_RVT)      0.00       3.12 f
  data arrival time                                                  3.12

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[28]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/S (FADDX1_RVT)         0.14       3.03 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[28] (net)     1     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[28] (BLENDER_DW_mult_uns_1)     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/N474 (net)                         0.00       3.03 f
  I_ORCA_TOP/I_BLENDER/U441/Y (AO222X1_RVT)               0.10       3.12 f
  I_ORCA_TOP/I_BLENDER/N538 (net)               1         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28]/D (SDFFX1_RVT)      0.00       3.12 f
  data arrival time                                                  3.12

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[29]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/CO (FADDX1_RVT)      0.10       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[28] (net)     1      0.00       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_28/CO (FADDX1_RVT)      0.10       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[29] (net)     1      0.00       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_29/S (FADDX1_RVT)       0.14       3.11 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[29] (net)     1        0.00       3.11 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[29] (BLENDER_DW01_add_1_DW01_add_2)     0.00     3.11 f
  I_ORCA_TOP/I_BLENDER/N605 (net)                         0.00       3.11 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[29]/D (SDFFX1_RVT)     0.00     3.11 f
  data arrival time                                                  3.11

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[29]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.11
  --------------------------------------------------------------------------
  slack (MET)                                                        0.47


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[27]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/S (FADDX1_RVT)         0.14       2.93 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[27] (net)     1     0.00     2.93 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[27] (BLENDER_DW_mult_uns_0)     0.00     2.93 f
  I_ORCA_TOP/I_BLENDER/N505 (net)                         0.00       2.93 f
  I_ORCA_TOP/I_BLENDER/U407/Y (AO222X1_RVT)               0.10       3.03 f
  I_ORCA_TOP/I_BLENDER/N569 (net)               1         0.00       3.03 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[27]/D (SDFFX1_RVT)      0.00       3.03 f
  data arrival time                                                  3.03

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[27]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[27]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/S (FADDX1_RVT)         0.14       2.93 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[27] (net)     1     0.00     2.93 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[27] (BLENDER_DW_mult_uns_1)     0.00     2.93 f
  I_ORCA_TOP/I_BLENDER/N473 (net)                         0.00       2.93 f
  I_ORCA_TOP/I_BLENDER/U442/Y (AO222X1_RVT)               0.10       3.03 f
  I_ORCA_TOP/I_BLENDER/N537 (net)               1         0.00       3.03 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[27]/D (SDFFX1_RVT)      0.00       3.03 f
  data arrival time                                                  3.03

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[27]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.03
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[28]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/CO (FADDX1_RVT)      0.10       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[28] (net)     1      0.00       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_28/S (FADDX1_RVT)       0.14       3.01 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[28] (net)     1        0.00       3.01 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[28] (BLENDER_DW01_add_1_DW01_add_2)     0.00     3.01 f
  I_ORCA_TOP/I_BLENDER/N604 (net)                         0.00       3.01 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[28]/D (SDFFX1_RVT)     0.00     3.01 f
  data arrival time                                                  3.01

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[28]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.01
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[26]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/S (FADDX1_RVT)         0.14       2.84 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[26] (net)     1     0.00     2.84 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[26] (BLENDER_DW_mult_uns_0)     0.00     2.84 f
  I_ORCA_TOP/I_BLENDER/N504 (net)                         0.00       2.84 f
  I_ORCA_TOP/I_BLENDER/U408/Y (AO222X1_RVT)               0.10       2.93 f
  I_ORCA_TOP/I_BLENDER/N568 (net)               1         0.00       2.93 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[26]/D (SDFFX1_RVT)      0.00       2.93 f
  data arrival time                                                  2.93

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[26]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[26]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/S (FADDX1_RVT)         0.14       2.83 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[26] (net)     1     0.00     2.83 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[26] (BLENDER_DW_mult_uns_1)     0.00     2.83 f
  I_ORCA_TOP/I_BLENDER/N472 (net)                         0.00       2.83 f
  I_ORCA_TOP/I_BLENDER/U443/Y (AO222X1_RVT)               0.10       2.93 f
  I_ORCA_TOP/I_BLENDER/N536 (net)               1         0.00       2.93 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[26]/D (SDFFX1_RVT)      0.00       2.93 f
  data arrival time                                                  2.93

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[26]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.93
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[27]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/S (FADDX1_RVT)       0.14       2.91 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[27] (net)     1        0.00       2.91 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[27] (BLENDER_DW01_add_1_DW01_add_2)     0.00     2.91 f
  I_ORCA_TOP/I_BLENDER/N603 (net)                         0.00       2.91 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[27]/D (SDFFX1_RVT)     0.00     2.91 f
  data arrival time                                                  2.91

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[27]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.91
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[25]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/S (FADDX1_RVT)         0.14       2.74 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[25] (net)     1     0.00     2.74 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[25] (BLENDER_DW_mult_uns_0)     0.00     2.74 f
  I_ORCA_TOP/I_BLENDER/N503 (net)                         0.00       2.74 f
  I_ORCA_TOP/I_BLENDER/U409/Y (AO222X1_RVT)               0.10       2.83 f
  I_ORCA_TOP/I_BLENDER/N567 (net)               1         0.00       2.83 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[25]/D (SDFFX1_RVT)      0.00       2.83 f
  data arrival time                                                  2.83

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[25]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[25]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/S (FADDX1_RVT)         0.14       2.74 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[25] (net)     1     0.00     2.74 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[25] (BLENDER_DW_mult_uns_1)     0.00     2.74 f
  I_ORCA_TOP/I_BLENDER/N471 (net)                         0.00       2.74 f
  I_ORCA_TOP/I_BLENDER/U444/Y (AO222X1_RVT)               0.10       2.83 f
  I_ORCA_TOP/I_BLENDER/N535 (net)               1         0.00       2.83 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[25]/D (SDFFX1_RVT)      0.00       2.83 f
  data arrival time                                                  2.83

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[25]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.83
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[26]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/S (FADDX1_RVT)       0.14       2.81 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[26] (net)     1        0.00       2.81 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[26] (BLENDER_DW01_add_1_DW01_add_2)     0.00     2.81 f
  I_ORCA_TOP/I_BLENDER/N602 (net)                         0.00       2.81 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[26]/D (SDFFX1_RVT)     0.00     2.81 f
  data arrival time                                                  2.81

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[26]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.81
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[24]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/S (FADDX1_RVT)         0.14       2.64 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[24] (net)     1     0.00     2.64 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[24] (BLENDER_DW_mult_uns_0)     0.00     2.64 f
  I_ORCA_TOP/I_BLENDER/N502 (net)                         0.00       2.64 f
  I_ORCA_TOP/I_BLENDER/U410/Y (AO222X1_RVT)               0.10       2.74 f
  I_ORCA_TOP/I_BLENDER/N566 (net)               1         0.00       2.74 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[24]/D (SDFFX1_RVT)      0.00       2.74 f
  data arrival time                                                  2.74

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[24]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[24]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/S (FADDX1_RVT)         0.14       2.64 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[24] (net)     1     0.00     2.64 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[24] (BLENDER_DW_mult_uns_1)     0.00     2.64 f
  I_ORCA_TOP/I_BLENDER/N470 (net)                         0.00       2.64 f
  I_ORCA_TOP/I_BLENDER/U445/Y (AO222X1_RVT)               0.10       2.74 f
  I_ORCA_TOP/I_BLENDER/N534 (net)               1         0.00       2.74 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[24]/D (SDFFX1_RVT)      0.00       2.74 f
  data arrival time                                                  2.74

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[24]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[25]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/S (FADDX1_RVT)       0.14       2.71 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[25] (net)     1        0.00       2.71 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[25] (BLENDER_DW01_add_1_DW01_add_2)     0.00     2.71 f
  I_ORCA_TOP/I_BLENDER/N601 (net)                         0.00       2.71 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[25]/D (SDFFX1_RVT)     0.00     2.71 f
  data arrival time                                                  2.71

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[25]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[23]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/S (FADDX1_RVT)         0.14       2.55 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[23] (net)     1     0.00     2.55 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[23] (BLENDER_DW_mult_uns_0)     0.00     2.55 f
  I_ORCA_TOP/I_BLENDER/N501 (net)                         0.00       2.55 f
  I_ORCA_TOP/I_BLENDER/U411/Y (AO222X1_RVT)               0.10       2.64 f
  I_ORCA_TOP/I_BLENDER/N565 (net)               1         0.00       2.64 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[23]/D (SDFFX1_RVT)      0.00       2.64 f
  data arrival time                                                  2.64

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[23]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[23]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/S (FADDX1_RVT)         0.14       2.55 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[23] (net)     1     0.00     2.55 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[23] (BLENDER_DW_mult_uns_1)     0.00     2.55 f
  I_ORCA_TOP/I_BLENDER/N469 (net)                         0.00       2.55 f
  I_ORCA_TOP/I_BLENDER/U446/Y (AO222X1_RVT)               0.10       2.64 f
  I_ORCA_TOP/I_BLENDER/N533 (net)               1         0.00       2.64 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[23]/D (SDFFX1_RVT)      0.00       2.64 f
  data arrival time                                                  2.64

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[23]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.94


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[24]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/S (FADDX1_RVT)       0.14       2.61 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[24] (net)     1        0.00       2.61 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[24] (BLENDER_DW01_add_1_DW01_add_2)     0.00     2.61 f
  I_ORCA_TOP/I_BLENDER/N600 (net)                         0.00       2.61 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[24]/D (SDFFX1_RVT)     0.00     2.61 f
  data arrival time                                                  2.61

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[24]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[22]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/S (FADDX1_RVT)        0.14       2.45 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[22] (net)     1     0.00     2.45 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[22] (BLENDER_DW_mult_uns_0)     0.00     2.45 f
  I_ORCA_TOP/I_BLENDER/N500 (net)                         0.00       2.45 f
  I_ORCA_TOP/I_BLENDER/U412/Y (AO222X1_RVT)               0.10       2.55 f
  I_ORCA_TOP/I_BLENDER/N564 (net)               1         0.00       2.55 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[22]/D (SDFFX1_RVT)      0.00       2.55 f
  data arrival time                                                  2.55

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[22]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[22]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/S (FADDX1_RVT)        0.14       2.45 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[22] (net)     1     0.00     2.45 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[22] (BLENDER_DW_mult_uns_1)     0.00     2.45 f
  I_ORCA_TOP/I_BLENDER/N468 (net)                         0.00       2.45 f
  I_ORCA_TOP/I_BLENDER/U447/Y (AO222X1_RVT)               0.10       2.55 f
  I_ORCA_TOP/I_BLENDER/N532 (net)               1         0.00       2.55 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[22]/D (SDFFX1_RVT)      0.00       2.55 f
  data arrival time                                                  2.55

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[22]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.55
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[23]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/S (FADDX1_RVT)       0.14       2.51 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[23] (net)     1        0.00       2.51 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[23] (BLENDER_DW01_add_1_DW01_add_2)     0.00     2.51 f
  I_ORCA_TOP/I_BLENDER/N599 (net)                         0.00       2.51 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[23]/D (SDFFX1_RVT)     0.00     2.51 f
  data arrival time                                                  2.51

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[23]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.51
  --------------------------------------------------------------------------
  slack (MET)                                                        1.07


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1]/Q (SDFFX1_RVT)     0.15     2.15 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[1] (net)     5     0.00     2.15 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[1] (INSTRN_LAT)     0.00     2.15 r
  I_ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[1] (net)          0.00       2.15 r
  I_ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[1] (RISC_CORE)     0.00      2.15 r
  I_ORCA_TOP/net_risc_Xecutng_Instrn[1] (net)             0.00       2.15 r
  I_ORCA_TOP/I_PARSER/risc_Xecutng_Instrn_lo[1] (PARSER)     0.00     2.15 r
  I_ORCA_TOP/I_PARSER/risc_Xecutng_Instrn_lo[1] (net)     0.00       2.15 r
  I_ORCA_TOP/I_PARSER/U81/Y (INVX1_RVT)                   0.04       2.19 f
  I_ORCA_TOP/I_PARSER/n99 (net)                 4         0.00       2.19 f
  I_ORCA_TOP/I_PARSER/U118/Y (NAND4X0_RVT)                0.06       2.25 r
  I_ORCA_TOP/I_PARSER/n109 (net)                2         0.00       2.25 r
  I_ORCA_TOP/I_PARSER/U117/Y (NAND3X0_RVT)                0.07       2.32 f
  I_ORCA_TOP/I_PARSER/N148 (net)                2         0.00       2.32 f
  I_ORCA_TOP/I_PARSER/U74/Y (INVX1_RVT)                   0.03       2.35 r
  I_ORCA_TOP/I_PARSER/n75 (net)                 1         0.00       2.35 r
  I_ORCA_TOP/I_PARSER/U116/Y (NAND3X0_RVT)                0.06       2.41 f
  I_ORCA_TOP/I_PARSER/n110 (net)                2         0.00       2.41 f
  I_ORCA_TOP/I_PARSER/U113/Y (NAND4X0_RVT)                0.06       2.47 r
  I_ORCA_TOP/I_PARSER/N147 (net)                1         0.00       2.47 r
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0]/D (SDFFARX1_RVT)     0.00     2.47 r
  data arrival time                                                  2.47

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_PARSER/sd_w_mux_select_reg[0]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.14       3.56
  data required time                                                 3.56
  --------------------------------------------------------------------------
  data required time                                                 3.56
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1_reg[1]/Q (SDFFX1_RVT)     0.15     2.15 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[1] (net)     5     0.00     2.15 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_1[1] (INSTRN_LAT)     0.00     2.15 r
  I_ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[1] (net)          0.00       2.15 r
  I_ORCA_TOP/I_RISC_CORE/Xecutng_Instrn[1] (RISC_CORE)     0.00      2.15 r
  I_ORCA_TOP/net_risc_Xecutng_Instrn[1] (net)             0.00       2.15 r
  I_ORCA_TOP/I_PARSER/risc_Xecutng_Instrn_lo[1] (PARSER)     0.00     2.15 r
  I_ORCA_TOP/I_PARSER/risc_Xecutng_Instrn_lo[1] (net)     0.00       2.15 r
  I_ORCA_TOP/I_PARSER/U81/Y (INVX1_RVT)                   0.04       2.19 f
  I_ORCA_TOP/I_PARSER/n99 (net)                 4         0.00       2.19 f
  I_ORCA_TOP/I_PARSER/U118/Y (NAND4X0_RVT)                0.06       2.25 r
  I_ORCA_TOP/I_PARSER/n109 (net)                2         0.00       2.25 r
  I_ORCA_TOP/I_PARSER/U117/Y (NAND3X0_RVT)                0.07       2.32 f
  I_ORCA_TOP/I_PARSER/N148 (net)                2         0.00       2.32 f
  I_ORCA_TOP/I_PARSER/U74/Y (INVX1_RVT)                   0.03       2.35 r
  I_ORCA_TOP/I_PARSER/n75 (net)                 1         0.00       2.35 r
  I_ORCA_TOP/I_PARSER/U116/Y (NAND3X0_RVT)                0.06       2.41 f
  I_ORCA_TOP/I_PARSER/n110 (net)                2         0.00       2.41 f
  I_ORCA_TOP/I_PARSER/U115/Y (NAND4X0_RVT)                0.06       2.47 r
  I_ORCA_TOP/I_PARSER/N145 (net)                1         0.00       2.47 r
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0]/D (SDFFARX1_RVT)     0.00     2.47 r
  data arrival time                                                  2.47

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_PARSER/pci_w_mux_select_reg[0]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.14       3.56
  data required time                                                 3.56
  --------------------------------------------------------------------------
  data required time                                                 3.56
  data arrival time                                                 -2.47
  --------------------------------------------------------------------------
  slack (MET)                                                        1.08


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[21]
            (rising edge-triggered flip-flop clocked by SYS_CLK)
  Path Group: SYS_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/S (FADDX1_RVT)        0.14       2.36 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[21] (net)     1     0.00     2.36 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[21] (BLENDER_DW_mult_uns_0)     0.00     2.36 f
  I_ORCA_TOP/I_BLENDER/N499 (net)                         0.00       2.36 f
  I_ORCA_TOP/I_BLENDER/U413/Y (AO222X1_RVT)               0.10       2.45 f
  I_ORCA_TOP/I_BLENDER/N563 (net)               1         0.00       2.45 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[21]/D (SDFFX1_RVT)      0.00       2.45 f
  data arrival time                                                  2.45

  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[21]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -2.45
  --------------------------------------------------------------------------
  slack (MET)                                                        1.13


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[5]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[5] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[5] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[5] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[5] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N32 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[4]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[4] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[4] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[4] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[4] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N31 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[4]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[3]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[3] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[3] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[3] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[3] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N30 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[3]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[2]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[2] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[2] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[2] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[2] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N29 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[2]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[1]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[1] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[1] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[1] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[1] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N28 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[1]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7 8000 saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_3 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g_int_reg[0]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[0] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U2/this_addr_g[0] (PCI_RFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_7)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/rd_addr_gray[0] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g[0] (PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N27 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[0]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[5]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[5] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[5] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[5] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[5] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N32 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[4]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[4] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[4] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[4] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[4] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N31 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[4]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[3]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[3] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[3] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[3] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[3] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N30 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[3]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[2]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[2] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[2] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[2] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[2] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N29 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[2]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[1]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[1] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[1] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[1] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[1] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N28 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[1]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4 8000 saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_fifoctl_s2_sf_0_DW_fifoctl_s2_sf_2 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g_int_reg[0]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[0] (net)     1     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U1/this_addr_g[0] (PCI_WFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_4)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/wr_addr_gray[0] (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g[0] (PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N27 (net)     0.00     4.16 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0]/D (SDFFARX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[0]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.41


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid_reg/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_valid (net)     1        0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_valid_reg/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[3]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[3] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[3]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[2]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[2] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[2]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[1]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[1] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[1]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PARSER             8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0]/CLK (SDFFARX1_RVT)     0.00     4.00 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out_reg[0]/Q (SDFFARX1_RVT)     0.16     4.16 r
  I_ORCA_TOP/I_PARSER/i_pcmd_out[0] (net)       1         0.00       4.16 r
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0]/D (SDFFX1_RVT)     0.00     4.16 r
  data arrival time                                                  4.16

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PARSER/sync_pcmd_out_reg[0]/CLK (SDFFX1_RVT)     0.00     7.70 r
  library setup time                                     -0.11       7.59
  data required time                                                 7.59
  --------------------------------------------------------------------------
  data required time                                                 7.59
  data arrival time                                                 -4.16
  --------------------------------------------------------------------------
  slack (MET)                                                        3.42


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U46/Y (OR2X1_RVT)     0.07     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N23 (net)     2     0.00     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U45/Y (OR3X1_RVT)     0.06     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n35 (net)     2     0.00     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U44/Y (OR3X1_RVT)     0.06     1.64 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N21 (net)     1     0.00     1.64 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg/D (SDFFARX1_RVT)     0.00     1.64 f
  data arrival time                                                  1.64

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.64
  --------------------------------------------------------------------------
  slack (MET)                                                        5.94


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U46/Y (OR2X1_RVT)     0.07     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N23 (net)     2     0.00     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U45/Y (OR3X1_RVT)     0.06     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n35 (net)     2     0.00     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U43/Y (AO21X1_RVT)     0.05     1.63 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N22 (net)     1     0.00     1.63 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg/D (SDFFARX1_RVT)     0.00     1.63 f
  data arrival time                                                  1.63

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.63
  --------------------------------------------------------------------------
  slack (MET)                                                        5.95


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U5/Y (INVX1_RVT)     0.03     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n30 (net)     2     0.00     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U39/Y (NOR4X0_RVT)     0.10     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N25 (net)     1     0.00     1.59 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg/D (SDFFARX1_RVT)     0.00     1.59 f
  data arrival time                                                  1.59

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.59
  --------------------------------------------------------------------------
  slack (MET)                                                        6.00


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U45/Y (OR2X1_RVT)     0.07     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N23 (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U44/Y (OR3X1_RVT)     0.06     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n34 (net)     2     0.00     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U43/Y (OR3X1_RVT)     0.06     1.57 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N21 (net)     1     0.00     1.57 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg/D (SDFFARX1_RVT)     0.00     1.57 f
  data arrival time                                                  1.57

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.57
  --------------------------------------------------------------------------
  slack (MET)                                                        6.01


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U45/Y (OR2X1_RVT)     0.07     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N23 (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U44/Y (OR3X1_RVT)     0.06     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n34 (net)     2     0.00     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U42/Y (AO21X1_RVT)     0.05     1.56 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N22 (net)     1     0.00     1.56 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg/D (SDFFARX1_RVT)     0.00     1.56 f
  data arrival time                                                  1.56

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_empty_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.56
  --------------------------------------------------------------------------
  slack (MET)                                                        6.02


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U46/Y (OR2X1_RVT)     0.07     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N23 (net)     2     0.00     1.53 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg/D (SDFFARX1_RVT)     0.00     1.53 f
  data arrival time                                                  1.53

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/half_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_WFIFO_DW_FIFOCTL_IF_1_DW_FIFOCTL_IF_5 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_g_sync[5] (net)     2     0.00     0.17 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U35/Y (XOR2X1_RVT)     0.13     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[4] (net)     2     0.00     0.30 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U34/Y (XOR2X1_RVT)     0.14     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[3] (net)     2     0.00     0.44 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U33/Y (XOR2X1_RVT)     0.13     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[2] (net)     2     0.00     0.57 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U32/Y (XOR2X1_RVT)     0.14     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[1] (net)     2     0.00     0.71 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U31/Y (XOR2X1_RVT)     0.14     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/other_addr_decoded[0] (net)     2     0.00     0.86 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U5/Y (INVX1_RVT)     0.02     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/n1 (net)     1     0.00     0.88 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U9/Y (NAND2X0_RVT)     0.05     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[1] (net)     1     0.00     0.92 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_1/CO (FADDX1_RVT)     0.10     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[2] (net)     1     0.00     1.02 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_2/CO (FADDX1_RVT)     0.10     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[3] (net)     1     0.00     1.12 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_3/CO (FADDX1_RVT)     0.10     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[4] (net)     1     0.00     1.22 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_4/CO (FADDX1_RVT)     0.10     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/carry[5] (net)     1     0.00     1.31 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U3/U2_5/S (FADDX1_RVT)     0.15     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/wrd_count_p1[5] (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U5/Y (INVX1_RVT)     0.03     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/n30 (net)     2     0.00     1.49 r
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/U41/Y (NAND2X0_RVT)     0.03     1.52 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/N24 (net)     1     0.00     1.52 f
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg/D (SDFFARX1_RVT)     0.00     1.52 f
  data arrival time                                                  1.52

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_WRITE_FIFO/PCI_WFIFO_CTL/U2/almost_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.06


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U5/Y (INVX1_RVT)     0.03     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n30 (net)     2     0.00     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U38/Y (NOR4X0_RVT)     0.10     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N25 (net)     1     0.00     1.52 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg/D (SDFFARX1_RVT)     0.00     1.52 f
  data arrival time                                                  1.52

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.52
  --------------------------------------------------------------------------
  slack (MET)                                                        6.07


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U45/Y (OR2X1_RVT)     0.07     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N23 (net)     2     0.00     1.46 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg/D (SDFFARX1_RVT)     0.00     1.46 f
  data arrival time                                                  1.46

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/half_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.46
  --------------------------------------------------------------------------
  slack (MET)                                                        6.13


  Startpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_RFIFO_DW_FIFOCTL_IF_0_DW_FIFOCTL_IF_6 8000 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/syncff_reg[5]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_g_sync[5] (net)     2     0.00     0.17 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U35/Y (XOR2X1_RVT)     0.12     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[4] (net)     2     0.00     0.30 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U34/Y (XOR2X1_RVT)     0.12     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[3] (net)     2     0.00     0.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U33/Y (XOR2X1_RVT)     0.13     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[2] (net)     2     0.00     0.55 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U32/Y (XOR2X1_RVT)     0.12     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[1] (net)     2     0.00     0.67 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U31/Y (XOR2X1_RVT)     0.13     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/other_addr_decoded[0] (net)     2     0.00     0.79 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U9/Y (NAND2X0_RVT)     0.06     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[1] (net)     1     0.00     0.85 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_1/CO (FADDX1_RVT)     0.10     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[2] (net)     1     0.00     0.95 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_2/CO (FADDX1_RVT)     0.10     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[3] (net)     1     0.00     1.05 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_3/CO (FADDX1_RVT)     0.10     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[4] (net)     1     0.00     1.15 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_4/CO (FADDX1_RVT)     0.10     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/carry[5] (net)     1     0.00     1.24 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U3/U2_5/S (FADDX1_RVT)     0.15     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/wrd_count_p1[5] (net)     2     0.00     1.39 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U5/Y (INVX1_RVT)     0.03     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/n30 (net)     2     0.00     1.42 r
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/U40/Y (NAND2X0_RVT)     0.03     1.45 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/N24 (net)     1     0.00     1.45 f
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg/D (SDFFARX1_RVT)     0.00     1.45 f
  data arrival time                                                  1.45

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_READ_FIFO/PCI_RFIFO_CTL/U1/almost_full_int_reg/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.12       7.58
  data required time                                                 7.58
  --------------------------------------------------------------------------
  data required time                                                 7.58
  data arrival time                                                 -1.45
  --------------------------------------------------------------------------
  slack (MET)                                                        6.13


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7970/Y (NAND2X0_RVT)             0.08       0.97 r
  I_ORCA_TOP/I_PCI_CORE/n7679 (net)             4         0.00       0.97 r
  I_ORCA_TOP/I_PCI_CORE/U7971/Y (NAND3X0_RVT)             0.06       1.02 f
  I_ORCA_TOP/I_PCI_CORE/n7669 (net)             1         0.00       1.02 f
  I_ORCA_TOP/I_PCI_CORE/U7972/Y (NAND2X0_RVT)             0.07       1.09 r
  I_ORCA_TOP/I_PCI_CORE/N218 (net)              1         0.00       1.09 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6]/D (SDFFARX1_RVT)     0.00     1.09 r
  data arrival time                                                  1.09

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[6]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.14       7.56
  data required time                                                 7.56
  --------------------------------------------------------------------------
  data required time                                                 7.56
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7970/Y (NAND2X0_RVT)             0.08       0.97 r
  I_ORCA_TOP/I_PCI_CORE/n7679 (net)             4         0.00       0.97 r
  I_ORCA_TOP/I_PCI_CORE/U7978/Y (NAND3X0_RVT)             0.06       1.02 f
  I_ORCA_TOP/I_PCI_CORE/n7681 (net)             1         0.00       1.02 f
  I_ORCA_TOP/I_PCI_CORE/U7979/Y (NAND2X0_RVT)             0.07       1.09 r
  I_ORCA_TOP/I_PCI_CORE/N212 (net)              1         0.00       1.09 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0]/D (SDFFARX1_RVT)     0.00     1.09 r
  data arrival time                                                  1.09

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[0]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.14       7.56
  data required time                                                 7.56
  --------------------------------------------------------------------------
  data required time                                                 7.56
  data arrival time                                                 -1.09
  --------------------------------------------------------------------------
  slack (MET)                                                        6.47


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7957/Y (NAND2X0_RVT)             0.07       0.96 r
  I_ORCA_TOP/I_PCI_CORE/n7660 (net)             3         0.00       0.96 r
  I_ORCA_TOP/I_PCI_CORE/U7962/Y (NAND3X0_RVT)             0.06       1.02 f
  I_ORCA_TOP/I_PCI_CORE/n7664 (net)             1         0.00       1.02 f
  I_ORCA_TOP/I_PCI_CORE/U7965/Y (NAND2X0_RVT)             0.06       1.08 r
  I_ORCA_TOP/I_PCI_CORE/N217 (net)              1         0.00       1.08 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5]/D (SDFFARX1_RVT)     0.00     1.08 r
  data arrival time                                                  1.08

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[5]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.14       7.56
  data required time                                                 7.56
  --------------------------------------------------------------------------
  data required time                                                 7.56
  data arrival time                                                 -1.08
  --------------------------------------------------------------------------
  slack (MET)                                                        6.48


  Startpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[7]/Q (SDFFARX1_RVT)     0.17     0.17 r
  I_ORCA_TOP/I_PCI_CORE/n7735 (net)             1         0.00       0.17 r
  I_ORCA_TOP/I_PCI_CORE/U4443/Y (NBUFFX4_RVT)             0.08       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (net)        2         0.00       0.25 r
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_en (PCI_CORE)             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (net)                             0.00       0.25 r
  I_ORCA_TOP/ptrdy_n_en (ORCA_TOP)                        0.00       0.25 r
  net_ptrdy_n_en (net)                                    0.00       0.25 r
  U45/Y (INVX2_RVT)                                       0.07       0.32 f
  n54 (net)                                     1         0.00       0.32 f
  ptrdy_n_iopad/DOUT (B12I1025_NS)                        0.19       0.51 f
  net_ptrdy_n_in (net)                          3         0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (ORCA_TOP)                        0.00       0.51 f
  I_ORCA_TOP/ptrdy_n_in (net)                             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (PCI_CORE)             0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/ptrdy_n_in (net)                  0.00       0.51 f
  I_ORCA_TOP/I_PCI_CORE/U7941/Y (AND3X1_RVT)              0.12       0.62 f
  I_ORCA_TOP/I_PCI_CORE/n7646 (net)             1         0.00       0.62 f
  I_ORCA_TOP/I_PCI_CORE/U3216/Y (AND3X1_RVT)              0.08       0.70 f
  I_ORCA_TOP/I_PCI_CORE/n1752 (net)             2         0.00       0.70 f
  I_ORCA_TOP/I_PCI_CORE/U3213/Y (AND3X1_RVT)              0.08       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n1749 (net)             2         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7955/Y (NAND3X0_RVT)             0.04       0.82 r
  I_ORCA_TOP/I_PCI_CORE/n7652 (net)             1         0.00       0.82 r
  I_ORCA_TOP/I_PCI_CORE/U7956/Y (NAND3X0_RVT)             0.07       0.89 f
  I_ORCA_TOP/I_PCI_CORE/n7668 (net)             2         0.00       0.89 f
  I_ORCA_TOP/I_PCI_CORE/U7970/Y (NAND2X0_RVT)             0.08       0.97 r
  I_ORCA_TOP/I_PCI_CORE/n7679 (net)             4         0.00       0.97 r
  I_ORCA_TOP/I_PCI_CORE/U7973/Y (AO221X1_RVT)             0.10       1.07 r
  I_ORCA_TOP/I_PCI_CORE/N214 (net)              1         0.00       1.07 r
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2]/D (SDFFARX1_RVT)     0.00     1.07 r
  data arrival time                                                  1.07

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_i_bus_reg[2]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.13       7.57
  data required time                                                 7.57
  --------------------------------------------------------------------------
  data required time                                                 7.57
  data arrival time                                                 -1.07
  --------------------------------------------------------------------------
  slack (MET)                                                        6.50


  Startpoint: I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1]
              (rising edge-triggered flip-flop clocked by PCI_CLK)
  Endpoint: I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16]
            (rising edge-triggered flip-flop clocked by pclk)
  Path Group: pclk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PCI_CORE           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock PCI_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1]/CLK (SDFFX2_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_PARSER/r_pcmd_out_reg[1]/Q (SDFFX2_RVT)     0.18      0.18 r
  I_ORCA_TOP/I_PARSER/pcmd_out[1] (net)        20         0.00       0.18 r
  I_ORCA_TOP/I_PARSER/pcmd_out[1] (PARSER)                0.00       0.18 r
  I_ORCA_TOP/net_parser_pci_cmd[1] (net)                  0.00       0.18 r
  I_ORCA_TOP/I_PCI_CORE/cmd_in[1] (PCI_CORE)              0.00       0.18 r
  I_ORCA_TOP/I_PCI_CORE/cmd_in[1] (net)                   0.00       0.18 r
  I_ORCA_TOP/I_PCI_CORE/U4569/Y (INVX0_RVT)               0.12       0.30 f
  I_ORCA_TOP/I_PCI_CORE/n7705 (net)            17         0.00       0.30 f
  I_ORCA_TOP/I_PCI_CORE/U7797/Y (AND4X1_RVT)              0.16       0.47 f
  I_ORCA_TOP/I_PCI_CORE/n6841 (net)             4         0.00       0.47 f
  I_ORCA_TOP/I_PCI_CORE/U7793/Y (NAND3X0_RVT)             0.06       0.53 r
  I_ORCA_TOP/I_PCI_CORE/n6574 (net)             3         0.00       0.53 r
  I_ORCA_TOP/I_PCI_CORE/U7789/Y (AND4X1_RVT)              0.10       0.63 r
  I_ORCA_TOP/I_PCI_CORE/n6479 (net)             2         0.00       0.63 r
  I_ORCA_TOP/I_PCI_CORE/U7783/Y (NAND4X0_RVT)             0.15       0.78 f
  I_ORCA_TOP/I_PCI_CORE/n5909 (net)            10         0.00       0.78 f
  I_ORCA_TOP/I_PCI_CORE/U7781/Y (OR2X1_RVT)               0.12       0.90 f
  I_ORCA_TOP/I_PCI_CORE/n6576 (net)             2         0.00       0.90 f
  I_ORCA_TOP/I_PCI_CORE/U4446/Y (INVX2_RVT)               0.06       0.96 r
  I_ORCA_TOP/I_PCI_CORE/n7698 (net)            22         0.00       0.96 r
  I_ORCA_TOP/I_PCI_CORE/U7756/Y (NAND2X0_RVT)             0.04       1.00 f
  I_ORCA_TOP/I_PCI_CORE/n6127 (net)             1         0.00       1.00 f
  I_ORCA_TOP/I_PCI_CORE/U7755/Y (NAND4X0_RVT)             0.05       1.05 r
  I_ORCA_TOP/I_PCI_CORE/N131 (net)              1         0.00       1.05 r
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16]/D (SDFFARX1_RVT)     0.00     1.05 r
  data arrival time                                                  1.05

  clock pclk (rise edge)                                  8.00       8.00
  clock network delay (ideal)                             0.00       8.00
  clock uncertainty                                      -0.30       7.70
  I_ORCA_TOP/I_PCI_CORE/d_out_p_bus_reg[16]/CLK (SDFFARX1_RVT)     0.00     7.70 r
  library setup time                                     -0.15       7.55
  data required time                                                 7.55
  --------------------------------------------------------------------------
  data required time                                                 7.55
  data arrival time                                                 -1.05
  --------------------------------------------------------------------------
  slack (MET)                                                        6.51


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[7]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7848 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3283/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n1 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3284/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[7] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[7] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[7] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[7] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[7] (net)                                0.00       0.26 f
  U63/Y (INVX2_RVT)                                       0.08       0.35 r
  n39 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[7].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[7] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[7] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[7] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[7] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[7]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[6]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7849 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3285/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n3 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3286/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[6] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[6] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[6] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[6] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[6] (net)                                0.00       0.26 f
  U62/Y (INVX2_RVT)                                       0.08       0.35 r
  n38 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[6].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[6] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[6] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[6] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[6] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[6]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[5]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7850 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3287/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n5 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3288/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[5] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[5] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[5] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[5] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[5] (net)                                0.00       0.26 f
  U61/Y (INVX2_RVT)                                       0.08       0.35 r
  n37 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[5].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[5] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[5] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[5] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[5] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[5]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[4]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7851 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3289/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n7 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3290/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[4] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[4] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[4] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[4] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[4] (net)                                0.00       0.26 f
  U60/Y (INVX2_RVT)                                       0.08       0.35 r
  n36 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[4].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[4] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[4] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[4] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[4] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[4]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[3]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7852 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3291/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n9 (net)                1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3292/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[3] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[3] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[3] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[3] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[3] (net)                                0.00       0.26 f
  U59/Y (INVX2_RVT)                                       0.08       0.35 r
  n35 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[3].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[3] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[3] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[3] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[3] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[3]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[2]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7853 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3293/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n11 (net)               1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3294/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[2] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[2] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[2] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[2] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[2] (net)                                0.00       0.26 f
  U58/Y (INVX2_RVT)                                       0.08       0.35 r
  n34 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[2].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[2] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[2] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[2] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[2] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[2]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[1]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7854 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3295/Y (INVX0_RVT)               0.04       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/n13 (net)               1         0.00       0.20 r
  I_ORCA_TOP/I_SDRAM_IF/U3296/Y (INVX4_RVT)               0.06       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[1] (net)       2         0.00       0.26 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[1] (SDRAM_IF)            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[1] (net)                            0.00       0.26 f
  I_ORCA_TOP/sd_DQ_en[1] (ORCA_TOP)                       0.00       0.26 f
  net_sdram_DQ_en[1] (net)                                0.00       0.26 f
  U57/Y (INVX2_RVT)                                       0.08       0.35 r
  n33 (net)                                     1         0.00       0.35 r
  SDRAM_DQ_Bus[1].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.57 r
  net_sdram_DQ_in[1] (net)                      2         0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[1] (ORCA_TOP)                       0.00       0.57 r
  I_ORCA_TOP/sd_DQ_in[1] (net)                            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (SDRAM_IF)            0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[1] (net)                 0.00       0.57 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]/D (SDFFNX1_RVT)     0.00      0.57 r
  data arrival time                                                  0.57

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[1]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.97


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[15]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7840 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U4126/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[15] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[15] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[15] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[15] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[15] (net)                               0.00       0.24 f
  U39/Y (INVX2_RVT)                                       0.08       0.33 r
  n47 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[15].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[15] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[15] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[15] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[15] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[15]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[14]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7841 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3931/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[14] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[14] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[14] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[14] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[14] (net)                               0.00       0.24 f
  U38/Y (INVX2_RVT)                                       0.08       0.33 r
  n46 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[14].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[14] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[14] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[14] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[14] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[14]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[13]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7842 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3761/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[13] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[13] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[13] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[13] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[13] (net)                               0.00       0.24 f
  U37/Y (INVX2_RVT)                                       0.08       0.33 r
  n45 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[13].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[13] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[13] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[13] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[13] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[13]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[12]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7843 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3617/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[12] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[12] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[12] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[12] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[12] (net)                               0.00       0.24 f
  U36/Y (INVX2_RVT)                                       0.08       0.33 r
  n44 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[12].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[12] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[12] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[12] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[12] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[12]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[11]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7844 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3567/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[11] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[11] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[11] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[11] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[11] (net)                               0.00       0.24 f
  U35/Y (INVX2_RVT)                                       0.08       0.33 r
  n43 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[11].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[11] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[11] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[11] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[11] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[11]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[10]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7845 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3476/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[10] (net)      2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[10] (SDRAM_IF)           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[10] (net)                           0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[10] (ORCA_TOP)                      0.00       0.24 f
  net_sdram_DQ_en[10] (net)                               0.00       0.24 f
  U34/Y (INVX2_RVT)                                       0.08       0.33 r
  n42 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[10].sdram_DQ_iopad/DOUT (B16I1025_NS)      0.23       0.55 r
  net_sdram_DQ_in[10] (net)                     2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[10] (ORCA_TOP)                      0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[10] (net)                           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (SDRAM_IF)           0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[10] (net)                0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]/D (SDFFNX1_RVT)     0.00     0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[10]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[9]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7846 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3298/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[9] (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[9] (SDRAM_IF)            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[9] (net)                            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[9] (ORCA_TOP)                       0.00       0.24 f
  net_sdram_DQ_en[9] (net)                                0.00       0.24 f
  U33/Y (INVX2_RVT)                                       0.08       0.33 r
  n41 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[9].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.55 r
  net_sdram_DQ_in[9] (net)                      2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[9] (ORCA_TOP)                       0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[9] (net)                            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (SDRAM_IF)            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[9] (net)                 0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]/D (SDFFNX1_RVT)     0.00      0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[9]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[8]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7847 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U3297/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[8] (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[8] (SDRAM_IF)            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[8] (net)                            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[8] (ORCA_TOP)                       0.00       0.24 f
  net_sdram_DQ_en[8] (net)                                0.00       0.24 f
  U32/Y (INVX2_RVT)                                       0.08       0.33 r
  n40 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[8].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.55 r
  net_sdram_DQ_in[8] (net)                      2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[8] (ORCA_TOP)                       0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[8] (net)                            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (SDRAM_IF)            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[8] (net)                 0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]/D (SDFFNX1_RVT)     0.00      0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[8]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]
            (falling edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0]/CLK (SDFFARX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en_reg[0]/Q (SDFFARX1_RVT)     0.16     0.16 f
  I_ORCA_TOP/I_SDRAM_IF/n7855 (net)             1         0.00       0.16 f
  I_ORCA_TOP/I_SDRAM_IF/U4313/Y (NBUFFX4_RVT)             0.09       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[0] (net)       2         0.00       0.24 f
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_en[0] (SDRAM_IF)            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[0] (net)                            0.00       0.24 f
  I_ORCA_TOP/sd_DQ_en[0] (ORCA_TOP)                       0.00       0.24 f
  net_sdram_DQ_en[0] (net)                                0.00       0.24 f
  U31/Y (INVX2_RVT)                                       0.08       0.33 r
  n48 (net)                                     1         0.00       0.33 r
  SDRAM_DQ_Bus[0].sdram_DQ_iopad/DOUT (B16I1025_NS)       0.23       0.55 r
  net_sdram_DQ_in[0] (net)                      2         0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[0] (ORCA_TOP)                       0.00       0.55 r
  I_ORCA_TOP/sd_DQ_in[0] (net)                            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (SDRAM_IF)            0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/sd_DQ_in[0] (net)                 0.00       0.55 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]/D (SDFFNX1_RVT)     0.00      0.55 r
  data arrival time                                                  0.55

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/DQ_in_1_reg[0]/CLK (SDFFNX1_RVT)     0.00     1.70 f
  library setup time                                     -0.16       1.54
  data required time                                                 1.54
  --------------------------------------------------------------------------
  data required time                                                 1.54
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.98


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U70/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Zro_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Zro_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[2] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[2] (RISC_CORE)               0.00       2.53 r
  I_ORCA_TOP/net_risc_sd_PSW[2] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/risc_PSW[2] (SDRAM_IF)            0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/risc_PSW[2] (net)                 0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6]/D (SDFFX1_RVT)     0.00     2.53 r
  data arrival time                                                  2.53

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[6]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (RISC_CORE)               0.00       2.53 r
  I_ORCA_TOP/net_risc_sd_PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/risc_PSW[1] (SDRAM_IF)            0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/risc_PSW[1] (net)                 0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5]/D (SDFFX1_RVT)     0.00     2.53 r
  data arrival time                                                  2.53

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[5]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U102/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Carry_Flag (net)    10     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Carry_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[0] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[0] (RISC_CORE)               0.00       2.53 r
  I_ORCA_TOP/net_risc_sd_PSW[0] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/risc_PSW[0] (SDRAM_IF)            0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/risc_PSW[0] (net)                 0.00       2.53 r
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4]/D (SDFFX1_RVT)     0.00     2.53 r
  data arrival time                                                  2.53

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[4]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -2.53
  --------------------------------------------------------------------------
  slack (MET)                                                        1.04


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3]
            (rising edge-triggered flip-flop clocked by sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  CONTROL            ForQA                 saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2]/CLK (SDFFARX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/Current_State_reg[2]/Q (SDFFARX1_RVT)     0.18     2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/CurrentState[2] (net)     6     0.00     2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_FSM/CurrentState[2] (PRGRM_FSM)     0.00     2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Current_State[2] (net)     0.00     2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Current_State[2] (PRGRM_CNT_TOP)     0.00     2.18 f
  I_ORCA_TOP/I_RISC_CORE/Current_State[2] (net)           0.00       2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/Current_State[2] (CONTROL)     0.00     2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/Current_State[2] (net)     0.00     2.18 f
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/U11/Y (INVX1_RVT)      0.05       2.23 r
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/n9 (net)     4         0.00       2.23 r
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/U44/Y (NAND3X0_RVT)     0.10      2.33 f
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/n22 (net)     3        0.00       2.33 f
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/U38/Y (NOR2X0_RVT)     0.12       2.45 r
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/n14 (net)     3        0.00       2.45 r
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/U18/Y (AND2X1_RVT)     0.05       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/OUT_VALID (net)     1     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_CONTROL/OUT_VALID (CONTROL)     0.00      2.50 r
  I_ORCA_TOP/I_RISC_CORE/OUT_VALID (net)                  0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/OUT_VALID (RISC_CORE)            0.00       2.50 r
  I_ORCA_TOP/net_risc_sd_OUT_VALID (net)                  0.00       2.50 r
  I_ORCA_TOP/I_SDRAM_IF/risc_OUT_VALID (SDRAM_IF)         0.00       2.50 r
  I_ORCA_TOP/I_SDRAM_IF/risc_OUT_VALID (net)              0.00       2.50 r
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3]/D (SDFFX1_RVT)     0.00     2.50 r
  data arrival time                                                  2.50

  clock sdr_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_SDRAM_IF/sync_control_bus_reg[3]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.11       3.59
  data required time                                                 3.59
  --------------------------------------------------------------------------
  data required time                                                 3.59
  data arrival time                                                 -2.50
  --------------------------------------------------------------------------
  slack (MET)                                                        1.09


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[11].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[11]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[11] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[11].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[11].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[10].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[10]/Q (SDFFX1_RVT)     0.14     0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[10] (net)      1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[10].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[10].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[9].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[9]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[9] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[9].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[9].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[8].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[8]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[8] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[8].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[8].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[7].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[7]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[7] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[7].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[7].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[6].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[6]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[6] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[6].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[6].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[5].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[5]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[5] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[5].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[5].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[4].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[4]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[4] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[4].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[4].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[3].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[3]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[3] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[3].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[3].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[2].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[2]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[2] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[2].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[2].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[1].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[1]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[1] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[1].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[1].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0]
              (rising edge-triggered flip-flop clocked by SDRAM_CLK)
  Endpoint: I_ORCA_TOP/I_SDRAM_IF/genblk1[0].sd_mux_dq_out
            (gating element for clock sdr_clk)
  Path Group: sdr_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  ORCA               2000000               saed32rvt_ss0p95v125c
  SDRAM_IF           70000                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SDRAM_CLK (rise edge)                             0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0]/CLK (SDFFX1_RVT)     0.00 #     0.00 r
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0_reg[0]/Q (SDFFX1_RVT)     0.14      0.14 f
  I_ORCA_TOP/I_SDRAM_IF/DQ_out_0[0] (net)       1         0.00       0.14 f
  I_ORCA_TOP/I_SDRAM_IF/genblk1[0].sd_mux_dq_out/A1 (MUX21X1_RVT)     0.00     0.14 f
  data arrival time                                                  0.14

  clock sdr_clk (fall edge)                               2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  clock uncertainty                                      -0.30       1.70
  I_ORCA_TOP/I_SDRAM_IF/genblk1[0].sd_mux_dq_out/S0 (MUX21X1_RVT)     0.00     1.70 f
  clock gating setup time                                -0.20       1.50
  data required time                                                 1.50
  --------------------------------------------------------------------------
  data required time                                                 1.50
  data arrival time                                                 -0.14
  --------------------------------------------------------------------------
  slack (MET)                                                        1.36


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/Q (SDFFSSRX1_RVT)     0.15     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (net)     1     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_A[1] (net)                 0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (net)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/Y (INVX1_RVT)          0.04       2.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n81 (net)        5         0.00       2.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U165/Y (INVX0_RVT)         0.05       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n82 (net)        6         0.00       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (ALU_DW01_sub_3)     0.00     2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (net)          0.00       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U165/Y (NOR2X0_RVT)     0.08     2.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n82 (net)     2     0.00       2.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.11     2.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       2.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.10     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     2.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       2.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U153/Y (INVX1_RVT)     0.04     2.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n50 (net)     4     0.00       2.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U150/Y (OAI21X1_RVT)     0.11     2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n40 (net)     2     0.00       2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U35/Y (AOI21X1_RVT)     0.10     2.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n35 (net)     1     0.00       2.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U205/Y (XOR2X1_RVT)     0.11     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (net)     1     0.00     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (ALU_DW01_sub_3)     0.00     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N246 (net)                 0.00       2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U282/Y (AO221X1_RVT)       0.09       3.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n238 (net)       1         0.00       3.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U283/Y (OR3X1_RVT)         0.06       3.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n241 (net)       1         0.00       3.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U284/Y (AO221X1_RVT)       0.06       3.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n89 (net)        2         0.00       3.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U84/Y (INVX1_RVT)          0.02       3.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n275 (net)       1         0.00       3.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U307/Y (AND2X1_RVT)        0.05       3.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n280 (net)       1         0.00       3.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U74/Y (AND2X1_RVT)         0.05       3.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n68 (net)        1         0.00       3.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U80/Y (NAND3X0_RVT)        0.04       3.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n283 (net)       1         0.00       3.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U310/Y (NAND2X0_RVT)       0.06       3.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n284 (net)       2         0.00       3.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U312/Y (AO21X1_RVT)        0.05       3.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n308 (net)       1         0.00       3.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg/D (SDFFARX1_RVT)     0.00     3.47 r
  data arrival time                                                  3.47

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Zro_Flag_reg/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/Q (SDFFSSRX1_RVT)     0.15     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (net)     1     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_A[1] (net)                 0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (net)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/Y (INVX1_RVT)          0.04       2.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n81 (net)        5         0.00       2.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U165/Y (INVX0_RVT)         0.05       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n82 (net)        6         0.00       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (ALU_DW01_sub_3)     0.00     2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (net)          0.00       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U165/Y (NOR2X0_RVT)     0.08     2.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n82 (net)     2     0.00       2.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.11     2.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       2.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.10     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     2.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       2.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U153/Y (INVX1_RVT)     0.04     2.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n50 (net)     4     0.00       2.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U150/Y (OAI21X1_RVT)     0.11     2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n40 (net)     2     0.00       2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U35/Y (AOI21X1_RVT)     0.10     2.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n35 (net)     1     0.00       2.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U205/Y (XOR2X1_RVT)     0.11     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (net)     1     0.00     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (ALU_DW01_sub_3)     0.00     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N246 (net)                 0.00       2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U282/Y (AO221X1_RVT)       0.09       3.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n238 (net)       1         0.00       3.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U283/Y (OR3X1_RVT)         0.06       3.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n241 (net)       1         0.00       3.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U284/Y (AO221X1_RVT)       0.06       3.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n89 (net)        2         0.00       3.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U84/Y (INVX1_RVT)          0.02       3.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n275 (net)       1         0.00       3.23 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U307/Y (AND2X1_RVT)        0.05       3.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n280 (net)       1         0.00       3.27 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U74/Y (AND2X1_RVT)         0.05       3.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n68 (net)        1         0.00       3.32 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U80/Y (NAND3X0_RVT)        0.04       3.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n283 (net)       1         0.00       3.36 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U310/Y (NAND2X0_RVT)       0.06       3.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n284 (net)       2         0.00       3.42 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U311/Y (AO21X1_RVT)        0.05       3.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n307 (net)       1         0.00       3.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg/D (SDFFARX1_RVT)     0.00     3.47 r
  data arrival time                                                  3.47

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Neg_Flag_reg/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U22/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N15 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[0]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U21/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N16 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[1]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U20/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N17 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[2]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U19/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N18 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[3]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U18/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N19 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[4]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U17/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N20 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[5]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U16/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N21 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[6]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U69/Y (INVX1_RVT)     0.05      2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n68 (net)     3      0.00       2.42 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.11     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.10     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.63 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.73 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.80 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.87 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.04     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.91 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.12     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.13 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.04     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U25/Y (NAND2X0_RVT)     0.06     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n14 (net)     2     0.00     3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U13/Y (INVX1_RVT)     0.08     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n10 (net)     8     0.00     3.30 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U15/Y (AO222X1_RVT)     0.15     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N22 (net)     1     0.00     3.45 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7]/D (SDFFARX1_RVT)     0.00     3.45 r
  data arrival time                                                  3.45

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/PCint_reg[7]/CLK (SDFFARX1_RVT)     0.00     3.70 r
  library setup time                                     -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.45
  --------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/Q (SDFFX1_RVT)     0.15     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (net)     1     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (DATA_PATH)     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[6] (net)                 0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (ALU)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (net)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U47/Y (NBUFFX8_RVT)        0.05       2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n10 (net)        9         0.00       2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[6] (ALU_DW01_inc_4)     0.00     2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n38 (net)             0.00       2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U41/Y (NAND2X0_RVT)     0.04     2.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n33 (net)     1       0.00       2.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U98/Y (NOR2X0_RVT)     0.08      2.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n102 (net)     1      0.00       2.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U81/Y (NAND2X2_RVT)     0.09     2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n1 (net)     7        0.00       2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U108/Y (OR2X1_RVT)     0.06      2.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n111 (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U90/Y (XNOR2X1_RVT)     0.12     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (net)     3     0.00     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (ALU_DW01_inc_4)     0.00     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N198 (net)                 0.00       2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (ALU_DW01_add_2)     0.00     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (net)       0.00       2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U234/Y (NOR2X1_RVT)     0.09     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n52 (net)     3     0.00     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U244/Y (OAI21X1_RVT)     0.11     2.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n51 (net)     1     0.00     2.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U46/Y (AOI21X1_RVT)     0.08     2.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n2 (net)     4     0.00      2.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U22/Y (OAI21X2_RVT)     0.10     2.96 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n33 (net)     1     0.00     2.96 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U207/Y (AO21X1_RVT)     0.05     3.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n194 (net)     1     0.00     3.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U168/Y (XNOR2X1_RVT)     0.10     3.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[14] (net)     2     0.00     3.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[14] (ALU_DW01_add_2)     0.00     3.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N217 (net)                 0.00       3.12 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U199/Y (AO221X1_RVT)       0.10       3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n86 (net)        1         0.00       3.22 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14]/D (SDFFSSRX1_RVT)     0.00     3.22 f
  data arrival time                                                  3.22

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[14]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.22       3.48
  data required time                                                 3.48
  --------------------------------------------------------------------------
  data required time                                                 3.48
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/B[0] (ALU_DW01_sub_3)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/B[0] (net)          0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U134/Y (IBUFFX2_RVT)     0.08     2.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n115 (net)     2     0.00      2.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U114/Y (NOR2X0_RVT)     0.08     2.32 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n84 (net)     2     0.00       2.32 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.12     2.44 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       2.44 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.09     2.54 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       2.54 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     2.65 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       2.65 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U197/Y (AO21X1_RVT)     0.08     2.73 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n175 (net)     1     0.00      2.73 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U14/CO (FADDX1_RVT)     0.10     2.83 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n22 (net)     2     0.00       2.83 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U7/Y (AOI21X1_RVT)     0.10     2.93 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n17 (net)     1     0.00       2.93 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U137/Y (XOR2X1_RVT)     0.10     3.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[15] (net)     1     0.00     3.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[15] (ALU_DW01_sub_3)     0.00     3.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N250 (net)                 0.00       3.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U203/Y (AO221X1_RVT)       0.08       3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n131 (net)       1         0.00       3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U204/Y (OR3X1_RVT)         0.06       3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n134 (net)       1         0.00       3.17 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U205/Y (AO221X1_RVT)       0.08       3.25 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n85 (net)        2         0.00       3.25 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15]/D (SDFFSSRX1_RVT)     0.00     3.25 r
  data arrival time                                                  3.25

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[15]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.18       3.52
  data required time                                                 3.52
  --------------------------------------------------------------------------
  data required time                                                 3.52
  data arrival time                                                 -3.25
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[30]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/U2/S (FADDX1_RVT)         0.14       3.22 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[30] (net)     1     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[30] (BLENDER_DW_mult_uns_0)     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/N508 (net)                         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/U403/Y (AO222X1_RVT)               0.10       3.31 f
  I_ORCA_TOP/I_BLENDER/N572 (net)               1         0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30]/D (SDFFX1_RVT)      0.00       3.31 f
  data arrival time                                                  3.31

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[30]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[30]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/U2/S (FADDX1_RVT)         0.14       3.22 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[30] (net)     1     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[30] (BLENDER_DW_mult_uns_1)     0.00     3.22 f
  I_ORCA_TOP/I_BLENDER/N476 (net)                         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/U438/Y (AO222X1_RVT)               0.10       3.31 f
  I_ORCA_TOP/I_BLENDER/N540 (net)               1         0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30]/D (SDFFX1_RVT)      0.00       3.31 f
  data arrival time                                                  3.31

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[30]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch
            (gating element for clock sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  INSTRN_LAT         8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  ORCA_TOP           280000                saed32rvt_ss0p95v125c
  PRGRM_DECODE       ForQA                 saed32rvt_ss0p95v125c
  PRGRM_CNT_TOP      8000                  saed32rvt_ss0p95v125c
  PRGRM_CNT          ForQA                 saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2_reg[30]/Q (SDFFX1_RVT)     0.16     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (net)     7     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_INSTRN_LAT/Crnt_Instrn_2[30] (INSTRN_LAT)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/Crnt_Instrn_2[30] (net)          0.00       2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn[30] (DATA_PATH)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Crnt_Instrn_30 (net)     0.00     2.16 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U62/Y (NOR4X1_RVT)     0.13     2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n73 (net)     1      0.00       2.29 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U64/Y (NAND3X0_RVT)     0.08     2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/n67 (net)     4      0.00       2.37 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/U87/Y (AO22X1_RVT)     0.14     2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (net)    11     0.00     2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Neg_Flag (DATA_PATH)     0.00     2.51 f
  I_ORCA_TOP/I_RISC_CORE/PSW[1] (net)                     0.00       2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (PRGRM_CNT_TOP)     0.00     2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Neg_Flag (net)     0.00     2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (PRGRM_DECODE)     0.00     2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Neg_Flag (net)     0.00     2.51 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U19/Y (OA22X1_RVT)     0.11     2.62 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n17 (net)     1     0.00     2.62 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U2/Y (XOR2X2_RVT)     0.10     2.72 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n16 (net)     1     0.00     2.72 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U18/Y (OA22X1_RVT)     0.06     2.79 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n13 (net)     1     0.00     2.79 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U16/Y (OR3X1_RVT)     0.07     2.86 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n10 (net)     1     0.00     2.86 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U13/Y (NAND2X0_RVT)     0.03     2.89 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/n7 (net)     1     0.00     2.89 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U10/Y (AND4X1_RVT)     0.09     2.98 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Ld_Brnch_Addr (net)     2     0.00     2.98 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/U4/Y (NOR3X2_RVT)     0.13     3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (net)     9     0.00     3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_DECODE/Incrmnt_PC (PRGRM_DECODE)     0.00     3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/Incrmnt_PC (net)     0.00     3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (PRGRM_CNT)     0.00     3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/Incrmnt_PC (net)     0.00     3.11 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U12/Y (INVX1_RVT)     0.03     3.15 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n11 (net)     3     0.00     3.15 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U11/Y (NAND3X2_RVT)     0.10     3.25 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/n13 (net)     2     0.00     3.25 r
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/U23/Y (NAND3X0_RVT)     0.05     3.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/N14 (net)     1     0.00     3.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/EN (SNPS_CLOCK_GATE_HIGH_PRGRM_CNT)     0.00     3.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/EN (net)     0.00     3.30 f
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch/EN (CGLPPRX8_RVT)     0.00     3.30 f
  data arrival time                                                  3.30

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_PRGRM_CNT_TOP/I_PRGRM_CNT/clk_gate_PCint_reg/latch/CLK (CGLPPRX8_RVT)     0.00     3.70 r
  clock gating setup time                                -0.13       3.57
  data required time                                                 3.57
  --------------------------------------------------------------------------
  data required time                                                 3.57
  data arrival time                                                 -3.30
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[31]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/CO (FADDX1_RVT)      0.10       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[28] (net)     1      0.00       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_28/CO (FADDX1_RVT)      0.10       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[29] (net)     1      0.00       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_29/CO (FADDX1_RVT)      0.10       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[30] (net)     1      0.00       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_30/CO (FADDX1_RVT)      0.10       3.17 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[31] (net)     1      0.00       3.17 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_31/S (FADDX1_RVT)       0.14       3.31 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[31] (net)     1        0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[31] (BLENDER_DW01_add_1_DW01_add_2)     0.00     3.31 f
  I_ORCA_TOP/I_BLENDER/N607 (net)                         0.00       3.31 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31]/D (SDFFX1_RVT)     0.00     3.31 f
  data arrival time                                                  3.31

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[31]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.31
  --------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[6]/Q (SDFFX1_RVT)     0.15     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (net)     1     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[6] (DATA_PATH)     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[6] (net)                 0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (ALU)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[6] (net)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U47/Y (NBUFFX8_RVT)        0.05       2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n10 (net)        9         0.00       2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[6] (ALU_DW01_inc_4)     0.00     2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n38 (net)             0.00       2.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U41/Y (NAND2X0_RVT)     0.04     2.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n33 (net)     1       0.00       2.24 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U98/Y (NOR2X0_RVT)     0.08      2.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n102 (net)     1      0.00       2.31 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U81/Y (NAND2X2_RVT)     0.09     2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n1 (net)     7        0.00       2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U108/Y (OR2X1_RVT)     0.06      2.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n111 (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U90/Y (XNOR2X1_RVT)     0.12     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (net)     3     0.00     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[11] (ALU_DW01_inc_4)     0.00     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N198 (net)                 0.00       2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (ALU_DW01_add_2)     0.00     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[11] (net)       0.00       2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U234/Y (NOR2X1_RVT)     0.09     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n52 (net)     3     0.00     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U244/Y (OAI21X1_RVT)     0.11     2.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n51 (net)     1     0.00     2.78 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U46/Y (AOI21X1_RVT)     0.08     2.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n2 (net)     4     0.00      2.86 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U155/Y (OAI21X1_RVT)     0.11     2.97 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n42 (net)     1     0.00     2.97 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U154/Y (OR2X1_RVT)     0.06     3.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n201 (net)     1     0.00     3.03 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U156/Y (XNOR2X2_RVT)     0.08     3.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[13] (net)     1     0.00     3.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[13] (ALU_DW01_add_2)     0.00     3.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N216 (net)                 0.00       3.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U225/Y (AO221X1_RVT)       0.10       3.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n87 (net)        2         0.00       3.21 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13]/D (SDFFSSRX1_RVT)     0.00     3.21 f
  data arrival time                                                  3.21

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[13]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.21       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.28


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_3     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/CLK (SDFFSSRX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A_reg[1]/Q (SDFFSSRX1_RVT)     0.15     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (net)     1     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_A[1] (DATA_PATH)     0.00     2.15 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_A[1] (net)                 0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (ALU)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_A[1] (net)           0.00       2.15 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U52/Y (INVX1_RVT)          0.04       2.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n81 (net)        5         0.00       2.19 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U165/Y (INVX0_RVT)         0.05       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n82 (net)        6         0.00       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (ALU_DW01_sub_3)     0.00     2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/A[1] (net)          0.00       2.24 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U165/Y (NOR2X0_RVT)     0.08     2.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n82 (net)     2     0.00       2.33 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U135/Y (OAI21X1_RVT)     0.11     2.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n81 (net)     2     0.00       2.43 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U93/Y (AOI21X1_RVT)     0.10     2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n72 (net)     2     0.00       2.53 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U159/Y (OAI21X1_RVT)     0.11     2.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n51 (net)     2     0.00       2.64 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U153/Y (INVX1_RVT)     0.04     2.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n50 (net)     4     0.00       2.68 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U150/Y (OAI21X1_RVT)     0.11     2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n40 (net)     2     0.00       2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U35/Y (AOI21X1_RVT)     0.10     2.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/n35 (net)     1     0.00       2.89 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/U205/Y (XOR2X1_RVT)     0.11     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (net)     1     0.00     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_71/DIFF[11] (ALU_DW01_sub_3)     0.00     2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N246 (net)                 0.00       2.99 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U282/Y (AO221X1_RVT)       0.09       3.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n238 (net)       1         0.00       3.08 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U283/Y (OR3X1_RVT)         0.06       3.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n241 (net)       1         0.00       3.14 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U284/Y (AO221X1_RVT)       0.06       3.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n89 (net)        2         0.00       3.20 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11]/D (SDFFSSRX1_RVT)     0.00     3.20 f
  data arrival time                                                  3.20

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[11]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.21       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.20
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[31]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_203/U2/CO (FADDX1_RVT)        0.09       3.17 r
  I_ORCA_TOP/I_BLENDER/mult_203/product[31] (net)     1     0.00     3.17 r
  I_ORCA_TOP/I_BLENDER/mult_203/product[31] (BLENDER_DW_mult_uns_0)     0.00     3.17 r
  I_ORCA_TOP/I_BLENDER/N509 (net)                         0.00       3.17 r
  I_ORCA_TOP/I_BLENDER/U402/Y (AO222X1_RVT)               0.13       3.29 r
  I_ORCA_TOP/I_BLENDER/N573 (net)               1         0.00       3.29 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31]/D (SDFFX1_RVT)      0.00       3.29 r
  data arrival time                                                  3.29

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[31]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[31]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/U3/CO (FADDX1_RVT)        0.10       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/n2 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_BLENDER/mult_202/U2/CO (FADDX1_RVT)        0.09       3.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/product[31] (net)     1     0.00     3.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/product[31] (BLENDER_DW_mult_uns_1)     0.00     3.16 r
  I_ORCA_TOP/I_BLENDER/N477 (net)                         0.00       3.16 r
  I_ORCA_TOP/I_BLENDER/U437/Y (AO222X1_RVT)               0.13       3.29 r
  I_ORCA_TOP/I_BLENDER/N541 (net)               1         0.00       3.29 r
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31]/D (SDFFX1_RVT)      0.00       3.29 r
  data arrival time                                                  3.29

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[31]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.29
  --------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U87/Y (OR2X1_RVT)     0.06       2.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n109 (net)     1      0.00       2.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U97/Y (XNOR2X2_RVT)     0.10     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (net)     3     0.00      2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (ALU_DW01_inc_4)     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N193 (net)                 0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (ALU_DW01_sub_2)     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (net)          0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U229/Y (INVX1_RVT)     0.02     2.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n140 (net)     2     0.00      2.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U187/Y (NOR2X1_RVT)     0.08     2.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n86 (net)     4     0.00       2.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U262/Y (NOR2X1_RVT)     0.08     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n77 (net)     2     0.00       2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U85/Y (NAND2X4_RVT)     0.08     2.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n75 (net)     1     0.00       2.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U185/Y (OAI21X2_RVT)     0.12     2.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n202 (net)     8     0.00      2.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U166/Y (AOI21X2_RVT)     0.11     2.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n60 (net)     1     0.00       2.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U181/Y (XOR2X1_RVT)     0.11     3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[10] (net)     1     0.00     3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[10] (ALU_DW01_sub_2)     0.00     3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N277 (net)                 0.00       3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U278/Y (AO221X1_RVT)       0.09       3.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n90 (net)        2         0.00       3.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10]/D (SDFFSSRX1_RVT)     0.00     3.18 f
  data arrival time                                                  3.18

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[10]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.21       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U87/Y (OR2X1_RVT)     0.06       2.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n109 (net)     1      0.00       2.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U97/Y (XNOR2X2_RVT)     0.10     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (net)     3     0.00      2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[6] (ALU_DW01_inc_4)     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N193 (net)                 0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (ALU_DW01_sub_2)     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[6] (net)          0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U229/Y (INVX1_RVT)     0.02     2.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n140 (net)     2     0.00      2.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U187/Y (NOR2X1_RVT)     0.08     2.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n86 (net)     4     0.00       2.60 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U262/Y (NOR2X1_RVT)     0.08     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n77 (net)     2     0.00       2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U85/Y (NAND2X4_RVT)     0.08     2.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n75 (net)     1     0.00       2.76 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U185/Y (OAI21X2_RVT)     0.12     2.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n202 (net)     8     0.00      2.88 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U167/Y (AOI21X2_RVT)     0.11     2.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n69 (net)     1     0.00       2.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U180/Y (XOR2X1_RVT)     0.11     3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[9] (net)     1     0.00     3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[9] (ALU_DW01_sub_2)     0.00     3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N276 (net)                 0.00       3.09 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U219/Y (AO221X1_RVT)       0.09       3.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n91 (net)        2         0.00       3.18 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9]/D (SDFFSSRX1_RVT)     0.00     3.18 f
  data arrival time                                                  3.18

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[9]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.21       3.49
  data required time                                                 3.49
  --------------------------------------------------------------------------
  data required time                                                 3.49
  data arrival time                                                 -3.18
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U106/Y (OR2X1_RVT)     0.06      2.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n108 (net)     1      0.00       2.40 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U105/Y (XNOR2X2_RVT)     0.10     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[7] (net)     3     0.00      2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[7] (ALU_DW01_inc_4)     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N194 (net)                 0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[7] (ALU_DW01_add_2)     0.00     2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[7] (net)        0.00       2.50 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U189/Y (NOR2X0_RVT)     0.09     2.59 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n80 (net)     3     0.00     2.59 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U236/Y (OAI21X1_RVT)     0.11     2.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n79 (net)     1     0.00     2.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U86/Y (AOI21X1_RVT)     0.07     2.76 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n77 (net)     1     0.00     2.76 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U159/Y (OAI21X2_RVT)     0.10     2.86 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n191 (net)     8     0.00     2.86 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U157/Y (AND2X1_RVT)     0.05     2.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n190 (net)     1     0.00     2.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U158/Y (OR2X1_RVT)     0.06     2.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n196 (net)     1     0.00     2.98 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U160/Y (XNOR2X2_RVT)     0.09     3.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[12] (net)     1     0.00     3.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[12] (ALU_DW01_add_2)     0.00     3.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N215 (net)                 0.00       3.07 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U287/Y (NAND2X0_RVT)       0.04       3.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n297 (net)       2         0.00       3.11 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U46/Y (NAND3X2_RVT)        0.11       3.22 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n303 (net)       1         0.00       3.22 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12]/D (SDFFSSRX1_RVT)     0.00     3.22 r
  data arrival time                                                  3.22

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[12]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.17       3.53
  data required time                                                 3.53
  --------------------------------------------------------------------------
  data required time                                                 3.53
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.31


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U95/Y (NAND2X0_RVT)     0.06     2.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n100 (net)     1      0.00       2.35 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U94/Y (XOR2X2_RVT)     0.11      2.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[5] (net)     3     0.00      2.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[5] (ALU_DW01_inc_4)     0.00     2.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N192 (net)                 0.00       2.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[5] (ALU_DW01_sub_2)     0.00     2.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[5] (net)          0.00       2.46 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U173/Y (INVX0_RVT)     0.03     2.49 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n141 (net)     2     0.00      2.49 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U193/Y (NOR2X1_RVT)     0.08     2.57 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n95 (net)     3     0.00       2.57 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U273/Y (OAI21X1_RVT)     0.12     2.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n94 (net)     3     0.00       2.69 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U86/Y (AOI21X1_RVT)     0.09     2.78 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n76 (net)     1     0.00       2.78 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U185/Y (OAI21X2_RVT)     0.10     2.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n202 (net)     8     0.00      2.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U238/Y (XNOR2X1_RVT)     0.10     2.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[8] (net)     1     0.00     2.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[8] (ALU_DW01_sub_2)     0.00     2.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N275 (net)                 0.00       2.98 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U304/Y (NAND2X0_RVT)       0.05       3.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n290 (net)       2         0.00       3.02 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U314/Y (NAND4X0_RVT)       0.07       3.10 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n294 (net)       1         0.00       3.10 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U315/Y (OR2X1_RVT)         0.06       3.16 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n92 (net)        1         0.00       3.16 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8]/D (SDFFSSRX1_RVT)     0.00     3.16 f
  data arrival time                                                  3.16

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[8]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.19       3.51
  data required time                                                 3.51
  --------------------------------------------------------------------------
  data required time                                                 3.51
  data arrival time                                                 -3.16
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[29]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_203/U3/S (FADDX1_RVT)         0.14       3.12 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[29] (net)     1     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[29] (BLENDER_DW_mult_uns_0)     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/N507 (net)                         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/U404/Y (AO222X1_RVT)               0.10       3.22 f
  I_ORCA_TOP/I_BLENDER/N571 (net)               1         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29]/D (SDFFX1_RVT)      0.00       3.22 f
  data arrival time                                                  3.22

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[29]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.36


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[29]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/CO (FADDX1_RVT)        0.10       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/n3 (net)        1         0.00       2.98 r
  I_ORCA_TOP/I_BLENDER/mult_202/U3/S (FADDX1_RVT)         0.14       3.12 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[29] (net)     1     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[29] (BLENDER_DW_mult_uns_1)     0.00     3.12 f
  I_ORCA_TOP/I_BLENDER/N475 (net)                         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/U440/Y (AO222X1_RVT)               0.10       3.22 f
  I_ORCA_TOP/I_BLENDER/N539 (net)               1         0.00       3.22 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29]/D (SDFFX1_RVT)      0.00       3.22 f
  data arrival time                                                  3.22

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[29]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.22
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s5_result_reg[30]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW01_add_1_DW01_add_2 ForQA      saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/CLK (SDFFX1_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[0]/Q (SDFFX1_RVT)       0.14       0.14 r
  I_ORCA_TOP/I_BLENDER/s4_op2[0] (net)          2         0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (BLENDER_DW01_add_1_DW01_add_2)     0.00     0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/B[0] (net)                 0.00       0.14 r
  I_ORCA_TOP/I_BLENDER/add_215/U2/Y (AND2X1_RVT)          0.06       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[1] (net)     1       0.00       0.20 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_1/CO (FADDX1_RVT)       0.09       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[2] (net)     1       0.00       0.30 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_2/CO (FADDX1_RVT)       0.10       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[3] (net)     1       0.00       0.39 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_3/CO (FADDX1_RVT)       0.10       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[4] (net)     1       0.00       0.49 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_4/CO (FADDX1_RVT)       0.10       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[5] (net)     1       0.00       0.59 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_5/CO (FADDX1_RVT)       0.10       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[6] (net)     1       0.00       0.69 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_6/CO (FADDX1_RVT)       0.10       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[7] (net)     1       0.00       0.79 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_7/CO (FADDX1_RVT)       0.10       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[8] (net)     1       0.00       0.89 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_8/CO (FADDX1_RVT)       0.10       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[9] (net)     1       0.00       0.99 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_9/CO (FADDX1_RVT)       0.10       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[10] (net)     1      0.00       1.09 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_10/CO (FADDX1_RVT)      0.10       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[11] (net)     1      0.00       1.19 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_11/CO (FADDX1_RVT)      0.10       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[12] (net)     1      0.00       1.29 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_12/CO (FADDX1_RVT)      0.10       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[13] (net)     1      0.00       1.38 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_13/CO (FADDX1_RVT)      0.10       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[14] (net)     1      0.00       1.48 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_14/CO (FADDX1_RVT)      0.10       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[15] (net)     1      0.00       1.58 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_15/CO (FADDX1_RVT)      0.10       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[16] (net)     1      0.00       1.68 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_16/CO (FADDX1_RVT)      0.10       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[17] (net)     1      0.00       1.78 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_17/CO (FADDX1_RVT)      0.10       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[18] (net)     1      0.00       1.88 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_18/CO (FADDX1_RVT)      0.10       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[19] (net)     1      0.00       1.98 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_19/CO (FADDX1_RVT)      0.10       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[20] (net)     1      0.00       2.08 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_20/CO (FADDX1_RVT)      0.10       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[21] (net)     1      0.00       2.18 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_21/CO (FADDX1_RVT)      0.10       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[22] (net)     1      0.00       2.28 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_22/CO (FADDX1_RVT)      0.10       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[23] (net)     1      0.00       2.37 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_23/CO (FADDX1_RVT)      0.10       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[24] (net)     1      0.00       2.47 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_24/CO (FADDX1_RVT)      0.10       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[25] (net)     1      0.00       2.57 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_25/CO (FADDX1_RVT)      0.10       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[26] (net)     1      0.00       2.67 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_26/CO (FADDX1_RVT)      0.10       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[27] (net)     1      0.00       2.77 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_27/CO (FADDX1_RVT)      0.10       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[28] (net)     1      0.00       2.87 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_28/CO (FADDX1_RVT)      0.10       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[29] (net)     1      0.00       2.97 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_29/CO (FADDX1_RVT)      0.10       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/carry[30] (net)     1      0.00       3.07 r
  I_ORCA_TOP/I_BLENDER/add_215/U1_30/S (FADDX1_RVT)       0.14       3.21 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[30] (net)     1        0.00       3.21 f
  I_ORCA_TOP/I_BLENDER/add_215/SUM[30] (BLENDER_DW01_add_1_DW01_add_2)     0.00     3.21 f
  I_ORCA_TOP/I_BLENDER/N606 (net)                         0.00       3.21 f
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30]/D (SDFFX1_RVT)     0.00     3.21 f
  data arrival time                                                  3.21

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s5_result_reg[30]/CLK (SDFFX1_RVT)     0.00     3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.21
  --------------------------------------------------------------------------
  slack (MET)                                                        0.37


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U100/Y (AND2X1_RVT)     0.06     2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n105 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U68/Y (NAND2X0_RVT)     0.05     2.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n55 (net)     1       0.00       2.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U61/Y (XOR2X2_RVT)     0.11      2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (net)     3     0.00      2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (ALU_DW01_inc_4)     0.00     2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N190 (net)                 0.00       2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (ALU_DW01_sub_2)     0.00     2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (net)          0.00       2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U175/Y (INVX1_RVT)     0.03     2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n143 (net)     2     0.00      2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U192/Y (NOR2X1_RVT)     0.08     2.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n106 (net)     3     0.00      2.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U207/Y (OAI21X2_RVT)     0.10     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n105 (net)     1     0.00      2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U230/Y (AOI21X1_RVT)     0.08     2.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n103 (net)     2     0.00      2.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U197/Y (INVX2_RVT)     0.03     2.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n102 (net)     3     0.00      2.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U196/Y (NBUFFX2_RVT)     0.04     2.74 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n205 (net)     2     0.00      2.74 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U195/Y (AO21X1_RVT)     0.08     2.82 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n204 (net)     1     0.00      2.82 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U178/Y (XNOR2X1_RVT)     0.10     2.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[5] (net)     1     0.00     2.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[5] (ALU_DW01_sub_2)     0.00     2.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N272 (net)                 0.00       2.92 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U247/Y (AO221X1_RVT)       0.08       3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n191 (net)       1         0.00       3.00 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U248/Y (OR4X1_RVT)         0.11       3.12 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n95 (net)        2         0.00       3.12 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5]/D (SDFFSSRX1_RVT)     0.00     3.12 r
  data arrival time                                                  3.12

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[5]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.17       3.53
  data required time                                                 3.53
  --------------------------------------------------------------------------
  data required time                                                 3.53
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_add_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U96/Y (AND2X1_RVT)     0.07      2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n101 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U99/Y (AND2X1_RVT)     0.06      2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n51 (net)     3       0.00       2.29 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U93/Y (INVX1_RVT)     0.04       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n50 (net)     3       0.00       2.34 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U80/Y (XNOR2X1_RVT)     0.12     2.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[4] (net)     3     0.00      2.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[4] (ALU_DW01_inc_4)     0.00     2.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N191 (net)                 0.00       2.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[4] (ALU_DW01_add_2)     0.00     2.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/B[4] (net)        0.00       2.46 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U122/Y (NAND2X0_RVT)     0.06     2.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n102 (net)     3     0.00     2.52 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U177/Y (OAI21X1_RVT)     0.15     2.66 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n95 (net)     3     0.00     2.66 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U176/Y (INVX1_RVT)     0.02     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n93 (net)     1     0.00     2.68 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U161/Y (OAI21X1_RVT)     0.11     2.79 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n84 (net)     1     0.00     2.79 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U210/Y (AO21X1_RVT)     0.05     2.84 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/n197 (net)     1     0.00     2.84 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/U164/Y (XNOR2X1_RVT)     0.11     2.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[7] (net)     1     0.00     2.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/add_61_2/SUM[7] (ALU_DW01_add_2)     0.00     2.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N210 (net)                 0.00       2.94 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U82/Y (INVX1_RVT)          0.02       2.96 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n172 (net)       1         0.00       2.96 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U232/Y (OA22X1_RVT)        0.07       3.04 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n177 (net)       2         0.00       3.04 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U236/Y (NAND4X0_RVT)       0.05       3.08 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n93 (net)        1         0.00       3.08 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7]/D (SDFFSSRX1_RVT)     0.00     3.08 r
  data arrival time                                                  3.08

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[7]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.18       3.52
  data required time                                                 3.52
  --------------------------------------------------------------------------
  data required time                                                 3.52
  data arrival time                                                 -3.08
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op2_reg[28]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_0 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/CLK (SDFFX2_RVT)     0.00      0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op2_reg[21]/Q (SDFFX2_RVT)      0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op2[21] (net)        19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (BLENDER_DW_mult_uns_0)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/a[5] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_203/U612/Y (AND2X1_RVT)       0.07       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/n626 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_203/U235/SO (HADDX1_RVT)      0.11       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_203/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_203/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_203/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_203/U26/CO (FADDX1_RVT)       0.10       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/n25 (net)       1         0.00       0.88 r
  I_ORCA_TOP/I_BLENDER/mult_203/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_203/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_203/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_203/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_203/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_203/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_203/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_203/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_203/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_203/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_203/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_203/U14/CO (FADDX1_RVT)       0.10       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/n13 (net)       1         0.00       2.03 r
  I_ORCA_TOP/I_BLENDER/mult_203/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_203/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_203/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_203/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_203/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_203/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_203/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_203/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_203/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_203/U4/S (FADDX1_RVT)         0.14       3.03 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[28] (net)     1     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/mult_203/product[28] (BLENDER_DW_mult_uns_0)     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/N506 (net)                         0.00       3.03 f
  I_ORCA_TOP/I_BLENDER/U405/Y (AO222X1_RVT)               0.10       3.12 f
  I_ORCA_TOP/I_BLENDER/N570 (net)               1         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28]/D (SDFFX1_RVT)      0.00       3.12 f
  data arrival time                                                  3.12

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op2_reg[28]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]
              (rising edge-triggered flip-flop clocked by SYS_CLK)
  Endpoint: I_ORCA_TOP/I_BLENDER/s4_op1_reg[28]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  BLENDER            16000                 saed32rvt_ss0p95v125c
  BLENDER_DW_mult_uns_1 8000               saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_CLK (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/CLK (SDFFX2_RVT)     0.00       0.00 r
  I_ORCA_TOP/I_BLENDER/s3_op1_reg[1]/Q (SDFFX2_RVT)       0.20       0.20 f
  I_ORCA_TOP/I_BLENDER/s3_op1[1] (net)         19         0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (BLENDER_DW_mult_uns_1)     0.00     0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/b[1] (net)                0.00       0.20 f
  I_ORCA_TOP/I_BLENDER/mult_202/U600/Y (AND2X1_RVT)       0.08       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/n641 (net)      1         0.00       0.28 f
  I_ORCA_TOP/I_BLENDER/mult_202/U235/SO (HADDX1_RVT)      0.10       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/n438 (net)      1         0.00       0.38 r
  I_ORCA_TOP/I_BLENDER/mult_202/U233/S (FADDX1_RVT)       0.14       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/n434 (net)      1         0.00       0.53 f
  I_ORCA_TOP/I_BLENDER/mult_202/U232/S (FADDX1_RVT)       0.15       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/n432 (net)      1         0.00       0.68 r
  I_ORCA_TOP/I_BLENDER/mult_202/U27/CO (FADDX1_RVT)       0.10       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/n26 (net)       1         0.00       0.78 r
  I_ORCA_TOP/I_BLENDER/mult_202/U26/CO (FADDX1_RVT)       0.10       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/n25 (net)       1         0.00       0.87 r
  I_ORCA_TOP/I_BLENDER/mult_202/U25/CO (FADDX1_RVT)       0.10       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/n24 (net)       1         0.00       0.97 r
  I_ORCA_TOP/I_BLENDER/mult_202/U24/CO (FADDX1_RVT)       0.10       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/n23 (net)       1         0.00       1.07 r
  I_ORCA_TOP/I_BLENDER/mult_202/U23/CO (FADDX1_RVT)       0.10       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/n22 (net)       1         0.00       1.16 r
  I_ORCA_TOP/I_BLENDER/mult_202/U22/CO (FADDX1_RVT)       0.10       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/n21 (net)       1         0.00       1.26 r
  I_ORCA_TOP/I_BLENDER/mult_202/U21/CO (FADDX1_RVT)       0.10       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/n20 (net)       1         0.00       1.35 r
  I_ORCA_TOP/I_BLENDER/mult_202/U20/CO (FADDX1_RVT)       0.10       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/n19 (net)       1         0.00       1.45 r
  I_ORCA_TOP/I_BLENDER/mult_202/U19/CO (FADDX1_RVT)       0.10       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/n18 (net)       1         0.00       1.55 r
  I_ORCA_TOP/I_BLENDER/mult_202/U18/CO (FADDX1_RVT)       0.10       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/n17 (net)       1         0.00       1.64 r
  I_ORCA_TOP/I_BLENDER/mult_202/U17/CO (FADDX1_RVT)       0.10       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/n16 (net)       1         0.00       1.74 r
  I_ORCA_TOP/I_BLENDER/mult_202/U16/CO (FADDX1_RVT)       0.10       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/n15 (net)       1         0.00       1.83 r
  I_ORCA_TOP/I_BLENDER/mult_202/U15/CO (FADDX1_RVT)       0.10       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/n14 (net)       1         0.00       1.93 r
  I_ORCA_TOP/I_BLENDER/mult_202/U14/CO (FADDX1_RVT)       0.10       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/n13 (net)       1         0.00       2.02 r
  I_ORCA_TOP/I_BLENDER/mult_202/U13/CO (FADDX1_RVT)       0.10       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/n12 (net)       1         0.00       2.12 r
  I_ORCA_TOP/I_BLENDER/mult_202/U12/CO (FADDX1_RVT)       0.10       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/n11 (net)       1         0.00       2.22 r
  I_ORCA_TOP/I_BLENDER/mult_202/U11/CO (FADDX1_RVT)       0.10       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/n10 (net)       1         0.00       2.31 r
  I_ORCA_TOP/I_BLENDER/mult_202/U10/CO (FADDX1_RVT)       0.10       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/n9 (net)        1         0.00       2.41 r
  I_ORCA_TOP/I_BLENDER/mult_202/U9/CO (FADDX1_RVT)        0.10       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/n8 (net)        1         0.00       2.50 r
  I_ORCA_TOP/I_BLENDER/mult_202/U8/CO (FADDX1_RVT)        0.10       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/n7 (net)        1         0.00       2.60 r
  I_ORCA_TOP/I_BLENDER/mult_202/U7/CO (FADDX1_RVT)        0.10       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/n6 (net)        1         0.00       2.70 r
  I_ORCA_TOP/I_BLENDER/mult_202/U6/CO (FADDX1_RVT)        0.10       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/n5 (net)        1         0.00       2.79 r
  I_ORCA_TOP/I_BLENDER/mult_202/U5/CO (FADDX1_RVT)        0.10       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/n4 (net)        1         0.00       2.89 r
  I_ORCA_TOP/I_BLENDER/mult_202/U4/S (FADDX1_RVT)         0.14       3.03 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[28] (net)     1     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/mult_202/product[28] (BLENDER_DW_mult_uns_1)     0.00     3.03 f
  I_ORCA_TOP/I_BLENDER/N474 (net)                         0.00       3.03 f
  I_ORCA_TOP/I_BLENDER/U441/Y (AO222X1_RVT)               0.10       3.12 f
  I_ORCA_TOP/I_BLENDER/N538 (net)               1         0.00       3.12 f
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28]/D (SDFFX1_RVT)      0.00       3.12 f
  data arrival time                                                  3.12

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_BLENDER/s4_op1_reg[28]/CLK (SDFFX1_RVT)     0.00      3.70 r
  library setup time                                     -0.12       3.58
  data required time                                                 3.58
  --------------------------------------------------------------------------
  data required time                                                 3.58
  data arrival time                                                 -3.12
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


  Startpoint: I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]
              (rising edge-triggered flip-flop clocked by SYS_2x_CLK)
  Endpoint: I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6]
            (rising edge-triggered flip-flop clocked by sys_clk)
  Path Group: sys_clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  DATA_PATH          8000                  saed32rvt_ss0p95v125c
  RISC_CORE          35000                 saed32rvt_ss0p95v125c
  ALU_DW01_inc_4     ForQA                 saed32rvt_ss0p95v125c
  ALU                8000                  saed32rvt_ss0p95v125c
  ALU_DW01_sub_2     8000                  saed32rvt_ss0p95v125c

  Point                                       Fanout      Incr       Path
  --------------------------------------------------------------------------
  clock SYS_2x_CLK (rise edge)                            2.00       2.00
  clock network delay (ideal)                             0.00       2.00
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/CLK (SDFFX1_RVT)     0.00     2.00 r
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B_reg[0]/Q (SDFFX1_RVT)     0.17     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (net)     7     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_DATA_PATH/Oprnd_B[0] (DATA_PATH)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/Oprnd_B[0] (net)                 0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (ALU)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Oprnd_B[0] (net)           0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/A[0] (ALU_DW01_inc_4)     0.00     2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n62 (net)             0.00       2.17 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U100/Y (AND2X1_RVT)     0.06     2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n105 (net)     1      0.00       2.23 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U68/Y (NAND2X0_RVT)     0.05     2.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/n55 (net)     1       0.00       2.28 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/U61/Y (XOR2X2_RVT)     0.11      2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (net)     3     0.00      2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/r375/SUM[3] (ALU_DW01_inc_4)     0.00     2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N190 (net)                 0.00       2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (ALU_DW01_sub_2)     0.00     2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/B[3] (net)          0.00       2.38 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U175/Y (INVX1_RVT)     0.03     2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n143 (net)     2     0.00      2.41 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U192/Y (NOR2X1_RVT)     0.08     2.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n106 (net)     3     0.00      2.49 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U207/Y (OAI21X2_RVT)     0.10     2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n105 (net)     1     0.00      2.59 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U230/Y (AOI21X1_RVT)     0.08     2.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n103 (net)     2     0.00      2.67 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U197/Y (INVX2_RVT)     0.03     2.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n102 (net)     3     0.00      2.70 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U104/Y (AOI21X1_RVT)     0.09     2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/n88 (net)     1     0.00       2.79 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/U172/Y (XOR2X2_RVT)     0.09     2.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[6] (net)     1     0.00     2.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/sub_73/DIFF[6] (ALU_DW01_sub_2)     0.00     2.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/N273 (net)                 0.00       2.88 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U242/Y (AOI221X1_RVT)      0.14       3.02 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n186 (net)       2         0.00       3.02 f
  I_ORCA_TOP/I_RISC_CORE/I_ALU/U243/Y (NAND4X0_RVT)       0.04       3.05 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/n94 (net)        1         0.00       3.05 r
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6]/D (SDFFSSRX1_RVT)     0.00     3.05 r
  data arrival time                                                  3.05

  clock sys_clk (rise edge)                               4.00       4.00
  clock network delay (ideal)                             0.00       4.00
  clock uncertainty                                      -0.30       3.70
  I_ORCA_TOP/I_RISC_CORE/I_ALU/Lachd_Result_reg[6]/CLK (SDFFSSRX1_RVT)     0.00     3.70 r
  library setup time                                     -0.18       3.52
  data required time                                                 3.52
  --------------------------------------------------------------------------
  data required time                                                 3.52
  data arrival time                                                 -3.05
  --------------------------------------------------------------------------
  slack (MET)                                                        0.46


1
