// Seed: 2716890839
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  inout tri0 id_2;
  inout wire id_1;
  assign id_8 = id_1;
  logic id_10 = id_8 & id_7;
  assign id_2 = -1;
  assign id_2 = id_4;
endmodule
module module_1 #(
    parameter id_12 = 32'd30,
    parameter id_4  = 32'd22
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  input wire id_10;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_8,
      id_9,
      id_9,
      id_6,
      id_2,
      id_9,
      id_2
  );
  inout wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire _id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0][id_4 : 1] _id_12, id_13, id_14;
  time id_15[-1 : id_12  &  -1 'b0], id_16 = id_5, id_17 = -1'b0;
  logic id_18;
  ;
  struct packed {logic id_19;} id_20;
  assign id_13[-1] = -1;
  wire id_21, id_22;
endmodule
