Timing Analyzer report for pinball
Mon Sep 02 22:46:04 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_i'
 13. Slow 1200mV 85C Model Hold: 'clock_i'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'clock_i'
 22. Slow 1200mV 0C Model Hold: 'clock_i'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'clock_i'
 30. Fast 1200mV 0C Model Hold: 'clock_i'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; pinball                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                              ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets     ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+
; clock_i    ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_i } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 310.17 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+---------+--------+------------------+
; Clock   ; Slack  ; End Point TNS    ;
+---------+--------+------------------+
; clock_i ; -2.224 ; -318.150         ;
+---------+--------+------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+---------+-------+------------------+
; Clock   ; Slack ; End Point TNS    ;
+---------+-------+------------------+
; clock_i ; 0.343 ; 0.000            ;
+---------+-------+------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+---------+--------+--------------------------------+
; Clock   ; Slack  ; End Point TNS                  ;
+---------+--------+--------------------------------+
; clock_i ; -3.000 ; -234.000                       ;
+---------+--------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_i'                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.224 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.156      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.212 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 3.143      ;
; -2.152 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 3.084      ;
; -2.108 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0] ; clock_i      ; clock_i     ; 1.000        ; -0.065     ; 3.038      ;
; -2.108 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2] ; clock_i      ; clock_i     ; 1.000        ; -0.065     ; 3.038      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.050 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.982      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.048 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.980      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -2.010 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.942      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.985 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.917      ;
; -1.949 ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.882      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.905 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.833      ;
; -1.857 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.789      ;
; -1.836 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.453     ; 2.378      ;
; -1.801 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.734      ;
; -1.792 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.724      ;
; -1.790 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.722      ;
; -1.788 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.720      ;
; -1.780 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.712      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.778 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.709      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[10] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.765 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12] ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.698      ;
; -1.744 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.679      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.744 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.064     ; 2.675      ;
; -1.739 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 1.000        ; -0.060     ; 2.674      ;
; -1.738 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|latch_done_s         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 1.000        ; -0.062     ; 2.671      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.728 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.656      ;
; -1.726 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.063     ; 2.658      ;
; -1.719 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1] ; clock_i      ; clock_i     ; 1.000        ; -0.067     ; 2.647      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_i'                                                                                                                                                                                     ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.343 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.077      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]           ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA       ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|check_on_s                                    ; reg_ctrl:reg_ctrl_inst|check_on_s                                    ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                               ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                               ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.358 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.577      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.361 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.580      ;
; 0.375 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                               ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.594      ;
; 0.376 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.595      ;
; 0.377 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]       ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.596      ;
; 0.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.608      ;
; 0.394 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.613      ;
; 0.410 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.629      ;
; 0.411 ; reg_ctrl:reg_ctrl_inst|check_done_s                                  ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                               ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.630      ;
; 0.413 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.632      ;
; 0.413 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.632      ;
; 0.413 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.632      ;
; 0.413 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.632      ;
; 0.432 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.651      ;
; 0.436 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.655      ;
; 0.440 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.659      ;
; 0.440 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.659      ;
; 0.463 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[5] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.682      ;
; 0.465 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.684      ;
; 0.465 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[2] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.684      ;
; 0.466 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[6] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.685      ;
; 0.466 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[1] ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.685      ;
; 0.468 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.687      ;
; 0.478 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.697      ;
; 0.479 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.479 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.698      ;
; 0.480 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.699      ;
; 0.481 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.700      ;
; 0.481 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.700      ;
; 0.502 ; rx_uart_i_s                                                          ; rx_uart_i_ss                                                         ; clock_i      ; clock_i     ; 0.000        ; 0.077      ; 0.736      ;
; 0.515 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[4] ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.733      ;
; 0.516 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                              ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.734      ;
; 0.533 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.752      ;
; 0.534 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.453      ; 1.144      ;
; 0.535 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                              ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.753      ;
; 0.535 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                              ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.753      ;
; 0.537 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[5]                              ; clock_i      ; clock_i     ; 0.000        ; 0.061      ; 0.755      ;
; 0.549 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.768      ;
; 0.552 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.771      ;
; 0.553 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.772      ;
; 0.553 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.772      ;
; 0.554 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.773      ;
; 0.554 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.773      ;
; 0.556 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[5]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[5]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.775      ;
; 0.556 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]    ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.776      ;
; 0.556 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.775      ;
; 0.557 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]     ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                              ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]    ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.777      ;
; 0.557 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.776      ;
; 0.557 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.IDLE            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.453      ; 1.167      ;
; 0.558 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]    ; clock_i      ; clock_i     ; 0.000        ; 0.063      ; 0.778      ;
; 0.558 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[8]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[8]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.777      ;
; 0.559 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.778      ;
; 0.559 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.778      ;
; 0.560 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]             ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.779      ;
; 0.561 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.062      ; 0.780      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 340.02 MHz ; 250.0 MHz       ; clock_i    ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -1.941 ; -264.179        ;
+---------+--------+-----------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.297 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -234.000                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.941 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.878      ;
; -1.933 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.871      ;
; -1.872 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.810      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.783 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.721      ;
; -1.781 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0] ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.718      ;
; -1.781 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2] ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.718      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.763 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.701      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.745 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.683      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.709 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.647      ;
; -1.618 ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.056     ; 2.557      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.590 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.526      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.551 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.488      ;
; -1.543 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.481      ;
; -1.531 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.407     ; 2.119      ;
; -1.531 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.469      ;
; -1.528 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.468      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[10] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12] ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.442      ;
; -1.490 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.430      ;
; -1.490 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.430      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.058     ; 2.419      ;
; -1.482 ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.420      ;
; -1.480 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.418      ;
; -1.471 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|latch_done_s         ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 1.000        ; -0.055     ; 2.411      ;
; -1.441 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 1.000        ; -0.053     ; 2.383      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.439 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3] ; clock_i      ; clock_i     ; 1.000        ; -0.059     ; 2.375      ;
; -1.438 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.057     ; 2.376      ;
; -1.436 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 1.000        ; -0.053     ; 2.378      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.070      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|check_on_s                                    ; reg_ctrl:reg_ctrl_inst|check_on_s                                    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                               ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                               ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.312 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.511      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.320 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.519      ;
; 0.334 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]       ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.533      ;
; 0.340 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                               ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.539      ;
; 0.341 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.540      ;
; 0.346 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.545      ;
; 0.357 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.556      ;
; 0.365 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.564      ;
; 0.368 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.567      ;
; 0.368 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.567      ;
; 0.369 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.568      ;
; 0.370 ; reg_ctrl:reg_ctrl_inst|check_done_s                                  ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                               ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.569      ;
; 0.374 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.573      ;
; 0.387 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.586      ;
; 0.388 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.587      ;
; 0.389 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.588      ;
; 0.397 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.596      ;
; 0.408 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[5] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.607      ;
; 0.410 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.609      ;
; 0.410 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[1] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.609      ;
; 0.411 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.610      ;
; 0.414 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[6] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.613      ;
; 0.414 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[2] ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.613      ;
; 0.432 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.432 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.631      ;
; 0.433 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.632      ;
; 0.433 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.632      ;
; 0.434 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.633      ;
; 0.435 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.634      ;
; 0.451 ; rx_uart_i_s                                                          ; rx_uart_i_ss                                                         ; clock_i      ; clock_i     ; 0.000        ; 0.070      ; 0.665      ;
; 0.473 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.408      ; 1.025      ;
; 0.474 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[4] ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.673      ;
; 0.475 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.674      ;
; 0.492 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.691      ;
; 0.492 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.691      ;
; 0.493 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[5]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.692      ;
; 0.493 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.IDLE            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.408      ; 1.045      ;
; 0.493 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.692      ;
; 0.496 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.695      ;
; 0.497 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.696      ;
; 0.497 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.696      ;
; 0.498 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.697      ;
; 0.499 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.698      ;
; 0.500 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.699      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[5]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[5]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                              ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.501 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.700      ;
; 0.502 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]     ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]    ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.701      ;
; 0.502 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[8]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[8]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.701      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.503 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[7]        ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.702      ;
; 0.504 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]             ; clock_i      ; clock_i     ; 0.000        ; 0.055      ; 0.703      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+---------+--------+-----------------+
; Clock   ; Slack  ; End Point TNS   ;
+---------+--------+-----------------+
; clock_i ; -0.786 ; -84.177         ;
+---------+--------+-----------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+---------+-------+-----------------+
; Clock   ; Slack ; End Point TNS   ;
+---------+-------+-----------------+
; clock_i ; 0.178 ; 0.000           ;
+---------+-------+-----------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+---------+--------+-------------------------------+
; Clock   ; Slack  ; End Point TNS                 ;
+---------+--------+-------------------------------+
; clock_i ; -3.000 ; -246.630                      ;
+---------+--------+-------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_i'                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                          ; To Node                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.786 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][0] ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.734      ;
; -0.786 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][2] ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.734      ;
; -0.775 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.723      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.768 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.715      ;
; -0.735 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.683      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.687 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[2][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.636      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.676 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[3][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.624      ;
; -0.675 ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.625      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][6] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][4] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][7] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][2] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.663 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][3] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.610      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.655 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[1][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.603      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.649 ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                              ; reg_ctrl:reg_ctrl_inst|array_reg[0][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.598      ;
; -0.627 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[0]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.575      ;
; -0.588 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START    ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.245     ; 1.330      ;
; -0.569 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 1.000        ; -0.035     ; 1.521      ;
; -0.568 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[2][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.516      ;
; -0.567 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s         ; clock_i      ; clock_i     ; 1.000        ; -0.035     ; 1.519      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.566 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                             ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.513      ;
; -0.557 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.507      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][0] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][1] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][2] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][7] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][4] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][5] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][6] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.556 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[1][3] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.503      ;
; -0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][1] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.500      ;
; -0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.500      ;
; -0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.500      ;
; -0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][4] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.500      ;
; -0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][6] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.500      ;
; -0.553 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s            ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][3] ; clock_i      ; clock_i     ; 1.000        ; -0.040     ; 1.500      ;
; -0.552 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][5] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; clock_i      ; clock_i     ; 1.000        ; -0.035     ; 1.504      ;
; -0.550 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[0][7] ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s ; clock_i      ; clock_i     ; 1.000        ; -0.035     ; 1.502      ;
; -0.547 ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[1]                        ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.495      ;
; -0.546 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[10]          ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data            ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.496      ;
; -0.543 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN  ; clock_i      ; clock_i     ; 1.000        ; -0.037     ; 1.493      ;
; -0.534 ; reg_ctrl:reg_ctrl_inst|check_done_s                                ; reg_ctrl:reg_ctrl_inst|array_reg[0][2]                             ; clock_i      ; clock_i     ; 1.000        ; -0.039     ; 1.482      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[11] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[0]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[6]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[4]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[5]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[10] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[7]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[8]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[9]  ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.526 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS  ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[12] ; clock_i      ; clock_i     ; 1.000        ; -0.036     ; 1.477      ;
; -0.524 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                           ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[4]                            ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.473      ;
; -0.524 ; reg_ctrl:reg_ctrl_inst|start_rw_i_r_edge                           ; reg_ctrl:reg_ctrl_inst|rw_reg_i_s                                  ; clock_i      ; clock_i     ; 1.000        ; -0.038     ; 1.473      ;
+--------+--------------------------------------------------------------------+--------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_i'                                                                                                                                                                                      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                            ; To Node                                                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN   ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.START_BIT_GEN   ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.LATCH_INPUTS    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.IDLE            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN        ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.DATA_GEN        ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_rx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_rw_reg_s     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reg_ctrl:reg_ctrl_inst|check_on_s                                    ; reg_ctrl:reg_ctrl_inst|check_on_s                                    ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                               ; reg_ctrl:reg_ctrl_inst|reg_addr_ok_o_s                               ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[1]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[5]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[7]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[3]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[2]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START      ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_START      ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.READ_DATA       ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[1]            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s           ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rw_cmd_s           ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_tx_o_s       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cmd_byte_error_s   ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                               ; reg_ctrl:reg_ctrl_inst|data_valid_o_s                                ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; reg_ctrl:reg_ctrl_inst|array_reg[4][2]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[2]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.317      ;
; 0.196 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]       ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[11]       ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.316      ;
; 0.204 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[12]            ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.324      ;
; 0.206 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.326      ;
; 0.216 ; reg_ctrl:reg_ctrl_inst|check_done_s                                  ; reg_ctrl:reg_ctrl_inst|data_valid_o_ss                               ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.337      ;
; 0.216 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_resp_s        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.336      ;
; 0.222 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[2]            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.343      ;
; 0.222 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|start_parse_s      ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.342      ;
; 0.223 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|parse_done_s       ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|send_ko_resp_s     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.343      ;
; 0.223 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[3]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.344      ;
; 0.230 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_done_s              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.351      ;
; 0.232 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[4]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.353      ;
; 0.233 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_data[0]            ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[6]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.354      ;
; 0.236 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_stop_bit           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.357      ;
; 0.252 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[3]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[3]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.373      ;
; 0.252 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][1]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.372      ;
; 0.252 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[5] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.373      ;
; 0.253 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[6]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[6]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; reg_ctrl:reg_ctrl_inst|array_reg[4][7]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[7]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.374      ;
; 0.253 ; reg_ctrl:reg_ctrl_inst|array_reg[4][5]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[5]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.374      ;
; 0.254 ; reg_ctrl:reg_ctrl_inst|array_reg[4][1]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[1]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; reg_ctrl:reg_ctrl_inst|array_reg[4][6]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[6]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.375      ;
; 0.254 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][5]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.374      ;
; 0.254 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[3] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.375      ;
; 0.255 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|byte_array[2][0]   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[6] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.376      ;
; 0.256 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[4]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.377      ;
; 0.256 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[1] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.377      ;
; 0.257 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|uart_resp_done_s   ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[2] ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.378      ;
; 0.258 ; rx_uart_i_s                                                          ; rx_uart_i_ss                                                         ; clock_i      ; clock_i     ; 0.000        ; 0.045      ; 0.387      ;
; 0.263 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[3]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[3]                              ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.383      ;
; 0.264 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rcvd_addr_reg_s[4] ; reg_ctrl:reg_ctrl_inst|rcvd_addr_reg_i_s[4]                          ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.384      ;
; 0.272 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[0]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[0]                              ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[1]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[1]                              ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.392      ;
; 0.274 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[0]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|cnt_byte_tx[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|wdata_reg_s[5]     ; reg_ctrl:reg_ctrl_inst|wdata_reg_i_s[5]                              ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.395      ;
; 0.288 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP_BIT_GEN    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|tx_fsm.STOP            ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.409      ;
; 0.292 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|tick_data              ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_data_s[0]           ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.413      ;
; 0.293 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[1]             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[7]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[7]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.415      ;
; 0.294 ; reg_ctrl:reg_ctrl_inst|array_reg[4][4]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[4]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.415      ;
; 0.295 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[5]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[5]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.416      ;
; 0.295 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[1]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.415      ;
; 0.296 ; reg_ctrl:reg_ctrl_inst|array_reg[4][0]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[0]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[2]             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.416      ;
; 0.297 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[1]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[1]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|rdata_reg_s[4]     ; uart_ctrl:uart_ctrl_inst|uart_mngt:uart_mngt_inst|tx_data_o_s[4]     ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; reg_ctrl:reg_ctrl_inst|array_reg[4][3]                               ; reg_ctrl:reg_ctrl_inst|rdata_reg_o_s[3]                              ; clock_i      ; clock_i     ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[1]    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[3]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.418      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[3]    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]    ; uart_ctrl:uart_ctrl_inst|tx_uart:tx_uart_inst|cnt_bit_duration[2]    ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[7]             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]             ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_bit[9]             ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[9]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[2]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[5]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_stop_bit           ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|rx_fsm.WAIT_START      ; clock_i      ; clock_i     ; 0.000        ; 0.245      ; 0.628      ;
; 0.300 ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]        ; uart_ctrl:uart_ctrl_inst|rx_uart:rx_uart_inst|cnt_half_bit[4]        ; clock_i      ; clock_i     ; 0.000        ; 0.036      ; 0.420      ;
+-------+----------------------------------------------------------------------+----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -2.224   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  clock_i         ; -2.224   ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -318.15  ; 0.0   ; 0.0      ; 0.0     ; -246.63             ;
;  clock_i         ; -318.150 ; 0.000 ; N/A      ; N/A     ; -246.630            ;
+------------------+----------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin             ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; tx_uart_o       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_rx_uart_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; debug_tx_uart_o ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; rx_uart_i               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_i                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin             ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; tx_uart_o       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_rx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; debug_tx_uart_o ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+-----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 2319     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clock_i    ; clock_i  ; 2319     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 233   ; 233  ;
; Unconstrained Output Ports      ; 3     ; 3    ;
; Unconstrained Output Port Paths ; 3     ; 3    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+---------+---------+------+-------------+
; Target  ; Clock   ; Type ; Status      ;
+---------+---------+------+-------------+
; clock_i ; clock_i ; Base ; Constrained ;
+---------+---------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; debug_rx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_tx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_uart_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_n    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rx_uart_i  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                              ;
+-----------------+---------------------------------------------------------------------------------------+
; Output Port     ; Comment                                                                               ;
+-----------------+---------------------------------------------------------------------------------------+
; debug_rx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; debug_tx_uart_o ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tx_uart_o       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-----------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Mon Sep 02 22:46:02 2019
Info: Command: quartus_sta pinball -c pinball
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'pinball.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_i clock_i
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -2.224
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.224            -318.150 clock_i 
Info (332146): Worst-case hold slack is 0.343
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.343               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -234.000 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.941
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.941            -264.179 clock_i 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -234.000 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -0.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.786             -84.177 clock_i 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 clock_i 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -246.630 clock_i 
Info (332114): Report Metastability: Found 1 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4783 megabytes
    Info: Processing ended: Mon Sep 02 22:46:04 2019
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


