set_location IN_MUX_bfv_15_20_0_ 15 20 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_15_21_0_ 15 21 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_6_0_ 20 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_20_7_0_ 20 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_5_0_ 19 5 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_6_0_ 19 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_16_17_0_ 16 17 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_22_0_ 21 22 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_23_0_ 21 23 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_12_0_ 13 12 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_13_13_0_ 13 13 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_18_11_0_ 18 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_24_11_0_ 24 11 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_6_0_ 21 6 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_21_7_0_ 21 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_7_0_ 19 7 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_8_0_ 19 8 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_22_0_ 19 22 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_19_23_0_ 19 23 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_27_0_ 10 27 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_10_28_0_ 10 28 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_21_0_ 26 21 0 #ICE_CARRY_IN_MUX
set_location IN_MUX_bfv_26_22_0_ 26 22 0 #ICE_CARRY_IN_MUX
set_location CONSTANT_ONE_LUT4 5 15 1 #SB_LUT4
set_location GB_BUFFER_M_this_reset_cond_out_g_0_THRU_LUT4_0 20 20 7 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_7_THRU_LUT4_0 21 7 0 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_cry_7_THRU_LUT4_0 19 6 0 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_7_THRU_LUT4_0 19 8 0 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_5_s1_THRU_LUT4_0 16 17 6 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_4_s1_THRU_LUT4_0 16 17 5 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_3_s1_THRU_LUT4_0 16 17 4 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_2_s1_THRU_LUT4_0 16 17 3 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_1_s1_THRU_LUT4_0 16 17 2 #SB_LUT4
set_location this_ppu.un1_M_count_q_1_cry_0_s1_THRU_LUT4_0 16 17 1 #SB_LUT4
set_location M_this_external_address_q_cry_13_THRU_LUT4_0 26 22 6 #SB_LUT4
set_location M_this_external_address_q_cry_12_THRU_LUT4_0 26 22 5 #SB_LUT4
set_location M_this_external_address_q_cry_11_THRU_LUT4_0 26 22 4 #SB_LUT4
set_location M_this_data_count_q_cry_9_THRU_LUT4_0 21 23 2 #SB_LUT4
set_location M_this_data_count_q_cry_6_THRU_LUT4_0 21 22 7 #SB_LUT4
set_location M_this_data_count_q_cry_5_THRU_LUT4_0 21 22 6 #SB_LUT4
set_location M_this_data_count_q_cry_4_THRU_LUT4_0 21 22 5 #SB_LUT4
set_location M_this_data_count_q_cry_3_THRU_LUT4_0 21 22 4 #SB_LUT4
set_location M_this_data_count_q_cry_2_THRU_LUT4_0 21 22 3 #SB_LUT4
set_location M_this_data_count_q_cry_12_THRU_LUT4_0 21 23 5 #SB_LUT4
set_location M_this_data_count_q_cry_0_THRU_LUT4_0 21 22 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_8_THRU_LUT4_0 13 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_8_THRU_LUT4_0 12 15 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_8_rep1_esr_THRU_LUT4_0 13 13 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_7_THRU_LUT4_0 14 13 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_7_THRU_LUT4_0 12 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_7_rep1_esr_THRU_LUT4_0 14 13 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_6_THRU_LUT4_0 14 12 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_6_THRU_LUT4_0 15 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_THRU_LUT4_0 15 13 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_5_THRU_LUT4_0 14 12 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_5_THRU_LUT4_0 15 13 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_4_THRU_LUT4_0 14 12 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_4_THRU_LUT4_0 14 12 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_THRU_LUT4_0 15 13 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIV6084_7_this_ppu.line_clk.M_last_q_REP_LUT4_0 16 16 2 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNIAOTU3_this_vga_signals.M_pcounter_q_0_e_1_REP_LUT4_0 13 18 2 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2_this_vga_signals.M_pcounter_q_0_e_0_REP_LUT4_0 13 18 3 #SB_LUT4
set_location this_delay_clk.M_pipe_q_4_THRU_LUT4_0 19 20 4 #SB_LUT4
set_location this_delay_clk.M_pipe_q_3_THRU_LUT4_0 16 20 3 #SB_LUT4
set_location this_delay_clk.M_pipe_q_2_THRU_LUT4_0 16 20 7 #SB_LUT4
set_location this_delay_clk.M_pipe_q_1_THRU_LUT4_0 12 20 1 #SB_LUT4
set_location this_delay_clk.M_pipe_q_0_THRU_LUT4_0 12 20 7 #SB_LUT4
set_location M_this_data_tmp_q_esr_9_THRU_LUT4_0 24 10 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_8_THRU_LUT4_0 23 11 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_7_THRU_LUT4_0 21 10 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_6_THRU_LUT4_0 21 5 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_5_THRU_LUT4_0 19 9 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_4_THRU_LUT4_0 23 6 5 #SB_LUT4
set_location M_this_data_tmp_q_esr_3_THRU_LUT4_0 21 10 2 #SB_LUT4
set_location M_this_data_tmp_q_esr_23_THRU_LUT4_0 21 8 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_22_THRU_LUT4_0 22 8 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_21_THRU_LUT4_0 22 8 7 #SB_LUT4
set_location M_this_data_tmp_q_esr_20_THRU_LUT4_0 24 8 5 #SB_LUT4
set_location M_this_data_tmp_q_esr_2_THRU_LUT4_0 20 9 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_19_THRU_LUT4_0 24 14 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_18_THRU_LUT4_0 24 8 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_17_THRU_LUT4_0 21 8 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_16_THRU_LUT4_0 21 8 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_15_THRU_LUT4_0 26 7 0 #SB_LUT4
set_location M_this_data_tmp_q_esr_14_THRU_LUT4_0 26 7 3 #SB_LUT4
set_location M_this_data_tmp_q_esr_13_THRU_LUT4_0 26 7 5 #SB_LUT4
set_location M_this_data_tmp_q_esr_12_THRU_LUT4_0 23 8 4 #SB_LUT4
set_location M_this_data_tmp_q_esr_11_THRU_LUT4_0 23 10 6 #SB_LUT4
set_location M_this_data_tmp_q_esr_10_THRU_LUT4_0 23 8 1 #SB_LUT4
set_location M_this_data_tmp_q_esr_1_THRU_LUT4_0 21 5 5 #SB_LUT4
set_location M_this_data_tmp_q_esr_0_THRU_LUT4_0 23 6 7 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_9_c_RNIN4NQ 19 23 2 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_9_c 19 23 1 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_8_c_RNIEBMH 19 23 1 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_8_c 19 23 0 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_7_c_RNIC8LH 19 23 0 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_7_c 19 22 7 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_6_c_RNIA5KH 19 22 7 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_6_c 19 22 6 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_5_c_RNI82JH 19 22 6 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_5_c 19 22 5 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_4_c_RNI6VHH 19 22 5 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_4_c 19 22 4 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_3_c_RNI4SGH 19 22 4 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_3_c 19 22 3 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_2_c_RNI2PFH 19 22 3 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_2_c 19 22 2 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_1_c_RNI0MEH 19 22 2 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_1_c 19 22 1 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_12_c_RNI4FIE 19 23 5 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_12_c 19 23 4 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_11_c_RNI2CHE 19 23 4 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_11_c 19 23 3 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_10_c_RNI09GE 19 23 3 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_10_c 19 23 2 #SB_CARRY
set_location un1_M_this_sprites_address_q_cry_0_c_RNIUIDH 19 22 1 #SB_LUT4
set_location un1_M_this_sprites_address_q_cry_0_c 19 22 0 #SB_CARRY
set_location un1_M_this_map_address_q_cry_8_c 10 28 0 #SB_CARRY
set_location un1_M_this_map_address_q_cry_7_c 10 27 7 #SB_CARRY
set_location un1_M_this_map_address_q_cry_6_c 10 27 6 #SB_CARRY
set_location un1_M_this_map_address_q_cry_5_c 10 27 5 #SB_CARRY
set_location un1_M_this_map_address_q_cry_4_c 10 27 4 #SB_CARRY
set_location un1_M_this_map_address_q_cry_3_c 10 27 3 #SB_CARRY
set_location un1_M_this_map_address_q_cry_2_c 10 27 2 #SB_CARRY
set_location un1_M_this_map_address_q_cry_1_c 10 27 1 #SB_CARRY
set_location un1_M_this_map_address_q_cry_0_c 10 27 0 #SB_CARRY
set_location this_vram.mem_mem_0_0 8 17 0 #SB_RAM40_4K
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_a7 13 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1_1_1 12 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0_a3_1 12 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m8_0 12 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m5_s 15 17 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m4_0 14 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m2_1 14 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_m1_3 15 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un82_sum_axbxc3_0_x1 14 16 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un82_sum_axbxc3_0_x0 14 16 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un82_sum_axbxc3_0_ns 14 16 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_c2 14 16 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_x1 16 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_x0 15 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_ns 15 15 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axbxc3_1_1_0 16 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_654_x1 14 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_654_x0 14 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1_654_ns 15 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_axb1 14 16 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_ac0_3_0_0_x1 15 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_ac0_3_0_0_x0 14 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un68_sum_ac0_3_0_0_ns 14 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_axbxc3 15 15 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un61_sum_ac0_3 14 15 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_x1 12 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_x0 12 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axbxc3_ns 13 16 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_axb2 13 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_3_0 16 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un54_sum_ac0_1 14 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un47_sum_axbxc3 14 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un47_sum_ac0_3 15 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1_0 15 13 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_axb1 14 13 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_1 13 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_1_0 13 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3_0_2_1 13 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.if_generate_plus.mult1_un40_sum_ac0_3 13 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g3_2 12 13 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g2_5 11 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g1 15 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_x4_0_0 13 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_i_0 14 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_9 15 16 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_8 14 14 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_7_0 12 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_7 16 15 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_6_2 13 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_6 16 14 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_5 13 16 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_40 12 13 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_4 15 16 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_39 11 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_38 12 13 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_37 12 14 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_36 12 13 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_34 12 14 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31_N_5L8 13 16 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31_N_4L6 12 16 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31_N_2L1 13 16 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_31 13 15 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_30 16 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_3 16 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_2_1 15 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_2 13 16 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2_0 15 16 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_29 16 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_28 15 16 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_27 15 14 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_26 16 15 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_25 16 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_24 13 16 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_23 13 15 7 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_22 13 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_21 15 14 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_20 15 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_2 13 15 0 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_1_x0 14 15 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_1_ns 14 15 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1_0 15 14 5 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_19 15 14 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_18 13 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_17 16 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_16 13 16 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_14 15 14 2 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_12 13 16 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_11 15 16 3 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_10 14 15 4 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_1 14 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0_2 12 14 1 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0_0 16 15 6 #SB_LUT4
set_location this_vga_signals.un5_vaddress.g0_0 15 16 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_x4_0 14 20 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_o4 14 19 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_m2_0 14 19 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m7_0_m2 14 19 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_m1_0 13 20 3 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un89_sum_axbxc3_1 13 19 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_c3 13 20 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_c2 13 20 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_1 14 19 2 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un82_sum_axbxc3_0_1_1 14 19 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_c2 14 19 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_1_0 14 19 0 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3_1 13 20 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc3 14 19 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un75_sum_axbxc1 13 20 4 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_0_2_0 13 20 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_0_2 13 20 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_axbxc3_0_1 14 20 1 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un68_sum_ac0_3_0 14 20 7 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2_1_2 14 21 5 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc3_2 14 21 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un61_sum_axbxc1 14 20 6 #SB_LUT4
set_location this_vga_signals.un4_haddress.if_generate_plus.mult1_un54_sum_ac0_3_0 14 20 5 #SB_LUT4
set_location this_vga_signals.un20_i_a2_4_a3_0_a4_2[1] 20 18 7 #SB_LUT4
set_location this_vga_signals.un20_i_a2_0_a3_0_a4_2[2] 21 17 7 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_8_c 13 13 0 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c_RNIRHSH 13 13 0 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_7_c 13 12 7 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c_RNIPERH 13 12 7 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_6_c 13 12 6 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c_RNINBQH 13 12 6 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_5_c 13 12 5 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c_RNIL8PH 13 12 5 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_4_c 13 12 4 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c_RNIJ5OH 13 12 4 #SB_LUT4
set_location this_vga_signals.un1_M_vcounter_q_cry_3_c 13 12 3 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_2_c 13 12 2 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_1_c 13 12 1 #SB_CARRY
set_location this_vga_signals.un1_M_vcounter_q_cry_0_c 13 12 0 #SB_CARRY
set_location this_vga_signals.un1_M_this_substate_q4_2_i_0_265_i_a2_0_a3_0_a2 20 20 6 #SB_LUT4
set_location this_vga_signals.un1_M_this_substate_q4_1_i_0_251_i_0_o2 22 19 1 #SB_LUT4
set_location this_vga_signals.un1_M_this_substate_q4_1_i_0_251_i_0_i 16 21 7 #SB_LUT4
set_location this_vga_signals.un1_M_this_substate_q4_1_i_0_251_i_0_a2 20 18 5 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_6_0_0_o2 20 23 0 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_6_0_0_m2 19 20 6 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_6_0_0_i 19 21 2 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_6_0_0_a2 21 18 2 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_19_i_0_o4_0 18 20 3 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_19_i_0_o4 18 21 0 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_19_i_0_o2_4 24 21 5 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_19_i_0_o2_0 18 20 1 #SB_LUT4
set_location this_vga_signals.un1_M_this_state_q_19_i_0_o2 18 20 2 #SB_LUT4
set_location this_vga_signals.un1_M_hcounter_d_cry_8_c 15 20 7 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_7_c 15 20 6 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_6_c 15 20 5 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_5_c 15 20 4 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_4_c 15 20 3 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_3_c 15 20 2 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_2_c 15 20 1 #SB_CARRY
set_location this_vga_signals.un1_M_hcounter_d_cry_1_c 15 20 0 #SB_CARRY
set_location this_vga_signals.port_data_rw_i_i 1 21 1 #SB_LUT4
set_location this_vga_signals.N_82_i_0_o2 20 18 3 #SB_LUT4
set_location this_vga_signals.N_716_i 22 21 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIU9761[5] 14 13 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNIPKB1[7] 14 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr_RNI5QL61[4] 14 13 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_fast_esr[8] 13 13 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[7] 14 13 0 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[6] 14 12 3 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[5] 14 12 2 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_fast_esr[4] 14 12 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr_RNO[9] 13 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIV6084[7] 16 16 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIR1G77[9] 14 18 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNINGI76[7] 4 11 7 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[8] 12 13 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIIDLD1[7] 12 15 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIHT721[5] 16 15 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNICSHP[7] 12 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIBTPQ2[5] 16 16 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNIBCAC[6] 12 16 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI67JU6[9] 15 18 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI65531[7] 16 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI5JIE1[7] 12 16 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI5JIE1_0[7] 5 29 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr_RNI1FF84[6] 12 13 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_esr[9] 13 13 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[8] 12 15 4 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[7] 12 15 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[6] 15 13 1 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[5] 15 13 3 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_esr[4] 14 12 0 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_RNO[3] 13 12 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[2] 13 12 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[1] 13 12 1 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNO[0] 13 12 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIVJPKIE[3] 14 16 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIRT8S[0] 13 17 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNIK8V32[2] 13 17 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI7QQL1[1] 12 13 0 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI6FOR21[3] 14 16 5 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_RNI2J0JQ31[3] 14 16 3 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_8_rep1_esr_RNIE4021 14 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_8_rep1_esr 13 13 3 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_7_rep1_esr_RNIG08B1 14 13 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_7_rep1_esr 14 13 7 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_6_rep1_esr_RNID73S 15 14 6 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_6_rep1_esr 15 13 7 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIJVJM 15 13 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIFA121_2 12 14 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIFA121_1 12 14 4 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIFA121_0 16 14 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr_RNIFA121 15 13 2 #SB_LUT4
set_location this_vga_signals.M_vcounter_q_4_rep1_esr 15 13 5 #SB_DFFESR
set_location this_vga_signals.M_vcounter_q[3] 13 12 3 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[2] 13 12 2 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[1] 13 12 1 #SB_DFFSR
set_location this_vga_signals.M_vcounter_q[0] 13 12 0 #SB_DFFSR
set_location this_vga_signals.M_this_state_q_tr30_0_0_a2_0_a2 19 20 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_0_0_o2[13] 20 19 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_0_0_i[4] 17 22 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_0_0_i[13] 20 19 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_i_0_0_a4[4] 17 22 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_o2_2[0] 20 22 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_a4_4[0] 19 21 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_a4_2[0] 19 21 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_a2_1_3[0] 20 24 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_a2_1[0] 20 24 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_a2_0[0] 20 20 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i_1[0] 19 21 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_i[0] 23 19 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_o2[1] 20 20 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[7] 23 19 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[6] 18 20 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[5] 18 20 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[3] 20 23 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[2] 20 23 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[12] 22 17 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[10] 20 19 5 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_i[1] 20 21 3 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4[3] 19 21 4 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_N_5L8 20 21 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_N_4L6 24 21 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_N_3L4 23 20 6 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_1[5] 18 24 1 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0[1] 20 21 2 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_0[6] 17 24 0 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a4_0_0[2] 20 21 7 #SB_LUT4
set_location this_vga_signals.M_this_state_q_ns_0_i_0_0_a2[1] 17 24 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_en_iv_i_0[0] 21 18 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_i_i_o2[0] 20 23 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_i_i_i[3] 20 24 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_i_i_i[2] 20 24 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_i_i_i[1] 20 24 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_ram_write_data_i_i_i[0] 21 25 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_o2_0[6] 19 24 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_o2_0[5] 18 21 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_o2_0[4] 17 21 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_o2_0[3] 18 23 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_o2_0[1] 18 23 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_o2[0] 16 24 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[9] 19 23 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[8] 16 23 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[7] 16 23 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[2] 17 23 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[13] 19 23 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[12] 20 22 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[11] 18 24 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[10] 19 25 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[9] 19 20 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[8] 18 23 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[7] 16 23 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[6] 19 24 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[5] 17 22 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[4] 17 21 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[3] 17 22 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[2] 17 23 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[13] 18 23 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[12] 20 22 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[11] 18 24 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[10] 19 25 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[1] 18 24 7 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0_0[0] 18 22 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a4_0[0] 18 21 3 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a2[7] 18 25 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a2_0[7] 18 20 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a2_0[0] 18 22 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_a2[0] 20 23 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_496 18 22 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_492 17 22 1 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_488_tz 17 24 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_484 17 22 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_480 17 21 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_476 18 21 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_472 19 24 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_468_tz 16 23 4 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_464_tz 16 22 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_460_tz 19 24 6 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_456_tz 18 25 0 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_452_tz 19 24 5 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_448_tz 20 22 2 #SB_LUT4
set_location this_vga_signals.M_this_sprites_address_q_0_0_i_444_tz 20 22 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_en_1_sqmuxa_i_0_o4 20 20 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_sqmuxa_0_a2_1_a2 23 12 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a4[9] 24 6 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a4[8] 23 5 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a4[19] 24 11 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a4[17] 22 7 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a4[16] 21 7 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a4[11] 23 9 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[7] 23 5 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[6] 22 5 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[5] 24 6 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[4] 23 5 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[31] 24 7 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[30] 24 7 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[3] 23 7 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[29] 24 7 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[28] 24 8 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[27] 26 9 2 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[26] 24 11 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[25] 22 7 5 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[24] 22 9 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[23] 22 7 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[22] 24 7 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[21] 24 8 7 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[20] 24 7 1 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[2] 22 5 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[18] 24 7 0 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[15] 24 5 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[14] 26 5 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[13] 24 5 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[12] 24 6 3 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[10] 23 7 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[1] 22 5 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_ram_write_data_0_a3_0_a4[0] 23 5 6 #SB_LUT4
set_location this_vga_signals.M_this_oam_address_q_0_i_o3_0_a4[5] 20 17 4 #SB_LUT4
set_location this_vga_signals.M_this_oam_address_q_0_i_o3_0_a2[5] 20 20 2 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[7] 13 28 6 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[6] 14 29 7 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[5] 12 27 7 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[4] 9 28 4 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[3] 16 27 1 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[2] 15 27 7 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[1] 12 27 3 #SB_LUT4
set_location this_vga_signals.M_this_map_ram_write_data_0_a2_0_a4[0] 13 28 5 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_0_i_a4[9] 19 27 5 #SB_LUT4
set_location this_vga_signals.M_this_map_address_q_0_i_a2[9] 19 21 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_qlde_i_0_m2 22 19 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_qlde_i_0_i 22 19 3 #SB_LUT4
set_location this_vga_signals.M_this_external_address_qlde_i_0_a2_0 20 20 0 #SB_LUT4
set_location this_vga_signals.M_this_external_address_qlde_i_0_a2 22 20 4 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_i[14] 23 20 1 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_i_0_0[15] 23 20 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_0_a4_0_0[12] 23 20 2 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_0_a2[12] 23 22 5 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_0[13] 24 20 7 #SB_LUT4
set_location this_vga_signals.M_this_external_address_q_3_0_0[12] 23 20 3 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_o2_1 22 19 4 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_o2_0 21 19 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_o2 21 19 4 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_i 22 20 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_a4_0 21 19 6 #SB_LUT4
set_location this_vga_signals.M_this_data_count_qlde_i_1 21 19 7 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_i_i_a2[10] 21 20 4 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_i_i[10] 21 20 2 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0_a3_0_a4_0[2] 21 20 1 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0_0_a4_0_1[13] 21 20 5 #SB_LUT4
set_location this_vga_signals.M_this_data_count_q_3_0_0[13] 21 20 6 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNO 14 17 0 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_RNIAOTU3 13 18 0 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2_RNO 13 17 3 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2_RNIH7PG8 12 17 6 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_2 13 17 3 #SB_DFF
set_location this_vga_signals.M_pcounter_q_ret_1_RNO 14 17 7 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1_RNIEKLV2 13 17 1 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_ret_1 14 17 7 #SB_DFF
set_location this_vga_signals.M_pcounter_q_ret 14 17 0 #SB_DFF
set_location this_vga_signals.M_pcounter_q_0_e_RNITGFO3[0] 13 17 2 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_0_e_RNIQLNN4[1] 13 18 1 #SB_LUT4
set_location this_vga_signals.M_pcounter_q_0_e[1] 13 18 2 #SB_DFFE
set_location this_vga_signals.M_pcounter_q_0_e[0] 13 18 3 #SB_DFFE
set_location this_vga_signals.M_lcounter_q_e_0_RNO[1] 15 12 4 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_e_0_RNISGJ64[1] 14 17 2 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_e_0[1] 15 12 4 #SB_DFFE
set_location this_vga_signals.M_lcounter_q_RNO[0] 14 17 3 #SB_LUT4
set_location this_vga_signals.M_lcounter_q_RNIPGBM[0] 14 17 4 #SB_LUT4
set_location this_vga_signals.M_lcounter_q[0] 14 17 3 #SB_DFF
set_location this_vga_signals.M_hcounter_q_esr_RNO[9] 15 21 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNO_0[9] 14 20 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIU8TO[9] 11 21 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIS7VH6[9] 12 19 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIS3ODH5[9] 13 19 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIR18F4[9] 14 21 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNILLQLK[9] 12 19 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIITNT4[9] 12 19 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIGR3I[9] 15 17 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIDAFV71[9] 13 19 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNIC8KO2[9] 14 18 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI88JG2[9] 10 17 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3SF72[9] 12 19 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021[9] 14 20 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI3L021_0[9] 14 21 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI15V0FA[9] 13 19 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr_RNI13H13[9] 14 18 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_esr[9] 15 21 0 #SB_DFFESR
set_location this_vga_signals.M_hcounter_q_RNO[8] 15 20 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[7] 15 20 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[6] 15 20 5 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[5] 15 20 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[4] 15 20 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[3] 15 20 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[2] 15 20 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[1] 16 19 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNO[0] 16 19 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIL6NV1[7] 14 21 7 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIIADJ4E2[7] 13 15 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIF4AR[7] 14 20 4 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIEVMV1[6] 14 21 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNIBP6I[7] 11 19 6 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI62D41[1] 14 22 0 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI58GD1[0] 14 18 3 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI4I6I[2] 15 19 1 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI3SF72[7] 16 13 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q_RNI2UC41[0] 14 21 2 #SB_LUT4
set_location this_vga_signals.M_hcounter_q[8] 15 20 7 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[7] 15 20 6 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[6] 15 20 5 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[5] 15 20 4 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[4] 15 20 3 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[3] 15 20 2 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[2] 15 20 1 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[1] 16 19 0 #SB_DFFSR
set_location this_vga_signals.M_hcounter_q[0] 16 19 1 #SB_DFFSR
set_location this_vga_signals.G_394 12 18 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_q_ret_RNO 12 19 0 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_q_ret 12 19 0 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[5] 12 17 4 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[4] 12 17 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[3] 12 16 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[2] 11 17 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[1] 11 17 7 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNO[0] 13 17 7 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIS3FH[5] 11 19 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIR2FH[4] 9 19 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIQ1FH[3] 10 19 3 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIP0FH[2] 7 17 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNIOVEH[1] 7 18 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg_RNINUEH[0] 11 17 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[5] 12 17 4 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[4] 12 17 3 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[3] 12 16 1 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[2] 11 17 3 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[1] 11 17 7 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_dreg[0] 13 17 7 #SB_DFF
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m6 11 17 6 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m22 12 17 7 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m2 12 17 5 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m19 12 17 2 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m16 12 17 1 #SB_LUT4
set_location this_vga_ramdac.M_this_rgb_d_3_0_5_0_.m10 11 17 2 #SB_LUT4
set_location this_start_data_delay.M_last_q_RNO 19 20 7 #SB_LUT4
set_location this_start_data_delay.M_last_q 19 20 7 #SB_DFF
set_location this_sprites_ram.mem_radreg_RNIIJNR3[11] 18 19 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIIJNR3_0[11] 18 18 0 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIAJNR3[11] 19 19 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNIAJNR3_0[11] 18 18 5 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI5MK12[12] 18 19 3 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI5MK12_0[12] 17 19 5 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI1MK12[12] 19 19 2 #SB_LUT4
set_location this_sprites_ram.mem_radreg_RNI1MK12_0[12] 18 18 4 #SB_LUT4
set_location this_sprites_ram.mem_radreg[13] 17 19 3 #SB_DFF
set_location this_sprites_ram.mem_radreg[12] 19 19 4 #SB_DFF
set_location this_sprites_ram.mem_radreg[11] 17 19 1 #SB_DFF
set_location this_sprites_ram.mem_mem_7_1 25 17 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_7_0_wclke_3 24 18 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_7_0 25 19 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_1 25 21 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_6_0_wclke_3 24 20 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_6_0 25 23 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_1 25 25 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_5_0_wclke_3 23 25 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_5_0 25 27 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_1 25 31 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_4_0_wclke_3 24 25 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_4_0 25 29 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P_0 18 19 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_1_RNIRI8P 17 19 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_1 8 25 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_3_0_wclke_3 15 25 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P_0 19 19 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0_RNIPI8P 15 19 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_3_0 8 23 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P_0 19 20 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_1_RNIPE6P 17 18 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_1 8 21 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_2_0_wclke_3 16 21 0 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0_RNINE6P_0 19 19 5 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0_RNINE6P 17 19 0 #SB_LUT4
set_location this_sprites_ram.mem_mem_2_0 8 19 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_1_RNINA4P_0 18 19 6 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_1_RNINA4P 18 19 0 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_1 25 15 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_1_0_wclke_3 24 17 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0_RNILA4P_0 19 19 6 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0_RNILA4P 21 18 7 #SB_LUT4
set_location this_sprites_ram.mem_mem_1_0 25 13 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_1_RNIL62P_0 18 19 2 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_1_RNIL62P 17 19 4 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_1 25 11 0 #SB_RAM40_4K
set_location this_sprites_ram.mem_mem_0_0_wclke_3 24 17 3 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P_0 19 19 1 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0_RNIJ62P 18 17 1 #SB_LUT4
set_location this_sprites_ram.mem_mem_0_0 25 9 0 #SB_RAM40_4K
set_location this_reset_cond.M_stage_q_RNO[9] 17 17 2 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[8] 17 17 3 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[7] 17 18 4 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[6] 17 18 0 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[5] 17 18 5 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[4] 17 18 3 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[3] 17 14 1 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[2] 17 12 3 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[1] 17 12 4 #SB_LUT4
set_location this_reset_cond.M_stage_q_RNO[0] 17 9 6 #SB_LUT4
set_location this_reset_cond.M_stage_q[9] 17 17 2 #SB_DFF
set_location this_reset_cond.M_stage_q[8] 17 17 3 #SB_DFF
set_location this_reset_cond.M_stage_q[7] 17 18 4 #SB_DFF
set_location this_reset_cond.M_stage_q[6] 17 18 0 #SB_DFF
set_location this_reset_cond.M_stage_q[5] 17 18 5 #SB_DFF
set_location this_reset_cond.M_stage_q[4] 17 18 3 #SB_DFF
set_location this_reset_cond.M_stage_q[3] 17 14 1 #SB_DFF
set_location this_reset_cond.M_stage_q[2] 17 12 3 #SB_DFF
set_location this_reset_cond.M_stage_q[1] 17 12 4 #SB_DFF
set_location this_reset_cond.M_stage_q[0] 17 9 6 #SB_DFF
set_location this_ppu.vram_en_i_a2_0 18 17 3 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_1_c_RNIBU6O 18 11 2 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_1_c 18 11 1 #SB_CARRY
set_location this_ppu.un2_vscroll_cry_0_c_inv 18 11 0 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_0_c_RNI9R5O 18 11 1 #SB_LUT4
set_location this_ppu.un2_vscroll_cry_0_c 18 11 0 #SB_CARRY
set_location this_ppu.un2_hscroll_cry_1_c_RNIEH5J 24 11 2 #SB_LUT4
set_location this_ppu.un2_hscroll_cry_1_c 24 11 1 #SB_CARRY
set_location this_ppu.un2_hscroll_cry_0_c_inv 24 11 0 #SB_LUT4
set_location this_ppu.un2_hscroll_cry_0_c_RNICE4J 24 11 1 #SB_LUT4
set_location this_ppu.un2_hscroll_cry_0_c 24 11 0 #SB_CARRY
set_location this_ppu.un1_oam_data_axbxc4 22 7 4 #SB_LUT4
set_location this_ppu.un1_oam_data_axbxc3 22 7 2 #SB_LUT4
set_location this_ppu.un1_oam_data_axbxc2 24 6 4 #SB_LUT4
set_location this_ppu.un1_oam_data_axbxc1 22 7 7 #SB_LUT4
set_location this_ppu.un1_oam_data_ac0_1 22 7 1 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc4 24 5 5 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc3 24 5 7 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc2 24 5 0 #SB_LUT4
set_location this_ppu.un1_oam_data_1_axbxc1 20 5 1 #SB_LUT4
set_location this_ppu.un1_oam_data_1_ac0_1 24 5 6 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_cry_7_c 20 6 7 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_6_c 20 6 6 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_5_c 20 6 5 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_4_c 20 6 4 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_3_c 20 6 3 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_2_c 20 6 2 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_1_c 20 6 1 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_cry_0_c 20 6 0 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_7_c_inv 21 6 7 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_7_c 21 6 7 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_6_c_inv 21 6 6 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_6_c 21 6 6 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_5_c_inv 21 6 5 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_5_c 21 6 5 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_4_c_inv 21 6 4 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_4_c 21 6 4 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_3_c_inv 21 6 3 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_3_c 21 6 3 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_2_c_inv 21 6 2 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_2_c 21 6 2 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_1_c_inv 21 6 1 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_1_c 21 6 1 #SB_CARRY
set_location this_ppu.un1_M_vaddress_q_3_cry_0_c_inv 21 6 0 #SB_LUT4
set_location this_ppu.un1_M_vaddress_q_3_cry_0_c 21 6 0 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_7_c 19 5 7 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_6_c 19 5 6 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_5_c 19 5 5 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_4_c 19 5 4 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_3_c 19 5 3 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_2_c 19 5 2 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_1_c 19 5 1 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_cry_0_c 19 5 0 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_7_c_inv 19 7 7 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_7_c_RNIF7IO 20 7 0 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_7_c 19 7 7 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_6_c_inv 19 7 6 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_6_c 19 7 6 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_5_c_inv 19 7 5 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_5_c 19 7 5 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_4_c_inv 19 7 4 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_4_c 19 7 4 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_3_c_inv 19 7 3 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_3_c 19 7 3 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_2_c_inv 19 7 2 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_2_c 19 7 2 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_1_c_inv 19 7 1 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_1_c 19 7 1 #SB_CARRY
set_location this_ppu.un1_M_haddress_q_2_cry_0_c_inv 19 7 0 #SB_LUT4
set_location this_ppu.un1_M_haddress_q_2_cry_0_c 19 7 0 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_6_s1_c 16 17 6 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_5_s1_c 16 17 5 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_4_s1_c 16 17 4 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_3_s1_c 16 17 3 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_2_s1_c 16 17 2 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_1_s1_c 16 17 1 #SB_CARRY
set_location this_ppu.un1_M_count_q_1_cry_0_s1_c 16 17 0 #SB_CARRY
set_location this_ppu.line_clk.M_last_q_RNIQRTEB 19 16 3 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIO1JM4 16 16 3 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNIN5VV4 16 16 7 #SB_LUT4
set_location this_ppu.line_clk.M_last_q_RNI3BB75 18 16 6 #SB_LUT4
set_location this_ppu.line_clk.M_last_q 16 16 2 #SB_DFF
set_location this_ppu.M_vaddress_q_RNO[7] 18 16 3 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[6] 18 15 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[5] 18 16 1 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[4] 19 14 6 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[3] 18 16 5 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[2] 18 15 5 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[1] 17 16 2 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNO[0] 17 16 5 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIO1A21[0] 20 15 3 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNINGCA[0] 20 14 1 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIEH4G1[2] 17 11 7 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIC69A5[1] 16 16 4 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNIBD3G1[1] 17 13 1 #SB_LUT4
set_location this_ppu.M_vaddress_q_RNI3FOP5[4] 18 16 0 #SB_LUT4
set_location this_ppu.M_vaddress_q[7] 18 16 3 #SB_DFFSR
set_location this_ppu.M_vaddress_q[6] 18 15 6 #SB_DFFSR
set_location this_ppu.M_vaddress_q[5] 18 16 1 #SB_DFFSR
set_location this_ppu.M_vaddress_q[4] 19 14 6 #SB_DFFSR
set_location this_ppu.M_vaddress_q[3] 18 16 5 #SB_DFFSR
set_location this_ppu.M_vaddress_q[2] 18 15 5 #SB_DFFSR
set_location this_ppu.M_vaddress_q[1] 17 16 2 #SB_DFFSR
set_location this_ppu.M_vaddress_q[0] 17 16 5 #SB_DFFSR
set_location this_ppu.M_state_q_RNO[5] 19 13 6 #SB_LUT4
set_location this_ppu.M_state_q_RNO[4] 18 14 1 #SB_LUT4
set_location this_ppu.M_state_q_RNO[3] 19 12 5 #SB_LUT4
set_location this_ppu.M_state_q_RNO[2] 17 15 7 #SB_LUT4
set_location this_ppu.M_state_q_RNO[1] 17 14 4 #SB_LUT4
set_location this_ppu.M_state_q_RNO_0[1] 17 14 3 #SB_LUT4
set_location this_ppu.M_state_q_RNO[0] 14 17 5 #SB_LUT4
set_location this_ppu.M_state_q_RNIUTM1G[3] 18 17 4 #SB_LUT4
set_location this_ppu.M_state_q_RNIQKAOF[3] 18 14 0 #SB_LUT4
set_location this_ppu.M_state_q_RNINAB95[1] 16 16 0 #SB_LUT4
set_location this_ppu.M_state_q_RNIN6OG6[0] 17 17 6 #SB_LUT4
set_location this_ppu.M_state_q_RNIKRC91[1] 17 17 5 #SB_LUT4
set_location this_ppu.M_state_q_RNI6GOI[3] 19 13 1 #SB_LUT4
set_location this_ppu.M_state_q_RNI1VTU[4] 13 21 5 #SB_LUT4
set_location this_ppu.M_state_q_RNI1VTU_2[4] 17 19 1 #SB_LUT4
set_location this_ppu.M_state_q_RNI1VTU_1[4] 19 19 4 #SB_LUT4
set_location this_ppu.M_state_q_RNI1VTU_0[4] 17 19 3 #SB_LUT4
set_location this_ppu.M_state_q_RNI0VTU[4] 17 19 6 #SB_LUT4
set_location this_ppu.M_state_q_RNI0VTU_2[4] 24 15 6 #SB_LUT4
set_location this_ppu.M_state_q_RNI0VTU_1[4] 19 19 0 #SB_LUT4
set_location this_ppu.M_state_q_RNI0VTU_0[4] 17 11 0 #SB_LUT4
set_location this_ppu.M_state_q[5] 19 13 6 #SB_DFF
set_location this_ppu.M_state_q[4] 18 14 1 #SB_DFF
set_location this_ppu.M_state_q[3] 19 12 5 #SB_DFF
set_location this_ppu.M_state_q[2] 17 15 7 #SB_DFF
set_location this_ppu.M_state_q[1] 17 14 4 #SB_DFF
set_location this_ppu.M_state_q[0] 14 17 5 #SB_DFF
set_location this_ppu.M_haddress_q_RNO[7] 19 17 2 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[6] 19 17 4 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[5] 19 17 3 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[4] 19 17 0 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[3] 19 17 1 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[2] 19 15 3 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[1] 19 17 7 #SB_LUT4
set_location this_ppu.M_haddress_q_RNO[0] 18 13 2 #SB_LUT4
set_location this_ppu.M_haddress_q_RNIRG7O[0] 24 13 5 #SB_LUT4
set_location this_ppu.M_haddress_q_RNINDU1G[1] 18 17 5 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI88B5[0] 24 12 2 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI4T92G[4] 18 17 6 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI3S161[2] 24 13 0 #SB_LUT4
set_location this_ppu.M_haddress_q_RNI0O061[1] 24 12 1 #SB_LUT4
set_location this_ppu.M_haddress_q[7] 19 17 2 #SB_DFFSR
set_location this_ppu.M_haddress_q[6] 19 17 4 #SB_DFFSR
set_location this_ppu.M_haddress_q[5] 19 17 3 #SB_DFFSR
set_location this_ppu.M_haddress_q[4] 19 17 0 #SB_DFFSR
set_location this_ppu.M_haddress_q[3] 19 17 1 #SB_DFFSR
set_location this_ppu.M_haddress_q[2] 19 15 3 #SB_DFFSR
set_location this_ppu.M_haddress_q[1] 19 17 7 #SB_DFFSR
set_location this_ppu.M_haddress_q[0] 18 13 2 #SB_DFFSR
set_location this_ppu.M_count_q_RNO[7] 15 17 0 #SB_LUT4
set_location this_ppu.M_count_q_RNO[6] 16 16 1 #SB_LUT4
set_location this_ppu.M_count_q_RNO[5] 17 17 0 #SB_LUT4
set_location this_ppu.M_count_q_RNO[4] 16 18 4 #SB_LUT4
set_location this_ppu.M_count_q_RNO[3] 17 17 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO[2] 16 18 0 #SB_LUT4
set_location this_ppu.M_count_q_RNO[1] 16 18 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO_0[7] 16 17 7 #SB_LUT4
set_location this_ppu.M_count_q_RNO[0] 17 17 1 #SB_LUT4
set_location this_ppu.M_count_q_RNIEF0G[7] 17 15 6 #SB_LUT4
set_location this_ppu.M_count_q_RNI670G[1] 15 18 4 #SB_LUT4
set_location this_ppu.M_count_q[7] 15 17 0 #SB_DFFSR
set_location this_ppu.M_count_q[6] 16 16 1 #SB_DFF
set_location this_ppu.M_count_q[5] 17 17 0 #SB_DFF
set_location this_ppu.M_count_q[4] 16 18 4 #SB_DFF
set_location this_ppu.M_count_q[3] 17 17 7 #SB_DFF
set_location this_ppu.M_count_q[2] 16 18 0 #SB_DFF
set_location this_ppu.M_count_q[1] 16 18 7 #SB_DFF
set_location this_ppu.M_count_q[0] 17 17 1 #SB_DFF
set_location this_pixel_clk.M_counter_q_RNO[1] 12 18 0 #SB_LUT4
set_location this_pixel_clk.M_counter_q_RNO[0] 11 18 0 #SB_LUT4
set_location this_pixel_clk.M_counter_q[1] 12 18 0 #SB_DFF
set_location this_pixel_clk.M_counter_q[0] 11 18 0 #SB_DFFSR
set_location this_oam_ram.mem_mem_0_1_RNITG75_0 21 7 4 #SB_LUT4
set_location this_oam_ram.mem_mem_0_1_RNITG75 18 11 5 #SB_LUT4
set_location this_oam_ram.mem_mem_0_1 25 7 0 #SB_RAM40_4K
set_location this_oam_ram.mem_mem_0_0_RNISG75_0 20 7 6 #SB_LUT4
set_location this_oam_ram.mem_mem_0_0_RNISG75 24 6 6 #SB_LUT4
set_location this_oam_ram.mem_mem_0_0 25 5 0 #SB_RAM40_4K
set_location this_map_ram.mem_mem_0_1 8 29 0 #SB_RAM40_4K
set_location this_map_ram.mem_mem_0_0 8 27 0 #SB_RAM40_4K
set_location this_delay_clk.M_pipe_q[4] 19 20 4 #SB_DFF
set_location this_delay_clk.M_pipe_q[3] 16 20 3 #SB_DFF
set_location this_delay_clk.M_pipe_q[2] 16 20 7 #SB_DFF
set_location this_delay_clk.M_pipe_q[1] 12 20 1 #SB_DFF
set_location this_delay_clk.M_pipe_q[0] 12 20 7 #SB_DFF
set_location M_this_substate_q_RNO_0 16 21 1 #SB_LUT4
set_location M_this_substate_q_RNO 17 20 4 #SB_LUT4
set_location M_this_substate_q 17 20 4 #SB_DFFSR
set_location M_this_state_q_fast_RNO[9] 19 18 4 #SB_LUT4
set_location M_this_state_q_fast[9] 19 18 4 #SB_DFFSR
set_location M_this_state_q_RNO[9] 18 20 0 #SB_LUT4
set_location M_this_state_q_RNO[8] 20 23 5 #SB_LUT4
set_location M_this_state_q_RNO[11] 20 19 4 #SB_LUT4
set_location M_this_state_q_RNITB0L[3] 20 21 6 #SB_LUT4
set_location M_this_state_q_RNIITVO4[7] 20 17 2 #SB_LUT4
set_location M_this_state_q_RNIITVO4_0[7] 18 19 1 #SB_LUT4
set_location M_this_state_q_RNIG5R81[10] 20 18 6 #SB_LUT4
set_location M_this_state_q_RNI244K2[6] 20 17 1 #SB_LUT4
set_location M_this_state_q_RNI0A0E[6] 20 15 4 #SB_LUT4
set_location M_this_state_q[9] 18 20 0 #SB_DFFSR
set_location M_this_state_q[8] 20 23 5 #SB_DFFSR
set_location M_this_state_q[7] 23 19 2 #SB_DFFSR
set_location M_this_state_q[6] 18 20 5 #SB_DFFSR
set_location M_this_state_q[5] 18 20 4 #SB_DFFSR
set_location M_this_state_q[4] 17 22 5 #SB_DFFSR
set_location M_this_state_q[3] 20 23 4 #SB_DFFSR
set_location M_this_state_q[2] 20 23 7 #SB_DFFSR
set_location M_this_state_q[13] 20 19 2 #SB_DFFSR
set_location M_this_state_q[12] 22 17 7 #SB_DFFSR
set_location M_this_state_q[11] 20 19 4 #SB_DFFSR
set_location M_this_state_q[10] 20 19 5 #SB_DFFSR
set_location M_this_state_q[1] 20 21 3 #SB_DFFSR
set_location M_this_state_q[0] 23 19 6 #SB_DFFSS
set_location M_this_sprites_address_q_RNO[9] 19 24 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO[8] 16 23 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO[7] 16 23 3 #SB_LUT4
set_location M_this_sprites_address_q_RNO[6] 19 24 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO[5] 17 21 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO[4] 17 21 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO[3] 17 23 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO[2] 17 23 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO[13] 18 23 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO[12] 20 22 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO[11] 18 25 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO[10] 18 25 1 #SB_LUT4
set_location M_this_sprites_address_q_RNO[1] 18 22 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[9] 20 23 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[8] 16 23 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[7] 16 23 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[6] 19 24 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[5] 18 21 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[4] 17 21 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[3] 17 23 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[2] 17 23 2 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[13] 20 22 7 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[12] 20 22 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[11] 17 25 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[10] 17 25 0 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[1] 18 22 6 #SB_LUT4
set_location M_this_sprites_address_q_RNO_0[0] 18 21 4 #SB_LUT4
set_location M_this_sprites_address_q_RNO[0] 18 22 1 #SB_LUT4
set_location M_this_sprites_address_q_RNIRO0N6[0] 19 22 0 #SB_LUT4
set_location M_this_sprites_address_q[9] 19 24 7 #SB_DFFSR
set_location M_this_sprites_address_q[8] 16 23 6 #SB_DFFSR
set_location M_this_sprites_address_q[7] 16 23 3 #SB_DFFSR
set_location M_this_sprites_address_q[6] 19 24 1 #SB_DFFSR
set_location M_this_sprites_address_q[5] 17 21 6 #SB_DFFSR
set_location M_this_sprites_address_q[4] 17 21 1 #SB_DFFSR
set_location M_this_sprites_address_q[3] 17 23 7 #SB_DFFSR
set_location M_this_sprites_address_q[2] 17 23 1 #SB_DFFSR
set_location M_this_sprites_address_q[13] 18 23 0 #SB_DFFSR
set_location M_this_sprites_address_q[12] 20 22 1 #SB_DFFSR
set_location M_this_sprites_address_q[11] 18 25 7 #SB_DFFSR
set_location M_this_sprites_address_q[10] 18 25 1 #SB_DFFSR
set_location M_this_sprites_address_q[1] 18 22 7 #SB_DFFSR
set_location M_this_sprites_address_q[0] 18 22 1 #SB_DFFSR
set_location M_this_oam_address_q_RNO[7] 24 9 2 #SB_LUT4
set_location M_this_oam_address_q_RNO[6] 24 9 0 #SB_LUT4
set_location M_this_oam_address_q_RNO[5] 22 6 3 #SB_LUT4
set_location M_this_oam_address_q_RNO[4] 22 6 2 #SB_LUT4
set_location M_this_oam_address_q_RNO[3] 23 14 4 #SB_LUT4
set_location M_this_oam_address_q_RNO[2] 23 14 5 #SB_LUT4
set_location M_this_oam_address_q_RNO[1] 22 16 1 #SB_LUT4
set_location M_this_oam_address_q_RNO[0] 20 13 6 #SB_LUT4
set_location M_this_oam_address_q_RNIOKR51[5] 23 9 7 #SB_LUT4
set_location M_this_oam_address_q_RNIMU531[1] 23 16 4 #SB_LUT4
set_location M_this_oam_address_q_RNILNG41[3] 23 13 4 #SB_LUT4
set_location M_this_oam_address_q_RNI24IA1_1[1] 21 11 0 #SB_LUT4
set_location M_this_oam_address_q_RNI24IA1[1] 22 14 1 #SB_LUT4
set_location M_this_oam_address_q_RNI24IA1_0[1] 22 11 4 #SB_LUT4
set_location M_this_oam_address_q[7] 24 9 2 #SB_DFFSR
set_location M_this_oam_address_q[6] 24 9 0 #SB_DFFSR
set_location M_this_oam_address_q[5] 22 6 3 #SB_DFFSR
set_location M_this_oam_address_q[4] 22 6 2 #SB_DFFSR
set_location M_this_oam_address_q[3] 23 14 4 #SB_DFFSR
set_location M_this_oam_address_q[2] 23 14 5 #SB_DFFSR
set_location M_this_oam_address_q[1] 22 16 1 #SB_DFFSR
set_location M_this_oam_address_q[0] 20 13 6 #SB_DFFSR
set_location M_this_map_address_q_RNO[9] 10 28 1 #SB_LUT4
set_location M_this_map_address_q_RNO[8] 10 28 0 #SB_LUT4
set_location M_this_map_address_q_RNO[7] 10 27 7 #SB_LUT4
set_location M_this_map_address_q_RNO[6] 10 27 6 #SB_LUT4
set_location M_this_map_address_q_RNO[5] 10 27 5 #SB_LUT4
set_location M_this_map_address_q_RNO[4] 10 27 4 #SB_LUT4
set_location M_this_map_address_q_RNO[3] 10 27 3 #SB_LUT4
set_location M_this_map_address_q_RNO[2] 10 27 2 #SB_LUT4
set_location M_this_map_address_q_RNO[1] 10 27 1 #SB_LUT4
set_location M_this_map_address_q_RNO[0] 10 27 0 #SB_LUT4
set_location M_this_map_address_q[9] 10 28 1 #SB_DFFSR
set_location M_this_map_address_q[8] 10 28 0 #SB_DFFSR
set_location M_this_map_address_q[7] 10 27 7 #SB_DFFSR
set_location M_this_map_address_q[6] 10 27 6 #SB_DFFSR
set_location M_this_map_address_q[5] 10 27 5 #SB_DFFSR
set_location M_this_map_address_q[4] 10 27 4 #SB_DFFSR
set_location M_this_map_address_q[3] 10 27 3 #SB_DFFSR
set_location M_this_map_address_q[2] 10 27 2 #SB_DFFSR
set_location M_this_map_address_q[1] 10 27 1 #SB_DFFSR
set_location M_this_map_address_q[0] 10 27 0 #SB_DFFSR
set_location M_this_external_address_q_cry_c[9] 26 22 1 #SB_CARRY
set_location M_this_external_address_q_cry_c[8] 26 22 0 #SB_CARRY
set_location M_this_external_address_q_cry_c[7] 26 21 7 #SB_CARRY
set_location M_this_external_address_q_cry_c[6] 26 21 6 #SB_CARRY
set_location M_this_external_address_q_cry_c[5] 26 21 5 #SB_CARRY
set_location M_this_external_address_q_cry_c[4] 26 21 4 #SB_CARRY
set_location M_this_external_address_q_cry_c[3] 26 21 3 #SB_CARRY
set_location M_this_external_address_q_cry_c[2] 26 21 2 #SB_CARRY
set_location M_this_external_address_q_cry_c[14] 26 22 6 #SB_CARRY
set_location M_this_external_address_q_cry_c[13] 26 22 5 #SB_CARRY
set_location M_this_external_address_q_cry_c[12] 26 22 4 #SB_CARRY
set_location M_this_external_address_q_cry_c[11] 26 22 3 #SB_CARRY
set_location M_this_external_address_q_cry_c[10] 26 22 2 #SB_CARRY
set_location M_this_external_address_q_cry_c[1] 26 21 1 #SB_CARRY
set_location M_this_external_address_q_cry_c[0] 26 21 0 #SB_CARRY
set_location M_this_external_address_q_RNO[9] 24 19 3 #SB_LUT4
set_location M_this_external_address_q_RNO[8] 23 22 4 #SB_LUT4
set_location M_this_external_address_q_RNO[7] 26 21 7 #SB_LUT4
set_location M_this_external_address_q_RNO[6] 26 21 6 #SB_LUT4
set_location M_this_external_address_q_RNO[5] 26 21 5 #SB_LUT4
set_location M_this_external_address_q_RNO[4] 26 21 4 #SB_LUT4
set_location M_this_external_address_q_RNO[3] 26 21 3 #SB_LUT4
set_location M_this_external_address_q_RNO[2] 26 21 2 #SB_LUT4
set_location M_this_external_address_q_RNO[15] 24 19 6 #SB_LUT4
set_location M_this_external_address_q_RNO[14] 26 20 7 #SB_LUT4
set_location M_this_external_address_q_RNO[13] 26 20 5 #SB_LUT4
set_location M_this_external_address_q_RNO[12] 23 22 7 #SB_LUT4
set_location M_this_external_address_q_RNO[11] 23 22 6 #SB_LUT4
set_location M_this_external_address_q_RNO[10] 24 22 3 #SB_LUT4
set_location M_this_external_address_q_RNO[1] 26 21 1 #SB_LUT4
set_location M_this_external_address_q_RNO_0[9] 26 22 1 #SB_LUT4
set_location M_this_external_address_q_RNO_0[8] 26 22 0 #SB_LUT4
set_location M_this_external_address_q_RNO_0[15] 26 22 7 #SB_LUT4
set_location M_this_external_address_q_RNO_0[11] 26 22 3 #SB_LUT4
set_location M_this_external_address_q_RNO_0[10] 26 22 2 #SB_LUT4
set_location M_this_external_address_q_RNO[0] 26 21 0 #SB_LUT4
set_location M_this_external_address_q[9] 24 19 3 #SB_DFFE
set_location M_this_external_address_q[8] 23 22 4 #SB_DFFE
set_location M_this_external_address_q[7] 26 21 7 #SB_DFFE
set_location M_this_external_address_q[6] 26 21 6 #SB_DFFE
set_location M_this_external_address_q[5] 26 21 5 #SB_DFFE
set_location M_this_external_address_q[4] 26 21 4 #SB_DFFE
set_location M_this_external_address_q[3] 26 21 3 #SB_DFFE
set_location M_this_external_address_q[2] 26 21 2 #SB_DFFE
set_location M_this_external_address_q[15] 24 19 6 #SB_DFFE
set_location M_this_external_address_q[14] 26 20 7 #SB_DFFE
set_location M_this_external_address_q[13] 26 20 5 #SB_DFFE
set_location M_this_external_address_q[12] 23 22 7 #SB_DFFE
set_location M_this_external_address_q[11] 23 22 6 #SB_DFFE
set_location M_this_external_address_q[10] 24 22 3 #SB_DFFE
set_location M_this_external_address_q[1] 26 21 1 #SB_DFFE
set_location M_this_external_address_q[0] 26 21 0 #SB_DFFE
set_location M_this_data_tmp_q_esr[9] 24 10 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[8] 23 11 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[7] 21 10 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[6] 21 5 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[5] 19 9 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[4] 23 6 5 #SB_DFFESR
set_location M_this_data_tmp_q_esr[3] 21 10 2 #SB_DFFESR
set_location M_this_data_tmp_q_esr[23] 21 8 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[22] 22 8 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[21] 22 8 7 #SB_DFFESR
set_location M_this_data_tmp_q_esr[20] 24 8 5 #SB_DFFESR
set_location M_this_data_tmp_q_esr[2] 20 9 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[19] 24 14 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[18] 24 8 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[17] 21 8 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[16] 21 8 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[15] 26 7 0 #SB_DFFESR
set_location M_this_data_tmp_q_esr[14] 26 7 3 #SB_DFFESR
set_location M_this_data_tmp_q_esr[13] 26 7 5 #SB_DFFESR
set_location M_this_data_tmp_q_esr[12] 23 8 4 #SB_DFFESR
set_location M_this_data_tmp_q_esr[11] 23 10 6 #SB_DFFESR
set_location M_this_data_tmp_q_esr[10] 23 8 1 #SB_DFFESR
set_location M_this_data_tmp_q_esr[1] 21 5 5 #SB_DFFESR
set_location M_this_data_tmp_q_esr[0] 23 6 7 #SB_DFFESR
set_location M_this_data_count_q_cry_c[9] 21 23 1 #SB_CARRY
set_location M_this_data_count_q_cry_c[8] 21 23 0 #SB_CARRY
set_location M_this_data_count_q_cry_c[7] 21 22 7 #SB_CARRY
set_location M_this_data_count_q_cry_c[6] 21 22 6 #SB_CARRY
set_location M_this_data_count_q_cry_c[5] 21 22 5 #SB_CARRY
set_location M_this_data_count_q_cry_c[4] 21 22 4 #SB_CARRY
set_location M_this_data_count_q_cry_c[3] 21 22 3 #SB_CARRY
set_location M_this_data_count_q_cry_c[2] 21 22 2 #SB_CARRY
set_location M_this_data_count_q_cry_c[14] 21 23 6 #SB_CARRY
set_location M_this_data_count_q_cry_c[13] 21 23 5 #SB_CARRY
set_location M_this_data_count_q_cry_c[12] 21 23 4 #SB_CARRY
set_location M_this_data_count_q_cry_c[11] 21 23 3 #SB_CARRY
set_location M_this_data_count_q_cry_c[10] 21 23 2 #SB_CARRY
set_location M_this_data_count_q_cry_c[1] 21 22 1 #SB_CARRY
set_location M_this_data_count_q_cry_c[0] 21 22 0 #SB_CARRY
set_location M_this_data_count_q_RNO[9] 21 21 6 #SB_LUT4
set_location M_this_data_count_q_RNO[8] 21 21 5 #SB_LUT4
set_location M_this_data_count_q_RNO[7] 23 21 5 #SB_LUT4
set_location M_this_data_count_q_RNO[6] 22 22 4 #SB_LUT4
set_location M_this_data_count_q_RNO[5] 22 22 3 #SB_LUT4
set_location M_this_data_count_q_RNO[4] 22 22 2 #SB_LUT4
set_location M_this_data_count_q_RNO[3] 22 22 1 #SB_LUT4
set_location M_this_data_count_q_RNO[2] 21 20 0 #SB_LUT4
set_location M_this_data_count_q_RNO[15] 21 21 4 #SB_LUT4
set_location M_this_data_count_q_RNO[14] 21 21 3 #SB_LUT4
set_location M_this_data_count_q_RNO[13] 21 20 7 #SB_LUT4
set_location M_this_data_count_q_RNO[12] 21 21 2 #SB_LUT4
set_location M_this_data_count_q_RNO[11] 21 21 0 #SB_LUT4
set_location M_this_data_count_q_RNO[10] 21 20 3 #SB_LUT4
set_location M_this_data_count_q_RNO[1] 22 22 0 #SB_LUT4
set_location M_this_data_count_q_RNO_0[9] 21 23 1 #SB_LUT4
set_location M_this_data_count_q_RNO_0[8] 21 23 0 #SB_LUT4
set_location M_this_data_count_q_RNO_0[2] 21 22 2 #SB_LUT4
set_location M_this_data_count_q_RNO_0[15] 21 23 7 #SB_LUT4
set_location M_this_data_count_q_RNO_0[14] 21 23 6 #SB_LUT4
set_location M_this_data_count_q_RNO_0[12] 21 23 4 #SB_LUT4
set_location M_this_data_count_q_RNO_0[11] 21 23 3 #SB_LUT4
set_location M_this_data_count_q_RNO[0] 21 21 7 #SB_LUT4
set_location M_this_data_count_q_RNIQ9QL[0] 22 21 0 #SB_LUT4
set_location M_this_data_count_q_RNII1EE2[10] 22 21 1 #SB_LUT4
set_location M_this_data_count_q_RNIAQQL[4] 22 21 4 #SB_LUT4
set_location M_this_data_count_q_RNI8TRI[10] 22 21 3 #SB_LUT4
set_location M_this_data_count_q_RNI60TF[15] 22 20 3 #SB_LUT4
set_location M_this_data_count_q[9] 21 21 6 #SB_DFFE
set_location M_this_data_count_q[8] 21 21 5 #SB_DFFE
set_location M_this_data_count_q[7] 23 21 5 #SB_DFFE
set_location M_this_data_count_q[6] 22 22 4 #SB_DFFE
set_location M_this_data_count_q[5] 22 22 3 #SB_DFFE
set_location M_this_data_count_q[4] 22 22 2 #SB_DFFE
set_location M_this_data_count_q[3] 22 22 1 #SB_DFFE
set_location M_this_data_count_q[2] 21 20 0 #SB_DFFE
set_location M_this_data_count_q[15] 21 21 4 #SB_DFFE
set_location M_this_data_count_q[14] 21 21 3 #SB_DFFE
set_location M_this_data_count_q[13] 21 20 7 #SB_DFFE
set_location M_this_data_count_q[12] 21 21 2 #SB_DFFE
set_location M_this_data_count_q[11] 21 21 0 #SB_DFFE
set_location M_this_data_count_q[10] 21 20 3 #SB_DFFE
set_location M_this_data_count_q[1] 22 22 0 #SB_DFFE
set_location M_this_data_count_q[0] 21 21 7 #SB_DFFE
set_location GND -1 -1 -1 #GND
set_io vsync A3
set_io vblank A4
set_io rst_n P8
set_io rgb[5] D3
set_io rgb[4] C1
set_io rgb[3] E1
set_io rgb[2] G1
set_io rgb[1] J1
set_io rgb[0] M1
set_io port_rw F4
set_io port_nmib K3
set_io port_enb H1
set_io port_dmab N1
set_io port_data_rw D4
set_io port_data[7] H11
set_io port_data[6] G12
set_io port_data[5] F11
set_io port_data[4] D12
set_io port_data[3] C12
set_io port_data[2] D10
set_io port_data[1] D7
set_io port_data[0] C7
set_io port_clk H4
set_io port_address[9] A10
set_io port_address[8] A6
set_io port_address[7] J12
set_io port_address[6] G14
set_io port_address[5] E12
set_io port_address[4] D14
set_io port_address[3] B14
set_io port_address[2] C10
set_io port_address[15] H12
set_io port_address[14] F14
set_io port_address[13] E14
set_io port_address[12] C14
set_io port_address[11] A12
set_io port_address[10] C9
set_io port_address[1] A11
set_io port_address[0] A7
set_io led[7] N14
set_io led[6] M12
set_io led[5] L14
set_io led[4] L12
set_io led[3] K14
set_io led[2] K12
set_io led[1] K11
set_io led[0] J11
set_io hsync A1
set_io hblank A2
set_io debug[1] L6
set_io debug[0] P4
set_io clk P7
