{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1706842998985 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1706842998986 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb  1 19:03:18 2024 " "Processing started: Thu Feb  1 19:03:18 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1706842998986 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706842998986 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706842998986 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1706842999540 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1706842999540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssour/downloads/minialu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ssour/downloads/minialu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 miniALU " "Found entity 1: miniALU" {  } { { "../../../Downloads/miniALU.sv" "" { Text "C:/Users/ssour/Downloads/miniALU.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssour/downloads/sevensegdisplay.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ssour/downloads/sevensegdisplay.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisplay " "Found entity 1: sevenSegDisplay" {  } { { "../../../Downloads/sevenSegDisplay.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDisplay.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/ssour/downloads/sevensegdigit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/ssour/downloads/sevensegdigit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDigit " "Found entity 1: sevenSegDigit" {  } { { "../../../Downloads/sevenSegDigit.sv" "" { Text "C:/Users/ssour/Downloads/sevenSegDigit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_tb " "Found entity 1: clock_divider_tb" {  } { { "clock_divider_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.sv 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file buzzer_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer_tb " "Found entity 1: buzzer_tb" {  } { { "buzzer_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010682 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "alarmcontroller.sv(86) " "Verilog HDL information at alarmcontroller.sv(86): always construct contains both blocking and non-blocking assignments" {  } { { "alarmcontroller.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/alarmcontroller.sv" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1706843010684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcontroller.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmcontroller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarmcontroller " "Found entity 1: alarmcontroller" {  } { { "alarmcontroller.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/alarmcontroller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdisplay_alarm.sv 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdisplay_alarm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDisplay_alarm " "Found entity 1: sevenSegDisplay_alarm" {  } { { "sevenSegDisplay_alarm.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/sevenSegDisplay_alarm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmcontroller_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file alarmcontroller_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alarmcontroller_top " "Found entity 1: alarmcontroller_top" {  } { { "alarmcontroller_top.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/alarmcontroller_top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1706843010688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843010688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outClk alarmcontroller.sv(13) " "Verilog HDL Implicit Net warning at alarmcontroller.sv(13): created implicit net for \"outClk\"" {  } { { "alarmcontroller.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/alarmcontroller.sv" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706843010689 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "clock_divider_tb.sv(12) " "Verilog HDL Instantiation warning at clock_divider_tb.sv(12): instance has no name" {  } { { "clock_divider_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider_tb.sv" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1706843010689 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buzzer_tb " "Elaborating entity \"buzzer_tb\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1706843010733 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "buzzer_tb.sv(10) " "Verilog HDL warning at buzzer_tb.sv(10): ignoring unsupported system task" {  } { { "buzzer_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv" 10 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1706843010736 "|buzzer_tb"}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk buzzer_tb.sv(14) " "Verilog HDL warning at buzzer_tb.sv(14): assignments to clk create a combinational loop" {  } { { "buzzer_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv" 14 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1706843010736 "|buzzer_tb"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buzzer buzzer:UUT " "Elaborating entity \"buzzer\" for hierarchy \"buzzer:UUT\"" {  } { { "buzzer_tb.sv" "UUT" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706843010738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider buzzer:UUT\|clock_divider:clk2 " "Elaborating entity \"clock_divider\" for hierarchy \"buzzer:UUT\|clock_divider:clk2\"" {  } { { "buzzer.sv" "clk2" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706843010740 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 21 clock_divider.sv(17) " "Verilog HDL assignment warning at clock_divider.sv(17): truncated value with size 32 to match size of target (21)" {  } { { "clock_divider.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider.sv" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706843010741 "|clock_divider_tb|clock_divider:UUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 clock_divider.sv(32) " "Verilog HDL assignment warning at clock_divider.sv(32): truncated value with size 32 to match size of target (26)" {  } { { "clock_divider.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/clock_divider.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1706843010741 "|clock_divider_tb|clock_divider:UUT"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "buzzer_tb.sv" "clk" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv" 5 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1706843010756 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1706843010756 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1706843011216 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "b GND " "Pin \"b\" is stuck at GND" {  } { { "buzzer_tb.sv" "" { Text "C:/Users/ssour/Documents/DAV 2023/Lab2/buzzer_tb.sv" 3 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1706843011240 "|buzzer_tb|b"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1706843011240 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/ssour/Documents/DAV 2023/Lab2/output_files/lab2.map.smsg " "Generated suppressed messages file C:/Users/ssour/Documents/DAV 2023/Lab2/output_files/lab2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843011297 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1706843011487 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1706843011487 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "0 " "Implemented 0 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1706843011547 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1706843011547 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1706843011547 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1706843011582 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb  1 19:03:31 2024 " "Processing ended: Thu Feb  1 19:03:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1706843011582 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1706843011582 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1706843011582 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1706843011582 ""}
