ARM GAS  /tmp/cch9Zuee.s 			page 1


   1              		.cpu cortex-m7
   2              		.eabi_attribute 28, 1
   3              		.eabi_attribute 20, 1
   4              		.eabi_attribute 21, 1
   5              		.eabi_attribute 23, 3
   6              		.eabi_attribute 24, 1
   7              		.eabi_attribute 25, 1
   8              		.eabi_attribute 26, 1
   9              		.eabi_attribute 30, 1
  10              		.eabi_attribute 34, 1
  11              		.eabi_attribute 18, 4
  12              		.file	"main.c"
  13              		.text
  14              	.Ltext0:
  15              		.cfi_sections	.debug_frame
  16              		.section	.text.MX_GPIO_Init,"ax",%progbits
  17              		.align	1
  18              		.arch armv7e-m
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv5-d16
  24              	MX_GPIO_Init:
  25              	.LFB149:
  26              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * <h2><center>&copy; Copyright (c) 2020 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.</center></h2>
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software component is licensed by ST under Ultimate Liberty license
  13:Core/Src/main.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  14:Core/Src/main.c ****   * the License. You may obtain a copy of the License at:
  15:Core/Src/main.c ****   *                             www.st.com/SLA0044
  16:Core/Src/main.c ****   *
  17:Core/Src/main.c ****   ******************************************************************************
  18:Core/Src/main.c ****   */
  19:Core/Src/main.c **** /* USER CODE END Header */
  20:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  21:Core/Src/main.c **** #include "main.h"
  22:Core/Src/main.c **** #include "usb_device.h"
  23:Core/Src/main.c **** 
  24:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  25:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  26:Core/Src/main.c **** //#include <stdio.h>
  27:Core/Src/main.c **** //#include <string.h>
  28:Core/Src/main.c **** //#include "retarget.h"
  29:Core/Src/main.c **** //#include "crypto_hash_sha256.h"
  30:Core/Src/main.c **** 
  31:Core/Src/main.c **** /* USER CODE END Includes */
  32:Core/Src/main.c **** 
ARM GAS  /tmp/cch9Zuee.s 			page 2


  33:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* USER CODE END PTD */
  37:Core/Src/main.c **** 
  38:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/main.c **** /* USER CODE BEGIN PD */
  40:Core/Src/main.c **** /* USER CODE END PD */
  41:Core/Src/main.c **** 
  42:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  43:Core/Src/main.c **** /* USER CODE BEGIN PM */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* USER CODE END PM */
  46:Core/Src/main.c **** 
  47:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  48:Core/Src/main.c **** 
  49:Core/Src/main.c **** UART_HandleTypeDef huart3;
  50:Core/Src/main.c **** 
  51:Core/Src/main.c **** /* USER CODE BEGIN PV */
  52:Core/Src/main.c **** //To fix hal_delay bad def
  53:Core/Src/main.c **** void HAL_Delay(uint32_t milliseconds) {
  54:Core/Src/main.c **** 
  55:Core/Src/main.c ****    /* Initially clear flag */
  56:Core/Src/main.c **** 
  57:Core/Src/main.c ****    (void) SysTick->CTRL;
  58:Core/Src/main.c **** 
  59:Core/Src/main.c ****    while (milliseconds != 0) {
  60:Core/Src/main.c **** 
  61:Core/Src/main.c ****       /* COUNTFLAG returns 1 if timer counted to 0 since the last flag read */
  62:Core/Src/main.c **** 
  63:Core/Src/main.c ****       milliseconds -= (SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) >> SysTick_CTRL_COUNTFLAG_Pos;
  64:Core/Src/main.c **** 
  65:Core/Src/main.c ****    }
  66:Core/Src/main.c **** 
  67:Core/Src/main.c **** }
  68:Core/Src/main.c **** /* USER CODE END PV */
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  71:Core/Src/main.c **** void SystemClock_Config(void);
  72:Core/Src/main.c **** static void MX_GPIO_Init(void);
  73:Core/Src/main.c **** static void MX_USART3_UART_Init(void);
  74:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  75:Core/Src/main.c **** 
  76:Core/Src/main.c **** /* USER CODE END PFP */
  77:Core/Src/main.c **** 
  78:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  79:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  80:Core/Src/main.c **** 
  81:Core/Src/main.c **** /* USER CODE END 0 */
  82:Core/Src/main.c **** 
  83:Core/Src/main.c **** /**
  84:Core/Src/main.c ****   * @brief  The application entry point.
  85:Core/Src/main.c ****   * @retval int
  86:Core/Src/main.c ****   */
  87:Core/Src/main.c **** int main(void)
  88:Core/Src/main.c **** {
  89:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
ARM GAS  /tmp/cch9Zuee.s 			page 3


  90:Core/Src/main.c **** 
  91:Core/Src/main.c ****   /* USER CODE END 1 */
  92:Core/Src/main.c **** 
  93:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
  94:Core/Src/main.c **** 
  95:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  96:Core/Src/main.c ****   HAL_Init();
  97:Core/Src/main.c **** 
  98:Core/Src/main.c ****   /* USER CODE BEGIN Init */
  99:Core/Src/main.c **** 
 100:Core/Src/main.c ****   /* USER CODE END Init */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* Configure the system clock */
 103:Core/Src/main.c ****   SystemClock_Config();
 104:Core/Src/main.c **** 
 105:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 106:Core/Src/main.c **** 
 107:Core/Src/main.c ****   /* USER CODE END SysInit */
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* Initialize all configured peripherals */
 110:Core/Src/main.c ****   MX_GPIO_Init();
 111:Core/Src/main.c ****   MX_USART3_UART_Init();
 112:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 113:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 114:Core/Src/main.c **** 
 115:Core/Src/main.c ****   /* USER CODE END 2 */
 116:Core/Src/main.c **** 
 117:Core/Src/main.c ****   /* Infinite loop */
 118:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 119:Core/Src/main.c ****   while (1)
 120:Core/Src/main.c ****   {
 121:Core/Src/main.c ****   HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 122:Core/Src/main.c ****   HAL_Delay(200);
 123:Core/Src/main.c ****   HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 124:Core/Src/main.c ****   HAL_Delay(200);
 125:Core/Src/main.c ****   HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 126:Core/Src/main.c ****   HAL_Delay(200);
 127:Core/Src/main.c ****   /*    printf("Enter mdp: ");
 128:Core/Src/main.c ****       scanf("%s", mdp);
 129:Core/Src/main.c ****       crypto_hash_sha256(buf, mdp, strlen(mdp) + 1);
 130:Core/Src/main.c ****       printf("\r\nmdp : %s\r\n", mdp);
 131:Core/Src/main.c ****       //printf("mdp encrypted: %s\r\n", buf);
 132:Core/Src/main.c ****       if (cpt = 1)
 133:Core/Src/main.c ****           if (!strcmp(buf, buflast))
 134:Core/Src/main.c ****             printf("Same mdp than last entered\r\n\r\n");
 135:Core/Src/main.c ****           else
 136:Core/Src/main.c ****               printf("\r\n");
 137:Core/Src/main.c ****       else
 138:Core/Src/main.c ****           printf("\r\n");
 139:Core/Src/main.c ****       strcpy(buflast, buf);
 140:Core/Src/main.c ****       cpt = 1;
 141:Core/Src/main.c **** */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c **** 
 144:Core/Src/main.c ****     /* USER CODE END WHILE */
 145:Core/Src/main.c **** 
 146:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
ARM GAS  /tmp/cch9Zuee.s 			page 4


 147:Core/Src/main.c ****   }
 148:Core/Src/main.c ****   /* USER CODE END 3 */
 149:Core/Src/main.c **** }
 150:Core/Src/main.c **** 
 151:Core/Src/main.c **** /**
 152:Core/Src/main.c ****   * @brief System Clock Configuration
 153:Core/Src/main.c ****   * @retval None
 154:Core/Src/main.c ****   */
 155:Core/Src/main.c **** void SystemClock_Config(void)
 156:Core/Src/main.c **** {
 157:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 158:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 159:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 160:Core/Src/main.c **** 
 161:Core/Src/main.c ****   /** Configure LSE Drive Capability
 162:Core/Src/main.c ****   */
 163:Core/Src/main.c ****   HAL_PWR_EnableBkUpAccess();
 164:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 165:Core/Src/main.c ****   */
 166:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 167:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 168:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 169:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 170:Core/Src/main.c ****   */
 171:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 172:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 216;
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 178:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 179:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 180:Core/Src/main.c ****   {
 181:Core/Src/main.c ****     Error_Handler();
 182:Core/Src/main.c ****   }
 183:Core/Src/main.c ****   /** Activate the Over-Drive mode
 184:Core/Src/main.c ****   */
 185:Core/Src/main.c ****   if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 186:Core/Src/main.c ****   {
 187:Core/Src/main.c ****     Error_Handler();
 188:Core/Src/main.c ****   }
 189:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 190:Core/Src/main.c ****   */
 191:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 192:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 193:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 194:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 196:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 197:Core/Src/main.c **** 
 198:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_7) != HAL_OK)
 199:Core/Src/main.c ****   {
 200:Core/Src/main.c ****     Error_Handler();
 201:Core/Src/main.c ****   }
 202:Core/Src/main.c ****   PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3|RCC_PERIPHCLK_CLK48;
 203:Core/Src/main.c ****   PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
ARM GAS  /tmp/cch9Zuee.s 			page 5


 204:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 205:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 206:Core/Src/main.c ****   {
 207:Core/Src/main.c ****     Error_Handler();
 208:Core/Src/main.c ****   }
 209:Core/Src/main.c **** }
 210:Core/Src/main.c **** 
 211:Core/Src/main.c **** /**
 212:Core/Src/main.c ****   * @brief USART3 Initialization Function
 213:Core/Src/main.c ****   * @param None
 214:Core/Src/main.c ****   * @retval None
 215:Core/Src/main.c ****   */
 216:Core/Src/main.c **** static void MX_USART3_UART_Init(void)
 217:Core/Src/main.c **** {
 218:Core/Src/main.c **** 
 219:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 0 */
 220:Core/Src/main.c **** 
 221:Core/Src/main.c ****   /* USER CODE END USART3_Init 0 */
 222:Core/Src/main.c **** 
 223:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 1 */
 224:Core/Src/main.c **** 
 225:Core/Src/main.c ****   /* USER CODE END USART3_Init 1 */
 226:Core/Src/main.c ****   huart3.Instance = USART3;
 227:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 228:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 229:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 230:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 231:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 232:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 233:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 234:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 235:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 236:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 237:Core/Src/main.c ****   {
 238:Core/Src/main.c ****     Error_Handler();
 239:Core/Src/main.c ****   }
 240:Core/Src/main.c ****   /* USER CODE BEGIN USART3_Init 2 */
 241:Core/Src/main.c **** 
 242:Core/Src/main.c ****   /* USER CODE END USART3_Init 2 */
 243:Core/Src/main.c **** 
 244:Core/Src/main.c **** }
 245:Core/Src/main.c **** 
 246:Core/Src/main.c **** /**
 247:Core/Src/main.c ****   * @brief GPIO Initialization Function
 248:Core/Src/main.c ****   * @param None
 249:Core/Src/main.c ****   * @retval None
 250:Core/Src/main.c ****   */
 251:Core/Src/main.c **** static void MX_GPIO_Init(void)
 252:Core/Src/main.c **** {
  27              		.loc 1 252 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 48
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31 0000 2DE9F04F 		push	{r4, r5, r6, r7, r8, r9, r10, fp, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 36
  34              		.cfi_offset 4, -36
ARM GAS  /tmp/cch9Zuee.s 			page 6


  35              		.cfi_offset 5, -32
  36              		.cfi_offset 6, -28
  37              		.cfi_offset 7, -24
  38              		.cfi_offset 8, -20
  39              		.cfi_offset 9, -16
  40              		.cfi_offset 10, -12
  41              		.cfi_offset 11, -8
  42              		.cfi_offset 14, -4
  43 0004 8DB0     		sub	sp, sp, #52
  44              	.LCFI1:
  45              		.cfi_def_cfa_offset 88
 253:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  46              		.loc 1 253 3 view .LVU1
  47              		.loc 1 253 20 is_stmt 0 view .LVU2
  48 0006 0024     		movs	r4, #0
  49 0008 0794     		str	r4, [sp, #28]
  50 000a 0894     		str	r4, [sp, #32]
  51 000c 0994     		str	r4, [sp, #36]
  52 000e 0A94     		str	r4, [sp, #40]
  53 0010 0B94     		str	r4, [sp, #44]
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 256:Core/Src/main.c ****   __HAL_RCC_GPIOC_CLK_ENABLE();
  54              		.loc 1 256 3 is_stmt 1 view .LVU3
  55              	.LBB2:
  56              		.loc 1 256 3 view .LVU4
  57              		.loc 1 256 3 view .LVU5
  58 0012 524B     		ldr	r3, .L3
  59 0014 1A6B     		ldr	r2, [r3, #48]
  60 0016 42F00402 		orr	r2, r2, #4
  61 001a 1A63     		str	r2, [r3, #48]
  62              		.loc 1 256 3 view .LVU6
  63 001c 1A6B     		ldr	r2, [r3, #48]
  64 001e 02F00402 		and	r2, r2, #4
  65 0022 0192     		str	r2, [sp, #4]
  66              		.loc 1 256 3 view .LVU7
  67 0024 019A     		ldr	r2, [sp, #4]
  68              	.LBE2:
  69              		.loc 1 256 3 view .LVU8
 257:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
  70              		.loc 1 257 3 view .LVU9
  71              	.LBB3:
  72              		.loc 1 257 3 view .LVU10
  73              		.loc 1 257 3 view .LVU11
  74 0026 1A6B     		ldr	r2, [r3, #48]
  75 0028 42F08002 		orr	r2, r2, #128
  76 002c 1A63     		str	r2, [r3, #48]
  77              		.loc 1 257 3 view .LVU12
  78 002e 1A6B     		ldr	r2, [r3, #48]
  79 0030 02F08002 		and	r2, r2, #128
  80 0034 0292     		str	r2, [sp, #8]
  81              		.loc 1 257 3 view .LVU13
  82 0036 029A     		ldr	r2, [sp, #8]
  83              	.LBE3:
  84              		.loc 1 257 3 view .LVU14
 258:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
  85              		.loc 1 258 3 view .LVU15
ARM GAS  /tmp/cch9Zuee.s 			page 7


  86              	.LBB4:
  87              		.loc 1 258 3 view .LVU16
  88              		.loc 1 258 3 view .LVU17
  89 0038 1A6B     		ldr	r2, [r3, #48]
  90 003a 42F00102 		orr	r2, r2, #1
  91 003e 1A63     		str	r2, [r3, #48]
  92              		.loc 1 258 3 view .LVU18
  93 0040 1A6B     		ldr	r2, [r3, #48]
  94 0042 02F00102 		and	r2, r2, #1
  95 0046 0392     		str	r2, [sp, #12]
  96              		.loc 1 258 3 view .LVU19
  97 0048 039A     		ldr	r2, [sp, #12]
  98              	.LBE4:
  99              		.loc 1 258 3 view .LVU20
 259:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 100              		.loc 1 259 3 view .LVU21
 101              	.LBB5:
 102              		.loc 1 259 3 view .LVU22
 103              		.loc 1 259 3 view .LVU23
 104 004a 1A6B     		ldr	r2, [r3, #48]
 105 004c 42F00202 		orr	r2, r2, #2
 106 0050 1A63     		str	r2, [r3, #48]
 107              		.loc 1 259 3 view .LVU24
 108 0052 1A6B     		ldr	r2, [r3, #48]
 109 0054 02F00202 		and	r2, r2, #2
 110 0058 0492     		str	r2, [sp, #16]
 111              		.loc 1 259 3 view .LVU25
 112 005a 049A     		ldr	r2, [sp, #16]
 113              	.LBE5:
 114              		.loc 1 259 3 view .LVU26
 260:Core/Src/main.c ****   __HAL_RCC_GPIOD_CLK_ENABLE();
 115              		.loc 1 260 3 view .LVU27
 116              	.LBB6:
 117              		.loc 1 260 3 view .LVU28
 118              		.loc 1 260 3 view .LVU29
 119 005c 1A6B     		ldr	r2, [r3, #48]
 120 005e 42F00802 		orr	r2, r2, #8
 121 0062 1A63     		str	r2, [r3, #48]
 122              		.loc 1 260 3 view .LVU30
 123 0064 1A6B     		ldr	r2, [r3, #48]
 124 0066 02F00802 		and	r2, r2, #8
 125 006a 0592     		str	r2, [sp, #20]
 126              		.loc 1 260 3 view .LVU31
 127 006c 059A     		ldr	r2, [sp, #20]
 128              	.LBE6:
 129              		.loc 1 260 3 view .LVU32
 261:Core/Src/main.c ****   __HAL_RCC_GPIOG_CLK_ENABLE();
 130              		.loc 1 261 3 view .LVU33
 131              	.LBB7:
 132              		.loc 1 261 3 view .LVU34
 133              		.loc 1 261 3 view .LVU35
 134 006e 1A6B     		ldr	r2, [r3, #48]
 135 0070 42F04002 		orr	r2, r2, #64
 136 0074 1A63     		str	r2, [r3, #48]
 137              		.loc 1 261 3 view .LVU36
 138 0076 1B6B     		ldr	r3, [r3, #48]
 139 0078 03F04003 		and	r3, r3, #64
ARM GAS  /tmp/cch9Zuee.s 			page 8


 140 007c 0693     		str	r3, [sp, #24]
 141              		.loc 1 261 3 view .LVU37
 142 007e 069B     		ldr	r3, [sp, #24]
 143              	.LBE7:
 144              		.loc 1 261 3 view .LVU38
 262:Core/Src/main.c **** 
 263:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 264:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 145              		.loc 1 264 3 view .LVU39
 146 0080 DFF8E890 		ldr	r9, .L3+16
 147 0084 2246     		mov	r2, r4
 148 0086 44F28101 		movw	r1, #16513
 149 008a 4846     		mov	r0, r9
 150 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 151              	.LVL0:
 265:Core/Src/main.c **** 
 266:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 267:Core/Src/main.c ****   HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 152              		.loc 1 267 3 view .LVU40
 153 0090 334D     		ldr	r5, .L3+4
 154 0092 2246     		mov	r2, r4
 155 0094 4021     		movs	r1, #64
 156 0096 2846     		mov	r0, r5
 157 0098 FFF7FEFF 		bl	HAL_GPIO_WritePin
 158              	.LVL1:
 268:Core/Src/main.c **** 
 269:Core/Src/main.c ****   /*Configure GPIO pin : USER_Btn_Pin */
 270:Core/Src/main.c ****   GPIO_InitStruct.Pin = USER_Btn_Pin;
 159              		.loc 1 270 3 view .LVU41
 160              		.loc 1 270 23 is_stmt 0 view .LVU42
 161 009c 4FF4005B 		mov	fp, #8192
 162 00a0 CDF81CB0 		str	fp, [sp, #28]
 271:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 163              		.loc 1 271 3 is_stmt 1 view .LVU43
 164              		.loc 1 271 24 is_stmt 0 view .LVU44
 165 00a4 2F4B     		ldr	r3, .L3+8
 166 00a6 0893     		str	r3, [sp, #32]
 272:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 167              		.loc 1 272 3 is_stmt 1 view .LVU45
 168              		.loc 1 272 24 is_stmt 0 view .LVU46
 169 00a8 0994     		str	r4, [sp, #36]
 273:Core/Src/main.c ****   HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 170              		.loc 1 273 3 is_stmt 1 view .LVU47
 171 00aa DFF8C4A0 		ldr	r10, .L3+20
 172 00ae 07A9     		add	r1, sp, #28
 173 00b0 5046     		mov	r0, r10
 174 00b2 FFF7FEFF 		bl	HAL_GPIO_Init
 175              	.LVL2:
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
 276:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 176              		.loc 1 276 3 view .LVU48
 177              		.loc 1 276 23 is_stmt 0 view .LVU49
 178 00b6 3223     		movs	r3, #50
 179 00b8 0793     		str	r3, [sp, #28]
 277:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 180              		.loc 1 277 3 is_stmt 1 view .LVU50
ARM GAS  /tmp/cch9Zuee.s 			page 9


 181              		.loc 1 277 24 is_stmt 0 view .LVU51
 182 00ba 4FF00208 		mov	r8, #2
 183 00be CDF82080 		str	r8, [sp, #32]
 278:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 184              		.loc 1 278 3 is_stmt 1 view .LVU52
 185              		.loc 1 278 24 is_stmt 0 view .LVU53
 186 00c2 0994     		str	r4, [sp, #36]
 279:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 187              		.loc 1 279 3 is_stmt 1 view .LVU54
 188              		.loc 1 279 25 is_stmt 0 view .LVU55
 189 00c4 0327     		movs	r7, #3
 190 00c6 0A97     		str	r7, [sp, #40]
 280:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 191              		.loc 1 280 3 is_stmt 1 view .LVU56
 192              		.loc 1 280 29 is_stmt 0 view .LVU57
 193 00c8 0B26     		movs	r6, #11
 194 00ca 0B96     		str	r6, [sp, #44]
 281:Core/Src/main.c ****   HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 195              		.loc 1 281 3 is_stmt 1 view .LVU58
 196 00cc 07A9     		add	r1, sp, #28
 197 00ce 5046     		mov	r0, r10
 198 00d0 FFF7FEFF 		bl	HAL_GPIO_Init
 199              	.LVL3:
 282:Core/Src/main.c **** 
 283:Core/Src/main.c ****   /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
 284:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 200              		.loc 1 284 3 view .LVU59
 201              		.loc 1 284 23 is_stmt 0 view .LVU60
 202 00d4 8623     		movs	r3, #134
 203 00d6 0793     		str	r3, [sp, #28]
 285:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 204              		.loc 1 285 3 is_stmt 1 view .LVU61
 205              		.loc 1 285 24 is_stmt 0 view .LVU62
 206 00d8 CDF82080 		str	r8, [sp, #32]
 286:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 207              		.loc 1 286 3 is_stmt 1 view .LVU63
 208              		.loc 1 286 24 is_stmt 0 view .LVU64
 209 00dc 0994     		str	r4, [sp, #36]
 287:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 210              		.loc 1 287 3 is_stmt 1 view .LVU65
 211              		.loc 1 287 25 is_stmt 0 view .LVU66
 212 00de 0A97     		str	r7, [sp, #40]
 288:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 213              		.loc 1 288 3 is_stmt 1 view .LVU67
 214              		.loc 1 288 29 is_stmt 0 view .LVU68
 215 00e0 0B96     		str	r6, [sp, #44]
 289:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 216              		.loc 1 289 3 is_stmt 1 view .LVU69
 217 00e2 07A9     		add	r1, sp, #28
 218 00e4 2048     		ldr	r0, .L3+12
 219 00e6 FFF7FEFF 		bl	HAL_GPIO_Init
 220              	.LVL4:
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
 292:Core/Src/main.c ****   GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 221              		.loc 1 292 3 view .LVU70
 222              		.loc 1 292 23 is_stmt 0 view .LVU71
ARM GAS  /tmp/cch9Zuee.s 			page 10


 223 00ea 44F28103 		movw	r3, #16513
 224 00ee 0793     		str	r3, [sp, #28]
 293:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 225              		.loc 1 293 3 is_stmt 1 view .LVU72
 226              		.loc 1 293 24 is_stmt 0 view .LVU73
 227 00f0 4FF0010A 		mov	r10, #1
 228 00f4 CDF820A0 		str	r10, [sp, #32]
 294:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 229              		.loc 1 294 3 is_stmt 1 view .LVU74
 230              		.loc 1 294 24 is_stmt 0 view .LVU75
 231 00f8 0994     		str	r4, [sp, #36]
 295:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 232              		.loc 1 295 3 is_stmt 1 view .LVU76
 233              		.loc 1 295 25 is_stmt 0 view .LVU77
 234 00fa 0A94     		str	r4, [sp, #40]
 296:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 235              		.loc 1 296 3 is_stmt 1 view .LVU78
 236 00fc 07A9     		add	r1, sp, #28
 237 00fe 4846     		mov	r0, r9
 238 0100 FFF7FEFF 		bl	HAL_GPIO_Init
 239              	.LVL5:
 297:Core/Src/main.c **** 
 298:Core/Src/main.c ****   /*Configure GPIO pin : RMII_TXD1_Pin */
 299:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 240              		.loc 1 299 3 view .LVU79
 241              		.loc 1 299 23 is_stmt 0 view .LVU80
 242 0104 CDF81CB0 		str	fp, [sp, #28]
 300:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 243              		.loc 1 300 3 is_stmt 1 view .LVU81
 244              		.loc 1 300 24 is_stmt 0 view .LVU82
 245 0108 CDF82080 		str	r8, [sp, #32]
 301:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 246              		.loc 1 301 3 is_stmt 1 view .LVU83
 247              		.loc 1 301 24 is_stmt 0 view .LVU84
 248 010c 0994     		str	r4, [sp, #36]
 302:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 249              		.loc 1 302 3 is_stmt 1 view .LVU85
 250              		.loc 1 302 25 is_stmt 0 view .LVU86
 251 010e 0A97     		str	r7, [sp, #40]
 303:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 252              		.loc 1 303 3 is_stmt 1 view .LVU87
 253              		.loc 1 303 29 is_stmt 0 view .LVU88
 254 0110 0B96     		str	r6, [sp, #44]
 304:Core/Src/main.c ****   HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 255              		.loc 1 304 3 is_stmt 1 view .LVU89
 256 0112 07A9     		add	r1, sp, #28
 257 0114 4846     		mov	r0, r9
 258 0116 FFF7FEFF 		bl	HAL_GPIO_Init
 259              	.LVL6:
 305:Core/Src/main.c **** 
 306:Core/Src/main.c ****   /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
 307:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 260              		.loc 1 307 3 view .LVU90
 261              		.loc 1 307 23 is_stmt 0 view .LVU91
 262 011a 4023     		movs	r3, #64
 263 011c 0793     		str	r3, [sp, #28]
 308:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
ARM GAS  /tmp/cch9Zuee.s 			page 11


 264              		.loc 1 308 3 is_stmt 1 view .LVU92
 265              		.loc 1 308 24 is_stmt 0 view .LVU93
 266 011e CDF820A0 		str	r10, [sp, #32]
 309:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 309 3 is_stmt 1 view .LVU94
 268              		.loc 1 309 24 is_stmt 0 view .LVU95
 269 0122 0994     		str	r4, [sp, #36]
 310:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 270              		.loc 1 310 3 is_stmt 1 view .LVU96
 271              		.loc 1 310 25 is_stmt 0 view .LVU97
 272 0124 0A94     		str	r4, [sp, #40]
 311:Core/Src/main.c ****   HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 273              		.loc 1 311 3 is_stmt 1 view .LVU98
 274 0126 07A9     		add	r1, sp, #28
 275 0128 2846     		mov	r0, r5
 276 012a FFF7FEFF 		bl	HAL_GPIO_Init
 277              	.LVL7:
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /*Configure GPIO pin : USB_OverCurrent_Pin */
 314:Core/Src/main.c ****   GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 278              		.loc 1 314 3 view .LVU99
 279              		.loc 1 314 23 is_stmt 0 view .LVU100
 280 012e 8023     		movs	r3, #128
 281 0130 0793     		str	r3, [sp, #28]
 315:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 282              		.loc 1 315 3 is_stmt 1 view .LVU101
 283              		.loc 1 315 24 is_stmt 0 view .LVU102
 284 0132 0894     		str	r4, [sp, #32]
 316:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 285              		.loc 1 316 3 is_stmt 1 view .LVU103
 286              		.loc 1 316 24 is_stmt 0 view .LVU104
 287 0134 0994     		str	r4, [sp, #36]
 317:Core/Src/main.c ****   HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 288              		.loc 1 317 3 is_stmt 1 view .LVU105
 289 0136 07A9     		add	r1, sp, #28
 290 0138 2846     		mov	r0, r5
 291 013a FFF7FEFF 		bl	HAL_GPIO_Init
 292              	.LVL8:
 318:Core/Src/main.c **** 
 319:Core/Src/main.c ****   /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
 320:Core/Src/main.c ****   GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 293              		.loc 1 320 3 view .LVU106
 294              		.loc 1 320 23 is_stmt 0 view .LVU107
 295 013e 4FF42053 		mov	r3, #10240
 296 0142 0793     		str	r3, [sp, #28]
 321:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 297              		.loc 1 321 3 is_stmt 1 view .LVU108
 298              		.loc 1 321 24 is_stmt 0 view .LVU109
 299 0144 CDF82080 		str	r8, [sp, #32]
 322:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 300              		.loc 1 322 3 is_stmt 1 view .LVU110
 301              		.loc 1 322 24 is_stmt 0 view .LVU111
 302 0148 0994     		str	r4, [sp, #36]
 323:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 303              		.loc 1 323 3 is_stmt 1 view .LVU112
 304              		.loc 1 323 25 is_stmt 0 view .LVU113
 305 014a 0A97     		str	r7, [sp, #40]
ARM GAS  /tmp/cch9Zuee.s 			page 12


 324:Core/Src/main.c ****   GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 306              		.loc 1 324 3 is_stmt 1 view .LVU114
 307              		.loc 1 324 29 is_stmt 0 view .LVU115
 308 014c 0B96     		str	r6, [sp, #44]
 325:Core/Src/main.c ****   HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 309              		.loc 1 325 3 is_stmt 1 view .LVU116
 310 014e 07A9     		add	r1, sp, #28
 311 0150 2846     		mov	r0, r5
 312 0152 FFF7FEFF 		bl	HAL_GPIO_Init
 313              	.LVL9:
 326:Core/Src/main.c **** 
 327:Core/Src/main.c **** }
 314              		.loc 1 327 1 is_stmt 0 view .LVU117
 315 0156 0DB0     		add	sp, sp, #52
 316              	.LCFI2:
 317              		.cfi_def_cfa_offset 36
 318              		@ sp needed
 319 0158 BDE8F08F 		pop	{r4, r5, r6, r7, r8, r9, r10, fp, pc}
 320              	.L4:
 321              		.align	2
 322              	.L3:
 323 015c 00380240 		.word	1073887232
 324 0160 00180240 		.word	1073879040
 325 0164 00001110 		.word	269549568
 326 0168 00000240 		.word	1073872896
 327 016c 00040240 		.word	1073873920
 328 0170 00080240 		.word	1073874944
 329              		.cfi_endproc
 330              	.LFE149:
 332              		.section	.text.MX_USART3_UART_Init,"ax",%progbits
 333              		.align	1
 334              		.syntax unified
 335              		.thumb
 336              		.thumb_func
 337              		.fpu fpv5-d16
 339              	MX_USART3_UART_Init:
 340              	.LFB148:
 217:Core/Src/main.c **** 
 341              		.loc 1 217 1 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 0
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345 0000 08B5     		push	{r3, lr}
 346              	.LCFI3:
 347              		.cfi_def_cfa_offset 8
 348              		.cfi_offset 3, -8
 349              		.cfi_offset 14, -4
 226:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 350              		.loc 1 226 3 view .LVU119
 226:Core/Src/main.c ****   huart3.Init.BaudRate = 115200;
 351              		.loc 1 226 19 is_stmt 0 view .LVU120
 352 0002 0948     		ldr	r0, .L7
 353 0004 094B     		ldr	r3, .L7+4
 354 0006 0360     		str	r3, [r0]
 227:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
 355              		.loc 1 227 3 is_stmt 1 view .LVU121
 227:Core/Src/main.c ****   huart3.Init.WordLength = UART_WORDLENGTH_8B;
ARM GAS  /tmp/cch9Zuee.s 			page 13


 356              		.loc 1 227 24 is_stmt 0 view .LVU122
 357 0008 4FF4E133 		mov	r3, #115200
 358 000c 4360     		str	r3, [r0, #4]
 228:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 359              		.loc 1 228 3 is_stmt 1 view .LVU123
 228:Core/Src/main.c ****   huart3.Init.StopBits = UART_STOPBITS_1;
 360              		.loc 1 228 26 is_stmt 0 view .LVU124
 361 000e 0023     		movs	r3, #0
 362 0010 8360     		str	r3, [r0, #8]
 229:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 363              		.loc 1 229 3 is_stmt 1 view .LVU125
 229:Core/Src/main.c ****   huart3.Init.Parity = UART_PARITY_NONE;
 364              		.loc 1 229 24 is_stmt 0 view .LVU126
 365 0012 C360     		str	r3, [r0, #12]
 230:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 366              		.loc 1 230 3 is_stmt 1 view .LVU127
 230:Core/Src/main.c ****   huart3.Init.Mode = UART_MODE_TX_RX;
 367              		.loc 1 230 22 is_stmt 0 view .LVU128
 368 0014 0361     		str	r3, [r0, #16]
 231:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 369              		.loc 1 231 3 is_stmt 1 view .LVU129
 231:Core/Src/main.c ****   huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 370              		.loc 1 231 20 is_stmt 0 view .LVU130
 371 0016 0C22     		movs	r2, #12
 372 0018 4261     		str	r2, [r0, #20]
 232:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 373              		.loc 1 232 3 is_stmt 1 view .LVU131
 232:Core/Src/main.c ****   huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 374              		.loc 1 232 25 is_stmt 0 view .LVU132
 375 001a 8361     		str	r3, [r0, #24]
 233:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 376              		.loc 1 233 3 is_stmt 1 view .LVU133
 233:Core/Src/main.c ****   huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 377              		.loc 1 233 28 is_stmt 0 view .LVU134
 378 001c C361     		str	r3, [r0, #28]
 234:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 379              		.loc 1 234 3 is_stmt 1 view .LVU135
 234:Core/Src/main.c ****   huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 380              		.loc 1 234 30 is_stmt 0 view .LVU136
 381 001e 0362     		str	r3, [r0, #32]
 235:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 382              		.loc 1 235 3 is_stmt 1 view .LVU137
 235:Core/Src/main.c ****   if (HAL_UART_Init(&huart3) != HAL_OK)
 383              		.loc 1 235 38 is_stmt 0 view .LVU138
 384 0020 4362     		str	r3, [r0, #36]
 236:Core/Src/main.c ****   {
 385              		.loc 1 236 3 is_stmt 1 view .LVU139
 236:Core/Src/main.c ****   {
 386              		.loc 1 236 7 is_stmt 0 view .LVU140
 387 0022 FFF7FEFF 		bl	HAL_UART_Init
 388              	.LVL10:
 244:Core/Src/main.c **** 
 389              		.loc 1 244 1 view .LVU141
 390 0026 08BD     		pop	{r3, pc}
 391              	.L8:
 392              		.align	2
 393              	.L7:
ARM GAS  /tmp/cch9Zuee.s 			page 14


 394 0028 00000000 		.word	huart3
 395 002c 00480040 		.word	1073760256
 396              		.cfi_endproc
 397              	.LFE148:
 399              		.section	.text.HAL_Delay,"ax",%progbits
 400              		.align	1
 401              		.global	HAL_Delay
 402              		.syntax unified
 403              		.thumb
 404              		.thumb_func
 405              		.fpu fpv5-d16
 407              	HAL_Delay:
 408              	.LVL11:
 409              	.LFB145:
  53:Core/Src/main.c **** 
 410              		.loc 1 53 39 is_stmt 1 view -0
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 0
 413              		@ frame_needed = 0, uses_anonymous_args = 0
 414              		@ link register save eliminated.
  57:Core/Src/main.c **** 
 415              		.loc 1 57 4 view .LVU143
 416 0000 044B     		ldr	r3, .L13
 417 0002 1B68     		ldr	r3, [r3]
  59:Core/Src/main.c **** 
 418              		.loc 1 59 4 view .LVU144
 419              	.L10:
  59:Core/Src/main.c **** 
 420              		.loc 1 59 10 view .LVU145
 421 0004 28B1     		cbz	r0, .L12
  63:Core/Src/main.c **** 
 422              		.loc 1 63 7 view .LVU146
  63:Core/Src/main.c **** 
 423              		.loc 1 63 31 is_stmt 0 view .LVU147
 424 0006 034B     		ldr	r3, .L13
 425 0008 1B68     		ldr	r3, [r3]
  63:Core/Src/main.c **** 
 426              		.loc 1 63 68 view .LVU148
 427 000a C3F30043 		ubfx	r3, r3, #16, #1
  63:Core/Src/main.c **** 
 428              		.loc 1 63 20 view .LVU149
 429 000e C01A     		subs	r0, r0, r3
 430              	.LVL12:
  63:Core/Src/main.c **** 
 431              		.loc 1 63 20 view .LVU150
 432 0010 F8E7     		b	.L10
 433              	.L12:
  67:Core/Src/main.c **** /* USER CODE END PV */
 434              		.loc 1 67 1 view .LVU151
 435 0012 7047     		bx	lr
 436              	.L14:
 437              		.align	2
 438              	.L13:
 439 0014 10E000E0 		.word	-536813552
 440              		.cfi_endproc
 441              	.LFE145:
 443              		.section	.text.SystemClock_Config,"ax",%progbits
ARM GAS  /tmp/cch9Zuee.s 			page 15


 444              		.align	1
 445              		.global	SystemClock_Config
 446              		.syntax unified
 447              		.thumb
 448              		.thumb_func
 449              		.fpu fpv5-d16
 451              	SystemClock_Config:
 452              	.LFB147:
 156:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 453              		.loc 1 156 1 is_stmt 1 view -0
 454              		.cfi_startproc
 455              		@ args = 0, pretend = 0, frame = 224
 456              		@ frame_needed = 0, uses_anonymous_args = 0
 457 0000 30B5     		push	{r4, r5, lr}
 458              	.LCFI4:
 459              		.cfi_def_cfa_offset 12
 460              		.cfi_offset 4, -12
 461              		.cfi_offset 5, -8
 462              		.cfi_offset 14, -4
 463 0002 B9B0     		sub	sp, sp, #228
 464              	.LCFI5:
 465              		.cfi_def_cfa_offset 240
 157:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 466              		.loc 1 157 3 view .LVU153
 157:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 467              		.loc 1 157 22 is_stmt 0 view .LVU154
 468 0004 3422     		movs	r2, #52
 469 0006 0021     		movs	r1, #0
 470 0008 2BA8     		add	r0, sp, #172
 471 000a FFF7FEFF 		bl	memset
 472              	.LVL13:
 158:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 473              		.loc 1 158 3 is_stmt 1 view .LVU155
 158:Core/Src/main.c ****   RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 474              		.loc 1 158 22 is_stmt 0 view .LVU156
 475 000e 0024     		movs	r4, #0
 476 0010 2694     		str	r4, [sp, #152]
 477 0012 2794     		str	r4, [sp, #156]
 478 0014 2894     		str	r4, [sp, #160]
 479 0016 2994     		str	r4, [sp, #164]
 480 0018 2A94     		str	r4, [sp, #168]
 159:Core/Src/main.c **** 
 481              		.loc 1 159 3 is_stmt 1 view .LVU157
 159:Core/Src/main.c **** 
 482              		.loc 1 159 28 is_stmt 0 view .LVU158
 483 001a 9022     		movs	r2, #144
 484 001c 2146     		mov	r1, r4
 485 001e 02A8     		add	r0, sp, #8
 486 0020 FFF7FEFF 		bl	memset
 487              	.LVL14:
 163:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 488              		.loc 1 163 3 is_stmt 1 view .LVU159
 489 0024 FFF7FEFF 		bl	HAL_PWR_EnableBkUpAccess
 490              	.LVL15:
 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 491              		.loc 1 166 3 view .LVU160
 492              	.LBB8:
ARM GAS  /tmp/cch9Zuee.s 			page 16


 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 493              		.loc 1 166 3 view .LVU161
 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 494              		.loc 1 166 3 view .LVU162
 495 0028 204B     		ldr	r3, .L17
 496 002a 1A6C     		ldr	r2, [r3, #64]
 497 002c 42F08052 		orr	r2, r2, #268435456
 498 0030 1A64     		str	r2, [r3, #64]
 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 499              		.loc 1 166 3 view .LVU163
 500 0032 1B6C     		ldr	r3, [r3, #64]
 501 0034 03F08053 		and	r3, r3, #268435456
 502 0038 0093     		str	r3, [sp]
 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 503              		.loc 1 166 3 view .LVU164
 504 003a 009B     		ldr	r3, [sp]
 505              	.LBE8:
 166:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 506              		.loc 1 166 3 view .LVU165
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 507              		.loc 1 167 3 view .LVU166
 508              	.LBB9:
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 509              		.loc 1 167 3 view .LVU167
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 510              		.loc 1 167 3 view .LVU168
 511 003c 1C4B     		ldr	r3, .L17+4
 512 003e 1A68     		ldr	r2, [r3]
 513 0040 42F44042 		orr	r2, r2, #49152
 514 0044 1A60     		str	r2, [r3]
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 515              		.loc 1 167 3 view .LVU169
 516 0046 1B68     		ldr	r3, [r3]
 517 0048 03F44043 		and	r3, r3, #49152
 518 004c 0193     		str	r3, [sp, #4]
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 519              		.loc 1 167 3 view .LVU170
 520 004e 019B     		ldr	r3, [sp, #4]
 521              	.LBE9:
 167:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 522              		.loc 1 167 3 view .LVU171
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 523              		.loc 1 171 3 view .LVU172
 171:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 524              		.loc 1 171 36 is_stmt 0 view .LVU173
 525 0050 0123     		movs	r3, #1
 526 0052 2B93     		str	r3, [sp, #172]
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 527              		.loc 1 172 3 is_stmt 1 view .LVU174
 172:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 528              		.loc 1 172 30 is_stmt 0 view .LVU175
 529 0054 4FF4A023 		mov	r3, #327680
 530 0058 2C93     		str	r3, [sp, #176]
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 531              		.loc 1 173 3 is_stmt 1 view .LVU176
 173:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 532              		.loc 1 173 34 is_stmt 0 view .LVU177
ARM GAS  /tmp/cch9Zuee.s 			page 17


 533 005a 0225     		movs	r5, #2
 534 005c 3195     		str	r5, [sp, #196]
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 535              		.loc 1 174 3 is_stmt 1 view .LVU178
 174:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 4;
 536              		.loc 1 174 35 is_stmt 0 view .LVU179
 537 005e 4FF48003 		mov	r3, #4194304
 538 0062 3293     		str	r3, [sp, #200]
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 216;
 539              		.loc 1 175 3 is_stmt 1 view .LVU180
 175:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 216;
 540              		.loc 1 175 30 is_stmt 0 view .LVU181
 541 0064 0423     		movs	r3, #4
 542 0066 3393     		str	r3, [sp, #204]
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 543              		.loc 1 176 3 is_stmt 1 view .LVU182
 176:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 544              		.loc 1 176 30 is_stmt 0 view .LVU183
 545 0068 D823     		movs	r3, #216
 546 006a 3493     		str	r3, [sp, #208]
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 547              		.loc 1 177 3 is_stmt 1 view .LVU184
 177:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 9;
 548              		.loc 1 177 30 is_stmt 0 view .LVU185
 549 006c 3595     		str	r5, [sp, #212]
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 550              		.loc 1 178 3 is_stmt 1 view .LVU186
 178:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 551              		.loc 1 178 30 is_stmt 0 view .LVU187
 552 006e 0923     		movs	r3, #9
 553 0070 3693     		str	r3, [sp, #216]
 179:Core/Src/main.c ****   {
 554              		.loc 1 179 3 is_stmt 1 view .LVU188
 179:Core/Src/main.c ****   {
 555              		.loc 1 179 7 is_stmt 0 view .LVU189
 556 0072 2BA8     		add	r0, sp, #172
 557 0074 FFF7FEFF 		bl	HAL_RCC_OscConfig
 558              	.LVL16:
 185:Core/Src/main.c ****   {
 559              		.loc 1 185 3 is_stmt 1 view .LVU190
 185:Core/Src/main.c ****   {
 560              		.loc 1 185 7 is_stmt 0 view .LVU191
 561 0078 FFF7FEFF 		bl	HAL_PWREx_EnableOverDrive
 562              	.LVL17:
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 563              		.loc 1 191 3 is_stmt 1 view .LVU192
 191:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 564              		.loc 1 191 31 is_stmt 0 view .LVU193
 565 007c 0F23     		movs	r3, #15
 566 007e 2693     		str	r3, [sp, #152]
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 567              		.loc 1 193 3 is_stmt 1 view .LVU194
 193:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 568              		.loc 1 193 34 is_stmt 0 view .LVU195
 569 0080 2795     		str	r5, [sp, #156]
 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 570              		.loc 1 194 3 is_stmt 1 view .LVU196
ARM GAS  /tmp/cch9Zuee.s 			page 18


 194:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 571              		.loc 1 194 35 is_stmt 0 view .LVU197
 572 0082 2894     		str	r4, [sp, #160]
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 573              		.loc 1 195 3 is_stmt 1 view .LVU198
 195:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 574              		.loc 1 195 36 is_stmt 0 view .LVU199
 575 0084 4FF4A053 		mov	r3, #5120
 576 0088 2993     		str	r3, [sp, #164]
 196:Core/Src/main.c **** 
 577              		.loc 1 196 3 is_stmt 1 view .LVU200
 196:Core/Src/main.c **** 
 578              		.loc 1 196 36 is_stmt 0 view .LVU201
 579 008a 4FF48053 		mov	r3, #4096
 580 008e 2A93     		str	r3, [sp, #168]
 198:Core/Src/main.c ****   {
 581              		.loc 1 198 3 is_stmt 1 view .LVU202
 198:Core/Src/main.c ****   {
 582              		.loc 1 198 7 is_stmt 0 view .LVU203
 583 0090 0721     		movs	r1, #7
 584 0092 26A8     		add	r0, sp, #152
 585 0094 FFF7FEFF 		bl	HAL_RCC_ClockConfig
 586              	.LVL18:
 202:Core/Src/main.c ****   PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 587              		.loc 1 202 3 is_stmt 1 view .LVU204
 202:Core/Src/main.c ****   PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 588              		.loc 1 202 44 is_stmt 0 view .LVU205
 589 0098 064B     		ldr	r3, .L17+8
 590 009a 0293     		str	r3, [sp, #8]
 203:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 591              		.loc 1 203 3 is_stmt 1 view .LVU206
 203:Core/Src/main.c ****   PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 592              		.loc 1 203 44 is_stmt 0 view .LVU207
 593 009c 1594     		str	r4, [sp, #84]
 204:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 594              		.loc 1 204 3 is_stmt 1 view .LVU208
 204:Core/Src/main.c ****   if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 595              		.loc 1 204 43 is_stmt 0 view .LVU209
 596 009e 2194     		str	r4, [sp, #132]
 205:Core/Src/main.c ****   {
 597              		.loc 1 205 3 is_stmt 1 view .LVU210
 205:Core/Src/main.c ****   {
 598              		.loc 1 205 7 is_stmt 0 view .LVU211
 599 00a0 02A8     		add	r0, sp, #8
 600 00a2 FFF7FEFF 		bl	HAL_RCCEx_PeriphCLKConfig
 601              	.LVL19:
 209:Core/Src/main.c **** 
 602              		.loc 1 209 1 view .LVU212
 603 00a6 39B0     		add	sp, sp, #228
 604              	.LCFI6:
 605              		.cfi_def_cfa_offset 12
 606              		@ sp needed
 607 00a8 30BD     		pop	{r4, r5, pc}
 608              	.L18:
 609 00aa 00BF     		.align	2
 610              	.L17:
 611 00ac 00380240 		.word	1073887232
ARM GAS  /tmp/cch9Zuee.s 			page 19


 612 00b0 00700040 		.word	1073770496
 613 00b4 00012000 		.word	2097408
 614              		.cfi_endproc
 615              	.LFE147:
 617              		.section	.text.main,"ax",%progbits
 618              		.align	1
 619              		.global	main
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 623              		.fpu fpv5-d16
 625              	main:
 626              	.LFB146:
  88:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 627              		.loc 1 88 1 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ Volatile: function does not return.
 630              		@ args = 0, pretend = 0, frame = 0
 631              		@ frame_needed = 0, uses_anonymous_args = 0
 632 0000 08B5     		push	{r3, lr}
 633              	.LCFI7:
 634              		.cfi_def_cfa_offset 8
 635              		.cfi_offset 3, -8
 636              		.cfi_offset 14, -4
  96:Core/Src/main.c **** 
 637              		.loc 1 96 3 view .LVU214
 638 0002 FFF7FEFF 		bl	HAL_Init
 639              	.LVL20:
 103:Core/Src/main.c **** 
 640              		.loc 1 103 3 view .LVU215
 641 0006 FFF7FEFF 		bl	SystemClock_Config
 642              	.LVL21:
 110:Core/Src/main.c ****   MX_USART3_UART_Init();
 643              		.loc 1 110 3 view .LVU216
 644 000a FFF7FEFF 		bl	MX_GPIO_Init
 645              	.LVL22:
 111:Core/Src/main.c ****   MX_USB_DEVICE_Init();
 646              		.loc 1 111 3 view .LVU217
 647 000e FFF7FEFF 		bl	MX_USART3_UART_Init
 648              	.LVL23:
 112:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 649              		.loc 1 112 3 view .LVU218
 650 0012 FFF7FEFF 		bl	MX_USB_DEVICE_Init
 651              	.LVL24:
 652              	.L20:
 119:Core/Src/main.c ****   {
 653              		.loc 1 119 3 discriminator 1 view .LVU219
 121:Core/Src/main.c ****   HAL_Delay(200);
 654              		.loc 1 121 3 discriminator 1 view .LVU220
 655 0016 0C4C     		ldr	r4, .L22
 656 0018 4FF48041 		mov	r1, #16384
 657 001c 2046     		mov	r0, r4
 658 001e FFF7FEFF 		bl	HAL_GPIO_TogglePin
 659              	.LVL25:
 122:Core/Src/main.c ****   HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 660              		.loc 1 122 3 discriminator 1 view .LVU221
 661 0022 C820     		movs	r0, #200
ARM GAS  /tmp/cch9Zuee.s 			page 20


 662 0024 FFF7FEFF 		bl	HAL_Delay
 663              	.LVL26:
 123:Core/Src/main.c ****   HAL_Delay(200);
 664              		.loc 1 123 3 discriminator 1 view .LVU222
 665 0028 8021     		movs	r1, #128
 666 002a 2046     		mov	r0, r4
 667 002c FFF7FEFF 		bl	HAL_GPIO_TogglePin
 668              	.LVL27:
 124:Core/Src/main.c ****   HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 669              		.loc 1 124 3 discriminator 1 view .LVU223
 670 0030 C820     		movs	r0, #200
 671 0032 FFF7FEFF 		bl	HAL_Delay
 672              	.LVL28:
 125:Core/Src/main.c ****   HAL_Delay(200);
 673              		.loc 1 125 3 discriminator 1 view .LVU224
 674 0036 0121     		movs	r1, #1
 675 0038 2046     		mov	r0, r4
 676 003a FFF7FEFF 		bl	HAL_GPIO_TogglePin
 677              	.LVL29:
 126:Core/Src/main.c ****   /*    printf("Enter mdp: ");
 678              		.loc 1 126 3 discriminator 1 view .LVU225
 679 003e C820     		movs	r0, #200
 680 0040 FFF7FEFF 		bl	HAL_Delay
 681              	.LVL30:
 119:Core/Src/main.c ****   {
 682              		.loc 1 119 9 discriminator 1 view .LVU226
 683 0044 E7E7     		b	.L20
 684              	.L23:
 685 0046 00BF     		.align	2
 686              	.L22:
 687 0048 00040240 		.word	1073873920
 688              		.cfi_endproc
 689              	.LFE146:
 691              		.section	.text.Error_Handler,"ax",%progbits
 692              		.align	1
 693              		.global	Error_Handler
 694              		.syntax unified
 695              		.thumb
 696              		.thumb_func
 697              		.fpu fpv5-d16
 699              	Error_Handler:
 700              	.LFB150:
 328:Core/Src/main.c **** 
 329:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 330:Core/Src/main.c **** 
 331:Core/Src/main.c **** /* USER CODE END 4 */
 332:Core/Src/main.c **** 
 333:Core/Src/main.c **** /**
 334:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 335:Core/Src/main.c ****   * @retval None
 336:Core/Src/main.c ****   */
 337:Core/Src/main.c **** void Error_Handler(void)
 338:Core/Src/main.c **** {
 701              		.loc 1 338 1 view -0
 702              		.cfi_startproc
 703              		@ args = 0, pretend = 0, frame = 0
 704              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/cch9Zuee.s 			page 21


 705              		@ link register save eliminated.
 339:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 340:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 341:Core/Src/main.c **** 
 342:Core/Src/main.c ****   /* USER CODE END Error_Handler_Debug */
 343:Core/Src/main.c **** }
 706              		.loc 1 343 1 view .LVU228
 707 0000 7047     		bx	lr
 708              		.cfi_endproc
 709              	.LFE150:
 711              		.comm	huart3,128,4
 712              		.text
 713              	.Letext0:
 714              		.file 2 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stdint.h"
 715              		.file 3 "Drivers/CMSIS/Include/core_cm7.h"
 716              		.file 4 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/system_stm32f7xx.h"
 717              		.file 5 "Drivers/CMSIS/Device/ST/STM32F7xx/Include/stm32f767xx.h"
 718              		.file 6 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_def.h"
 719              		.file 7 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc_ex.h"
 720              		.file 8 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_rcc.h"
 721              		.file 9 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_gpio.h"
 722              		.file 10 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_dma.h"
 723              		.file 11 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_uart.h"
 724              		.file 12 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal.h"
 725              		.file 13 "/usr/lib/gcc/arm-none-eabi/9.2.1/include/stddef.h"
 726              		.file 14 "/usr/include/newlib/sys/_types.h"
 727              		.file 15 "/usr/include/newlib/sys/reent.h"
 728              		.file 16 "/usr/include/newlib/sys/lock.h"
 729              		.file 17 "/usr/include/newlib/stdlib.h"
 730              		.file 18 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr.h"
 731              		.file 19 "Drivers/STM32F7xx_HAL_Driver/Inc/stm32f7xx_hal_pwr_ex.h"
 732              		.file 20 "USB_DEVICE/App/usb_device.h"
 733              		.file 21 "<built-in>"
ARM GAS  /tmp/cch9Zuee.s 			page 22


DEFINED SYMBOLS
                            *ABS*:0000000000000000 main.c
     /tmp/cch9Zuee.s:17     .text.MX_GPIO_Init:0000000000000000 $t
     /tmp/cch9Zuee.s:24     .text.MX_GPIO_Init:0000000000000000 MX_GPIO_Init
     /tmp/cch9Zuee.s:323    .text.MX_GPIO_Init:000000000000015c $d
     /tmp/cch9Zuee.s:333    .text.MX_USART3_UART_Init:0000000000000000 $t
     /tmp/cch9Zuee.s:339    .text.MX_USART3_UART_Init:0000000000000000 MX_USART3_UART_Init
     /tmp/cch9Zuee.s:394    .text.MX_USART3_UART_Init:0000000000000028 $d
                            *COM*:0000000000000080 huart3
     /tmp/cch9Zuee.s:400    .text.HAL_Delay:0000000000000000 $t
     /tmp/cch9Zuee.s:407    .text.HAL_Delay:0000000000000000 HAL_Delay
     /tmp/cch9Zuee.s:439    .text.HAL_Delay:0000000000000014 $d
     /tmp/cch9Zuee.s:444    .text.SystemClock_Config:0000000000000000 $t
     /tmp/cch9Zuee.s:451    .text.SystemClock_Config:0000000000000000 SystemClock_Config
     /tmp/cch9Zuee.s:611    .text.SystemClock_Config:00000000000000ac $d
     /tmp/cch9Zuee.s:618    .text.main:0000000000000000 $t
     /tmp/cch9Zuee.s:625    .text.main:0000000000000000 main
     /tmp/cch9Zuee.s:687    .text.main:0000000000000048 $d
     /tmp/cch9Zuee.s:692    .text.Error_Handler:0000000000000000 $t
     /tmp/cch9Zuee.s:699    .text.Error_Handler:0000000000000000 Error_Handler

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_UART_Init
memset
HAL_PWR_EnableBkUpAccess
HAL_RCC_OscConfig
HAL_PWREx_EnableOverDrive
HAL_RCC_ClockConfig
HAL_RCCEx_PeriphCLKConfig
HAL_Init
MX_USB_DEVICE_Init
HAL_GPIO_TogglePin
