<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="287" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/Basic Functions/Bridges and Adaptors,Library/Basic Functions,Library,Library/Basic Functions/Bridges and Adaptors/Streaming,Project" />
 <window width="2576" height="1056" x="-8" y="-8" />
 <generation simulation="VERILOG" synthesis="NONE" testbench_simulation="VERILOG" />
</preferences>
