# 40-MHz-Multiplier
“This repository contains my Verilog RTL design optimized for 40 MHz operation. Includes source files, testbenches, and basic constraints used for simulation and synthesis. Created for learning, practice, and sharing my digital design work.”
