{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1456784280541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1456784280547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Feb 29 17:18:00 2016 " "Processing started: Mon Feb 29 17:18:00 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1456784280547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1456784280547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off top -c top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1456784280547 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_85c_slow.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_7_1200mv_85c_slow.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281044 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_0c_slow.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_7_1200mv_0c_slow.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281066 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_fast.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_fast.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281091 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top.vo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top.vo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281114 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_85c_v_slow.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_7_1200mv_85c_v_slow.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_7_1200mv_0c_v_slow.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_7_1200mv_0c_v_slow.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281153 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_min_1200mv_0c_v_fast.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_min_1200mv_0c_v_fast.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "top_v.sdo C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/ simulation " "Generated file top_v.sdo in folder \"C:/Users/Patrick/Documents/Sophomore Year (2015-2016)/Logic Design/Lab4/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1456784281194 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "710 " "Peak virtual memory: 710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1456784281267 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Feb 29 17:18:01 2016 " "Processing ended: Mon Feb 29 17:18:01 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1456784281267 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1456784281267 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1456784281267 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1456784281267 ""}
