*design* DebussyLib (btIdent Verdi3_L-2016.06-1)
Command arguments:
    +define+verilog
    -sv
    -f filelist.vc
        /home/ft/tree/v1.1/rtl/define.v
        /home/ft/tree/v1.1/rtl/led/led_key.v
        /home/ft/tree/v1.1/rtl/led/led_top.v
        /home/ft/tree/v1.1/rtl/led/led_key_old.v
        /home/ft/tree/v1.1/rtl/led/debounce.v
        /home/ft/tree/v1.1/rtl/sort/sort_define.v
        /home/ft/tree/v1.1/rtl/sort/quick_sort.v
        /home/ft/tree/v1.1/rtl/sort/quick_sort2.v
        /home/ft/tree/v1.1/rtl/sort/quick_sort3.v
        /home/ft/tree/v1.1/rtl/sort/quick_sort_top.v
        /home/ft/tree/v1.1/rtl/cpu/ex.v
        /home/ft/tree/v1.1/rtl/cpu/ex_mem.v
        /home/ft/tree/v1.1/rtl/cpu/id.v
        /home/ft/tree/v1.1/rtl/cpu/id_ex.v
        /home/ft/tree/v1.1/rtl/cpu/wb.v
        /home/ft/tree/v1.1/rtl/cpu/inst_rom.v
        /home/ft/tree/v1.1/rtl/cpu/mem.v
        /home/ft/tree/v1.1/rtl/cpu/openmips_min_sopc.v
        /home/ft/tree/v1.1/rtl/cpu/openmips.v
        /home/ft/tree/v1.1/rtl/cpu/pc_reg.v
        /home/ft/tree/v1.1/rtl/cpu/pc_id.v
        /home/ft/tree/v1.1/rtl/cpu/regfile.v
        /home/ft/tree/v1.1/rtl/cpu/hilo.v
        /home/ft/tree/v1.1/rtl/cpu/ctrl.v
        /home/ft/tree/v1.1/rtl/cpu/LLbit_reg.v
        /home/ft/tree/v1.1/rtl/cpu/data_ram.v
        /home/ft/tree/v1.1/rtl/cpu/cp0_reg.v
        /home/ft/tree/v1.1/rtl/led_new/led.v
        /home/ft/tree/v1.1/rtl/led_new/key_top.v
        /home/ft/tree/v1.1/rtl/led_new/key_anaysis.v
        /home/ft/tree/v1.1/rtl/led_new/debounce_new.v
        /home/ft/tree/v1.1/rtl/uart/uart_rx.v
        /home/ft/tree/v1.1/rtl/uart/uart_tx.v
        /home/ft/tree/v1.1/rtl/uart/uart_top.v
        /home/ft/tree/v1.1/rtl/seg/seg0.v
        /home/ft/tree/v1.1/rtl/seg/seg1.v
        /home/ft/tree/v1.1/rtl/seg/seg2.v
        /home/ft/tree/v1.1/rtl/seg/seg3.v
        /home/ft/tree/v1.1/rtl/seg/seg4.v
        /home/ft/tree/v1.1/rtl/seg/seg5.v
        /home/ft/tree/v1.1/rtl/seg/seg_top.v
        /home/ft/tree/v1.1/rtl/seg/seg_decoder.v
        /home/ft/tree/v1.1/rtl/buzzer_pwm_test/buzzer_pwm_top.v
        /home/ft/tree/v1.1/rtl/buzzer_pwm_test/pwm.v
        /home/ft/tree/v1.1/rtl/buzzer_pwm_test/debounce_for_buzzer.v
        /home/ft/tree/v1.1/rtl/spi_flash/flash_ctrl.v
        /home/ft/tree/v1.1/rtl/spi_flash/spi_flash_test.v
        /home/ft/tree/v1.1/rtl/spi_flash/spi_master.v
        /home/ft/tree/v1.1/rtl/M25P16_VG_V12/parameter.v
        /home/ft/tree/v1.1/rtl/M25P16_VG_V12/acdc_check.v
        /home/ft/tree/v1.1/rtl/M25P16_VG_V12/internal_logic.v
        /home/ft/tree/v1.1/rtl/M25P16_VG_V12/M25p16.v
        /home/ft/tree/v1.1/rtl/M25P16_VG_V12/memory_access.v
        /home/ft/tree/v1.1/rtl/rtc/ds1302_io.v
        /home/ft/tree/v1.1/rtl/rtc/ds1302.v
        /home/ft/tree/v1.1/rtl/rtc/ds1302_test.v
        /home/ft/tree/v1.1/rtl/rtc/rtc_top.v
        /home/ft/tree/v1.1/rtl/rtc/seg_for_rtc.v
        /home/ft/tree/v1.1/rtl/rtc/spi_master_for_rtc.v
        /home/ft/tree/v1.1/rtl/i2c_eeprom/EEPROM_AT24C64.v
        /home/ft/tree/v1.1/rtl/i2c_eeprom/debounce_for_i2c.v
        /home/ft/tree/v1.1/rtl/i2c_eeprom/i2c_eeprom_test.v
        /home/ft/tree/v1.1/rtl/i2c_eeprom/master.v
        /home/ft/tree/v1.1/rtl/i2c_eeprom/seg_for_i2c.v
        /home/ft/tree/v1.1/rtl/ram_fifo/ram.v
        /home/ft/tree/v1.1/rtl/ram_fifo/fifo.v
        /home/ft/tree/v1.1/rtl/clock/add_anaysis.v
        /home/ft/tree/v1.1/rtl/clock/clock_top.v
        /home/ft/tree/v1.1/rtl/clock/clock.v
        /home/ft/tree/v1.1/rtl/clock/debounce_for_clock.v
        /home/ft/tree/v1.1/rtl/clock/hour_clock.v
        /home/ft/tree/v1.1/rtl/clock/min_clock.v
        /home/ft/tree/v1.1/rtl/clock/mode_anaysis.v
        /home/ft/tree/v1.1/rtl/clock/second_clock.v
        /home/ft/tree/v1.1/rtl/clock/seg_for_clock.v
        /home/ft/tree/v1.1/rtl/clock/time_clock_select.v
        /home/ft/tree/v1.1/rtl/handshake/hand_rx.v
        /home/ft/tree/v1.1/rtl/handshake/hand_tx.v
        /home/ft/tree/v1.1/rtl/handshake/top.v
        /home/ft/tree/v1.1/rtl/AES/aes_top.v
        /home/ft/tree/v1.1/rtl/AES/aes.v
        /home/ft/tree/v1.1/rtl/ahb_sramc/ahb_slave_if.v
        /home/ft/tree/v1.1/rtl/ahb_sramc/sram_bist.v
        /home/ft/tree/v1.1/rtl/ahb_sramc/mbist_8kx8.v
        /home/ft/tree/v1.1/rtl/ahb_sramc/sram.v
        /home/ft/tree/v1.1/rtl/ahb_sramc/sram_top.v
        /home/ft/tree/v1.1/rtl/ahb_sramc/sram_core.v
        /home/ft/tree/v1.1/rtl/icache/miss_ctrl.v
        /home/ft/tree/v1.1/rtl/icache/inst_cache.v
        /home/ft/tree/v1.1/rtl/icache/icache_test.v
        /home/ft/tree/v1.1/rtl/icache/addr_arbit.v
        /home/ft/tree/v1.1/rtl/icache/sync.v
        /home/ft/tree/v1.1/rtl/icache/hit_ctrl.v
        /home/ft/tree/v1.1/rtl/dcache/dmiss_ctrl.v
        /home/ft/tree/v1.1/rtl/dcache/dcache_top.v
        /home/ft/tree/v1.1/rtl/dcache/dcache_test.v
        /home/ft/tree/v1.1/rtl/dcache/darbit.v
        /home/ft/tree/v1.1/rtl/dcache/dsync.v
        /home/ft/tree/v1.1/rtl/dcache/dhit_ctrl.v
        /home/ft/tree/v1.1/rtl/div_7/div_t7.v
        /home/ft/tree/v1.1/share/stack_MxN.v
        /home/ft/tree/v1.1/share/rf1_MxN.v
        /home/ft/tree/v1.1/share/sram_model.v
        /home/ft/tree/v1.1/sim/led/led_tb.v
        /home/ft/tree/v1.1/sim/share/share_tb.v
        /home/ft/tree/v1.1/sim/sort/sort_tb.v
        /home/ft/tree/v1.1/sim/cpu/except_tb.v
        /home/ft/tree/v1.1/sim/led_new/led_new_tb.v
        /home/ft/tree/v1.1/sim/uart/uart_test.v
        /home/ft/tree/v1.1/sim/seg/seg_test.v
        /home/ft/tree/v1.1/sim/buzzer_pwm/buzzer_pwm_tb.v
        /home/ft/tree/v1.1/sim/rtc/rtc_tb.v
        /home/ft/tree/v1.1/sim/i2c_eeprom/i2c_eeprom_tb.v
        /home/ft/tree/v1.1/sim/ram_fifo/fifo_test.v
        /home/ft/tree/v1.1/sim/clock/clock_tb.v
        /home/ft/tree/v1.1/sim/handshake/handshake_tb.v
        /home/ft/tree/v1.1/sim/AES/aes_test.v
        /home/ft/tree/v1.1/sim/ahb_sram/sram_tb.v
        /home/ft/tree/v1.1/sim/icache/icache_tb.v
        /home/ft/tree/v1.1/sim/dcache/dcache_tb.v
        /home/ft/tree/v1.1/sim/div7/div7_tb.v


*Warning* most significant bit in part-select is out of range
"/home/ft/tree/v1.1/rtl/ahb_sramc/ahb_slave_if.v", 83: 

*Warning* most significant bit in part-select is out of range
"/home/ft/tree/v1.1/rtl/ahb_sramc/ahb_slave_if.v", 83: 

*Warning* most significant bit in part-select is out of range
"/home/ft/tree/v1.1/rtl/icache/inst_cache.v", 132: 

*Warning* most significant bit in part-select is out of range
"/home/ft/tree/v1.1/rtl/icache/inst_cache.v", 132: 

*Warning* Range ignored for integer or time variables
"/home/ft/tree/v1.1/share/sram_model.v", 94: 

*Warning* Range ignored for integer or time variables
"/home/ft/tree/v1.1/share/sram_model.v", 116: 

*Warning* macro PATH_TO_TAG_TABLE redefined from (icache_tb.test0.inst_cache0.hit_ctrl0.tag_table``x``) to (dcache_tb.test0.top.hit0.tag_table``x``)
"/home/ft/tree/v1.1/sim/dcache/dcache_tb.v", 20: 
Highest level modules:
led_key_old
quick_sort2
quick_sort3
aes_top
led_tb
share_tb
sort_tb
except_tb
led_new_tb
uart_test
seg_test
buzzer_pwm_tb
rtc_tb
i2c_eeprom_tb
fifo_test
clock_tb
handshake_tb
aes_test
sram_tb
icache_tb
dcache_tb
div7_tb


*Warning* port sizes differ (5 vs 4) in port connection (port seg4_dig)
"/home/ft/tree/v1.1/rtl/seg/seg_decoder.v", 146: 

*Warning* port sizes differ (6 vs 4) in port connection (port seg5_dig)
"/home/ft/tree/v1.1/rtl/seg/seg_decoder.v", 154: 

*Warning* port sizes differ (256 vs 1) in port connection (port key_in)
"/home/ft/tree/v1.1/rtl/AES/aes_top.v", 153: 

*Warning* port sizes differ (16 vs 32) in port connection (port haddr)
"/home/ft/tree/v1.1/rtl/ahb_sramc/sram_top.v", 32: 

*Warning* port sizes differ (18 vs 20) in port connection (port miss_addr)
"/home/ft/tree/v1.1/rtl/icache/inst_cache.v", 132: 

*Warning* port sizes differ (3 vs 2) in port connection (port hburst)
"/home/ft/tree/v1.1/rtl/icache/icache_test.v", 32: 

*Warning* port sizes differ (3 vs 2) in port connection (port hburst)
"/home/ft/tree/v1.1/sim/dcache/dcache_tb.v", 135: 
Total	0 error(s),   14 warning(s)
