Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date             : Sat Mar 27 14:22:38 2021
| Host             : DESKTOP-K3HMOPR running 64-bit major release  (build 9200)
| Command          : report_power -file soc_wrapper_power_routed.rpt -pb soc_wrapper_power_summary_routed.pb -rpx soc_wrapper_power_routed.rpx
| Design           : soc_wrapper
| Device           : xc7z045ffg900-2
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.030        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 2.804        |
| Device Static (W)        | 0.226        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 79.6         |
| Junction Temperature (C) | 30.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.269 |        7 |       --- |             --- |
| Slice Logic              |     0.238 |    33611 |       --- |             --- |
|   LUT as Logic           |     0.187 |    11151 |    218600 |            5.10 |
|   Register               |     0.020 |    14486 |    437200 |            3.31 |
|   LUT as Distributed RAM |     0.012 |      772 |     70400 |            1.10 |
|   LUT as Shift Register  |     0.010 |      936 |     70400 |            1.33 |
|   CARRY4                 |     0.009 |      669 |     54650 |            1.22 |
|   F7/F8 Muxes            |    <0.001 |       93 |    218600 |            0.04 |
|   Others                 |     0.000 |     2525 |       --- |             --- |
| Signals                  |     0.316 |    24232 |       --- |             --- |
| Block RAM                |     0.093 |      7.5 |       545 |            1.38 |
| PLL                      |     0.102 |        1 |         8 |           12.50 |
| DSPs                     |     0.113 |       52 |       900 |            5.78 |
| I/O                      |     0.004 |        3 |       362 |            0.83 |
| PS7                      |     1.669 |        1 |       --- |             --- |
| Static Power             |     0.226 |          |           |                 |
| Total                    |     3.030 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.096 |       1.032 |      0.063 |
| Vccaux    |       1.800 |     0.095 |       0.053 |      0.041 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.009 |       0.007 |      0.002 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.837 |       0.818 |      0.019 |
| Vccpaux   |       1.800 |     0.084 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.018 |       0.015 |      0.003 |
| Vcco_ddr  |       1.500 |     0.459 |       0.457 |      0.002 |
| Vcco_mio0 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vcco_mio1 |       1.800 |     0.002 |       0.001 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+--------------------------+-----------------------------------------------+-----------------+
| Clock                    | Domain                                        | Constraint (ns) |
+--------------------------+-----------------------------------------------+-----------------+
| clk_out1_soc_clk_wiz_0_0 | soc_i/clk_wiz_0/inst/clk_out1_soc_clk_wiz_0_0 |             3.3 |
| clk_out2_soc_clk_wiz_0_0 | soc_i/clk_wiz_0/inst/clk_out2_soc_clk_wiz_0_0 |             2.2 |
| clkfbout_soc_clk_wiz_0_0 | soc_i/clk_wiz_0/inst/clkfbout_soc_clk_wiz_0_0 |            10.0 |
| sys_diff_clock_clk_p     | sys_diff_clock_clk_p                          |             5.0 |
+--------------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                              | Power (W) |
+---------------------------------------------------------------------------------------------------+-----------+
| soc_wrapper                                                                                       |     2.804 |
|   soc_i                                                                                           |     2.804 |
|     axi_bram_ctrl_0                                                                               |     0.014 |
|       U0                                                                                          |     0.014 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.014 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.014 |
|             GEN_ARB.I_SNG_PORT                                                                    |    <0.001 |
|             I_RD_CHNL                                                                             |     0.008 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |     0.003 |
|               BID_FIFO                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_bram_ctrl_1                                                                               |     0.012 |
|       U0                                                                                          |     0.012 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.012 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.012 |
|             GEN_ARB.I_SNG_PORT                                                                    |    <0.001 |
|             I_RD_CHNL                                                                             |     0.007 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |     0.003 |
|               BID_FIFO                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_bram_ctrl_2                                                                               |     0.011 |
|       U0                                                                                          |     0.011 |
|         gext_inst.abcv4_0_ext_inst                                                                |     0.011 |
|           GEN_AXI4.I_FULL_AXI                                                                     |     0.011 |
|             GEN_ARB.I_SNG_PORT                                                                    |    <0.001 |
|             I_RD_CHNL                                                                             |     0.007 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|             I_WR_CHNL                                                                             |     0.003 |
|               BID_FIFO                                                                            |    <0.001 |
|               I_WRAP_BRST                                                                         |    <0.001 |
|     axi_gpio_0                                                                                    |     0.007 |
|       U0                                                                                          |     0.007 |
|         AXI_LITE_IPIF_I                                                                           |     0.002 |
|           I_SLAVE_ATTACHMENT                                                                      |     0.002 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |     0.004 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |     0.002 |
|     axi_gpio_1                                                                                    |     0.007 |
|       U0                                                                                          |     0.007 |
|         AXI_LITE_IPIF_I                                                                           |     0.002 |
|           I_SLAVE_ATTACHMENT                                                                      |     0.002 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |     0.005 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |     0.003 |
|     axi_gpio_2                                                                                    |     0.007 |
|       U0                                                                                          |     0.007 |
|         AXI_LITE_IPIF_I                                                                           |     0.002 |
|           I_SLAVE_ATTACHMENT                                                                      |     0.002 |
|             I_DECODER                                                                             |    <0.001 |
|         gpio_core_1                                                                               |     0.004 |
|           Not_Dual.INPUT_DOUBLE_REGS3                                                             |     0.002 |
|     axi_smc                                                                                       |     0.361 |
|       inst                                                                                        |     0.361 |
|         clk_map                                                                                   |    <0.001 |
|           psr_aclk                                                                                |    <0.001 |
|             U0                                                                                    |    <0.001 |
|               EXT_LPF                                                                             |    <0.001 |
|                 ACTIVE_LOW_AUX.ACT_LO_AUX                                                         |    <0.001 |
|               SEQ                                                                                 |    <0.001 |
|                 SEQ_COUNTER                                                                       |    <0.001 |
|         m00_exit_pipeline                                                                         |     0.011 |
|           m00_exit                                                                                |     0.011 |
|             inst                                                                                  |     0.011 |
|               ar_reg                                                                              |     0.001 |
|               aw_reg                                                                              |     0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |     0.002 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.004 |
|               w_reg                                                                               |     0.003 |
|         m00_nodes                                                                                 |     0.025 |
|           m00_ar_node                                                                             |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.006 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |     0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_aw_node                                                                             |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_b_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_r_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m00_w_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         m01_exit_pipeline                                                                         |     0.018 |
|           m01_exit                                                                                |     0.018 |
|             inst                                                                                  |     0.018 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               splitter_inst                                                                       |     0.012 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.012 |
|                   RD.ar_channel_0                                                                 |     0.002 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |     0.002 |
|                       incr_cmd_0                                                                  |     0.001 |
|                   RD.r_channel_0                                                                  |     0.002 |
|                     rd_data_fifo_0                                                                |     0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |     0.003 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |     0.001 |
|                   WR.aw_channel_0                                                                 |     0.004 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |     0.001 |
|                       incr_cmd_0                                                                  |     0.001 |
|                     null_beat_supress_0                                                           |     0.002 |
|                   WR.b_channel_0                                                                  |     0.001 |
|                     gen_b_fifo.bid_fifo_0                                                         |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                       |    <0.001 |
|               w_reg                                                                               |     0.002 |
|         m01_nodes                                                                                 |     0.014 |
|           m01_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m01_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m01_b_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m01_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.004 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m01_w_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         m02_exit_pipeline                                                                         |     0.018 |
|           m02_exit                                                                                |     0.018 |
|             inst                                                                                  |     0.018 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               splitter_inst                                                                       |     0.013 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.013 |
|                   RD.ar_channel_0                                                                 |     0.002 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |     0.002 |
|                       incr_cmd_0                                                                  |     0.001 |
|                   RD.r_channel_0                                                                  |     0.002 |
|                     rd_data_fifo_0                                                                |     0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |     0.003 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |     0.001 |
|                   WR.aw_channel_0                                                                 |     0.005 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |     0.001 |
|                       incr_cmd_0                                                                  |     0.001 |
|                     null_beat_supress_0                                                           |     0.002 |
|                   WR.b_channel_0                                                                  |     0.001 |
|                     gen_b_fifo.bid_fifo_0                                                         |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                       |    <0.001 |
|               w_reg                                                                               |     0.002 |
|         m02_nodes                                                                                 |     0.015 |
|           m02_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m02_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m02_b_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m02_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m02_w_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         m03_exit_pipeline                                                                         |     0.018 |
|           m03_exit                                                                                |     0.018 |
|             inst                                                                                  |     0.018 |
|               ar_reg                                                                              |    <0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |    <0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|               r_reg                                                                               |     0.002 |
|               splitter_inst                                                                       |     0.013 |
|                 gen_axi4lite.axilite_b2s                                                          |     0.012 |
|                   RD.ar_channel_0                                                                 |     0.002 |
|                     ar_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |     0.002 |
|                       incr_cmd_0                                                                  |     0.002 |
|                   RD.r_channel_0                                                                  |     0.002 |
|                     rd_data_fifo_0                                                                |     0.001 |
|                     transaction_fifo_0                                                            |    <0.001 |
|                   SI_REG                                                                          |     0.003 |
|                     ar_pipe                                                                       |    <0.001 |
|                     aw_pipe                                                                       |    <0.001 |
|                     b_pipe                                                                        |    <0.001 |
|                     r_pipe                                                                        |     0.001 |
|                   WR.aw_channel_0                                                                 |     0.004 |
|                     aw_cmd_fsm_0                                                                  |    <0.001 |
|                     cmd_translator_0                                                              |     0.001 |
|                       incr_cmd_0                                                                  |     0.001 |
|                     null_beat_supress_0                                                           |     0.002 |
|                   WR.b_channel_0                                                                  |     0.001 |
|                     gen_b_fifo.bid_fifo_0                                                         |    <0.001 |
|                     gen_b_fifo.bresp_fifo_0                                                       |    <0.001 |
|               w_reg                                                                               |     0.002 |
|         m03_nodes                                                                                 |     0.015 |
|           m03_ar_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m03_aw_node                                                                             |     0.002 |
|             inst                                                                                  |     0.002 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m03_b_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m03_r_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m03_w_node                                                                              |     0.004 |
|             inst                                                                                  |     0.004 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         m04_exit_pipeline                                                                         |     0.010 |
|           m04_exit                                                                                |     0.010 |
|             inst                                                                                  |     0.010 |
|               ar_reg                                                                              |     0.001 |
|               aw_reg                                                                              |     0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |     0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.004 |
|               w_reg                                                                               |     0.002 |
|         m04_nodes                                                                                 |     0.018 |
|           m04_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m04_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m04_b_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.002 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m04_r_node                                                                              |     0.005 |
|             inst                                                                                  |     0.005 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m04_w_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         m05_exit_pipeline                                                                         |     0.010 |
|           m05_exit                                                                                |     0.010 |
|             inst                                                                                  |     0.010 |
|               ar_reg                                                                              |     0.001 |
|               aw_reg                                                                              |    <0.001 |
|               b_reg                                                                               |    <0.001 |
|               exit_inst                                                                           |     0.001 |
|                 gen_r_cmd_fifo.r_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                 gen_w_cmd_fifo.w_cmd_fifo                                                         |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|               r_reg                                                                               |     0.004 |
|               w_reg                                                                               |     0.002 |
|         m05_nodes                                                                                 |     0.018 |
|           m05_ar_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m05_aw_node                                                                             |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m05_b_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_6                                   |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m05_r_node                                                                              |     0.006 |
|             inst                                                                                  |     0.006 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_52                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           m05_w_node                                                                              |     0.003 |
|             inst                                                                                  |     0.003 |
|               inst_mi_handler                                                                     |     0.003 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |    <0.001 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |    <0.001 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_59                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         s00_entry_pipeline                                                                        |     0.106 |
|           s00_mmu                                                                                 |     0.030 |
|             inst                                                                                  |     0.030 |
|               ar_reg_stall                                                                        |     0.004 |
|               ar_sreg                                                                             |     0.003 |
|               aw_reg_stall                                                                        |     0.004 |
|               aw_sreg                                                                             |     0.003 |
|               b_sreg                                                                              |     0.002 |
|               gen_endpoint.decerr_slave_inst                                                      |     0.003 |
|               gen_wroute_fifo.wroute_fifo                                                         |    <0.001 |
|                 gen_srls[0].srl_nx1                                                               |    <0.001 |
|                 gen_srls[1].srl_nx1                                                               |    <0.001 |
|                 gen_srls[2].srl_nx1                                                               |    <0.001 |
|                 gen_srls[3].srl_nx1                                                               |    <0.001 |
|                 gen_srls[4].srl_nx1                                                               |    <0.001 |
|                 gen_srls[5].srl_nx1                                                               |    <0.001 |
|               gen_wroute_fifo.wroute_split                                                        |    <0.001 |
|               r_sreg                                                                              |     0.005 |
|               w_sreg                                                                              |     0.003 |
|           s00_si_converter                                                                        |     0.054 |
|             inst                                                                                  |     0.054 |
|               converter.wrap_narrow_inst                                                          |     0.053 |
|                 ar_reg_slice                                                                      |     0.004 |
|                 aw_reg_slice                                                                      |     0.003 |
|                 gen_thread_arb.r_thread_arb                                                       |     0.002 |
|                 gen_thread_loop[0].r_cmd_fifo                                                     |     0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[0].r_payld_fifo                                                   |     0.006 |
|                   cmd_fifo                                                                        |     0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |     0.002 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[1].r_cmd_fifo                                                     |     0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[1].r_payld_fifo                                                   |     0.006 |
|                   cmd_fifo                                                                        |     0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |     0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[2].r_cmd_fifo                                                     |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[2].r_payld_fifo                                                   |     0.006 |
|                   cmd_fifo                                                                        |     0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |     0.002 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[3].r_cmd_fifo                                                     |     0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 gen_thread_loop[3].r_payld_fifo                                                   |     0.005 |
|                   cmd_fifo                                                                        |     0.001 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[11].srl_nx1                                                            |    <0.001 |
|                   gen_srls[12].srl_nx1                                                            |    <0.001 |
|                   gen_srls[13].srl_nx1                                                            |    <0.001 |
|                   gen_srls[14].srl_nx1                                                            |    <0.001 |
|                   gen_srls[15].srl_nx1                                                            |    <0.001 |
|                   gen_srls[16].srl_nx1                                                            |    <0.001 |
|                   gen_srls[17].srl_nx1                                                            |    <0.001 |
|                   gen_srls[18].srl_nx1                                                            |    <0.001 |
|                   gen_srls[19].srl_nx1                                                            |    <0.001 |
|                   gen_srls[20].srl_nx1                                                            |    <0.001 |
|                   gen_srls[21].srl_nx1                                                            |    <0.001 |
|                   gen_srls[22].srl_nx1                                                            |    <0.001 |
|                   gen_srls[23].srl_nx1                                                            |    <0.001 |
|                   gen_srls[24].srl_nx1                                                            |    <0.001 |
|                   gen_srls[25].srl_nx1                                                            |    <0.001 |
|                   gen_srls[26].srl_nx1                                                            |    <0.001 |
|                   gen_srls[27].srl_nx1                                                            |    <0.001 |
|                   gen_srls[28].srl_nx1                                                            |    <0.001 |
|                   gen_srls[29].srl_nx1                                                            |    <0.001 |
|                   gen_srls[30].srl_nx1                                                            |    <0.001 |
|                   gen_srls[31].srl_nx1                                                            |    <0.001 |
|                   gen_srls[32].srl_nx1                                                            |    <0.001 |
|                   gen_srls[33].srl_nx1                                                            |    <0.001 |
|                   gen_srls[34].srl_nx1                                                            |    <0.001 |
|                   gen_srls[35].srl_nx1                                                            |    <0.001 |
|                   gen_srls[37].srl_nx1                                                            |    <0.001 |
|                   gen_srls[38].srl_nx1                                                            |    <0.001 |
|                   gen_srls[39].srl_nx1                                                            |    <0.001 |
|                   gen_srls[40].srl_nx1                                                            |     0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|                   gen_srls[8].srl_nx1                                                             |    <0.001 |
|                   gen_srls[9].srl_nx1                                                             |    <0.001 |
|                 w_cmd_fifo                                                                        |     0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[10].srl_nx1                                                            |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                 w_payld_fifo                                                                      |     0.007 |
|                   cmd_fifo                                                                        |     0.002 |
|                     gen_srls[0].srl_nx1                                                           |    <0.001 |
|                     gen_srls[10].srl_nx1                                                          |    <0.001 |
|                     gen_srls[11].srl_nx1                                                          |    <0.001 |
|                     gen_srls[1].srl_nx1                                                           |    <0.001 |
|                     gen_srls[2].srl_nx1                                                           |    <0.001 |
|                     gen_srls[3].srl_nx1                                                           |    <0.001 |
|                     gen_srls[8].srl_nx1                                                           |    <0.001 |
|                     gen_srls[9].srl_nx1                                                           |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[100].srl_nx1                                                           |    <0.001 |
|                   gen_srls[101].srl_nx1                                                           |    <0.001 |
|                   gen_srls[102].srl_nx1                                                           |    <0.001 |
|                   gen_srls[103].srl_nx1                                                           |     0.002 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                   gen_srls[4].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[68].srl_nx1                                                            |    <0.001 |
|                   gen_srls[69].srl_nx1                                                            |    <0.001 |
|                   gen_srls[70].srl_nx1                                                            |    <0.001 |
|                   gen_srls[71].srl_nx1                                                            |    <0.001 |
|                   gen_srls[72].srl_nx1                                                            |    <0.001 |
|                   gen_srls[73].srl_nx1                                                            |    <0.001 |
|                   gen_srls[74].srl_nx1                                                            |    <0.001 |
|                   gen_srls[75].srl_nx1                                                            |    <0.001 |
|                   gen_srls[76].srl_nx1                                                            |    <0.001 |
|                   gen_srls[77].srl_nx1                                                            |    <0.001 |
|                   gen_srls[78].srl_nx1                                                            |    <0.001 |
|                   gen_srls[79].srl_nx1                                                            |    <0.001 |
|                   gen_srls[80].srl_nx1                                                            |    <0.001 |
|                   gen_srls[81].srl_nx1                                                            |    <0.001 |
|                   gen_srls[82].srl_nx1                                                            |    <0.001 |
|                   gen_srls[83].srl_nx1                                                            |    <0.001 |
|                   gen_srls[84].srl_nx1                                                            |    <0.001 |
|                   gen_srls[85].srl_nx1                                                            |    <0.001 |
|                   gen_srls[86].srl_nx1                                                            |    <0.001 |
|                   gen_srls[87].srl_nx1                                                            |    <0.001 |
|                   gen_srls[88].srl_nx1                                                            |    <0.001 |
|                   gen_srls[89].srl_nx1                                                            |    <0.001 |
|                   gen_srls[90].srl_nx1                                                            |    <0.001 |
|                   gen_srls[91].srl_nx1                                                            |    <0.001 |
|                   gen_srls[92].srl_nx1                                                            |    <0.001 |
|                   gen_srls[93].srl_nx1                                                            |    <0.001 |
|                   gen_srls[94].srl_nx1                                                            |    <0.001 |
|                   gen_srls[95].srl_nx1                                                            |    <0.001 |
|                   gen_srls[96].srl_nx1                                                            |    <0.001 |
|                   gen_srls[97].srl_nx1                                                            |    <0.001 |
|                   gen_srls[98].srl_nx1                                                            |    <0.001 |
|                   gen_srls[99].srl_nx1                                                            |    <0.001 |
|               splitter_inst                                                                       |    <0.001 |
|                 gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[5].srl_nx1                                                             |    <0.001 |
|                   gen_srls[6].srl_nx1                                                             |    <0.001 |
|                   gen_srls[7].srl_nx1                                                             |    <0.001 |
|           s00_transaction_regulator                                                               |     0.022 |
|             inst                                                                                  |     0.022 |
|               gen_endpoint.gen_r_multithread.r_multithread                                        |     0.011 |
|                 aid_encode                                                                        |    <0.001 |
|                 allocate_queue                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 cmd_reg                                                                           |     0.006 |
|               gen_endpoint.gen_w_multithread.w_multithread                                        |     0.011 |
|                 aid_encode                                                                        |    <0.001 |
|                 allocate_queue                                                                    |    <0.001 |
|                   gen_srls[0].srl_nx1                                                             |    <0.001 |
|                   gen_srls[1].srl_nx1                                                             |    <0.001 |
|                   gen_srls[2].srl_nx1                                                             |    <0.001 |
|                   gen_srls[3].srl_nx1                                                             |    <0.001 |
|                 cmd_reg                                                                           |     0.005 |
|         s00_nodes                                                                                 |     0.045 |
|           s00_ar_node                                                                             |     0.009 |
|             inst                                                                                  |     0.009 |
|               inst_mi_handler                                                                     |     0.009 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.006 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.006 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |     0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |     0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_aw_node                                                                             |     0.008 |
|             inst                                                                                  |     0.008 |
|               inst_mi_handler                                                                     |     0.008 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.005 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.005 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.003 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_108_113                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_114_119                               |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_96_101                                |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |     0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |     0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|           s00_b_node                                                                              |     0.007 |
|             inst                                                                                  |     0.007 |
|               inst_mi_handler                                                                     |     0.005 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.003 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.003 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |     0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_oh_to_bin_source                                                           |    <0.001 |
|                   inst_pipeline_recv                                                              |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |     0.002 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |     0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter           |    <0.001 |
|           s00_r_node                                                                              |     0.012 |
|             inst                                                                                  |     0.012 |
|               inst_mi_handler                                                                     |     0.010 |
|                 gen_normal_area.gen_node_prog_full.inst_node_prog_full                            |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.008 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.008 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |     0.002 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.004 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |     0.001 |
|                 inst_ingress                                                                      |    <0.001 |
|                   inst_pipeline_valid                                                             |    <0.001 |
|               inst_si_handler                                                                     |     0.002 |
|                 gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter                            |     0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[0].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[1].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[2].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[3].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[4].inst_req_counter           |    <0.001 |
|                 gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter           |    <0.001 |
|           s00_w_node                                                                              |     0.008 |
|             inst                                                                                  |     0.008 |
|               inst_mi_handler                                                                     |     0.007 |
|                 gen_normal_area.gen_fifo_req.inst_fifo_req                                        |     0.002 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.002 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_0_5                                   |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_6_11                                  |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_node_payld                                              |     0.004 |
|                   gen_xpm_memory_fifo.inst_fifo                                                   |     0.004 |
|                     gen_mem_rep[0].inst_rd_addrb                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_wr_addra                                                  |    <0.001 |
|                     gen_mem_rep[0].inst_xpm_memory                                                |     0.002 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_30_35                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_36_41                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_42_47                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_48_53                                 |    <0.001 |
|                       gen_wr_a.gen_word_narrow.mem_reg_0_31_54_56                                 |    <0.001 |
|                     gen_wr.inst_wr_addra_p1                                                       |    <0.001 |
|                 gen_normal_area.inst_fifo_send                                                    |     0.001 |
|               inst_si_handler                                                                     |    <0.001 |
|                 inst_arb_stall_late                                                               |    <0.001 |
|         switchboards                                                                              |     0.020 |
|           ar_switchboard                                                                          |     0.005 |
|             inst                                                                                  |     0.005 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[5].inst_opipe_payld                                                          |    <0.001 |
|           aw_switchboard                                                                          |     0.005 |
|             inst                                                                                  |     0.005 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[5].inst_opipe_payld                                                          |    <0.001 |
|           b_switchboard                                                                           |    <0.001 |
|             inst                                                                                  |    <0.001 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                             |    <0.001 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|           r_switchboard                                                                           |     0.005 |
|             inst                                                                                  |     0.005 |
|               gen_mi[0].inst_onehot_to_binary_encoder                                             |     0.003 |
|               gen_mi[0].inst_opipe_payld                                                          |     0.002 |
|           w_switchboard                                                                           |     0.004 |
|             inst                                                                                  |     0.004 |
|               gen_mi[0].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[1].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[2].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[3].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[4].inst_opipe_payld                                                          |    <0.001 |
|               gen_mi[5].inst_opipe_payld                                                          |    <0.001 |
|     clk_wiz_0                                                                                     |     0.109 |
|       inst                                                                                        |     0.109 |
|     control_unit                                                                                  |    <0.001 |
|       acc_state                                                                                   |    <0.001 |
|         c_counter_binary_0                                                                        |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_baseblox.i_baseblox_counter                                                       |    <0.001 |
|                 the_addsub                                                                        |    <0.001 |
|                   no_pipelining.the_addsub                                                        |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                       i_q.i_simple.qreg                                                           |    <0.001 |
|         n_x_0                                                                                     |     0.000 |
|         n_x_1                                                                                     |     0.000 |
|         s_0_RnM                                                                                   |    <0.001 |
|         s_0_c                                                                                     |    <0.001 |
|         s_1_RnM                                                                                   |    <0.001 |
|         s_2_RnM                                                                                   |    <0.001 |
|         s_3_RnM                                                                                   |    <0.001 |
|         util_reduced_logic_0                                                                      |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         x_0                                                                                       |     0.000 |
|         x_1                                                                                       |     0.000 |
|         xlconcat_0                                                                                |     0.000 |
|       avg_err_state                                                                               |    <0.001 |
|         c_0                                                                                       |     0.000 |
|         c_1                                                                                       |     0.000 |
|         c_2                                                                                       |     0.000 |
|         c_3                                                                                       |     0.000 |
|         c_4                                                                                       |     0.000 |
|         c_5                                                                                       |     0.000 |
|         c_6                                                                                       |     0.000 |
|         c_7                                                                                       |     0.000 |
|         c_8                                                                                       |     0.000 |
|         c_counter_binary_0                                                                        |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_baseblox.i_baseblox_counter                                                       |    <0.001 |
|                 the_addsub                                                                        |    <0.001 |
|                   no_pipelining.the_addsub                                                        |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                       i_q.i_simple.qreg                                                           |    <0.001 |
|         n_x_0                                                                                     |     0.000 |
|         n_x_1                                                                                     |     0.000 |
|         n_x_2                                                                                     |     0.000 |
|         n_x_3                                                                                     |     0.000 |
|         s_0_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_1_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_2_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_3_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_4_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_5_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_6_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_7_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         s_8_RnM                                                                                   |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         util_reduced_logic_0                                                                      |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         util_vector_logic_0                                                                       |    <0.001 |
|         util_vector_logic_1                                                                       |    <0.001 |
|         util_vector_logic_2                                                                       |    <0.001 |
|         util_vector_logic_3                                                                       |    <0.001 |
|         util_vector_logic_4                                                                       |    <0.001 |
|         util_vector_logic_5                                                                       |    <0.001 |
|         util_vector_logic_6                                                                       |    <0.001 |
|         x_0                                                                                       |     0.000 |
|         x_1                                                                                       |     0.000 |
|         x_2                                                                                       |     0.000 |
|         x_3                                                                                       |     0.000 |
|         xlconcat_0                                                                                |     0.000 |
|     datapath                                                                                      |     0.605 |
|       acc_group                                                                                   |     0.020 |
|         b_00                                                                                      |     0.000 |
|         b_01                                                                                      |     0.000 |
|         b_02                                                                                      |     0.000 |
|         b_03                                                                                      |     0.000 |
|         b_10                                                                                      |     0.000 |
|         b_11                                                                                      |     0.000 |
|         b_12                                                                                      |     0.000 |
|         b_13                                                                                      |     0.000 |
|         util_reduced_logic_1                                                                      |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         util_vector_logic_0                                                                       |    <0.001 |
|         util_vector_logic_1                                                                       |    <0.001 |
|         xbip_dsp48_macro_0                                                                        |     0.005 |
|           U0                                                                                      |     0.005 |
|             i_synth                                                                               |     0.005 |
|               i_synth_option.i_synth_model                                                        |     0.005 |
|                 opt_7series.i_uniwrap                                                             |     0.005 |
|         xbip_dsp48_macro_1                                                                        |     0.001 |
|           U0                                                                                      |     0.001 |
|             i_synth                                                                               |     0.001 |
|               i_synth_option.i_synth_model                                                        |     0.001 |
|                 opt_7series.i_uniwrap                                                             |     0.001 |
|         xbip_dsp48_macro_2                                                                        |     0.002 |
|           U0                                                                                      |     0.002 |
|             i_synth                                                                               |     0.002 |
|               i_synth_option.i_synth_model                                                        |     0.002 |
|                 opt_7series.i_uniwrap                                                             |     0.002 |
|         xbip_dsp48_macro_3                                                                        |     0.004 |
|           U0                                                                                      |     0.004 |
|             i_synth                                                                               |     0.004 |
|               i_synth_option.i_synth_model                                                        |     0.004 |
|                 opt_7series.i_uniwrap                                                             |     0.004 |
|         xbip_dsp48_macro_4                                                                        |     0.002 |
|           U0                                                                                      |     0.002 |
|             i_synth                                                                               |     0.002 |
|               i_synth_option.i_synth_model                                                        |     0.002 |
|                 opt_7series.i_uniwrap                                                             |     0.002 |
|         xbip_dsp48_macro_5                                                                        |     0.002 |
|           U0                                                                                      |     0.002 |
|             i_synth                                                                               |     0.002 |
|               i_synth_option.i_synth_model                                                        |     0.002 |
|                 opt_7series.i_uniwrap                                                             |     0.002 |
|         xbip_dsp48_macro_6                                                                        |     0.004 |
|           U0                                                                                      |     0.004 |
|             i_synth                                                                               |     0.004 |
|               i_synth_option.i_synth_model                                                        |     0.004 |
|                 opt_7series.i_uniwrap                                                             |     0.004 |
|         xlconcat_1                                                                                |     0.000 |
|         xlconcat_2                                                                                |     0.000 |
|         xlconcat_3                                                                                |     0.000 |
|         xlconcat_4                                                                                |     0.000 |
|         xlconcat_5                                                                                |     0.000 |
|         xlconcat_6                                                                                |     0.000 |
|         xlconcat_7                                                                                |     0.000 |
|         xlconcat_8                                                                                |     0.000 |
|         xlconcat_9                                                                                |     0.000 |
|         xlconstant_0                                                                              |     0.000 |
|         xlconstant_2                                                                              |     0.000 |
|         xlslice_0                                                                                 |     0.000 |
|         xlslice_1                                                                                 |     0.000 |
|         xlslice_5                                                                                 |     0.000 |
|         xlslice_7                                                                                 |     0.000 |
|       addr_cont                                                                                   |    <0.001 |
|         c_counter_binary_0                                                                        |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_baseblox.i_baseblox_counter                                                       |    <0.001 |
|                 the_addsub                                                                        |    <0.001 |
|                   no_pipelining.the_addsub                                                        |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                       i_q.i_simple.qreg                                                           |    <0.001 |
|         util_reduced_logic_0                                                                      |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         util_vector_logic_0                                                                       |     0.000 |
|         util_vector_logic_1                                                                       |    <0.001 |
|       avg_pair                                                                                    |     0.198 |
|         c_shift_ram_0                                                                             |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_bb_inst                                                                           |    <0.001 |
|                 gen_output_regs.output_regs                                                       |    <0.001 |
|         c_shift_ram_1                                                                             |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_bb_inst                                                                           |    <0.001 |
|                 gen_output_regs.output_regs                                                       |    <0.001 |
|         div_gen_0                                                                                 |     0.097 |
|           U0                                                                                      |     0.097 |
|             i_synth                                                                               |     0.097 |
|               i_nd_to_rdy                                                                         |    <0.001 |
|               i_nonzero_fract.i_synth                                                             |     0.097 |
|                 opt_high_radix.i_nonzero_fract.i_high_radix                                       |     0.097 |
|                   i_denom_est_bypass                                                              |     0.002 |
|                   i_est_prescale_balance                                                          |     0.002 |
|                   i_estimator                                                                     |     0.013 |
|                     i_coarse_est                                                                  |    <0.001 |
|                     i_lut                                                                         |     0.007 |
|                       i_synth_opt.i_synth                                                         |     0.007 |
|                     i_multadd                                                                     |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_x_bypass                                                                    |     0.001 |
|                   i_fix_prenorm.i_prenormalizer                                                   |     0.013 |
|                     i_layer[2].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[2].i_shift_data                                                       |     0.002 |
|                     i_layer[4].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[4].i_shift_data                                                       |     0.002 |
|                     i_layer[6].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[6].i_shift_data                                                       |     0.004 |
|                   i_fix_prenorm.i_shift_del                                                       |    <0.001 |
|                   i_fixed.i_fix_to_flt                                                            |     0.006 |
|                     i_fpo                                                                         |     0.006 |
|                       FIX_TO_FLT_OP.SPD.OP                                                        |     0.006 |
|                         EXP                                                                       |    <0.001 |
|                           EXP_MOD_DEL                                                             |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           IP_SIGN_DELAY                                                           |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ZERO_DELAY                                                              |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         LZE                                                                       |    <0.001 |
|                           ENCODE[0].DIST_DEL                                                      |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ENCODE[0].MUX_0                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ENCODE[0].MUX_Z                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ENCODE[1].DIST_DEL                                                      |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ENCODE[1].MUX_0                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ZERO_DET_CC_1                                                           |    <0.001 |
|                           ZERO_DET_CC_2.CC                                                        |    <0.001 |
|                         M_ABS                                                                     |    <0.001 |
|                           Q_DEL                                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         NORM_SHIFT                                                                |     0.002 |
|                           MUX_LOOP[0].DEL_SHIFT                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           MUX_LOOP[1].DEL_SHIFT                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         OP                                                                        |     0.001 |
|                         ROUND                                                                     |     0.001 |
|                           LOGIC.RND1                                                              |    <0.001 |
|                             Q_DEL                                                                 |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           LOGIC.RND2                                                              |    <0.001 |
|                             Q_DEL                                                                 |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           RND_BIT_GEN                                                             |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                   |    <0.001 |
|                         Z_C_DEL                                                                   |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                   i_fixed.i_negate_del                                                            |    <0.001 |
|                   i_flow_ctrl                                                                     |    <0.001 |
|                   i_iterative_unit                                                                |     0.036 |
|                     i_est_reg                                                                     |     0.003 |
|                     i_extra_digits.i_add                                                          |    <0.001 |
|                       i_synth_option.i_synth_model                                                |    <0.001 |
|                         opt_vx7.i_uniwrap                                                         |    <0.001 |
|                     i_extra_digits.i_est_carousel                                                 |    <0.001 |
|                     i_extra_digits.i_est_reg                                                      |    <0.001 |
|                     i_extra_digits.i_extra_digit_carrysave_carousel                               |    <0.001 |
|                     i_extra_digits.i_extra_digit_subtract_del                                     |    <0.001 |
|                     i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel          |    <0.001 |
|                     i_extra_digits.i_extra_digits[2].lower_digits.i_extra_digit_carousel          |    <0.001 |
|                     i_extra_digits.i_extra_digits[3].top_digit.i_extra_digit_reg                  |    <0.001 |
|                     i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg                          |    <0.001 |
|                     i_extra_digits.i_multadd                                                      |     0.003 |
|                       i_synth_option.i_synth_model                                                |     0.003 |
|                         opt_vx7.i_uniwrap                                                         |     0.003 |
|                     i_nd_del                                                                      |    <0.001 |
|                     i_nd_pipe                                                                     |    <0.001 |
|                     i_nd_pipe2                                                                    |    <0.001 |
|                     i_splice[1].i_add                                                             |     0.001 |
|                       i_synth_option.i_synth_model                                                |     0.001 |
|                         opt_vx7.i_uniwrap                                                         |     0.001 |
|                     i_splice[1].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[1].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[1].i_denom_reg                                                       |    <0.001 |
|                     i_splice[1].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[1].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[1].i_residue_reg                                                     |    <0.001 |
|                     i_splice[2].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[2].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[2].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[2].i_denom_reg                                                       |    <0.001 |
|                     i_splice[2].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[2].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[2].i_residue_reg                                                     |     0.001 |
|                     i_splice[3].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[3].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[3].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[3].i_denom_reg                                                       |    <0.001 |
|                     i_splice[3].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[3].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[3].i_residue_reg                                                     |     0.001 |
|                     i_subtract_reg                                                                |    <0.001 |
|                   i_numer_del                                                                     |     0.005 |
|                   i_prescaler                                                                     |     0.006 |
|                     gDSP.gDSP_only.iDSP                                                           |     0.006 |
|                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   i_quotient_collector                                                            |     0.014 |
|                     i_typical_case.i_addsub                                                       |     0.011 |
|                       i_vx5_sp3.i_casc_dsp48.i_bypass_balance                                     |    <0.001 |
|                       i_vx5_sp3.i_casc_dsp48.i_lower_addsub                                       |     0.003 |
|                         i_synth_option.i_synth_model                                              |     0.003 |
|                           opt_vx7.i_uniwrap                                                       |     0.003 |
|                       i_vx5_sp3.i_casc_dsp48.i_lower_p_balance                                    |     0.002 |
|                       i_vx5_sp3.i_casc_dsp48.i_negate_balance                                     |    <0.001 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_addsub                                       |     0.003 |
|                         i_synth_option.i_synth_model                                              |     0.003 |
|                           opt_vx7.i_uniwrap                                                       |     0.003 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_digit_balance                                |     0.002 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_result_balance                               |     0.002 |
|                     i_typical_case.i_negate_carousel                                              |    <0.001 |
|                     i_typical_case.i_quot_carousel_balance                                        |     0.003 |
|         div_gen_1                                                                                 |     0.101 |
|           U0                                                                                      |     0.101 |
|             i_synth                                                                               |     0.101 |
|               i_nd_to_rdy                                                                         |    <0.001 |
|               i_nonzero_fract.i_synth                                                             |     0.101 |
|                 opt_high_radix.i_nonzero_fract.i_high_radix                                       |     0.101 |
|                   i_denom_est_bypass                                                              |     0.002 |
|                   i_est_prescale_balance                                                          |     0.002 |
|                   i_estimator                                                                     |     0.013 |
|                     i_coarse_est                                                                  |    <0.001 |
|                     i_lut                                                                         |     0.007 |
|                       i_synth_opt.i_synth                                                         |     0.007 |
|                     i_multadd                                                                     |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_x_bypass                                                                    |     0.001 |
|                   i_fix_prenorm.i_prenormalizer                                                   |     0.015 |
|                     i_layer[2].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[2].i_shift_data                                                       |     0.002 |
|                     i_layer[4].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[4].i_shift_data                                                       |     0.003 |
|                     i_layer[6].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[6].i_shift_data                                                       |     0.004 |
|                   i_fix_prenorm.i_shift_del                                                       |    <0.001 |
|                   i_fixed.i_fix_to_flt                                                            |     0.006 |
|                     i_fpo                                                                         |     0.006 |
|                       FIX_TO_FLT_OP.SPD.OP                                                        |     0.006 |
|                         EXP                                                                       |    <0.001 |
|                           EXP_MOD_DEL                                                             |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           IP_SIGN_DELAY                                                           |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ZERO_DELAY                                                              |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         LZE                                                                       |    <0.001 |
|                           ENCODE[0].DIST_DEL                                                      |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ENCODE[0].MUX_0                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ENCODE[0].MUX_Z                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ENCODE[1].DIST_DEL                                                      |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ENCODE[1].MUX_0                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ZERO_DET_CC_1                                                           |    <0.001 |
|                           ZERO_DET_CC_2.CC                                                        |    <0.001 |
|                         M_ABS                                                                     |    <0.001 |
|                           Q_DEL                                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         NORM_SHIFT                                                                |     0.002 |
|                           MUX_LOOP[0].DEL_SHIFT                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           MUX_LOOP[1].DEL_SHIFT                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         OP                                                                        |     0.001 |
|                         ROUND                                                                     |     0.001 |
|                           LOGIC.RND1                                                              |    <0.001 |
|                             Q_DEL                                                                 |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           LOGIC.RND2                                                              |    <0.001 |
|                             Q_DEL                                                                 |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           RND_BIT_GEN                                                             |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                   |    <0.001 |
|                         Z_C_DEL                                                                   |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                   i_fixed.i_negate_del                                                            |    <0.001 |
|                   i_flow_ctrl                                                                     |    <0.001 |
|                   i_iterative_unit                                                                |     0.036 |
|                     i_est_reg                                                                     |     0.002 |
|                     i_extra_digits.i_add                                                          |    <0.001 |
|                       i_synth_option.i_synth_model                                                |    <0.001 |
|                         opt_vx7.i_uniwrap                                                         |    <0.001 |
|                     i_extra_digits.i_est_carousel                                                 |    <0.001 |
|                     i_extra_digits.i_est_reg                                                      |    <0.001 |
|                     i_extra_digits.i_extra_digit_carrysave_carousel                               |    <0.001 |
|                     i_extra_digits.i_extra_digit_subtract_del                                     |    <0.001 |
|                     i_extra_digits.i_extra_digits[1].lower_digits.i_extra_digit_carousel          |    <0.001 |
|                     i_extra_digits.i_extra_digits[2].lower_digits.i_extra_digit_carousel          |    <0.001 |
|                     i_extra_digits.i_extra_digits[3].top_digit.i_extra_digit_reg                  |    <0.001 |
|                     i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg                          |    <0.001 |
|                     i_extra_digits.i_multadd                                                      |     0.003 |
|                       i_synth_option.i_synth_model                                                |     0.003 |
|                         opt_vx7.i_uniwrap                                                         |     0.003 |
|                     i_nd_del                                                                      |    <0.001 |
|                     i_nd_pipe                                                                     |    <0.001 |
|                     i_nd_pipe2                                                                    |    <0.001 |
|                     i_splice[1].i_add                                                             |     0.001 |
|                       i_synth_option.i_synth_model                                                |     0.001 |
|                         opt_vx7.i_uniwrap                                                         |     0.001 |
|                     i_splice[1].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[1].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[1].i_denom_reg                                                       |    <0.001 |
|                     i_splice[1].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[1].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[1].i_residue_reg                                                     |    <0.001 |
|                     i_splice[2].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[2].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[2].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[2].i_denom_reg                                                       |    <0.001 |
|                     i_splice[2].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[2].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[2].i_residue_reg                                                     |     0.001 |
|                     i_splice[3].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[3].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[3].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[3].i_denom_reg                                                       |    <0.001 |
|                     i_splice[3].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[3].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[3].i_residue_reg                                                     |     0.001 |
|                     i_subtract_reg                                                                |    <0.001 |
|                   i_numer_del                                                                     |     0.005 |
|                   i_prescaler                                                                     |     0.007 |
|                     gDSP.gDSP_only.iDSP                                                           |     0.007 |
|                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                   i_quotient_collector                                                            |     0.015 |
|                     i_typical_case.i_addsub                                                       |     0.012 |
|                       i_vx5_sp3.i_casc_dsp48.i_bypass_balance                                     |    <0.001 |
|                       i_vx5_sp3.i_casc_dsp48.i_lower_addsub                                       |     0.003 |
|                         i_synth_option.i_synth_model                                              |     0.003 |
|                           opt_vx7.i_uniwrap                                                       |     0.003 |
|                       i_vx5_sp3.i_casc_dsp48.i_lower_p_balance                                    |     0.002 |
|                       i_vx5_sp3.i_casc_dsp48.i_negate_balance                                     |    <0.001 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_addsub                                       |     0.003 |
|                         i_synth_option.i_synth_model                                              |     0.003 |
|                           opt_vx7.i_uniwrap                                                       |     0.003 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_digit_balance                                |     0.002 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_result_balance                               |     0.002 |
|                     i_typical_case.i_negate_carousel                                              |    <0.001 |
|                     i_typical_case.i_quot_carousel_balance                                        |     0.003 |
|         util_vector_logic_0                                                                       |    <0.001 |
|         xlslice_0                                                                                 |     0.000 |
|         xlslice_1                                                                                 |     0.000 |
|       bram_pair                                                                                   |     0.063 |
|         axi_bram_ctrl_0_bram                                                                      |     0.031 |
|           U0                                                                                      |     0.031 |
|             inst_blk_mem_gen                                                                      |     0.031 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |     0.031 |
|                 valid.cstr                                                                        |     0.031 |
|                   ramloop[0].ram.r                                                                |     0.016 |
|                     prim_noinit.ram                                                               |     0.016 |
|                   ramloop[1].ram.r                                                                |     0.016 |
|                     prim_noinit.ram                                                               |     0.015 |
|         axi_bram_ctrl_0_bram_1                                                                    |     0.032 |
|           U0                                                                                      |     0.032 |
|             inst_blk_mem_gen                                                                      |     0.032 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |     0.032 |
|                 valid.cstr                                                                        |     0.032 |
|                   ramloop[0].ram.r                                                                |     0.016 |
|                     prim_noinit.ram                                                               |     0.016 |
|                   ramloop[1].ram.r                                                                |     0.016 |
|                     prim_noinit.ram                                                               |     0.016 |
|         util_reduced_logic_1                                                                      |    <0.001 |
|           inst                                                                                    |    <0.001 |
|         util_vector_logic_1                                                                       |    <0.001 |
|         util_vector_logic_2                                                                       |     0.000 |
|         xlconcat_0                                                                                |     0.000 |
|         xlconstant_0                                                                              |     0.000 |
|         xlslice_7                                                                                 |     0.000 |
|       bram_res                                                                                    |     0.018 |
|         axi_bram_ctrl_2_bram                                                                      |     0.018 |
|           U0                                                                                      |     0.018 |
|             inst_blk_mem_gen                                                                      |     0.018 |
|               gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen                               |     0.018 |
|                 valid.cstr                                                                        |     0.018 |
|                   ramloop[0].ram.r                                                                |     0.009 |
|                     prim_noinit.ram                                                               |     0.009 |
|                   ramloop[1].ram.r                                                                |     0.009 |
|                     prim_noinit.ram                                                               |     0.009 |
|         xlconcat_0                                                                                |     0.000 |
|       cycle_cont                                                                                  |    <0.001 |
|         c_addsub_0                                                                                |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             xst_addsub                                                                            |    <0.001 |
|               i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                 no_pipelining.the_addsub                                                          |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                            |    <0.001 |
|         util_vector_logic_0                                                                       |     0.000 |
|         util_vector_logic_1                                                                       |    <0.001 |
|         xlslice_0                                                                                 |     0.000 |
|       err_pair                                                                                    |     0.170 |
|         c_shift_ram_0                                                                             |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_bb_inst                                                                           |    <0.001 |
|                 gen_output_regs.output_regs                                                       |    <0.001 |
|         cordic_0                                                                                  |     0.062 |
|           U0                                                                                      |     0.062 |
|             i_synth                                                                               |     0.062 |
|               i_nd_to_rdy                                                                         |    <0.001 |
|               i_synth                                                                             |     0.062 |
|                 gen_sqrt.square_root                                                              |     0.062 |
|                   gen_data_in_int                                                                 |     0.001 |
|                   gen_iterations[14].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[14].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[15].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[15].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[16].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[16].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[17].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[17].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[18].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[18].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[19].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[19].gen_pre_mid.gen_rem                                          |     0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[20].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[20].gen_pre_mid.gen_rem                                          |     0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[21].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[21].gen_pre_mid.gen_rem                                          |     0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[22].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |     0.001 |
|                       inst                                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |     0.001 |
|                           no_pipelining.the_addsub                                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                                  |     0.001 |
|                   gen_iterations[22].gen_pre_mid.gen_rem                                          |    <0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[23].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |     0.001 |
|                       inst                                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |     0.001 |
|                           no_pipelining.the_addsub                                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                                  |     0.001 |
|                   gen_iterations[23].gen_pre_mid.gen_rem                                          |    <0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[24].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |     0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |     0.001 |
|                       inst                                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |     0.001 |
|                           no_pipelining.the_addsub                                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                                  |     0.001 |
|                   gen_iterations[24].gen_pre_mid.gen_rem                                          |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[25].gen_last.gen_no_round.gen_sqrt_tmp                           |     0.007 |
|                   gen_iterations[25].gen_last.gen_rem                                             |     0.002 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_rdy_int                                                                     |    <0.001 |
|         cordic_1                                                                                  |     0.061 |
|           U0                                                                                      |     0.061 |
|             i_synth                                                                               |     0.061 |
|               i_nd_to_rdy                                                                         |    <0.001 |
|               i_synth                                                                             |     0.061 |
|                 gen_sqrt.square_root                                                              |     0.061 |
|                   gen_data_in_int                                                                 |     0.002 |
|                   gen_iterations[14].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[14].gen_pre_mid.gen_rem                                          |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[15].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[15].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[16].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[16].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[17].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[17].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[18].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[18].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[19].gen_post_mid.gen_rem                                         |     0.003 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[19].gen_pre_mid.gen_rem                                          |     0.002 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[20].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[20].gen_pre_mid.gen_rem                                          |     0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[21].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[21].gen_pre_mid.gen_rem                                          |     0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[22].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |     0.001 |
|                       inst                                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |     0.001 |
|                           no_pipelining.the_addsub                                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                                  |     0.001 |
|                   gen_iterations[22].gen_pre_mid.gen_rem                                          |     0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[23].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |     0.001 |
|                       inst                                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |     0.001 |
|                           no_pipelining.the_addsub                                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                                  |     0.001 |
|                   gen_iterations[23].gen_pre_mid.gen_rem                                          |    <0.001 |
|                     gen_data_int                                                                  |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[24].gen_post_mid.gen_rem                                         |     0.004 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |     0.001 |
|                     gen_rem.gen_rem_out                                                           |     0.001 |
|                     gen_rem_inc                                                                   |     0.001 |
|                       inst                                                                        |     0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |     0.001 |
|                           no_pipelining.the_addsub                                                |     0.001 |
|                             i_lut6.i_lut6_addsub                                                  |     0.001 |
|                   gen_iterations[24].gen_pre_mid.gen_rem                                          |    <0.001 |
|                     gen_inv_sqrt_out                                                              |    <0.001 |
|                     gen_rem.gen_rem_out                                                           |    <0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_iterations[25].gen_last.gen_no_round.gen_sqrt_tmp                           |     0.004 |
|                   gen_iterations[25].gen_last.gen_rem                                             |     0.002 |
|                     gen_data_int                                                                  |     0.000 |
|                     gen_inv_sqrt_out                                                              |     0.001 |
|                     gen_rem_inc                                                                   |    <0.001 |
|                       inst                                                                        |    <0.001 |
|                         i_baseblox.i_baseblox_addsub                                              |    <0.001 |
|                           no_pipelining.the_addsub                                                |    <0.001 |
|                             i_lut6.i_lut6_addsub                                                  |    <0.001 |
|                   gen_rdy_int                                                                     |    <0.001 |
|         mult_gen_0                                                                                |     0.046 |
|           U0                                                                                      |     0.046 |
|             i_mult                                                                                |     0.046 |
|               gLUT.gLUT_speed.iLUT                                                                |     0.046 |
|         util_vector_logic_1                                                                       |    <0.001 |
|         xlconcat_0                                                                                |     0.000 |
|         xlconcat_1                                                                                |     0.000 |
|         xlslice_0                                                                                 |     0.000 |
|         xlslice_1                                                                                 |     0.000 |
|       index_cont                                                                                  |    <0.001 |
|         c_counter_binary_0                                                                        |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_baseblox.i_baseblox_counter                                                       |    <0.001 |
|                 the_addsub                                                                        |    <0.001 |
|                   no_pipelining.the_addsub                                                        |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                          |    <0.001 |
|                       i_q.i_simple.qreg                                                           |    <0.001 |
|       len_cont                                                                                    |     0.001 |
|         c_addsub_0                                                                                |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             xst_addsub                                                                            |    <0.001 |
|               i_baseblox.i_baseblox_addsub                                                        |    <0.001 |
|                 no_pipelining.the_addsub                                                          |    <0.001 |
|                   i_lut6.i_lut6_addsub                                                            |    <0.001 |
|         c_shift_ram_0                                                                             |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_bb_inst                                                                           |    <0.001 |
|                 gen_output_regs.output_regs                                                       |    <0.001 |
|         util_reduced_logic_0                                                                      |    <0.001 |
|           inst                                                                                    |    <0.001 |
|       zncc_cont                                                                                   |     0.133 |
|         c_shift_ram_0                                                                             |    <0.001 |
|           U0                                                                                      |    <0.001 |
|             i_synth                                                                               |    <0.001 |
|               i_bb_inst                                                                           |    <0.001 |
|                 gen_output_regs.output_regs                                                       |    <0.001 |
|         div_gen_0                                                                                 |     0.132 |
|           U0                                                                                      |     0.132 |
|             i_synth                                                                               |     0.132 |
|               i_nd_to_rdy                                                                         |    <0.001 |
|               i_nonzero_fract.i_synth                                                             |     0.132 |
|                 opt_high_radix.i_nonzero_fract.i_high_radix                                       |     0.132 |
|                   i_denom_est_bypass                                                              |     0.002 |
|                   i_est_prescale_balance                                                          |     0.002 |
|                   i_estimator                                                                     |     0.010 |
|                     i_coarse_est                                                                  |    <0.001 |
|                     i_lut                                                                         |     0.006 |
|                       i_synth_opt.i_synth                                                         |     0.006 |
|                     i_multadd                                                                     |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_x_bypass                                                                    |    <0.001 |
|                   i_fix_prenorm.i_prenormalizer                                                   |     0.016 |
|                     i_layer[2].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[2].i_shift_data                                                       |     0.004 |
|                     i_layer[4].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[4].i_shift_data                                                       |     0.004 |
|                     i_layer[6].i_shift_ctrl                                                       |    <0.001 |
|                     i_layer[6].i_shift_data                                                       |     0.004 |
|                     i_layer[8].i_shift_data                                                       |     0.004 |
|                   i_fix_prenorm.i_shift_del                                                       |    <0.001 |
|                   i_fixed.i_fix_to_flt                                                            |     0.009 |
|                     i_fpo                                                                         |     0.009 |
|                       FIX_TO_FLT_OP.SPD.OP                                                        |     0.009 |
|                         EXP                                                                       |    <0.001 |
|                           EXP_MOD_DEL                                                             |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           IP_SIGN_DELAY                                                           |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ZERO_DELAY                                                              |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         LZE                                                                       |    <0.001 |
|                           ENCODE[0].DIST_DEL                                                      |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ENCODE[0].MUX_0                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ENCODE[0].MUX_Z                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           ENCODE[1].DIST_DEL                                                      |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ENCODE[1].MUX_0                                                         |    <0.001 |
|                             OP_DEL                                                                |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           TWO.DIST_DEL                                                            |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                           ZERO_DET_CC_1                                                           |    <0.001 |
|                           ZERO_DET_CC_2.CC                                                        |    <0.001 |
|                         M_ABS                                                                     |    <0.001 |
|                           Q_DEL                                                                   |    <0.001 |
|                             i_pipe                                                                |    <0.001 |
|                         NORM_SHIFT                                                                |     0.004 |
|                           MUX_LOOP[0].DEL_SHIFT                                                   |     0.001 |
|                             i_pipe                                                                |     0.001 |
|                           MUX_LOOP[1].DEL_SHIFT                                                   |     0.001 |
|                             i_pipe                                                                |     0.001 |
|                           MUX_LOOP[2].DEL_SHIFT                                                   |     0.001 |
|                             i_pipe                                                                |     0.001 |
|                         OP                                                                        |     0.001 |
|                         ROUND                                                                     |     0.001 |
|                           LOGIC.RND1                                                              |    <0.001 |
|                             Q_DEL                                                                 |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           LOGIC.RND2                                                              |    <0.001 |
|                             Q_DEL                                                                 |    <0.001 |
|                               i_pipe                                                              |    <0.001 |
|                           RND_BIT_GEN                                                             |    <0.001 |
|                             NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                   |    <0.001 |
|                         Z_C_DEL                                                                   |    <0.001 |
|                           i_pipe                                                                  |    <0.001 |
|                   i_fixed.i_negate_del                                                            |    <0.001 |
|                   i_flow_ctrl                                                                     |    <0.001 |
|                   i_iterative_unit                                                                |     0.054 |
|                     i_est_reg                                                                     |     0.004 |
|                     i_extra_digits.i_add                                                          |    <0.001 |
|                       i_synth_option.i_synth_model                                                |    <0.001 |
|                         opt_vx7.i_uniwrap                                                         |    <0.001 |
|                     i_extra_digits.i_est_carousel                                                 |    <0.001 |
|                     i_extra_digits.i_est_reg                                                      |    <0.001 |
|                     i_extra_digits.i_extra_digit_carrysave_carousel                               |    <0.001 |
|                     i_extra_digits.i_extra_digit_subtract_del                                     |    <0.001 |
|                     i_extra_digits.i_extra_digits[1].top_digit.i_extra_digit_reg                  |    <0.001 |
|                     i_extra_digits.i_extra_pp_digit.i_extra_pp_digit_reg                          |    <0.001 |
|                     i_extra_digits.i_multadd                                                      |     0.003 |
|                       i_synth_option.i_synth_model                                                |     0.003 |
|                         opt_vx7.i_uniwrap                                                         |     0.003 |
|                     i_nd_del                                                                      |    <0.001 |
|                     i_nd_pipe                                                                     |    <0.001 |
|                     i_nd_pipe2                                                                    |    <0.001 |
|                     i_splice[1].i_add                                                             |     0.001 |
|                       i_synth_option.i_synth_model                                                |     0.001 |
|                         opt_vx7.i_uniwrap                                                         |     0.001 |
|                     i_splice[1].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[1].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[1].i_denom_reg                                                       |    <0.001 |
|                     i_splice[1].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[1].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[1].i_residue_reg                                                     |    <0.001 |
|                     i_splice[2].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[2].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[2].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[2].i_denom_reg                                                       |    <0.001 |
|                     i_splice[2].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[2].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[2].i_residue_reg                                                     |     0.001 |
|                     i_splice[3].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[3].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[3].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[3].i_denom_reg                                                       |    <0.001 |
|                     i_splice[3].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[3].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[3].i_residue_reg                                                     |     0.001 |
|                     i_splice[4].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[4].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[4].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[4].i_denom_reg                                                       |    <0.001 |
|                     i_splice[4].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[4].i_mult                                                            |     0.004 |
|                       i_synth_option.i_synth_model                                                |     0.004 |
|                         opt_vx7.i_uniwrap                                                         |     0.004 |
|                     i_splice[4].i_residue_reg                                                     |     0.001 |
|                     i_splice[5].i_add                                                             |     0.002 |
|                       i_synth_option.i_synth_model                                                |     0.002 |
|                         opt_vx7.i_uniwrap                                                         |     0.002 |
|                     i_splice[5].i_carrysave_del                                                   |    <0.001 |
|                     i_splice[5].i_denom_pipe                                                      |    <0.001 |
|                     i_splice[5].i_denom_reg                                                       |    <0.001 |
|                     i_splice[5].i_denommux_reg                                                    |    <0.001 |
|                     i_splice[5].i_mult                                                            |     0.005 |
|                       i_synth_option.i_synth_model                                                |     0.005 |
|                         opt_vx7.i_uniwrap                                                         |     0.005 |
|                     i_splice[5].i_residue_reg                                                     |     0.001 |
|                     i_subtract_reg                                                                |    <0.001 |
|                   i_numer_del                                                                     |     0.008 |
|                   i_prescaler                                                                     |     0.015 |
|                     gDSP.gDSP_only.iDSP                                                           |     0.015 |
|                       use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay             |    <0.001 |
|                       use_prim.appDSP48[0].bppDSP48[1].need_output_delay.output_delay             |     0.001 |
|                       use_prim.appDSP48[0].bppDSP48[2].need_output_delay.output_delay             |     0.001 |
|                       use_prim.appDSP48[0].bppDSP48[3].need_output_delay.output_delay             |    <0.001 |
|                       use_prim.iBdelx[0].iBdely[2].need_delay_line.Bdelay                         |    <0.001 |
|                       use_prim.iBdelx[0].iBdely[3].need_delay_line.Bdelay                         |    <0.001 |
|                   i_quotient_collector                                                            |     0.015 |
|                     i_typical_case.i_addsub                                                       |     0.012 |
|                       i_vx5_sp3.i_casc_dsp48.i_bypass_balance                                     |    <0.001 |
|                       i_vx5_sp3.i_casc_dsp48.i_lower_addsub                                       |     0.003 |
|                         i_synth_option.i_synth_model                                              |     0.003 |
|                           opt_vx7.i_uniwrap                                                       |     0.003 |
|                       i_vx5_sp3.i_casc_dsp48.i_lower_p_balance                                    |     0.002 |
|                       i_vx5_sp3.i_casc_dsp48.i_negate_balance                                     |    <0.001 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_addsub                                       |     0.003 |
|                         i_synth_option.i_synth_model                                              |     0.003 |
|                           opt_vx7.i_uniwrap                                                       |     0.003 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_digit_balance                                |     0.002 |
|                       i_vx5_sp3.i_casc_dsp48.i_upper_result_balance                               |     0.002 |
|                     i_typical_case.i_negate_carousel                                              |    <0.001 |
|                     i_typical_case.i_quot_carousel_balance                                        |     0.003 |
|         xlconcat_0                                                                                |     0.000 |
|         xlslice_0                                                                                 |     0.000 |
|     processing_system7_0                                                                          |     1.670 |
|       inst                                                                                        |     1.670 |
|     rst_ps7_0_50M                                                                                 |    <0.001 |
|       U0                                                                                          |    <0.001 |
|         EXT_LPF                                                                                   |    <0.001 |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                               |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                               |    <0.001 |
|         SEQ                                                                                       |    <0.001 |
|           SEQ_COUNTER                                                                             |    <0.001 |
+---------------------------------------------------------------------------------------------------+-----------+


