	component system is
		port (
			clk_clk                        : in  std_logic                    := 'X';             -- clk
			reset_reset_n                  : in  std_logic                    := 'X';             -- reset_n
			uart_0_external_connection_rxd : in  std_logic                    := 'X';             -- rxd
			uart_0_external_connection_txd : out std_logic;                                       -- txd
			key_external_connection_export : in  std_logic_vector(7 downto 0) := (others => 'X')  -- export
		);
	end component system;

