Matthew Coyne
862055775
mcoyn001@ucr.edu

Lab03

included: 

adder.v
alu.v
cpu_constant_library.v
cpu_registers.v
cpu_memory.v
gen_register.v
mux_2_1.v
mux_2_1_5.v
processor.v
processor_tb.v
sign_extend.v


Notes:

Created a 5 bit mux module mux_2_1_5.v, and a sign extend module sign_extend.v
