Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_PIPO_behav xil_defaultlib.tb_PIPO xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pl' [C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/PIPO.v:14]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/PIPO.v:18]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/PIPO.v" Line 1. Module PIPO_default doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/Silviu/AMD_Internship/Tema_ziua3/ShiftRegister/ShiftRegister.srcs/sources_1/new/PIPO.v" Line 1. Module PIPO_default doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bistabil
Compiling module xil_defaultlib.PIPO_default
Compiling module xil_defaultlib.tb_PIPO
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_PIPO_behav
