{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1618540247172 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1618540247179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 15 22:30:47 2021 " "Processing started: Thu Apr 15 22:30:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1618540247179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540247179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g06_SHA256_system -c g06_SHA256_system " "Command: quartus_map --read_settings_files=on --write_settings_files=off g06_SHA256_system -c g06_SHA256_system" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540247179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1618540254109 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1618540254109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/g06_sha256_system.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/g06_sha256_system.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_SHA256_system-rtl " "Found design unit 1: g06_SHA256_system-rtl" {  } { { "synthesis/g06_SHA256_system.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/g06_SHA256_system.vhd" 94 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263027 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system " "Found entity 1: g06_SHA256_system" {  } { { "synthesis/g06_SHA256_system.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/g06_SHA256_system.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/g06_sha256_system_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/g06_sha256_system_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_sha256_system_rst_controller-rtl " "Found design unit 1: g06_sha256_system_rst_controller-rtl" {  } { { "synthesis/g06_sha256_system_rst_controller.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/g06_sha256_system_rst_controller.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263029 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_sha256_system_rst_controller " "Found entity 1: g06_sha256_system_rst_controller" {  } { { "synthesis/g06_sha256_system_rst_controller.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/g06_sha256_system_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/g06_sha256_system_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/g06_sha256_system_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_sha256_system_rst_controller_001-rtl " "Found design unit 1: g06_sha256_system_rst_controller_001-rtl" {  } { { "synthesis/g06_sha256_system_rst_controller_001.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/g06_sha256_system_rst_controller_001.vhd" 75 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263031 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_sha256_system_rst_controller_001 " "Found entity 1: g06_sha256_system_rst_controller_001" {  } { { "synthesis/g06_sha256_system_rst_controller_001.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/g06_sha256_system_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "synthesis/submodules/altera_reset_controller.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "synthesis/submodules/altera_reset_synchronizer.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_irq_mapper_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_irq_mapper_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_irq_mapper_001 " "Found entity 1: g06_SHA256_system_irq_mapper_001" {  } { { "synthesis/submodules/g06_SHA256_system_irq_mapper_001.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_irq_mapper_001.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_irq_mapper " "Found entity 1: g06_SHA256_system_irq_mapper" {  } { { "synthesis/submodules/g06_SHA256_system_irq_mapper.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0 " "Found entity 1: g06_SHA256_system_mm_interconnect_0" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: g06_SHA256_system_mm_interconnect_0_avalon_st_adapter" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: g06_SHA256_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263048 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_rsp_mux " "Found entity 1: g06_SHA256_system_mm_interconnect_0_rsp_mux" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_rsp_mux.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263051 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263051 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_rsp_demux " "Found entity 1: g06_SHA256_system_mm_interconnect_0_rsp_demux" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_rsp_demux.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_cmd_mux " "Found entity 1: g06_SHA256_system_mm_interconnect_0_cmd_mux" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_cmd_mux.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_cmd_demux " "Found entity 1: g06_SHA256_system_mm_interconnect_0_cmd_demux" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_cmd_demux.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263061 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263061 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263061 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263061 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263061 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618540263066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263069 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618540263070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "synthesis/submodules/altera_default_burst_converter.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263081 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263083 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel g06_SHA256_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at g06_SHA256_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618540263085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel g06_SHA256_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at g06_SHA256_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618540263085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: g06_SHA256_system_mm_interconnect_0_router_002_default_decode" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263085 ""} { "Info" "ISGN_ENTITY_NAME" "2 g06_SHA256_system_mm_interconnect_0_router_002 " "Found entity 2: g06_SHA256_system_mm_interconnect_0_router_002" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263085 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263085 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel g06_SHA256_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at g06_SHA256_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618540263086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel g06_SHA256_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at g06_SHA256_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1618540263086 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file synthesis/submodules/g06_sha256_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_mm_interconnect_0_router_default_decode " "Found entity 1: g06_SHA256_system_mm_interconnect_0_router_default_decode" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263087 ""} { "Info" "ISGN_ENTITY_NAME" "2 g06_SHA256_system_mm_interconnect_0_router " "Found entity 2: g06_SHA256_system_mm_interconnect_0_router" {  } { { "synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263091 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263091 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263096 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_hps_0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_hps_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_hps_0 " "Found entity 1: g06_SHA256_system_hps_0" {  } { { "synthesis/submodules/g06_SHA256_system_hps_0.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_hps_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263098 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_hps_0_hps_io.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_hps_0_hps_io.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_hps_0_hps_io " "Found entity 1: g06_SHA256_system_hps_0_hps_io" {  } { { "synthesis/submodules/g06_SHA256_system_hps_0_hps_io.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_hps_0_hps_io.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram " "Found entity 1: hps_sdram" {  } { { "synthesis/submodules/hps_sdram.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altdq_dqs2_acv_connect_to_hard_phy_cyclonev " "Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev" {  } { { "synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263109 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263109 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_mem_if_dll_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_mem_if_dll_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_dll_cyclonev " "Found entity 1: altera_mem_if_dll_cyclonev" {  } { { "synthesis/submodules/altera_mem_if_dll_cyclonev.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_mem_if_dll_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hard_memory_controller_top_cyclonev " "Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev" {  } { { "synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_hhp_qseq_synth_top " "Found entity 1: altera_mem_if_hhp_qseq_synth_top" {  } { { "synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/altera_mem_if_oct_cyclonev.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/altera_mem_if_oct_cyclonev.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mem_if_oct_cyclonev " "Found entity 1: altera_mem_if_oct_cyclonev" {  } { { "synthesis/submodules/altera_mem_if_oct_cyclonev.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/altera_mem_if_oct_cyclonev.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0 " "Found entity 1: hps_sdram_p0" {  } { { "synthesis/submodules/hps_sdram_p0.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_addr_cmd_pads " "Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads" {  } { { "synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263122 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_io_pads " "Found entity 1: hps_sdram_p0_acv_hard_io_pads" {  } { { "synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_hard_memphy " "Found entity 1: hps_sdram_p0_acv_hard_memphy" {  } { { "synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_acv_ldc.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_acv_ldc.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_acv_ldc " "Found entity 1: hps_sdram_p0_acv_ldc" {  } { { "synthesis/submodules/hps_sdram_p0_acv_ldc.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_acv_ldc.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_altdqdqs.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_altdqdqs.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_altdqdqs " "Found entity 1: hps_sdram_p0_altdqdqs" {  } { { "synthesis/submodules/hps_sdram_p0_altdqdqs.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_altdqdqs.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_clock_pair_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_clock_pair_generator " "Found entity 1: hps_sdram_p0_clock_pair_generator" {  } { { "synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_generic_ddio.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_generic_ddio.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_generic_ddio " "Found entity 1: hps_sdram_p0_generic_ddio" {  } { { "synthesis/submodules/hps_sdram_p0_generic_ddio.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_generic_ddio.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_iss_probe.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_iss_probe.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_iss_probe " "Found entity 1: hps_sdram_p0_iss_probe" {  } { { "synthesis/submodules/hps_sdram_p0_iss_probe.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_iss_probe.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_phy_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_phy_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_phy_csr " "Found entity 1: hps_sdram_p0_phy_csr" {  } { { "synthesis/submodules/hps_sdram_p0_phy_csr.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_phy_csr.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_reset.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_reset.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset " "Found entity 1: hps_sdram_p0_reset" {  } { { "synthesis/submodules/hps_sdram_p0_reset.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_reset.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_p0_reset_sync.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_p0_reset_sync.v" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_p0_reset_sync " "Found entity 1: hps_sdram_p0_reset_sync" {  } { { "synthesis/submodules/hps_sdram_p0_reset_sync.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_p0_reset_sync.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/hps_sdram_pll.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/hps_sdram_pll.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hps_sdram_pll " "Found entity 1: hps_sdram_pll" {  } { { "synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_pll.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_hps_0_hps_io_border.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_hps_0_hps_io_border.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_hps_0_hps_io_border " "Found entity 1: g06_SHA256_system_hps_0_hps_io_border" {  } { { "synthesis/submodules/g06_SHA256_system_hps_0_hps_io_border.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_hps_0_hps_io_border.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_hps_0_fpga_interfaces.sv 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_hps_0_fpga_interfaces.sv" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_hps_0_fpga_interfaces " "Found entity 1: g06_SHA256_system_hps_0_fpga_interfaces" {  } { { "synthesis/submodules/g06_SHA256_system_hps_0_fpga_interfaces.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_hps_0_fpga_interfaces.sv" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_custom_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_custom_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_SHA256_custom_component-Structure " "Found design unit 1: g06_SHA256_custom_component-Structure" {  } { { "synthesis/submodules/g06_SHA256_custom_component.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_custom_component.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263180 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_custom_component " "Found entity 1: g06_SHA256_custom_component" {  } { { "synthesis/submodules/g06_SHA256_custom_component.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_custom_component.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_SWITCHES " "Found entity 1: g06_SHA256_system_SWITCHES" {  } { { "synthesis/submodules/g06_SHA256_system_SWITCHES.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_SWITCHES.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_pushbuttons.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_pushbuttons.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_PUSHBUTTONS " "Found entity 1: g06_SHA256_system_PUSHBUTTONS" {  } { { "synthesis/submodules/g06_SHA256_system_PUSHBUTTONS.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_PUSHBUTTONS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_LEDS " "Found entity 1: g06_SHA256_system_LEDS" {  } { { "synthesis/submodules/g06_SHA256_system_LEDS.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_LEDS.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_hex5_hex4.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_hex5_hex4.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_HEX5_HEX4 " "Found entity 1: g06_SHA256_system_HEX5_HEX4" {  } { { "synthesis/submodules/g06_SHA256_system_HEX5_HEX4.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_HEX5_HEX4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synthesis/submodules/g06_sha256_system_hex3_hex0.v 1 1 " "Found 1 design units, including 1 entities, in source file synthesis/submodules/g06_sha256_system_hex3_hex0.v" { { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_system_HEX3_HEX0 " "Found entity 1: g06_SHA256_system_HEX3_HEX0" {  } { { "synthesis/submodules/g06_SHA256_system_HEX3_HEX0.v" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/g06_SHA256_system_HEX3_HEX0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g06_hash_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g06_hash_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_Hash_Core-core " "Found design unit 1: g06_Hash_Core-core" {  } { { "g06_Hash_Core.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_Hash_Core.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263189 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_Hash_Core " "Found entity 1: g06_Hash_Core" {  } { { "g06_Hash_Core.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_Hash_Core.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g06_ms.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g06_ms.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_MS-logic " "Found design unit 1: g06_MS-logic" {  } { { "g06_MS.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_MS.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263190 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_MS " "Found entity 1: g06_MS" {  } { { "g06_MS.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_MS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g06_sig_ch_maj.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g06_sig_ch_maj.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_SIG_CH_MAJ-circuit " "Found design unit 1: g06_SIG_CH_MAJ-circuit" {  } { { "g06_SIG_CH_MAJ.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SIG_CH_MAJ.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263191 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_SIG_CH_MAJ " "Found entity 1: g06_SIG_CH_MAJ" {  } { { "g06_SIG_CH_MAJ.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SIG_CH_MAJ.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g06_sha256.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g06_sha256.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_SHA256-lab3 " "Found design unit 1: g06_SHA256-lab3" {  } { { "g06_SHA256.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SHA256.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263193 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256 " "Found entity 1: g06_SHA256" {  } { { "g06_SHA256.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SHA256.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g06_sha256_custom_component.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g06_sha256_custom_component.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g06_SHA256_custom_component-Structure " "Found design unit 1: g06_SHA256_custom_component-Structure" {  } { { "g06_SHA256_custom_component.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SHA256_custom_component.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263194 ""} { "Info" "ISGN_ENTITY_NAME" "1 g06_SHA256_custom_component " "Found entity 1: g06_SHA256_custom_component" {  } { { "g06_SHA256_custom_component.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SHA256_custom_component.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1618540263194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263194 ""}
{ "Error" "EVRFX_VHDL_NO_UNIQUE_OPER_DEFN_MATCH" "0 \"+\" g06_SHA256.vhd(121) " "VHDL error at g06_SHA256.vhd(121): can't determine definition of operator \"\"+\"\" -- found 0 possible definitions" {  } { { "g06_SHA256.vhd" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/g06_SHA256.vhd" 121 0 0 } }  } 0 10327 "VHDL error at %3!s!: can't determine definition of operator \"%2!s!\" -- found %1!d! possible definitions" 0 0 "Analysis & Synthesis" 0 -1 1618540263197 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pll_dr_clk hps_sdram_pll.sv(168) " "Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for \"pll_dr_clk\"" {  } { { "synthesis/submodules/hps_sdram_pll.sv" "" { Text "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/synthesis/submodules/hps_sdram_pll.sv" 168 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1618540263198 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/output_files/g06_SHA256_system.map.smsg " "Generated suppressed messages file E:/McGill/McGill U3/McGill U3 W2021/ecse 325/g06 Final project/output_files/g06_SHA256_system.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1618540263286 ""}
