

================================================================
== Vitis HLS Report for 'event_writer'
================================================================
* Date:           Fri Jun 28 16:03:22 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        mpd_data_processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku035-ffva1156-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+-----------+------------+
    |  Clock |  Target | Estimated | Uncertainty|
    +--------+---------+-----------+------------+
    |ap_clk  |  8.00 ns|  10.668 ns|     1.00 ns|
    +--------+---------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        2|        2|  21.337 ns|  21.337 ns|    2|    2|  yes(flp)|
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.96>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%build_all_samples_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %build_all_samples" [../mpd_data_processor.cpp:287]   --->   Operation 4 'read' 'build_all_samples_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ps_1_load = load i3 %ps_1" [../mpd_data_processor.cpp:287]   --->   Operation 5 'load' 'ps_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%apv_id_1_load = load i4 %apv_id_1" [../mpd_data_processor.cpp:366]   --->   Operation 6 'load' 'apv_id_1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sample_n_load = load i7 %sample_n" [../mpd_data_processor.cpp:366]   --->   Operation 7 'load' 'sample_n_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.46ns)   --->   "%switch_ln287 = switch i3 %ps_1_load, void %sw.bb.i, i3 6, void %sw.bb254.i, i3 1, void %sw.bb82.i, i3 2, void %sw.bb115.i, i3 3, void %sw.bb152.i, i3 4, void %sw.bb222.i, i3 5, void %sw.bb238.i" [../mpd_data_processor.cpp:287]   --->   Operation 8 'switch' 'switch_ln287' <Predicate = true> <Delay = 1.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_17_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1" [../mpd_data_processor.cpp:350]   --->   Operation 9 'nbreadreq' 'tmp_17_i' <Predicate = (ps_1_load == 3)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln350 = br i1 %tmp_17_i, void %if.end221.i, void %if.then154.i_ifconv" [../mpd_data_processor.cpp:350]   --->   Operation 10 'br' 'br_ln350' <Predicate = (ps_1_load == 3)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (2.65ns)   --->   "%s_avgBSamplesIn_read_2 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn" [../mpd_data_processor.cpp:352]   --->   Operation 11 'read' 's_avgBSamplesIn_read_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sample_data_pair_4 = trunc i32 %s_avgBSamplesIn_read_2" [../mpd_data_processor.cpp:352]   --->   Operation 12 'trunc' 'sample_data_pair_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sample_data_pair_5 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read_2, i32 16, i32 28" [../mpd_data_processor.cpp:352]   --->   Operation 13 'partselect' 'sample_data_pair_5' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 14 [2/2] (0.85ns)   --->   "%avgB_1_load_4 = load i13 4" [../mpd_data_processor.cpp:353]   --->   Operation 14 'load' 'avgB_1_load_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 15 [2/2] (0.85ns)   --->   "%avgB_1_load_5 = load i13 5" [../mpd_data_processor.cpp:354]   --->   Operation 15 'load' 'avgB_1_load_5' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i4.i7, i4 %apv_id_1_load, i7 %sample_n_load" [../mpd_data_processor.cpp:366]   --->   Operation 16 'bitconcatenate' 'tmp' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln366 = zext i11 %tmp" [../mpd_data_processor.cpp:366]   --->   Operation 17 'zext' 'zext_ln366' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m_apvThr_addr = getelementptr i13 %m_apvThr, i64 0, i64 %zext_ln366" [../mpd_data_processor.cpp:366]   --->   Operation 18 'getelementptr' 'm_apvThr_addr' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (2.03ns)   --->   "%m_apvThr_load = load i11 %m_apvThr_addr" [../mpd_data_processor.cpp:366]   --->   Operation 19 'load' 'm_apvThr_load' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_1 : Operation 20 [1/1] (0.62ns)   --->   "%br_ln369 = br i1 %build_all_samples_read, void %if.else207.i, void %if.end220.i" [../mpd_data_processor.cpp:369]   --->   Operation 20 'br' 'br_ln369' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tmp_16_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1" [../mpd_data_processor.cpp:339]   --->   Operation 21 'nbreadreq' 'tmp_16_i' <Predicate = (ps_1_load == 2)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln339 = br i1 %tmp_16_i, void %if.end151.i, void %if.then117.i_ifconv" [../mpd_data_processor.cpp:339]   --->   Operation 22 'br' 'br_ln339' <Predicate = (ps_1_load == 2)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (0.85ns)   --->   "%avgB_1_load_2 = load i13 2" [../mpd_data_processor.cpp:342]   --->   Operation 23 'load' 'avgB_1_load_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 24 [2/2] (0.85ns)   --->   "%avgB_1_load_3 = load i13 3" [../mpd_data_processor.cpp:343]   --->   Operation 24 'load' 'avgB_1_load_3' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 25 [1/1] (0.94ns)   --->   "%store_ln345 = store i3 3, i3 %ps_1" [../mpd_data_processor.cpp:345]   --->   Operation 25 'store' 'store_ln345' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.94>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%tmp_i_34 = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBSamplesIn, i32 1" [../mpd_data_processor.cpp:328]   --->   Operation 26 'nbreadreq' 'tmp_i_34' <Predicate = (ps_1_load == 1)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln328 = br i1 %tmp_i_34, void %if.end114.i, void %if.then84.i_ifconv" [../mpd_data_processor.cpp:328]   --->   Operation 27 'br' 'br_ln328' <Predicate = (ps_1_load == 1)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (0.85ns)   --->   "%avgB_1_load = load i13 0" [../mpd_data_processor.cpp:331]   --->   Operation 28 'load' 'avgB_1_load' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 29 [2/2] (0.85ns)   --->   "%avgB_1_load_1 = load i13 1" [../mpd_data_processor.cpp:332]   --->   Operation 29 'load' 'avgB_1_load_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_1 : Operation 30 [1/1] (0.94ns)   --->   "%store_ln334 = store i3 2, i3 %ps_1" [../mpd_data_processor.cpp:334]   --->   Operation 30 'store' 'store_ln334' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.94>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i32P0A, i32 %s_avgBHeader, i32 1" [../mpd_data_processor.cpp:290]   --->   Operation 31 'nbreadreq' 'tmp_i' <Predicate = (ps_1_load == 7) | (ps_1_load == 0)> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln290 = br i1 %tmp_i, void %if.end81.i, void %if.then.i" [../mpd_data_processor.cpp:290]   --->   Operation 32 'br' 'br_ln290' <Predicate = (ps_1_load == 7) | (ps_1_load == 0)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%fiber_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %fiber" [../mpd_data_processor.cpp:287]   --->   Operation 33 'read' 'fiber_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%enable_cm_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %enable_cm" [../mpd_data_processor.cpp:287]   --->   Operation 34 'read' 'enable_cm_read' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBSamplesIn, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %s_avgBHeader, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i13 %m_apvThr, void @empty, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i33 %s_evOut, void @empty_3, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%specpipeline_ln287 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 2, i32 0, i32 0, void @empty_2" [../mpd_data_processor.cpp:287]   --->   Operation 45 'specpipeline' 'specpipeline_ln287' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5" [../mpd_data_processor.cpp:385]   --->   Operation 46 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4" [../mpd_data_processor.cpp:362]   --->   Operation 47 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sum_load = load i16 %sum" [../mpd_data_processor.cpp:344]   --->   Operation 48 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3" [../mpd_data_processor.cpp:362]   --->   Operation 49 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2" [../mpd_data_processor.cpp:362]   --->   Operation 50 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_21_i = partselect i2 @_ssdm_op_PartSelect.i2.i7.i32.i32, i7 %sample_n_load, i32 5, i32 6" [../mpd_data_processor.cpp:399]   --->   Operation 51 'partselect' 'tmp_21_i' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln399 = zext i2 %tmp_21_i" [../mpd_data_processor.cpp:399]   --->   Operation 52 'zext' 'zext_ln399' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_22_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %zext_ln399, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1" [../mpd_data_processor.cpp:402]   --->   Operation 53 'bitconcatenate' 'tmp_22_i' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln402 = zext i32 %tmp_22_i" [../mpd_data_processor.cpp:402]   --->   Operation 54 'zext' 'zext_ln402' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.35ns)   --->   "%write_ln402 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln402" [../mpd_data_processor.cpp:402]   --->   Operation 55 'write' 'write_ln402' <Predicate = (ps_1_load == 5)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 56 [1/1] (0.94ns)   --->   "%store_ln404 = store i3 6, i3 %ps_1" [../mpd_data_processor.cpp:404]   --->   Operation 56 'store' 'store_ln404' <Predicate = (ps_1_load == 5)> <Delay = 0.94>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln405 = br void %event_writer.exit" [../mpd_data_processor.cpp:405]   --->   Operation 57 'br' 'br_ln405' <Predicate = (ps_1_load == 5)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%trunc_ln387 = trunc i7 %sample_n_load" [../mpd_data_processor.cpp:387]   --->   Operation 58 'trunc' 'trunc_ln387' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_20_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %trunc_ln387, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1" [../mpd_data_processor.cpp:390]   --->   Operation 59 'bitconcatenate' 'tmp_20_i' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln390 = zext i32 %tmp_20_i" [../mpd_data_processor.cpp:390]   --->   Operation 60 'zext' 'zext_ln390' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (2.35ns)   --->   "%write_ln390 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln390" [../mpd_data_processor.cpp:390]   --->   Operation 61 'write' 'write_ln390' <Predicate = (ps_1_load == 4)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 62 [1/1] (0.94ns)   --->   "%store_ln392 = store i3 5, i3 %ps_1" [../mpd_data_processor.cpp:392]   --->   Operation 62 'store' 'store_ln392' <Predicate = (ps_1_load == 4)> <Delay = 0.94>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln393 = br void %event_writer.exit" [../mpd_data_processor.cpp:393]   --->   Operation 63 'br' 'br_ln393' <Predicate = (ps_1_load == 4)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln353 = sext i13 %sample_data_pair_4" [../mpd_data_processor.cpp:353]   --->   Operation 64 'sext' 'sext_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 65 [1/2] (0.85ns)   --->   "%avgB_1_load_4 = load i13 4" [../mpd_data_processor.cpp:353]   --->   Operation 65 'load' 'avgB_1_load_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%sext_ln353_1 = sext i13 %avgB_1_load_4" [../mpd_data_processor.cpp:353]   --->   Operation 66 'sext' 'sext_ln353_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (1.62ns)   --->   "%sub_ln353 = sub i14 %sext_ln353, i14 %sext_ln353_1" [../mpd_data_processor.cpp:353]   --->   Operation 67 'sub' 'sub_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_16 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln353, i32 13" [../mpd_data_processor.cpp:353]   --->   Operation 68 'bitselect' 'tmp_16' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%trunc_ln353 = trunc i14 %sub_ln353" [../mpd_data_processor.cpp:353]   --->   Operation 69 'trunc' 'trunc_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_17 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln353, i32 12" [../mpd_data_processor.cpp:353]   --->   Operation 70 'bitselect' 'tmp_17' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%xor_ln353 = xor i1 %tmp_16, i1 1" [../mpd_data_processor.cpp:353]   --->   Operation 71 'xor' 'xor_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%and_ln353 = and i1 %tmp_17, i1 %xor_ln353" [../mpd_data_processor.cpp:353]   --->   Operation 72 'and' 'and_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%xor_ln353_1 = xor i1 %tmp_16, i1 %tmp_17" [../mpd_data_processor.cpp:353]   --->   Operation 73 'xor' 'xor_ln353_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node select_ln353_1)   --->   "%select_ln353 = select i1 %and_ln353, i13 4095, i13 4096" [../mpd_data_processor.cpp:353]   --->   Operation 74 'select' 'select_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 75 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_1 = select i1 %xor_ln353_1, i13 %select_ln353, i13 %trunc_ln353" [../mpd_data_processor.cpp:353]   --->   Operation 75 'select' 'select_ln353_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln354 = sext i13 %sample_data_pair_5" [../mpd_data_processor.cpp:354]   --->   Operation 76 'sext' 'sext_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 77 [1/2] (0.85ns)   --->   "%avgB_1_load_5 = load i13 5" [../mpd_data_processor.cpp:354]   --->   Operation 77 'load' 'avgB_1_load_5' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln354_1 = sext i13 %avgB_1_load_5" [../mpd_data_processor.cpp:354]   --->   Operation 78 'sext' 'sext_ln354_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.62ns)   --->   "%sub_ln354 = sub i14 %sext_ln354, i14 %sext_ln354_1" [../mpd_data_processor.cpp:354]   --->   Operation 79 'sub' 'sub_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_18 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln354, i32 13" [../mpd_data_processor.cpp:354]   --->   Operation 80 'bitselect' 'tmp_18' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%trunc_ln354 = trunc i14 %sub_ln354" [../mpd_data_processor.cpp:354]   --->   Operation 81 'trunc' 'trunc_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_19 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln354, i32 12" [../mpd_data_processor.cpp:354]   --->   Operation 82 'bitselect' 'tmp_19' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%xor_ln354 = xor i1 %tmp_18, i1 1" [../mpd_data_processor.cpp:354]   --->   Operation 83 'xor' 'xor_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%and_ln354 = and i1 %tmp_19, i1 %xor_ln354" [../mpd_data_processor.cpp:354]   --->   Operation 84 'and' 'and_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%xor_ln354_1 = xor i1 %tmp_18, i1 %tmp_19" [../mpd_data_processor.cpp:354]   --->   Operation 85 'xor' 'xor_ln354_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node select_ln354_1)   --->   "%select_ln354 = select i1 %and_ln354, i13 4095, i13 4096" [../mpd_data_processor.cpp:354]   --->   Operation 86 'select' 'select_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln354_1 = select i1 %xor_ln354_1, i13 %select_ln354, i13 %trunc_ln354" [../mpd_data_processor.cpp:354]   --->   Operation 87 'select' 'select_ln354_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 88 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_6 = select i1 %enable_cm_read, i13 %select_ln353_1, i13 %sample_data_pair_4" [../mpd_data_processor.cpp:353]   --->   Operation 88 'select' 'select_ln353_6' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_7 = select i1 %enable_cm_read, i13 %select_ln354_1, i13 %sample_data_pair_5" [../mpd_data_processor.cpp:353]   --->   Operation 89 'select' 'select_ln353_7' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%store_ln353 = store i13 %select_ln353_6, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1" [../mpd_data_processor.cpp:353]   --->   Operation 90 'store' 'store_ln353' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%store_ln354 = store i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:354]   --->   Operation 91 'store' 'store_ln354' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln355 = sext i13 %select_ln353_6" [../mpd_data_processor.cpp:355]   --->   Operation 92 'sext' 'sext_ln355' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln355_1 = sext i13 %select_ln353_7" [../mpd_data_processor.cpp:355]   --->   Operation 93 'sext' 'sext_ln355_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.62ns)   --->   "%add_ln355 = add i14 %sext_ln355_1, i14 %sext_ln355" [../mpd_data_processor.cpp:355]   --->   Operation 94 'add' 'add_ln355' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln355_2 = sext i14 %add_ln355" [../mpd_data_processor.cpp:355]   --->   Operation 95 'sext' 'sext_ln355_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (1.71ns)   --->   "%add_ln355_1 = add i16 %sum_load, i16 %sext_ln355_2" [../mpd_data_processor.cpp:355]   --->   Operation 96 'add' 'add_ln355_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.69ns)   --->   "%store_ln355 = store i16 %add_ln355_1, i16 %sum" [../mpd_data_processor.cpp:355]   --->   Operation 97 'store' 'store_ln355' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.69>
ST_2 : Operation 98 [1/1] (1.62ns)   --->   "%icmp_ln362 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1" [../mpd_data_processor.cpp:362]   --->   Operation 98 'icmp' 'icmp_ln362' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (1.62ns)   --->   "%icmp_ln363 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1" [../mpd_data_processor.cpp:363]   --->   Operation 99 'icmp' 'icmp_ln363' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (1.62ns)   --->   "%icmp_ln362_1 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1" [../mpd_data_processor.cpp:362]   --->   Operation 100 'icmp' 'icmp_ln362_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.62ns)   --->   "%icmp_ln363_1 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4_1" [../mpd_data_processor.cpp:363]   --->   Operation 101 'icmp' 'icmp_ln363_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (1.62ns)   --->   "%icmp_ln362_2 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1" [../mpd_data_processor.cpp:362]   --->   Operation 102 'icmp' 'icmp_ln362_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (1.62ns)   --->   "%icmp_ln363_2 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3_1" [../mpd_data_processor.cpp:363]   --->   Operation 103 'icmp' 'icmp_ln363_2' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/1] (1.62ns)   --->   "%icmp_ln362_3 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %select_ln353_6" [../mpd_data_processor.cpp:362]   --->   Operation 104 'icmp' 'icmp_ln362_3' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (1.62ns)   --->   "%icmp_ln363_3 = icmp_sgt  i13 %select_ln353_7, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2_1" [../mpd_data_processor.cpp:363]   --->   Operation 105 'icmp' 'icmp_ln363_3' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (1.62ns)   --->   "%icmp_ln362_4 = icmp_sgt  i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5_1, i13 %select_ln353_7" [../mpd_data_processor.cpp:362]   --->   Operation 106 'icmp' 'icmp_ln362_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%max_pos0_test = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %icmp_ln362_4, i1 %icmp_ln362_3, i1 %icmp_ln362_2, i1 %icmp_ln362_1, i1 %icmp_ln362" [../mpd_data_processor.cpp:362]   --->   Operation 107 'bitconcatenate' 'max_pos0_test' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.62ns)   --->   "%icmp_ln363_4 = icmp_sgt  i13 %select_ln353_7, i13 %select_ln353_6" [../mpd_data_processor.cpp:363]   --->   Operation 108 'icmp' 'icmp_ln363_4' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%max_pos5_test = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i1.i1.i1.i1.i1, i1 %icmp_ln363_4, i1 %icmp_ln363_3, i1 %icmp_ln363_2, i1 %icmp_ln363_1, i1 %icmp_ln363" [../mpd_data_processor.cpp:363]   --->   Operation 109 'bitconcatenate' 'max_pos5_test' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 110 [1/2] (2.03ns)   --->   "%m_apvThr_load = load i11 %m_apvThr_addr" [../mpd_data_processor.cpp:366]   --->   Operation 110 'load' 'm_apvThr_load' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 2.03> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 2.03> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 2048> <RAM>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i13.i3, i13 %m_apvThr_load, i3 0" [../mpd_data_processor.cpp:366]   --->   Operation 111 'bitconcatenate' 'shl_ln' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%shl_ln366_1 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i13.i1, i13 %m_apvThr_load, i1 0" [../mpd_data_processor.cpp:366]   --->   Operation 112 'bitconcatenate' 'shl_ln366_1' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln366 = sext i14 %shl_ln366_1" [../mpd_data_processor.cpp:366]   --->   Operation 113 'sext' 'sext_ln366' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.71ns)   --->   "%sum_thr = sub i16 %shl_ln, i16 %sext_ln366" [../mpd_data_processor.cpp:366]   --->   Operation 114 'sub' 'sum_thr' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%sext_ln371 = sext i16 %add_ln355_1" [../mpd_data_processor.cpp:371]   --->   Operation 115 'sext' 'sext_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln371 = zext i16 %sum_thr" [../mpd_data_processor.cpp:371]   --->   Operation 116 'zext' 'zext_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (1.71ns)   --->   "%icmp_ln371 = icmp_slt  i17 %sext_ln371, i17 %zext_ln371" [../mpd_data_processor.cpp:371]   --->   Operation 117 'icmp' 'icmp_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 1.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (1.16ns)   --->   "%icmp_ln371_1 = icmp_eq  i5 %max_pos0_test, i5 31" [../mpd_data_processor.cpp:371]   --->   Operation 118 'icmp' 'icmp_ln371_1' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (1.16ns)   --->   "%icmp_ln371_2 = icmp_eq  i5 %max_pos5_test, i5 31" [../mpd_data_processor.cpp:371]   --->   Operation 119 'icmp' 'icmp_ln371_2' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 1.16> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.16> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node or_ln371_1)   --->   "%or_ln371 = or i1 %icmp_ln371_1, i1 %icmp_ln371_2" [../mpd_data_processor.cpp:371]   --->   Operation 120 'or' 'or_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.31ns) (out node of the LUT)   --->   "%or_ln371_1 = or i1 %or_ln371, i1 %icmp_ln371" [../mpd_data_processor.cpp:371]   --->   Operation 121 'or' 'or_ln371_1' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.31> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.62ns)   --->   "%br_ln371 = br i1 %or_ln371_1, void %if.end220.i, void %if.then212.i" [../mpd_data_processor.cpp:371]   --->   Operation 122 'br' 'br_ln371' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read)> <Delay = 0.62>
ST_2 : Operation 123 [1/1] (1.36ns)   --->   "%add_ln373 = add i7 %sample_n_load, i7 1" [../mpd_data_processor.cpp:373]   --->   Operation 123 'add' 'add_ln373' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.69ns)   --->   "%store_ln373 = store i7 %add_ln373, i7 %sample_n" [../mpd_data_processor.cpp:373]   --->   Operation 124 'store' 'store_ln373' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 0.69>
ST_2 : Operation 125 [1/1] (1.36ns)   --->   "%icmp_ln373 = icmp_ne  i7 %sample_n_load, i7 127" [../mpd_data_processor.cpp:373]   --->   Operation 125 'icmp' 'icmp_ln373' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln377 = zext i1 %icmp_ln373" [../mpd_data_processor.cpp:377]   --->   Operation 126 'zext' 'zext_ln377' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.62ns)   --->   "%br_ln377 = br void %if.end220.i" [../mpd_data_processor.cpp:377]   --->   Operation 127 'br' 'br_ln377' <Predicate = (ps_1_load == 3 & tmp_17_i & !build_all_samples_read & or_ln371_1)> <Delay = 0.62>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%storemerge5_i = phi i3 %zext_ln377, void %if.then212.i, i3 4, void %if.then154.i_ifconv, i3 4, void %if.else207.i" [../mpd_data_processor.cpp:377]   --->   Operation 128 'phi' 'storemerge5_i' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.94ns)   --->   "%store_ln370 = store i3 %storemerge5_i, i3 %ps_1" [../mpd_data_processor.cpp:370]   --->   Operation 129 'store' 'store_ln370' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.94>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln380 = br void %if.end221.i" [../mpd_data_processor.cpp:380]   --->   Operation 130 'br' 'br_ln380' <Predicate = (ps_1_load == 3 & tmp_17_i)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (2.65ns)   --->   "%s_avgBSamplesIn_read_1 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn" [../mpd_data_processor.cpp:341]   --->   Operation 131 'read' 's_avgBSamplesIn_read_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%sample_data_pair_2 = trunc i32 %s_avgBSamplesIn_read_1" [../mpd_data_processor.cpp:341]   --->   Operation 132 'trunc' 'sample_data_pair_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "%sample_data_pair_3 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read_1, i32 16, i32 28" [../mpd_data_processor.cpp:341]   --->   Operation 133 'partselect' 'sample_data_pair_3' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%sext_ln342 = sext i13 %sample_data_pair_2" [../mpd_data_processor.cpp:342]   --->   Operation 134 'sext' 'sext_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 135 [1/2] (0.85ns)   --->   "%avgB_1_load_2 = load i13 2" [../mpd_data_processor.cpp:342]   --->   Operation 135 'load' 'avgB_1_load_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln342_1 = sext i13 %avgB_1_load_2" [../mpd_data_processor.cpp:342]   --->   Operation 136 'sext' 'sext_ln342_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (1.62ns)   --->   "%sub_ln342 = sub i14 %sext_ln342, i14 %sext_ln342_1" [../mpd_data_processor.cpp:342]   --->   Operation 137 'sub' 'sub_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.00ns)   --->   "%tmp_12 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln342, i32 13" [../mpd_data_processor.cpp:342]   --->   Operation 138 'bitselect' 'tmp_12' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%trunc_ln342 = trunc i14 %sub_ln342" [../mpd_data_processor.cpp:342]   --->   Operation 139 'trunc' 'trunc_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_13 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln342, i32 12" [../mpd_data_processor.cpp:342]   --->   Operation 140 'bitselect' 'tmp_13' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%xor_ln342 = xor i1 %tmp_12, i1 1" [../mpd_data_processor.cpp:342]   --->   Operation 141 'xor' 'xor_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%and_ln342 = and i1 %tmp_13, i1 %xor_ln342" [../mpd_data_processor.cpp:342]   --->   Operation 142 'and' 'and_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%xor_ln342_1 = xor i1 %tmp_12, i1 %tmp_13" [../mpd_data_processor.cpp:342]   --->   Operation 143 'xor' 'xor_ln342_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node select_ln342_1)   --->   "%select_ln342 = select i1 %and_ln342, i13 4095, i13 4096" [../mpd_data_processor.cpp:342]   --->   Operation 144 'select' 'select_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln342_1 = select i1 %xor_ln342_1, i13 %select_ln342, i13 %trunc_ln342" [../mpd_data_processor.cpp:342]   --->   Operation 145 'select' 'select_ln342_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%sext_ln343 = sext i13 %sample_data_pair_3" [../mpd_data_processor.cpp:343]   --->   Operation 146 'sext' 'sext_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 147 [1/2] (0.85ns)   --->   "%avgB_1_load_3 = load i13 3" [../mpd_data_processor.cpp:343]   --->   Operation 147 'load' 'avgB_1_load_3' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%sext_ln343_1 = sext i13 %avgB_1_load_3" [../mpd_data_processor.cpp:343]   --->   Operation 148 'sext' 'sext_ln343_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (1.62ns)   --->   "%sub_ln343 = sub i14 %sext_ln343, i14 %sext_ln343_1" [../mpd_data_processor.cpp:343]   --->   Operation 149 'sub' 'sub_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_14 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln343, i32 13" [../mpd_data_processor.cpp:343]   --->   Operation 150 'bitselect' 'tmp_14' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%trunc_ln343 = trunc i14 %sub_ln343" [../mpd_data_processor.cpp:343]   --->   Operation 151 'trunc' 'trunc_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_15 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln343, i32 12" [../mpd_data_processor.cpp:343]   --->   Operation 152 'bitselect' 'tmp_15' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%xor_ln343 = xor i1 %tmp_14, i1 1" [../mpd_data_processor.cpp:343]   --->   Operation 153 'xor' 'xor_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%and_ln343 = and i1 %tmp_15, i1 %xor_ln343" [../mpd_data_processor.cpp:343]   --->   Operation 154 'and' 'and_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%xor_ln343_1 = xor i1 %tmp_14, i1 %tmp_15" [../mpd_data_processor.cpp:343]   --->   Operation 155 'xor' 'xor_ln343_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node select_ln343_1)   --->   "%select_ln343 = select i1 %and_ln343, i13 4095, i13 4096" [../mpd_data_processor.cpp:343]   --->   Operation 156 'select' 'select_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln343_1 = select i1 %xor_ln343_1, i13 %select_ln343, i13 %trunc_ln343" [../mpd_data_processor.cpp:343]   --->   Operation 157 'select' 'select_ln343_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_4 = select i1 %enable_cm_read, i13 %select_ln342_1, i13 %sample_data_pair_2" [../mpd_data_processor.cpp:353]   --->   Operation 158 'select' 'select_ln353_4' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_5 = select i1 %enable_cm_read, i13 %select_ln343_1, i13 %sample_data_pair_3" [../mpd_data_processor.cpp:353]   --->   Operation 159 'select' 'select_ln353_5' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (0.00ns)   --->   "%store_ln342 = store i13 %select_ln353_4, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_3" [../mpd_data_processor.cpp:342]   --->   Operation 160 'store' 'store_ln342' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 161 [1/1] (0.00ns)   --->   "%store_ln343 = store i13 %select_ln353_5, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_2" [../mpd_data_processor.cpp:343]   --->   Operation 161 'store' 'store_ln343' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_2 : Operation 162 [1/1] (2.65ns)   --->   "%s_avgBSamplesIn_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBSamplesIn" [../mpd_data_processor.cpp:330]   --->   Operation 162 'read' 's_avgBSamplesIn_read' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%sample_data_pair = trunc i32 %s_avgBSamplesIn_read" [../mpd_data_processor.cpp:330]   --->   Operation 163 'trunc' 'sample_data_pair' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.00ns)   --->   "%sample_data_pair_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %s_avgBSamplesIn_read, i32 16, i32 28" [../mpd_data_processor.cpp:330]   --->   Operation 164 'partselect' 'sample_data_pair_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 165 [1/1] (0.00ns)   --->   "%sext_ln331 = sext i13 %sample_data_pair" [../mpd_data_processor.cpp:331]   --->   Operation 165 'sext' 'sext_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 166 [1/2] (0.85ns)   --->   "%avgB_1_load = load i13 0" [../mpd_data_processor.cpp:331]   --->   Operation 166 'load' 'avgB_1_load' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 167 [1/1] (0.00ns)   --->   "%sext_ln331_1 = sext i13 %avgB_1_load" [../mpd_data_processor.cpp:331]   --->   Operation 167 'sext' 'sext_ln331_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 168 [1/1] (1.62ns)   --->   "%sub_ln331 = sub i14 %sext_ln331, i14 %sext_ln331_1" [../mpd_data_processor.cpp:331]   --->   Operation 168 'sub' 'sub_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_8 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln331, i32 13" [../mpd_data_processor.cpp:331]   --->   Operation 169 'bitselect' 'tmp_8' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%trunc_ln331 = trunc i14 %sub_ln331" [../mpd_data_processor.cpp:331]   --->   Operation 170 'trunc' 'trunc_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_9 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln331, i32 12" [../mpd_data_processor.cpp:331]   --->   Operation 171 'bitselect' 'tmp_9' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%xor_ln331 = xor i1 %tmp_8, i1 1" [../mpd_data_processor.cpp:331]   --->   Operation 172 'xor' 'xor_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%and_ln331 = and i1 %tmp_9, i1 %xor_ln331" [../mpd_data_processor.cpp:331]   --->   Operation 173 'and' 'and_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%xor_ln331_1 = xor i1 %tmp_8, i1 %tmp_9" [../mpd_data_processor.cpp:331]   --->   Operation 174 'xor' 'xor_ln331_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node select_ln331_1)   --->   "%select_ln331 = select i1 %and_ln331, i13 4095, i13 4096" [../mpd_data_processor.cpp:331]   --->   Operation 175 'select' 'select_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln331_1 = select i1 %xor_ln331_1, i13 %select_ln331, i13 %trunc_ln331" [../mpd_data_processor.cpp:331]   --->   Operation 176 'select' 'select_ln331_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln332 = sext i13 %sample_data_pair_1" [../mpd_data_processor.cpp:332]   --->   Operation 177 'sext' 'sext_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 178 [1/2] (0.85ns)   --->   "%avgB_1_load_1 = load i13 1" [../mpd_data_processor.cpp:332]   --->   Operation 178 'load' 'avgB_1_load_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 179 [1/1] (0.00ns)   --->   "%sext_ln332_1 = sext i13 %avgB_1_load_1" [../mpd_data_processor.cpp:332]   --->   Operation 179 'sext' 'sext_ln332_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 180 [1/1] (1.62ns)   --->   "%sub_ln332 = sub i14 %sext_ln332, i14 %sext_ln332_1" [../mpd_data_processor.cpp:332]   --->   Operation 180 'sub' 'sub_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 181 [1/1] (0.00ns)   --->   "%tmp_10 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln332, i32 13" [../mpd_data_processor.cpp:332]   --->   Operation 181 'bitselect' 'tmp_10' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%trunc_ln332 = trunc i14 %sub_ln332" [../mpd_data_processor.cpp:332]   --->   Operation 182 'trunc' 'trunc_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_11 = bitselect i1 @_ssdm_op_BitSelect.i1.i14.i32, i14 %sub_ln332, i32 12" [../mpd_data_processor.cpp:332]   --->   Operation 183 'bitselect' 'tmp_11' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%xor_ln332 = xor i1 %tmp_10, i1 1" [../mpd_data_processor.cpp:332]   --->   Operation 184 'xor' 'xor_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%and_ln332 = and i1 %tmp_11, i1 %xor_ln332" [../mpd_data_processor.cpp:332]   --->   Operation 185 'and' 'and_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%xor_ln332_1 = xor i1 %tmp_10, i1 %tmp_11" [../mpd_data_processor.cpp:332]   --->   Operation 186 'xor' 'xor_ln332_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.31> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln332_1)   --->   "%select_ln332 = select i1 %and_ln332, i13 4095, i13 4096" [../mpd_data_processor.cpp:332]   --->   Operation 187 'select' 'select_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln332_1 = select i1 %xor_ln332_1, i13 %select_ln332, i13 %trunc_ln332" [../mpd_data_processor.cpp:332]   --->   Operation 188 'select' 'select_ln332_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_2 = select i1 %enable_cm_read, i13 %select_ln331_1, i13 %sample_data_pair" [../mpd_data_processor.cpp:353]   --->   Operation 189 'select' 'select_ln353_2' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.62ns) (out node of the LUT)   --->   "%select_ln353_3 = select i1 %enable_cm_read, i13 %select_ln332_1, i13 %sample_data_pair_1" [../mpd_data_processor.cpp:353]   --->   Operation 190 'select' 'select_ln353_3' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.62> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%store_ln331 = store i13 %select_ln353_2, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_5" [../mpd_data_processor.cpp:331]   --->   Operation 191 'store' 'store_ln331' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.00ns)   --->   "%store_ln332 = store i13 %select_ln353_3, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_4" [../mpd_data_processor.cpp:332]   --->   Operation 192 'store' 'store_ln332' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_2 : Operation 193 [1/1] (1.36ns)   --->   "%add_ln416 = add i7 %sample_n_load, i7 1" [../mpd_data_processor.cpp:416]   --->   Operation 193 'add' 'add_ln416' <Predicate = (ps_1_load == 6)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.69ns)   --->   "%store_ln416 = store i7 %add_ln416, i7 %sample_n" [../mpd_data_processor.cpp:416]   --->   Operation 194 'store' 'store_ln416' <Predicate = (ps_1_load == 6)> <Delay = 0.69>
ST_2 : Operation 195 [1/1] (1.36ns)   --->   "%icmp_ln416 = icmp_ne  i7 %sample_n_load, i7 127" [../mpd_data_processor.cpp:416]   --->   Operation 195 'icmp' 'icmp_ln416' <Predicate = (ps_1_load == 6)> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln417 = zext i1 %icmp_ln416" [../mpd_data_processor.cpp:417]   --->   Operation 196 'zext' 'zext_ln417' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.94ns)   --->   "%store_ln417 = store i3 %zext_ln417, i3 %ps_1" [../mpd_data_processor.cpp:417]   --->   Operation 197 'store' 'store_ln417' <Predicate = (ps_1_load == 6)> <Delay = 0.94>
ST_2 : Operation 198 [1/1] (2.65ns)   --->   "%s_avgBHeader_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %s_avgBHeader" [../mpd_data_processor.cpp:292]   --->   Operation 198 'read' 's_avgBHeader_read' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 2.65> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.65> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_2 : Operation 199 [1/1] (0.00ns)   --->   "%avg_header_avg = trunc i32 %s_avgBHeader_read" [../mpd_data_processor.cpp:292]   --->   Operation 199 'trunc' 'avg_header_avg' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 200 [1/1] (0.00ns)   --->   "%avg_header_tag = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %s_avgBHeader_read, i32 16" [../mpd_data_processor.cpp:292]   --->   Operation 200 'bitselect' 'avg_header_tag' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%cnt_load = load i3 %cnt" [../mpd_data_processor.cpp:297]   --->   Operation 201 'load' 'cnt_load' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.00ns)   --->   "%br_ln293 = br i1 %avg_header_tag, void %if.then69.i, void %land.rhs.i" [../mpd_data_processor.cpp:293]   --->   Operation 202 'br' 'br_ln293' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_2 : Operation 203 [1/1] (0.89ns)   --->   "%add_ln316 = add i3 %cnt_load, i3 1" [../mpd_data_processor.cpp:316]   --->   Operation 203 'add' 'add_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.00ns)   --->   "%zext_ln316 = zext i3 %cnt_load" [../mpd_data_processor.cpp:316]   --->   Operation 204 'zext' 'zext_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 205 [1/1] (0.00ns)   --->   "%avgB_1_addr = getelementptr i13 %avgB_1, i64 0, i64 %zext_ln316" [../mpd_data_processor.cpp:316]   --->   Operation 205 'getelementptr' 'avgB_1_addr' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 206 [1/1] (0.85ns)   --->   "%store_ln316 = store i13 %avg_header_avg, i3 %avgB_1_addr" [../mpd_data_processor.cpp:316]   --->   Operation 206 'store' 'store_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.85> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.85> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 6> <RAM>
ST_2 : Operation 207 [1/1] (0.89ns)   --->   "%icmp_ln317 = icmp_eq  i3 %add_ln316, i3 6" [../mpd_data_processor.cpp:317]   --->   Operation 207 'icmp' 'icmp_ln317' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.62ns)   --->   "%br_ln317 = br i1 %icmp_ln317, void %mergeST.i, void %if.then74.i" [../mpd_data_processor.cpp:317]   --->   Operation 208 'br' 'br_ln317' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.62>
ST_2 : Operation 209 [1/1] (0.69ns)   --->   "%store_ln319 = store i7 0, i7 %sample_n" [../mpd_data_processor.cpp:319]   --->   Operation 209 'store' 'store_ln319' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag & icmp_ln317) | (ps_1_load == 0 & tmp_i & !avg_header_tag & icmp_ln317)> <Delay = 0.69>
ST_2 : Operation 210 [1/1] (0.94ns)   --->   "%store_ln321 = store i3 1, i3 %ps_1" [../mpd_data_processor.cpp:321]   --->   Operation 210 'store' 'store_ln321' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag & icmp_ln317) | (ps_1_load == 0 & tmp_i & !avg_header_tag & icmp_ln317)> <Delay = 0.94>
ST_2 : Operation 211 [1/1] (0.62ns)   --->   "%br_ln322 = br void %mergeST.i" [../mpd_data_processor.cpp:322]   --->   Operation 211 'br' 'br_ln322' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag & icmp_ln317) | (ps_1_load == 0 & tmp_i & !avg_header_tag & icmp_ln317)> <Delay = 0.62>
ST_2 : Operation 212 [1/1] (0.00ns)   --->   "%trunc_ln293 = trunc i32 %s_avgBHeader_read" [../mpd_data_processor.cpp:293]   --->   Operation 212 'trunc' 'trunc_ln293' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag) | (ps_1_load == 0 & tmp_i & avg_header_tag)> <Delay = 0.00>
ST_2 : Operation 213 [1/1] (1.46ns)   --->   "%switch_ln293 = switch i2 %trunc_ln293, void %if.end78.i, i2 1, void %if.then26.i, i2 2, void %if.then61.i" [../mpd_data_processor.cpp:293]   --->   Operation 213 'switch' 'switch_ln293' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag) | (ps_1_load == 0 & tmp_i & avg_header_tag)> <Delay = 1.46>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_24_i = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32.i32, i32 %s_avgBHeader_read, i32 2, i32 5" [../mpd_data_processor.cpp:295]   --->   Operation 214 'partselect' 'tmp_24_i' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.00ns)   --->   "%store_ln295 = store i4 %tmp_24_i, i4 %apv_id_1" [../mpd_data_processor.cpp:295]   --->   Operation 215 'store' 'store_ln295' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_2 : Operation 216 [1/1] (0.00ns)   --->   "%mpd_id_1 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %s_avgBHeader_read, i32 6, i32 10" [../mpd_data_processor.cpp:296]   --->   Operation 216 'partselect' 'mpd_id_1' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_2 : Operation 217 [1/1] (0.89ns)   --->   "%icmp_ln297 = icmp_eq  i3 %cnt_load, i3 0" [../mpd_data_processor.cpp:297]   --->   Operation 217 'icmp' 'icmp_ln297' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln297 = br i1 %icmp_ln297, void %if.end.i, void %if.then34.i" [../mpd_data_processor.cpp:297]   --->   Operation 218 'br' 'br_ln297' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.03>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln381 = br void %event_writer.exit" [../mpd_data_processor.cpp:381]   --->   Operation 219 'br' 'br_ln381' <Predicate = (ps_1_load == 3)> <Delay = 0.00>
ST_3 : Operation 220 [1/1] (0.00ns)   --->   "%sext_ln344 = sext i13 %select_ln353_4" [../mpd_data_processor.cpp:344]   --->   Operation 220 'sext' 'sext_ln344' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%sext_ln344_1 = sext i13 %select_ln353_5" [../mpd_data_processor.cpp:344]   --->   Operation 221 'sext' 'sext_ln344_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (1.62ns)   --->   "%add_ln344 = add i14 %sext_ln344_1, i14 %sext_ln344" [../mpd_data_processor.cpp:344]   --->   Operation 222 'add' 'add_ln344' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%sext_ln344_2 = sext i14 %add_ln344" [../mpd_data_processor.cpp:344]   --->   Operation 223 'sext' 'sext_ln344_2' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (1.71ns)   --->   "%add_ln344_1 = add i16 %sum_load, i16 %sext_ln344_2" [../mpd_data_processor.cpp:344]   --->   Operation 224 'add' 'add_ln344_1' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 1.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 225 [1/1] (0.69ns)   --->   "%store_ln344 = store i16 %add_ln344_1, i16 %sum" [../mpd_data_processor.cpp:344]   --->   Operation 225 'store' 'store_ln344' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.69>
ST_3 : Operation 226 [1/1] (0.00ns)   --->   "%br_ln346 = br void %if.end151.i" [../mpd_data_processor.cpp:346]   --->   Operation 226 'br' 'br_ln346' <Predicate = (ps_1_load == 2 & tmp_16_i)> <Delay = 0.00>
ST_3 : Operation 227 [1/1] (0.00ns)   --->   "%br_ln347 = br void %event_writer.exit" [../mpd_data_processor.cpp:347]   --->   Operation 227 'br' 'br_ln347' <Predicate = (ps_1_load == 2)> <Delay = 0.00>
ST_3 : Operation 228 [1/1] (0.00ns)   --->   "%sext_ln333 = sext i13 %select_ln353_2" [../mpd_data_processor.cpp:333]   --->   Operation 228 'sext' 'sext_ln333' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%sext_ln333_1 = sext i13 %select_ln353_3" [../mpd_data_processor.cpp:333]   --->   Operation 229 'sext' 'sext_ln333_1' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (1.62ns)   --->   "%add_ln333 = add i14 %sext_ln333_1, i14 %sext_ln333" [../mpd_data_processor.cpp:333]   --->   Operation 230 'add' 'add_ln333' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 1.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%sext_ln333_2 = sext i14 %add_ln333" [../mpd_data_processor.cpp:333]   --->   Operation 231 'sext' 'sext_ln333_2' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.69ns)   --->   "%store_ln333 = store i16 %sext_ln333_2, i16 %sum" [../mpd_data_processor.cpp:333]   --->   Operation 232 'store' 'store_ln333' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.69>
ST_3 : Operation 233 [1/1] (0.00ns)   --->   "%br_ln335 = br void %if.end114.i" [../mpd_data_processor.cpp:335]   --->   Operation 233 'br' 'br_ln335' <Predicate = (ps_1_load == 1 & tmp_i_34)> <Delay = 0.00>
ST_3 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln336 = br void %event_writer.exit" [../mpd_data_processor.cpp:336]   --->   Operation 234 'br' 'br_ln336' <Predicate = (ps_1_load == 1)> <Delay = 0.00>
ST_3 : Operation 235 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1 = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1" [../mpd_data_processor.cpp:409]   --->   Operation 235 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 236 [1/1] (0.00ns)   --->   "%event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l = load i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s" [../mpd_data_processor.cpp:410]   --->   Operation 236 'load' 'event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln411 = zext i4 %apv_id_1_load" [../mpd_data_processor.cpp:411]   --->   Operation 237 'zext' 'zext_ln411' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.00ns)   --->   "%tmp_18_i = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i1.i5.i13.i13, i1 0, i5 %zext_ln411, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_l, i13 %event_writer_stream_stream_stream_ap_uint_ap_uint_ap_uint_ap_int_128_s_1_1" [../mpd_data_processor.cpp:414]   --->   Operation 238 'bitconcatenate' 'tmp_18_i' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln414 = zext i32 %tmp_18_i" [../mpd_data_processor.cpp:414]   --->   Operation 239 'zext' 'zext_ln414' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (2.35ns)   --->   "%write_ln414 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln414" [../mpd_data_processor.cpp:414]   --->   Operation 240 'write' 'write_ln414' <Predicate = (ps_1_load == 6)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 241 [1/1] (0.00ns)   --->   "%br_ln420 = br void %event_writer.exit" [../mpd_data_processor.cpp:420]   --->   Operation 241 'br' 'br_ln420' <Predicate = (ps_1_load == 6)> <Delay = 0.00>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%cnt_new_0_i = phi i3 0, void %if.then74.i, i3 %add_ln316, void %if.then69.i" [../mpd_data_processor.cpp:316]   --->   Operation 242 'phi' 'cnt_new_0_i' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln316 = store i3 %cnt_new_0_i, i3 %cnt" [../mpd_data_processor.cpp:316]   --->   Operation 243 'store' 'store_ln316' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%br_ln323 = br void %if.end78.i" [../mpd_data_processor.cpp:323]   --->   Operation 244 'br' 'br_ln323' <Predicate = (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (2.35ns)   --->   "%write_ln312 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 8589934591" [../mpd_data_processor.cpp:312]   --->   Operation 245 'write' 'write_ln312' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 2) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 2)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln313 = br void %if.end79.i" [../mpd_data_processor.cpp:313]   --->   Operation 246 'br' 'br_ln313' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 2) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 2)> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%zext_ln305_cast = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i5.i11.i5, i11 1344, i5 %fiber_read, i11 0, i5 %mpd_id_1" [../mpd_data_processor.cpp:305]   --->   Operation 247 'bitconcatenate' 'zext_ln305_cast' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%zext_ln305 = zext i32 %zext_ln305_cast" [../mpd_data_processor.cpp:305]   --->   Operation 248 'zext' 'zext_ln305' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (2.35ns)   --->   "%write_ln305 = write void @_ssdm_op_Write.ap_fifo.volatile.i33P0A, i33 %s_evOut, i33 %zext_ln305" [../mpd_data_processor.cpp:305]   --->   Operation 249 'write' 'write_ln305' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 2.35> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 2.35> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%br_ln306 = br void %if.end.i" [../mpd_data_processor.cpp:306]   --->   Operation 250 'br' 'br_ln306' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1 & icmp_ln297)> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%br_ln307 = br void %if.end80.i" [../mpd_data_processor.cpp:307]   --->   Operation 251 'br' 'br_ln307' <Predicate = (ps_1_load == 7 & tmp_i & avg_header_tag & trunc_ln293 == 1) | (ps_1_load == 0 & tmp_i & avg_header_tag & trunc_ln293 == 1)> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end79.i"   --->   Operation 252 'br' 'br_ln0' <Predicate = (ps_1_load == 7 & tmp_i & trunc_ln293 != 1 & trunc_ln293 != 2) | (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & trunc_ln293 != 1 & trunc_ln293 != 2) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%br_ln0 = br void %if.end80.i"   --->   Operation 253 'br' 'br_ln0' <Predicate = (ps_1_load == 7 & tmp_i & trunc_ln293 != 1) | (ps_1_load == 7 & tmp_i & !avg_header_tag) | (ps_1_load == 0 & tmp_i & trunc_ln293 != 1) | (ps_1_load == 0 & tmp_i & !avg_header_tag)> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%br_ln324 = br void %if.end81.i" [../mpd_data_processor.cpp:324]   --->   Operation 254 'br' 'br_ln324' <Predicate = (ps_1_load == 7 & tmp_i) | (ps_1_load == 0 & tmp_i)> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%br_ln325 = br void %event_writer.exit" [../mpd_data_processor.cpp:325]   --->   Operation 255 'br' 'br_ln325' <Predicate = (ps_1_load == 7) | (ps_1_load == 0)> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 256 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 8.000ns, clock uncertainty: 1.000ns.

 <State 1>: 2.966ns
The critical path consists of the following:
	fifo read operation ('s_avgBSamplesIn_read_2', ../mpd_data_processor.cpp:352) on port 's_avgBSamplesIn' (../mpd_data_processor.cpp:352) [62]  (2.655 ns)
	blocking operation 0.311 ns on control path)

 <State 2>: 10.668ns
The critical path consists of the following:
	'load' operation ('avgB_1_load_4', ../mpd_data_processor.cpp:353) on array 'avgB_1' [66]  (0.858 ns)
	'sub' operation ('sub_ln353', ../mpd_data_processor.cpp:353) [68]  (1.623 ns)
	'select' operation ('select_ln353_1', ../mpd_data_processor.cpp:353) [76]  (0.624 ns)
	'select' operation ('select_ln353_6', ../mpd_data_processor.cpp:353) [89]  (0.624 ns)
	'add' operation ('add_ln355', ../mpd_data_processor.cpp:355) [95]  (1.623 ns)
	'add' operation ('add_ln355_1', ../mpd_data_processor.cpp:355) [97]  (1.719 ns)
	'icmp' operation ('icmp_ln371', ../mpd_data_processor.cpp:371) [123]  (1.719 ns)
	'or' operation ('or_ln371_1', ../mpd_data_processor.cpp:371) [127]  (0.311 ns)
	multiplexor before 'phi' operation ('storemerge5_i', ../mpd_data_processor.cpp:377) with incoming values : ('zext_ln377', ../mpd_data_processor.cpp:377) [136]  (0.628 ns)
	'phi' operation ('storemerge5_i', ../mpd_data_processor.cpp:377) with incoming values : ('zext_ln377', ../mpd_data_processor.cpp:377) [136]  (0.000 ns)
	'store' operation ('store_ln370', ../mpd_data_processor.cpp:370) of variable 'storemerge5_i', ../mpd_data_processor.cpp:377 on static variable 'ps_1' [137]  (0.940 ns)

 <State 3>: 4.032ns
The critical path consists of the following:
	'add' operation ('add_ln344', ../mpd_data_processor.cpp:344) [178]  (1.623 ns)
	'add' operation ('add_ln344_1', ../mpd_data_processor.cpp:344) [180]  (1.719 ns)
	'store' operation ('store_ln344', ../mpd_data_processor.cpp:344) of variable 'add_ln344_1', ../mpd_data_processor.cpp:344 on static variable 'sum' [181]  (0.690 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
