// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="Ext_KWTA32k,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.657000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=9,HLS_SYN_DSP=0,HLS_SYN_FF=3251,HLS_SYN_LUT=7272,HLS_VERSION=2018_2}" *)

module Ext_KWTA32k (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack,
        com_port_layer_V,
        com_port_layer_V_ap_vld,
        com_port_layer_V_ap_ack,
        com_port_target_V,
        com_port_target_V_ap_vld,
        com_port_target_V_ap_ack,
        com_port_allocated_addr_V,
        com_port_allocated_addr_V_ap_vld,
        com_port_allocated_addr_V_ap_ack,
        com_port_cmd,
        com_port_cmd_ap_vld,
        com_port_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 54'd1;
parameter    ap_ST_fsm_state2 = 54'd2;
parameter    ap_ST_fsm_state3 = 54'd4;
parameter    ap_ST_fsm_state4 = 54'd8;
parameter    ap_ST_fsm_state5 = 54'd16;
parameter    ap_ST_fsm_state6 = 54'd32;
parameter    ap_ST_fsm_state7 = 54'd64;
parameter    ap_ST_fsm_state8 = 54'd128;
parameter    ap_ST_fsm_state9 = 54'd256;
parameter    ap_ST_fsm_state10 = 54'd512;
parameter    ap_ST_fsm_state11 = 54'd1024;
parameter    ap_ST_fsm_state12 = 54'd2048;
parameter    ap_ST_fsm_state13 = 54'd4096;
parameter    ap_ST_fsm_state14 = 54'd8192;
parameter    ap_ST_fsm_state15 = 54'd16384;
parameter    ap_ST_fsm_state16 = 54'd32768;
parameter    ap_ST_fsm_state17 = 54'd65536;
parameter    ap_ST_fsm_state18 = 54'd131072;
parameter    ap_ST_fsm_state19 = 54'd262144;
parameter    ap_ST_fsm_state20 = 54'd524288;
parameter    ap_ST_fsm_state21 = 54'd1048576;
parameter    ap_ST_fsm_state22 = 54'd2097152;
parameter    ap_ST_fsm_state23 = 54'd4194304;
parameter    ap_ST_fsm_state24 = 54'd8388608;
parameter    ap_ST_fsm_state25 = 54'd16777216;
parameter    ap_ST_fsm_state26 = 54'd33554432;
parameter    ap_ST_fsm_state27 = 54'd67108864;
parameter    ap_ST_fsm_state28 = 54'd134217728;
parameter    ap_ST_fsm_state29 = 54'd268435456;
parameter    ap_ST_fsm_state30 = 54'd536870912;
parameter    ap_ST_fsm_state31 = 54'd1073741824;
parameter    ap_ST_fsm_state32 = 54'd2147483648;
parameter    ap_ST_fsm_state33 = 54'd4294967296;
parameter    ap_ST_fsm_state34 = 54'd8589934592;
parameter    ap_ST_fsm_state35 = 54'd17179869184;
parameter    ap_ST_fsm_state36 = 54'd34359738368;
parameter    ap_ST_fsm_state37 = 54'd68719476736;
parameter    ap_ST_fsm_state38 = 54'd137438953472;
parameter    ap_ST_fsm_state39 = 54'd274877906944;
parameter    ap_ST_fsm_state40 = 54'd549755813888;
parameter    ap_ST_fsm_state41 = 54'd1099511627776;
parameter    ap_ST_fsm_state42 = 54'd2199023255552;
parameter    ap_ST_fsm_state43 = 54'd4398046511104;
parameter    ap_ST_fsm_state44 = 54'd8796093022208;
parameter    ap_ST_fsm_state45 = 54'd17592186044416;
parameter    ap_ST_fsm_state46 = 54'd35184372088832;
parameter    ap_ST_fsm_state47 = 54'd70368744177664;
parameter    ap_ST_fsm_state48 = 54'd140737488355328;
parameter    ap_ST_fsm_state49 = 54'd281474976710656;
parameter    ap_ST_fsm_state50 = 54'd562949953421312;
parameter    ap_ST_fsm_state51 = 54'd1125899906842624;
parameter    ap_ST_fsm_state52 = 54'd2251799813685248;
parameter    ap_ST_fsm_state53 = 54'd4503599627370496;
parameter    ap_ST_fsm_state54 = 54'd9007199254740992;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;
output  [7:0] com_port_layer_V;
output   com_port_layer_V_ap_vld;
input   com_port_layer_V_ap_ack;
output  [15:0] com_port_target_V;
output   com_port_target_V_ap_vld;
input   com_port_target_V_ap_ack;
input  [15:0] com_port_allocated_addr_V;
input   com_port_allocated_addr_V_ap_vld;
output   com_port_allocated_addr_V_ap_ack;
output  [7:0] com_port_cmd;
output   com_port_cmd_ap_vld;
input   com_port_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg alloc_free_target_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_cmd_ap_ack;
reg[7:0] com_port_layer_V;
reg com_port_layer_V_ap_vld;
reg[15:0] com_port_target_V;
reg com_port_target_V_ap_vld;
reg com_port_allocated_addr_V_ap_ack;
reg[7:0] com_port_cmd;
reg com_port_cmd_ap_vld;

(* fsm_encoding = "none" *) reg   [53:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [2:0] maintain_mask_V_address0;
reg    maintain_mask_V_ce0;
wire   [32:0] maintain_mask_V_q0;
reg   [63:0] top_heap_V_0;
reg   [63:0] top_heap_V_1;
reg   [63:0] top_heap_V_2;
reg   [63:0] top_heap_V_3;
reg   [5:0] heap_tree_V_0_address0;
reg    heap_tree_V_0_ce0;
reg    heap_tree_V_0_we0;
reg   [31:0] heap_tree_V_0_d0;
wire   [31:0] heap_tree_V_0_q0;
reg   [5:0] heap_tree_V_1_address0;
reg    heap_tree_V_1_ce0;
reg    heap_tree_V_1_we0;
reg   [31:0] heap_tree_V_1_d0;
wire   [31:0] heap_tree_V_1_q0;
reg   [5:0] heap_tree_V_2_address0;
reg    heap_tree_V_2_ce0;
reg    heap_tree_V_2_we0;
reg   [31:0] heap_tree_V_2_d0;
wire   [31:0] heap_tree_V_2_q0;
reg   [5:0] heap_tree_V_3_address0;
reg    heap_tree_V_3_ce0;
reg    heap_tree_V_3_we0;
reg   [31:0] heap_tree_V_3_d0;
wire   [31:0] heap_tree_V_3_q0;
reg   [10:0] group_tree_V_address0;
reg    group_tree_V_ce0;
reg    group_tree_V_we0;
reg   [31:0] group_tree_V_d0;
wire   [31:0] group_tree_V_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [6:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [31:0] mark_mask_V_q0;
wire   [2:0] extra_mask_V_address0;
reg    extra_mask_V_ce0;
wire   [4:0] extra_mask_V_q0;
reg    alloc_size_blk_n;
reg    alloc_free_target_blk_n;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state45;
wire   [0:0] tmp_29_fu_3680_p3;
wire    ap_CS_fsm_state33;
wire   [0:0] or_cond_fu_3079_p2;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_4_fu_1808_p2;
wire   [0:0] tmp_6_fu_1813_p2;
reg    alloc_cmd_blk_n;
reg    com_port_layer_V_blk_n;
wire   [0:0] grp_fu_1664_p2;
wire    ap_CS_fsm_state15;
reg   [0:0] tmp_6_reg_4079;
reg   [0:0] tmp_3_reg_4083;
reg   [0:0] tmp_61_reg_4337;
reg    com_port_target_V_blk_n;
wire    ap_CS_fsm_state38;
wire    ap_CS_fsm_state16;
reg    com_port_allocated_addr_V_blk_n;
wire    ap_CS_fsm_state44;
reg    com_port_cmd_blk_n;
wire   [4:0] grp_fu_1670_p2;
reg   [4:0] reg_1707;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_predicate_op106_write_state3;
reg    ap_sig_ioackin_com_port_cmd_ap_ack;
reg    ap_predicate_op116_write_state3;
reg    ap_sig_ioackin_com_port_layer_V_ap_ack;
reg    ap_predicate_op136_write_state3;
reg    ap_block_state3_io;
wire    ap_CS_fsm_state29;
reg   [15:0] reg_1711;
wire    ap_CS_fsm_state6;
reg   [31:0] reg_1716;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state46;
reg   [31:0] reg_1731;
reg   [31:0] reg_1746;
reg   [31:0] reg_1761;
reg   [32:0] reg_1765;
wire    ap_CS_fsm_state26;
wire    ap_CS_fsm_state53;
reg   [7:0] alloc_cmd_read_reg_4037;
reg    ap_block_state1;
wire   [15:0] size_V_fu_1769_p1;
reg   [15:0] size_V_reg_4043;
reg   [31:0] alloc_free_target_re_reg_4048;
wire   [19:0] free_target_V_fu_1773_p1;
reg   [19:0] free_target_V_reg_4057;
reg   [15:0] p_Result_24_fu_1783_p4;
reg   [15:0] p_Result_24_reg_4063;
reg   [0:0] tmp_4_reg_4075;
reg   [4:0] loc2_V_1_reg_4097;
reg   [10:0] phitmp2_reg_4102;
reg   [0:0] tmp_5_reg_4109;
reg   [63:0] p_Val2_53_reg_4113;
reg   [63:0] p_Val2_47_reg_4118;
reg   [63:0] p_Val2_49_reg_4123;
reg   [63:0] p_Val2_51_reg_4128;
wire   [63:0] TMP_0_V_fu_1885_p3;
reg   [63:0] TMP_0_V_reg_4133;
wire   [63:0] p_not_fu_1893_p2;
reg   [63:0] p_not_reg_4138;
wire   [19:0] r_V_37_fu_1954_p3;
reg   [19:0] r_V_37_reg_4143;
wire    ap_CS_fsm_state4;
reg   [4:0] extra_mask_V_load_reg_4149;
reg   [4:0] shift_constant_V_loa_1_reg_4154;
wire   [5:0] tmp_31_fu_1962_p2;
reg   [5:0] tmp_31_reg_4159;
wire   [5:0] loc_in_group_tree_V_3_fu_1983_p2;
reg   [5:0] loc_in_group_tree_V_3_reg_4164;
wire    ap_CS_fsm_state5;
wire   [19:0] tmp_40_fu_1992_p2;
reg   [19:0] tmp_40_reg_4169;
wire   [4:0] loc2_V_2_fu_2001_p1;
reg   [4:0] loc2_V_2_reg_4175;
reg   [10:0] r_V_10_reg_4180;
reg   [10:0] group_tree_V_addr_reg_4186;
wire   [3:0] tmp_96_fu_2035_p1;
reg   [3:0] tmp_96_reg_4196;
wire   [31:0] r_V_12_fu_2045_p2;
reg   [31:0] r_V_12_reg_4201;
wire   [63:0] tmp0_V_fu_2054_p1;
wire    ap_CS_fsm_state7;
reg   [15:0] p_Result_25_fu_2057_p4;
wire   [63:0] r_V_19_cast_fu_2076_p1;
wire   [3:0] now1_V_fu_2080_p2;
reg   [63:0] p_Result_26_fu_2131_p4;
wire    ap_CS_fsm_state8;
wire   [0:0] tmp_52_fu_2101_p2;
reg   [15:0] p_Result_27_fu_2141_p4;
wire   [63:0] r_V_17_fu_2155_p2;
wire   [3:0] now1_V_1_fu_2161_p2;
reg   [4:0] arrayNo3_reg_4250;
wire    ap_CS_fsm_state9;
reg   [5:0] heap_tree_V_0_addr_2_reg_4255;
reg   [5:0] heap_tree_V_1_addr_2_reg_4260;
reg   [5:0] heap_tree_V_2_addr_2_reg_4265;
reg   [5:0] heap_tree_V_3_addr_2_reg_4270;
wire   [1:0] tmp_123_fu_2204_p1;
reg   [1:0] tmp_123_reg_4275;
wire   [31:0] i_assign_3_fu_2208_p1;
reg   [31:0] i_assign_3_reg_4280;
reg   [31:0] p_Result_s_fu_2234_p4;
reg   [31:0] p_Result_s_reg_4287;
wire   [31:0] i_assign_4_fu_2247_p1;
reg   [31:0] i_assign_4_reg_4295;
wire    ap_CS_fsm_state11;
wire   [11:0] rhs_V_7_cast_fu_2271_p1;
reg   [11:0] rhs_V_7_cast_reg_4302;
wire   [5:0] tmp_93_fu_2296_p4;
reg   [5:0] tmp_93_reg_4307;
reg   [31:0] p_Result_4_fu_2334_p4;
reg   [31:0] p_Result_4_reg_4311;
wire   [0:0] cond_fu_2366_p2;
reg   [0:0] cond_reg_4320;
wire    ap_CS_fsm_state12;
reg   [31:0] p_Result_12_fu_2415_p4;
reg   [31:0] p_Result_12_reg_4325;
wire    ap_CS_fsm_state13;
wire   [0:0] p_Repl2_14_fu_2434_p2;
reg   [0:0] p_Repl2_14_reg_4332;
wire    ap_CS_fsm_state14;
wire   [0:0] tmp_61_fu_2440_p2;
wire    ap_CS_fsm_state18;
wire   [0:0] grp_fu_1701_p2;
reg   [4:0] arrayNo1_reg_4349;
reg   [5:0] heap_tree_V_0_addr_1_reg_4354;
reg   [5:0] heap_tree_V_1_addr_1_reg_4359;
reg   [5:0] heap_tree_V_2_addr_1_reg_4364;
reg   [5:0] heap_tree_V_3_addr_1_reg_4369;
wire   [31:0] r_V_35_fu_2554_p2;
reg   [31:0] r_V_35_reg_4379;
wire   [31:0] tmp_43_fu_2577_p2;
reg   [31:0] tmp_43_reg_4387;
wire    ap_CS_fsm_state20;
wire   [31:0] i_assign_1_fu_2585_p1;
reg   [31:0] i_assign_1_reg_4395;
wire    ap_CS_fsm_state21;
wire   [11:0] rhs_V_5_cast_fu_2609_p1;
reg   [11:0] rhs_V_5_cast_reg_4402;
wire   [5:0] tmp_89_fu_2618_p4;
reg   [5:0] tmp_89_reg_4407;
wire   [31:0] tmp_47_fu_2656_p2;
reg   [31:0] tmp_47_reg_4411;
wire   [0:0] cond2_fu_2684_p2;
reg   [0:0] cond2_reg_4420;
wire    ap_CS_fsm_state22;
wire   [31:0] tmp_49_fu_2717_p2;
reg   [31:0] tmp_49_reg_4425;
wire    ap_CS_fsm_state23;
reg   [63:0] p_Result_10_fu_2754_p4;
wire    ap_CS_fsm_state25;
wire   [63:0] tmp_38_fu_2812_p2;
wire    ap_CS_fsm_state27;
wire   [63:0] tmp_9_fu_2824_p1;
reg   [63:0] tmp_9_reg_4442;
wire   [63:0] tmp0_V_6_fu_2828_p2;
reg   [63:0] tmp0_V_6_reg_4448;
wire   [6:0] p_0167_0_i1_cast_fu_2872_p1;
reg   [6:0] p_0167_0_i1_cast_reg_4468;
wire   [6:0] p_0252_0_i1_cast_fu_2882_p1;
reg   [6:0] p_0252_0_i1_cast_reg_4476;
wire   [6:0] p_0248_0_i1_cast_fu_2892_p1;
reg   [6:0] p_0248_0_i1_cast_reg_4484;
wire   [7:0] tmp_65_fu_2935_p2;
reg   [7:0] tmp_65_reg_4492;
wire    ap_CS_fsm_state30;
reg   [5:0] heap_tree_V_0_addr_3_reg_4502;
reg   [5:0] heap_tree_V_1_addr_3_reg_4507;
reg   [5:0] heap_tree_V_2_addr_3_reg_4512;
reg   [5:0] heap_tree_V_3_addr_3_reg_4517;
wire   [31:0] tmp_68_fu_3002_p6;
reg   [31:0] tmp_68_reg_4522;
wire   [31:0] tmp_69_fu_3016_p2;
reg   [31:0] tmp_69_reg_4529;
wire   [31:0] tmp_70_fu_3022_p2;
reg   [31:0] tmp_70_reg_4534;
wire    ap_CS_fsm_state32;
wire   [5:0] p_061_0_i_cast_fu_3051_p1;
reg   [5:0] p_061_0_i_cast_reg_4548;
wire   [5:0] tmp_73_fu_3065_p2;
reg   [5:0] tmp_73_reg_4556;
reg    ap_block_state33_io;
reg   [0:0] or_cond_reg_4561;
wire   [12:0] tree_offset_V_fu_3096_p2;
reg   [12:0] tree_offset_V_reg_4565;
reg   [10:0] group_tree_V_addr_1_reg_4571;
reg   [31:0] lhs_V_4_reg_4581;
wire    ap_CS_fsm_state34;
wire   [31:0] r_V_32_fu_3117_p2;
reg   [31:0] r_V_32_reg_4590;
wire   [15:0] tree_offset_V_cast_fu_3123_p1;
reg   [15:0] tree_offset_V_cast_reg_4596;
wire    ap_CS_fsm_state35;
wire   [5:0] tmp_80_fu_3170_p2;
reg   [5:0] tmp_80_reg_4618;
wire    ap_CS_fsm_state36;
wire   [5:0] lhs_V_8_cast_fu_3176_p1;
reg   [5:0] lhs_V_8_cast_reg_4623;
wire   [17:0] r_V_26_fu_3225_p2;
reg   [17:0] r_V_26_reg_4628;
wire    ap_CS_fsm_state40;
wire   [29:0] val_assign_3_cast_fu_3356_p2;
reg   [29:0] val_assign_3_cast_reg_4638;
wire    ap_CS_fsm_state41;
wire   [13:0] val_assign_3_cast1_fu_3362_p2;
reg   [13:0] val_assign_3_cast1_reg_4643;
wire   [31:0] i_assign_5_fu_3374_p1;
reg   [31:0] i_assign_5_reg_4648;
wire   [31:0] i_assign_6_fu_3435_p1;
reg   [31:0] i_assign_6_reg_4657;
wire   [8:0] rhs_V_13_cast_fu_3459_p1;
reg   [8:0] rhs_V_13_cast_reg_4664;
wire   [1:0] tmp_108_fu_3483_p4;
reg   [1:0] tmp_108_reg_4669;
reg   [31:0] p_Result_18_fu_3521_p4;
reg   [31:0] p_Result_18_reg_4673;
wire   [0:0] cond3_fu_3588_p2;
reg   [0:0] cond3_reg_4682;
wire    ap_CS_fsm_state42;
reg   [31:0] p_Result_20_fu_3602_p4;
reg   [31:0] p_Result_20_reg_4686;
reg   [15:0] addr_HTA_V_3_reg_4693;
wire   [4:0] loc2_V_fu_3676_p1;
reg   [4:0] loc2_V_reg_4702;
reg   [0:0] tmp_29_reg_4707;
reg    ap_block_state45_io;
reg   [10:0] r_V_s_reg_4711;
reg   [4:0] arrayNo_reg_4727;
reg   [5:0] heap_tree_V_0_addr_reg_4732;
reg   [5:0] heap_tree_V_1_addr_reg_4737;
reg   [5:0] heap_tree_V_2_addr_reg_4742;
reg   [5:0] heap_tree_V_3_addr_reg_4747;
wire   [31:0] tmp_25_fu_3771_p2;
reg   [31:0] tmp_25_reg_4757;
wire   [31:0] tmp_27_fu_3794_p2;
reg   [31:0] tmp_27_reg_4765;
wire    ap_CS_fsm_state47;
wire   [31:0] i_assign_fu_3802_p1;
reg   [31:0] i_assign_reg_4773;
wire    ap_CS_fsm_state48;
wire   [4:0] tmp_58_fu_3831_p4;
reg   [4:0] tmp_58_reg_4780;
wire   [31:0] tmp_30_fu_3869_p2;
reg   [31:0] tmp_30_reg_4784;
wire   [0:0] cond1_fu_3897_p2;
reg   [0:0] cond1_reg_4793;
wire    ap_CS_fsm_state49;
wire   [31:0] tmp_32_fu_3930_p2;
reg   [31:0] tmp_32_reg_4798;
wire    ap_CS_fsm_state50;
reg   [63:0] p_Result_8_fu_3967_p4;
wire    ap_CS_fsm_state52;
wire   [63:0] tmp_21_fu_4031_p2;
wire    ap_CS_fsm_state54;
reg   [4:0] layer0_V_reg_755;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_fu_1793_p2;
wire   [15:0] TMP_1_V_fu_1803_p2;
reg   [3:0] p_3_reg_812;
reg   [63:0] p_02595_0_in_reg_821;
reg   [15:0] p_02466_0_in_in_reg_830;
reg   [63:0] p_Val2_54_reg_839;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_4_phi_fu_852_p8;
reg   [31:0] heap_tree_V_2_load_4_reg_849;
reg   [31:0] heap_tree_V_1_load_2_reg_863;
reg   [31:0] heap_tree_V_3_load_4_reg_876;
reg   [31:0] heap_tree_V_3_load_7_reg_890;
reg   [31:0] heap_tree_V_2_load_5_reg_904;
reg   [31:0] p_Val2_41_reg_917;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_1_phi_fu_930_p8;
reg   [31:0] heap_tree_V_2_load_1_reg_927;
reg   [31:0] heap_tree_V_1_load_1_reg_941;
reg   [31:0] heap_tree_V_3_load_1_reg_954;
reg   [31:0] heap_tree_V_3_load_3_reg_968;
reg   [31:0] heap_tree_V_2_load_3_reg_982;
reg   [31:0] heap_tree_V_3_load_6_reg_995;
wire    ap_CS_fsm_state24;
reg   [63:0] storemerge_reg_1005;
reg   [3:0] ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34;
reg   [3:0] p_0167_0_i1_reg_1014;
wire   [0:0] tmp_s_fu_2866_p2;
wire   [15:0] AA_V_fu_2832_p1;
reg   [4:0] ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34;
reg   [4:0] p_0252_0_i1_reg_1071;
wire   [0:0] tmp_53_fu_2876_p2;
wire   [15:0] BB_V_fu_2836_p4;
reg   [5:0] ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34;
reg   [5:0] p_0248_0_i1_reg_1128;
wire   [0:0] tmp_60_fu_2886_p2;
wire   [15:0] CC_V_fu_2846_p4;
reg   [4:0] p_0244_0_i1_reg_1185;
wire   [0:0] tmp_62_fu_2896_p2;
wire   [15:0] DD_V_fu_2856_p4;
reg   [3:0] ap_phi_mux_p_061_0_i_phi_fu_1261_p34;
wire   [0:0] tmp_71_fu_3045_p2;
wire   [15:0] AA_V_1_fu_3031_p1;
reg   [4:0] p_0102_0_i_reg_1314;
wire   [0:0] tmp_72_fu_3055_p2;
wire   [15:0] BB_V_1_fu_3035_p4;
reg   [3:0] p_0167_0_i_reg_1387;
wire   [0:0] tmp_78_fu_3150_p2;
wire   [15:0] AA_V_2_fu_3136_p1;
reg   [4:0] p_0252_0_i_reg_1444;
wire   [0:0] tmp_79_fu_3156_p2;
wire   [15:0] BB_V_2_fu_3140_p4;
reg   [31:0] ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1520_p6;
reg   [31:0] heap_tree_V_2_load_7_reg_1517;
wire   [1:0] tmp_107_fu_3383_p4;
reg   [31:0] p_Result_16_fu_3420_p4;
reg   [31:0] ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1532_p6;
reg   [31:0] ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1543_p6;
reg   [31:0] heap_tree_V_3_load_s_reg_1540;
reg   [31:0] ap_phi_mux_heap_tree_V_2_load_8_phi_fu_1555_p6;
reg   [31:0] heap_tree_V_2_load_8_reg_1552;
reg   [31:0] ap_phi_mux_p_Val2_52_phi_fu_1568_p4;
reg   [31:0] p_Val2_52_reg_1565;
wire    ap_CS_fsm_state43;
reg   [63:0] p_Result_23_fu_3661_p4;
reg   [63:0] ap_phi_mux_storemerge1_phi_fu_1578_p6;
reg   [63:0] storemerge1_reg_1575;
wire   [31:0] ap_phi_mux_heap_tree_V_2_load_phi_fu_1589_p8;
reg   [31:0] heap_tree_V_2_load_reg_1586;
reg   [31:0] heap_tree_V_1_load_reg_1600;
reg   [31:0] heap_tree_V_3_load_reg_1613;
reg   [31:0] heap_tree_V_3_load_2_reg_1627;
reg   [31:0] heap_tree_V_2_load_2_reg_1641;
reg   [31:0] heap_tree_V_3_load_5_reg_1654;
wire    ap_CS_fsm_state51;
wire   [63:0] tmp_24_fu_1818_p1;
wire   [63:0] tmp_41_fu_2015_p1;
wire   [63:0] tmp_42_fu_2030_p1;
wire   [63:0] newIndex3_fu_2196_p1;
wire   [63:0] tmp_39_fu_2505_p1;
wire   [63:0] newIndex_fu_2528_p1;
wire   [63:0] tmp_28_fu_2542_p1;
wire   [63:0] newIndex8_fu_2959_p1;
wire   [63:0] tmp_76_fu_3102_p1;
wire   [63:0] tmp_92_fu_3294_p1;
wire   [63:0] tmp_22_fu_3716_p1;
wire   [63:0] newIndex4_fu_3739_p1;
wire   [63:0] tmp_16_fu_3753_p1;
reg   [63:0] p_Result_3_fu_2255_p4;
reg   [63:0] p_Result_2_fu_2593_p4;
wire   [63:0] tmp_35_fu_2776_p2;
reg   [63:0] p_Result_17_fu_3444_p4;
reg   [63:0] p_Result_1_fu_3810_p4;
wire   [63:0] tmp_18_fu_3995_p2;
reg   [63:0] p_Result_11_fu_2377_p4;
reg   [63:0] p_Result_6_fu_2695_p4;
wire   [63:0] tmp_36_fu_2788_p2;
reg   [63:0] p_Result_19_fu_3536_p4;
reg   [63:0] p_Result_5_fu_3908_p4;
wire   [63:0] tmp_19_fu_4007_p2;
reg   [63:0] p_Result_13_fu_2450_p4;
reg    ap_predicate_op293_write_state15;
reg    ap_sig_ioackin_com_port_target_V_ap_ack;
reg    ap_block_state15_io;
reg   [63:0] p_Result_9_fu_2727_p4;
wire   [63:0] tmp_37_fu_2800_p2;
reg   [63:0] p_Result_21_fu_3616_p4;
reg   [63:0] p_Result_7_fu_3940_p4;
wire   [63:0] tmp_20_fu_4019_p2;
reg   [63:0] p_Result_15_fu_2480_p4;
wire    ap_CS_fsm_state28;
wire   [31:0] tmp_90_fu_3289_p1;
wire   [31:0] tmp_8_fu_3692_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
reg    ap_block_state37_io;
reg    ap_reg_ioackin_com_port_cmd_ap_ack;
wire   [7:0] p_2_fu_1824_p1;
wire   [7:0] p_1_fu_1899_p1;
reg    ap_reg_ioackin_com_port_layer_V_ap_ack;
reg    ap_reg_ioackin_com_port_target_V_ap_ack;
wire   [31:0] p_4_fu_2171_p2;
wire   [31:0] r_V_29_fu_3326_p2;
reg   [31:0] p_Result_14_fu_2465_p4;
wire   [31:0] tmp_51_fu_2742_p2;
reg   [31:0] p_Result_22_fu_3645_p4;
wire   [31:0] tmp_34_fu_3955_p2;
wire   [15:0] tmp_size_V_fu_1777_p2;
wire   [15:0] p_s_fu_1798_p2;
wire   [1:0] tmp_59_fu_1847_p1;
wire   [0:0] sel_tmp_i_fu_1851_p2;
wire   [0:0] sel_tmp2_i_fu_1865_p2;
wire   [63:0] sel_tmp1_i_fu_1857_p3;
wire   [0:0] sel_tmp4_i_fu_1879_p2;
wire   [63:0] sel_tmp3_i_fu_1871_p3;
wire   [5:0] rhs_V_14_cast_fu_1904_p1;
wire  signed [5:0] r_V_36_fu_1908_p2;
wire   [5:0] tmp_14_fu_1929_p2;
wire   [31:0] tmp_13_fu_1926_p1;
wire  signed [31:0] tmp_46_cast_fu_1935_p1;
wire   [31:0] tmp_15_fu_1939_p2;
wire  signed [19:0] tmp_44_cast_fu_1922_p1;
wire   [0:0] tmp_97_fu_1914_p3;
wire   [19:0] tmp_98_fu_1945_p1;
wire   [19:0] tmp_23_fu_1949_p2;
wire   [4:0] tmp_99_fu_1968_p1;
wire   [4:0] tmp_26_fu_1971_p2;
wire   [5:0] shift_constant_V_loa_2_fu_1980_p1;
wire   [5:0] tmp_60_cast_fu_1976_p1;
wire   [19:0] tmp_69_cast_fu_1989_p1;
wire   [15:0] tree_offset_V_2_fu_1997_p1;
wire   [6:0] rhs_V_cast_fu_2020_p1;
wire   [6:0] r_V_11_fu_2024_p2;
wire   [31:0] lhs_V_1_fu_2039_p2;
wire   [15:0] loc_in_group_tree_V_s_fu_2051_p1;
wire   [31:0] tmp_73_cast_fu_2067_p1;
wire   [31:0] r_V_13_fu_2071_p2;
wire   [1:0] rec_bits_V_fu_2085_p1;
wire   [0:0] tmp_50_fu_2089_p2;
wire   [0:0] not_s_fu_2095_p2;
wire   [14:0] p_02466_0_in_fu_2107_p4;
wire   [15:0] tmp_54_fu_2117_p1;
wire   [15:0] loc_in_group_tree_V_fu_2121_p2;
wire   [31:0] i_assign_2_fu_2127_p1;
wire   [63:0] tmp_56_fu_2151_p1;
wire   [31:0] tmp_124_fu_2167_p1;
wire   [5:0] newIndex_trunc4_fu_2187_p4;
wire   [15:0] p_Val2_s_fu_2220_p5;
wire   [31:0] p_Val2_s_fu_2220_p6;
wire   [0:0] p_Repl2_s_fu_2211_p2;
wire   [0:0] p_Repl2_3_fu_2250_p2;
wire   [3:0] tmp_129_fu_2280_p4;
wire   [11:0] r_V_19_fu_2274_p2;
wire   [0:0] sel_tmp3_fu_2306_p2;
wire   [0:0] sel_tmp8_fu_2320_p2;
wire   [31:0] sel_tmp4_fu_2312_p3;
wire   [31:0] p_Val2_29_fu_2326_p3;
wire   [0:0] p_Repl2_4_fu_2290_p2;
wire   [11:0] r_V_21_fu_2343_p2;
wire   [5:0] tmp_106_fu_2348_p4;
wire   [11:0] arrayNo8_mask_fu_2358_p3;
wire   [0:0] p_Repl2_11_fu_2372_p2;
wire   [7:0] tmp_138_fu_2392_p4;
wire   [31:0] p_Val2_39_fu_2408_p3;
wire   [0:0] p_Repl2_12_fu_2402_p2;
wire   [15:0] tmp_141_fu_2424_p4;
wire   [0:0] p_Repl2_13_fu_2445_p2;
wire   [0:0] p_Repl2_15_fu_2474_p2;
wire   [3:0] tmp_95_fu_2495_p1;
wire   [3:0] r_V_15_fu_2499_p2;
wire   [5:0] newIndex_trunc1_fu_2519_p4;
wire   [3:0] r_V_9_fu_2536_p2;
wire   [31:0] tmp_119_fu_2547_p1;
wire   [31:0] tmp_40_cast_fu_2551_p1;
wire   [19:0] tmp_48_fu_2563_p5;
wire   [31:0] tmp_48_fu_2563_p6;
wire   [0:0] p_Repl2_2_fu_2588_p2;
wire   [11:0] r_V_18_fu_2612_p2;
wire   [0:0] sel_tmp5_fu_2628_p2;
wire   [0:0] sel_tmp7_fu_2642_p2;
wire   [31:0] sel_tmp6_fu_2634_p3;
wire   [31:0] heap_tree_V_load_5_p_fu_2648_p3;
wire   [11:0] r_V_20_fu_2661_p2;
wire   [5:0] tmp_105_fu_2666_p4;
wire   [11:0] arrayNo5_mask_fu_2676_p3;
wire   [0:0] p_Repl2_6_fu_2690_p2;
wire   [31:0] heap_tree_V_load_6_p_fu_2710_p3;
wire   [0:0] p_Repl2_9_fu_2722_p2;
wire   [0:0] p_Repl2_10_fu_2748_p2;
wire  signed [63:0] maintain_mask_V_load_6_fu_2763_p1;
wire   [63:0] tmp_33_fu_2767_p1;
wire   [63:0] r_V_34_fu_2770_p2;
wire  signed [5:0] p_0244_0_i1_cast_fu_2902_p1;
wire   [6:0] tmp54_fu_2918_p2;
wire   [6:0] p_0244_0_i1_cast1_fu_2906_p1;
wire   [6:0] tmp55_fu_2926_p2;
wire   [7:0] tmp55_cast_fu_2931_p1;
wire   [7:0] tmp54_cast_fu_2922_p1;
wire   [5:0] tmp_63_fu_2910_p1;
wire   [5:0] tmp_64_fu_2914_p1;
wire   [5:0] tmp57_fu_2947_p2;
wire   [5:0] tmp56_fu_2941_p2;
wire   [5:0] tmp_67_fu_2953_p2;
wire   [10:0] tmp_66_fu_2967_p3;
wire   [11:0] tmp_89_cast_fu_2975_p1;
wire   [11:0] tmp_91_cast1_fu_2979_p1;
wire   [11:0] layer_offset_V_fu_2982_p2;
wire   [5:0] arrayNo7_fu_2988_p4;
wire   [15:0] tmp_68_fu_3002_p5;
wire   [31:0] tmp1_V_fu_3026_p2;
wire   [5:0] p_0102_0_i_cast_fu_3061_p1;
wire   [0:0] tmp_74_fu_3070_p2;
wire   [0:0] tmp_75_fu_3075_p2;
wire   [12:0] tmp_103_cast_fu_3092_p1;
wire   [12:0] r_V_22_fu_3085_p3;
wire  signed [31:0] rhs_V_8_cast_fu_3113_p1;
wire   [31:0] i_op_assign_fu_3107_p2;
wire   [31:0] tmp_77_fu_3126_p2;
wire   [31:0] group_tree_tmp_maske_fu_3131_p2;
wire   [5:0] tmp59_cast_cast_fu_3162_p1;
wire   [5:0] tmp60_cast_cast_fu_3166_p1;
wire   [5:0] tmp_82_fu_3183_p2;
wire   [31:0] tmp_81_fu_3180_p1;
wire   [31:0] tmp_118_cast_fu_3189_p1;
wire   [31:0] tmp_83_fu_3193_p2;
wire   [15:0] r_V_24_fu_3199_p1;
wire   [16:0] rhs_V_2_fu_3207_p1;
wire   [16:0] lhs_V_2_fu_3203_p1;
wire   [16:0] r_V_25_fu_3211_p2;
wire   [17:0] lhs_V_3_fu_3217_p1;
wire   [17:0] rhs_V_3_fu_3221_p1;
wire  signed [5:0] r_V_33_fu_3234_p2;
wire  signed [19:0] loc_in_layer_V_fu_3231_p1;
wire   [5:0] tmp_86_fu_3255_p2;
wire  signed [19:0] tmp_122_cast_fu_3261_p1;
wire   [31:0] tmp_85_fu_3251_p1;
wire  signed [31:0] tmp_84_fu_3247_p1;
wire   [31:0] tmp_88_fu_3271_p2;
wire   [0:0] tmp_147_fu_3239_p3;
wire   [19:0] tmp_87_fu_3265_p2;
wire   [19:0] tmp_148_fu_3277_p1;
wire   [19:0] r_V_28_fu_3281_p3;
wire   [1:0] tmp_156_fu_3322_p1;
wire   [1:0] tmp_155_fu_3319_p1;
wire   [5:0] tmp_154_fu_3315_p1;
wire   [5:0] tmp_153_fu_3312_p1;
wire   [13:0] tmp_152_fu_3308_p1;
wire   [13:0] tmp_151_fu_3305_p1;
wire   [29:0] tmp_150_fu_3301_p1;
wire   [29:0] tmp_149_fu_3298_p1;
wire   [29:0] tmp_104_fu_3350_p2;
wire   [13:0] tmp_103_fu_3344_p2;
wire   [5:0] tmp_102_fu_3338_p2;
wire   [1:0] tmp_101_fu_3332_p2;
wire   [0:0] sel_tmp9_fu_3392_p2;
wire   [0:0] sel_tmp11_fu_3406_p2;
wire   [31:0] sel_tmp10_fu_3398_p3;
wire   [31:0] p_Val2_46_fu_3412_p3;
wire   [0:0] p_Repl2_16_fu_3377_p2;
wire   [0:0] p_Repl2_17_fu_3438_p2;
wire   [5:0] val_assign_3_cast2_fu_3368_p2;
wire   [3:0] tmp_159_fu_3467_p4;
wire   [7:0] r_V_30_fu_3462_p2;
wire   [0:0] sel_tmp12_fu_3493_p2;
wire   [0:0] sel_tmp14_fu_3507_p2;
wire   [31:0] sel_tmp13_fu_3499_p3;
wire   [31:0] p_Val2_48_fu_3513_p3;
wire   [0:0] p_Repl2_18_fu_3477_p2;
wire   [0:0] p_Repl2_19_fu_3531_p2;
wire   [7:0] tmp_162_fu_3555_p4;
wire   [8:0] r_V_31_fu_3550_p2;
wire   [2:0] tmp_109_fu_3570_p4;
wire   [8:0] arrayNo12_mask_fu_3580_p3;
wire   [31:0] p_Val2_50_fu_3594_p3;
wire   [0:0] p_Repl2_20_fu_3564_p2;
wire   [0:0] p_Repl2_21_fu_3611_p2;
wire   [15:0] tmp_165_fu_3630_p4;
wire   [0:0] p_Repl2_22_fu_3639_p2;
wire   [0:0] p_Repl2_23_fu_3655_p2;
wire   [15:0] r_V_fu_3687_p2;
wire   [3:0] tmp_94_fu_3706_p1;
wire   [3:0] r_V_5_fu_3710_p2;
wire   [5:0] newIndex_trunc_fu_3730_p4;
wire   [3:0] r_V_3_fu_3747_p2;
wire   [31:0] tmp_118_fu_3758_p1;
wire   [31:0] tmp_23_cast_fu_3762_p1;
wire   [31:0] r_V_6_fu_3765_p2;
wire   [15:0] tmp_45_fu_3780_p5;
wire   [31:0] tmp_45_fu_3780_p6;
wire   [0:0] p_Repl2_1_fu_3805_p2;
wire   [10:0] r_V_7_fu_3826_p2;
wire   [0:0] sel_tmp_fu_3841_p2;
wire   [0:0] sel_tmp2_fu_3855_p2;
wire   [31:0] sel_tmp1_fu_3847_p3;
wire   [31:0] heap_tree_V_load_1_p_fu_3861_p3;
wire   [10:0] r_V_8_fu_3874_p2;
wire   [4:0] tmp_100_fu_3879_p4;
wire   [10:0] arrayNo4_mask_fu_3889_p3;
wire   [0:0] p_Repl2_5_fu_3903_p2;
wire   [31:0] heap_tree_V_load_2_p_fu_3923_p3;
wire   [0:0] p_Repl2_7_fu_3935_p2;
wire   [0:0] p_Repl2_8_fu_3961_p2;
wire  signed [63:0] maintain_mask_V_load_4_fu_3976_p1;
wire   [63:0] tmp_17_fu_3980_p1;
wire   [63:0] r_V_4_fu_3983_p2;
wire   [63:0] tmp0_V_2_fu_3989_p2;
reg   [53:0] ap_NS_fsm;
reg    ap_condition_1319;
reg    ap_condition_1220;
reg    ap_condition_918;
reg    ap_condition_1570;
reg    ap_condition_1403;
reg    ap_condition_1737;

// power-on initialization
initial begin
#0 ap_CS_fsm = 54'd1;
#0 top_heap_V_0 = 64'd18446744073709551615;
#0 top_heap_V_1 = 64'd18446744073709551615;
#0 top_heap_V_2 = 64'd18446744073709551615;
#0 top_heap_V_3 = 64'd18446744073709551615;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_cmd_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_layer_V_ap_ack = 1'b0;
#0 ap_reg_ioackin_com_port_target_V_ap_ack = 1'b0;
end

Ext_KWTA32k_maintbkb #(
    .DataWidth( 33 ),
    .AddressRange( 7 ),
    .AddressWidth( 3 ))
maintain_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(maintain_mask_V_address0),
    .ce0(maintain_mask_V_ce0),
    .q0(maintain_mask_V_q0)
);

Ext_KWTA32k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_0_address0),
    .ce0(heap_tree_V_0_ce0),
    .we0(heap_tree_V_0_we0),
    .d0(heap_tree_V_0_d0),
    .q0(heap_tree_V_0_q0)
);

Ext_KWTA32k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_1_address0),
    .ce0(heap_tree_V_1_ce0),
    .we0(heap_tree_V_1_we0),
    .d0(heap_tree_V_1_d0),
    .q0(heap_tree_V_1_q0)
);

Ext_KWTA32k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_2_address0),
    .ce0(heap_tree_V_2_ce0),
    .we0(heap_tree_V_2_we0),
    .d0(heap_tree_V_2_d0),
    .q0(heap_tree_V_2_q0)
);

Ext_KWTA32k_heap_cud #(
    .DataWidth( 32 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
heap_tree_V_3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(heap_tree_V_3_address0),
    .ce0(heap_tree_V_3_ce0),
    .we0(heap_tree_V_3_we0),
    .d0(heap_tree_V_3_d0),
    .q0(heap_tree_V_3_q0)
);

Ext_KWTA32k_groupg8j #(
    .DataWidth( 32 ),
    .AddressRange( 2048 ),
    .AddressWidth( 11 ))
group_tree_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_address0),
    .ce0(group_tree_V_ce0),
    .we0(group_tree_V_we0),
    .d0(group_tree_V_d0),
    .q0(group_tree_V_q0)
);

Ext_KWTA32k_grouphbi #(
    .DataWidth( 31 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

Ext_KWTA32k_shiftibs #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

Ext_KWTA32k_mark_jbC #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

Ext_KWTA32k_extrakbM #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
extra_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(extra_mask_V_address0),
    .ce0(extra_mask_V_ce0),
    .q0(extra_mask_V_q0)
);

Ext_KWTA32k_mux_4lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA32k_mux_4lbW_U1(
    .din0(heap_tree_V_0_q0),
    .din1(heap_tree_V_1_q0),
    .din2(heap_tree_V_2_q0),
    .din3(heap_tree_V_3_q0),
    .din4(p_Val2_s_fu_2220_p5),
    .dout(p_Val2_s_fu_2220_p6)
);

Ext_KWTA32k_mux_4mb6 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 20 ),
    .dout_WIDTH( 32 ))
Ext_KWTA32k_mux_4mb6_U2(
    .din0(reg_1761),
    .din1(reg_1716),
    .din2(reg_1731),
    .din3(reg_1746),
    .din4(tmp_48_fu_2563_p5),
    .dout(tmp_48_fu_2563_p6)
);

Ext_KWTA32k_mux_4lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA32k_mux_4lbW_U3(
    .din0(heap_tree_V_0_q0),
    .din1(heap_tree_V_1_q0),
    .din2(heap_tree_V_2_q0),
    .din3(heap_tree_V_3_q0),
    .din4(tmp_68_fu_3002_p5),
    .dout(tmp_68_fu_3002_p6)
);

Ext_KWTA32k_mux_4lbW #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .din2_WIDTH( 32 ),
    .din3_WIDTH( 32 ),
    .din4_WIDTH( 16 ),
    .dout_WIDTH( 32 ))
Ext_KWTA32k_mux_4lbW_U4(
    .din0(reg_1761),
    .din1(reg_1716),
    .din2(reg_1731),
    .din3(reg_1746),
    .din4(tmp_45_fu_3780_p5),
    .dout(tmp_45_fu_3780_p6)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op106_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state37) & (1'b0 == ap_block_state37_io)) | ((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd1)) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd0)) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op106_write_state3 == 1'b1) & (1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state37)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd0)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd1)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op293_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_io)) | ((ap_predicate_op136_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op116_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state37) & (1'b0 == ap_block_state37_io)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op293_write_state15 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((ap_predicate_op136_write_state3 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op116_write_state3 == 1'b1) & (com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((com_port_cmd_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state37)))) begin
            ap_reg_ioackin_com_port_cmd_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
    end else begin
        if ((((ap_predicate_op293_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_io)) | ((ap_predicate_op136_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op116_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state37) & (1'b0 == ap_block_state37_io)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b0;
        end else if ((((ap_predicate_op293_write_state15 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((ap_predicate_op136_write_state3 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op116_write_state3 == 1'b1) & (com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((com_port_layer_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state37)))) begin
            ap_reg_ioackin_com_port_layer_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
    end else begin
        if ((((1'b1 == ap_CS_fsm_state16) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1)) | ((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1)) | ((ap_predicate_op293_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_io)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b0;
        end else if ((((com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state16)) | ((com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state38)) | ((ap_predicate_op293_write_state15 == 1'b1) & (com_port_target_V_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
            ap_reg_ioackin_com_port_target_V_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo1_reg_4349 == 5'd1) & (1'b1 == ap_CS_fsm_state20))) begin
        heap_tree_V_1_load_1_reg_941 <= tmp_43_fu_2577_p2;
    end else if (((~(arrayNo1_reg_4349 == 5'd2) & ~(arrayNo1_reg_4349 == 5'd1) & ~(arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo1_reg_4349 == 5'd2) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        heap_tree_V_1_load_1_reg_941 <= reg_1716;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo3_reg_4250 == 5'd1) & (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_1_load_2_reg_863 <= p_Result_s_fu_2234_p4;
    end else if (((~(arrayNo3_reg_4250 == 5'd2) & ~(arrayNo3_reg_4250 == 5'd1) & ~(arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_4250 == 5'd2) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_1_load_2_reg_863 <= heap_tree_V_1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_reg_4727 == 5'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_1_load_reg_1600 <= tmp_27_fu_3794_p2;
    end else if (((~(arrayNo_reg_4727 == 5'd2) & ~(arrayNo_reg_4727 == 5'd1) & ~(arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47)) | ((arrayNo_reg_4727 == 5'd2) & (1'b1 == ap_CS_fsm_state47)) | ((arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        heap_tree_V_1_load_reg_1600 <= reg_1716;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo1_reg_4349 == 5'd2) & (1'b1 == ap_CS_fsm_state20))) begin
        heap_tree_V_2_load_1_reg_927 <= tmp_43_fu_2577_p2;
    end else if (((~(arrayNo1_reg_4349 == 5'd2) & ~(arrayNo1_reg_4349 == 5'd1) & ~(arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo1_reg_4349 == 5'd1) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        heap_tree_V_2_load_1_reg_927 <= reg_1731;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_58_fu_3831_p4 == 5'd1) & ~(tmp_58_fu_3831_p4 == 5'd2) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_2_load_2_reg_1641 <= ap_phi_mux_heap_tree_V_2_load_phi_fu_1589_p8;
    end else if (((tmp_58_reg_4780 == 5'd2) & (1'b1 == ap_CS_fsm_state49))) begin
        heap_tree_V_2_load_2_reg_1641 <= tmp_30_reg_4784;
    end else if (((tmp_58_reg_4780 == 5'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        heap_tree_V_2_load_2_reg_1641 <= heap_tree_V_2_load_reg_1586;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_89_fu_2618_p4 == 6'd1) & ~(tmp_89_fu_2618_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state21))) begin
        heap_tree_V_2_load_3_reg_982 <= ap_phi_mux_heap_tree_V_2_load_1_phi_fu_930_p8;
    end else if (((tmp_89_reg_4407 == 6'd2) & (1'b1 == ap_CS_fsm_state22))) begin
        heap_tree_V_2_load_3_reg_982 <= tmp_47_reg_4411;
    end else if (((tmp_89_reg_4407 == 6'd1) & (1'b1 == ap_CS_fsm_state22))) begin
        heap_tree_V_2_load_3_reg_982 <= heap_tree_V_2_load_1_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo3_reg_4250 == 5'd2) & (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_2_load_4_reg_849 <= p_Result_s_fu_2234_p4;
    end else if (((~(arrayNo3_reg_4250 == 5'd2) & ~(arrayNo3_reg_4250 == 5'd1) & ~(arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_4250 == 5'd1) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_2_load_4_reg_849 <= heap_tree_V_2_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_93_fu_2296_p4 == 6'd1) & ~(tmp_93_fu_2296_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        heap_tree_V_2_load_5_reg_904 <= ap_phi_mux_heap_tree_V_2_load_4_phi_fu_852_p8;
    end else if (((tmp_93_reg_4307 == 6'd2) & (1'b1 == ap_CS_fsm_state12))) begin
        heap_tree_V_2_load_5_reg_904 <= p_Result_4_reg_4311;
    end else if (((tmp_93_reg_4307 == 6'd1) & (1'b1 == ap_CS_fsm_state12))) begin
        heap_tree_V_2_load_5_reg_904 <= heap_tree_V_2_load_4_reg_849;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_107_fu_3383_p4 == 2'd1) & ~(tmp_107_fu_3383_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        heap_tree_V_2_load_7_reg_1517 <= p_Result_16_fu_3420_p4;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd0)))) begin
        heap_tree_V_2_load_7_reg_1517 <= reg_1731;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_108_fu_3483_p4 == 2'd1) & ~(tmp_108_fu_3483_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state41))) begin
        heap_tree_V_2_load_8_reg_1552 <= ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1520_p6;
    end else if (((tmp_108_reg_4669 == 2'd2) & (1'b1 == ap_CS_fsm_state42))) begin
        heap_tree_V_2_load_8_reg_1552 <= p_Result_18_reg_4673;
    end else if (((tmp_108_reg_4669 == 2'd1) & (1'b1 == ap_CS_fsm_state42))) begin
        heap_tree_V_2_load_8_reg_1552 <= heap_tree_V_2_load_7_reg_1517;
    end
end

always @ (posedge ap_clk) begin
    if (((arrayNo_reg_4727 == 5'd2) & (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_2_load_reg_1586 <= tmp_27_fu_3794_p2;
    end else if (((~(arrayNo_reg_4727 == 5'd2) & ~(arrayNo_reg_4727 == 5'd1) & ~(arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47)) | ((arrayNo_reg_4727 == 5'd1) & (1'b1 == ap_CS_fsm_state47)) | ((arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        heap_tree_V_2_load_reg_1586 <= reg_1731;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo1_reg_4349 == 5'd2) & ~(arrayNo1_reg_4349 == 5'd1) & ~(arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        heap_tree_V_3_load_1_reg_954 <= tmp_43_fu_2577_p2;
    end else if ((((arrayNo1_reg_4349 == 5'd2) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo1_reg_4349 == 5'd1) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20)))) begin
        heap_tree_V_3_load_1_reg_954 <= reg_1746;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_58_fu_3831_p4 == 5'd1) & ~(tmp_58_fu_3831_p4 == 5'd2) & (1'b1 == ap_CS_fsm_state48))) begin
        heap_tree_V_3_load_2_reg_1627 <= tmp_30_fu_3869_p2;
    end else if ((((tmp_58_reg_4780 == 5'd2) & (1'b1 == ap_CS_fsm_state49)) | ((tmp_58_reg_4780 == 5'd1) & (1'b1 == ap_CS_fsm_state49)))) begin
        heap_tree_V_3_load_2_reg_1627 <= heap_tree_V_3_load_reg_1613;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_89_fu_2618_p4 == 6'd1) & ~(tmp_89_fu_2618_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state21))) begin
        heap_tree_V_3_load_3_reg_968 <= tmp_47_fu_2656_p2;
    end else if ((((tmp_89_reg_4407 == 6'd2) & (1'b1 == ap_CS_fsm_state22)) | ((tmp_89_reg_4407 == 6'd1) & (1'b1 == ap_CS_fsm_state22)))) begin
        heap_tree_V_3_load_3_reg_968 <= heap_tree_V_3_load_1_reg_954;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo3_reg_4250 == 5'd2) & ~(arrayNo3_reg_4250 == 5'd1) & ~(arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_3_load_4_reg_876 <= p_Result_s_fu_2234_p4;
    end else if ((((arrayNo3_reg_4250 == 5'd2) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_4250 == 5'd1) & (1'b1 == ap_CS_fsm_state10)) | ((arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_3_load_4_reg_876 <= heap_tree_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state50) & (cond1_reg_4793 == 1'd0))) begin
        heap_tree_V_3_load_5_reg_1654 <= tmp_32_fu_3930_p2;
    end else if ((1'b1 == ap_CS_fsm_state51)) begin
        heap_tree_V_3_load_5_reg_1654 <= heap_tree_V_3_load_2_reg_1627;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state23) & (cond2_reg_4420 == 1'd0))) begin
        heap_tree_V_3_load_6_reg_995 <= tmp_49_fu_2717_p2;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        heap_tree_V_3_load_6_reg_995 <= heap_tree_V_3_load_3_reg_968;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_93_fu_2296_p4 == 6'd1) & ~(tmp_93_fu_2296_p4 == 6'd2) & (1'b1 == ap_CS_fsm_state11))) begin
        heap_tree_V_3_load_7_reg_890 <= p_Result_4_fu_2334_p4;
    end else if ((((tmp_93_reg_4307 == 6'd2) & (1'b1 == ap_CS_fsm_state12)) | ((tmp_93_reg_4307 == 6'd1) & (1'b1 == ap_CS_fsm_state12)))) begin
        heap_tree_V_3_load_7_reg_890 <= heap_tree_V_3_load_4_reg_876;
    end
end

always @ (posedge ap_clk) begin
    if ((~(arrayNo_reg_4727 == 5'd2) & ~(arrayNo_reg_4727 == 5'd1) & ~(arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_3_load_reg_1613 <= tmp_27_fu_3794_p2;
    end else if ((((arrayNo_reg_4727 == 5'd2) & (1'b1 == ap_CS_fsm_state47)) | ((arrayNo_reg_4727 == 5'd1) & (1'b1 == ap_CS_fsm_state47)) | ((arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        heap_tree_V_3_load_reg_1613 <= reg_1746;
    end
end

always @ (posedge ap_clk) begin
    if ((~(tmp_108_fu_3483_p4 == 2'd1) & ~(tmp_108_fu_3483_p4 == 2'd2) & (1'b1 == ap_CS_fsm_state41))) begin
        heap_tree_V_3_load_s_reg_1540 <= p_Result_18_fu_3521_p4;
    end else if ((((tmp_108_reg_4669 == 2'd2) & (1'b1 == ap_CS_fsm_state42)) | ((tmp_108_reg_4669 == 2'd1) & (1'b1 == ap_CS_fsm_state42)))) begin
        heap_tree_V_3_load_s_reg_1540 <= reg_1746;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        if ((tmp_fu_1793_p2 == 1'd1)) begin
            layer0_V_reg_755 <= 5'd15;
        end else if ((1'b1 == ap_condition_918)) begin
            layer0_V_reg_755 <= 5'd31;
        end else if (((16'd2 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd0;
        end else if (((16'd4 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd1;
        end else if (((16'd8 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd2;
        end else if (((16'd16 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd3;
        end else if (((16'd32 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd4;
        end else if (((16'd64 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd5;
        end else if (((16'd128 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd6;
        end else if (((16'd256 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd7;
        end else if (((16'd512 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd8;
        end else if (((16'd1024 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd9;
        end else if (((16'd2048 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd10;
        end else if (((16'd4096 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd11;
        end else if (((16'd8192 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd12;
        end else if (((16'd16384 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd13;
        end else if (((16'd32768 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0))) begin
            layer0_V_reg_755 <= 5'd14;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        if ((tmp_72_fu_3055_p2 == 1'd1)) begin
            p_0102_0_i_reg_1314 <= 5'd0;
        end else if ((1'b1 == ap_condition_1570)) begin
            p_0102_0_i_reg_1314 <= 5'd16;
        end else if (((16'd2 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd17;
        end else if (((16'd4 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd18;
        end else if (((16'd8 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd19;
        end else if (((16'd16 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd20;
        end else if (((16'd32 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd21;
        end else if (((16'd64 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd22;
        end else if (((16'd128 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd23;
        end else if (((16'd256 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd24;
        end else if (((16'd512 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd25;
        end else if (((16'd1024 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd26;
        end else if (((16'd2048 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd27;
        end else if (((16'd4096 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd28;
        end else if (((16'd8192 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd29;
        end else if (((16'd16384 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd30;
        end else if (((16'd32768 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0))) begin
            p_0102_0_i_reg_1314 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd1)) | (~(16'd2 == AA_V_fu_2832_p1) & ~(16'd4 == AA_V_fu_2832_p1) & ~(16'd8 == AA_V_fu_2832_p1) & ~(16'd16 == AA_V_fu_2832_p1) & ~(16'd32 == AA_V_fu_2832_p1) & ~(16'd64 == AA_V_fu_2832_p1) & ~(16'd128 == AA_V_fu_2832_p1) & ~(16'd256 == AA_V_fu_2832_p1) & ~(16'd512 == AA_V_fu_2832_p1) & ~(16'd1024 == AA_V_fu_2832_p1) & ~(16'd2048 == AA_V_fu_2832_p1) & ~(16'd4096 == AA_V_fu_2832_p1) & ~(16'd8192 == AA_V_fu_2832_p1) & ~(16'd16384 == AA_V_fu_2832_p1) & ~(16'd32768 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0)))) begin
        p_0167_0_i1_reg_1014 <= 4'd0;
    end else if (((16'd2 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd1;
    end else if (((16'd4 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd2;
    end else if (((16'd8 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd3;
    end else if (((16'd16 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd4;
    end else if (((16'd32 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd5;
    end else if (((16'd64 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd6;
    end else if (((16'd128 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd7;
    end else if (((16'd256 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd8;
    end else if (((16'd512 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd9;
    end else if (((16'd1024 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd10;
    end else if (((16'd2048 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd11;
    end else if (((16'd4096 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd12;
    end else if (((16'd8192 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd13;
    end else if (((16'd16384 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd14;
    end else if (((16'd32768 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        p_0167_0_i1_reg_1014 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd1)) | (~(16'd2 == AA_V_2_fu_3136_p1) & ~(16'd4 == AA_V_2_fu_3136_p1) & ~(16'd8 == AA_V_2_fu_3136_p1) & ~(16'd16 == AA_V_2_fu_3136_p1) & ~(16'd32 == AA_V_2_fu_3136_p1) & ~(16'd64 == AA_V_2_fu_3136_p1) & ~(16'd128 == AA_V_2_fu_3136_p1) & ~(16'd256 == AA_V_2_fu_3136_p1) & ~(16'd512 == AA_V_2_fu_3136_p1) & ~(16'd1024 == AA_V_2_fu_3136_p1) & ~(16'd2048 == AA_V_2_fu_3136_p1) & ~(16'd4096 == AA_V_2_fu_3136_p1) & ~(16'd8192 == AA_V_2_fu_3136_p1) & ~(16'd16384 == AA_V_2_fu_3136_p1) & ~(16'd32768 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0)))) begin
        p_0167_0_i_reg_1387 <= 4'd0;
    end else if (((16'd2 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd1;
    end else if (((16'd4 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd2;
    end else if (((16'd8 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd3;
    end else if (((16'd16 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd4;
    end else if (((16'd32 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd5;
    end else if (((16'd64 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd6;
    end else if (((16'd128 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd7;
    end else if (((16'd256 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd8;
    end else if (((16'd512 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd9;
    end else if (((16'd1024 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd10;
    end else if (((16'd2048 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd11;
    end else if (((16'd4096 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd12;
    end else if (((16'd8192 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd13;
    end else if (((16'd16384 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd14;
    end else if (((16'd32768 == AA_V_2_fu_3136_p1) & (1'b1 == ap_CS_fsm_state35) & (tmp_78_fu_3150_p2 == 1'd0))) begin
        p_0167_0_i_reg_1387 <= 4'd15;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((tmp_62_fu_2896_p2 == 1'd1)) begin
            p_0244_0_i1_reg_1185 <= 5'd0;
        end else if ((1'b1 == ap_condition_1403)) begin
            p_0244_0_i1_reg_1185 <= 5'd16;
        end else if (((16'd2 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd17;
        end else if (((16'd4 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd18;
        end else if (((16'd8 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd19;
        end else if (((16'd16 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd20;
        end else if (((16'd32 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd21;
        end else if (((16'd64 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd22;
        end else if (((16'd128 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd23;
        end else if (((16'd256 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd24;
        end else if (((16'd512 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd25;
        end else if (((16'd1024 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd26;
        end else if (((16'd2048 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd27;
        end else if (((16'd4096 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd28;
        end else if (((16'd8192 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd29;
        end else if (((16'd16384 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd30;
        end else if (((16'd32768 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0))) begin
            p_0244_0_i1_reg_1185 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_52_fu_2101_p2 == 1'd1))) begin
        p_02466_0_in_in_reg_830 <= p_Result_27_fu_2141_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_02466_0_in_in_reg_830 <= p_Result_25_fu_2057_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((tmp_60_fu_2886_p2 == 1'd1)) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b0;
        end else if ((1'b1 == ap_condition_1319)) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd2 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd4 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd8 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd16 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd32 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd64 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd128 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b0;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd256 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd512 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd1024 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd2048 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b0;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd4096 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd8192 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b0;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd16384 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b0;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end else if (((16'd32768 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
                        p_0248_0_i1_reg_1128[0] <= 1'b1;
            p_0248_0_i1_reg_1128[1] <= 1'b1;
            p_0248_0_i1_reg_1128[2] <= 1'b1;
            p_0248_0_i1_reg_1128[3] <= 1'b1;
            p_0248_0_i1_reg_1128[5] <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((tmp_53_fu_2876_p2 == 1'd1)) begin
            p_0252_0_i1_reg_1071 <= 5'd0;
        end else if ((1'b1 == ap_condition_1220)) begin
            p_0252_0_i1_reg_1071 <= 5'd16;
        end else if (((16'd2 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd17;
        end else if (((16'd4 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd18;
        end else if (((16'd8 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd19;
        end else if (((16'd16 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd20;
        end else if (((16'd32 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd21;
        end else if (((16'd64 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd22;
        end else if (((16'd128 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd23;
        end else if (((16'd256 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd24;
        end else if (((16'd512 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd25;
        end else if (((16'd1024 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd26;
        end else if (((16'd2048 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd27;
        end else if (((16'd4096 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd28;
        end else if (((16'd8192 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd29;
        end else if (((16'd16384 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd30;
        end else if (((16'd32768 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            p_0252_0_i1_reg_1071 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        if ((tmp_79_fu_3156_p2 == 1'd1)) begin
            p_0252_0_i_reg_1444 <= 5'd0;
        end else if ((1'b1 == ap_condition_1737)) begin
            p_0252_0_i_reg_1444 <= 5'd16;
        end else if (((16'd2 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd17;
        end else if (((16'd4 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd18;
        end else if (((16'd8 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd19;
        end else if (((16'd16 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd20;
        end else if (((16'd32 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd21;
        end else if (((16'd64 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd22;
        end else if (((16'd128 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd23;
        end else if (((16'd256 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd24;
        end else if (((16'd512 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd25;
        end else if (((16'd1024 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd26;
        end else if (((16'd2048 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd27;
        end else if (((16'd4096 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd28;
        end else if (((16'd8192 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd29;
        end else if (((16'd16384 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd30;
        end else if (((16'd32768 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0))) begin
            p_0252_0_i_reg_1444 <= 5'd31;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_52_fu_2101_p2 == 1'd1))) begin
        p_02595_0_in_reg_821 <= r_V_17_fu_2155_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_02595_0_in_reg_821 <= r_V_19_cast_fu_2076_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_52_fu_2101_p2 == 1'd1))) begin
        p_3_reg_812 <= now1_V_1_fu_2161_p2;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_3_reg_812 <= now1_V_fu_2080_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state13) & (cond_reg_4320 == 1'd0))) begin
        p_Val2_41_reg_917 <= p_Result_12_fu_2415_p4;
    end else if (((1'b1 == ap_CS_fsm_state14) & (cond_reg_4320 == 1'd1))) begin
        p_Val2_41_reg_917 <= heap_tree_V_3_load_7_reg_890;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state42) & (cond3_fu_3588_p2 == 1'd0))) begin
        p_Val2_52_reg_1565 <= p_Result_20_fu_3602_p4;
    end else if (((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (cond3_reg_4682 == 1'd1) & (tmp_4_reg_4075 == 1'd1))) begin
        p_Val2_52_reg_1565 <= heap_tree_V_3_load_s_reg_1540;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) & (tmp_52_fu_2101_p2 == 1'd1))) begin
        p_Val2_54_reg_839 <= p_Result_26_fu_2131_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_54_reg_839 <= tmp0_V_fu_2054_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        storemerge1_reg_1575 <= tmp_21_fu_4031_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        storemerge1_reg_1575 <= p_Result_8_fu_3967_p4;
    end else if (((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (tmp_4_reg_4075 == 1'd1))) begin
        storemerge1_reg_1575 <= p_Result_23_fu_3661_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        storemerge_reg_1005 <= tmp_38_fu_2812_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        storemerge_reg_1005 <= p_Result_10_fu_2754_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        top_heap_V_0 <= tmp_18_fu_3995_p2;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        top_heap_V_0 <= p_Result_1_fu_3810_p4;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        top_heap_V_0 <= p_Result_17_fu_3444_p4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        top_heap_V_0 <= tmp_35_fu_2776_p2;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        top_heap_V_0 <= p_Result_2_fu_2593_p4;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        top_heap_V_0 <= p_Result_3_fu_2255_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        top_heap_V_1 <= tmp_19_fu_4007_p2;
    end else if ((1'b1 == ap_CS_fsm_state50)) begin
        top_heap_V_1 <= p_Result_5_fu_3908_p4;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        top_heap_V_1 <= p_Result_19_fu_3536_p4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        top_heap_V_1 <= tmp_36_fu_2788_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        top_heap_V_1 <= p_Result_6_fu_2695_p4;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        top_heap_V_1 <= p_Result_11_fu_2377_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state54)) begin
        top_heap_V_2 <= tmp_20_fu_4019_p2;
    end else if ((1'b1 == ap_CS_fsm_state52)) begin
        top_heap_V_2 <= p_Result_7_fu_3940_p4;
    end else if (((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (tmp_4_reg_4075 == 1'd1))) begin
        top_heap_V_2 <= p_Result_21_fu_3616_p4;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        top_heap_V_2 <= tmp_37_fu_2800_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        top_heap_V_2 <= p_Result_9_fu_2727_p4;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_3_reg_4083 == 1'd0) & (tmp_6_reg_4079 == 1'd1) & (1'b0 == ap_block_state15_io))) begin
        top_heap_V_2 <= p_Result_13_fu_2450_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state43) & (((tmp_29_reg_4707 == 1'd0) & (tmp_5_reg_4109 == 1'd1) & (tmp_4_reg_4075 == 1'd1)) | ((or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (tmp_4_reg_4075 == 1'd1))))) begin
        top_heap_V_3 <= ap_phi_mux_storemerge1_phi_fu_1578_p6;
    end else if ((1'b1 == ap_CS_fsm_state28)) begin
        top_heap_V_3 <= storemerge_reg_1005;
    end else if (((1'b1 == ap_CS_fsm_state15) & (tmp_3_reg_4083 == 1'd0) & (tmp_6_reg_4079 == 1'd1) & (1'b0 == ap_block_state15_io))) begin
        top_heap_V_3 <= p_Result_15_fu_2480_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd1))) begin
        TMP_0_V_reg_4133 <= TMP_0_V_fu_1885_p3;
        p_Val2_47_reg_4118 <= top_heap_V_0;
        p_Val2_49_reg_4123 <= top_heap_V_1;
        p_Val2_51_reg_4128 <= top_heap_V_2;
        p_Val2_53_reg_4113 <= top_heap_V_3;
        p_not_reg_4138 <= p_not_fu_1893_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        addr_HTA_V_3_reg_4693 <= com_port_allocated_addr_V;
        loc2_V_reg_4702 <= loc2_V_fu_3676_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_read_reg_4037 <= alloc_cmd;
        alloc_free_target_re_reg_4048 <= alloc_free_target;
        free_target_V_reg_4057 <= free_target_V_fu_1773_p1;
        p_Result_24_reg_4063 <= p_Result_24_fu_1783_p4;
        size_V_reg_4043 <= size_V_fu_1769_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state18) & (grp_fu_1701_p2 == 1'd0))) begin
        arrayNo1_reg_4349 <= {{alloc_free_target_re_reg_4048[19:15]}};
        heap_tree_V_0_addr_1_reg_4354 <= newIndex_fu_2528_p1;
        heap_tree_V_1_addr_1_reg_4359 <= newIndex_fu_2528_p1;
        heap_tree_V_2_addr_1_reg_4364 <= newIndex_fu_2528_p1;
        heap_tree_V_3_addr_1_reg_4369 <= newIndex_fu_2528_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        arrayNo3_reg_4250 <= {{tmp_40_reg_4169[15:11]}};
        heap_tree_V_0_addr_2_reg_4255 <= newIndex3_fu_2196_p1;
        heap_tree_V_1_addr_2_reg_4260 <= newIndex3_fu_2196_p1;
        heap_tree_V_2_addr_2_reg_4265 <= newIndex3_fu_2196_p1;
        heap_tree_V_3_addr_2_reg_4270 <= newIndex3_fu_2196_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd0) & (tmp_29_fu_3680_p3 == 1'd0))) begin
        arrayNo_reg_4727 <= {{addr_HTA_V_3_reg_4693[15:11]}};
        heap_tree_V_0_addr_reg_4732 <= newIndex4_fu_3739_p1;
        heap_tree_V_1_addr_reg_4737 <= newIndex4_fu_3739_p1;
        heap_tree_V_2_addr_reg_4742 <= newIndex4_fu_3739_p1;
        heap_tree_V_3_addr_reg_4747 <= newIndex4_fu_3739_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        cond1_reg_4793 <= cond1_fu_3897_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        cond2_reg_4420 <= cond2_fu_2684_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        cond3_reg_4682 <= cond3_fu_3588_p2;
        p_Result_20_reg_4686 <= p_Result_20_fu_3602_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        cond_reg_4320 <= cond_fu_2366_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        extra_mask_V_load_reg_4149 <= extra_mask_V_q0;
        r_V_37_reg_4143 <= r_V_37_fu_1954_p3;
        shift_constant_V_loa_1_reg_4154 <= shift_constant_V_q0;
        tmp_31_reg_4159 <= tmp_31_fu_1962_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd0))) begin
        group_tree_V_addr_1_reg_4571 <= tmp_76_fu_3102_p1;
        tree_offset_V_reg_4565 <= tree_offset_V_fu_3096_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        group_tree_V_addr_reg_4186 <= tmp_41_fu_2015_p1;
        loc2_V_2_reg_4175 <= loc2_V_2_fu_2001_p1;
        loc_in_group_tree_V_3_reg_4164 <= loc_in_group_tree_V_3_fu_1983_p2;
        r_V_10_reg_4180 <= {{tmp_40_fu_1992_p2[15:5]}};
        tmp_40_reg_4169 <= tmp_40_fu_1992_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_0_addr_3_reg_4502 <= newIndex8_fu_2959_p1;
        heap_tree_V_1_addr_3_reg_4507 <= newIndex8_fu_2959_p1;
        heap_tree_V_2_addr_3_reg_4512 <= newIndex8_fu_2959_p1;
        heap_tree_V_3_addr_3_reg_4517 <= newIndex8_fu_2959_p1;
        tmp_65_reg_4492 <= tmp_65_fu_2935_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        i_assign_1_reg_4395[10 : 0] <= i_assign_1_fu_2585_p1[10 : 0];
        rhs_V_5_cast_reg_4402[10 : 0] <= rhs_V_5_cast_fu_2609_p1[10 : 0];
        tmp_47_reg_4411 <= tmp_47_fu_2656_p2;
        tmp_89_reg_4407 <= {{r_V_18_fu_2612_p2[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        i_assign_3_reg_4280[4 : 0] <= i_assign_3_fu_2208_p1[4 : 0];
        p_Result_s_reg_4287 <= p_Result_s_fu_2234_p4;
        tmp_123_reg_4275 <= tmp_123_fu_2204_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        i_assign_4_reg_4295[10 : 0] <= i_assign_4_fu_2247_p1[10 : 0];
        p_Result_4_reg_4311 <= p_Result_4_fu_2334_p4;
        rhs_V_7_cast_reg_4302[10 : 0] <= rhs_V_7_cast_fu_2271_p1[10 : 0];
        tmp_93_reg_4307 <= {{r_V_19_fu_2274_p2[11:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        i_assign_5_reg_4648[5 : 0] <= i_assign_5_fu_3374_p1[5 : 0];
        i_assign_6_reg_4657[7 : 0] <= i_assign_6_fu_3435_p1[7 : 0];
        p_Result_18_reg_4673 <= p_Result_18_fu_3521_p4;
        rhs_V_13_cast_reg_4664[7 : 0] <= rhs_V_13_cast_fu_3459_p1[7 : 0];
        tmp_108_reg_4669 <= {{r_V_30_fu_3462_p2[7:6]}};
        val_assign_3_cast1_reg_4643 <= val_assign_3_cast1_fu_3362_p2;
        val_assign_3_cast_reg_4638 <= val_assign_3_cast_fu_3356_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        i_assign_reg_4773[10 : 0] <= i_assign_fu_3802_p1[10 : 0];
        tmp_30_reg_4784 <= tmp_30_fu_3869_p2;
        tmp_58_reg_4780 <= {{r_V_7_fu_3826_p2[10:6]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        lhs_V_4_reg_4581 <= group_tree_V_q0;
        r_V_32_reg_4590 <= r_V_32_fu_3117_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        lhs_V_8_cast_reg_4623[4 : 0] <= lhs_V_8_cast_fu_3176_p1[4 : 0];
        r_V_26_reg_4628 <= r_V_26_fu_3225_p2;
        tmp_80_reg_4618 <= tmp_80_fu_3170_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_predicate_op116_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        loc2_V_1_reg_4097 <= {{alloc_free_target_re_reg_4048[8:4]}};
        phitmp2_reg_4102 <= {{alloc_free_target_re_reg_4048[19:9]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        or_cond_reg_4561 <= or_cond_fu_3079_p2;
        tmp_73_reg_4556 <= tmp_73_fu_3065_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        p_0167_0_i1_cast_reg_4468[3 : 0] <= p_0167_0_i1_cast_fu_2872_p1[3 : 0];
        p_0248_0_i1_cast_reg_4484[5 : 0] <= p_0248_0_i1_cast_fu_2892_p1[5 : 0];
        p_0252_0_i1_cast_reg_4476[4 : 0] <= p_0252_0_i1_cast_fu_2882_p1[4 : 0];
        tmp0_V_6_reg_4448 <= tmp0_V_6_fu_2828_p2;
        tmp_9_reg_4442[4 : 0] <= tmp_9_fu_2824_p1[4 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        p_061_0_i_cast_reg_4548[3 : 0] <= p_061_0_i_cast_fu_3051_p1[3 : 0];
        tmp_70_reg_4534 <= tmp_70_fu_3022_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        p_Repl2_14_reg_4332 <= p_Repl2_14_fu_2434_p2;
        tmp_61_reg_4337 <= tmp_61_fu_2440_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_Result_12_reg_4325 <= p_Result_12_fu_2415_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        r_V_12_reg_4201 <= r_V_12_fu_2045_p2;
        tmp_96_reg_4196 <= tmp_96_fu_2035_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        r_V_35_reg_4379 <= r_V_35_fu_2554_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd0))) begin
        r_V_s_reg_4711 <= {{addr_HTA_V_3_reg_4693[15:5]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd0) & (tmp_6_fu_1813_p2 == 1'd1)))) begin
        reg_1707 <= grp_fu_1670_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state6) | ((ap_predicate_op116_write_state3 == 1'b1) & (1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        reg_1711 <= {{alloc_free_target_re_reg_4048[19:4]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state10))) begin
        reg_1716 <= heap_tree_V_1_q0;
        reg_1731 <= heap_tree_V_2_q0;
        reg_1746 <= heap_tree_V_3_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state19))) begin
        reg_1761 <= heap_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state26))) begin
        reg_1765 <= maintain_mask_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        tmp_25_reg_4757 <= tmp_25_fu_3771_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        tmp_27_reg_4765 <= tmp_27_fu_3794_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45))) begin
        tmp_29_reg_4707 <= addr_HTA_V_3_reg_4693[32'd15];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        tmp_32_reg_4798 <= tmp_32_fu_3930_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1808_p2 == 1'd0) & (tmp_6_fu_1813_p2 == 1'd1))) begin
        tmp_3_reg_4083 <= grp_fu_1664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_43_reg_4387 <= tmp_43_fu_2577_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        tmp_49_reg_4425 <= tmp_49_fu_2717_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        tmp_4_reg_4075 <= tmp_4_fu_1808_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1808_p2 == 1'd1))) begin
        tmp_5_reg_4109 <= grp_fu_1664_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state31)) begin
        tmp_68_reg_4522 <= tmp_68_fu_3002_p6;
        tmp_69_reg_4529 <= tmp_69_fu_3016_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1808_p2 == 1'd0))) begin
        tmp_6_reg_4079 <= tmp_6_fu_1813_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        tree_offset_V_cast_reg_4596[12 : 0] <= tree_offset_V_cast_fu_3123_p1[12 : 0];
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd0))) begin
        alloc_addr = tmp_8_fu_3692_p1;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        alloc_addr = tmp_90_fu_3289_p1;
    end else if ((((ap_predicate_op106_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3)) | ((1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd1)))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op106_write_state3 == 1'b1) & (ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state37)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd0)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd1)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1813_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd0)) | ((1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd1))) begin
        ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1532_p6 = p_Result_16_fu_3420_p4;
    end else if (((~(tmp_107_fu_3383_p4 == 2'd1) & ~(tmp_107_fu_3383_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state41)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd0)))) begin
        ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1532_p6 = reg_1716;
    end else begin
        ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1532_p6 = 'bx;
    end
end

always @ (*) begin
    if ((~(tmp_107_fu_3383_p4 == 2'd1) & ~(tmp_107_fu_3383_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1520_p6 = p_Result_16_fu_3420_p4;
    end else if ((((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd1)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd0)))) begin
        ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1520_p6 = reg_1731;
    end else begin
        ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1520_p6 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        if ((tmp_108_reg_4669 == 2'd2)) begin
            ap_phi_mux_heap_tree_V_2_load_8_phi_fu_1555_p6 = p_Result_18_reg_4673;
        end else if ((tmp_108_reg_4669 == 2'd1)) begin
            ap_phi_mux_heap_tree_V_2_load_8_phi_fu_1555_p6 = heap_tree_V_2_load_7_reg_1517;
        end else begin
            ap_phi_mux_heap_tree_V_2_load_8_phi_fu_1555_p6 = heap_tree_V_2_load_8_reg_1552;
        end
    end else begin
        ap_phi_mux_heap_tree_V_2_load_8_phi_fu_1555_p6 = heap_tree_V_2_load_8_reg_1552;
    end
end

always @ (*) begin
    if ((((tmp_108_reg_4669 == 2'd2) & (1'b1 == ap_CS_fsm_state42)) | ((tmp_108_reg_4669 == 2'd1) & (1'b1 == ap_CS_fsm_state42)))) begin
        ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1543_p6 = reg_1746;
    end else begin
        ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1543_p6 = heap_tree_V_3_load_s_reg_1540;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd1)) | (~(16'd2 == AA_V_fu_2832_p1) & ~(16'd4 == AA_V_fu_2832_p1) & ~(16'd8 == AA_V_fu_2832_p1) & ~(16'd16 == AA_V_fu_2832_p1) & ~(16'd32 == AA_V_fu_2832_p1) & ~(16'd64 == AA_V_fu_2832_p1) & ~(16'd128 == AA_V_fu_2832_p1) & ~(16'd256 == AA_V_fu_2832_p1) & ~(16'd512 == AA_V_fu_2832_p1) & ~(16'd1024 == AA_V_fu_2832_p1) & ~(16'd2048 == AA_V_fu_2832_p1) & ~(16'd4096 == AA_V_fu_2832_p1) & ~(16'd8192 == AA_V_fu_2832_p1) & ~(16'd16384 == AA_V_fu_2832_p1) & ~(16'd32768 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0)))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd0;
    end else if (((16'd2 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd1;
    end else if (((16'd4 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd2;
    end else if (((16'd8 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd3;
    end else if (((16'd16 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd4;
    end else if (((16'd32 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd5;
    end else if (((16'd64 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd6;
    end else if (((16'd128 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd7;
    end else if (((16'd256 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd8;
    end else if (((16'd512 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_fu_2832_p1) & (1'b1 == ap_CS_fsm_state29) & (tmp_s_fu_2866_p2 == 1'd0))) begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((tmp_60_fu_2886_p2 == 1'd1)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd0;
        end else if ((1'b1 == ap_condition_1319)) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd32;
        end else if (((16'd2 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd33;
        end else if (((16'd4 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd34;
        end else if (((16'd8 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd35;
        end else if (((16'd16 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd36;
        end else if (((16'd32 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd37;
        end else if (((16'd64 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd38;
        end else if (((16'd128 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd39;
        end else if (((16'd256 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd40;
        end else if (((16'd512 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd41;
        end else if (((16'd1024 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd42;
        end else if (((16'd2048 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd43;
        end else if (((16'd4096 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd44;
        end else if (((16'd8192 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd45;
        end else if (((16'd16384 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd46;
        end else if (((16'd32768 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0))) begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 6'd47;
        end else begin
            ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        if ((tmp_53_fu_2876_p2 == 1'd1)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd0;
        end else if ((1'b1 == ap_condition_1220)) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd16;
        end else if (((16'd2 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd17;
        end else if (((16'd4 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd18;
        end else if (((16'd8 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd19;
        end else if (((16'd16 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd20;
        end else if (((16'd32 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd21;
        end else if (((16'd64 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd22;
        end else if (((16'd128 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd23;
        end else if (((16'd256 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd24;
        end else if (((16'd512 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd25;
        end else if (((16'd1024 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd26;
        end else if (((16'd2048 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd27;
        end else if (((16'd4096 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd28;
        end else if (((16'd8192 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd29;
        end else if (((16'd16384 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd30;
        end else if (((16'd32768 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0))) begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 5'd31;
        end else begin
            ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 'bx;
        end
    end else begin
        ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd1)) | (~(16'd2 == AA_V_1_fu_3031_p1) & ~(16'd4 == AA_V_1_fu_3031_p1) & ~(16'd8 == AA_V_1_fu_3031_p1) & ~(16'd16 == AA_V_1_fu_3031_p1) & ~(16'd32 == AA_V_1_fu_3031_p1) & ~(16'd64 == AA_V_1_fu_3031_p1) & ~(16'd128 == AA_V_1_fu_3031_p1) & ~(16'd256 == AA_V_1_fu_3031_p1) & ~(16'd512 == AA_V_1_fu_3031_p1) & ~(16'd1024 == AA_V_1_fu_3031_p1) & ~(16'd2048 == AA_V_1_fu_3031_p1) & ~(16'd4096 == AA_V_1_fu_3031_p1) & ~(16'd8192 == AA_V_1_fu_3031_p1) & ~(16'd16384 == AA_V_1_fu_3031_p1) & ~(16'd32768 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0)))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd0;
    end else if (((16'd2 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd1;
    end else if (((16'd4 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd2;
    end else if (((16'd8 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd3;
    end else if (((16'd16 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd4;
    end else if (((16'd32 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd5;
    end else if (((16'd64 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd6;
    end else if (((16'd128 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd7;
    end else if (((16'd256 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd8;
    end else if (((16'd512 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd9;
    end else if (((16'd1024 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd10;
    end else if (((16'd2048 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd11;
    end else if (((16'd4096 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd12;
    end else if (((16'd8192 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd13;
    end else if (((16'd16384 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd14;
    end else if (((16'd32768 == AA_V_1_fu_3031_p1) & (1'b1 == ap_CS_fsm_state32) & (tmp_71_fu_3045_p2 == 1'd0))) begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 4'd15;
    end else begin
        ap_phi_mux_p_061_0_i_phi_fu_1261_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (cond3_reg_4682 == 1'd1) & (tmp_4_reg_4075 == 1'd1))) begin
        ap_phi_mux_p_Val2_52_phi_fu_1568_p4 = heap_tree_V_3_load_s_reg_1540;
    end else begin
        ap_phi_mux_p_Val2_52_phi_fu_1568_p4 = p_Val2_52_reg_1565;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (tmp_4_reg_4075 == 1'd1))) begin
        ap_phi_mux_storemerge1_phi_fu_1578_p6 = p_Result_23_fu_3661_p4;
    end else begin
        ap_phi_mux_storemerge1_phi_fu_1578_p6 = storemerge1_reg_1575;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_cmd_ap_ack = com_port_cmd_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_cmd_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = com_port_layer_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_layer_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0)) begin
        ap_sig_ioackin_com_port_target_V_ap_ack = com_port_target_V_ap_ack;
    end else begin
        ap_sig_ioackin_com_port_target_V_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
        com_port_allocated_addr_V_ap_ack = 1'b1;
    end else begin
        com_port_allocated_addr_V_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        com_port_allocated_addr_V_blk_n = com_port_allocated_addr_V_ap_vld;
    end else begin
        com_port_allocated_addr_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        com_port_cmd = 8'd4;
    end else if (((ap_predicate_op136_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_cmd = 8'd2;
    end else if ((((ap_predicate_op293_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)) | ((ap_predicate_op116_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3)))) begin
        com_port_cmd = 8'd3;
    end else begin
        com_port_cmd = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op293_write_state15 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state15)) | ((ap_predicate_op136_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_com_port_cmd_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state37)))) begin
        com_port_cmd_ap_vld = 1'b1;
    end else begin
        com_port_cmd_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state15) & (tmp_3_reg_4083 == 1'd0) & (tmp_61_reg_4337 == 1'd1) & (tmp_6_reg_4079 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd1) & (tmp_4_fu_1808_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1808_p2 == 1'd0) & (grp_fu_1664_p2 == 1'd1) & (tmp_6_fu_1813_p2 == 1'd1)))) begin
        com_port_cmd_blk_n = com_port_cmd_ap_ack;
    end else begin
        com_port_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((ap_predicate_op293_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        com_port_layer_V = 8'd11;
    end else if (((ap_predicate_op136_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_layer_V = p_1_fu_1899_p1;
    end else if (((ap_predicate_op116_write_state3 == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
        com_port_layer_V = p_2_fu_1824_p1;
    end else begin
        com_port_layer_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_predicate_op293_write_state15 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state15)) | ((ap_predicate_op136_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state3)) | ((ap_reg_ioackin_com_port_layer_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state37)))) begin
        com_port_layer_V_ap_vld = 1'b1;
    end else begin
        com_port_layer_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state37) | ((1'b1 == ap_CS_fsm_state15) & (tmp_3_reg_4083 == 1'd0) & (tmp_61_reg_4337 == 1'd1) & (tmp_6_reg_4079 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd1) & (tmp_4_fu_1808_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1808_p2 == 1'd0) & (grp_fu_1664_p2 == 1'd1) & (tmp_6_fu_1813_p2 == 1'd1)))) begin
        com_port_layer_V_blk_n = com_port_layer_V_ap_ack;
    end else begin
        com_port_layer_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        com_port_target_V = tree_offset_V_cast_reg_4596;
    end else if (((1'b1 == ap_CS_fsm_state16) | ((ap_predicate_op293_write_state15 == 1'b1) & (1'b1 == ap_CS_fsm_state15)))) begin
        com_port_target_V = reg_1711;
    end else begin
        com_port_target_V = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state16)) | ((ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state38)) | ((ap_predicate_op293_write_state15 == 1'b1) & (ap_reg_ioackin_com_port_target_V_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state15)))) begin
        com_port_target_V_ap_vld = 1'b1;
    end else begin
        com_port_target_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state38) | ((1'b1 == ap_CS_fsm_state15) & (tmp_3_reg_4083 == 1'd0) & (tmp_61_reg_4337 == 1'd1) & (tmp_6_reg_4079 == 1'd1)))) begin
        com_port_target_V_blk_n = com_port_target_V_ap_ack;
    end else begin
        com_port_target_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3))) begin
        extra_mask_V_ce0 = 1'b1;
    end else begin
        extra_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        group_tree_V_address0 = group_tree_V_addr_1_reg_4571;
    end else if ((1'b1 == ap_CS_fsm_state33)) begin
        group_tree_V_address0 = tmp_76_fu_3102_p1;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        group_tree_V_address0 = group_tree_V_addr_reg_4186;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        group_tree_V_address0 = tmp_41_fu_2015_p1;
    end else begin
        group_tree_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state5) | ((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33)))) begin
        group_tree_V_ce0 = 1'b1;
    end else begin
        group_tree_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        group_tree_V_d0 = r_V_29_fu_3326_p2;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        group_tree_V_d0 = p_4_fu_2171_p2;
    end else begin
        group_tree_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state9))) begin
        group_tree_V_we0 = 1'b1;
    end else begin
        group_tree_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33))) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_reg_4732;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        heap_tree_V_0_address0 = newIndex4_fu_3739_p1;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_3_reg_4502;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_0_address0 = newIndex8_fu_2959_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_1_reg_4354;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_0_address0 = newIndex_fu_2528_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_address0 = heap_tree_V_0_addr_2_reg_4255;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_0_address0 = newIndex3_fu_2196_p1;
    end else begin
        heap_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45)))) begin
        heap_tree_V_0_ce0 = 1'b1;
    end else begin
        heap_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        heap_tree_V_0_d0 = tmp_27_fu_3794_p2;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_0_d0 = p_Result_16_fu_3420_p4;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        heap_tree_V_0_d0 = tmp_43_fu_2577_p2;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_0_d0 = p_Result_s_fu_2234_p4;
    end else begin
        heap_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((arrayNo_reg_4727 == 5'd0) & (1'b1 == ap_CS_fsm_state47)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd0)) | ((arrayNo1_reg_4349 == 5'd0) & (1'b1 == ap_CS_fsm_state20)) | ((arrayNo3_reg_4250 == 5'd0) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_0_we0 = 1'b1;
    end else begin
        heap_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_reg_4737;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        heap_tree_V_1_address0 = newIndex4_fu_3739_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_3_reg_4507;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_1_address0 = newIndex8_fu_2959_p1;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_1_reg_4359;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_1_address0 = newIndex_fu_2528_p1;
    end else if (((1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_1_address0 = heap_tree_V_1_addr_2_reg_4260;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_1_address0 = newIndex3_fu_2196_p1;
    end else begin
        heap_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45)))) begin
        heap_tree_V_1_ce0 = 1'b1;
    end else begin
        heap_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        heap_tree_V_1_d0 = tmp_30_reg_4784;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        heap_tree_V_1_d0 = tmp_27_fu_3794_p2;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        heap_tree_V_1_d0 = p_Result_18_reg_4673;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_1_d0 = p_Result_16_fu_3420_p4;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        heap_tree_V_1_d0 = tmp_47_reg_4411;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        heap_tree_V_1_d0 = tmp_43_fu_2577_p2;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        heap_tree_V_1_d0 = p_Result_4_reg_4311;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_1_d0 = p_Result_s_fu_2234_p4;
    end else begin
        heap_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_58_reg_4780 == 5'd1) & (1'b1 == ap_CS_fsm_state49)) | ((arrayNo_reg_4727 == 5'd1) & (1'b1 == ap_CS_fsm_state47)) | ((tmp_108_reg_4669 == 2'd1) & (1'b1 == ap_CS_fsm_state42)) | ((1'b1 == ap_CS_fsm_state41) & (tmp_107_fu_3383_p4 == 2'd1)) | ((tmp_89_reg_4407 == 6'd1) & (1'b1 == ap_CS_fsm_state22)) | ((arrayNo1_reg_4349 == 5'd1) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_93_reg_4307 == 6'd1) & (1'b1 == ap_CS_fsm_state12)) | ((arrayNo3_reg_4250 == 5'd1) & (1'b1 == ap_CS_fsm_state10)))) begin
        heap_tree_V_1_we0 = 1'b1;
    end else begin
        heap_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state51))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_reg_4742;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        heap_tree_V_2_address0 = newIndex4_fu_3739_p1;
    end else if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state43))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_3_reg_4512;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_2_address0 = newIndex8_fu_2959_p1;
    end else if (((1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state24))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_1_reg_4364;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_2_address0 = newIndex_fu_2528_p1;
    end else if (((1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state10))) begin
        heap_tree_V_2_address0 = heap_tree_V_2_addr_2_reg_4265;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_2_address0 = newIndex3_fu_2196_p1;
    end else begin
        heap_tree_V_2_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state49) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state24) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45)))) begin
        heap_tree_V_2_ce0 = 1'b1;
    end else begin
        heap_tree_V_2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        heap_tree_V_2_d0 = tmp_32_reg_4798;
    end else if ((1'b1 == ap_CS_fsm_state49)) begin
        heap_tree_V_2_d0 = tmp_30_reg_4784;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        heap_tree_V_2_d0 = tmp_27_fu_3794_p2;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        heap_tree_V_2_d0 = p_Result_20_reg_4686;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        heap_tree_V_2_d0 = p_Result_18_reg_4673;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        heap_tree_V_2_d0 = p_Result_16_fu_3420_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        heap_tree_V_2_d0 = tmp_49_reg_4425;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        heap_tree_V_2_d0 = tmp_47_reg_4411;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        heap_tree_V_2_d0 = tmp_43_fu_2577_p2;
    end else if ((1'b1 == ap_CS_fsm_state14)) begin
        heap_tree_V_2_d0 = p_Result_12_reg_4325;
    end else if ((1'b1 == ap_CS_fsm_state12)) begin
        heap_tree_V_2_d0 = p_Result_4_reg_4311;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        heap_tree_V_2_d0 = p_Result_s_fu_2234_p4;
    end else begin
        heap_tree_V_2_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state24) | ((tmp_58_reg_4780 == 5'd2) & (1'b1 == ap_CS_fsm_state49)) | ((arrayNo_reg_4727 == 5'd2) & (1'b1 == ap_CS_fsm_state47)) | ((tmp_108_reg_4669 == 2'd2) & (1'b1 == ap_CS_fsm_state42)) | (~(tmp_107_fu_3383_p4 == 2'd1) & ~(tmp_107_fu_3383_p4 == 2'd0) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_89_reg_4407 == 6'd2) & (1'b1 == ap_CS_fsm_state22)) | ((arrayNo1_reg_4349 == 5'd2) & (1'b1 == ap_CS_fsm_state20)) | ((1'b1 == ap_CS_fsm_state14) & (cond_reg_4320 == 1'd1)) | ((tmp_93_reg_4307 == 6'd2) & (1'b1 == ap_CS_fsm_state12)) | ((arrayNo3_reg_4250 == 5'd2) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (cond3_reg_4682 == 1'd1) & (tmp_4_reg_4075 == 1'd1)))) begin
        heap_tree_V_2_we0 = 1'b1;
    end else begin
        heap_tree_V_2_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_reg_4747;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        heap_tree_V_3_address0 = newIndex4_fu_3739_p1;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_3_reg_4517;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        heap_tree_V_3_address0 = newIndex8_fu_2959_p1;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_1_reg_4369;
    end else if ((1'b1 == ap_CS_fsm_state18)) begin
        heap_tree_V_3_address0 = newIndex_fu_2528_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_3_address0 = heap_tree_V_3_addr_2_reg_4270;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        heap_tree_V_3_address0 = newIndex3_fu_2196_p1;
    end else begin
        heap_tree_V_3_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state30) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state43) | ((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_io)) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45)))) begin
        heap_tree_V_3_ce0 = 1'b1;
    end else begin
        heap_tree_V_3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        heap_tree_V_3_d0 = tmp_34_fu_3955_p2;
    end else if ((1'b1 == ap_CS_fsm_state43)) begin
        heap_tree_V_3_d0 = p_Result_22_fu_3645_p4;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        heap_tree_V_3_d0 = tmp_51_fu_2742_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        heap_tree_V_3_d0 = p_Result_14_fu_2465_p4;
    end else begin
        heap_tree_V_3_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state25) | ((1'b1 == ap_CS_fsm_state15) & (tmp_3_reg_4083 == 1'd0) & (tmp_6_reg_4079 == 1'd1) & (1'b0 == ap_block_state15_io)) | ((1'b1 == ap_CS_fsm_state43) & (or_cond_reg_4561 == 1'd0) & (tmp_5_reg_4109 == 1'd0) & (tmp_4_reg_4075 == 1'd1)))) begin
        heap_tree_V_3_we0 = 1'b1;
    end else begin
        heap_tree_V_3_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd1) & (tmp_29_fu_3680_p3 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_16_fu_3753_p1;
    end else if (((1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd0) & (tmp_29_fu_3680_p3 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_22_fu_3716_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) & (grp_fu_1701_p2 == 1'd1))) begin
        maintain_mask_V_address0 = tmp_28_fu_2542_p1;
    end else if (((1'b1 == ap_CS_fsm_state18) & (grp_fu_1701_p2 == 1'd0))) begin
        maintain_mask_V_address0 = tmp_39_fu_2505_p1;
    end else begin
        maintain_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state18) & (grp_fu_1701_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state18) & (grp_fu_1701_p2 == 1'd0)) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd1) & (tmp_29_fu_3680_p3 == 1'd0)) | ((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd0) & (tmp_29_fu_3680_p3 == 1'd0)))) begin
        maintain_mask_V_ce0 = 1'b1;
    end else begin
        maintain_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        mark_mask_V_address0 = tmp_92_fu_3294_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        mark_mask_V_address0 = tmp_42_fu_2030_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state5))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        shift_constant_V_address0 = tmp_9_reg_4442;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        shift_constant_V_address0 = tmp_24_fu_1818_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state35) | ((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3)))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd1) & (tmp_4_fu_1808_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_4_fu_1808_p2 == 1'd0) & (grp_fu_1664_p2 == 1'd1) & (tmp_6_fu_1813_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (grp_fu_1664_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd0) & (tmp_6_fu_1813_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else if (((1'b0 == ap_block_state3_io) & (1'b1 == ap_CS_fsm_state3) & (tmp_6_fu_1813_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_52_fu_2101_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            if (((1'b1 == ap_CS_fsm_state15) & (1'b0 == ap_block_state15_io))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end
        end
        ap_ST_fsm_state16 : begin
            if (((1'b1 == ap_CS_fsm_state16) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((1'b1 == ap_CS_fsm_state18) & (grp_fu_1701_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            if (((1'b1 == ap_CS_fsm_state23) & (cond2_reg_4420 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((1'b0 == ap_block_state33_io) & (1'b1 == ap_CS_fsm_state33) & (or_cond_fu_3079_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (1'b0 == ap_block_state37_io))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state44 : begin
            if (((com_port_allocated_addr_V_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state44))) begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state45 : begin
            if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (tmp_29_fu_3680_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd1) & (tmp_29_fu_3680_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state53;
            end else if (((1'b0 == ap_block_state45_io) & (1'b1 == ap_CS_fsm_state45) & (grp_fu_1701_p2 == 1'd0) & (tmp_29_fu_3680_p3 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            ap_NS_fsm = ap_ST_fsm_state48;
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            if (((1'b1 == ap_CS_fsm_state50) & (cond1_reg_4793 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign AA_V_1_fu_3031_p1 = tmp1_V_fu_3026_p2[15:0];

assign AA_V_2_fu_3136_p1 = group_tree_tmp_maske_fu_3131_p2[15:0];

assign AA_V_fu_2832_p1 = tmp0_V_6_fu_2828_p2[15:0];

assign BB_V_1_fu_3035_p4 = {{tmp1_V_fu_3026_p2[31:16]}};

assign BB_V_2_fu_3140_p4 = {{group_tree_tmp_maske_fu_3131_p2[31:16]}};

assign BB_V_fu_2836_p4 = {{tmp0_V_6_fu_2828_p2[31:16]}};

assign CC_V_fu_2846_p4 = {{tmp0_V_6_fu_2828_p2[47:32]}};

assign DD_V_fu_2856_p4 = {{tmp0_V_6_fu_2828_p2[63:48]}};

assign TMP_0_V_fu_1885_p3 = ((sel_tmp4_i_fu_1879_p2[0:0] === 1'b1) ? top_heap_V_2 : sel_tmp3_i_fu_1871_p3);

assign TMP_1_V_fu_1803_p2 = (p_s_fu_1798_p2 & p_Result_24_reg_4063);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld) | (ap_start == 1'b0));
end

always @ (*) begin
    ap_block_state15_io = (((ap_predicate_op293_write_state15 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op293_write_state15 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op293_write_state15 == 1'b1) & (ap_sig_ioackin_com_port_target_V_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state33_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (or_cond_fu_3079_p2 == 1'd1));
end

always @ (*) begin
    ap_block_state37_io = ((ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0) | (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0) | (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op136_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_layer_V_ap_ack == 1'b0)) | ((ap_predicate_op136_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op116_write_state3 == 1'b1) & (ap_sig_ioackin_com_port_cmd_ap_ack == 1'b0)) | ((ap_predicate_op106_write_state3 == 1'b1) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b0)));
end

always @ (*) begin
    ap_block_state45_io = (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_29_fu_3680_p3 == 1'd0)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_29_fu_3680_p3 == 1'd1)));
end

always @ (*) begin
    ap_condition_1220 = (~(16'd2 == BB_V_fu_2836_p4) & ~(16'd4 == BB_V_fu_2836_p4) & ~(16'd8 == BB_V_fu_2836_p4) & ~(16'd16 == BB_V_fu_2836_p4) & ~(16'd32 == BB_V_fu_2836_p4) & ~(16'd64 == BB_V_fu_2836_p4) & ~(16'd128 == BB_V_fu_2836_p4) & ~(16'd256 == BB_V_fu_2836_p4) & ~(16'd512 == BB_V_fu_2836_p4) & ~(16'd1024 == BB_V_fu_2836_p4) & ~(16'd2048 == BB_V_fu_2836_p4) & ~(16'd4096 == BB_V_fu_2836_p4) & ~(16'd8192 == BB_V_fu_2836_p4) & ~(16'd16384 == BB_V_fu_2836_p4) & ~(16'd32768 == BB_V_fu_2836_p4) & (tmp_53_fu_2876_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1319 = (~(16'd2 == CC_V_fu_2846_p4) & ~(16'd4 == CC_V_fu_2846_p4) & ~(16'd8 == CC_V_fu_2846_p4) & ~(16'd16 == CC_V_fu_2846_p4) & ~(16'd32 == CC_V_fu_2846_p4) & ~(16'd64 == CC_V_fu_2846_p4) & ~(16'd128 == CC_V_fu_2846_p4) & ~(16'd256 == CC_V_fu_2846_p4) & ~(16'd512 == CC_V_fu_2846_p4) & ~(16'd1024 == CC_V_fu_2846_p4) & ~(16'd2048 == CC_V_fu_2846_p4) & ~(16'd4096 == CC_V_fu_2846_p4) & ~(16'd8192 == CC_V_fu_2846_p4) & ~(16'd16384 == CC_V_fu_2846_p4) & ~(16'd32768 == CC_V_fu_2846_p4) & (tmp_60_fu_2886_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1403 = (~(16'd2 == DD_V_fu_2856_p4) & ~(16'd4 == DD_V_fu_2856_p4) & ~(16'd8 == DD_V_fu_2856_p4) & ~(16'd16 == DD_V_fu_2856_p4) & ~(16'd32 == DD_V_fu_2856_p4) & ~(16'd64 == DD_V_fu_2856_p4) & ~(16'd128 == DD_V_fu_2856_p4) & ~(16'd256 == DD_V_fu_2856_p4) & ~(16'd512 == DD_V_fu_2856_p4) & ~(16'd1024 == DD_V_fu_2856_p4) & ~(16'd2048 == DD_V_fu_2856_p4) & ~(16'd4096 == DD_V_fu_2856_p4) & ~(16'd8192 == DD_V_fu_2856_p4) & ~(16'd16384 == DD_V_fu_2856_p4) & ~(16'd32768 == DD_V_fu_2856_p4) & (tmp_62_fu_2896_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1570 = (~(16'd2 == BB_V_1_fu_3035_p4) & ~(16'd4 == BB_V_1_fu_3035_p4) & ~(16'd8 == BB_V_1_fu_3035_p4) & ~(16'd16 == BB_V_1_fu_3035_p4) & ~(16'd32 == BB_V_1_fu_3035_p4) & ~(16'd64 == BB_V_1_fu_3035_p4) & ~(16'd128 == BB_V_1_fu_3035_p4) & ~(16'd256 == BB_V_1_fu_3035_p4) & ~(16'd512 == BB_V_1_fu_3035_p4) & ~(16'd1024 == BB_V_1_fu_3035_p4) & ~(16'd2048 == BB_V_1_fu_3035_p4) & ~(16'd4096 == BB_V_1_fu_3035_p4) & ~(16'd8192 == BB_V_1_fu_3035_p4) & ~(16'd16384 == BB_V_1_fu_3035_p4) & ~(16'd32768 == BB_V_1_fu_3035_p4) & (tmp_72_fu_3055_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_1737 = (~(16'd2 == BB_V_2_fu_3140_p4) & ~(16'd4 == BB_V_2_fu_3140_p4) & ~(16'd8 == BB_V_2_fu_3140_p4) & ~(16'd16 == BB_V_2_fu_3140_p4) & ~(16'd32 == BB_V_2_fu_3140_p4) & ~(16'd64 == BB_V_2_fu_3140_p4) & ~(16'd128 == BB_V_2_fu_3140_p4) & ~(16'd256 == BB_V_2_fu_3140_p4) & ~(16'd512 == BB_V_2_fu_3140_p4) & ~(16'd1024 == BB_V_2_fu_3140_p4) & ~(16'd2048 == BB_V_2_fu_3140_p4) & ~(16'd4096 == BB_V_2_fu_3140_p4) & ~(16'd8192 == BB_V_2_fu_3140_p4) & ~(16'd16384 == BB_V_2_fu_3140_p4) & ~(16'd32768 == BB_V_2_fu_3140_p4) & (tmp_79_fu_3156_p2 == 1'd0));
end

always @ (*) begin
    ap_condition_918 = (~(16'd2 == TMP_1_V_fu_1803_p2) & ~(16'd4 == TMP_1_V_fu_1803_p2) & ~(16'd8 == TMP_1_V_fu_1803_p2) & ~(16'd16 == TMP_1_V_fu_1803_p2) & ~(16'd32 == TMP_1_V_fu_1803_p2) & ~(16'd64 == TMP_1_V_fu_1803_p2) & ~(16'd128 == TMP_1_V_fu_1803_p2) & ~(16'd256 == TMP_1_V_fu_1803_p2) & ~(16'd512 == TMP_1_V_fu_1803_p2) & ~(16'd1024 == TMP_1_V_fu_1803_p2) & ~(16'd2048 == TMP_1_V_fu_1803_p2) & ~(16'd4096 == TMP_1_V_fu_1803_p2) & ~(16'd8192 == TMP_1_V_fu_1803_p2) & ~(16'd16384 == TMP_1_V_fu_1803_p2) & ~(16'd32768 == TMP_1_V_fu_1803_p2) & (tmp_fu_1793_p2 == 1'd0));
end

assign ap_phi_mux_heap_tree_V_2_load_1_phi_fu_930_p8 = heap_tree_V_2_load_1_reg_927;

assign ap_phi_mux_heap_tree_V_2_load_4_phi_fu_852_p8 = heap_tree_V_2_load_4_reg_849;

assign ap_phi_mux_heap_tree_V_2_load_phi_fu_1589_p8 = heap_tree_V_2_load_reg_1586;

always @ (*) begin
    ap_predicate_op106_write_state3 = ((tmp_6_fu_1813_p2 == 1'd0) & (tmp_4_fu_1808_p2 == 1'd0));
end

always @ (*) begin
    ap_predicate_op116_write_state3 = ((tmp_4_fu_1808_p2 == 1'd0) & (grp_fu_1664_p2 == 1'd1) & (tmp_6_fu_1813_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op136_write_state3 = ((grp_fu_1664_p2 == 1'd1) & (tmp_4_fu_1808_p2 == 1'd1));
end

always @ (*) begin
    ap_predicate_op293_write_state15 = ((tmp_3_reg_4083 == 1'd0) & (tmp_61_reg_4337 == 1'd1) & (tmp_6_reg_4079 == 1'd1));
end

assign arrayNo12_mask_fu_3580_p3 = {{tmp_109_fu_3570_p4}, {6'd0}};

assign arrayNo4_mask_fu_3889_p3 = {{tmp_100_fu_3879_p4}, {6'd0}};

assign arrayNo5_mask_fu_2676_p3 = {{tmp_105_fu_2666_p4}, {6'd0}};

assign arrayNo7_fu_2988_p4 = {{layer_offset_V_fu_2982_p2[11:6]}};

assign arrayNo8_mask_fu_2358_p3 = {{tmp_106_fu_2348_p4}, {6'd0}};

assign cond1_fu_3897_p2 = ((arrayNo4_mask_fu_3889_p3 == 11'd128) ? 1'b1 : 1'b0);

assign cond2_fu_2684_p2 = ((arrayNo5_mask_fu_2676_p3 == 12'd128) ? 1'b1 : 1'b0);

assign cond3_fu_3588_p2 = ((arrayNo12_mask_fu_3580_p3 == 9'd128) ? 1'b1 : 1'b0);

assign cond_fu_2366_p2 = ((arrayNo8_mask_fu_2358_p3 == 12'd128) ? 1'b1 : 1'b0);

assign extra_mask_V_address0 = tmp_24_fu_1818_p1;

assign free_target_V_fu_1773_p1 = alloc_free_target[19:0];

assign group_tree_mask_V_address0 = tmp_9_reg_4442;

assign group_tree_tmp_maske_fu_3131_p2 = (tmp_77_fu_3126_p2 & r_V_32_reg_4590);

assign grp_fu_1664_p2 = ((layer0_V_reg_755 < 5'd12) ? 1'b1 : 1'b0);

assign grp_fu_1670_p2 = ($signed(5'd20) + $signed(layer0_V_reg_755));

assign grp_fu_1701_p2 = ((layer0_V_reg_755 < 5'd7) ? 1'b1 : 1'b0);

assign heap_tree_V_load_1_p_fu_3861_p3 = ((sel_tmp2_fu_3855_p2[0:0] === 1'b1) ? heap_tree_V_2_load_reg_1586 : sel_tmp1_fu_3847_p3);

assign heap_tree_V_load_2_p_fu_3923_p3 = ((cond1_reg_4793[0:0] === 1'b1) ? heap_tree_V_2_load_2_reg_1641 : heap_tree_V_3_load_2_reg_1627);

assign heap_tree_V_load_5_p_fu_2648_p3 = ((sel_tmp7_fu_2642_p2[0:0] === 1'b1) ? heap_tree_V_2_load_1_reg_927 : sel_tmp6_fu_2634_p3);

assign heap_tree_V_load_6_p_fu_2710_p3 = ((cond2_reg_4420[0:0] === 1'b1) ? heap_tree_V_2_load_3_reg_982 : heap_tree_V_3_load_3_reg_968);

assign i_assign_1_fu_2585_p1 = phitmp2_reg_4102;

assign i_assign_2_fu_2127_p1 = loc_in_group_tree_V_fu_2121_p2;

assign i_assign_3_fu_2208_p1 = loc2_V_2_reg_4175;

assign i_assign_4_fu_2247_p1 = r_V_10_reg_4180;

assign i_assign_5_fu_3374_p1 = tmp_73_reg_4556;

assign i_assign_6_fu_3435_p1 = tmp_65_reg_4492;

assign i_assign_fu_3802_p1 = r_V_s_reg_4711;

assign i_op_assign_fu_3107_p2 = (group_tree_V_q0 ^ 32'd4294967295);

assign layer_offset_V_fu_2982_p2 = (tmp_89_cast_fu_2975_p1 + tmp_91_cast1_fu_2979_p1);

assign lhs_V_1_fu_2039_p2 = (group_tree_V_q0 ^ 32'd4294967295);

assign lhs_V_2_fu_3203_p1 = tmp_80_fu_3170_p2;

assign lhs_V_3_fu_3217_p1 = r_V_25_fu_3211_p2;

assign lhs_V_8_cast_fu_3176_p1 = reg_1707;

assign loc2_V_2_fu_2001_p1 = tmp_40_fu_1992_p2[4:0];

assign loc2_V_fu_3676_p1 = com_port_allocated_addr_V[4:0];

assign loc_in_group_tree_V_3_fu_1983_p2 = (shift_constant_V_loa_2_fu_1980_p1 + tmp_60_cast_fu_1976_p1);

assign loc_in_group_tree_V_fu_2121_p2 = ($signed(tmp_54_fu_2117_p1) + $signed(16'd65535));

assign loc_in_group_tree_V_s_fu_2051_p1 = loc_in_group_tree_V_3_reg_4164;

assign loc_in_layer_V_fu_3231_p1 = $signed(r_V_26_reg_4628);

assign maintain_mask_V_load_4_fu_3976_p1 = $signed(reg_1765);

assign maintain_mask_V_load_6_fu_2763_p1 = $signed(reg_1765);

assign newIndex3_fu_2196_p1 = newIndex_trunc4_fu_2187_p4;

assign newIndex4_fu_3739_p1 = newIndex_trunc_fu_3730_p4;

assign newIndex8_fu_2959_p1 = tmp_67_fu_2953_p2;

assign newIndex_fu_2528_p1 = newIndex_trunc1_fu_2519_p4;

assign newIndex_trunc1_fu_2519_p4 = {{alloc_free_target_re_reg_4048[14:9]}};

assign newIndex_trunc4_fu_2187_p4 = {{tmp_40_reg_4169[10:5]}};

assign newIndex_trunc_fu_3730_p4 = {{addr_HTA_V_3_reg_4693[10:5]}};

assign not_s_fu_2095_p2 = ((p_3_reg_812 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_2161_p2 = ($signed(p_3_reg_812) + $signed(4'd15));

assign now1_V_fu_2080_p2 = (4'd4 + tmp_96_reg_4196);

assign or_cond_fu_3079_p2 = (tmp_75_fu_3075_p2 | tmp_74_fu_3070_p2);

assign p_0102_0_i_cast_fu_3061_p1 = p_0102_0_i_reg_1314;

assign p_0167_0_i1_cast_fu_2872_p1 = ap_phi_mux_p_0167_0_i1_phi_fu_1017_p34;

assign p_0244_0_i1_cast1_fu_2906_p1 = $unsigned(p_0244_0_i1_cast_fu_2902_p1);

assign p_0244_0_i1_cast_fu_2902_p1 = $signed(p_0244_0_i1_reg_1185);

assign p_02466_0_in_fu_2107_p4 = {{p_02466_0_in_in_reg_830[15:1]}};

assign p_0248_0_i1_cast_fu_2892_p1 = ap_phi_mux_p_0248_0_i1_phi_fu_1131_p34;

assign p_0252_0_i1_cast_fu_2882_p1 = ap_phi_mux_p_0252_0_i1_phi_fu_1074_p34;

assign p_061_0_i_cast_fu_3051_p1 = ap_phi_mux_p_061_0_i_phi_fu_1261_p34;

assign p_1_fu_1899_p1 = layer0_V_reg_755;

assign p_2_fu_1824_p1 = layer0_V_reg_755;

assign p_4_fu_2171_p2 = (tmp_124_fu_2167_p1 ^ 32'd4294967295);

assign p_Repl2_10_fu_2748_p2 = ((tmp_51_fu_2742_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_2372_p2 = ((p_Result_4_reg_4311 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_12_fu_2402_p2 = ((tmp_138_fu_2392_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_13_fu_2445_p2 = ((p_Result_12_reg_4325 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_14_fu_2434_p2 = ((tmp_141_fu_2424_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_15_fu_2474_p2 = ((p_Result_14_fu_2465_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_16_fu_3377_p2 = ((tmp_101_fu_3332_p2 != 2'd3) ? 1'b1 : 1'b0);

assign p_Repl2_17_fu_3438_p2 = ((p_Result_16_fu_3420_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_18_fu_3477_p2 = ((tmp_159_fu_3467_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_19_fu_3531_p2 = ((p_Result_18_reg_4673 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_1_fu_3805_p2 = ((tmp_27_reg_4765 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_20_fu_3564_p2 = ((tmp_162_fu_3555_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_21_fu_3611_p2 = ((p_Result_20_reg_4686 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_22_fu_3639_p2 = ((tmp_165_fu_3630_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_23_fu_3655_p2 = ((p_Result_22_fu_3645_p4 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_2_fu_2588_p2 = ((tmp_43_reg_4387 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_3_fu_2250_p2 = ((p_Result_s_reg_4287 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_4_fu_2290_p2 = ((tmp_129_fu_2280_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_5_fu_3903_p2 = ((tmp_30_reg_4784 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2690_p2 = ((tmp_47_reg_4411 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_3935_p2 = ((tmp_32_reg_4798 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_3961_p2 = ((tmp_34_fu_3955_p2 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_2722_p2 = ((tmp_49_reg_4425 != 32'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_2211_p2 = ((tmp_123_fu_2204_p1 != 2'd0) ? 1'b1 : 1'b0);

always @ (*) begin
    p_Result_10_fu_2754_p4 = top_heap_V_3;
    p_Result_10_fu_2754_p4[i_assign_1_reg_4395] = |(p_Repl2_10_fu_2748_p2);
end

always @ (*) begin
    p_Result_11_fu_2377_p4 = top_heap_V_1;
    p_Result_11_fu_2377_p4[i_assign_4_reg_4295] = |(p_Repl2_11_fu_2372_p2);
end

always @ (*) begin
    p_Result_12_fu_2415_p4 = p_Val2_39_fu_2408_p3;
    p_Result_12_fu_2415_p4[i_assign_3_reg_4280] = |(p_Repl2_12_fu_2402_p2);
end

always @ (*) begin
    p_Result_13_fu_2450_p4 = top_heap_V_2;
    p_Result_13_fu_2450_p4[i_assign_4_reg_4295] = |(p_Repl2_13_fu_2445_p2);
end

always @ (*) begin
    p_Result_14_fu_2465_p4 = p_Val2_41_reg_917;
    p_Result_14_fu_2465_p4[i_assign_3_reg_4280] = |(p_Repl2_14_reg_4332);
end

always @ (*) begin
    p_Result_15_fu_2480_p4 = top_heap_V_3;
    p_Result_15_fu_2480_p4[i_assign_4_reg_4295] = |(p_Repl2_15_fu_2474_p2);
end

always @ (*) begin
    p_Result_16_fu_3420_p4 = p_Val2_46_fu_3412_p3;
    p_Result_16_fu_3420_p4[i_assign_5_fu_3374_p1] = |(p_Repl2_16_fu_3377_p2);
end

always @ (*) begin
    p_Result_17_fu_3444_p4 = p_Val2_47_reg_4118;
    p_Result_17_fu_3444_p4[i_assign_6_fu_3435_p1] = |(p_Repl2_17_fu_3438_p2);
end

always @ (*) begin
    p_Result_18_fu_3521_p4 = p_Val2_48_fu_3513_p3;
    p_Result_18_fu_3521_p4[i_assign_5_fu_3374_p1] = |(p_Repl2_18_fu_3477_p2);
end

always @ (*) begin
    p_Result_19_fu_3536_p4 = p_Val2_49_reg_4123;
    p_Result_19_fu_3536_p4[i_assign_6_reg_4657] = |(p_Repl2_19_fu_3531_p2);
end

always @ (*) begin
    p_Result_1_fu_3810_p4 = top_heap_V_0;
    p_Result_1_fu_3810_p4[i_assign_fu_3802_p1] = |(p_Repl2_1_fu_3805_p2);
end

always @ (*) begin
    p_Result_20_fu_3602_p4 = p_Val2_50_fu_3594_p3;
    p_Result_20_fu_3602_p4[i_assign_5_reg_4648] = |(p_Repl2_20_fu_3564_p2);
end

always @ (*) begin
    p_Result_21_fu_3616_p4 = p_Val2_51_reg_4128;
    p_Result_21_fu_3616_p4[i_assign_6_reg_4657] = |(p_Repl2_21_fu_3611_p2);
end

always @ (*) begin
    p_Result_22_fu_3645_p4 = ap_phi_mux_p_Val2_52_phi_fu_1568_p4;
    p_Result_22_fu_3645_p4[i_assign_5_reg_4648] = |(p_Repl2_22_fu_3639_p2);
end

always @ (*) begin
    p_Result_23_fu_3661_p4 = p_Val2_53_reg_4113;
    p_Result_23_fu_3661_p4[i_assign_6_reg_4657] = |(p_Repl2_23_fu_3655_p2);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1777_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_24_fu_1783_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_24_fu_1783_p4[ap_tvar_int_0] = tmp_size_V_fu_1777_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_25_fu_2057_p4 = loc_in_group_tree_V_s_fu_2051_p1;
    p_Result_25_fu_2057_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_26_fu_2131_p4 = p_Val2_54_reg_839;
    p_Result_26_fu_2131_p4[i_assign_2_fu_2127_p1] = |(1'd1);
end

always @ (*) begin
    p_Result_27_fu_2141_p4 = loc_in_group_tree_V_fu_2121_p2;
    p_Result_27_fu_2141_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_2_fu_2593_p4 = top_heap_V_0;
    p_Result_2_fu_2593_p4[i_assign_1_fu_2585_p1] = |(p_Repl2_2_fu_2588_p2);
end

always @ (*) begin
    p_Result_3_fu_2255_p4 = top_heap_V_0;
    p_Result_3_fu_2255_p4[i_assign_4_fu_2247_p1] = |(p_Repl2_3_fu_2250_p2);
end

always @ (*) begin
    p_Result_4_fu_2334_p4 = p_Val2_29_fu_2326_p3;
    p_Result_4_fu_2334_p4[i_assign_3_reg_4280] = |(p_Repl2_4_fu_2290_p2);
end

always @ (*) begin
    p_Result_5_fu_3908_p4 = top_heap_V_1;
    p_Result_5_fu_3908_p4[i_assign_reg_4773] = |(p_Repl2_5_fu_3903_p2);
end

always @ (*) begin
    p_Result_6_fu_2695_p4 = top_heap_V_1;
    p_Result_6_fu_2695_p4[i_assign_1_reg_4395] = |(p_Repl2_6_fu_2690_p2);
end

always @ (*) begin
    p_Result_7_fu_3940_p4 = top_heap_V_2;
    p_Result_7_fu_3940_p4[i_assign_reg_4773] = |(p_Repl2_7_fu_3935_p2);
end

always @ (*) begin
    p_Result_8_fu_3967_p4 = top_heap_V_3;
    p_Result_8_fu_3967_p4[i_assign_reg_4773] = |(p_Repl2_8_fu_3961_p2);
end

always @ (*) begin
    p_Result_9_fu_2727_p4 = top_heap_V_2;
    p_Result_9_fu_2727_p4[i_assign_1_reg_4395] = |(p_Repl2_9_fu_2722_p2);
end

always @ (*) begin
    p_Result_s_fu_2234_p4 = p_Val2_s_fu_2220_p6;
    p_Result_s_fu_2234_p4[i_assign_3_fu_2208_p1] = |(p_Repl2_s_fu_2211_p2);
end

assign p_Val2_29_fu_2326_p3 = ((sel_tmp8_fu_2320_p2[0:0] === 1'b1) ? heap_tree_V_2_load_4_reg_849 : sel_tmp4_fu_2312_p3);

assign p_Val2_39_fu_2408_p3 = ((cond_reg_4320[0:0] === 1'b1) ? heap_tree_V_2_load_5_reg_904 : heap_tree_V_3_load_7_reg_890);

assign p_Val2_46_fu_3412_p3 = ((sel_tmp11_fu_3406_p2[0:0] === 1'b1) ? reg_1716 : sel_tmp10_fu_3398_p3);

assign p_Val2_48_fu_3513_p3 = ((sel_tmp14_fu_3507_p2[0:0] === 1'b1) ? ap_phi_mux_heap_tree_V_2_load_7_phi_fu_1520_p6 : sel_tmp13_fu_3499_p3);

assign p_Val2_50_fu_3594_p3 = ((cond3_fu_3588_p2[0:0] === 1'b1) ? ap_phi_mux_heap_tree_V_2_load_8_phi_fu_1555_p6 : ap_phi_mux_heap_tree_V_3_load_s_phi_fu_1543_p6);

assign p_Val2_s_fu_2220_p5 = arrayNo3_reg_4250;

assign p_not_fu_1893_p2 = (64'd0 - TMP_0_V_fu_1885_p3);

assign p_s_fu_1798_p2 = (16'd0 - p_Result_24_reg_4063);

assign r_V_11_fu_2024_p2 = (7'd62 + rhs_V_cast_fu_2020_p1);

assign r_V_12_fu_2045_p2 = (mark_mask_V_q0 | lhs_V_1_fu_2039_p2);

assign r_V_13_fu_2071_p2 = r_V_12_reg_4201 >> tmp_73_cast_fu_2067_p1;

assign r_V_15_fu_2499_p2 = ($signed(4'd11) - $signed(tmp_95_fu_2495_p1));

assign r_V_17_fu_2155_p2 = p_Result_26_fu_2131_p4 >> tmp_56_fu_2151_p1;

assign r_V_18_fu_2612_p2 = (rhs_V_5_cast_fu_2609_p1 + 12'd64);

assign r_V_19_cast_fu_2076_p1 = r_V_13_fu_2071_p2;

assign r_V_19_fu_2274_p2 = (12'd64 + rhs_V_7_cast_fu_2271_p1);

assign r_V_20_fu_2661_p2 = (rhs_V_5_cast_reg_4402 + 12'd128);

assign r_V_21_fu_2343_p2 = (12'd128 + rhs_V_7_cast_reg_4302);

assign r_V_22_fu_3085_p3 = {{tmp_65_reg_4492}, {5'd0}};

assign r_V_24_fu_3199_p1 = tmp_83_fu_3193_p2[15:0];

assign r_V_25_fu_3211_p2 = (rhs_V_2_fu_3207_p1 + lhs_V_2_fu_3203_p1);

assign r_V_26_fu_3225_p2 = (lhs_V_3_fu_3217_p1 - rhs_V_3_fu_3221_p1);

assign r_V_28_fu_3281_p3 = ((tmp_147_fu_3239_p3[0:0] === 1'b1) ? tmp_87_fu_3265_p2 : tmp_148_fu_3277_p1);

assign r_V_29_fu_3326_p2 = (mark_mask_V_q0 | lhs_V_4_reg_4581);

assign r_V_30_fu_3462_p2 = (tmp_65_reg_4492 + 8'd64);

assign r_V_31_fu_3550_p2 = (rhs_V_13_cast_reg_4664 + 9'd128);

assign r_V_32_fu_3117_p2 = (rhs_V_8_cast_fu_3113_p1 & i_op_assign_fu_3107_p2);

assign r_V_33_fu_3234_p2 = (6'd3 - lhs_V_8_cast_reg_4623);

assign r_V_34_fu_2770_p2 = maintain_mask_V_load_6_fu_2763_p1 << tmp_33_fu_2767_p1;

assign r_V_35_fu_2554_p2 = tmp_119_fu_2547_p1 << tmp_40_cast_fu_2551_p1;

assign r_V_36_fu_1908_p2 = (6'd3 - rhs_V_14_cast_fu_1904_p1);

assign r_V_37_fu_1954_p3 = ((tmp_97_fu_1914_p3[0:0] === 1'b1) ? tmp_98_fu_1945_p1 : tmp_23_fu_1949_p2);

assign r_V_3_fu_3747_p2 = (4'd6 - tmp_94_fu_3706_p1);

assign r_V_4_fu_3983_p2 = maintain_mask_V_load_4_fu_3976_p1 << tmp_17_fu_3980_p1;

assign r_V_5_fu_3710_p2 = ($signed(4'd11) - $signed(tmp_94_fu_3706_p1));

assign r_V_6_fu_3765_p2 = tmp_118_fu_3758_p1 << tmp_23_cast_fu_3762_p1;

assign r_V_7_fu_3826_p2 = (r_V_s_reg_4711 + 11'd64);

assign r_V_8_fu_3874_p2 = (r_V_s_reg_4711 + 11'd128);

assign r_V_9_fu_2536_p2 = (4'd6 - tmp_95_fu_2495_p1);

assign r_V_fu_3687_p2 = addr_HTA_V_3_reg_4693 << 16'd4;

assign rec_bits_V_fu_2085_p1 = p_02595_0_in_reg_821[1:0];

assign rhs_V_13_cast_fu_3459_p1 = tmp_65_reg_4492;

assign rhs_V_14_cast_fu_1904_p1 = reg_1707;

assign rhs_V_2_fu_3207_p1 = r_V_24_fu_3199_p1;

assign rhs_V_3_fu_3221_p1 = shift_constant_V_q0;

assign rhs_V_5_cast_fu_2609_p1 = phitmp2_reg_4102;

assign rhs_V_7_cast_fu_2271_p1 = r_V_10_reg_4180;

assign rhs_V_8_cast_fu_3113_p1 = $signed(group_tree_mask_V_q0);

assign rhs_V_cast_fu_2020_p1 = loc_in_group_tree_V_3_fu_1983_p2;

assign sel_tmp10_fu_3398_p3 = ((sel_tmp9_fu_3392_p2[0:0] === 1'b1) ? reg_1761 : reg_1731);

assign sel_tmp11_fu_3406_p2 = ((tmp_107_fu_3383_p4 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp12_fu_3493_p2 = ((tmp_108_fu_3483_p4 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp13_fu_3499_p3 = ((sel_tmp12_fu_3493_p2[0:0] === 1'b1) ? ap_phi_mux_heap_tree_V_1_load_4_phi_fu_1532_p6 : reg_1746);

assign sel_tmp14_fu_3507_p2 = ((tmp_108_fu_3483_p4 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp1_fu_3847_p3 = ((sel_tmp_fu_3841_p2[0:0] === 1'b1) ? heap_tree_V_1_load_reg_1600 : heap_tree_V_3_load_reg_1613);

assign sel_tmp1_i_fu_1857_p3 = ((sel_tmp_i_fu_1851_p2[0:0] === 1'b1) ? top_heap_V_0 : top_heap_V_3);

assign sel_tmp2_fu_3855_p2 = ((tmp_58_fu_3831_p4 == 5'd2) ? 1'b1 : 1'b0);

assign sel_tmp2_i_fu_1865_p2 = ((tmp_59_fu_1847_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2306_p2 = ((tmp_93_fu_2296_p4 == 6'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_i_fu_1871_p3 = ((sel_tmp2_i_fu_1865_p2[0:0] === 1'b1) ? top_heap_V_1 : sel_tmp1_i_fu_1857_p3);

assign sel_tmp4_fu_2312_p3 = ((sel_tmp3_fu_2306_p2[0:0] === 1'b1) ? heap_tree_V_1_load_2_reg_863 : heap_tree_V_3_load_4_reg_876);

assign sel_tmp4_i_fu_1879_p2 = ((tmp_59_fu_1847_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp5_fu_2628_p2 = ((tmp_89_fu_2618_p4 == 6'd1) ? 1'b1 : 1'b0);

assign sel_tmp6_fu_2634_p3 = ((sel_tmp5_fu_2628_p2[0:0] === 1'b1) ? heap_tree_V_1_load_1_reg_941 : heap_tree_V_3_load_1_reg_954);

assign sel_tmp7_fu_2642_p2 = ((tmp_89_fu_2618_p4 == 6'd2) ? 1'b1 : 1'b0);

assign sel_tmp8_fu_2320_p2 = ((tmp_93_fu_2296_p4 == 6'd2) ? 1'b1 : 1'b0);

assign sel_tmp9_fu_3392_p2 = ((tmp_107_fu_3383_p4 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp_fu_3841_p2 = ((tmp_58_fu_3831_p4 == 5'd1) ? 1'b1 : 1'b0);

assign sel_tmp_i_fu_1851_p2 = ((tmp_59_fu_1847_p1 == 2'd0) ? 1'b1 : 1'b0);

assign shift_constant_V_loa_2_fu_1980_p1 = shift_constant_V_loa_1_reg_4154;

assign size_V_fu_1769_p1 = alloc_size[15:0];

assign tmp0_V_2_fu_3989_p2 = (r_V_4_fu_3983_p2 ^ 64'd18446744073709551615);

assign tmp0_V_6_fu_2828_p2 = (p_not_reg_4138 & TMP_0_V_reg_4133);

assign tmp0_V_fu_2054_p1 = r_V_12_reg_4201;

assign tmp1_V_fu_3026_p2 = (tmp_68_reg_4522 - tmp_70_fu_3022_p2);

assign tmp54_cast_fu_2922_p1 = tmp54_fu_2918_p2;

assign tmp54_fu_2918_p2 = (p_0252_0_i1_cast_reg_4476 + p_0248_0_i1_cast_reg_4484);

assign tmp55_cast_fu_2931_p1 = tmp55_fu_2926_p2;

assign tmp55_fu_2926_p2 = (p_0167_0_i1_cast_reg_4468 + p_0244_0_i1_cast1_fu_2906_p1);

assign tmp56_fu_2941_p2 = (tmp_63_fu_2910_p1 + tmp_64_fu_2914_p1);

assign tmp57_fu_2947_p2 = ($signed(p_0248_0_i1_reg_1128) + $signed(p_0244_0_i1_cast_fu_2902_p1));

assign tmp59_cast_cast_fu_3162_p1 = p_0252_0_i_reg_1444;

assign tmp60_cast_cast_fu_3166_p1 = p_0167_0_i_reg_1387;

assign tmp_100_fu_3879_p4 = {{r_V_8_fu_3874_p2[10:6]}};

assign tmp_101_fu_3332_p2 = (tmp_156_fu_3322_p1 | tmp_155_fu_3319_p1);

assign tmp_102_fu_3338_p2 = (tmp_154_fu_3315_p1 | tmp_153_fu_3312_p1);

assign tmp_103_cast_fu_3092_p1 = tmp_73_fu_3065_p2;

assign tmp_103_fu_3344_p2 = (tmp_152_fu_3308_p1 | tmp_151_fu_3305_p1);

assign tmp_104_fu_3350_p2 = (tmp_150_fu_3301_p1 | tmp_149_fu_3298_p1);

assign tmp_105_fu_2666_p4 = {{r_V_20_fu_2661_p2[11:6]}};

assign tmp_106_fu_2348_p4 = {{r_V_21_fu_2343_p2[11:6]}};

assign tmp_107_fu_3383_p4 = {{tmp_65_reg_4492[7:6]}};

assign tmp_108_fu_3483_p4 = {{r_V_30_fu_3462_p2[7:6]}};

assign tmp_109_fu_3570_p4 = {{r_V_31_fu_3550_p2[8:6]}};

assign tmp_118_cast_fu_3189_p1 = tmp_82_fu_3183_p2;

assign tmp_118_fu_3758_p1 = maintain_mask_V_q0[31:0];

assign tmp_119_fu_2547_p1 = maintain_mask_V_q0[31:0];

assign tmp_122_cast_fu_3261_p1 = $signed(tmp_86_fu_3255_p2);

assign tmp_123_fu_2204_p1 = p_Val2_54_reg_839[1:0];

assign tmp_124_fu_2167_p1 = p_Val2_54_reg_839[31:0];

assign tmp_129_fu_2280_p4 = {{p_Val2_54_reg_839[5:2]}};

assign tmp_138_fu_2392_p4 = {{p_Val2_54_reg_839[13:6]}};

assign tmp_13_fu_1926_p1 = free_target_V_reg_4057;

assign tmp_141_fu_2424_p4 = {{p_Val2_54_reg_839[29:14]}};

assign tmp_147_fu_3239_p3 = r_V_33_fu_3234_p2[32'd5];

assign tmp_148_fu_3277_p1 = tmp_88_fu_3271_p2[19:0];

assign tmp_149_fu_3298_p1 = lhs_V_4_reg_4581[29:0];

assign tmp_14_fu_1929_p2 = ($signed(6'd0) - $signed(r_V_36_fu_1908_p2));

assign tmp_150_fu_3301_p1 = mark_mask_V_q0[29:0];

assign tmp_151_fu_3305_p1 = lhs_V_4_reg_4581[13:0];

assign tmp_152_fu_3308_p1 = mark_mask_V_q0[13:0];

assign tmp_153_fu_3312_p1 = lhs_V_4_reg_4581[5:0];

assign tmp_154_fu_3315_p1 = mark_mask_V_q0[5:0];

assign tmp_155_fu_3319_p1 = lhs_V_4_reg_4581[1:0];

assign tmp_156_fu_3322_p1 = mark_mask_V_q0[1:0];

assign tmp_159_fu_3467_p4 = {{val_assign_3_cast2_fu_3368_p2[5:2]}};

assign tmp_15_fu_1939_p2 = tmp_13_fu_1926_p1 << tmp_46_cast_fu_1935_p1;

assign tmp_162_fu_3555_p4 = {{val_assign_3_cast1_reg_4643[13:6]}};

assign tmp_165_fu_3630_p4 = {{val_assign_3_cast_reg_4638[29:14]}};

assign tmp_16_fu_3753_p1 = r_V_3_fu_3747_p2;

assign tmp_17_fu_3980_p1 = r_V_s_reg_4711;

assign tmp_18_fu_3995_p2 = (top_heap_V_0 & tmp0_V_2_fu_3989_p2);

assign tmp_19_fu_4007_p2 = (top_heap_V_1 & tmp0_V_2_fu_3989_p2);

assign tmp_20_fu_4019_p2 = (top_heap_V_2 & tmp0_V_2_fu_3989_p2);

assign tmp_21_fu_4031_p2 = (top_heap_V_3 & tmp0_V_2_fu_3989_p2);

assign tmp_22_fu_3716_p1 = r_V_5_fu_3710_p2;

assign tmp_23_cast_fu_3762_p1 = loc2_V_reg_4702;

assign tmp_23_fu_1949_p2 = free_target_V_reg_4057 >> tmp_44_cast_fu_1922_p1;

assign tmp_24_fu_1818_p1 = grp_fu_1670_p2;

assign tmp_25_fu_3771_p2 = (r_V_6_fu_3765_p2 ^ 32'd4294967295);

assign tmp_26_fu_1971_p2 = (tmp_99_fu_1968_p1 & extra_mask_V_load_reg_4149);

assign tmp_27_fu_3794_p2 = (tmp_45_fu_3780_p6 & tmp_25_reg_4757);

assign tmp_28_fu_2542_p1 = r_V_9_fu_2536_p2;

assign tmp_29_fu_3680_p3 = addr_HTA_V_3_reg_4693[32'd15];

assign tmp_30_fu_3869_p2 = (tmp_25_reg_4757 & heap_tree_V_load_1_p_fu_3861_p3);

assign tmp_31_fu_1962_p2 = (6'd1 + rhs_V_14_cast_fu_1904_p1);

assign tmp_32_fu_3930_p2 = (tmp_25_reg_4757 & heap_tree_V_load_2_p_fu_3923_p3);

assign tmp_33_fu_2767_p1 = phitmp2_reg_4102;

assign tmp_34_fu_3955_p2 = (tmp_25_reg_4757 & heap_tree_V_3_load_5_reg_1654);

assign tmp_35_fu_2776_p2 = (top_heap_V_0 | r_V_34_fu_2770_p2);

assign tmp_36_fu_2788_p2 = (top_heap_V_1 | r_V_34_fu_2770_p2);

assign tmp_37_fu_2800_p2 = (top_heap_V_2 | r_V_34_fu_2770_p2);

assign tmp_38_fu_2812_p2 = (top_heap_V_3 | r_V_34_fu_2770_p2);

assign tmp_39_fu_2505_p1 = r_V_15_fu_2499_p2;

assign tmp_40_cast_fu_2551_p1 = loc2_V_1_reg_4097;

assign tmp_40_fu_1992_p2 = r_V_37_reg_4143 >> tmp_69_cast_fu_1989_p1;

assign tmp_41_fu_2015_p1 = tree_offset_V_2_fu_1997_p1;

assign tmp_42_fu_2030_p1 = r_V_11_fu_2024_p2;

assign tmp_43_fu_2577_p2 = (tmp_48_fu_2563_p6 | r_V_35_reg_4379);

assign tmp_44_cast_fu_1922_p1 = r_V_36_fu_1908_p2;

assign tmp_45_fu_3780_p5 = arrayNo_reg_4727;

assign tmp_46_cast_fu_1935_p1 = $signed(tmp_14_fu_1929_p2);

assign tmp_47_fu_2656_p2 = (r_V_35_reg_4379 | heap_tree_V_load_5_p_fu_2648_p3);

assign tmp_48_fu_2563_p5 = arrayNo1_reg_4349;

assign tmp_49_fu_2717_p2 = (r_V_35_reg_4379 | heap_tree_V_load_6_p_fu_2710_p3);

assign tmp_4_fu_1808_p2 = ((alloc_cmd_read_reg_4037 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_50_fu_2089_p2 = ((rec_bits_V_fu_2085_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_51_fu_2742_p2 = (r_V_35_reg_4379 | heap_tree_V_3_load_6_reg_995);

assign tmp_52_fu_2101_p2 = (tmp_50_fu_2089_p2 & not_s_fu_2095_p2);

assign tmp_53_fu_2876_p2 = ((BB_V_fu_2836_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_54_fu_2117_p1 = p_02466_0_in_fu_2107_p4;

assign tmp_56_fu_2151_p1 = p_Result_27_fu_2141_p4;

assign tmp_58_fu_3831_p4 = {{r_V_7_fu_3826_p2[10:6]}};

assign tmp_59_fu_1847_p1 = layer0_V_reg_755[1:0];

assign tmp_60_cast_fu_1976_p1 = tmp_26_fu_1971_p2;

assign tmp_60_fu_2886_p2 = ((CC_V_fu_2846_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_61_fu_2440_p2 = ((tmp_123_reg_4275 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_62_fu_2896_p2 = ((DD_V_fu_2856_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_63_fu_2910_p1 = p_0252_0_i1_reg_1071;

assign tmp_64_fu_2914_p1 = p_0167_0_i1_reg_1014;

assign tmp_65_fu_2935_p2 = (tmp55_cast_fu_2931_p1 + tmp54_cast_fu_2922_p1);

assign tmp_66_fu_2967_p3 = {{reg_1707}, {6'd0}};

assign tmp_67_fu_2953_p2 = (tmp57_fu_2947_p2 + tmp56_fu_2941_p2);

assign tmp_68_fu_3002_p5 = arrayNo7_fu_2988_p4;

assign tmp_69_cast_fu_1989_p1 = tmp_31_reg_4159;

assign tmp_69_fu_3016_p2 = ($signed(32'd4294967295) + $signed(tmp_68_fu_3002_p6));

assign tmp_6_fu_1813_p2 = ((alloc_cmd_read_reg_4037 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_3022_p2 = (tmp_69_reg_4529 & tmp_68_reg_4522);

assign tmp_71_fu_3045_p2 = ((AA_V_1_fu_3031_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_72_fu_3055_p2 = ((BB_V_1_fu_3035_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_73_cast_fu_2067_p1 = p_Result_25_fu_2057_p4;

assign tmp_73_fu_3065_p2 = (p_0102_0_i_cast_fu_3061_p1 + p_061_0_i_cast_reg_4548);

assign tmp_74_fu_3070_p2 = ((tmp0_V_6_reg_4448 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_75_fu_3075_p2 = ((tmp_68_reg_4522 == tmp_70_reg_4534) ? 1'b1 : 1'b0);

assign tmp_76_fu_3102_p1 = tree_offset_V_fu_3096_p2;

assign tmp_77_fu_3126_p2 = (32'd0 - r_V_32_reg_4590);

assign tmp_78_fu_3150_p2 = ((AA_V_2_fu_3136_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_79_fu_3156_p2 = ((BB_V_2_fu_3140_p4 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_80_fu_3170_p2 = (tmp59_cast_cast_fu_3162_p1 + tmp60_cast_cast_fu_3166_p1);

assign tmp_81_fu_3180_p1 = tree_offset_V_reg_4565;

assign tmp_82_fu_3183_p2 = (6'd1 + lhs_V_8_cast_fu_3176_p1);

assign tmp_83_fu_3193_p2 = tmp_81_fu_3180_p1 << tmp_118_cast_fu_3189_p1;

assign tmp_84_fu_3247_p1 = r_V_33_fu_3234_p2;

assign tmp_85_fu_3251_p1 = $unsigned(loc_in_layer_V_fu_3231_p1);

assign tmp_86_fu_3255_p2 = ($signed(6'd0) - $signed(r_V_33_fu_3234_p2));

assign tmp_87_fu_3265_p2 = loc_in_layer_V_fu_3231_p1 >> tmp_122_cast_fu_3261_p1;

assign tmp_88_fu_3271_p2 = tmp_85_fu_3251_p1 << tmp_84_fu_3247_p1;

assign tmp_89_cast_fu_2975_p1 = tmp_66_fu_2967_p3;

assign tmp_89_fu_2618_p4 = {{r_V_18_fu_2612_p2[11:6]}};

assign tmp_8_fu_3692_p1 = r_V_fu_3687_p2;

assign tmp_90_fu_3289_p1 = r_V_28_fu_3281_p3;

assign tmp_91_cast1_fu_2979_p1 = tmp_65_reg_4492;

assign tmp_92_fu_3294_p1 = tmp_80_reg_4618;

assign tmp_93_fu_2296_p4 = {{r_V_19_fu_2274_p2[11:6]}};

assign tmp_94_fu_3706_p1 = layer0_V_reg_755[3:0];

assign tmp_95_fu_2495_p1 = layer0_V_reg_755[3:0];

assign tmp_96_fu_2035_p1 = layer0_V_reg_755[3:0];

assign tmp_97_fu_1914_p3 = r_V_36_fu_1908_p2[32'd5];

assign tmp_98_fu_1945_p1 = tmp_15_fu_1939_p2[19:0];

assign tmp_99_fu_1968_p1 = r_V_37_reg_4143[4:0];

assign tmp_9_fu_2824_p1 = grp_fu_1670_p2;

assign tmp_fu_1793_p2 = ((size_V_reg_4043 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_s_fu_2866_p2 = ((AA_V_fu_2832_p1 == 16'd0) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1777_p2 = ($signed(16'd65535) + $signed(size_V_fu_1769_p1));

assign tree_offset_V_2_fu_1997_p1 = tmp_40_fu_1992_p2[15:0];

assign tree_offset_V_cast_fu_3123_p1 = tree_offset_V_reg_4565;

assign tree_offset_V_fu_3096_p2 = (tmp_103_cast_fu_3092_p1 + r_V_22_fu_3085_p3);

assign val_assign_3_cast1_fu_3362_p2 = (tmp_103_fu_3344_p2 ^ 14'd16320);

assign val_assign_3_cast2_fu_3368_p2 = (tmp_102_fu_3338_p2 ^ 6'd60);

assign val_assign_3_cast_fu_3356_p2 = (tmp_104_fu_3350_p2 ^ 30'd1073725440);

always @ (posedge ap_clk) begin
    i_assign_3_reg_4280[31:5] <= 27'b000000000000000000000000000;
    i_assign_4_reg_4295[31:11] <= 21'b000000000000000000000;
    rhs_V_7_cast_reg_4302[11] <= 1'b0;
    i_assign_1_reg_4395[31:11] <= 21'b000000000000000000000;
    rhs_V_5_cast_reg_4402[11] <= 1'b0;
    tmp_9_reg_4442[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    p_0167_0_i1_cast_reg_4468[6:4] <= 3'b000;
    p_0252_0_i1_cast_reg_4476[6:5] <= 2'b00;
    p_0248_0_i1_cast_reg_4484[6] <= 1'b0;
    p_061_0_i_cast_reg_4548[5:4] <= 2'b00;
    tree_offset_V_cast_reg_4596[15:13] <= 3'b000;
    lhs_V_8_cast_reg_4623[5] <= 1'b0;
    i_assign_5_reg_4648[31:6] <= 26'b00000000000000000000000000;
    i_assign_6_reg_4657[31:8] <= 24'b000000000000000000000000;
    rhs_V_13_cast_reg_4664[8] <= 1'b0;
    i_assign_reg_4773[31:11] <= 21'b000000000000000000000;
    p_0248_0_i1_reg_1128[4] <= 1'b0;
end

endmodule //Ext_KWTA32k
