/*
 * This software is governed by the Broadcom Switch APIs license.
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenMDK/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 * $All Rights Reserved.$
 *
 * TDM chip to core API shim layer
 */
#include <bmd_config.h>
#if CDK_CONFIG_INCLUDE_BCM56670_A0 == 1

#include "bcm56670_a0_tdm_core_top.h"

extern int mn_is_clport(int pnum);

/**
@name: tdm_chip_mn_shim_core
@param:

Downward abstraction layer between TDM.4 and TDM.5 API core data
 */
int 
tdm_chip_mn_shim_core( tdm_mod_t *_tdm, tdm_mn_chip_legacy_t *_tdm_mn)
{
	int idx1, idx2;
	
	if (_tdm==NULL || _tdm_mn==NULL) {return FAIL;}
	
	/* port map */
	for (idx1=0; idx1<MN_NUM_PHY_PM; idx1++) {
		for (idx2=0; idx2<MN_NUM_PM_LNS; idx2++) {
			_tdm_mn->pmap[idx1][idx2] = _tdm->_chip_data.soc_pkg.pmap[idx1][idx2];
		}
	}
	/* speed */
	for (idx1=0; idx1<(MN_NUM_EXT_PORTS-64); idx1++) {
		_tdm_mn->tdm_globals.speed[idx1] = _tdm->_chip_data.soc_pkg.speed[idx1];
	}
	/* freq */
	_tdm_mn->tdm_globals.clk_freq = _tdm->_chip_data.soc_pkg.clk_freq;
	/* state : Realign port state array to old specification */
	for (idx1=0; idx1<(MN_NUM_EXT_PORTS-64); idx1++) {
		_tdm_mn->tdm_globals.port_rates_array[idx1] = _tdm->_chip_data.soc_pkg.state[idx1];
	}
	for (idx1=0; idx1<(MN_NUM_EXT_PORTS-65); idx1++) {
		_tdm_mn->tdm_globals.port_rates_array[idx1] = _tdm_mn->tdm_globals.port_rates_array[idx1+1];
	}
	/* encap_type */
	for (idx1=0; idx1<(MN_NUM_EXT_PORTS-64); idx1++) {
		if (idx1%MN_NUM_PM_LNS==0 && (idx1/MN_NUM_PM_LNS)<MN_NUM_PM_MOD) {
			_tdm_mn->tdm_globals.pm_encap_type[idx1/MN_NUM_PM_LNS] = (_tdm->_chip_data.soc_pkg.state[idx1]==PORT_STATE__LINERATE_HG||_tdm->_chip_data.soc_pkg.state[idx1]==PORT_STATE__OVERSUB_HG)?(PM_ENCAP__HIGIG2):(PM_ENCAP__ETHRNT);
		}
	}
 /*set : if clport is in 100G or 25G*/
  for (idx1=1; idx1<=MN_NUM_PHY_PORTS; idx1+=MN_NUM_PM_LNS) {
    _tdm_mn->tdm_globals.cl_flag = BOOL_FALSE;
    if( ( mn_is_clport( idx1) ) && ( _tdm->_chip_data.soc_pkg.speed[idx1]==SPEED_100G || _tdm->_chip_data.soc_pkg.speed[idx1]==SPEED_50G || _tdm->_chip_data.soc_pkg.speed[idx1]==SPEED_25G) ) {
     _tdm_mn->tdm_globals.cl_flag = BOOL_TRUE;
      break;
    }
  }
 /*num_1g ports: required for f3_2 TDM*/
  _tdm_mn->tdm_globals.num_1g=0;
	for (idx1=0; idx1<(MN_NUM_EXT_PORTS-64); idx1++) {
		if(_tdm_mn->tdm_globals.speed[idx1] == SPEED_1G || _tdm_mn->tdm_globals.speed[idx1]==SPEED_2p5G) { _tdm_mn->tdm_globals.num_1g++ ;}
	}	
	return PASS;
}


/**
@name: tdm_chip_mn_shim__ing_wrap
@param:

Downward abstraction layer between TDM.4 and TDM.5 API ingress scheduler
 */
int
tdm_chip_mn_shim__ing_wrap( tdm_mod_t *_tdm, tdm_mn_chip_legacy_t *_tdm_mn)
{
	if (FAIL == tdm_chip_mn_shim_core(_tdm, _tdm_mn)) {return FAIL;}

	TDM_MSET(_tdm_mn->tdm_pgw.pgw_tdm_tbl_x0,MN_NUM_EXT_PORTS,MN_LR_LLS_LEN);
	TDM_MSET(_tdm_mn->tdm_pgw.ovs_tdm_tbl_x0,MN_NUM_EXT_PORTS,MN_OS_LLS_GRP_LEN);	
	TDM_MSET(_tdm_mn->tdm_pgw.ovs_spacing_x0,MN_NUM_EXT_PORTS,MN_OS_LLS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pgw.pgw_tdm_tbl_x1,MN_NUM_EXT_PORTS,MN_LR_LLS_LEN);
	TDM_MSET(_tdm_mn->tdm_pgw.ovs_tdm_tbl_x1,MN_NUM_EXT_PORTS,MN_OS_LLS_GRP_LEN);	
	TDM_MSET(_tdm_mn->tdm_pgw.ovs_spacing_x1,MN_NUM_EXT_PORTS,MN_OS_LLS_GRP_LEN);
	
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_pipe_main,MN_NUM_EXT_PORTS,MN_LR_VBS_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_0,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_1,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_2,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_3,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_4,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_5,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_6,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_7,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	
	return PASS;
	
}


/**
@name: tdm_chip_mn_shim__egr_wrap
@param:

Downward abstraction layer between TDM.4 and TDM.5 API egress scheduler
 */
int
tdm_chip_mn_shim__egr_wrap( tdm_mod_t *_tdm, tdm_mn_chip_legacy_t *_tdm_mn )
{
	if (FAIL == tdm_chip_mn_shim_core(_tdm, _tdm_mn)) {return FAIL;}

	TDM_COPY(_tdm_mn->tdm_pgw.pgw_tdm_tbl_x0,_tdm->_chip_data.cal_0.cal_main,sizeof(int)*MN_LR_LLS_LEN);
	TDM_COPY(_tdm_mn->tdm_pgw.ovs_tdm_tbl_x0,_tdm->_chip_data.cal_0.cal_grp[0],sizeof(int)*MN_OS_LLS_GRP_LEN);
	TDM_COPY(_tdm_mn->tdm_pgw.pgw_tdm_tbl_x1,_tdm->_chip_data.cal_1.cal_main,sizeof(int)*MN_LR_LLS_LEN);
	TDM_COPY(_tdm_mn->tdm_pgw.ovs_tdm_tbl_x1,_tdm->_chip_data.cal_1.cal_grp[0],sizeof(int)*MN_OS_LLS_GRP_LEN);
	
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_pipe_main,MN_NUM_EXT_PORTS,MN_LR_VBS_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_0,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_1,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_2,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_3,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_4,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_5,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_6,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	TDM_MSET(_tdm_mn->tdm_pipe_table_x.tdm_ovs_grp_7,MN_NUM_EXT_PORTS,MN_OS_VBS_GRP_LEN);
	
	return PASS;
	
}


/**
@name: tdm_chip_mn_shim__which_tsc_alloc
@param:

Upward abstraction layer between TDM.4 and TDM.5 API
Only returns enough of TDM.5 style struct to drive scan functions, do not use as class
 */
tdm_mod_t*
tdm_chip_mn_shim__which_tsc_alloc( int port, int tsc[MN_NUM_PHY_PM][MN_NUM_PM_LNS] )
{
	int idx1, idx2;
	tdm_mod_t *_tdm_s;
	
	_tdm_s = TDM_MN_ALLOC(sizeof(tdm_mod_t),"TDM shim allocation");
	if (!_tdm_s) {
		return NULL;
	}

	_tdm_s->_chip_data.soc_pkg.num_ext_ports = MN_NUM_EXT_PORTS;
	_tdm_s->_chip_data.soc_pkg.pmap_num_modules = MN_NUM_PHY_PM;
	_tdm_s->_chip_data.soc_pkg.pmap_num_lanes = MN_NUM_PM_LNS;
	_tdm_s->_chip_data.soc_pkg.pmap=(int **) TDM_MN_ALLOC((_tdm_s->_chip_data.soc_pkg.pmap_num_modules)*sizeof(int *), "portmod_map_l1");
	for (idx1=0; idx1<(_tdm_s->_chip_data.soc_pkg.pmap_num_modules); idx1++) {
		_tdm_s->_chip_data.soc_pkg.pmap[idx1]=(int *) TDM_MN_ALLOC((_tdm_s->_chip_data.soc_pkg.pmap_num_lanes)*sizeof(int), "portmod_map_l2");
		TDM_MSET(_tdm_s->_chip_data.soc_pkg.pmap[idx1],(_tdm_s->_chip_data.soc_pkg.num_ext_ports),_tdm_s->_chip_data.soc_pkg.pmap_num_lanes);
	}
	for (idx1=0; idx1<MN_NUM_PHY_PM; idx1++) {
		for (idx2=0; idx2<MN_NUM_PM_LNS; idx2++) {
			_tdm_s->_chip_data.soc_pkg.pmap[idx1][idx2] = tsc[idx1][idx2];
		}
	}
  /* to get mapping of mngmnt ports*/
	for (idx1=0; idx1<MN_NUM_PHY_PM; idx1++) {
		for (idx2=0; idx2<MN_NUM_PM_LNS; idx2++) {
      if( ( mn_is_clport( _tdm_s->_chip_data.soc_pkg.pmap[idx1][idx2] ) ) && 
          (idx1 > 4 && (idx1<11)) ) {
			_tdm_s->_chip_data.soc_pkg.pmap[idx1][idx2] = MN_NUM_EXT_PORTS;
      }
		}
	}
  
  
	_tdm_s->_core_data.vars_pkg.port = port;
	
	return _tdm_s;
	
}

/**
@name: tdm_chip_mn_shim__which_tsc_free
@param:
 */
int
tdm_chip_mn_shim__which_tsc_free(tdm_mod_t *_tdm)
{
	int idx1;
	tdm_mod_t *_tdm_s=_tdm;
	/* pmap */
	for(idx1=0;idx1<(_tdm_s->_chip_data.soc_pkg.pmap_num_modules); idx1++) {
		TDM_FREE(_tdm_s->_chip_data.soc_pkg.pmap[idx1]);
	}
	TDM_FREE(_tdm_s->_chip_data.soc_pkg.pmap);
	/* _tdm */
	TDM_FREE(_tdm_s);
	
	return PASS;
	
}


/**
@name: tdm_chip_mn_shim__check_ethernet
@param:

Upward abstraction layer between TDM.4 and TDM.5 API
 */
tdm_mod_t*
tdm_chip_mn_shim__check_ethernet( int port, enum port_speed_e speed[MN_NUM_EXT_PORTS], int tsc[MN_NUM_PHY_PM][MN_NUM_PM_LNS], int traffic[MN_NUM_PM_MOD] )
{
	int idx1, idx2;
	tdm_mod_t *_tdm_s;
	
	_tdm_s = TDM_MN_ALLOC(sizeof(tdm_mod_t),"TDM shim allocation");
	if (!_tdm_s) {
		return NULL;
	}
	
	_tdm_s->_chip_data.soc_pkg.speed=TDM_MN_ALLOC(MN_NUM_EXT_PORTS*sizeof(int *), "port speed list");
	for (idx1=0; idx1<MN_NUM_EXT_PORTS; idx1++) {
		_tdm_s->_chip_data.soc_pkg.speed[idx1] = speed[idx1];
	}
	_tdm_s->_chip_data.soc_pkg.pmap_num_modules = MN_NUM_PHY_PM;
	_tdm_s->_chip_data.soc_pkg.pmap_num_lanes = MN_NUM_PM_LNS;
	_tdm_s->_chip_data.soc_pkg.pmap=(int **) TDM_MN_ALLOC((_tdm_s->_chip_data.soc_pkg.pmap_num_modules)*sizeof(int *), "portmod_map_l1");
	for (idx1=0; idx1<(_tdm_s->_chip_data.soc_pkg.pmap_num_modules); idx1++) {
		_tdm_s->_chip_data.soc_pkg.pmap[idx1]=(int *) TDM_MN_ALLOC((_tdm_s->_chip_data.soc_pkg.pmap_num_lanes)*sizeof(int), "portmod_map_l2");
		TDM_MSET(_tdm_s->_chip_data.soc_pkg.pmap[idx1],(_tdm_s->_chip_data.soc_pkg.num_ext_ports),_tdm_s->_chip_data.soc_pkg.pmap_num_lanes);
	}
	for (idx1=0; idx1<MN_NUM_PHY_PM; idx1++) {
		for (idx2=0; idx2<MN_NUM_PM_LNS; idx2++) {
			_tdm_s->_chip_data.soc_pkg.pmap[idx1][idx2] = tsc[idx1][idx2];
		}
	}
	for (idx1=0; idx1<MN_NUM_PM_MOD; idx1++) {
		_tdm_s->_chip_data.soc_pkg.soc_vars.mn.pm_encap_type[idx1] = traffic[idx1];
	}
	
	_tdm_s->_core_data.vars_pkg.port = port;
	return _tdm_s;
	
}


/**
@name: tdm_chip_mn_shim__check_ethernet
@param:

Upward abstraction layer between TDM.4 and TDM.5 API
 */
tdm_mod_t*
tdm_chip_mn_shim__check_ethernet_d( int port, enum port_speed_e speed[MN_NUM_EXT_PORTS], enum port_state_e state[MN_NUM_EXT_PORTS], int **tsc, int traffic[MN_NUM_PM_MOD] )
{
	int idx1, idx2;
	tdm_mod_t *_tdm_s;

	_tdm_s = TDM_MN_ALLOC(sizeof(tdm_mod_t),"TDM shim allocation");
	if (!_tdm_s) {
		return NULL;
	}
	
	_tdm_s->_chip_data.soc_pkg.speed=TDM_MN_ALLOC(MN_NUM_EXT_PORTS*sizeof(int *), "port speed list");
	_tdm_s->_chip_data.soc_pkg.state=TDM_MN_ALLOC(MN_NUM_EXT_PORTS*sizeof(int *), "port state list");
	for (idx1=0; idx1<MN_NUM_EXT_PORTS; idx1++) {
		_tdm_s->_chip_data.soc_pkg.speed[idx1] = speed[idx1];
		_tdm_s->_chip_data.soc_pkg.state[idx1] = state[idx1];
	}
	_tdm_s->_chip_data.soc_pkg.pmap_num_modules = MN_NUM_PHY_PM;
	_tdm_s->_chip_data.soc_pkg.pmap_num_lanes = MN_NUM_PM_LNS;
	_tdm_s->_chip_data.soc_pkg.pmap=(int **) TDM_MN_ALLOC((_tdm_s->_chip_data.soc_pkg.pmap_num_modules)*sizeof(int *), "portmod_map_l1");
	for (idx1=0; idx1<(_tdm_s->_chip_data.soc_pkg.pmap_num_modules); idx1++) {
		_tdm_s->_chip_data.soc_pkg.pmap[idx1]=(int *) TDM_MN_ALLOC((_tdm_s->_chip_data.soc_pkg.pmap_num_lanes)*sizeof(int), "portmod_map_l2");
		TDM_MSET(_tdm_s->_chip_data.soc_pkg.pmap[idx1],(_tdm_s->_chip_data.soc_pkg.num_ext_ports),_tdm_s->_chip_data.soc_pkg.pmap_num_lanes);
	}

	for (idx1=0; idx1<MN_NUM_PHY_PM; idx1++) {
		for (idx2=0; idx2<MN_NUM_PM_LNS; idx2++) {
			_tdm_s->_chip_data.soc_pkg.pmap[idx1][idx2] = tsc[idx1][idx2];
		}
	}
	for (idx1=0; idx1<MN_NUM_PM_MOD; idx1++) {
		_tdm_s->_chip_data.soc_pkg.soc_vars.mn.pm_encap_type[idx1] = traffic[idx1];
	}	
	
	_tdm_s->_core_data.vars_pkg.port = port;
	return _tdm_s;
	
}


/**
@name: tdm_chip_mn_shim__core_vbs_scheduler_ovs
@param:

Passthru function for oversub scheduling request from TD2/TD2+
 */
int
tdm_chip_mn_shim__core_vbs_scheduler_ovs( tdm_mod_t *_tdm )
{
	/* TD2/TD2+ doesn't use 25G and 50G */
	/*_tdm->_core_data.vars_pkg.m_tdm_core_vbs_scheduler.z5=0;
	_tdm->_core_data.vars_pkg.m_tdm_core_vbs_scheduler.z6=0;*/
	
	return tdm_core_vbs_scheduler_ovs(_tdm);
}
#endif /* CDK_CONFIG_INCLUDE_BCM56670_A0 */
