// Seed: 2864334136
module module_0 (
    output tri id_0,
    input wand id_1,
    input wire id_2,
    input supply1 id_3
);
  wire id_5, id_6, id_7;
endmodule
module module_1 (
    output tri id_0,
    output wire id_1,
    input wand id_2,
    input wand id_3,
    output tri1 id_4,
    output wand id_5,
    output tri0 id_6,
    output tri0 void id_7,
    input uwire id_8,
    output wor id_9,
    output uwire id_10,
    output tri0 id_11,
    output tri id_12,
    output wor id_13,
    output supply1 id_14,
    output uwire id_15,
    input tri1 id_16,
    output wire id_17,
    input supply0 id_18,
    input tri1 id_19,
    input wor id_20,
    input tri id_21,
    input wire id_22,
    input uwire id_23,
    input wand id_24,
    output tri0 id_25,
    input tri0 id_26,
    input tri0 id_27,
    input wor id_28,
    input wand id_29,
    input tri0 id_30,
    output wire id_31,
    input wor id_32,
    output wor id_33
    , id_46,
    output supply0 id_34,
    output wor id_35,
    input wor id_36,
    input tri0 id_37,
    output supply0 id_38,
    input tri1 id_39,
    input supply1 id_40,
    input wor id_41,
    input wor id_42,
    input supply1 id_43,
    input tri0 id_44
);
  wor id_47 = 1, id_48 = 1;
  wire id_49, id_50;
  wire id_51;
  wire id_52;
  wire id_53;
  module_0(
      id_35, id_3, id_44, id_2
  );
endmodule
