//! **************************************************************************
// Written by: Map P.40xd on Wed Feb 16 16:52:42 2022
//! **************************************************************************

SCHEMATIC START;
COMP "p_tcb_clkn" LOCATE = SITE "D5" LEVEL 1;
COMP "p_drs_a<3><0>" LOCATE = SITE "A13" LEVEL 1;
COMP "p_drs_dwrite<0>" LOCATE = SITE "U17" LEVEL 1;
COMP "p_drs_a<3><1>" LOCATE = SITE "B13" LEVEL 1;
COMP "p_drs_dwrite<3>" LOCATE = SITE "B16" LEVEL 1;
COMP "p_drs_a<3><2>" LOCATE = SITE "B15" LEVEL 1;
COMP "p_drs_dwrite<2>" LOCATE = SITE "C22" LEVEL 1;
COMP "p_drs_dwrite<1>" LOCATE = SITE "M16" LEVEL 1;
COMP "p_usb_pktend" LOCATE = SITE "N2" LEVEL 1;
COMP "p_adc_dn<30>" LOCATE = SITE "F15" LEVEL 1;
COMP "p_adc_dn<31>" LOCATE = SITE "E16" LEVEL 1;
COMP "p_usb_wflag" LOCATE = SITE "T5" LEVEL 1;
COMP "p_dram_ba<0>" LOCATE = SITE "AA10" LEVEL 1;
COMP "p_dram_ba<1>" LOCATE = SITE "U6" LEVEL 1;
COMP "p_dram_ba<2>" LOCATE = SITE "U8" LEVEL 1;
COMP "p_adc_dn<16>" LOCATE = SITE "A20" LEVEL 1;
COMP "p_adc_dn<15>" LOCATE = SITE "U16" LEVEL 1;
COMP "p_adc_dn<18>" LOCATE = SITE "C19" LEVEL 1;
COMP "p_adc_dn<17>" LOCATE = SITE "B20" LEVEL 1;
COMP "p_adc_dn<19>" LOCATE = SITE "D19" LEVEL 1;
COMP "p_adc_dn<10>" LOCATE = SITE "M18" LEVEL 1;
COMP "p_dram_dsn<1>" LOCATE = SITE "Y13" LEVEL 1;
COMP "p_adc_dn<12>" LOCATE = SITE "P17" LEVEL 1;
COMP "p_adc_dn<11>" LOCATE = SITE "N17" LEVEL 1;
COMP "p_dram_dsn<0>" LOCATE = SITE "T13" LEVEL 1;
COMP "p_adc_dn<14>" LOCATE = SITE "T15" LEVEL 1;
COMP "p_adc_dn<13>" LOCATE = SITE "R16" LEVEL 1;
COMP "p_adc_dn<26>" LOCATE = SITE "F10" LEVEL 1;
COMP "p_adc_dn<25>" LOCATE = SITE "E9" LEVEL 1;
COMP "p_adc_dn<28>" LOCATE = SITE "F13" LEVEL 1;
COMP "p_adc_dn<27>" LOCATE = SITE "G12" LEVEL 1;
COMP "p_dram_a<10>" LOCATE = SITE "AB6" LEVEL 1;
COMP "p_drs_a<1><0>" LOCATE = SITE "K19" LEVEL 1;
COMP "p_dram_a<11>" LOCATE = SITE "Y6" LEVEL 1;
COMP "p_adc_dn<29>" LOCATE = SITE "D14" LEVEL 1;
COMP "p_dram_a<12>" LOCATE = SITE "Y7" LEVEL 1;
COMP "p_dram_a<13>" LOCATE = SITE "R7" LEVEL 1;
COMP "p_drs_a<1><1>" LOCATE = SITE "L18" LEVEL 1;
COMP "p_adc_dn<20>" LOCATE = SITE "E17" LEVEL 1;
COMP "p_drs_a<1><2>" LOCATE = SITE "L21" LEVEL 1;
COMP "p_dram_we" LOCATE = SITE "AB8" LEVEL 1;
COMP "p_adc_dn<22>" LOCATE = SITE "F19" LEVEL 1;
COMP "p_adc_dn<21>" LOCATE = SITE "E19" LEVEL 1;
COMP "p_adc_dn<24>" LOCATE = SITE "H8" LEVEL 1;
COMP "p_adc_dn<23>" LOCATE = SITE "G17" LEVEL 1;
COMP "p_tcb_trign" LOCATE = SITE "A8" LEVEL 1;
COMP "p_tcb_trigp" LOCATE = SITE "A9" LEVEL 1;
COMP "p_adc_dp<30>" LOCATE = SITE "F16" LEVEL 1;
COMP "p_usb_pclk" LOCATE = SITE "T4" LEVEL 1;
COMP "p_adc_dp<31>" LOCATE = SITE "D17" LEVEL 1;
COMP "p_adc_sdi<0>" LOCATE = SITE "T21" LEVEL 1;
COMP "p_adc_sdi<2>" LOCATE = SITE "J22" LEVEL 1;
COMP "p_adc_sdi<1>" LOCATE = SITE "M22" LEVEL 1;
COMP "p_adc_sdi<3>" LOCATE = SITE "C14" LEVEL 1;
COMP "p_adc_dp<16>" LOCATE = SITE "A21" LEVEL 1;
COMP "p_adc_dp<15>" LOCATE = SITE "V17" LEVEL 1;
COMP "p_adc_dp<18>" LOCATE = SITE "C20" LEVEL 1;
COMP "p_adc_dp<17>" LOCATE = SITE "B21" LEVEL 1;
COMP "p_adc_dp<19>" LOCATE = SITE "D20" LEVEL 1;
COMP "p_adc_dp<10>" LOCATE = SITE "M17" LEVEL 1;
COMP "p_adc_dp<12>" LOCATE = SITE "R17" LEVEL 1;
COMP "p_adc_dp<11>" LOCATE = SITE "P16" LEVEL 1;
COMP "p_adc_dp<14>" LOCATE = SITE "U15" LEVEL 1;
COMP "p_adc_dp<13>" LOCATE = SITE "T16" LEVEL 1;
COMP "p_adc_dp<26>" LOCATE = SITE "F11" LEVEL 1;
COMP "p_adc_dp<25>" LOCATE = SITE "F9" LEVEL 1;
COMP "p_adc_dp<28>" LOCATE = SITE "G13" LEVEL 1;
COMP "p_dram_a<5>" LOCATE = SITE "Y9" LEVEL 1;
COMP "p_adc_dp<27>" LOCATE = SITE "H12" LEVEL 1;
COMP "p_dram_cs" LOCATE = SITE "AA11" LEVEL 1;
COMP "p_dram_a<6>" LOCATE = SITE "AB5" LEVEL 1;
COMP "p_dram_a<7>" LOCATE = SITE "AA8" LEVEL 1;
COMP "p_adc_dp<29>" LOCATE = SITE "E14" LEVEL 1;
COMP "p_dram_a<8>" LOCATE = SITE "AA5" LEVEL 1;
COMP "p_dram_a<9>" LOCATE = SITE "U7" LEVEL 1;
COMP "p_adc_dp<20>" LOCATE = SITE "E18" LEVEL 1;
COMP "p_tcb_timern" LOCATE = SITE "D10" LEVEL 1;
COMP "p_tcb_timerp" LOCATE = SITE "C10" LEVEL 1;
COMP "p_adc_dp<22>" LOCATE = SITE "G18" LEVEL 1;
COMP "p_adc_dp<21>" LOCATE = SITE "F18" LEVEL 1;
COMP "p_dram_a<0>" LOCATE = SITE "T8" LEVEL 1;
COMP "p_adc_dp<24>" LOCATE = SITE "H9" LEVEL 1;
COMP "p_dram_a<1>" LOCATE = SITE "AA6" LEVEL 1;
COMP "p_adc_dp<23>" LOCATE = SITE "H17" LEVEL 1;
COMP "p_dram_a<2>" LOCATE = SITE "AB7" LEVEL 1;
COMP "p_dram_a<3>" LOCATE = SITE "AA9" LEVEL 1;
COMP "p_dram_a<4>" LOCATE = SITE "T6" LEVEL 1;
COMP "p_dram_ras" LOCATE = SITE "V9" LEVEL 1;
COMP "p_disc<28>" LOCATE = SITE "A10" LEVEL 1;
COMP "p_disc<27>" LOCATE = SITE "B10" LEVEL 1;
COMP "p_disc<26>" LOCATE = SITE "C9" LEVEL 1;
COMP "p_disc<25>" LOCATE = SITE "D9" LEVEL 1;
COMP "p_adc_dp<7>" LOCATE = SITE "W15" LEVEL 1;
COMP "p_adc_dp<8>" LOCATE = SITE "L16" LEVEL 1;
COMP "p_adc_dp<5>" LOCATE = SITE "Y17" LEVEL 1;
COMP "p_disc<29>" LOCATE = SITE "E11" LEVEL 1;
COMP "p_adc_dp<6>" LOCATE = SITE "Y16" LEVEL 1;
COMP "p_disc<20>" LOCATE = SITE "D22" LEVEL 1;
COMP "p_drs_enable<0>" LOCATE = SITE "AB17" LEVEL 1;
COMP "p_cpld_cs" LOCATE = SITE "U22" LEVEL 1;
COMP "p_adc_dp<9>" LOCATE = SITE "L19" LEVEL 1;
COMP "p_drs_enable<2>" LOCATE = SITE "D21" LEVEL 1;
COMP "p_drs_a<0><0>" LOCATE = SITE "Y22" LEVEL 1;
COMP "p_disc<24>" LOCATE = SITE "E8" LEVEL 1;
COMP "p_drs_enable<1>" LOCATE = SITE "N19" LEVEL 1;
COMP "p_disc<23>" LOCATE = SITE "F20" LEVEL 1;
COMP "p_adc_dp<0>" LOCATE = SITE "Y18" LEVEL 1;
COMP "p_disc<22>" LOCATE = SITE "E22" LEVEL 1;
COMP "p_drs_enable<3>" LOCATE = SITE "G22" LEVEL 1;
COMP "p_disc<21>" LOCATE = SITE "E21" LEVEL 1;
COMP "p_disc<18>" LOCATE = SITE "E13" LEVEL 1;
COMP "p_drs_a<0><1>" LOCATE = SITE "Y21" LEVEL 1;
COMP "p_adc_dp<3>" LOCATE = SITE "AA19" LEVEL 1;
COMP "p_disc<17>" LOCATE = SITE "C13" LEVEL 1;
COMP "p_drs_a<0><2>" LOCATE = SITE "U18" LEVEL 1;
COMP "p_adc_dp<4>" LOCATE = SITE "AB18" LEVEL 1;
COMP "p_disc<16>" LOCATE = SITE "E12" LEVEL 1;
COMP "p_adc_dp<1>" LOCATE = SITE "AB22" LEVEL 1;
COMP "p_dram_reset" LOCATE = SITE "Y8" LEVEL 1;
COMP "p_disc<15>" LOCATE = SITE "R19" LEVEL 1;
COMP "p_adc_dp<2>" LOCATE = SITE "AA20" LEVEL 1;
COMP "p_dram_clke" LOCATE = SITE "AB10" LEVEL 1;
COMP "p_disc<19>" LOCATE = SITE "F14" LEVEL 1;
COMP "p_dram_clkn" LOCATE = SITE "V10" LEVEL 1;
COMP "p_dram_clkp" LOCATE = SITE "W10" LEVEL 1;
COMP "p_disc<10>" LOCATE = SITE "G21" LEVEL 1;
COMP "p_disc<14>" LOCATE = SITE "P19" LEVEL 1;
COMP "p_disc<13>" LOCATE = SITE "P20" LEVEL 1;
COMP "p_disc<12>" LOCATE = SITE "N18" LEVEL 1;
COMP "p_disc<11>" LOCATE = SITE "H18" LEVEL 1;
COMP "p_usb_a<1>" LOCATE = SITE "U3" LEVEL 1;
COMP "p_drs_srout" LOCATE = SITE "U20" LEVEL 1;
COMP "p_usb_a<0>" LOCATE = SITE "R2" LEVEL 1;
COMP "p_disc<30>" LOCATE = SITE "D11" LEVEL 1;
COMP "p_adc_trigp" LOCATE = SITE "C8" LEVEL 1;
COMP "p_usb_d<16>" LOCATE = SITE "V5" LEVEL 1;
COMP "p_adc_trign" LOCATE = SITE "B8" LEVEL 1;
COMP "p_usb_d<15>" LOCATE = SITE "L3" LEVEL 1;
COMP "p_disc<31>" LOCATE = SITE "D12" LEVEL 1;
COMP "p_usb_d<18>" LOCATE = SITE "W4" LEVEL 1;
COMP "p_usb_d<17>" LOCATE = SITE "U5" LEVEL 1;
COMP "p_usb_d<19>" LOCATE = SITE "U2" LEVEL 1;
COMP "p_usb_d<10>" LOCATE = SITE "L4" LEVEL 1;
COMP "p_usb_d<12>" LOCATE = SITE "M3" LEVEL 1;
COMP "p_usb_d<11>" LOCATE = SITE "M5" LEVEL 1;
COMP "p_usb_d<14>" LOCATE = SITE "N5" LEVEL 1;
COMP "p_usb_d<13>" LOCATE = SITE "N4" LEVEL 1;
COMP "p_usb_d<26>" LOCATE = SITE "U1" LEVEL 1;
COMP "p_usb_d<25>" LOCATE = SITE "W5" LEVEL 1;
COMP "p_usb_d<28>" LOCATE = SITE "W1" LEVEL 1;
COMP "p_usb_d<27>" LOCATE = SITE "Y3" LEVEL 1;
COMP "p_usb_d<29>" LOCATE = SITE "Y4" LEVEL 1;
COMP "p_usb_d<20>" LOCATE = SITE "V4" LEVEL 1;
COMP "p_usb_d<22>" LOCATE = SITE "V3" LEVEL 1;
COMP "p_usb_d<21>" LOCATE = SITE "V2" LEVEL 1;
COMP "p_usb_d<24>" LOCATE = SITE "W2" LEVEL 1;
COMP "p_usb_d<23>" LOCATE = SITE "T3" LEVEL 1;
COMP "p_usb_d<30>" LOCATE = SITE "Y1" LEVEL 1;
COMP "p_drs_clkp<0>" LOCATE = SITE "W14" LEVEL 1;
COMP "p_usb_d<31>" LOCATE = SITE "AA1" LEVEL 1;
COMP "p_drs_clkp<3>" LOCATE = SITE "C17" LEVEL 1;
COMP "p_drs_clkp<2>" LOCATE = SITE "J16" LEVEL 1;
COMP "p_drs_clkp<1>" LOCATE = SITE "V19" LEVEL 1;
COMP "p_adc_dn<7>" LOCATE = SITE "V15" LEVEL 1;
COMP "p_adc_dn<8>" LOCATE = SITE "K17" LEVEL 1;
COMP "p_adc_dn<5>" LOCATE = SITE "W17" LEVEL 1;
COMP "p_adc_dn<6>" LOCATE = SITE "W16" LEVEL 1;
COMP "p_adc_dn<9>" LOCATE = SITE "L20" LEVEL 1;
COMP "p_dram_cas" LOCATE = SITE "T9" LEVEL 1;
COMP "p_adc_dn<0>" LOCATE = SITE "Y19" LEVEL 1;
COMP "p_adc_dn<3>" LOCATE = SITE "AB20" LEVEL 1;
COMP "p_adc_dn<4>" LOCATE = SITE "AA18" LEVEL 1;
COMP "p_adc_dn<1>" LOCATE = SITE "AA21" LEVEL 1;
COMP "p_adc_dn<2>" LOCATE = SITE "AB21" LEVEL 1;
COMP "p_adc_cs<0>" LOCATE = SITE "T20" LEVEL 1;
COMP "p_adc_cs<3>" LOCATE = SITE "A15" LEVEL 1;
COMP "p_adc_cs<1>" LOCATE = SITE "M21" LEVEL 1;
COMP "p_adc_cs<2>" LOCATE = SITE "K21" LEVEL 1;
COMP "p_drs_rsrload<1>" LOCATE = SITE "K16" LEVEL 1;
COMP "p_drs_rsrload<2>" LOCATE = SITE "D16" LEVEL 1;
COMP "p_drs_rsrload<3>" LOCATE = SITE "C12" LEVEL 1;
COMP "p_drs_rsrload<0>" LOCATE = SITE "W20" LEVEL 1;
COMP "p_dram_odt" LOCATE = SITE "W6" LEVEL 1;
COMP "p_drs_a<2><0>" LOCATE = SITE "G16" LEVEL 1;
COMP "p_disc<2>" LOCATE = SITE "T18" LEVEL 1;
COMP "p_disc<1>" LOCATE = SITE "T19" LEVEL 1;
COMP "p_drs_a<2><1>" LOCATE = SITE "B17" LEVEL 1;
COMP "p_disc<4>" LOCATE = SITE "AA16" LEVEL 1;
COMP "p_drs_a<2><2>" LOCATE = SITE "A18" LEVEL 1;
COMP "p_disc<3>" LOCATE = SITE "U21" LEVEL 1;
COMP "p_disc<0>" LOCATE = SITE "R18" LEVEL 1;
COMP "p_disc<9>" LOCATE = SITE "G20" LEVEL 1;
COMP "p_disc<6>" LOCATE = SITE "AA15" LEVEL 1;
COMP "p_disc<5>" LOCATE = SITE "AB16" LEVEL 1;
COMP "p_disc<8>" LOCATE = SITE "F21" LEVEL 1;
COMP "p_disc<7>" LOCATE = SITE "AB15" LEVEL 1;
COMP "p_dram_d<5>" LOCATE = SITE "T11" LEVEL 1;
COMP "p_dram_d<6>" LOCATE = SITE "W7" LEVEL 1;
COMP "p_dram_d<7>" LOCATE = SITE "U10" LEVEL 1;
COMP "p_dram_d<8>" LOCATE = SITE "AB12" LEVEL 1;
COMP "p_dram_d<9>" LOCATE = SITE "V12" LEVEL 1;
COMP "p_dram_d<0>" LOCATE = SITE "AB11" LEVEL 1;
COMP "p_drs_pll_lock<2>" LOCATE = SITE "B22" LEVEL 1;
COMP "p_dram_d<1>" LOCATE = SITE "AB13" LEVEL 1;
COMP "p_drs_pll_lock<1>" LOCATE = SITE "M20" LEVEL 1;
COMP "p_dram_d<2>" LOCATE = SITE "V8" LEVEL 1;
COMP "p_dram_d<3>" LOCATE = SITE "U11" LEVEL 1;
COMP "p_drs_pll_lock<3>" LOCATE = SITE "A16" LEVEL 1;
COMP "p_dram_d<4>" LOCATE = SITE "V7" LEVEL 1;
COMP "p_dram_d<15>" LOCATE = SITE "U12" LEVEL 1;
COMP "p_drs_pll_lock<0>" LOCATE = SITE "V18" LEVEL 1;
COMP "p_dram_d<10>" LOCATE = SITE "W11" LEVEL 1;
COMP "p_dram_d<11>" LOCATE = SITE "W9" LEVEL 1;
COMP "p_dram_d<12>" LOCATE = SITE "V13" LEVEL 1;
COMP "p_dram_d<13>" LOCATE = SITE "T10" LEVEL 1;
COMP "p_dram_d<14>" LOCATE = SITE "W12" LEVEL 1;
COMP "p_mid_sdi" LOCATE = SITE "Y2" LEVEL 1;
COMP "p_mid_sel" LOCATE = SITE "H19" LEVEL 1;
COMP "p_mid_sck" LOCATE = SITE "AA3" LEVEL 1;
COMP "p_adc_sck<0>" LOCATE = SITE "N20" LEVEL 1;
COMP "p_adc_sck<2>" LOCATE = SITE "H22" LEVEL 1;
COMP "p_adc_sck<1>" LOCATE = SITE "K22" LEVEL 1;
COMP "p_adc_sck<3>" LOCATE = SITE "A14" LEVEL 1;
COMP "p_drs_clkn<0>" LOCATE = SITE "Y14" LEVEL 1;
COMP "p_temp_sda" LOCATE = SITE "AA14" LEVEL 1;
COMP "p_temp_scl" LOCATE = SITE "V14" LEVEL 1;
COMP "p_drs_clkn<3>" LOCATE = SITE "C18" LEVEL 1;
COMP "p_drs_clkn<2>" LOCATE = SITE "J17" LEVEL 1;
COMP "p_drs_srclk<1>" LOCATE = SITE "J21" LEVEL 1;
COMP "p_drs_clkn<1>" LOCATE = SITE "W19" LEVEL 1;
COMP "p_drs_srclk<2>" LOCATE = SITE "D15" LEVEL 1;
COMP "p_drs_srclk<3>" LOCATE = SITE "B12" LEVEL 1;
COMP "p_drs_srclk<0>" LOCATE = SITE "V20" LEVEL 1;
COMP "p_adc_clkn<0>" LOCATE = SITE "W22" LEVEL 1;
COMP "p_adc_clkn<3>" LOCATE = SITE "G8" LEVEL 1;
COMP "p_adc_clkn<2>" LOCATE = SITE "B18" LEVEL 1;
COMP "p_adc_clkn<1>" LOCATE = SITE "J19" LEVEL 1;
COMP "p_adc_clkp<0>" LOCATE = SITE "W21" LEVEL 1;
COMP "p_dram_dsp<1>" LOCATE = SITE "AA13" LEVEL 1;
COMP "p_dram_dsp<0>" LOCATE = SITE "U13" LEVEL 1;
COMP "p_adc_clkp<3>" LOCATE = SITE "F8" LEVEL 1;
COMP "p_adc_clkp<2>" LOCATE = SITE "A19" LEVEL 1;
COMP "p_adc_clkp<1>" LOCATE = SITE "K18" LEVEL 1;
COMP "p_usb_rflag<1>" LOCATE = SITE "R1" LEVEL 1;
COMP "p_usb_rflag<0>" LOCATE = SITE "N3" LEVEL 1;
COMP "p_usb_d<9>" LOCATE = SITE "M2" LEVEL 1;
COMP "p_cpld_sdi" LOCATE = SITE "R22" LEVEL 1;
COMP "p_drs_srin<0>" LOCATE = SITE "V22" LEVEL 1;
COMP "p_usb_d<5>" LOCATE = SITE "P2" LEVEL 1;
COMP "p_drs_srin<2>" LOCATE = SITE "C15" LEVEL 1;
COMP "p_cpld_sck" LOCATE = SITE "R21" LEVEL 1;
COMP "p_usb_d<6>" LOCATE = SITE "L5" LEVEL 1;
COMP "p_usb_wr" LOCATE = SITE "R3" LEVEL 1;
COMP "p_drs_srin<1>" LOCATE = SITE "J20" LEVEL 1;
COMP "p_usb_d<7>" LOCATE = SITE "L1" LEVEL 1;
COMP "p_usb_d<8>" LOCATE = SITE "M1" LEVEL 1;
COMP "p_drs_srin<3>" LOCATE = SITE "A11" LEVEL 1;
COMP "p_usb_d<1>" LOCATE = SITE "K2" LEVEL 1;
COMP "p_usb_d<2>" LOCATE = SITE "P1" LEVEL 1;
COMP "p_usb_d<3>" LOCATE = SITE "K3" LEVEL 1;
COMP "p_usb_d<4>" LOCATE = SITE "K1" LEVEL 1;
COMP "p_usb_rd" LOCATE = SITE "P5" LEVEL 1;
COMP "p_usb_d<0>" LOCATE = SITE "K4" LEVEL 1;
COMP "p_usb_cs" LOCATE = SITE "P4" LEVEL 1;
COMP "p_tcb_clkp" LOCATE = SITE "D6" LEVEL 1;
COMP "p_usb_oe" LOCATE = SITE "R4" LEVEL 1;
COMP "p_usb_on" LOCATE = SITE "T1" LEVEL 1;
PIN u2/u2/u1/RAMB18E1_decoder_10b8b_pins<32> = BEL
        "u2/u2/u1/RAMB18E1_decoder_10b8b" PINNAME CLKARDCLK;
PIN u2/u2/u1/RAMB18E1_decoder_10b8b_pins<33> = BEL
        "u2/u2/u1/RAMB18E1_decoder_10b8b" PINNAME CLKBWRCLK;
PIN u2/u2/u2/RAMB18E1_decoder_10b8b_pins<32> = BEL
        "u2/u2/u2/RAMB18E1_decoder_10b8b" PINNAME CLKARDCLK;
PIN u2/u2/u2/RAMB18E1_decoder_10b8b_pins<33> = BEL
        "u2/u2/u2/RAMB18E1_decoder_10b8b" PINNAME CLKBWRCLK;
PIN u2/u6/u1/RAMB18E1_encoder_8b10b_pins<32> = BEL
        "u2/u6/u1/RAMB18E1_encoder_8b10b" PINNAME CLKARDCLK;
PIN u2/u6/u1/RAMB18E1_encoder_8b10b_pins<33> = BEL
        "u2/u6/u1/RAMB18E1_encoder_8b10b" PINNAME CLKBWRCLK;
PIN u10/myloop1[0].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[0].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[0].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[0].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[0].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[0].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[0].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[0].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[1].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[1].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[1].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[1].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[1].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[1].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[1].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[1].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[2].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[2].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[2].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[2].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[2].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[2].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[2].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[2].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[3].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[3].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[3].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[3].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[3].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[3].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[3].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[3].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[4].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[4].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[4].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[4].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[4].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[4].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[4].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[4].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[5].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[5].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[5].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[5].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[5].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[5].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[5].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[5].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[6].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[6].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[6].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[6].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[6].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[6].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[6].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[6].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u10/myloop1[7].ramb36e1_mrd_pins<63> = BEL "u10/myloop1[7].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u10/myloop1[7].ramb36e1_mrd_pins<62> = BEL "u10/myloop1[7].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u10/myloop1[7].ramb36e1_mrd_pins<65> = BEL "u10/myloop1[7].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u10/myloop1[7].ramb36e1_mrd_pins<64> = BEL "u10/myloop1[7].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u11/myloop1[0].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[0].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[0].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[0].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[10].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[10].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[10].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[10].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[11].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[11].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[11].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[11].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[1].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[1].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[1].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[1].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[2].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[2].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[2].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[2].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[3].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[3].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[3].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[3].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[4].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[4].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[4].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[4].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[5].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[5].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[5].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[5].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[6].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[6].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[6].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[6].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[7].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[7].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[7].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[7].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[8].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[8].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[8].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[8].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u11/myloop1[9].ramb36e1_dram_fifo_pins<63> = BEL
        "u11/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u11/myloop1[9].ramb36e1_dram_fifo_pins<62> = BEL
        "u11/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u11/myloop1[9].ramb36e1_dram_fifo_pins<65> = BEL
        "u11/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u11/myloop1[9].ramb36e1_dram_fifo_pins<64> = BEL
        "u11/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[0].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[0].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[10].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[10].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[11].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[11].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[12].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[12].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[12].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[12].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[13].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[13].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[13].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[13].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[14].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[14].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[14].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[14].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[15].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[15].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[15].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[15].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[16].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[16].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[16].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[16].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[17].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[17].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[17].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[17].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[18].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[18].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[18].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[18].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[19].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[19].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[19].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[19].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[1].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[1].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[20].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[20].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[20].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[20].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[21].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[21].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[21].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[21].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[22].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[22].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[22].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[22].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[23].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[23].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[23].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[23].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[24].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[24].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[24].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[24].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[25].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[25].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[25].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[25].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[26].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[26].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[26].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[26].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[27].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[27].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[27].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[27].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[28].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[28].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[28].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[28].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[29].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[29].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[29].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[29].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[2].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[2].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[30].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[30].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[30].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[30].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[31].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[31].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[31].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[31].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[3].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[3].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[4].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[4].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[5].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[5].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[6].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[6].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[7].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[7].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[8].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[8].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u13/myloop1[9].ramb36e1_dram_fifo_pins<65> = BEL
        "u13/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKBWRCLKU;
PIN u13/myloop1[9].ramb36e1_dram_fifo_pins<64> = BEL
        "u13/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKBWRCLKL;
PIN u15/myloop1[0].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[0].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[0].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[0].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[1].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[1].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[1].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[1].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[2].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[2].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[2].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[2].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[3].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[3].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[3].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[3].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[4].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[4].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[4].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[4].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[5].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[5].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[5].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[5].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[6].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[6].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[6].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[6].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u15/myloop1[7].ramb36e1_mrd_pins<63> = BEL "u15/myloop1[7].ramb36e1_mrd"
        PINNAME CLKARDCLKU;
PIN u15/myloop1[7].ramb36e1_mrd_pins<62> = BEL "u15/myloop1[7].ramb36e1_mrd"
        PINNAME CLKARDCLKL;
PIN u1/mmcme2_dram_clk_pins<2> = BEL "u1/mmcme2_dram_clk" PINNAME CLKIN1;
TIMEGRP u1_lclk = BEL "u7/myloop1[31].u2/adc_data_reg_11" BEL
        "u7/myloop1[31].u2/adc_data_reg_10" BEL
        "u7/myloop1[31].u2/adc_data_reg_9" BEL
        "u7/myloop1[31].u2/adc_data_reg_8" BEL
        "u7/myloop1[31].u2/adc_data_reg_7" BEL
        "u7/myloop1[31].u2/adc_data_reg_6" BEL
        "u7/myloop1[31].u2/adc_data_reg_5" BEL
        "u7/myloop1[31].u2/adc_data_reg_4" BEL
        "u7/myloop1[31].u2/adc_data_reg_3" BEL
        "u7/myloop1[31].u2/adc_data_reg_2" BEL
        "u7/myloop1[31].u2/adc_data_reg_1" BEL
        "u7/myloop1[31].u2/adc_data_reg_0" BEL "u7/myloop1[31].u2/sd_11" BEL
        "u7/myloop1[31].u2/sd_10" BEL "u7/myloop1[31].u2/sd_9" BEL
        "u7/myloop1[31].u2/sd_8" BEL "u7/myloop1[31].u2/sd_7" BEL
        "u7/myloop1[31].u2/sd_6" BEL "u7/myloop1[31].u2/sd_5" BEL
        "u7/myloop1[31].u2/sd_4" BEL "u7/myloop1[31].u2/sd_3" BEL
        "u7/myloop1[31].u2/sd_2" BEL "u7/myloop1[31].u2/sd_0" BEL
        "u7/myloop1[31].u2/cd_0" BEL "u7/myloop1[30].u2/adc_data_reg_11" BEL
        "u7/myloop1[30].u2/adc_data_reg_10" BEL
        "u7/myloop1[30].u2/adc_data_reg_9" BEL
        "u7/myloop1[30].u2/adc_data_reg_8" BEL
        "u7/myloop1[30].u2/adc_data_reg_7" BEL
        "u7/myloop1[30].u2/adc_data_reg_6" BEL
        "u7/myloop1[30].u2/adc_data_reg_5" BEL
        "u7/myloop1[30].u2/adc_data_reg_4" BEL
        "u7/myloop1[30].u2/adc_data_reg_3" BEL
        "u7/myloop1[30].u2/adc_data_reg_2" BEL
        "u7/myloop1[30].u2/adc_data_reg_1" BEL
        "u7/myloop1[30].u2/adc_data_reg_0" BEL "u7/myloop1[30].u2/sd_11" BEL
        "u7/myloop1[30].u2/sd_10" BEL "u7/myloop1[30].u2/sd_9" BEL
        "u7/myloop1[30].u2/sd_8" BEL "u7/myloop1[30].u2/sd_7" BEL
        "u7/myloop1[30].u2/sd_6" BEL "u7/myloop1[30].u2/sd_5" BEL
        "u7/myloop1[30].u2/sd_4" BEL "u7/myloop1[30].u2/sd_3" BEL
        "u7/myloop1[30].u2/sd_2" BEL "u7/myloop1[30].u2/sd_0" BEL
        "u7/myloop1[30].u2/cd_0" BEL "u7/myloop1[29].u2/adc_data_reg_11" BEL
        "u7/myloop1[29].u2/adc_data_reg_10" BEL
        "u7/myloop1[29].u2/adc_data_reg_9" BEL
        "u7/myloop1[29].u2/adc_data_reg_8" BEL
        "u7/myloop1[29].u2/adc_data_reg_7" BEL
        "u7/myloop1[29].u2/adc_data_reg_6" BEL
        "u7/myloop1[29].u2/adc_data_reg_5" BEL
        "u7/myloop1[29].u2/adc_data_reg_4" BEL
        "u7/myloop1[29].u2/adc_data_reg_3" BEL
        "u7/myloop1[29].u2/adc_data_reg_2" BEL
        "u7/myloop1[29].u2/adc_data_reg_1" BEL
        "u7/myloop1[29].u2/adc_data_reg_0" BEL "u7/myloop1[29].u2/sd_11" BEL
        "u7/myloop1[29].u2/sd_10" BEL "u7/myloop1[29].u2/sd_9" BEL
        "u7/myloop1[29].u2/sd_8" BEL "u7/myloop1[29].u2/sd_7" BEL
        "u7/myloop1[29].u2/sd_6" BEL "u7/myloop1[29].u2/sd_5" BEL
        "u7/myloop1[29].u2/sd_4" BEL "u7/myloop1[29].u2/sd_3" BEL
        "u7/myloop1[29].u2/sd_2" BEL "u7/myloop1[29].u2/sd_0" BEL
        "u7/myloop1[29].u2/cd_0" BEL "u7/myloop1[28].u2/adc_data_reg_11" BEL
        "u7/myloop1[28].u2/adc_data_reg_10" BEL
        "u7/myloop1[28].u2/adc_data_reg_9" BEL
        "u7/myloop1[28].u2/adc_data_reg_8" BEL
        "u7/myloop1[28].u2/adc_data_reg_7" BEL
        "u7/myloop1[28].u2/adc_data_reg_6" BEL
        "u7/myloop1[28].u2/adc_data_reg_5" BEL
        "u7/myloop1[28].u2/adc_data_reg_4" BEL
        "u7/myloop1[28].u2/adc_data_reg_3" BEL
        "u7/myloop1[28].u2/adc_data_reg_2" BEL
        "u7/myloop1[28].u2/adc_data_reg_1" BEL
        "u7/myloop1[28].u2/adc_data_reg_0" BEL "u7/myloop1[28].u2/sd_11" BEL
        "u7/myloop1[28].u2/sd_10" BEL "u7/myloop1[28].u2/sd_9" BEL
        "u7/myloop1[28].u2/sd_8" BEL "u7/myloop1[28].u2/sd_7" BEL
        "u7/myloop1[28].u2/sd_6" BEL "u7/myloop1[28].u2/sd_5" BEL
        "u7/myloop1[28].u2/sd_4" BEL "u7/myloop1[28].u2/sd_3" BEL
        "u7/myloop1[28].u2/sd_2" BEL "u7/myloop1[28].u2/sd_0" BEL
        "u7/myloop1[28].u2/cd_0" BEL "u7/myloop1[27].u2/adc_data_reg_11" BEL
        "u7/myloop1[27].u2/adc_data_reg_10" BEL
        "u7/myloop1[27].u2/adc_data_reg_9" BEL
        "u7/myloop1[27].u2/adc_data_reg_8" BEL
        "u7/myloop1[27].u2/adc_data_reg_7" BEL
        "u7/myloop1[27].u2/adc_data_reg_6" BEL
        "u7/myloop1[27].u2/adc_data_reg_5" BEL
        "u7/myloop1[27].u2/adc_data_reg_4" BEL
        "u7/myloop1[27].u2/adc_data_reg_3" BEL
        "u7/myloop1[27].u2/adc_data_reg_2" BEL
        "u7/myloop1[27].u2/adc_data_reg_1" BEL
        "u7/myloop1[27].u2/adc_data_reg_0" BEL "u7/myloop1[27].u2/sd_11" BEL
        "u7/myloop1[27].u2/sd_10" BEL "u7/myloop1[27].u2/sd_9" BEL
        "u7/myloop1[27].u2/sd_8" BEL "u7/myloop1[27].u2/sd_7" BEL
        "u7/myloop1[27].u2/sd_6" BEL "u7/myloop1[27].u2/sd_5" BEL
        "u7/myloop1[27].u2/sd_4" BEL "u7/myloop1[27].u2/sd_3" BEL
        "u7/myloop1[27].u2/sd_2" BEL "u7/myloop1[27].u2/sd_0" BEL
        "u7/myloop1[27].u2/cd_0" BEL "u7/myloop1[26].u2/adc_data_reg_11" BEL
        "u7/myloop1[26].u2/adc_data_reg_10" BEL
        "u7/myloop1[26].u2/adc_data_reg_9" BEL
        "u7/myloop1[26].u2/adc_data_reg_8" BEL
        "u7/myloop1[26].u2/adc_data_reg_7" BEL
        "u7/myloop1[26].u2/adc_data_reg_6" BEL
        "u7/myloop1[26].u2/adc_data_reg_5" BEL
        "u7/myloop1[26].u2/adc_data_reg_4" BEL
        "u7/myloop1[26].u2/adc_data_reg_3" BEL
        "u7/myloop1[26].u2/adc_data_reg_2" BEL
        "u7/myloop1[26].u2/adc_data_reg_1" BEL
        "u7/myloop1[26].u2/adc_data_reg_0" BEL "u7/myloop1[26].u2/sd_11" BEL
        "u7/myloop1[26].u2/sd_10" BEL "u7/myloop1[26].u2/sd_9" BEL
        "u7/myloop1[26].u2/sd_8" BEL "u7/myloop1[26].u2/sd_7" BEL
        "u7/myloop1[26].u2/sd_6" BEL "u7/myloop1[26].u2/sd_5" BEL
        "u7/myloop1[26].u2/sd_4" BEL "u7/myloop1[26].u2/sd_3" BEL
        "u7/myloop1[26].u2/sd_2" BEL "u7/myloop1[26].u2/sd_0" BEL
        "u7/myloop1[26].u2/cd_0" BEL "u7/myloop1[25].u2/adc_data_reg_11" BEL
        "u7/myloop1[25].u2/adc_data_reg_10" BEL
        "u7/myloop1[25].u2/adc_data_reg_9" BEL
        "u7/myloop1[25].u2/adc_data_reg_8" BEL
        "u7/myloop1[25].u2/adc_data_reg_7" BEL
        "u7/myloop1[25].u2/adc_data_reg_6" BEL
        "u7/myloop1[25].u2/adc_data_reg_5" BEL
        "u7/myloop1[25].u2/adc_data_reg_4" BEL
        "u7/myloop1[25].u2/adc_data_reg_3" BEL
        "u7/myloop1[25].u2/adc_data_reg_2" BEL
        "u7/myloop1[25].u2/adc_data_reg_1" BEL
        "u7/myloop1[25].u2/adc_data_reg_0" BEL "u7/myloop1[25].u2/sd_11" BEL
        "u7/myloop1[25].u2/sd_10" BEL "u7/myloop1[25].u2/sd_9" BEL
        "u7/myloop1[25].u2/sd_8" BEL "u7/myloop1[25].u2/sd_7" BEL
        "u7/myloop1[25].u2/sd_6" BEL "u7/myloop1[25].u2/sd_5" BEL
        "u7/myloop1[25].u2/sd_4" BEL "u7/myloop1[25].u2/sd_3" BEL
        "u7/myloop1[25].u2/sd_2" BEL "u7/myloop1[25].u2/sd_0" BEL
        "u7/myloop1[25].u2/cd_0" BEL "u7/myloop1[24].u2/adc_data_reg_11" BEL
        "u7/myloop1[24].u2/adc_data_reg_10" BEL
        "u7/myloop1[24].u2/adc_data_reg_9" BEL
        "u7/myloop1[24].u2/adc_data_reg_8" BEL
        "u7/myloop1[24].u2/adc_data_reg_7" BEL
        "u7/myloop1[24].u2/adc_data_reg_6" BEL
        "u7/myloop1[24].u2/adc_data_reg_5" BEL
        "u7/myloop1[24].u2/adc_data_reg_4" BEL
        "u7/myloop1[24].u2/adc_data_reg_3" BEL
        "u7/myloop1[24].u2/adc_data_reg_2" BEL
        "u7/myloop1[24].u2/adc_data_reg_1" BEL
        "u7/myloop1[24].u2/adc_data_reg_0" BEL "u7/myloop1[24].u2/sd_11" BEL
        "u7/myloop1[24].u2/sd_10" BEL "u7/myloop1[24].u2/sd_9" BEL
        "u7/myloop1[24].u2/sd_8" BEL "u7/myloop1[24].u2/sd_7" BEL
        "u7/myloop1[24].u2/sd_6" BEL "u7/myloop1[24].u2/sd_5" BEL
        "u7/myloop1[24].u2/sd_4" BEL "u7/myloop1[24].u2/sd_3" BEL
        "u7/myloop1[24].u2/sd_2" BEL "u7/myloop1[24].u2/sd_0" BEL
        "u7/myloop1[24].u2/cd_0" BEL "u7/myloop1[23].u2/adc_data_reg_11" BEL
        "u7/myloop1[23].u2/adc_data_reg_10" BEL
        "u7/myloop1[23].u2/adc_data_reg_9" BEL
        "u7/myloop1[23].u2/adc_data_reg_8" BEL
        "u7/myloop1[23].u2/adc_data_reg_7" BEL
        "u7/myloop1[23].u2/adc_data_reg_6" BEL
        "u7/myloop1[23].u2/adc_data_reg_5" BEL
        "u7/myloop1[23].u2/adc_data_reg_4" BEL
        "u7/myloop1[23].u2/adc_data_reg_3" BEL
        "u7/myloop1[23].u2/adc_data_reg_2" BEL
        "u7/myloop1[23].u2/adc_data_reg_1" BEL
        "u7/myloop1[23].u2/adc_data_reg_0" BEL "u7/myloop1[23].u2/sd_11" BEL
        "u7/myloop1[23].u2/sd_10" BEL "u7/myloop1[23].u2/sd_9" BEL
        "u7/myloop1[23].u2/sd_8" BEL "u7/myloop1[23].u2/sd_7" BEL
        "u7/myloop1[23].u2/sd_6" BEL "u7/myloop1[23].u2/sd_5" BEL
        "u7/myloop1[23].u2/sd_4" BEL "u7/myloop1[23].u2/sd_3" BEL
        "u7/myloop1[23].u2/sd_2" BEL "u7/myloop1[23].u2/sd_0" BEL
        "u7/myloop1[23].u2/cd_0" BEL "u7/myloop1[22].u2/adc_data_reg_11" BEL
        "u7/myloop1[22].u2/adc_data_reg_10" BEL
        "u7/myloop1[22].u2/adc_data_reg_9" BEL
        "u7/myloop1[22].u2/adc_data_reg_8" BEL
        "u7/myloop1[22].u2/adc_data_reg_7" BEL
        "u7/myloop1[22].u2/adc_data_reg_6" BEL
        "u7/myloop1[22].u2/adc_data_reg_5" BEL
        "u7/myloop1[22].u2/adc_data_reg_4" BEL
        "u7/myloop1[22].u2/adc_data_reg_3" BEL
        "u7/myloop1[22].u2/adc_data_reg_2" BEL
        "u7/myloop1[22].u2/adc_data_reg_1" BEL
        "u7/myloop1[22].u2/adc_data_reg_0" BEL "u7/myloop1[22].u2/sd_11" BEL
        "u7/myloop1[22].u2/sd_10" BEL "u7/myloop1[22].u2/sd_9" BEL
        "u7/myloop1[22].u2/sd_8" BEL "u7/myloop1[22].u2/sd_7" BEL
        "u7/myloop1[22].u2/sd_6" BEL "u7/myloop1[22].u2/sd_5" BEL
        "u7/myloop1[22].u2/sd_4" BEL "u7/myloop1[22].u2/sd_3" BEL
        "u7/myloop1[22].u2/sd_2" BEL "u7/myloop1[22].u2/sd_0" BEL
        "u7/myloop1[22].u2/cd_0" BEL "u7/myloop1[21].u2/adc_data_reg_11" BEL
        "u7/myloop1[21].u2/adc_data_reg_10" BEL
        "u7/myloop1[21].u2/adc_data_reg_9" BEL
        "u7/myloop1[21].u2/adc_data_reg_8" BEL
        "u7/myloop1[21].u2/adc_data_reg_7" BEL
        "u7/myloop1[21].u2/adc_data_reg_6" BEL
        "u7/myloop1[21].u2/adc_data_reg_5" BEL
        "u7/myloop1[21].u2/adc_data_reg_4" BEL
        "u7/myloop1[21].u2/adc_data_reg_3" BEL
        "u7/myloop1[21].u2/adc_data_reg_2" BEL
        "u7/myloop1[21].u2/adc_data_reg_1" BEL
        "u7/myloop1[21].u2/adc_data_reg_0" BEL "u7/myloop1[21].u2/sd_11" BEL
        "u7/myloop1[21].u2/sd_10" BEL "u7/myloop1[21].u2/sd_9" BEL
        "u7/myloop1[21].u2/sd_8" BEL "u7/myloop1[21].u2/sd_7" BEL
        "u7/myloop1[21].u2/sd_6" BEL "u7/myloop1[21].u2/sd_5" BEL
        "u7/myloop1[21].u2/sd_4" BEL "u7/myloop1[21].u2/sd_3" BEL
        "u7/myloop1[21].u2/sd_2" BEL "u7/myloop1[21].u2/sd_0" BEL
        "u7/myloop1[21].u2/cd_0" BEL "u7/myloop1[20].u2/adc_data_reg_11" BEL
        "u7/myloop1[20].u2/adc_data_reg_10" BEL
        "u7/myloop1[20].u2/adc_data_reg_9" BEL
        "u7/myloop1[20].u2/adc_data_reg_8" BEL
        "u7/myloop1[20].u2/adc_data_reg_7" BEL
        "u7/myloop1[20].u2/adc_data_reg_6" BEL
        "u7/myloop1[20].u2/adc_data_reg_5" BEL
        "u7/myloop1[20].u2/adc_data_reg_4" BEL
        "u7/myloop1[20].u2/adc_data_reg_3" BEL
        "u7/myloop1[20].u2/adc_data_reg_2" BEL
        "u7/myloop1[20].u2/adc_data_reg_1" BEL
        "u7/myloop1[20].u2/adc_data_reg_0" BEL "u7/myloop1[20].u2/sd_11" BEL
        "u7/myloop1[20].u2/sd_10" BEL "u7/myloop1[20].u2/sd_9" BEL
        "u7/myloop1[20].u2/sd_8" BEL "u7/myloop1[20].u2/sd_7" BEL
        "u7/myloop1[20].u2/sd_6" BEL "u7/myloop1[20].u2/sd_5" BEL
        "u7/myloop1[20].u2/sd_4" BEL "u7/myloop1[20].u2/sd_3" BEL
        "u7/myloop1[20].u2/sd_2" BEL "u7/myloop1[20].u2/sd_0" BEL
        "u7/myloop1[20].u2/cd_0" BEL "u7/myloop1[19].u2/adc_data_reg_11" BEL
        "u7/myloop1[19].u2/adc_data_reg_10" BEL
        "u7/myloop1[19].u2/adc_data_reg_9" BEL
        "u7/myloop1[19].u2/adc_data_reg_8" BEL
        "u7/myloop1[19].u2/adc_data_reg_7" BEL
        "u7/myloop1[19].u2/adc_data_reg_6" BEL
        "u7/myloop1[19].u2/adc_data_reg_5" BEL
        "u7/myloop1[19].u2/adc_data_reg_4" BEL
        "u7/myloop1[19].u2/adc_data_reg_3" BEL
        "u7/myloop1[19].u2/adc_data_reg_2" BEL
        "u7/myloop1[19].u2/adc_data_reg_1" BEL
        "u7/myloop1[19].u2/adc_data_reg_0" BEL "u7/myloop1[19].u2/sd_11" BEL
        "u7/myloop1[19].u2/sd_10" BEL "u7/myloop1[19].u2/sd_9" BEL
        "u7/myloop1[19].u2/sd_8" BEL "u7/myloop1[19].u2/sd_7" BEL
        "u7/myloop1[19].u2/sd_6" BEL "u7/myloop1[19].u2/sd_5" BEL
        "u7/myloop1[19].u2/sd_4" BEL "u7/myloop1[19].u2/sd_3" BEL
        "u7/myloop1[19].u2/sd_2" BEL "u7/myloop1[19].u2/sd_0" BEL
        "u7/myloop1[19].u2/cd_0" BEL "u7/myloop1[18].u2/adc_data_reg_11" BEL
        "u7/myloop1[18].u2/adc_data_reg_10" BEL
        "u7/myloop1[18].u2/adc_data_reg_9" BEL
        "u7/myloop1[18].u2/adc_data_reg_8" BEL
        "u7/myloop1[18].u2/adc_data_reg_7" BEL
        "u7/myloop1[18].u2/adc_data_reg_6" BEL
        "u7/myloop1[18].u2/adc_data_reg_5" BEL
        "u7/myloop1[18].u2/adc_data_reg_4" BEL
        "u7/myloop1[18].u2/adc_data_reg_3" BEL
        "u7/myloop1[18].u2/adc_data_reg_2" BEL
        "u7/myloop1[18].u2/adc_data_reg_1" BEL
        "u7/myloop1[18].u2/adc_data_reg_0" BEL "u7/myloop1[18].u2/sd_11" BEL
        "u7/myloop1[18].u2/sd_10" BEL "u7/myloop1[18].u2/sd_9" BEL
        "u7/myloop1[18].u2/sd_8" BEL "u7/myloop1[18].u2/sd_7" BEL
        "u7/myloop1[18].u2/sd_6" BEL "u7/myloop1[18].u2/sd_5" BEL
        "u7/myloop1[18].u2/sd_4" BEL "u7/myloop1[18].u2/sd_3" BEL
        "u7/myloop1[18].u2/sd_2" BEL "u7/myloop1[18].u2/sd_0" BEL
        "u7/myloop1[18].u2/cd_0" BEL "u7/myloop1[17].u2/adc_data_reg_11" BEL
        "u7/myloop1[17].u2/adc_data_reg_10" BEL
        "u7/myloop1[17].u2/adc_data_reg_9" BEL
        "u7/myloop1[17].u2/adc_data_reg_8" BEL
        "u7/myloop1[17].u2/adc_data_reg_7" BEL
        "u7/myloop1[17].u2/adc_data_reg_6" BEL
        "u7/myloop1[17].u2/adc_data_reg_5" BEL
        "u7/myloop1[17].u2/adc_data_reg_4" BEL
        "u7/myloop1[17].u2/adc_data_reg_3" BEL
        "u7/myloop1[17].u2/adc_data_reg_2" BEL
        "u7/myloop1[17].u2/adc_data_reg_1" BEL
        "u7/myloop1[17].u2/adc_data_reg_0" BEL "u7/myloop1[17].u2/sd_11" BEL
        "u7/myloop1[17].u2/sd_10" BEL "u7/myloop1[17].u2/sd_9" BEL
        "u7/myloop1[17].u2/sd_8" BEL "u7/myloop1[17].u2/sd_7" BEL
        "u7/myloop1[17].u2/sd_6" BEL "u7/myloop1[17].u2/sd_5" BEL
        "u7/myloop1[17].u2/sd_4" BEL "u7/myloop1[17].u2/sd_3" BEL
        "u7/myloop1[17].u2/sd_2" BEL "u7/myloop1[17].u2/sd_0" BEL
        "u7/myloop1[17].u2/cd_0" BEL "u7/myloop1[16].u2/adc_data_reg_11" BEL
        "u7/myloop1[16].u2/adc_data_reg_10" BEL
        "u7/myloop1[16].u2/adc_data_reg_9" BEL
        "u7/myloop1[16].u2/adc_data_reg_8" BEL
        "u7/myloop1[16].u2/adc_data_reg_7" BEL
        "u7/myloop1[16].u2/adc_data_reg_6" BEL
        "u7/myloop1[16].u2/adc_data_reg_5" BEL
        "u7/myloop1[16].u2/adc_data_reg_4" BEL
        "u7/myloop1[16].u2/adc_data_reg_3" BEL
        "u7/myloop1[16].u2/adc_data_reg_2" BEL
        "u7/myloop1[16].u2/adc_data_reg_1" BEL
        "u7/myloop1[16].u2/adc_data_reg_0" BEL "u7/myloop1[16].u2/sd_11" BEL
        "u7/myloop1[16].u2/sd_10" BEL "u7/myloop1[16].u2/sd_9" BEL
        "u7/myloop1[16].u2/sd_8" BEL "u7/myloop1[16].u2/sd_7" BEL
        "u7/myloop1[16].u2/sd_6" BEL "u7/myloop1[16].u2/sd_5" BEL
        "u7/myloop1[16].u2/sd_4" BEL "u7/myloop1[16].u2/sd_3" BEL
        "u7/myloop1[16].u2/sd_2" BEL "u7/myloop1[16].u2/sd_0" BEL
        "u7/myloop1[16].u2/cd_0" BEL "u7/myloop1[15].u2/adc_data_reg_11" BEL
        "u7/myloop1[15].u2/adc_data_reg_10" BEL
        "u7/myloop1[15].u2/adc_data_reg_9" BEL
        "u7/myloop1[15].u2/adc_data_reg_8" BEL
        "u7/myloop1[15].u2/adc_data_reg_7" BEL
        "u7/myloop1[15].u2/adc_data_reg_6" BEL
        "u7/myloop1[15].u2/adc_data_reg_5" BEL
        "u7/myloop1[15].u2/adc_data_reg_4" BEL
        "u7/myloop1[15].u2/adc_data_reg_3" BEL
        "u7/myloop1[15].u2/adc_data_reg_2" BEL
        "u7/myloop1[15].u2/adc_data_reg_1" BEL
        "u7/myloop1[15].u2/adc_data_reg_0" BEL "u7/myloop1[15].u2/sd_11" BEL
        "u7/myloop1[15].u2/sd_10" BEL "u7/myloop1[15].u2/sd_9" BEL
        "u7/myloop1[15].u2/sd_8" BEL "u7/myloop1[15].u2/sd_7" BEL
        "u7/myloop1[15].u2/sd_6" BEL "u7/myloop1[15].u2/sd_5" BEL
        "u7/myloop1[15].u2/sd_4" BEL "u7/myloop1[15].u2/sd_3" BEL
        "u7/myloop1[15].u2/sd_2" BEL "u7/myloop1[15].u2/sd_0" BEL
        "u7/myloop1[15].u2/cd_0" BEL "u7/myloop1[14].u2/adc_data_reg_11" BEL
        "u7/myloop1[14].u2/adc_data_reg_10" BEL
        "u7/myloop1[14].u2/adc_data_reg_9" BEL
        "u7/myloop1[14].u2/adc_data_reg_8" BEL
        "u7/myloop1[14].u2/adc_data_reg_7" BEL
        "u7/myloop1[14].u2/adc_data_reg_6" BEL
        "u7/myloop1[14].u2/adc_data_reg_5" BEL
        "u7/myloop1[14].u2/adc_data_reg_4" BEL
        "u7/myloop1[14].u2/adc_data_reg_3" BEL
        "u7/myloop1[14].u2/adc_data_reg_2" BEL
        "u7/myloop1[14].u2/adc_data_reg_1" BEL
        "u7/myloop1[14].u2/adc_data_reg_0" BEL "u7/myloop1[14].u2/sd_11" BEL
        "u7/myloop1[14].u2/sd_10" BEL "u7/myloop1[14].u2/sd_9" BEL
        "u7/myloop1[14].u2/sd_8" BEL "u7/myloop1[14].u2/sd_7" BEL
        "u7/myloop1[14].u2/sd_6" BEL "u7/myloop1[14].u2/sd_5" BEL
        "u7/myloop1[14].u2/sd_4" BEL "u7/myloop1[14].u2/sd_3" BEL
        "u7/myloop1[14].u2/sd_2" BEL "u7/myloop1[14].u2/sd_0" BEL
        "u7/myloop1[14].u2/cd_0" BEL "u7/myloop1[13].u2/adc_data_reg_11" BEL
        "u7/myloop1[13].u2/adc_data_reg_10" BEL
        "u7/myloop1[13].u2/adc_data_reg_9" BEL
        "u7/myloop1[13].u2/adc_data_reg_8" BEL
        "u7/myloop1[13].u2/adc_data_reg_7" BEL
        "u7/myloop1[13].u2/adc_data_reg_6" BEL
        "u7/myloop1[13].u2/adc_data_reg_5" BEL
        "u7/myloop1[13].u2/adc_data_reg_4" BEL
        "u7/myloop1[13].u2/adc_data_reg_3" BEL
        "u7/myloop1[13].u2/adc_data_reg_2" BEL
        "u7/myloop1[13].u2/adc_data_reg_1" BEL
        "u7/myloop1[13].u2/adc_data_reg_0" BEL "u7/myloop1[13].u2/sd_11" BEL
        "u7/myloop1[13].u2/sd_10" BEL "u7/myloop1[13].u2/sd_9" BEL
        "u7/myloop1[13].u2/sd_8" BEL "u7/myloop1[13].u2/sd_7" BEL
        "u7/myloop1[13].u2/sd_6" BEL "u7/myloop1[13].u2/sd_5" BEL
        "u7/myloop1[13].u2/sd_4" BEL "u7/myloop1[13].u2/sd_3" BEL
        "u7/myloop1[13].u2/sd_2" BEL "u7/myloop1[13].u2/sd_0" BEL
        "u7/myloop1[13].u2/cd_0" BEL "u7/myloop1[12].u2/adc_data_reg_11" BEL
        "u7/myloop1[12].u2/adc_data_reg_10" BEL
        "u7/myloop1[12].u2/adc_data_reg_9" BEL
        "u7/myloop1[12].u2/adc_data_reg_8" BEL
        "u7/myloop1[12].u2/adc_data_reg_7" BEL
        "u7/myloop1[12].u2/adc_data_reg_6" BEL
        "u7/myloop1[12].u2/adc_data_reg_5" BEL
        "u7/myloop1[12].u2/adc_data_reg_4" BEL
        "u7/myloop1[12].u2/adc_data_reg_3" BEL
        "u7/myloop1[12].u2/adc_data_reg_2" BEL
        "u7/myloop1[12].u2/adc_data_reg_1" BEL
        "u7/myloop1[12].u2/adc_data_reg_0" BEL "u7/myloop1[12].u2/sd_11" BEL
        "u7/myloop1[12].u2/sd_10" BEL "u7/myloop1[12].u2/sd_9" BEL
        "u7/myloop1[12].u2/sd_8" BEL "u7/myloop1[12].u2/sd_7" BEL
        "u7/myloop1[12].u2/sd_6" BEL "u7/myloop1[12].u2/sd_5" BEL
        "u7/myloop1[12].u2/sd_4" BEL "u7/myloop1[12].u2/sd_3" BEL
        "u7/myloop1[12].u2/sd_2" BEL "u7/myloop1[12].u2/sd_0" BEL
        "u7/myloop1[12].u2/cd_0" BEL "u7/myloop1[11].u2/adc_data_reg_11" BEL
        "u7/myloop1[11].u2/adc_data_reg_10" BEL
        "u7/myloop1[11].u2/adc_data_reg_9" BEL
        "u7/myloop1[11].u2/adc_data_reg_8" BEL
        "u7/myloop1[11].u2/adc_data_reg_7" BEL
        "u7/myloop1[11].u2/adc_data_reg_6" BEL
        "u7/myloop1[11].u2/adc_data_reg_5" BEL
        "u7/myloop1[11].u2/adc_data_reg_4" BEL
        "u7/myloop1[11].u2/adc_data_reg_3" BEL
        "u7/myloop1[11].u2/adc_data_reg_2" BEL
        "u7/myloop1[11].u2/adc_data_reg_1" BEL
        "u7/myloop1[11].u2/adc_data_reg_0" BEL "u7/myloop1[11].u2/sd_11" BEL
        "u7/myloop1[11].u2/sd_10" BEL "u7/myloop1[11].u2/sd_9" BEL
        "u7/myloop1[11].u2/sd_8" BEL "u7/myloop1[11].u2/sd_7" BEL
        "u7/myloop1[11].u2/sd_6" BEL "u7/myloop1[11].u2/sd_5" BEL
        "u7/myloop1[11].u2/sd_4" BEL "u7/myloop1[11].u2/sd_3" BEL
        "u7/myloop1[11].u2/sd_2" BEL "u7/myloop1[11].u2/sd_0" BEL
        "u7/myloop1[11].u2/cd_0" BEL "u7/myloop1[10].u2/adc_data_reg_11" BEL
        "u7/myloop1[10].u2/adc_data_reg_10" BEL
        "u7/myloop1[10].u2/adc_data_reg_9" BEL
        "u7/myloop1[10].u2/adc_data_reg_8" BEL
        "u7/myloop1[10].u2/adc_data_reg_7" BEL
        "u7/myloop1[10].u2/adc_data_reg_6" BEL
        "u7/myloop1[10].u2/adc_data_reg_5" BEL
        "u7/myloop1[10].u2/adc_data_reg_4" BEL
        "u7/myloop1[10].u2/adc_data_reg_3" BEL
        "u7/myloop1[10].u2/adc_data_reg_2" BEL
        "u7/myloop1[10].u2/adc_data_reg_1" BEL
        "u7/myloop1[10].u2/adc_data_reg_0" BEL "u7/myloop1[10].u2/sd_11" BEL
        "u7/myloop1[10].u2/sd_10" BEL "u7/myloop1[10].u2/sd_9" BEL
        "u7/myloop1[10].u2/sd_8" BEL "u7/myloop1[10].u2/sd_7" BEL
        "u7/myloop1[10].u2/sd_6" BEL "u7/myloop1[10].u2/sd_5" BEL
        "u7/myloop1[10].u2/sd_4" BEL "u7/myloop1[10].u2/sd_3" BEL
        "u7/myloop1[10].u2/sd_2" BEL "u7/myloop1[10].u2/sd_0" BEL
        "u7/myloop1[10].u2/cd_0" BEL "u7/myloop1[9].u2/adc_data_reg_11" BEL
        "u7/myloop1[9].u2/adc_data_reg_10" BEL
        "u7/myloop1[9].u2/adc_data_reg_9" BEL
        "u7/myloop1[9].u2/adc_data_reg_8" BEL
        "u7/myloop1[9].u2/adc_data_reg_7" BEL
        "u7/myloop1[9].u2/adc_data_reg_6" BEL
        "u7/myloop1[9].u2/adc_data_reg_5" BEL
        "u7/myloop1[9].u2/adc_data_reg_4" BEL
        "u7/myloop1[9].u2/adc_data_reg_3" BEL
        "u7/myloop1[9].u2/adc_data_reg_2" BEL
        "u7/myloop1[9].u2/adc_data_reg_1" BEL
        "u7/myloop1[9].u2/adc_data_reg_0" BEL "u7/myloop1[9].u2/sd_11" BEL
        "u7/myloop1[9].u2/sd_10" BEL "u7/myloop1[9].u2/sd_9" BEL
        "u7/myloop1[9].u2/sd_8" BEL "u7/myloop1[9].u2/sd_7" BEL
        "u7/myloop1[9].u2/sd_6" BEL "u7/myloop1[9].u2/sd_5" BEL
        "u7/myloop1[9].u2/sd_4" BEL "u7/myloop1[9].u2/sd_3" BEL
        "u7/myloop1[9].u2/sd_2" BEL "u7/myloop1[9].u2/sd_0" BEL
        "u7/myloop1[9].u2/cd_0" BEL "u7/myloop1[8].u2/adc_data_reg_11" BEL
        "u7/myloop1[8].u2/adc_data_reg_10" BEL
        "u7/myloop1[8].u2/adc_data_reg_9" BEL
        "u7/myloop1[8].u2/adc_data_reg_8" BEL
        "u7/myloop1[8].u2/adc_data_reg_7" BEL
        "u7/myloop1[8].u2/adc_data_reg_6" BEL
        "u7/myloop1[8].u2/adc_data_reg_5" BEL
        "u7/myloop1[8].u2/adc_data_reg_4" BEL
        "u7/myloop1[8].u2/adc_data_reg_3" BEL
        "u7/myloop1[8].u2/adc_data_reg_2" BEL
        "u7/myloop1[8].u2/adc_data_reg_1" BEL
        "u7/myloop1[8].u2/adc_data_reg_0" BEL "u7/myloop1[8].u2/sd_11" BEL
        "u7/myloop1[8].u2/sd_10" BEL "u7/myloop1[8].u2/sd_9" BEL
        "u7/myloop1[8].u2/sd_8" BEL "u7/myloop1[8].u2/sd_7" BEL
        "u7/myloop1[8].u2/sd_6" BEL "u7/myloop1[8].u2/sd_5" BEL
        "u7/myloop1[8].u2/sd_4" BEL "u7/myloop1[8].u2/sd_3" BEL
        "u7/myloop1[8].u2/sd_2" BEL "u7/myloop1[8].u2/sd_0" BEL
        "u7/myloop1[8].u2/cd_0" BEL "u7/myloop1[7].u2/adc_data_reg_11" BEL
        "u7/myloop1[7].u2/adc_data_reg_10" BEL
        "u7/myloop1[7].u2/adc_data_reg_9" BEL
        "u7/myloop1[7].u2/adc_data_reg_8" BEL
        "u7/myloop1[7].u2/adc_data_reg_7" BEL
        "u7/myloop1[7].u2/adc_data_reg_6" BEL
        "u7/myloop1[7].u2/adc_data_reg_5" BEL
        "u7/myloop1[7].u2/adc_data_reg_4" BEL
        "u7/myloop1[7].u2/adc_data_reg_3" BEL
        "u7/myloop1[7].u2/adc_data_reg_2" BEL
        "u7/myloop1[7].u2/adc_data_reg_1" BEL
        "u7/myloop1[7].u2/adc_data_reg_0" BEL "u7/myloop1[7].u2/sd_11" BEL
        "u7/myloop1[7].u2/sd_10" BEL "u7/myloop1[7].u2/sd_9" BEL
        "u7/myloop1[7].u2/sd_8" BEL "u7/myloop1[7].u2/sd_7" BEL
        "u7/myloop1[7].u2/sd_6" BEL "u7/myloop1[7].u2/sd_5" BEL
        "u7/myloop1[7].u2/sd_4" BEL "u7/myloop1[7].u2/sd_3" BEL
        "u7/myloop1[7].u2/sd_2" BEL "u7/myloop1[7].u2/sd_0" BEL
        "u7/myloop1[7].u2/cd_0" BEL "u7/myloop1[6].u2/adc_data_reg_11" BEL
        "u7/myloop1[6].u2/adc_data_reg_10" BEL
        "u7/myloop1[6].u2/adc_data_reg_9" BEL
        "u7/myloop1[6].u2/adc_data_reg_8" BEL
        "u7/myloop1[6].u2/adc_data_reg_7" BEL
        "u7/myloop1[6].u2/adc_data_reg_6" BEL
        "u7/myloop1[6].u2/adc_data_reg_5" BEL
        "u7/myloop1[6].u2/adc_data_reg_4" BEL
        "u7/myloop1[6].u2/adc_data_reg_3" BEL
        "u7/myloop1[6].u2/adc_data_reg_2" BEL
        "u7/myloop1[6].u2/adc_data_reg_1" BEL
        "u7/myloop1[6].u2/adc_data_reg_0" BEL "u7/myloop1[6].u2/sd_11" BEL
        "u7/myloop1[6].u2/sd_10" BEL "u7/myloop1[6].u2/sd_9" BEL
        "u7/myloop1[6].u2/sd_8" BEL "u7/myloop1[6].u2/sd_7" BEL
        "u7/myloop1[6].u2/sd_6" BEL "u7/myloop1[6].u2/sd_5" BEL
        "u7/myloop1[6].u2/sd_4" BEL "u7/myloop1[6].u2/sd_3" BEL
        "u7/myloop1[6].u2/sd_2" BEL "u7/myloop1[6].u2/sd_0" BEL
        "u7/myloop1[6].u2/cd_0" BEL "u7/myloop1[5].u2/adc_data_reg_11" BEL
        "u7/myloop1[5].u2/adc_data_reg_10" BEL
        "u7/myloop1[5].u2/adc_data_reg_9" BEL
        "u7/myloop1[5].u2/adc_data_reg_8" BEL
        "u7/myloop1[5].u2/adc_data_reg_7" BEL
        "u7/myloop1[5].u2/adc_data_reg_6" BEL
        "u7/myloop1[5].u2/adc_data_reg_5" BEL
        "u7/myloop1[5].u2/adc_data_reg_4" BEL
        "u7/myloop1[5].u2/adc_data_reg_3" BEL
        "u7/myloop1[5].u2/adc_data_reg_2" BEL
        "u7/myloop1[5].u2/adc_data_reg_1" BEL
        "u7/myloop1[5].u2/adc_data_reg_0" BEL "u7/myloop1[5].u2/sd_11" BEL
        "u7/myloop1[5].u2/sd_10" BEL "u7/myloop1[5].u2/sd_9" BEL
        "u7/myloop1[5].u2/sd_8" BEL "u7/myloop1[5].u2/sd_7" BEL
        "u7/myloop1[5].u2/sd_6" BEL "u7/myloop1[5].u2/sd_5" BEL
        "u7/myloop1[5].u2/sd_4" BEL "u7/myloop1[5].u2/sd_3" BEL
        "u7/myloop1[5].u2/sd_2" BEL "u7/myloop1[5].u2/sd_0" BEL
        "u7/myloop1[5].u2/cd_0" BEL "u7/myloop1[4].u2/adc_data_reg_11" BEL
        "u7/myloop1[4].u2/adc_data_reg_10" BEL
        "u7/myloop1[4].u2/adc_data_reg_9" BEL
        "u7/myloop1[4].u2/adc_data_reg_8" BEL
        "u7/myloop1[4].u2/adc_data_reg_7" BEL
        "u7/myloop1[4].u2/adc_data_reg_6" BEL
        "u7/myloop1[4].u2/adc_data_reg_5" BEL
        "u7/myloop1[4].u2/adc_data_reg_4" BEL
        "u7/myloop1[4].u2/adc_data_reg_3" BEL
        "u7/myloop1[4].u2/adc_data_reg_2" BEL
        "u7/myloop1[4].u2/adc_data_reg_1" BEL
        "u7/myloop1[4].u2/adc_data_reg_0" BEL "u7/myloop1[4].u2/sd_11" BEL
        "u7/myloop1[4].u2/sd_10" BEL "u7/myloop1[4].u2/sd_9" BEL
        "u7/myloop1[4].u2/sd_8" BEL "u7/myloop1[4].u2/sd_7" BEL
        "u7/myloop1[4].u2/sd_6" BEL "u7/myloop1[4].u2/sd_5" BEL
        "u7/myloop1[4].u2/sd_4" BEL "u7/myloop1[4].u2/sd_3" BEL
        "u7/myloop1[4].u2/sd_2" BEL "u7/myloop1[4].u2/sd_0" BEL
        "u7/myloop1[4].u2/cd_0" BEL "u7/myloop1[3].u2/adc_data_reg_11" BEL
        "u7/myloop1[3].u2/adc_data_reg_10" BEL
        "u7/myloop1[3].u2/adc_data_reg_9" BEL
        "u7/myloop1[3].u2/adc_data_reg_8" BEL
        "u7/myloop1[3].u2/adc_data_reg_7" BEL
        "u7/myloop1[3].u2/adc_data_reg_6" BEL
        "u7/myloop1[3].u2/adc_data_reg_5" BEL
        "u7/myloop1[3].u2/adc_data_reg_4" BEL
        "u7/myloop1[3].u2/adc_data_reg_3" BEL
        "u7/myloop1[3].u2/adc_data_reg_2" BEL
        "u7/myloop1[3].u2/adc_data_reg_1" BEL
        "u7/myloop1[3].u2/adc_data_reg_0" BEL "u7/myloop1[3].u2/sd_11" BEL
        "u7/myloop1[3].u2/sd_10" BEL "u7/myloop1[3].u2/sd_9" BEL
        "u7/myloop1[3].u2/sd_8" BEL "u7/myloop1[3].u2/sd_7" BEL
        "u7/myloop1[3].u2/sd_6" BEL "u7/myloop1[3].u2/sd_5" BEL
        "u7/myloop1[3].u2/sd_4" BEL "u7/myloop1[3].u2/sd_3" BEL
        "u7/myloop1[3].u2/sd_2" BEL "u7/myloop1[3].u2/sd_0" BEL
        "u7/myloop1[3].u2/cd_0" BEL "u7/myloop1[2].u2/adc_data_reg_11" BEL
        "u7/myloop1[2].u2/adc_data_reg_10" BEL
        "u7/myloop1[2].u2/adc_data_reg_9" BEL
        "u7/myloop1[2].u2/adc_data_reg_8" BEL
        "u7/myloop1[2].u2/adc_data_reg_7" BEL
        "u7/myloop1[2].u2/adc_data_reg_6" BEL
        "u7/myloop1[2].u2/adc_data_reg_5" BEL
        "u7/myloop1[2].u2/adc_data_reg_4" BEL
        "u7/myloop1[2].u2/adc_data_reg_3" BEL
        "u7/myloop1[2].u2/adc_data_reg_2" BEL
        "u7/myloop1[2].u2/adc_data_reg_1" BEL
        "u7/myloop1[2].u2/adc_data_reg_0" BEL "u7/myloop1[2].u2/sd_11" BEL
        "u7/myloop1[2].u2/sd_10" BEL "u7/myloop1[2].u2/sd_9" BEL
        "u7/myloop1[2].u2/sd_8" BEL "u7/myloop1[2].u2/sd_7" BEL
        "u7/myloop1[2].u2/sd_6" BEL "u7/myloop1[2].u2/sd_5" BEL
        "u7/myloop1[2].u2/sd_4" BEL "u7/myloop1[2].u2/sd_3" BEL
        "u7/myloop1[2].u2/sd_2" BEL "u7/myloop1[2].u2/sd_0" BEL
        "u7/myloop1[2].u2/cd_0" BEL "u7/myloop1[1].u2/adc_data_reg_11" BEL
        "u7/myloop1[1].u2/adc_data_reg_10" BEL
        "u7/myloop1[1].u2/adc_data_reg_9" BEL
        "u7/myloop1[1].u2/adc_data_reg_8" BEL
        "u7/myloop1[1].u2/adc_data_reg_7" BEL
        "u7/myloop1[1].u2/adc_data_reg_6" BEL
        "u7/myloop1[1].u2/adc_data_reg_5" BEL
        "u7/myloop1[1].u2/adc_data_reg_4" BEL
        "u7/myloop1[1].u2/adc_data_reg_3" BEL
        "u7/myloop1[1].u2/adc_data_reg_2" BEL
        "u7/myloop1[1].u2/adc_data_reg_1" BEL
        "u7/myloop1[1].u2/adc_data_reg_0" BEL "u7/myloop1[1].u2/sd_11" BEL
        "u7/myloop1[1].u2/sd_10" BEL "u7/myloop1[1].u2/sd_9" BEL
        "u7/myloop1[1].u2/sd_8" BEL "u7/myloop1[1].u2/sd_7" BEL
        "u7/myloop1[1].u2/sd_6" BEL "u7/myloop1[1].u2/sd_5" BEL
        "u7/myloop1[1].u2/sd_4" BEL "u7/myloop1[1].u2/sd_3" BEL
        "u7/myloop1[1].u2/sd_2" BEL "u7/myloop1[1].u2/sd_0" BEL
        "u7/myloop1[1].u2/cd_0" BEL "u7/myloop1[0].u2/adc_data_reg_11" BEL
        "u7/myloop1[0].u2/adc_data_reg_10" BEL
        "u7/myloop1[0].u2/adc_data_reg_9" BEL
        "u7/myloop1[0].u2/adc_data_reg_8" BEL
        "u7/myloop1[0].u2/adc_data_reg_7" BEL
        "u7/myloop1[0].u2/adc_data_reg_6" BEL
        "u7/myloop1[0].u2/adc_data_reg_5" BEL
        "u7/myloop1[0].u2/adc_data_reg_4" BEL
        "u7/myloop1[0].u2/adc_data_reg_3" BEL
        "u7/myloop1[0].u2/adc_data_reg_2" BEL
        "u7/myloop1[0].u2/adc_data_reg_1" BEL
        "u7/myloop1[0].u2/adc_data_reg_0" BEL "u7/myloop1[0].u2/sd_11" BEL
        "u7/myloop1[0].u2/sd_10" BEL "u7/myloop1[0].u2/sd_9" BEL
        "u7/myloop1[0].u2/sd_8" BEL "u7/myloop1[0].u2/sd_7" BEL
        "u7/myloop1[0].u2/sd_6" BEL "u7/myloop1[0].u2/sd_5" BEL
        "u7/myloop1[0].u2/sd_4" BEL "u7/myloop1[0].u2/sd_3" BEL
        "u7/myloop1[0].u2/sd_2" BEL "u7/myloop1[0].u2/sd_0" BEL
        "u7/myloop1[0].u2/cd_0" BEL "u9/drs_a_0_2" BEL "u9/drs_a_0_1" BEL
        "u9/drs_a_0_0" BEL "u9/drs_a_1_2" BEL "u9/drs_a_1_1" BEL
        "u9/drs_a_1_0" BEL "u9/drs_a_2_2" BEL "u9/drs_a_2_1" BEL
        "u9/drs_a_2_0" BEL "u9/drs_a_3_2" BEL "u9/drs_a_3_1" BEL
        "u9/drs_a_3_0" BEL "u9/drs_denable_3" BEL "u9/drs_denable_2" BEL
        "u9/drs_denable_1" BEL "u9/drs_denable_0" BEL "u9/drs_srin_3" BEL
        "u9/drs_srin_2" BEL "u9/drs_srin_1" BEL "u9/drs_srin_0" BEL
        "u9/drs_srclk_3" BEL "u9/drs_srclk_2" BEL "u9/drs_srclk_1" BEL
        "u9/drs_srclk_0" BEL "u9/ddrs_on" BEL "u9/u1/drs_pll_locked_reg_3" BEL
        "u9/u1/drs_pll_locked_reg_2" BEL "u9/u1/drs_pll_locked_reg_1" BEL
        "u9/u1/drs_pll_locked_reg_0" BEL "u9/u1/drs_pll_lock_3" BEL
        "u9/u1/drs_pll_lock_2" BEL "u9/u1/drs_pll_lock_1" BEL
        "u9/u1/drs_pll_lock_0" BEL "u9/u4/srl16e_drs_read_end" BEL
        "u9/u4/srl16e_drs_fifo_write" BEL "u9/u4/srl16e_pdrs_fifo_write2" BEL
        "u9/u4/srl16e_pdrs_fifo_write1" BEL "u9/u4/srl16e_pdrs_fifo_write0"
        BEL "u9/u4/drs_fifo_waddr_reg_8" BEL "u9/u4/drs_fifo_waddr_reg_7" BEL
        "u9/u4/drs_fifo_waddr_reg_9" BEL "u9/u4/drs_fifo_waddr_reg_5" BEL
        "u9/u4/drs_fifo_waddr_reg_4" BEL "u9/u4/drs_fifo_waddr_reg_6" BEL
        "u9/u4/drs_fifo_waddr_reg_2" BEL "u9/u4/drs_fifo_waddr_reg_1" BEL
        "u9/u4/drs_fifo_waddr_reg_3" BEL "u9/u4/drs_fifo_waddr_reg_0" BEL
        "u9/u4/rcnt_5" BEL "u9/u4/rcnt_4" BEL "u9/u4/rcnt_2" BEL
        "u9/u4/rcnt_1" BEL "u9/u4/rcnt_3" BEL "u9/u4/rcnt_0" BEL
        "u9/u4/drs_cal_raddr_reg_9" BEL "u9/u4/drs_cal_raddr_reg_8" BEL
        "u9/u4/drs_cal_raddr_reg_6" BEL "u9/u4/drs_cal_raddr_reg_5" BEL
        "u9/u4/drs_cal_raddr_reg_7" BEL "u9/u4/drs_cal_raddr_reg_4" BEL
        "u9/u4/drs_cal_raddr_reg_3" BEL "u9/u4/drs_cal_raddr_reg_2" BEL
        "u9/u4/drs_cal_raddr_reg_1" BEL "u9/u4/cnt_9" BEL
        "u9/u4/drs_cal_raddr_reg_0" BEL "u9/u4/cnt_7" BEL "u9/u4/cnt_6" BEL
        "u9/u4/cnt_8" BEL "u9/u4/cnt_4" BEL "u9/u4/cnt_3" BEL "u9/u4/cnt_5"
        BEL "u9/u4/cnt_2" BEL "u9/u4/cnt_1" BEL "u9/u4/cnt_0" BEL
        "u9/u4/add_cal_raddr" BEL "u9/u4/drs_daq_a_reg_1" BEL
        "u9/u4/drs_daq_a_reg_0" BEL "u9/u4/dadd_cnt" BEL
        "u9/u4/drs_stop_addr_reg_9" BEL "u9/u4/drs_stop_addr_reg_8" BEL
        "u9/u4/drs_stop_addr_reg_7" BEL "u9/u4/drs_stop_addr_reg_6" BEL
        "u9/u4/drs_stop_addr_reg_5" BEL "u9/u4/drs_stop_addr_reg_4" BEL
        "u9/u4/drs_stop_addr_reg_3" BEL "u9/u4/drs_stop_addr_reg_2" BEL
        "u9/u4/drs_stop_addr_reg_1" BEL "u9/u4/drs_stop_addr_reg_0" BEL
        "u9/u4/drs_srout" BEL "u9/u4/shift_sp" BEL "u9/u4/drs_rsrload_3" BEL
        "u9/u4/drs_rsrload_2" BEL "u9/u4/drs_rsrload_1" BEL
        "u9/u4/drs_rsrload_0" BEL "u9/u4/drs_read_done_reg" BEL "u9/u4/rclk"
        BEL "u9/u4/rclr" BEL "u9/u4/pdrs_rsrload" BEL "u9/u4/clr" BEL
        "u9/u4/drs_daq_srclk_reg" BEL "u9/u4/dtriged" BEL "u9/u2/cnt_5" BEL
        "u9/u2/cnt_4" BEL "u9/u2/cnt_3" BEL "u9/u2/cnt_2" BEL "u9/u2/cnt_1"
        BEL "u9/u2/cnt_0" BEL "u9/u2/drs_su_srclk_reg" BEL
        "u9/u2/drs_su_a_reg_2" BEL "u9/u2/drs_su_a_reg_1" BEL
        "u9/u2/drs_su_a_reg_0" BEL "u9/u2/drs_init_reg" BEL "u9/u2/scen" BEL
        "u9/u2/clr" BEL "u9/u2/ddrs_on" BEL "u9/u3/cnt_10" BEL "u9/u3/cnt_9"
        BEL "u9/u3/cnt_8" BEL "u9/u3/cnt_7" BEL "u9/u3/cnt_6" BEL
        "u9/u3/cnt_5" BEL "u9/u3/cnt_4" BEL "u9/u3/cnt_3" BEL "u9/u3/cnt_2"
        BEL "u9/u3/cnt_1" BEL "u9/u3/cnt_0" BEL "u9/u3/dclr" BEL "u9/u3/clr"
        BEL "u8/myloop2[1].u1/cnt_4" BEL "u8/myloop2[1].u1/cnt_3" BEL
        "u8/myloop2[1].u1/cnt_2" BEL "u8/myloop2[1].u1/cnt_1" BEL
        "u8/myloop2[1].u1/cnt_0" BEL "u8/myloop2[0].u1/cnt_4" BEL
        "u8/myloop2[0].u1/cnt_3" BEL "u8/myloop2[0].u1/cnt_2" BEL
        "u8/myloop2[0].u1/cnt_1" BEL "u8/myloop2[0].u1/cnt_0" BEL
        "u8/myloop2[2].u1/cnt_4" BEL "u8/myloop2[2].u1/cnt_3" BEL
        "u8/myloop2[2].u1/cnt_2" BEL "u8/myloop2[2].u1/cnt_1" BEL
        "u8/myloop2[2].u1/cnt_0" BEL "u8/myloop2[4].u1/cnt_4" BEL
        "u8/myloop2[4].u1/cnt_3" BEL "u8/myloop2[4].u1/cnt_2" BEL
        "u8/myloop2[4].u1/cnt_1" BEL "u8/myloop2[4].u1/cnt_0" BEL
        "u8/myloop2[3].u1/cnt_4" BEL "u8/myloop2[3].u1/cnt_3" BEL
        "u8/myloop2[3].u1/cnt_2" BEL "u8/myloop2[3].u1/cnt_1" BEL
        "u8/myloop2[3].u1/cnt_0" BEL "u8/myloop2[5].u1/cnt_4" BEL
        "u8/myloop2[5].u1/cnt_3" BEL "u8/myloop2[5].u1/cnt_2" BEL
        "u8/myloop2[5].u1/cnt_1" BEL "u8/myloop2[5].u1/cnt_0" BEL
        "u8/myloop2[7].u1/cnt_4" BEL "u8/myloop2[7].u1/cnt_3" BEL
        "u8/myloop2[7].u1/cnt_2" BEL "u8/myloop2[7].u1/cnt_1" BEL
        "u8/myloop2[7].u1/cnt_0" BEL "u8/myloop2[6].u1/cnt_4" BEL
        "u8/myloop2[6].u1/cnt_3" BEL "u8/myloop2[6].u1/cnt_2" BEL
        "u8/myloop2[6].u1/cnt_1" BEL "u8/myloop2[6].u1/cnt_0" BEL
        "u8/myloop2[8].u1/cnt_4" BEL "u8/myloop2[8].u1/cnt_3" BEL
        "u8/myloop2[8].u1/cnt_2" BEL "u8/myloop2[8].u1/cnt_1" BEL
        "u8/myloop2[8].u1/cnt_0" BEL "u8/myloop2[10].u1/cnt_4" BEL
        "u8/myloop2[10].u1/cnt_3" BEL "u8/myloop2[10].u1/cnt_2" BEL
        "u8/myloop2[10].u1/cnt_1" BEL "u8/myloop2[10].u1/cnt_0" BEL
        "u8/myloop2[9].u1/cnt_4" BEL "u8/myloop2[9].u1/cnt_3" BEL
        "u8/myloop2[9].u1/cnt_2" BEL "u8/myloop2[9].u1/cnt_1" BEL
        "u8/myloop2[9].u1/cnt_0" BEL "u8/myloop2[11].u1/cnt_4" BEL
        "u8/myloop2[11].u1/cnt_3" BEL "u8/myloop2[11].u1/cnt_2" BEL
        "u8/myloop2[11].u1/cnt_1" BEL "u8/myloop2[11].u1/cnt_0" BEL
        "u8/myloop2[13].u1/cnt_4" BEL "u8/myloop2[13].u1/cnt_3" BEL
        "u8/myloop2[13].u1/cnt_2" BEL "u8/myloop2[13].u1/cnt_1" BEL
        "u8/myloop2[13].u1/cnt_0" BEL "u8/myloop2[12].u1/cnt_4" BEL
        "u8/myloop2[12].u1/cnt_3" BEL "u8/myloop2[12].u1/cnt_2" BEL
        "u8/myloop2[12].u1/cnt_1" BEL "u8/myloop2[12].u1/cnt_0" BEL
        "u8/myloop2[14].u1/cnt_4" BEL "u8/myloop2[14].u1/cnt_3" BEL
        "u8/myloop2[14].u1/cnt_2" BEL "u8/myloop2[14].u1/cnt_1" BEL
        "u8/myloop2[14].u1/cnt_0" BEL "u8/myloop2[16].u1/cnt_4" BEL
        "u8/myloop2[16].u1/cnt_3" BEL "u8/myloop2[16].u1/cnt_2" BEL
        "u8/myloop2[16].u1/cnt_1" BEL "u8/myloop2[16].u1/cnt_0" BEL
        "u8/myloop2[15].u1/cnt_4" BEL "u8/myloop2[15].u1/cnt_3" BEL
        "u8/myloop2[15].u1/cnt_2" BEL "u8/myloop2[15].u1/cnt_1" BEL
        "u8/myloop2[15].u1/cnt_0" BEL "u8/myloop2[17].u1/cnt_4" BEL
        "u8/myloop2[17].u1/cnt_3" BEL "u8/myloop2[17].u1/cnt_2" BEL
        "u8/myloop2[17].u1/cnt_1" BEL "u8/myloop2[17].u1/cnt_0" BEL
        "u8/myloop2[19].u1/cnt_4" BEL "u8/myloop2[19].u1/cnt_3" BEL
        "u8/myloop2[19].u1/cnt_2" BEL "u8/myloop2[19].u1/cnt_1" BEL
        "u8/myloop2[19].u1/cnt_0" BEL "u8/myloop2[18].u1/cnt_4" BEL
        "u8/myloop2[18].u1/cnt_3" BEL "u8/myloop2[18].u1/cnt_2" BEL
        "u8/myloop2[18].u1/cnt_1" BEL "u8/myloop2[18].u1/cnt_0" BEL
        "u8/myloop2[20].u1/cnt_4" BEL "u8/myloop2[20].u1/cnt_3" BEL
        "u8/myloop2[20].u1/cnt_2" BEL "u8/myloop2[20].u1/cnt_1" BEL
        "u8/myloop2[20].u1/cnt_0" BEL "u8/myloop2[22].u1/cnt_4" BEL
        "u8/myloop2[22].u1/cnt_3" BEL "u8/myloop2[22].u1/cnt_2" BEL
        "u8/myloop2[22].u1/cnt_1" BEL "u8/myloop2[22].u1/cnt_0" BEL
        "u8/myloop2[21].u1/cnt_4" BEL "u8/myloop2[21].u1/cnt_3" BEL
        "u8/myloop2[21].u1/cnt_2" BEL "u8/myloop2[21].u1/cnt_1" BEL
        "u8/myloop2[21].u1/cnt_0" BEL "u8/myloop2[23].u1/cnt_4" BEL
        "u8/myloop2[23].u1/cnt_3" BEL "u8/myloop2[23].u1/cnt_2" BEL
        "u8/myloop2[23].u1/cnt_1" BEL "u8/myloop2[23].u1/cnt_0" BEL
        "u8/myloop2[25].u1/cnt_4" BEL "u8/myloop2[25].u1/cnt_3" BEL
        "u8/myloop2[25].u1/cnt_2" BEL "u8/myloop2[25].u1/cnt_1" BEL
        "u8/myloop2[25].u1/cnt_0" BEL "u8/myloop2[24].u1/cnt_4" BEL
        "u8/myloop2[24].u1/cnt_3" BEL "u8/myloop2[24].u1/cnt_2" BEL
        "u8/myloop2[24].u1/cnt_1" BEL "u8/myloop2[24].u1/cnt_0" BEL
        "u8/myloop2[26].u1/cnt_4" BEL "u8/myloop2[26].u1/cnt_3" BEL
        "u8/myloop2[26].u1/cnt_2" BEL "u8/myloop2[26].u1/cnt_1" BEL
        "u8/myloop2[26].u1/cnt_0" BEL "u8/myloop2[28].u1/cnt_4" BEL
        "u8/myloop2[28].u1/cnt_3" BEL "u8/myloop2[28].u1/cnt_2" BEL
        "u8/myloop2[28].u1/cnt_1" BEL "u8/myloop2[28].u1/cnt_0" BEL
        "u8/myloop2[27].u1/cnt_4" BEL "u8/myloop2[27].u1/cnt_3" BEL
        "u8/myloop2[27].u1/cnt_2" BEL "u8/myloop2[27].u1/cnt_1" BEL
        "u8/myloop2[27].u1/cnt_0" BEL "u8/myloop2[29].u1/cnt_4" BEL
        "u8/myloop2[29].u1/cnt_3" BEL "u8/myloop2[29].u1/cnt_2" BEL
        "u8/myloop2[29].u1/cnt_1" BEL "u8/myloop2[29].u1/cnt_0" BEL
        "u8/myloop2[31].u1/cnt_4" BEL "u8/myloop2[31].u1/cnt_3" BEL
        "u8/myloop2[31].u1/cnt_2" BEL "u8/myloop2[31].u1/cnt_1" BEL
        "u8/myloop2[31].u1/cnt_0" BEL "u8/myloop2[30].u1/cnt_4" BEL
        "u8/myloop2[30].u1/cnt_3" BEL "u8/myloop2[30].u1/cnt_2" BEL
        "u8/myloop2[30].u1/cnt_1" BEL "u8/myloop2[30].u1/cnt_0" BEL
        "u8/myloop2[0].u1/clr" BEL "u8/myloop2[1].u1/clr" BEL
        "u8/myloop2[2].u1/clr" BEL "u8/myloop2[3].u1/clr" BEL
        "u8/myloop2[4].u1/clr" BEL "u8/myloop2[5].u1/clr" BEL
        "u8/myloop2[6].u1/clr" BEL "u8/myloop2[7].u1/clr" BEL
        "u8/myloop2[8].u1/clr" BEL "u8/myloop2[9].u1/clr" BEL
        "u8/myloop2[10].u1/clr" BEL "u8/myloop2[11].u1/clr" BEL
        "u8/myloop2[12].u1/clr" BEL "u8/myloop2[13].u1/clr" BEL
        "u8/myloop2[14].u1/clr" BEL "u8/myloop2[15].u1/clr" BEL
        "u8/myloop2[16].u1/clr" BEL "u8/myloop2[17].u1/clr" BEL
        "u8/myloop2[18].u1/clr" BEL "u8/myloop2[19].u1/clr" BEL
        "u8/myloop2[20].u1/clr" BEL "u8/myloop2[21].u1/clr" BEL
        "u8/myloop2[22].u1/clr" BEL "u8/myloop2[23].u1/clr" BEL
        "u8/myloop2[24].u1/clr" BEL "u8/myloop2[25].u1/clr" BEL
        "u8/myloop2[26].u1/clr" BEL "u8/myloop2[27].u1/clr" BEL
        "u8/myloop2[28].u1/clr" BEL "u8/myloop2[29].u1/clr" BEL
        "u8/myloop2[30].u1/clr" BEL "u8/myloop2[31].u1/clr" BEL "u8/ddisc_31"
        BEL "u8/ddisc_30" BEL "u8/ddisc_29" BEL "u8/ddisc_28" BEL
        "u8/ddisc_27" BEL "u8/ddisc_26" BEL "u8/ddisc_25" BEL "u8/ddisc_24"
        BEL "u8/ddisc_23" BEL "u8/ddisc_22" BEL "u8/ddisc_21" BEL
        "u8/ddisc_20" BEL "u8/ddisc_19" BEL "u8/ddisc_18" BEL "u8/ddisc_17"
        BEL "u8/ddisc_16" BEL "u8/ddisc_15" BEL "u8/ddisc_14" BEL
        "u8/ddisc_13" BEL "u8/ddisc_12" BEL "u8/ddisc_11" BEL "u8/ddisc_10"
        BEL "u8/ddisc_9" BEL "u8/ddisc_8" BEL "u8/ddisc_7" BEL "u8/ddisc_6"
        BEL "u8/ddisc_5" BEL "u8/ddisc_4" BEL "u8/ddisc_3" BEL "u8/ddisc_2"
        BEL "u8/ddisc_1" BEL "u8/ddisc_0" BEL "u8/disc_31" BEL "u8/disc_30"
        BEL "u8/disc_29" BEL "u8/disc_28" BEL "u8/disc_27" BEL "u8/disc_26"
        BEL "u8/disc_25" BEL "u8/disc_24" BEL "u8/disc_23" BEL "u8/disc_22"
        BEL "u8/disc_21" BEL "u8/disc_20" BEL "u8/disc_19" BEL "u8/disc_18"
        BEL "u8/disc_17" BEL "u8/disc_16" BEL "u8/disc_15" BEL "u8/disc_14"
        BEL "u8/disc_13" BEL "u8/disc_12" BEL "u8/disc_11" BEL "u8/disc_10"
        BEL "u8/disc_9" BEL "u8/disc_8" BEL "u8/disc_7" BEL "u8/disc_6" BEL
        "u8/disc_5" BEL "u8/disc_4" BEL "u8/disc_3" BEL "u8/disc_2" BEL
        "u8/disc_1" BEL "u8/disc_0" BEL "u8/local_trig_reg" BEL
        "u8/trig_ch_31" BEL "u8/trig_ch_30" BEL "u8/trig_ch_29" BEL
        "u8/trig_ch_28" BEL "u8/trig_ch_27" BEL "u8/trig_ch_26" BEL
        "u8/trig_ch_25" BEL "u8/trig_ch_24" BEL "u8/trig_ch_23" BEL
        "u8/trig_ch_22" BEL "u8/trig_ch_21" BEL "u8/trig_ch_20" BEL
        "u8/trig_ch_19" BEL "u8/trig_ch_18" BEL "u8/trig_ch_17" BEL
        "u8/trig_ch_16" BEL "u8/trig_ch_15" BEL "u8/trig_ch_14" BEL
        "u8/trig_ch_13" BEL "u8/trig_ch_12" BEL "u8/trig_ch_11" BEL
        "u8/trig_ch_10" BEL "u8/trig_ch_9" BEL "u8/trig_ch_8" BEL
        "u8/trig_ch_7" BEL "u8/trig_ch_6" BEL "u8/trig_ch_5" BEL
        "u8/trig_ch_4" BEL "u8/trig_ch_3" BEL "u8/trig_ch_2" BEL
        "u8/trig_ch_1" BEL "u8/trig_ch_0" BEL "u16/u1/cnt_4" BEL
        "u16/u1/cnt_3" BEL "u16/u1/cnt_2" BEL "u16/u1/cnt_1" BEL
        "u16/u1/cnt_0" BEL "u16/u1/usbok" BEL "u16/u1/usb_on" BEL
        "u16/u1/usb_a_1" BEL "u16/u1/usb_a_0" BEL "u16/u1/usb_rflag_1" BEL
        "u16/u1/usb_rflag_0" BEL "u16/u1/usb_wflag" BEL "u16/u1/usb_sudmp_reg"
        BEL "u16/u1/mlrfg" BEL "u16/u1/uden" BEL "u16/u1/ucen" BEL
        "u16/u1/pusb_a_1" BEL "u16/u1/pusb_a_0" BEL "u16/u4/usb_ocd_reg_31"
        BEL "u16/u4/usb_ocd_reg_30" BEL "u16/u4/usb_ocd_reg_29" BEL
        "u16/u4/usb_ocd_reg_28" BEL "u16/u4/usb_ocd_reg_27" BEL
        "u16/u4/usb_ocd_reg_26" BEL "u16/u4/usb_ocd_reg_25" BEL
        "u16/u4/usb_ocd_reg_24" BEL "u16/u4/usb_ocd_reg_23" BEL
        "u16/u4/usb_ocd_reg_22" BEL "u16/u4/usb_ocd_reg_21" BEL
        "u16/u4/usb_ocd_reg_20" BEL "u16/u4/usb_ocd_reg_19" BEL
        "u16/u4/usb_ocd_reg_18" BEL "u16/u4/usb_ocd_reg_17" BEL
        "u16/u4/usb_ocd_reg_16" BEL "u16/u4/usb_ocd_reg_15" BEL
        "u16/u4/usb_ocd_reg_14" BEL "u16/u4/usb_ocd_reg_13" BEL
        "u16/u4/usb_ocd_reg_12" BEL "u16/u4/usb_ocd_reg_11" BEL
        "u16/u4/usb_ocd_reg_10" BEL "u16/u4/usb_ocd_reg_9" BEL
        "u16/u4/usb_ocd_reg_8" BEL "u16/u4/usb_ocd_reg_7" BEL
        "u16/u4/usb_ocd_reg_6" BEL "u16/u4/usb_ocd_reg_5" BEL
        "u16/u4/usb_ocd_reg_4" BEL "u16/u4/usb_ocd_reg_3" BEL
        "u16/u4/usb_ocd_reg_2" BEL "u16/u4/usb_ocd_reg_1" BEL
        "u16/u4/usb_ocd_reg_0" BEL "u16/u4/pusb_ocd_31" BEL
        "u16/u4/pusb_ocd_30" BEL "u16/u4/pusb_ocd_29" BEL "u16/u4/pusb_ocd_28"
        BEL "u16/u4/pusb_ocd_27" BEL "u16/u4/pusb_ocd_26" BEL
        "u16/u4/pusb_ocd_25" BEL "u16/u4/pusb_ocd_24" BEL "u16/u4/pusb_ocd_23"
        BEL "u16/u4/pusb_ocd_22" BEL "u16/u4/pusb_ocd_21" BEL
        "u16/u4/pusb_ocd_20" BEL "u16/u4/pusb_ocd_19" BEL "u16/u4/pusb_ocd_18"
        BEL "u16/u4/pusb_ocd_17" BEL "u16/u4/pusb_ocd_16" BEL
        "u16/u4/pusb_ocd_15" BEL "u16/u4/pusb_ocd_14" BEL "u16/u4/pusb_ocd_13"
        BEL "u16/u4/pusb_ocd_12" BEL "u16/u4/pusb_ocd_11" BEL
        "u16/u4/pusb_ocd_10" BEL "u16/u4/pusb_ocd_9" BEL "u16/u4/pusb_ocd_8"
        BEL "u16/u4/pusb_ocd_7" BEL "u16/u4/pusb_ocd_6" BEL
        "u16/u4/pusb_ocd_5" BEL "u16/u4/pusb_ocd_4" BEL "u16/u4/pusb_ocd_3"
        BEL "u16/u4/pusb_ocd_2" BEL "u16/u4/pusb_ocd_1" BEL
        "u16/u4/pusb_ocd_0" BEL "u16/u3/srl16e_dpusb_pktend" BEL
        "u16/u3/srl16e_dtcnt" BEL "u16/u3/srl16e_pusb_ecd" BEL
        "u16/u3/srl16e_dusb_sudmp" BEL "u16/u3/racnt_29" BEL "u16/u3/racnt_28"
        BEL "u16/u3/racnt_27" BEL "u16/u3/racnt_26" BEL "u16/u3/racnt_25" BEL
        "u16/u3/racnt_24" BEL "u16/u3/racnt_23" BEL "u16/u3/racnt_22" BEL
        "u16/u3/racnt_21" BEL "u16/u3/racnt_20" BEL "u16/u3/racnt_19" BEL
        "u16/u3/racnt_18" BEL "u16/u3/racnt_17" BEL "u16/u3/racnt_16" BEL
        "u16/u3/racnt_15" BEL "u16/u3/racnt_14" BEL "u16/u3/racnt_13" BEL
        "u16/u3/racnt_12" BEL "u16/u3/racnt_11" BEL "u16/u3/racnt_10" BEL
        "u16/u3/racnt_9" BEL "u16/u3/racnt_8" BEL "u16/u3/racnt_7" BEL
        "u16/u3/racnt_6" BEL "u16/u3/racnt_5" BEL "u16/u3/racnt_4" BEL
        "u16/u3/racnt_3" BEL "u16/u3/racnt_2" BEL "u16/u3/racnt_1" BEL
        "u16/u3/racnt_0" BEL "u16/u3/cnt_10" BEL "u16/u3/cnt_9" BEL
        "u16/u3/cnt_11" BEL "u16/u3/cnt_8" BEL "u16/u3/cnt_7" BEL
        "u16/u3/cnt_5" BEL "u16/u3/cnt_4" BEL "u16/u3/cnt_6" BEL
        "u16/u3/cnt_3" BEL "u16/u3/cnt_2" BEL "u16/u3/cnt_0" BEL
        "u16/u3/cnt_1" BEL "u16/u3/drdtc" BEL "u16/u3/rdtc" BEL
        "u16/u3/saddr_11" BEL "u16/u3/saddr_10" BEL "u16/u3/saddr_9" BEL
        "u16/u3/saddr_8" BEL "u16/u3/saddr_7" BEL "u16/u3/saddr_6" BEL
        "u16/u3/saddr_5" BEL "u16/u3/saddr_4" BEL "u16/u3/saddr_3" BEL
        "u16/u3/saddr_2" BEL "u16/u3/saddr_1" BEL "u16/u3/saddr_0" BEL
        "u16/u3/data_fifo_raddr_reg_12" BEL "u16/u3/data_fifo_raddr_reg_11"
        BEL "u16/u3/data_fifo_raddr_reg_10" BEL "u16/u3/data_fifo_raddr_reg_9"
        BEL "u16/u3/data_fifo_raddr_reg_8" BEL "u16/u3/data_fifo_raddr_reg_7"
        BEL "u16/u3/data_fifo_raddr_reg_6" BEL "u16/u3/data_fifo_raddr_reg_5"
        BEL "u16/u3/data_fifo_raddr_reg_4" BEL "u16/u3/data_fifo_raddr_reg_3"
        BEL "u16/u3/data_fifo_raddr_reg_2" BEL "u16/u3/data_fifo_raddr_reg_1"
        BEL "u16/u3/data_fifo_raddr_reg_0" BEL "u16/u3/usb_bufn_reg" BEL
        "u16/u3/usb_eudmp_reg" BEL "u16/u3/usb_wr" BEL "u16/u3/usb_ecd_31" BEL
        "u16/u3/usb_ecd_30" BEL "u16/u3/usb_ecd_29" BEL "u16/u3/usb_ecd_28"
        BEL "u16/u3/usb_ecd_27" BEL "u16/u3/usb_ecd_26" BEL
        "u16/u3/usb_ecd_25" BEL "u16/u3/usb_ecd_24" BEL "u16/u3/usb_ecd_23"
        BEL "u16/u3/usb_ecd_22" BEL "u16/u3/usb_ecd_21" BEL
        "u16/u3/usb_ecd_20" BEL "u16/u3/usb_ecd_19" BEL "u16/u3/usb_ecd_18"
        BEL "u16/u3/usb_ecd_17" BEL "u16/u3/usb_ecd_16" BEL
        "u16/u3/usb_ecd_15" BEL "u16/u3/usb_ecd_14" BEL "u16/u3/usb_ecd_13"
        BEL "u16/u3/usb_ecd_12" BEL "u16/u3/usb_ecd_11" BEL
        "u16/u3/usb_ecd_10" BEL "u16/u3/usb_ecd_9" BEL "u16/u3/usb_ecd_8" BEL
        "u16/u3/usb_ecd_7" BEL "u16/u3/usb_ecd_6" BEL "u16/u3/usb_ecd_5" BEL
        "u16/u3/usb_ecd_4" BEL "u16/u3/usb_ecd_3" BEL "u16/u3/usb_ecd_2" BEL
        "u16/u3/usb_ecd_1" BEL "u16/u3/usb_ecd_0" BEL "u16/u3/usb_rmux_reg"
        BEL "u16/u3/clr" BEL "u16/u3/pusb_pktend" BEL "u16/u3/raclr" BEL
        "u16/u3/tcnt" BEL "u16/u3/enpke" BEL "u16/u2/srl16e_endat" BEL
        "u16/u2/usb_addr_reg_12" BEL "u16/u2/usb_addr_reg_11" BEL
        "u16/u2/usb_addr_reg_10" BEL "u16/u2/usb_addr_reg_9" BEL
        "u16/u2/usb_addr_reg_8" BEL "u16/u2/usb_addr_reg_7" BEL
        "u16/u2/usb_addr_reg_6" BEL "u16/u2/usb_addr_reg_5" BEL
        "u16/u2/usb_addr_reg_4" BEL "u16/u2/usb_addr_reg_3" BEL
        "u16/u2/usb_addr_reg_2" BEL "u16/u2/usb_addr_reg_1" BEL
        "u16/u2/usb_addr_reg_0" BEL "u16/u2/usb_oe" BEL
        "u16/u2/usb_rucnt_reg_29" BEL "u16/u2/usb_rucnt_reg_28" BEL
        "u16/u2/usb_rucnt_reg_27" BEL "u16/u2/usb_rucnt_reg_26" BEL
        "u16/u2/usb_rucnt_reg_25" BEL "u16/u2/usb_rucnt_reg_24" BEL
        "u16/u2/usb_rucnt_reg_23" BEL "u16/u2/usb_rucnt_reg_22" BEL
        "u16/u2/usb_rucnt_reg_21" BEL "u16/u2/usb_rucnt_reg_20" BEL
        "u16/u2/usb_rucnt_reg_19" BEL "u16/u2/usb_rucnt_reg_18" BEL
        "u16/u2/usb_rucnt_reg_17" BEL "u16/u2/usb_rucnt_reg_16" BEL
        "u16/u2/usb_rucnt_reg_15" BEL "u16/u2/usb_rucnt_reg_14" BEL
        "u16/u2/usb_rucnt_reg_13" BEL "u16/u2/usb_rucnt_reg_12" BEL
        "u16/u2/usb_rucnt_reg_11" BEL "u16/u2/usb_rucnt_reg_10" BEL
        "u16/u2/usb_rucnt_reg_9" BEL "u16/u2/usb_rucnt_reg_8" BEL
        "u16/u2/usb_rucnt_reg_7" BEL "u16/u2/usb_rucnt_reg_6" BEL
        "u16/u2/usb_rucnt_reg_5" BEL "u16/u2/usb_rucnt_reg_4" BEL
        "u16/u2/usb_rucnt_reg_3" BEL "u16/u2/usb_rucnt_reg_2" BEL
        "u16/u2/usb_rucnt_reg_1" BEL "u16/u2/usb_rucnt_reg_0" BEL
        "u16/u2/enaddr" BEL "u16/u2/usb_rd" BEL "u16/u2/pusb_rd" BEL
        "u16/u2/dusb_sucom" BEL "u16/u2/lcd_31" BEL "u16/u2/lcd_30" BEL
        "u16/u2/lcd_29" BEL "u16/u2/lcd_28" BEL "u16/u2/lcd_27" BEL
        "u16/u2/lcd_26" BEL "u16/u2/lcd_25" BEL "u16/u2/lcd_24" BEL
        "u16/u2/lcd_23" BEL "u16/u2/lcd_22" BEL "u16/u2/lcd_21" BEL
        "u16/u2/lcd_20" BEL "u16/u2/lcd_19" BEL "u16/u2/lcd_18" BEL
        "u16/u2/lcd_17" BEL "u16/u2/lcd_16" BEL "u16/u2/lcd_15" BEL
        "u16/u2/lcd_14" BEL "u16/u2/lcd_13" BEL "u16/u2/lcd_12" BEL
        "u16/u2/lcd_11" BEL "u16/u2/lcd_10" BEL "u16/u2/lcd_9" BEL
        "u16/u2/lcd_8" BEL "u16/u2/lcd_7" BEL "u16/u2/lcd_6" BEL
        "u16/u2/lcd_5" BEL "u16/u2/lcd_4" BEL "u16/u2/lcd_3" BEL
        "u16/u2/lcd_2" BEL "u16/u2/lcd_1" BEL "u16/u2/lcd_0" BEL
        "u1/oddr_pclk" BEL "u1/srl16e_dlocked_pri" BEL
        "u1/srl16e_dreset_refclk" BEL "u2/u4/local_ftime_reg_6" BEL
        "u2/u4/local_ftime_reg_5" BEL "u2/u4/local_ftime_reg_4" BEL
        "u2/u4/local_ftime_reg_3" BEL "u2/u4/local_ftime_reg_2" BEL
        "u2/u4/local_ftime_reg_1" BEL "u2/u4/local_ftime_reg_0" BEL
        "u2/u4/cnt_6" BEL "u2/u4/cnt_5" BEL "u2/u4/cnt_4" BEL "u2/u4/cnt_3"
        BEL "u2/u4/cnt_2" BEL "u2/u4/cnt_1" BEL "u2/u4/cnt_0" BEL
        "u2/u4/trig_number_reg_31" BEL "u2/u4/trig_number_reg_30" BEL
        "u2/u4/trig_number_reg_29" BEL "u2/u4/trig_number_reg_28" BEL
        "u2/u4/trig_number_reg_27" BEL "u2/u4/trig_number_reg_26" BEL
        "u2/u4/trig_number_reg_25" BEL "u2/u4/trig_number_reg_24" BEL
        "u2/u4/trig_number_reg_23" BEL "u2/u4/trig_number_reg_22" BEL
        "u2/u4/trig_number_reg_21" BEL "u2/u4/trig_number_reg_20" BEL
        "u2/u4/trig_number_reg_19" BEL "u2/u4/trig_number_reg_18" BEL
        "u2/u4/trig_number_reg_17" BEL "u2/u4/trig_number_reg_16" BEL
        "u2/u4/trig_number_reg_15" BEL "u2/u4/trig_number_reg_14" BEL
        "u2/u4/trig_number_reg_13" BEL "u2/u4/trig_number_reg_12" BEL
        "u2/u4/trig_number_reg_11" BEL "u2/u4/trig_number_reg_10" BEL
        "u2/u4/trig_number_reg_9" BEL "u2/u4/trig_number_reg_8" BEL
        "u2/u4/trig_number_reg_7" BEL "u2/u4/trig_number_reg_6" BEL
        "u2/u4/trig_number_reg_5" BEL "u2/u4/trig_number_reg_4" BEL
        "u2/u4/trig_number_reg_3" BEL "u2/u4/trig_number_reg_2" BEL
        "u2/u4/trig_number_reg_1" BEL "u2/u4/trig_number_reg_0" BEL
        "u2/u4/trig_ctime_reg_47" BEL "u2/u4/trig_ctime_reg_46" BEL
        "u2/u4/trig_ctime_reg_45" BEL "u2/u4/trig_ctime_reg_44" BEL
        "u2/u4/trig_ctime_reg_43" BEL "u2/u4/trig_ctime_reg_42" BEL
        "u2/u4/trig_ctime_reg_41" BEL "u2/u4/trig_ctime_reg_40" BEL
        "u2/u4/trig_ctime_reg_39" BEL "u2/u4/trig_ctime_reg_38" BEL
        "u2/u4/trig_ctime_reg_37" BEL "u2/u4/trig_ctime_reg_36" BEL
        "u2/u4/trig_ctime_reg_35" BEL "u2/u4/trig_ctime_reg_34" BEL
        "u2/u4/trig_ctime_reg_33" BEL "u2/u4/trig_ctime_reg_32" BEL
        "u2/u4/trig_ctime_reg_31" BEL "u2/u4/trig_ctime_reg_30" BEL
        "u2/u4/trig_ctime_reg_29" BEL "u2/u4/trig_ctime_reg_28" BEL
        "u2/u4/trig_ctime_reg_27" BEL "u2/u4/trig_ctime_reg_26" BEL
        "u2/u4/trig_ctime_reg_25" BEL "u2/u4/trig_ctime_reg_24" BEL
        "u2/u4/trig_ctime_reg_23" BEL "u2/u4/trig_ctime_reg_22" BEL
        "u2/u4/trig_ctime_reg_21" BEL "u2/u4/trig_ctime_reg_20" BEL
        "u2/u4/trig_ctime_reg_19" BEL "u2/u4/trig_ctime_reg_18" BEL
        "u2/u4/trig_ctime_reg_17" BEL "u2/u4/trig_ctime_reg_16" BEL
        "u2/u4/trig_ctime_reg_15" BEL "u2/u4/trig_ctime_reg_14" BEL
        "u2/u4/trig_ctime_reg_13" BEL "u2/u4/trig_ctime_reg_12" BEL
        "u2/u4/trig_ctime_reg_11" BEL "u2/u4/trig_ctime_reg_10" BEL
        "u2/u4/trig_ctime_reg_9" BEL "u2/u4/trig_ctime_reg_8" BEL
        "u2/u4/trig_ctime_reg_7" BEL "u2/u4/trig_ctime_reg_6" BEL
        "u2/u4/trig_ctime_reg_5" BEL "u2/u4/trig_ctime_reg_4" BEL
        "u2/u4/trig_ctime_reg_3" BEL "u2/u4/trig_ctime_reg_2" BEL
        "u2/u4/trig_ctime_reg_1" BEL "u2/u4/trig_ctime_reg_0" BEL
        "u2/u4/run_number_reg_15" BEL "u2/u4/run_number_reg_14" BEL
        "u2/u4/run_number_reg_13" BEL "u2/u4/run_number_reg_12" BEL
        "u2/u4/run_number_reg_11" BEL "u2/u4/run_number_reg_10" BEL
        "u2/u4/run_number_reg_9" BEL "u2/u4/run_number_reg_8" BEL
        "u2/u4/run_number_reg_7" BEL "u2/u4/run_number_reg_6" BEL
        "u2/u4/run_number_reg_5" BEL "u2/u4/run_number_reg_4" BEL
        "u2/u4/run_number_reg_3" BEL "u2/u4/run_number_reg_2" BEL
        "u2/u4/run_number_reg_1" BEL "u2/u4/run_number_reg_0" BEL
        "u2/u4/trig_type_reg_1" BEL "u2/u4/trig_type_reg_0" BEL
        "u2/u4/trig_ftime_reg_6" BEL "u2/u4/trig_ftime_reg_5" BEL
        "u2/u4/trig_ftime_reg_4" BEL "u2/u4/trig_ftime_reg_3" BEL
        "u2/u4/trig_ftime_reg_2" BEL "u2/u4/trig_ftime_reg_1" BEL
        "u2/u4/trig_ftime_reg_0" BEL "u2/u4/drs_clk_3" BEL "u2/u4/drs_clk_2"
        BEL "u2/u4/drs_clk_1" BEL "u2/u4/drs_clk_0" BEL "u2/u4/adc_clk_3" BEL
        "u2/u4/adc_clk_2" BEL "u2/u4/adc_clk_1" BEL "u2/u4/adc_clk_0" BEL
        "u2/u4/pdrs_clk" BEL "u2/u4/padc_clk" BEL "u2/u4/adc_en_reg" BEL
        "u2/u4/trig_sr_47" BEL "u2/u4/trig_sr_46" BEL "u2/u4/trig_sr_45" BEL
        "u2/u4/trig_sr_44" BEL "u2/u4/trig_sr_43" BEL "u2/u4/trig_sr_42" BEL
        "u2/u4/trig_sr_41" BEL "u2/u4/trig_sr_40" BEL "u2/u4/trig_sr_39" BEL
        "u2/u4/trig_sr_38" BEL "u2/u4/trig_sr_37" BEL "u2/u4/trig_sr_36" BEL
        "u2/u4/trig_sr_35" BEL "u2/u4/trig_sr_34" BEL "u2/u4/trig_sr_33" BEL
        "u2/u4/trig_sr_32" BEL "u2/u4/trig_sr_31" BEL "u2/u4/trig_sr_30" BEL
        "u2/u4/trig_sr_29" BEL "u2/u4/trig_sr_28" BEL "u2/u4/trig_sr_27" BEL
        "u2/u4/trig_sr_26" BEL "u2/u4/trig_sr_25" BEL "u2/u4/trig_sr_24" BEL
        "u2/u4/trig_sr_23" BEL "u2/u4/trig_sr_22" BEL "u2/u4/trig_sr_21" BEL
        "u2/u4/trig_sr_20" BEL "u2/u4/trig_sr_19" BEL "u2/u4/trig_sr_18" BEL
        "u2/u4/trig_sr_17" BEL "u2/u4/trig_sr_16" BEL "u2/u4/trig_sr_15" BEL
        "u2/u4/trig_sr_14" BEL "u2/u4/trig_sr_13" BEL "u2/u4/trig_sr_12" BEL
        "u2/u4/trig_sr_11" BEL "u2/u4/trig_sr_10" BEL "u2/u4/trig_sr_9" BEL
        "u2/u4/trig_sr_8" BEL "u2/u4/trig_sr_7" BEL "u2/u4/trig_sr_6" BEL
        "u2/u4/trig_sr_5" BEL "u2/u4/trig_sr_4" BEL "u2/u4/trig_sr_3" BEL
        "u2/u4/trig_sr_2" BEL "u2/u4/trig_sr_1" BEL "u2/u4/trig_sr_0" BEL
        "u2/u4/reg_raddr_reg_4" BEL "u2/u4/reg_raddr_reg_3" BEL
        "u2/u4/reg_raddr_reg_2" BEL "u2/u4/reg_raddr_reg_1" BEL
        "u2/u4/reg_raddr_reg_0" BEL "u2/u4/get_run_n" BEL
        "u2/u4/reg_latch_reg" BEL "u2/u4/midmat" BEL "u2/u4/reg_wdata_reg_27"
        BEL "u2/u4/reg_wdata_reg_26" BEL "u2/u4/reg_wdata_reg_25" BEL
        "u2/u4/reg_wdata_reg_24" BEL "u2/u4/reg_wdata_reg_23" BEL
        "u2/u4/reg_wdata_reg_22" BEL "u2/u4/reg_wdata_reg_21" BEL
        "u2/u4/reg_wdata_reg_20" BEL "u2/u4/reg_wdata_reg_19" BEL
        "u2/u4/reg_wdata_reg_18" BEL "u2/u4/reg_wdata_reg_17" BEL
        "u2/u4/reg_wdata_reg_16" BEL "u2/u4/reg_wdata_reg_15" BEL
        "u2/u4/reg_wdata_reg_14" BEL "u2/u4/reg_wdata_reg_13" BEL
        "u2/u4/reg_wdata_reg_12" BEL "u2/u4/reg_wdata_reg_11" BEL
        "u2/u4/reg_wdata_reg_10" BEL "u2/u4/reg_wdata_reg_9" BEL
        "u2/u4/reg_wdata_reg_8" BEL "u2/u4/reg_wdata_reg_7" BEL
        "u2/u4/reg_wdata_reg_6" BEL "u2/u4/reg_wdata_reg_5" BEL
        "u2/u4/reg_wdata_reg_4" BEL "u2/u4/reg_wdata_reg_3" BEL
        "u2/u4/reg_wdata_reg_2" BEL "u2/u4/reg_wdata_reg_1" BEL
        "u2/u4/reg_wdata_reg_0" BEL "u2/u4/sendcom_reg" BEL
        "u2/u4/reg_rch_reg_4" BEL "u2/u4/reg_rch_reg_3" BEL
        "u2/u4/reg_rch_reg_2" BEL "u2/u4/reg_rch_reg_1" BEL
        "u2/u4/reg_rch_reg_0" BEL "u2/u4/reg_wch_reg_4" BEL
        "u2/u4/reg_wch_reg_3" BEL "u2/u4/reg_wch_reg_2" BEL
        "u2/u4/reg_wch_reg_1" BEL "u2/u4/reg_wch_reg_0" BEL
        "u2/u4/reg_waddr_reg_5" BEL "u2/u4/reg_waddr_reg_4" BEL
        "u2/u4/reg_waddr_reg_3" BEL "u2/u4/reg_waddr_reg_2" BEL
        "u2/u4/reg_waddr_reg_1" BEL "u2/u4/reg_waddr_reg_0" BEL
        "u2/u4/command_reg_5" BEL "u2/u4/command_reg_4" BEL
        "u2/u4/command_reg_3" BEL "u2/u4/command_reg_2" BEL
        "u2/u4/command_reg_1" BEL "u2/u4/get_trg_n" BEL "u2/u4/get_ctime" BEL
        "u2/u4/get_type" BEL "u2/u4/clr" BEL "u2/u4/get_ftime" BEL
        "u2/u4/reg_rd_reg" BEL "u2/u4/enwrite" BEL "u2/u4/local_ctime_reg_47"
        BEL "u2/u4/local_ctime_reg_46" BEL "u2/u4/local_ctime_reg_45" BEL
        "u2/u4/local_ctime_reg_44" BEL "u2/u4/local_ctime_reg_43" BEL
        "u2/u4/local_ctime_reg_42" BEL "u2/u4/local_ctime_reg_41" BEL
        "u2/u4/local_ctime_reg_40" BEL "u2/u4/local_ctime_reg_39" BEL
        "u2/u4/local_ctime_reg_38" BEL "u2/u4/local_ctime_reg_37" BEL
        "u2/u4/local_ctime_reg_36" BEL "u2/u4/local_ctime_reg_35" BEL
        "u2/u4/local_ctime_reg_34" BEL "u2/u4/local_ctime_reg_33" BEL
        "u2/u4/local_ctime_reg_32" BEL "u2/u4/local_ctime_reg_31" BEL
        "u2/u4/local_ctime_reg_30" BEL "u2/u4/local_ctime_reg_29" BEL
        "u2/u4/local_ctime_reg_28" BEL "u2/u4/local_ctime_reg_27" BEL
        "u2/u4/local_ctime_reg_26" BEL "u2/u4/local_ctime_reg_25" BEL
        "u2/u4/local_ctime_reg_24" BEL "u2/u4/local_ctime_reg_23" BEL
        "u2/u4/local_ctime_reg_22" BEL "u2/u4/local_ctime_reg_21" BEL
        "u2/u4/local_ctime_reg_20" BEL "u2/u4/local_ctime_reg_19" BEL
        "u2/u4/local_ctime_reg_18" BEL "u2/u4/local_ctime_reg_17" BEL
        "u2/u4/local_ctime_reg_16" BEL "u2/u4/local_ctime_reg_15" BEL
        "u2/u4/local_ctime_reg_14" BEL "u2/u4/local_ctime_reg_13" BEL
        "u2/u4/local_ctime_reg_12" BEL "u2/u4/local_ctime_reg_11" BEL
        "u2/u4/local_ctime_reg_10" BEL "u2/u4/local_ctime_reg_9" BEL
        "u2/u4/local_ctime_reg_8" BEL "u2/u4/local_ctime_reg_7" BEL
        "u2/u4/local_ctime_reg_6" BEL "u2/u4/local_ctime_reg_5" BEL
        "u2/u4/local_ctime_reg_4" BEL "u2/u4/local_ctime_reg_3" BEL
        "u2/u4/local_ctime_reg_2" BEL "u2/u4/local_ctime_reg_1" BEL
        "u2/u4/local_ctime_reg_0" BEL "u2/u6/muxcnt_3" BEL "u2/u6/muxcnt_2"
        BEL "u2/u6/muxcnt_1" BEL "u2/u6/muxcnt_0" BEL "u2/u6/sdout_7" BEL
        "u2/u6/sdout_6" BEL "u2/u6/sdout_5" BEL "u2/u6/sdout_4" BEL
        "u2/u6/sdout_3" BEL "u2/u6/sdout_2" BEL "u2/u6/sdout_1" BEL
        "u2/u6/sdout_0" BEL "u2/u6/daddmux" BEL "u2/u6/clr" BEL
        "u2/u6/charisk" BEL "u2/u7/cnt_2" BEL "u2/u7/cnt_1" BEL "u2/u7/cnt_0"
        BEL "u2/u7/trig_sr_1" BEL "u2/u7/trig_sr_0" BEL "u2/u7/mod_din_reg_31"
        BEL "u2/u7/mod_din_reg_30" BEL "u2/u7/mod_din_reg_29" BEL
        "u2/u7/mod_din_reg_28" BEL "u2/u7/mod_din_reg_27" BEL
        "u2/u7/mod_din_reg_26" BEL "u2/u7/mod_din_reg_25" BEL
        "u2/u7/mod_din_reg_24" BEL "u2/u7/mod_din_reg_23" BEL
        "u2/u7/mod_din_reg_22" BEL "u2/u7/mod_din_reg_21" BEL
        "u2/u7/mod_din_reg_20" BEL "u2/u7/mod_din_reg_19" BEL
        "u2/u7/mod_din_reg_18" BEL "u2/u7/mod_din_reg_17" BEL
        "u2/u7/mod_din_reg_16" BEL "u2/u7/mod_din_reg_15" BEL
        "u2/u7/mod_din_reg_14" BEL "u2/u7/mod_din_reg_13" BEL
        "u2/u7/mod_din_reg_12" BEL "u2/u7/mod_din_reg_11" BEL
        "u2/u7/mod_din_reg_10" BEL "u2/u7/mod_din_reg_9" BEL
        "u2/u7/mod_din_reg_8" BEL "u2/u7/mod_din_reg_7" BEL
        "u2/u7/mod_din_reg_6" BEL "u2/u7/mod_din_reg_5" BEL
        "u2/u7/mod_din_reg_4" BEL "u2/u7/mod_din_reg_3" BEL
        "u2/u7/mod_din_reg_2" BEL "u2/u7/mod_din_reg_1" BEL
        "u2/u7/mod_din_reg_0" BEL "u2/u7/sendpkt" BEL "u2/u7/clr" BEL
        "u2/u1/srl16e_densync5" BEL "u2/u1/srl16e_densync4" BEL
        "u2/u1/srl16e_densync3" BEL "u2/u1/srl16e_densync2" BEL
        "u2/u1/srl16e_densync1" BEL "u2/u1/acnt_0_9" BEL "u2/u1/acnt_0_8" BEL
        "u2/u1/acnt_0_7" BEL "u2/u1/acnt_0_6" BEL "u2/u1/acnt_0_5" BEL
        "u2/u1/acnt_0_4" BEL "u2/u1/acnt_0_3" BEL "u2/u1/acnt_0_2" BEL
        "u2/u1/acnt_0_1" BEL "u2/u1/acnt_0_0" BEL "u2/u1/fcnt_reg_6" BEL
        "u2/u1/cnt_9" BEL "u2/u1/cnt_8" BEL "u2/u1/cnt_7" BEL "u2/u1/cnt_6"
        BEL "u2/u1/cnt_5" BEL "u2/u1/cnt_4" BEL "u2/u1/cnt_3" BEL
        "u2/u1/cnt_2" BEL "u2/u1/cnt_1" BEL "u2/u1/cnt_0" BEL
        "u2/u1/fcnt_reg_5" BEL "u2/u1/fcnt_reg_4" BEL "u2/u1/fcnt_reg_2" BEL
        "u2/u1/fcnt_reg_1" BEL "u2/u1/fcnt_reg_3" BEL "u2/u1/fcnt_reg_0" BEL
        "u2/u1/acnt_2_9" BEL "u2/u1/acnt_2_8" BEL "u2/u1/acnt_2_7" BEL
        "u2/u1/acnt_2_6" BEL "u2/u1/acnt_2_5" BEL "u2/u1/acnt_2_4" BEL
        "u2/u1/acnt_2_3" BEL "u2/u1/acnt_2_2" BEL "u2/u1/acnt_2_1" BEL
        "u2/u1/acnt_2_0" BEL "u2/u1/acnt_1_9" BEL "u2/u1/acnt_1_8" BEL
        "u2/u1/acnt_1_7" BEL "u2/u1/acnt_1_6" BEL "u2/u1/acnt_1_5" BEL
        "u2/u1/acnt_1_4" BEL "u2/u1/acnt_1_3" BEL "u2/u1/acnt_1_2" BEL
        "u2/u1/acnt_1_1" BEL "u2/u1/acnt_1_0" BEL "u2/u1/acnt_3_9" BEL
        "u2/u1/acnt_3_8" BEL "u2/u1/acnt_3_7" BEL "u2/u1/acnt_3_6" BEL
        "u2/u1/acnt_3_5" BEL "u2/u1/acnt_3_4" BEL "u2/u1/acnt_3_3" BEL
        "u2/u1/acnt_3_2" BEL "u2/u1/acnt_3_1" BEL "u2/u1/acnt_3_0" BEL
        "u2/u1/atimer_9" BEL "u2/u1/atimer_8" BEL "u2/u1/atimer_7" BEL
        "u2/u1/atimer_6" BEL "u2/u1/atimer_5" BEL "u2/u1/atimer_4" BEL
        "u2/u1/atimer_3" BEL "u2/u1/atimer_2" BEL "u2/u1/atimer_1" BEL
        "u2/u1/atimer_0" BEL "u2/u1/timer_6" BEL "u2/u1/timer_5" BEL
        "u2/u1/timer_4" BEL "u2/u1/timer_3" BEL "u2/u1/timer_2" BEL
        "u2/u1/timer_1" BEL "u2/u1/timer_0" BEL "u2/u1/acomp_5" BEL
        "u2/u1/acomp_4" BEL "u2/u1/acomp_3" BEL "u2/u1/acomp_2" BEL
        "u2/u1/acomp_1" BEL "u2/u1/acomp_0" BEL "u2/u1/lacnt_0_9" BEL
        "u2/u1/lacnt_0_8" BEL "u2/u1/lacnt_0_7" BEL "u2/u1/lacnt_0_6" BEL
        "u2/u1/lacnt_0_5" BEL "u2/u1/lacnt_0_4" BEL "u2/u1/lacnt_0_3" BEL
        "u2/u1/lacnt_0_2" BEL "u2/u1/lacnt_0_1" BEL "u2/u1/lacnt_0_0" BEL
        "u2/u1/lacnt_1_9" BEL "u2/u1/lacnt_1_8" BEL "u2/u1/lacnt_1_7" BEL
        "u2/u1/lacnt_1_6" BEL "u2/u1/lacnt_1_5" BEL "u2/u1/lacnt_1_4" BEL
        "u2/u1/lacnt_1_3" BEL "u2/u1/lacnt_1_2" BEL "u2/u1/lacnt_1_1" BEL
        "u2/u1/lacnt_1_0" BEL "u2/u1/lacnt_2_9" BEL "u2/u1/lacnt_2_8" BEL
        "u2/u1/lacnt_2_7" BEL "u2/u1/lacnt_2_6" BEL "u2/u1/lacnt_2_5" BEL
        "u2/u1/lacnt_2_4" BEL "u2/u1/lacnt_2_3" BEL "u2/u1/lacnt_2_2" BEL
        "u2/u1/lacnt_2_1" BEL "u2/u1/lacnt_2_0" BEL "u2/u1/lacnt_3_9" BEL
        "u2/u1/lacnt_3_8" BEL "u2/u1/lacnt_3_7" BEL "u2/u1/lacnt_3_6" BEL
        "u2/u1/lacnt_3_5" BEL "u2/u1/lacnt_3_4" BEL "u2/u1/lacnt_3_3" BEL
        "u2/u1/lacnt_3_2" BEL "u2/u1/lacnt_3_1" BEL "u2/u1/lacnt_3_0" BEL
        "u2/u1/dsidat" BEL "u2/u1/sidat_reg_1" BEL "u2/u1/sidat_reg_0" BEL
        "u2/u1/acen_3" BEL "u2/u1/acen_2" BEL "u2/u1/acen_1" BEL
        "u2/u1/acen_0" BEL "u2/u1/cd_trig_3" BEL "u2/u1/cd_trig_2" BEL
        "u2/u1/cd_trig_1" BEL "u2/u1/cd_trig_0" BEL "u2/u1/cd_timer_3" BEL
        "u2/u1/cd_timer_2" BEL "u2/u1/cd_timer_1" BEL "u2/u1/cd_timer_0" BEL
        "u2/u1/bd_trig_1" BEL "u2/u1/bd_trig_0" BEL "u2/u1/bd_timer_1" BEL
        "u2/u1/bd_timer_0" BEL "u2/u1/fclr" BEL "u2/u1/clr" BEL "u2/u1/enmat"
        BEL "u2/u1/ensync" BEL "u2/u1/comp_8" BEL "u2/u1/comp_7" BEL
        "u2/u1/comp_6" BEL "u2/u1/comp_5" BEL "u2/u1/comp_4" BEL
        "u2/u1/comp_3" BEL "u2/u1/comp_2" BEL "u2/u1/comp_1" BEL
        "u2/u1/comp_0" BEL "u2/u1/match" BEL "u2/u1/mux_1" BEL "u2/u1/mux_0"
        BEL "u2/u1/aclr" BEL "u2/u5/serdat_9" BEL "u2/u5/serdat_8" BEL
        "u2/u5/serdat_7" BEL "u2/u5/serdat_6" BEL "u2/u5/serdat_5" BEL
        "u2/u5/serdat_4" BEL "u2/u5/serdat_3" BEL "u2/u5/serdat_2" BEL
        "u2/u5/serdat_1" BEL "u2/u5/serdat_0" BEL "u2/u5/adc_trig" BEL
        "u2/u2/olddispm" BEL "u2/u2/olddispp" BEL "u2/u2/chkerr" BEL
        "u2/u2/pnotintable" BEL "u2/u2/pdispminus" BEL "u2/u2/pdispplus" BEL
        "u2/u2/pcharisk" BEL "u2/u2/tcbin_trig_reg_7" BEL
        "u2/u2/tcbin_trig_reg_6" BEL "u2/u2/tcbin_trig_reg_5" BEL
        "u2/u2/tcbin_trig_reg_4" BEL "u2/u2/tcbin_trig_reg_3" BEL
        "u2/u2/tcbin_trig_reg_2" BEL "u2/u2/tcbin_trig_reg_1" BEL
        "u2/u2/tcbin_trig_reg_0" BEL "u2/u2/tcbin_timer_reg_7" BEL
        "u2/u2/tcbin_timer_reg_6" BEL "u2/u2/tcbin_timer_reg_5" BEL
        "u2/u2/tcbin_timer_reg_4" BEL "u2/u2/tcbin_timer_reg_3" BEL
        "u2/u2/tcbin_timer_reg_2" BEL "u2/u2/tcbin_timer_reg_1" BEL
        "u2/u2/tcbin_timer_reg_0" BEL "u2/u2/selk" BEL "u2/u2/pardat_timer_9"
        BEL "u2/u2/pardat_timer_8" BEL "u2/u2/pardat_timer_7" BEL
        "u2/u2/pardat_timer_6" BEL "u2/u2/pardat_timer_5" BEL
        "u2/u2/pardat_timer_4" BEL "u2/u2/pardat_timer_3" BEL
        "u2/u2/pardat_timer_2" BEL "u2/u2/pardat_timer_1" BEL
        "u2/u2/pardat_timer_0" BEL "u2/u2/pardat_trig_9" BEL
        "u2/u2/pardat_trig_8" BEL "u2/u2/pardat_trig_7" BEL
        "u2/u2/pardat_trig_6" BEL "u2/u2/pardat_trig_5" BEL
        "u2/u2/pardat_trig_4" BEL "u2/u2/pardat_trig_3" BEL
        "u2/u2/pardat_trig_2" BEL "u2/u2/pardat_trig_1" BEL
        "u2/u2/pardat_trig_0" BEL "u2/u3/tcb_din_trig_data_reg_27" BEL
        "u2/u3/tcb_din_trig_data_reg_26" BEL "u2/u3/tcb_din_trig_data_reg_25"
        BEL "u2/u3/tcb_din_trig_data_reg_24" BEL
        "u2/u3/tcb_din_trig_data_reg_23" BEL "u2/u3/tcb_din_trig_data_reg_22"
        BEL "u2/u3/tcb_din_trig_data_reg_21" BEL
        "u2/u3/tcb_din_trig_data_reg_20" BEL "u2/u3/tcb_din_trig_data_reg_19"
        BEL "u2/u3/tcb_din_trig_data_reg_18" BEL
        "u2/u3/tcb_din_trig_data_reg_17" BEL "u2/u3/tcb_din_trig_data_reg_16"
        BEL "u2/u3/tcb_din_trig_data_reg_15" BEL
        "u2/u3/tcb_din_trig_data_reg_14" BEL "u2/u3/tcb_din_trig_data_reg_13"
        BEL "u2/u3/tcb_din_trig_data_reg_12" BEL
        "u2/u3/tcb_din_trig_data_reg_11" BEL "u2/u3/tcb_din_trig_data_reg_10"
        BEL "u2/u3/tcb_din_trig_data_reg_9" BEL
        "u2/u3/tcb_din_trig_data_reg_8" BEL "u2/u3/tcb_din_trig_data_reg_7"
        BEL "u2/u3/tcb_din_trig_data_reg_6" BEL
        "u2/u3/tcb_din_trig_data_reg_5" BEL "u2/u3/tcb_din_trig_data_reg_4"
        BEL "u2/u3/tcb_din_trig_data_reg_3" BEL
        "u2/u3/tcb_din_trig_data_reg_2" BEL "u2/u3/tcb_din_trig_data_reg_1"
        BEL "u2/u3/tcb_din_trig_data_reg_0" BEL "u2/u3/tcb_din_timer_reg_47"
        BEL "u2/u3/tcb_din_timer_reg_46" BEL "u2/u3/tcb_din_timer_reg_45" BEL
        "u2/u3/tcb_din_timer_reg_44" BEL "u2/u3/tcb_din_timer_reg_43" BEL
        "u2/u3/tcb_din_timer_reg_42" BEL "u2/u3/tcb_din_timer_reg_41" BEL
        "u2/u3/tcb_din_timer_reg_40" BEL "u2/u3/tcb_din_timer_reg_39" BEL
        "u2/u3/tcb_din_timer_reg_38" BEL "u2/u3/tcb_din_timer_reg_37" BEL
        "u2/u3/tcb_din_timer_reg_36" BEL "u2/u3/tcb_din_timer_reg_35" BEL
        "u2/u3/tcb_din_timer_reg_34" BEL "u2/u3/tcb_din_timer_reg_33" BEL
        "u2/u3/tcb_din_timer_reg_32" BEL "u2/u3/tcb_din_timer_reg_31" BEL
        "u2/u3/tcb_din_timer_reg_30" BEL "u2/u3/tcb_din_timer_reg_29" BEL
        "u2/u3/tcb_din_timer_reg_28" BEL "u2/u3/tcb_din_timer_reg_27" BEL
        "u2/u3/tcb_din_timer_reg_26" BEL "u2/u3/tcb_din_timer_reg_25" BEL
        "u2/u3/tcb_din_timer_reg_24" BEL "u2/u3/tcb_din_timer_reg_23" BEL
        "u2/u3/tcb_din_timer_reg_22" BEL "u2/u3/tcb_din_timer_reg_21" BEL
        "u2/u3/tcb_din_timer_reg_20" BEL "u2/u3/tcb_din_timer_reg_19" BEL
        "u2/u3/tcb_din_timer_reg_18" BEL "u2/u3/tcb_din_timer_reg_17" BEL
        "u2/u3/tcb_din_timer_reg_16" BEL "u2/u3/tcb_din_timer_reg_15" BEL
        "u2/u3/tcb_din_timer_reg_14" BEL "u2/u3/tcb_din_timer_reg_13" BEL
        "u2/u3/tcb_din_timer_reg_12" BEL "u2/u3/tcb_din_timer_reg_11" BEL
        "u2/u3/tcb_din_timer_reg_10" BEL "u2/u3/tcb_din_timer_reg_9" BEL
        "u2/u3/tcb_din_timer_reg_8" BEL "u2/u3/tcb_din_timer_reg_7" BEL
        "u2/u3/tcb_din_timer_reg_6" BEL "u2/u3/tcb_din_timer_reg_5" BEL
        "u2/u3/tcb_din_timer_reg_4" BEL "u2/u3/tcb_din_timer_reg_3" BEL
        "u2/u3/tcb_din_timer_reg_2" BEL "u2/u3/tcb_din_timer_reg_1" BEL
        "u2/u3/tcb_din_timer_reg_0" BEL "u2/u3/tcb_din_trig_ch_reg_4" BEL
        "u2/u3/tcb_din_trig_ch_reg_3" BEL "u2/u3/tcb_din_trig_ch_reg_2" BEL
        "u2/u3/tcb_din_trig_ch_reg_1" BEL "u2/u3/tcb_din_trig_ch_reg_0" BEL
        "u2/u3/tcb_din_trig_addr_reg_5" BEL "u2/u3/tcb_din_trig_addr_reg_4"
        BEL "u2/u3/tcb_din_trig_addr_reg_3" BEL
        "u2/u3/tcb_din_trig_addr_reg_2" BEL "u2/u3/tcb_din_trig_addr_reg_1"
        BEL "u2/u3/tcb_din_trig_addr_reg_0" BEL "u2/u3/tcb_com_reg_5" BEL
        "u2/u3/tcb_com_reg_4" BEL "u2/u3/tcb_com_reg_3" BEL
        "u2/u3/tcb_com_reg_2" BEL "u2/u3/tcb_com_reg_1" BEL
        "u2/u3/tcb_din_trig_type_reg_1" BEL "u2/u3/tcb_din_trig_type_reg_0"
        BEL "u2/u3/tcb_mid_reg_7" BEL "u2/u3/tcb_mid_reg_6" BEL
        "u2/u3/tcb_mid_reg_5" BEL "u2/u3/tcb_mid_reg_4" BEL
        "u2/u3/tcb_mid_reg_3" BEL "u2/u3/tcb_mid_reg_2" BEL
        "u2/u3/tcb_mid_reg_1" BEL "u2/u3/tcb_mid_reg_0" BEL
        "u2/u3/tcb_recv_reg" BEL "u2/u3/enmid" BEL "u2/u3/endata_5" BEL
        "u2/u3/endata_4" BEL "u2/u3/endata_3" BEL "u2/u3/endata_2" BEL
        "u2/u3/endata_1" BEL "u2/u3/endata_0" BEL "u3/mod_mid_reg_7" BEL
        "u3/mod_mid_reg_6" BEL "u3/mod_mid_reg_5" BEL "u3/mod_mid_reg_4" BEL
        "u3/mod_mid_reg_3" BEL "u3/mod_mid_reg_2" BEL "u3/mod_mid_reg_1" BEL
        "u3/mod_mid_reg_0" BEL "u3/pdat_23" BEL "u3/pdat_22" BEL "u3/pdat_21"
        BEL "u3/pdat_20" BEL "u3/pdat_19" BEL "u3/pdat_18" BEL "u3/pdat_17"
        BEL "u3/pdat_16" BEL "u3/pdat_15" BEL "u3/pdat_14" BEL "u3/pdat_13"
        BEL "u3/pdat_12" BEL "u3/pdat_11" BEL "u3/pdat_10" BEL "u3/pdat_9" BEL
        "u3/pdat_8" BEL "u3/pdat_7" BEL "u3/pdat_6" BEL "u3/pdat_5" BEL
        "u3/pdat_4" BEL "u3/pdat_3" BEL "u3/pdat_2" BEL "u3/pdat_1" BEL
        "u3/pdat_0" BEL "u3/dmid_sck" BEL "u3/cal_sdi_reg" BEL
        "u3/cal_wen_reg" BEL "u3/mid_sel" BEL "u3/mid_sdi" BEL "u3/mid_sck"
        BEL "u3/link_enable_reg" BEL "u3/cal_sck_reg" BEL "u3/sclk" BEL
        "u10/wa_17" BEL "u10/wa_16" BEL "u10/wa_15" BEL "u10/wa_14" BEL
        "u10/wa_13" BEL "u10/wa_12" BEL "u10/wa_11" BEL "u10/wa_10" BEL
        "u10/wa_9" BEL "u10/wa_8" BEL "u10/wa_7" BEL "u10/wa_6" BEL "u10/wa_5"
        BEL "u10/wa_4" BEL "u10/wa_3" BEL "u10/wa_2" BEL "u10/wa_1" BEL
        "u10/wa_0" BEL "u10/cal_data_0_12" BEL "u10/cal_data_0_11" BEL
        "u10/cal_data_0_10" BEL "u10/cal_data_0_9" BEL "u10/cal_data_0_8" BEL
        "u10/cal_data_0_7" BEL "u10/cal_data_0_6" BEL "u10/cal_data_0_5" BEL
        "u10/cal_data_0_4" BEL "u10/cal_data_0_3" BEL "u10/cal_data_0_2" BEL
        "u10/cal_data_0_1" BEL "u10/cal_data_0_0" BEL "u10/cal_data_1_12" BEL
        "u10/cal_data_1_11" BEL "u10/cal_data_1_10" BEL "u10/cal_data_1_9" BEL
        "u10/cal_data_1_8" BEL "u10/cal_data_1_7" BEL "u10/cal_data_1_6" BEL
        "u10/cal_data_1_5" BEL "u10/cal_data_1_4" BEL "u10/cal_data_1_3" BEL
        "u10/cal_data_1_2" BEL "u10/cal_data_1_1" BEL "u10/cal_data_1_0" BEL
        "u10/cal_data_3_12" BEL "u10/cal_data_3_11" BEL "u10/cal_data_3_10"
        BEL "u10/cal_data_3_9" BEL "u10/cal_data_3_8" BEL "u10/cal_data_3_7"
        BEL "u10/cal_data_3_6" BEL "u10/cal_data_3_5" BEL "u10/cal_data_3_4"
        BEL "u10/cal_data_3_3" BEL "u10/cal_data_3_2" BEL "u10/cal_data_3_1"
        BEL "u10/cal_data_3_0" BEL "u10/cal_data_4_12" BEL "u10/cal_data_4_11"
        BEL "u10/cal_data_4_10" BEL "u10/cal_data_4_9" BEL "u10/cal_data_4_8"
        BEL "u10/cal_data_4_7" BEL "u10/cal_data_4_6" BEL "u10/cal_data_4_5"
        BEL "u10/cal_data_4_4" BEL "u10/cal_data_4_3" BEL "u10/cal_data_4_2"
        BEL "u10/cal_data_4_1" BEL "u10/cal_data_4_0" BEL "u10/cal_data_2_12"
        BEL "u10/cal_data_2_11" BEL "u10/cal_data_2_10" BEL "u10/cal_data_2_9"
        BEL "u10/cal_data_2_8" BEL "u10/cal_data_2_7" BEL "u10/cal_data_2_6"
        BEL "u10/cal_data_2_5" BEL "u10/cal_data_2_4" BEL "u10/cal_data_2_3"
        BEL "u10/cal_data_2_2" BEL "u10/cal_data_2_1" BEL "u10/cal_data_2_0"
        BEL "u10/cal_data_6_12" BEL "u10/cal_data_6_11" BEL
        "u10/cal_data_6_10" BEL "u10/cal_data_6_9" BEL "u10/cal_data_6_8" BEL
        "u10/cal_data_6_7" BEL "u10/cal_data_6_6" BEL "u10/cal_data_6_5" BEL
        "u10/cal_data_6_4" BEL "u10/cal_data_6_3" BEL "u10/cal_data_6_2" BEL
        "u10/cal_data_6_1" BEL "u10/cal_data_6_0" BEL "u10/cal_data_7_12" BEL
        "u10/cal_data_7_11" BEL "u10/cal_data_7_10" BEL "u10/cal_data_7_9" BEL
        "u10/cal_data_7_8" BEL "u10/cal_data_7_7" BEL "u10/cal_data_7_6" BEL
        "u10/cal_data_7_5" BEL "u10/cal_data_7_4" BEL "u10/cal_data_7_3" BEL
        "u10/cal_data_7_2" BEL "u10/cal_data_7_1" BEL "u10/cal_data_7_0" BEL
        "u10/cal_data_5_12" BEL "u10/cal_data_5_11" BEL "u10/cal_data_5_10"
        BEL "u10/cal_data_5_9" BEL "u10/cal_data_5_8" BEL "u10/cal_data_5_7"
        BEL "u10/cal_data_5_6" BEL "u10/cal_data_5_5" BEL "u10/cal_data_5_4"
        BEL "u10/cal_data_5_3" BEL "u10/cal_data_5_2" BEL "u10/cal_data_5_1"
        BEL "u10/cal_data_5_0" BEL "u10/cal_data_8_12" BEL "u10/cal_data_8_11"
        BEL "u10/cal_data_8_10" BEL "u10/cal_data_8_9" BEL "u10/cal_data_8_8"
        BEL "u10/cal_data_8_7" BEL "u10/cal_data_8_6" BEL "u10/cal_data_8_5"
        BEL "u10/cal_data_8_4" BEL "u10/cal_data_8_3" BEL "u10/cal_data_8_2"
        BEL "u10/cal_data_8_1" BEL "u10/cal_data_8_0" BEL "u10/cal_data_9_12"
        BEL "u10/cal_data_9_11" BEL "u10/cal_data_9_10" BEL "u10/cal_data_9_9"
        BEL "u10/cal_data_9_8" BEL "u10/cal_data_9_7" BEL "u10/cal_data_9_6"
        BEL "u10/cal_data_9_5" BEL "u10/cal_data_9_4" BEL "u10/cal_data_9_3"
        BEL "u10/cal_data_9_2" BEL "u10/cal_data_9_1" BEL "u10/cal_data_9_0"
        BEL "u10/cal_data_11_12" BEL "u10/cal_data_11_11" BEL
        "u10/cal_data_11_10" BEL "u10/cal_data_11_9" BEL "u10/cal_data_11_8"
        BEL "u10/cal_data_11_7" BEL "u10/cal_data_11_6" BEL
        "u10/cal_data_11_5" BEL "u10/cal_data_11_4" BEL "u10/cal_data_11_3"
        BEL "u10/cal_data_11_2" BEL "u10/cal_data_11_1" BEL
        "u10/cal_data_11_0" BEL "u10/cal_data_12_12" BEL "u10/cal_data_12_11"
        BEL "u10/cal_data_12_10" BEL "u10/cal_data_12_9" BEL
        "u10/cal_data_12_8" BEL "u10/cal_data_12_7" BEL "u10/cal_data_12_6"
        BEL "u10/cal_data_12_5" BEL "u10/cal_data_12_4" BEL
        "u10/cal_data_12_3" BEL "u10/cal_data_12_2" BEL "u10/cal_data_12_1"
        BEL "u10/cal_data_12_0" BEL "u10/cal_data_10_12" BEL
        "u10/cal_data_10_11" BEL "u10/cal_data_10_10" BEL "u10/cal_data_10_9"
        BEL "u10/cal_data_10_8" BEL "u10/cal_data_10_7" BEL
        "u10/cal_data_10_6" BEL "u10/cal_data_10_5" BEL "u10/cal_data_10_4"
        BEL "u10/cal_data_10_3" BEL "u10/cal_data_10_2" BEL
        "u10/cal_data_10_1" BEL "u10/cal_data_10_0" BEL "u10/cal_data_14_12"
        BEL "u10/cal_data_14_11" BEL "u10/cal_data_14_10" BEL
        "u10/cal_data_14_9" BEL "u10/cal_data_14_8" BEL "u10/cal_data_14_7"
        BEL "u10/cal_data_14_6" BEL "u10/cal_data_14_5" BEL
        "u10/cal_data_14_4" BEL "u10/cal_data_14_3" BEL "u10/cal_data_14_2"
        BEL "u10/cal_data_14_1" BEL "u10/cal_data_14_0" BEL
        "u10/cal_data_15_12" BEL "u10/cal_data_15_11" BEL "u10/cal_data_15_10"
        BEL "u10/cal_data_15_9" BEL "u10/cal_data_15_8" BEL
        "u10/cal_data_15_7" BEL "u10/cal_data_15_6" BEL "u10/cal_data_15_5"
        BEL "u10/cal_data_15_4" BEL "u10/cal_data_15_3" BEL
        "u10/cal_data_15_2" BEL "u10/cal_data_15_1" BEL "u10/cal_data_15_0"
        BEL "u10/cal_data_13_12" BEL "u10/cal_data_13_11" BEL
        "u10/cal_data_13_10" BEL "u10/cal_data_13_9" BEL "u10/cal_data_13_8"
        BEL "u10/cal_data_13_7" BEL "u10/cal_data_13_6" BEL
        "u10/cal_data_13_5" BEL "u10/cal_data_13_4" BEL "u10/cal_data_13_3"
        BEL "u10/cal_data_13_2" BEL "u10/cal_data_13_1" BEL
        "u10/cal_data_13_0" BEL "u10/cal_data_17_12" BEL "u10/cal_data_17_11"
        BEL "u10/cal_data_17_10" BEL "u10/cal_data_17_9" BEL
        "u10/cal_data_17_8" BEL "u10/cal_data_17_7" BEL "u10/cal_data_17_6"
        BEL "u10/cal_data_17_5" BEL "u10/cal_data_17_4" BEL
        "u10/cal_data_17_3" BEL "u10/cal_data_17_2" BEL "u10/cal_data_17_1"
        BEL "u10/cal_data_17_0" BEL "u10/cal_data_18_12" BEL
        "u10/cal_data_18_11" BEL "u10/cal_data_18_10" BEL "u10/cal_data_18_9"
        BEL "u10/cal_data_18_8" BEL "u10/cal_data_18_7" BEL
        "u10/cal_data_18_6" BEL "u10/cal_data_18_5" BEL "u10/cal_data_18_4"
        BEL "u10/cal_data_18_3" BEL "u10/cal_data_18_2" BEL
        "u10/cal_data_18_1" BEL "u10/cal_data_18_0" BEL "u10/cal_data_16_12"
        BEL "u10/cal_data_16_11" BEL "u10/cal_data_16_10" BEL
        "u10/cal_data_16_9" BEL "u10/cal_data_16_8" BEL "u10/cal_data_16_7"
        BEL "u10/cal_data_16_6" BEL "u10/cal_data_16_5" BEL
        "u10/cal_data_16_4" BEL "u10/cal_data_16_3" BEL "u10/cal_data_16_2"
        BEL "u10/cal_data_16_1" BEL "u10/cal_data_16_0" BEL
        "u10/cal_data_19_12" BEL "u10/cal_data_19_11" BEL "u10/cal_data_19_10"
        BEL "u10/cal_data_19_9" BEL "u10/cal_data_19_8" BEL
        "u10/cal_data_19_7" BEL "u10/cal_data_19_6" BEL "u10/cal_data_19_5"
        BEL "u10/cal_data_19_4" BEL "u10/cal_data_19_3" BEL
        "u10/cal_data_19_2" BEL "u10/cal_data_19_1" BEL "u10/cal_data_19_0"
        BEL "u10/cal_data_20_12" BEL "u10/cal_data_20_11" BEL
        "u10/cal_data_20_10" BEL "u10/cal_data_20_9" BEL "u10/cal_data_20_8"
        BEL "u10/cal_data_20_7" BEL "u10/cal_data_20_6" BEL
        "u10/cal_data_20_5" BEL "u10/cal_data_20_4" BEL "u10/cal_data_20_3"
        BEL "u10/cal_data_20_2" BEL "u10/cal_data_20_1" BEL
        "u10/cal_data_20_0" BEL "u10/cal_data_22_12" BEL "u10/cal_data_22_11"
        BEL "u10/cal_data_22_10" BEL "u10/cal_data_22_9" BEL
        "u10/cal_data_22_8" BEL "u10/cal_data_22_7" BEL "u10/cal_data_22_6"
        BEL "u10/cal_data_22_5" BEL "u10/cal_data_22_4" BEL
        "u10/cal_data_22_3" BEL "u10/cal_data_22_2" BEL "u10/cal_data_22_1"
        BEL "u10/cal_data_22_0" BEL "u10/cal_data_23_12" BEL
        "u10/cal_data_23_11" BEL "u10/cal_data_23_10" BEL "u10/cal_data_23_9"
        BEL "u10/cal_data_23_8" BEL "u10/cal_data_23_7" BEL
        "u10/cal_data_23_6" BEL "u10/cal_data_23_5" BEL "u10/cal_data_23_4"
        BEL "u10/cal_data_23_3" BEL "u10/cal_data_23_2" BEL
        "u10/cal_data_23_1" BEL "u10/cal_data_23_0" BEL "u10/cal_data_21_12"
        BEL "u10/cal_data_21_11" BEL "u10/cal_data_21_10" BEL
        "u10/cal_data_21_9" BEL "u10/cal_data_21_8" BEL "u10/cal_data_21_7"
        BEL "u10/cal_data_21_6" BEL "u10/cal_data_21_5" BEL
        "u10/cal_data_21_4" BEL "u10/cal_data_21_3" BEL "u10/cal_data_21_2"
        BEL "u10/cal_data_21_1" BEL "u10/cal_data_21_0" BEL
        "u10/cal_data_24_12" BEL "u10/cal_data_24_11" BEL "u10/cal_data_24_10"
        BEL "u10/cal_data_24_9" BEL "u10/cal_data_24_8" BEL
        "u10/cal_data_24_7" BEL "u10/cal_data_24_6" BEL "u10/cal_data_24_5"
        BEL "u10/cal_data_24_4" BEL "u10/cal_data_24_3" BEL
        "u10/cal_data_24_2" BEL "u10/cal_data_24_1" BEL "u10/cal_data_24_0"
        BEL "u10/cal_data_25_12" BEL "u10/cal_data_25_11" BEL
        "u10/cal_data_25_10" BEL "u10/cal_data_25_9" BEL "u10/cal_data_25_8"
        BEL "u10/cal_data_25_7" BEL "u10/cal_data_25_6" BEL
        "u10/cal_data_25_5" BEL "u10/cal_data_25_4" BEL "u10/cal_data_25_3"
        BEL "u10/cal_data_25_2" BEL "u10/cal_data_25_1" BEL
        "u10/cal_data_25_0" BEL "u10/cal_data_27_12" BEL "u10/cal_data_27_11"
        BEL "u10/cal_data_27_10" BEL "u10/cal_data_27_9" BEL
        "u10/cal_data_27_8" BEL "u10/cal_data_27_7" BEL "u10/cal_data_27_6"
        BEL "u10/cal_data_27_5" BEL "u10/cal_data_27_4" BEL
        "u10/cal_data_27_3" BEL "u10/cal_data_27_2" BEL "u10/cal_data_27_1"
        BEL "u10/cal_data_27_0" BEL "u10/cal_data_28_12" BEL
        "u10/cal_data_28_11" BEL "u10/cal_data_28_10" BEL "u10/cal_data_28_9"
        BEL "u10/cal_data_28_8" BEL "u10/cal_data_28_7" BEL
        "u10/cal_data_28_6" BEL "u10/cal_data_28_5" BEL "u10/cal_data_28_4"
        BEL "u10/cal_data_28_3" BEL "u10/cal_data_28_2" BEL
        "u10/cal_data_28_1" BEL "u10/cal_data_28_0" BEL "u10/cal_data_26_12"
        BEL "u10/cal_data_26_11" BEL "u10/cal_data_26_10" BEL
        "u10/cal_data_26_9" BEL "u10/cal_data_26_8" BEL "u10/cal_data_26_7"
        BEL "u10/cal_data_26_6" BEL "u10/cal_data_26_5" BEL
        "u10/cal_data_26_4" BEL "u10/cal_data_26_3" BEL "u10/cal_data_26_2"
        BEL "u10/cal_data_26_1" BEL "u10/cal_data_26_0" BEL
        "u10/cal_data_29_12" BEL "u10/cal_data_29_11" BEL "u10/cal_data_29_10"
        BEL "u10/cal_data_29_9" BEL "u10/cal_data_29_8" BEL
        "u10/cal_data_29_7" BEL "u10/cal_data_29_6" BEL "u10/cal_data_29_5"
        BEL "u10/cal_data_29_4" BEL "u10/cal_data_29_3" BEL
        "u10/cal_data_29_2" BEL "u10/cal_data_29_1" BEL "u10/cal_data_29_0"
        BEL "u10/cal_data_30_12" BEL "u10/cal_data_30_11" BEL
        "u10/cal_data_30_10" BEL "u10/cal_data_30_9" BEL "u10/cal_data_30_8"
        BEL "u10/cal_data_30_7" BEL "u10/cal_data_30_6" BEL
        "u10/cal_data_30_5" BEL "u10/cal_data_30_4" BEL "u10/cal_data_30_3"
        BEL "u10/cal_data_30_2" BEL "u10/cal_data_30_1" BEL
        "u10/cal_data_30_0" BEL "u10/cal_data_31_12" BEL "u10/cal_data_31_11"
        BEL "u10/cal_data_31_10" BEL "u10/cal_data_31_9" BEL
        "u10/cal_data_31_8" BEL "u10/cal_data_31_7" BEL "u10/cal_data_31_6"
        BEL "u10/cal_data_31_5" BEL "u10/cal_data_31_4" BEL
        "u10/cal_data_31_3" BEL "u10/cal_data_31_2" BEL "u10/cal_data_31_1"
        BEL "u10/cal_data_31_0" BEL "u10/lut_data_0_7" BEL "u10/lut_data_0_6"
        BEL "u10/lut_data_0_5" BEL "u10/lut_data_0_4" BEL "u10/lut_data_0_3"
        BEL "u10/lut_data_0_2" BEL "u10/lut_data_0_1" BEL "u10/lut_data_0_0"
        BEL "u10/lut_data_1_7" BEL "u10/lut_data_1_6" BEL "u10/lut_data_1_5"
        BEL "u10/lut_data_1_4" BEL "u10/lut_data_1_3" BEL "u10/lut_data_1_2"
        BEL "u10/lut_data_1_1" BEL "u10/lut_data_1_0" BEL "u10/lut_data_3_7"
        BEL "u10/lut_data_3_6" BEL "u10/lut_data_3_5" BEL "u10/lut_data_3_4"
        BEL "u10/lut_data_3_3" BEL "u10/lut_data_3_2" BEL "u10/lut_data_3_1"
        BEL "u10/lut_data_3_0" BEL "u10/lut_data_4_7" BEL "u10/lut_data_4_6"
        BEL "u10/lut_data_4_5" BEL "u10/lut_data_4_4" BEL "u10/lut_data_4_3"
        BEL "u10/lut_data_4_2" BEL "u10/lut_data_4_1" BEL "u10/lut_data_4_0"
        BEL "u10/lut_data_2_7" BEL "u10/lut_data_2_6" BEL "u10/lut_data_2_5"
        BEL "u10/lut_data_2_4" BEL "u10/lut_data_2_3" BEL "u10/lut_data_2_2"
        BEL "u10/lut_data_2_1" BEL "u10/lut_data_2_0" BEL "u10/lut_data_6_7"
        BEL "u10/lut_data_6_6" BEL "u10/lut_data_6_5" BEL "u10/lut_data_6_4"
        BEL "u10/lut_data_6_3" BEL "u10/lut_data_6_2" BEL "u10/lut_data_6_1"
        BEL "u10/lut_data_6_0" BEL "u10/lut_data_7_7" BEL "u10/lut_data_7_6"
        BEL "u10/lut_data_7_5" BEL "u10/lut_data_7_4" BEL "u10/lut_data_7_3"
        BEL "u10/lut_data_7_2" BEL "u10/lut_data_7_1" BEL "u10/lut_data_7_0"
        BEL "u10/lut_data_5_7" BEL "u10/lut_data_5_6" BEL "u10/lut_data_5_5"
        BEL "u10/lut_data_5_4" BEL "u10/lut_data_5_3" BEL "u10/lut_data_5_2"
        BEL "u10/lut_data_5_1" BEL "u10/lut_data_5_0" BEL "u10/lut_data_8_7"
        BEL "u10/lut_data_8_6" BEL "u10/lut_data_8_5" BEL "u10/lut_data_8_4"
        BEL "u10/lut_data_8_3" BEL "u10/lut_data_8_2" BEL "u10/lut_data_8_1"
        BEL "u10/lut_data_8_0" BEL "u10/lut_data_9_7" BEL "u10/lut_data_9_6"
        BEL "u10/lut_data_9_5" BEL "u10/lut_data_9_4" BEL "u10/lut_data_9_3"
        BEL "u10/lut_data_9_2" BEL "u10/lut_data_9_1" BEL "u10/lut_data_9_0"
        BEL "u10/lut_data_11_7" BEL "u10/lut_data_11_6" BEL
        "u10/lut_data_11_5" BEL "u10/lut_data_11_4" BEL "u10/lut_data_11_3"
        BEL "u10/lut_data_11_2" BEL "u10/lut_data_11_1" BEL
        "u10/lut_data_11_0" BEL "u10/lut_data_12_7" BEL "u10/lut_data_12_6"
        BEL "u10/lut_data_12_5" BEL "u10/lut_data_12_4" BEL
        "u10/lut_data_12_3" BEL "u10/lut_data_12_2" BEL "u10/lut_data_12_1"
        BEL "u10/lut_data_12_0" BEL "u10/lut_data_10_7" BEL
        "u10/lut_data_10_6" BEL "u10/lut_data_10_5" BEL "u10/lut_data_10_4"
        BEL "u10/lut_data_10_3" BEL "u10/lut_data_10_2" BEL
        "u10/lut_data_10_1" BEL "u10/lut_data_10_0" BEL "u10/lut_data_14_7"
        BEL "u10/lut_data_14_6" BEL "u10/lut_data_14_5" BEL
        "u10/lut_data_14_4" BEL "u10/lut_data_14_3" BEL "u10/lut_data_14_2"
        BEL "u10/lut_data_14_1" BEL "u10/lut_data_14_0" BEL
        "u10/lut_data_15_7" BEL "u10/lut_data_15_6" BEL "u10/lut_data_15_5"
        BEL "u10/lut_data_15_4" BEL "u10/lut_data_15_3" BEL
        "u10/lut_data_15_2" BEL "u10/lut_data_15_1" BEL "u10/lut_data_15_0"
        BEL "u10/lut_data_13_7" BEL "u10/lut_data_13_6" BEL
        "u10/lut_data_13_5" BEL "u10/lut_data_13_4" BEL "u10/lut_data_13_3"
        BEL "u10/lut_data_13_2" BEL "u10/lut_data_13_1" BEL
        "u10/lut_data_13_0" BEL "u10/lut_data_17_7" BEL "u10/lut_data_17_6"
        BEL "u10/lut_data_17_5" BEL "u10/lut_data_17_4" BEL
        "u10/lut_data_17_3" BEL "u10/lut_data_17_2" BEL "u10/lut_data_17_1"
        BEL "u10/lut_data_17_0" BEL "u10/lut_data_18_7" BEL
        "u10/lut_data_18_6" BEL "u10/lut_data_18_5" BEL "u10/lut_data_18_4"
        BEL "u10/lut_data_18_3" BEL "u10/lut_data_18_2" BEL
        "u10/lut_data_18_1" BEL "u10/lut_data_18_0" BEL "u10/lut_data_16_7"
        BEL "u10/lut_data_16_6" BEL "u10/lut_data_16_5" BEL
        "u10/lut_data_16_4" BEL "u10/lut_data_16_3" BEL "u10/lut_data_16_2"
        BEL "u10/lut_data_16_1" BEL "u10/lut_data_16_0" BEL
        "u10/lut_data_19_7" BEL "u10/lut_data_19_6" BEL "u10/lut_data_19_5"
        BEL "u10/lut_data_19_4" BEL "u10/lut_data_19_3" BEL
        "u10/lut_data_19_2" BEL "u10/lut_data_19_1" BEL "u10/lut_data_19_0"
        BEL "u10/lut_data_20_7" BEL "u10/lut_data_20_6" BEL
        "u10/lut_data_20_5" BEL "u10/lut_data_20_4" BEL "u10/lut_data_20_3"
        BEL "u10/lut_data_20_2" BEL "u10/lut_data_20_1" BEL
        "u10/lut_data_20_0" BEL "u10/lut_data_22_7" BEL "u10/lut_data_22_6"
        BEL "u10/lut_data_22_5" BEL "u10/lut_data_22_4" BEL
        "u10/lut_data_22_3" BEL "u10/lut_data_22_2" BEL "u10/lut_data_22_1"
        BEL "u10/lut_data_22_0" BEL "u10/lut_data_23_7" BEL
        "u10/lut_data_23_6" BEL "u10/lut_data_23_5" BEL "u10/lut_data_23_4"
        BEL "u10/lut_data_23_3" BEL "u10/lut_data_23_2" BEL
        "u10/lut_data_23_1" BEL "u10/lut_data_23_0" BEL "u10/lut_data_21_7"
        BEL "u10/lut_data_21_6" BEL "u10/lut_data_21_5" BEL
        "u10/lut_data_21_4" BEL "u10/lut_data_21_3" BEL "u10/lut_data_21_2"
        BEL "u10/lut_data_21_1" BEL "u10/lut_data_21_0" BEL
        "u10/lut_data_25_7" BEL "u10/lut_data_25_6" BEL "u10/lut_data_25_5"
        BEL "u10/lut_data_25_4" BEL "u10/lut_data_25_3" BEL
        "u10/lut_data_25_2" BEL "u10/lut_data_25_1" BEL "u10/lut_data_25_0"
        BEL "u10/lut_data_26_7" BEL "u10/lut_data_26_6" BEL
        "u10/lut_data_26_5" BEL "u10/lut_data_26_4" BEL "u10/lut_data_26_3"
        BEL "u10/lut_data_26_2" BEL "u10/lut_data_26_1" BEL
        "u10/lut_data_26_0" BEL "u10/lut_data_24_7" BEL "u10/lut_data_24_6"
        BEL "u10/lut_data_24_5" BEL "u10/lut_data_24_4" BEL
        "u10/lut_data_24_3" BEL "u10/lut_data_24_2" BEL "u10/lut_data_24_1"
        BEL "u10/lut_data_24_0" BEL "u10/lut_data_28_7" BEL
        "u10/lut_data_28_6" BEL "u10/lut_data_28_5" BEL "u10/lut_data_28_4"
        BEL "u10/lut_data_28_3" BEL "u10/lut_data_28_2" BEL
        "u10/lut_data_28_1" BEL "u10/lut_data_28_0" BEL "u10/lut_data_29_7"
        BEL "u10/lut_data_29_6" BEL "u10/lut_data_29_5" BEL
        "u10/lut_data_29_4" BEL "u10/lut_data_29_3" BEL "u10/lut_data_29_2"
        BEL "u10/lut_data_29_1" BEL "u10/lut_data_29_0" BEL
        "u10/lut_data_27_7" BEL "u10/lut_data_27_6" BEL "u10/lut_data_27_5"
        BEL "u10/lut_data_27_4" BEL "u10/lut_data_27_3" BEL
        "u10/lut_data_27_2" BEL "u10/lut_data_27_1" BEL "u10/lut_data_27_0"
        BEL "u10/lut_data_30_7" BEL "u10/lut_data_30_6" BEL
        "u10/lut_data_30_5" BEL "u10/lut_data_30_4" BEL "u10/lut_data_30_3"
        BEL "u10/lut_data_30_2" BEL "u10/lut_data_30_1" BEL
        "u10/lut_data_30_0" BEL "u10/lut_data_31_7" BEL "u10/lut_data_31_6"
        BEL "u10/lut_data_31_5" BEL "u10/lut_data_31_4" BEL
        "u10/lut_data_31_3" BEL "u10/lut_data_31_2" BEL "u10/lut_data_31_1"
        BEL "u10/lut_data_31_0" BEL "u10/drs_fifo_wdata_reg_0_11" BEL
        "u10/drs_fifo_wdata_reg_0_10" BEL "u10/drs_fifo_wdata_reg_0_9" BEL
        "u10/drs_fifo_wdata_reg_0_8" BEL "u10/drs_fifo_wdata_reg_0_7" BEL
        "u10/drs_fifo_wdata_reg_0_6" BEL "u10/drs_fifo_wdata_reg_0_5" BEL
        "u10/drs_fifo_wdata_reg_0_4" BEL "u10/drs_fifo_wdata_reg_0_3" BEL
        "u10/drs_fifo_wdata_reg_0_2" BEL "u10/drs_fifo_wdata_reg_0_1" BEL
        "u10/drs_fifo_wdata_reg_0_0" BEL "u10/drs_fifo_wdata_reg_1_11" BEL
        "u10/drs_fifo_wdata_reg_1_10" BEL "u10/drs_fifo_wdata_reg_1_9" BEL
        "u10/drs_fifo_wdata_reg_1_8" BEL "u10/drs_fifo_wdata_reg_1_7" BEL
        "u10/drs_fifo_wdata_reg_1_6" BEL "u10/drs_fifo_wdata_reg_1_5" BEL
        "u10/drs_fifo_wdata_reg_1_4" BEL "u10/drs_fifo_wdata_reg_1_3" BEL
        "u10/drs_fifo_wdata_reg_1_2" BEL "u10/drs_fifo_wdata_reg_1_1" BEL
        "u10/drs_fifo_wdata_reg_1_0" BEL "u10/wd_7" BEL "u10/wd_6" BEL
        "u10/wd_5" BEL "u10/wd_4" BEL "u10/wd_3" BEL "u10/wd_2" BEL "u10/wd_1"
        BEL "u10/wd_0" BEL "u10/drs_fifo_wdata_reg_3_11" BEL
        "u10/drs_fifo_wdata_reg_3_10" BEL "u10/drs_fifo_wdata_reg_3_9" BEL
        "u10/drs_fifo_wdata_reg_3_8" BEL "u10/drs_fifo_wdata_reg_3_7" BEL
        "u10/drs_fifo_wdata_reg_3_6" BEL "u10/drs_fifo_wdata_reg_3_5" BEL
        "u10/drs_fifo_wdata_reg_3_4" BEL "u10/drs_fifo_wdata_reg_3_3" BEL
        "u10/drs_fifo_wdata_reg_3_2" BEL "u10/drs_fifo_wdata_reg_3_1" BEL
        "u10/drs_fifo_wdata_reg_3_0" BEL "u10/drs_fifo_wdata_reg_4_11" BEL
        "u10/drs_fifo_wdata_reg_4_10" BEL "u10/drs_fifo_wdata_reg_4_9" BEL
        "u10/drs_fifo_wdata_reg_4_8" BEL "u10/drs_fifo_wdata_reg_4_7" BEL
        "u10/drs_fifo_wdata_reg_4_6" BEL "u10/drs_fifo_wdata_reg_4_5" BEL
        "u10/drs_fifo_wdata_reg_4_4" BEL "u10/drs_fifo_wdata_reg_4_3" BEL
        "u10/drs_fifo_wdata_reg_4_2" BEL "u10/drs_fifo_wdata_reg_4_1" BEL
        "u10/drs_fifo_wdata_reg_4_0" BEL "u10/drs_fifo_wdata_reg_2_11" BEL
        "u10/drs_fifo_wdata_reg_2_10" BEL "u10/drs_fifo_wdata_reg_2_9" BEL
        "u10/drs_fifo_wdata_reg_2_8" BEL "u10/drs_fifo_wdata_reg_2_7" BEL
        "u10/drs_fifo_wdata_reg_2_6" BEL "u10/drs_fifo_wdata_reg_2_5" BEL
        "u10/drs_fifo_wdata_reg_2_4" BEL "u10/drs_fifo_wdata_reg_2_3" BEL
        "u10/drs_fifo_wdata_reg_2_2" BEL "u10/drs_fifo_wdata_reg_2_1" BEL
        "u10/drs_fifo_wdata_reg_2_0" BEL "u10/drs_fifo_wdata_reg_6_11" BEL
        "u10/drs_fifo_wdata_reg_6_10" BEL "u10/drs_fifo_wdata_reg_6_9" BEL
        "u10/drs_fifo_wdata_reg_6_8" BEL "u10/drs_fifo_wdata_reg_6_7" BEL
        "u10/drs_fifo_wdata_reg_6_6" BEL "u10/drs_fifo_wdata_reg_6_5" BEL
        "u10/drs_fifo_wdata_reg_6_4" BEL "u10/drs_fifo_wdata_reg_6_3" BEL
        "u10/drs_fifo_wdata_reg_6_2" BEL "u10/drs_fifo_wdata_reg_6_1" BEL
        "u10/drs_fifo_wdata_reg_6_0" BEL "u10/drs_fifo_wdata_reg_7_11" BEL
        "u10/drs_fifo_wdata_reg_7_10" BEL "u10/drs_fifo_wdata_reg_7_9" BEL
        "u10/drs_fifo_wdata_reg_7_8" BEL "u10/drs_fifo_wdata_reg_7_7" BEL
        "u10/drs_fifo_wdata_reg_7_6" BEL "u10/drs_fifo_wdata_reg_7_5" BEL
        "u10/drs_fifo_wdata_reg_7_4" BEL "u10/drs_fifo_wdata_reg_7_3" BEL
        "u10/drs_fifo_wdata_reg_7_2" BEL "u10/drs_fifo_wdata_reg_7_1" BEL
        "u10/drs_fifo_wdata_reg_7_0" BEL "u10/drs_fifo_wdata_reg_5_11" BEL
        "u10/drs_fifo_wdata_reg_5_10" BEL "u10/drs_fifo_wdata_reg_5_9" BEL
        "u10/drs_fifo_wdata_reg_5_8" BEL "u10/drs_fifo_wdata_reg_5_7" BEL
        "u10/drs_fifo_wdata_reg_5_6" BEL "u10/drs_fifo_wdata_reg_5_5" BEL
        "u10/drs_fifo_wdata_reg_5_4" BEL "u10/drs_fifo_wdata_reg_5_3" BEL
        "u10/drs_fifo_wdata_reg_5_2" BEL "u10/drs_fifo_wdata_reg_5_1" BEL
        "u10/drs_fifo_wdata_reg_5_0" BEL "u10/drs_fifo_wdata_reg_8_11" BEL
        "u10/drs_fifo_wdata_reg_8_10" BEL "u10/drs_fifo_wdata_reg_8_9" BEL
        "u10/drs_fifo_wdata_reg_8_8" BEL "u10/drs_fifo_wdata_reg_8_7" BEL
        "u10/drs_fifo_wdata_reg_8_6" BEL "u10/drs_fifo_wdata_reg_8_5" BEL
        "u10/drs_fifo_wdata_reg_8_4" BEL "u10/drs_fifo_wdata_reg_8_3" BEL
        "u10/drs_fifo_wdata_reg_8_2" BEL "u10/drs_fifo_wdata_reg_8_1" BEL
        "u10/drs_fifo_wdata_reg_8_0" BEL "u10/drs_fifo_wdata_reg_9_11" BEL
        "u10/drs_fifo_wdata_reg_9_10" BEL "u10/drs_fifo_wdata_reg_9_9" BEL
        "u10/drs_fifo_wdata_reg_9_8" BEL "u10/drs_fifo_wdata_reg_9_7" BEL
        "u10/drs_fifo_wdata_reg_9_6" BEL "u10/drs_fifo_wdata_reg_9_5" BEL
        "u10/drs_fifo_wdata_reg_9_4" BEL "u10/drs_fifo_wdata_reg_9_3" BEL
        "u10/drs_fifo_wdata_reg_9_2" BEL "u10/drs_fifo_wdata_reg_9_1" BEL
        "u10/drs_fifo_wdata_reg_9_0" BEL "u10/drs_fifo_wdata_reg_11_11" BEL
        "u10/drs_fifo_wdata_reg_11_10" BEL "u10/drs_fifo_wdata_reg_11_9" BEL
        "u10/drs_fifo_wdata_reg_11_8" BEL "u10/drs_fifo_wdata_reg_11_7" BEL
        "u10/drs_fifo_wdata_reg_11_6" BEL "u10/drs_fifo_wdata_reg_11_5" BEL
        "u10/drs_fifo_wdata_reg_11_4" BEL "u10/drs_fifo_wdata_reg_11_3" BEL
        "u10/drs_fifo_wdata_reg_11_2" BEL "u10/drs_fifo_wdata_reg_11_1" BEL
        "u10/drs_fifo_wdata_reg_11_0" BEL "u10/drs_fifo_wdata_reg_12_11" BEL
        "u10/drs_fifo_wdata_reg_12_10" BEL "u10/drs_fifo_wdata_reg_12_9" BEL
        "u10/drs_fifo_wdata_reg_12_8" BEL "u10/drs_fifo_wdata_reg_12_7" BEL
        "u10/drs_fifo_wdata_reg_12_6" BEL "u10/drs_fifo_wdata_reg_12_5" BEL
        "u10/drs_fifo_wdata_reg_12_4" BEL "u10/drs_fifo_wdata_reg_12_3" BEL
        "u10/drs_fifo_wdata_reg_12_2" BEL "u10/drs_fifo_wdata_reg_12_1" BEL
        "u10/drs_fifo_wdata_reg_12_0" BEL "u10/drs_fifo_wdata_reg_10_11" BEL
        "u10/drs_fifo_wdata_reg_10_10" BEL "u10/drs_fifo_wdata_reg_10_9" BEL
        "u10/drs_fifo_wdata_reg_10_8" BEL "u10/drs_fifo_wdata_reg_10_7" BEL
        "u10/drs_fifo_wdata_reg_10_6" BEL "u10/drs_fifo_wdata_reg_10_5" BEL
        "u10/drs_fifo_wdata_reg_10_4" BEL "u10/drs_fifo_wdata_reg_10_3" BEL
        "u10/drs_fifo_wdata_reg_10_2" BEL "u10/drs_fifo_wdata_reg_10_1" BEL
        "u10/drs_fifo_wdata_reg_10_0" BEL "u10/drs_fifo_wdata_reg_13_11" BEL
        "u10/drs_fifo_wdata_reg_13_10" BEL "u10/drs_fifo_wdata_reg_13_9" BEL
        "u10/drs_fifo_wdata_reg_13_8" BEL "u10/drs_fifo_wdata_reg_13_7" BEL
        "u10/drs_fifo_wdata_reg_13_6" BEL "u10/drs_fifo_wdata_reg_13_5" BEL
        "u10/drs_fifo_wdata_reg_13_4" BEL "u10/drs_fifo_wdata_reg_13_3" BEL
        "u10/drs_fifo_wdata_reg_13_2" BEL "u10/drs_fifo_wdata_reg_13_1" BEL
        "u10/drs_fifo_wdata_reg_13_0" BEL "u10/drs_fifo_wdata_reg_14_11" BEL
        "u10/drs_fifo_wdata_reg_14_10" BEL "u10/drs_fifo_wdata_reg_14_9" BEL
        "u10/drs_fifo_wdata_reg_14_8" BEL "u10/drs_fifo_wdata_reg_14_7" BEL
        "u10/drs_fifo_wdata_reg_14_6" BEL "u10/drs_fifo_wdata_reg_14_5" BEL
        "u10/drs_fifo_wdata_reg_14_4" BEL "u10/drs_fifo_wdata_reg_14_3" BEL
        "u10/drs_fifo_wdata_reg_14_2" BEL "u10/drs_fifo_wdata_reg_14_1" BEL
        "u10/drs_fifo_wdata_reg_14_0" BEL "u10/drs_fifo_wdata_reg_16_11" BEL
        "u10/drs_fifo_wdata_reg_16_10" BEL "u10/drs_fifo_wdata_reg_16_9" BEL
        "u10/drs_fifo_wdata_reg_16_8" BEL "u10/drs_fifo_wdata_reg_16_7" BEL
        "u10/drs_fifo_wdata_reg_16_6" BEL "u10/drs_fifo_wdata_reg_16_5" BEL
        "u10/drs_fifo_wdata_reg_16_4" BEL "u10/drs_fifo_wdata_reg_16_3" BEL
        "u10/drs_fifo_wdata_reg_16_2" BEL "u10/drs_fifo_wdata_reg_16_1" BEL
        "u10/drs_fifo_wdata_reg_16_0" BEL "u10/drs_fifo_wdata_reg_17_11" BEL
        "u10/drs_fifo_wdata_reg_17_10" BEL "u10/drs_fifo_wdata_reg_17_9" BEL
        "u10/drs_fifo_wdata_reg_17_8" BEL "u10/drs_fifo_wdata_reg_17_7" BEL
        "u10/drs_fifo_wdata_reg_17_6" BEL "u10/drs_fifo_wdata_reg_17_5" BEL
        "u10/drs_fifo_wdata_reg_17_4" BEL "u10/drs_fifo_wdata_reg_17_3" BEL
        "u10/drs_fifo_wdata_reg_17_2" BEL "u10/drs_fifo_wdata_reg_17_1" BEL
        "u10/drs_fifo_wdata_reg_17_0" BEL "u10/drs_fifo_wdata_reg_15_11" BEL
        "u10/drs_fifo_wdata_reg_15_10" BEL "u10/drs_fifo_wdata_reg_15_9" BEL
        "u10/drs_fifo_wdata_reg_15_8" BEL "u10/drs_fifo_wdata_reg_15_7" BEL
        "u10/drs_fifo_wdata_reg_15_6" BEL "u10/drs_fifo_wdata_reg_15_5" BEL
        "u10/drs_fifo_wdata_reg_15_4" BEL "u10/drs_fifo_wdata_reg_15_3" BEL
        "u10/drs_fifo_wdata_reg_15_2" BEL "u10/drs_fifo_wdata_reg_15_1" BEL
        "u10/drs_fifo_wdata_reg_15_0" BEL "u10/drs_fifo_wdata_reg_18_11" BEL
        "u10/drs_fifo_wdata_reg_18_10" BEL "u10/drs_fifo_wdata_reg_18_9" BEL
        "u10/drs_fifo_wdata_reg_18_8" BEL "u10/drs_fifo_wdata_reg_18_7" BEL
        "u10/drs_fifo_wdata_reg_18_6" BEL "u10/drs_fifo_wdata_reg_18_5" BEL
        "u10/drs_fifo_wdata_reg_18_4" BEL "u10/drs_fifo_wdata_reg_18_3" BEL
        "u10/drs_fifo_wdata_reg_18_2" BEL "u10/drs_fifo_wdata_reg_18_1" BEL
        "u10/drs_fifo_wdata_reg_18_0" BEL "u10/drs_fifo_wdata_reg_19_11" BEL
        "u10/drs_fifo_wdata_reg_19_10" BEL "u10/drs_fifo_wdata_reg_19_9" BEL
        "u10/drs_fifo_wdata_reg_19_8" BEL "u10/drs_fifo_wdata_reg_19_7" BEL
        "u10/drs_fifo_wdata_reg_19_6" BEL "u10/drs_fifo_wdata_reg_19_5" BEL
        "u10/drs_fifo_wdata_reg_19_4" BEL "u10/drs_fifo_wdata_reg_19_3" BEL
        "u10/drs_fifo_wdata_reg_19_2" BEL "u10/drs_fifo_wdata_reg_19_1" BEL
        "u10/drs_fifo_wdata_reg_19_0" BEL "u10/drs_fifo_wdata_reg_21_11" BEL
        "u10/drs_fifo_wdata_reg_21_10" BEL "u10/drs_fifo_wdata_reg_21_9" BEL
        "u10/drs_fifo_wdata_reg_21_8" BEL "u10/drs_fifo_wdata_reg_21_7" BEL
        "u10/drs_fifo_wdata_reg_21_6" BEL "u10/drs_fifo_wdata_reg_21_5" BEL
        "u10/drs_fifo_wdata_reg_21_4" BEL "u10/drs_fifo_wdata_reg_21_3" BEL
        "u10/drs_fifo_wdata_reg_21_2" BEL "u10/drs_fifo_wdata_reg_21_1" BEL
        "u10/drs_fifo_wdata_reg_21_0" BEL "u10/drs_fifo_wdata_reg_22_11" BEL
        "u10/drs_fifo_wdata_reg_22_10" BEL "u10/drs_fifo_wdata_reg_22_9" BEL
        "u10/drs_fifo_wdata_reg_22_8" BEL "u10/drs_fifo_wdata_reg_22_7" BEL
        "u10/drs_fifo_wdata_reg_22_6" BEL "u10/drs_fifo_wdata_reg_22_5" BEL
        "u10/drs_fifo_wdata_reg_22_4" BEL "u10/drs_fifo_wdata_reg_22_3" BEL
        "u10/drs_fifo_wdata_reg_22_2" BEL "u10/drs_fifo_wdata_reg_22_1" BEL
        "u10/drs_fifo_wdata_reg_22_0" BEL "u10/drs_fifo_wdata_reg_20_11" BEL
        "u10/drs_fifo_wdata_reg_20_10" BEL "u10/drs_fifo_wdata_reg_20_9" BEL
        "u10/drs_fifo_wdata_reg_20_8" BEL "u10/drs_fifo_wdata_reg_20_7" BEL
        "u10/drs_fifo_wdata_reg_20_6" BEL "u10/drs_fifo_wdata_reg_20_5" BEL
        "u10/drs_fifo_wdata_reg_20_4" BEL "u10/drs_fifo_wdata_reg_20_3" BEL
        "u10/drs_fifo_wdata_reg_20_2" BEL "u10/drs_fifo_wdata_reg_20_1" BEL
        "u10/drs_fifo_wdata_reg_20_0" BEL "u10/drs_fifo_wdata_reg_24_11" BEL
        "u10/drs_fifo_wdata_reg_24_10" BEL "u10/drs_fifo_wdata_reg_24_9" BEL
        "u10/drs_fifo_wdata_reg_24_8" BEL "u10/drs_fifo_wdata_reg_24_7" BEL
        "u10/drs_fifo_wdata_reg_24_6" BEL "u10/drs_fifo_wdata_reg_24_5" BEL
        "u10/drs_fifo_wdata_reg_24_4" BEL "u10/drs_fifo_wdata_reg_24_3" BEL
        "u10/drs_fifo_wdata_reg_24_2" BEL "u10/drs_fifo_wdata_reg_24_1" BEL
        "u10/drs_fifo_wdata_reg_24_0" BEL "u10/drs_fifo_wdata_reg_25_11" BEL
        "u10/drs_fifo_wdata_reg_25_10" BEL "u10/drs_fifo_wdata_reg_25_9" BEL
        "u10/drs_fifo_wdata_reg_25_8" BEL "u10/drs_fifo_wdata_reg_25_7" BEL
        "u10/drs_fifo_wdata_reg_25_6" BEL "u10/drs_fifo_wdata_reg_25_5" BEL
        "u10/drs_fifo_wdata_reg_25_4" BEL "u10/drs_fifo_wdata_reg_25_3" BEL
        "u10/drs_fifo_wdata_reg_25_2" BEL "u10/drs_fifo_wdata_reg_25_1" BEL
        "u10/drs_fifo_wdata_reg_25_0" BEL "u10/drs_fifo_wdata_reg_23_11" BEL
        "u10/drs_fifo_wdata_reg_23_10" BEL "u10/drs_fifo_wdata_reg_23_9" BEL
        "u10/drs_fifo_wdata_reg_23_8" BEL "u10/drs_fifo_wdata_reg_23_7" BEL
        "u10/drs_fifo_wdata_reg_23_6" BEL "u10/drs_fifo_wdata_reg_23_5" BEL
        "u10/drs_fifo_wdata_reg_23_4" BEL "u10/drs_fifo_wdata_reg_23_3" BEL
        "u10/drs_fifo_wdata_reg_23_2" BEL "u10/drs_fifo_wdata_reg_23_1" BEL
        "u10/drs_fifo_wdata_reg_23_0" BEL "u10/drs_fifo_wdata_reg_27_11" BEL
        "u10/drs_fifo_wdata_reg_27_10" BEL "u10/drs_fifo_wdata_reg_27_9" BEL
        "u10/drs_fifo_wdata_reg_27_8" BEL "u10/drs_fifo_wdata_reg_27_7" BEL
        "u10/drs_fifo_wdata_reg_27_6" BEL "u10/drs_fifo_wdata_reg_27_5" BEL
        "u10/drs_fifo_wdata_reg_27_4" BEL "u10/drs_fifo_wdata_reg_27_3" BEL
        "u10/drs_fifo_wdata_reg_27_2" BEL "u10/drs_fifo_wdata_reg_27_1" BEL
        "u10/drs_fifo_wdata_reg_27_0" BEL "u10/drs_fifo_wdata_reg_28_11" BEL
        "u10/drs_fifo_wdata_reg_28_10" BEL "u10/drs_fifo_wdata_reg_28_9" BEL
        "u10/drs_fifo_wdata_reg_28_8" BEL "u10/drs_fifo_wdata_reg_28_7" BEL
        "u10/drs_fifo_wdata_reg_28_6" BEL "u10/drs_fifo_wdata_reg_28_5" BEL
        "u10/drs_fifo_wdata_reg_28_4" BEL "u10/drs_fifo_wdata_reg_28_3" BEL
        "u10/drs_fifo_wdata_reg_28_2" BEL "u10/drs_fifo_wdata_reg_28_1" BEL
        "u10/drs_fifo_wdata_reg_28_0" BEL "u10/drs_fifo_wdata_reg_26_11" BEL
        "u10/drs_fifo_wdata_reg_26_10" BEL "u10/drs_fifo_wdata_reg_26_9" BEL
        "u10/drs_fifo_wdata_reg_26_8" BEL "u10/drs_fifo_wdata_reg_26_7" BEL
        "u10/drs_fifo_wdata_reg_26_6" BEL "u10/drs_fifo_wdata_reg_26_5" BEL
        "u10/drs_fifo_wdata_reg_26_4" BEL "u10/drs_fifo_wdata_reg_26_3" BEL
        "u10/drs_fifo_wdata_reg_26_2" BEL "u10/drs_fifo_wdata_reg_26_1" BEL
        "u10/drs_fifo_wdata_reg_26_0" BEL "u10/drs_fifo_wdata_reg_29_11" BEL
        "u10/drs_fifo_wdata_reg_29_10" BEL "u10/drs_fifo_wdata_reg_29_9" BEL
        "u10/drs_fifo_wdata_reg_29_8" BEL "u10/drs_fifo_wdata_reg_29_7" BEL
        "u10/drs_fifo_wdata_reg_29_6" BEL "u10/drs_fifo_wdata_reg_29_5" BEL
        "u10/drs_fifo_wdata_reg_29_4" BEL "u10/drs_fifo_wdata_reg_29_3" BEL
        "u10/drs_fifo_wdata_reg_29_2" BEL "u10/drs_fifo_wdata_reg_29_1" BEL
        "u10/drs_fifo_wdata_reg_29_0" BEL "u10/drs_fifo_wdata_reg_30_11" BEL
        "u10/drs_fifo_wdata_reg_30_10" BEL "u10/drs_fifo_wdata_reg_30_9" BEL
        "u10/drs_fifo_wdata_reg_30_8" BEL "u10/drs_fifo_wdata_reg_30_7" BEL
        "u10/drs_fifo_wdata_reg_30_6" BEL "u10/drs_fifo_wdata_reg_30_5" BEL
        "u10/drs_fifo_wdata_reg_30_4" BEL "u10/drs_fifo_wdata_reg_30_3" BEL
        "u10/drs_fifo_wdata_reg_30_2" BEL "u10/drs_fifo_wdata_reg_30_1" BEL
        "u10/drs_fifo_wdata_reg_30_0" BEL "u10/drs_fifo_wdata_reg_31_11" BEL
        "u10/drs_fifo_wdata_reg_31_10" BEL "u10/drs_fifo_wdata_reg_31_9" BEL
        "u10/drs_fifo_wdata_reg_31_8" BEL "u10/drs_fifo_wdata_reg_31_7" BEL
        "u10/drs_fifo_wdata_reg_31_6" BEL "u10/drs_fifo_wdata_reg_31_5" BEL
        "u10/drs_fifo_wdata_reg_31_4" BEL "u10/drs_fifo_wdata_reg_31_3" BEL
        "u10/drs_fifo_wdata_reg_31_2" BEL "u10/drs_fifo_wdata_reg_31_1" BEL
        "u10/drs_fifo_wdata_reg_31_0" BEL "u10/we_7" BEL "u10/we_6" BEL
        "u10/we_5" BEL "u10/we_4" BEL "u10/we_3" BEL "u10/we_2" BEL "u10/we_1"
        BEL "u10/we_0" BEL "u18/reg_rdata_reg_31" BEL "u18/reg_rdata_reg_30"
        BEL "u18/reg_rdata_reg_29" BEL "u18/reg_rdata_reg_28" BEL
        "u18/reg_rdata_reg_27" BEL "u18/reg_rdata_reg_26" BEL
        "u18/reg_rdata_reg_25" BEL "u18/reg_rdata_reg_24" BEL
        "u18/reg_rdata_reg_23" BEL "u18/reg_rdata_reg_22" BEL
        "u18/reg_rdata_reg_21" BEL "u18/reg_rdata_reg_20" BEL
        "u18/reg_rdata_reg_19" BEL "u18/reg_rdata_reg_18" BEL
        "u18/reg_rdata_reg_17" BEL "u18/reg_rdata_reg_16" BEL
        "u18/reg_rdata_reg_15" BEL "u18/reg_rdata_reg_14" BEL
        "u18/reg_rdata_reg_13" BEL "u18/reg_rdata_reg_12" BEL
        "u18/reg_rdata_reg_11" BEL "u18/reg_rdata_reg_10" BEL
        "u18/reg_rdata_reg_9" BEL "u18/reg_rdata_reg_8" BEL
        "u18/reg_rdata_reg_7" BEL "u18/reg_rdata_reg_6" BEL
        "u18/reg_rdata_reg_5" BEL "u18/reg_rdata_reg_4" BEL
        "u18/reg_rdata_reg_3" BEL "u18/reg_rdata_reg_2" BEL
        "u18/reg_rdata_reg_1" BEL "u18/reg_rdata_reg_0" BEL
        "u18/rb_dram_pattern_31" BEL "u18/rb_dram_pattern_30" BEL
        "u18/rb_dram_pattern_29" BEL "u18/rb_dram_pattern_28" BEL
        "u18/rb_dram_pattern_27" BEL "u18/rb_dram_pattern_26" BEL
        "u18/rb_dram_pattern_25" BEL "u18/rb_dram_pattern_24" BEL
        "u18/rb_dram_pattern_23" BEL "u18/rb_dram_pattern_22" BEL
        "u18/rb_dram_pattern_21" BEL "u18/rb_dram_pattern_20" BEL
        "u18/rb_dram_pattern_19" BEL "u18/rb_dram_pattern_18" BEL
        "u18/rb_dram_pattern_17" BEL "u18/rb_dram_pattern_16" BEL
        "u18/rb_dram_pattern_15" BEL "u18/rb_dram_pattern_14" BEL
        "u18/rb_dram_pattern_13" BEL "u18/rb_dram_pattern_12" BEL
        "u18/rb_dram_pattern_11" BEL "u18/rb_dram_pattern_10" BEL
        "u18/rb_dram_pattern_9" BEL "u18/rb_dram_pattern_8" BEL
        "u18/rb_dram_pattern_7" BEL "u18/rb_dram_pattern_6" BEL
        "u18/rb_dram_pattern_5" BEL "u18/rb_dram_pattern_4" BEL
        "u18/rb_dram_pattern_3" BEL "u18/rb_dram_pattern_2" BEL
        "u18/rb_dram_pattern_1" BEL "u18/rb_dram_pattern_0" BEL
        "u18/rb_thr_data_11" BEL "u18/rb_thr_data_10" BEL "u18/rb_thr_data_9"
        BEL "u18/rb_thr_data_8" BEL "u18/rb_thr_data_7" BEL
        "u18/rb_thr_data_6" BEL "u18/rb_thr_data_5" BEL "u18/rb_thr_data_4"
        BEL "u18/rb_thr_data_3" BEL "u18/rb_thr_data_2" BEL
        "u18/rb_thr_data_1" BEL "u18/rb_thr_data_0" BEL "u18/rb_hv_data_7" BEL
        "u18/rb_hv_data_6" BEL "u18/rb_hv_data_5" BEL "u18/rb_hv_data_4" BEL
        "u18/rb_hv_data_3" BEL "u18/rb_hv_data_2" BEL "u18/rb_hv_data_1" BEL
        "u18/rb_hv_data_0" BEL "u18/latch_temp_reg" BEL
        "u18/latch_pll_lock_reg" BEL "u11/drs_fifo_rdata_reg_31_11" BEL
        "u11/drs_fifo_rdata_reg_31_10" BEL "u11/drs_fifo_rdata_reg_31_9" BEL
        "u11/drs_fifo_rdata_reg_31_8" BEL "u11/drs_fifo_rdata_reg_31_7" BEL
        "u11/drs_fifo_rdata_reg_31_6" BEL "u11/drs_fifo_rdata_reg_31_5" BEL
        "u11/drs_fifo_rdata_reg_31_4" BEL "u11/drs_fifo_rdata_reg_31_3" BEL
        "u11/drs_fifo_rdata_reg_31_2" BEL "u11/drs_fifo_rdata_reg_31_1" BEL
        "u11/drs_fifo_rdata_reg_31_0" BEL "u11/drs_fifo_rdata_reg_0_11" BEL
        "u11/drs_fifo_rdata_reg_0_10" BEL "u11/drs_fifo_rdata_reg_0_9" BEL
        "u11/drs_fifo_rdata_reg_0_8" BEL "u11/drs_fifo_rdata_reg_0_7" BEL
        "u11/drs_fifo_rdata_reg_0_6" BEL "u11/drs_fifo_rdata_reg_0_5" BEL
        "u11/drs_fifo_rdata_reg_0_4" BEL "u11/drs_fifo_rdata_reg_0_3" BEL
        "u11/drs_fifo_rdata_reg_0_2" BEL "u11/drs_fifo_rdata_reg_0_1" BEL
        "u11/drs_fifo_rdata_reg_0_0" BEL "u11/drs_fifo_rdata_reg_2_11" BEL
        "u11/drs_fifo_rdata_reg_2_10" BEL "u11/drs_fifo_rdata_reg_2_9" BEL
        "u11/drs_fifo_rdata_reg_2_8" BEL "u11/drs_fifo_rdata_reg_2_7" BEL
        "u11/drs_fifo_rdata_reg_2_6" BEL "u11/drs_fifo_rdata_reg_2_5" BEL
        "u11/drs_fifo_rdata_reg_2_4" BEL "u11/drs_fifo_rdata_reg_2_3" BEL
        "u11/drs_fifo_rdata_reg_2_2" BEL "u11/drs_fifo_rdata_reg_2_1" BEL
        "u11/drs_fifo_rdata_reg_2_0" BEL "u11/drs_fifo_rdata_reg_3_11" BEL
        "u11/drs_fifo_rdata_reg_3_10" BEL "u11/drs_fifo_rdata_reg_3_9" BEL
        "u11/drs_fifo_rdata_reg_3_8" BEL "u11/drs_fifo_rdata_reg_3_7" BEL
        "u11/drs_fifo_rdata_reg_3_6" BEL "u11/drs_fifo_rdata_reg_3_5" BEL
        "u11/drs_fifo_rdata_reg_3_4" BEL "u11/drs_fifo_rdata_reg_3_3" BEL
        "u11/drs_fifo_rdata_reg_3_2" BEL "u11/drs_fifo_rdata_reg_3_1" BEL
        "u11/drs_fifo_rdata_reg_3_0" BEL "u11/drs_fifo_rdata_reg_1_11" BEL
        "u11/drs_fifo_rdata_reg_1_10" BEL "u11/drs_fifo_rdata_reg_1_9" BEL
        "u11/drs_fifo_rdata_reg_1_8" BEL "u11/drs_fifo_rdata_reg_1_7" BEL
        "u11/drs_fifo_rdata_reg_1_6" BEL "u11/drs_fifo_rdata_reg_1_5" BEL
        "u11/drs_fifo_rdata_reg_1_4" BEL "u11/drs_fifo_rdata_reg_1_3" BEL
        "u11/drs_fifo_rdata_reg_1_2" BEL "u11/drs_fifo_rdata_reg_1_1" BEL
        "u11/drs_fifo_rdata_reg_1_0" BEL "u11/drs_fifo_rdata_reg_5_11" BEL
        "u11/drs_fifo_rdata_reg_5_10" BEL "u11/drs_fifo_rdata_reg_5_9" BEL
        "u11/drs_fifo_rdata_reg_5_8" BEL "u11/drs_fifo_rdata_reg_5_7" BEL
        "u11/drs_fifo_rdata_reg_5_6" BEL "u11/drs_fifo_rdata_reg_5_5" BEL
        "u11/drs_fifo_rdata_reg_5_4" BEL "u11/drs_fifo_rdata_reg_5_3" BEL
        "u11/drs_fifo_rdata_reg_5_2" BEL "u11/drs_fifo_rdata_reg_5_1" BEL
        "u11/drs_fifo_rdata_reg_5_0" BEL "u11/drs_fifo_rdata_reg_6_11" BEL
        "u11/drs_fifo_rdata_reg_6_10" BEL "u11/drs_fifo_rdata_reg_6_9" BEL
        "u11/drs_fifo_rdata_reg_6_8" BEL "u11/drs_fifo_rdata_reg_6_7" BEL
        "u11/drs_fifo_rdata_reg_6_6" BEL "u11/drs_fifo_rdata_reg_6_5" BEL
        "u11/drs_fifo_rdata_reg_6_4" BEL "u11/drs_fifo_rdata_reg_6_3" BEL
        "u11/drs_fifo_rdata_reg_6_2" BEL "u11/drs_fifo_rdata_reg_6_1" BEL
        "u11/drs_fifo_rdata_reg_6_0" BEL "u11/drs_fifo_rdata_reg_4_11" BEL
        "u11/drs_fifo_rdata_reg_4_10" BEL "u11/drs_fifo_rdata_reg_4_9" BEL
        "u11/drs_fifo_rdata_reg_4_8" BEL "u11/drs_fifo_rdata_reg_4_7" BEL
        "u11/drs_fifo_rdata_reg_4_6" BEL "u11/drs_fifo_rdata_reg_4_5" BEL
        "u11/drs_fifo_rdata_reg_4_4" BEL "u11/drs_fifo_rdata_reg_4_3" BEL
        "u11/drs_fifo_rdata_reg_4_2" BEL "u11/drs_fifo_rdata_reg_4_1" BEL
        "u11/drs_fifo_rdata_reg_4_0" BEL "u11/drs_fifo_rdata_reg_8_11" BEL
        "u11/drs_fifo_rdata_reg_8_10" BEL "u11/drs_fifo_rdata_reg_8_9" BEL
        "u11/drs_fifo_rdata_reg_8_8" BEL "u11/drs_fifo_rdata_reg_8_7" BEL
        "u11/drs_fifo_rdata_reg_8_6" BEL "u11/drs_fifo_rdata_reg_8_5" BEL
        "u11/drs_fifo_rdata_reg_8_4" BEL "u11/drs_fifo_rdata_reg_8_3" BEL
        "u11/drs_fifo_rdata_reg_8_2" BEL "u11/drs_fifo_rdata_reg_8_1" BEL
        "u11/drs_fifo_rdata_reg_8_0" BEL "u11/drs_fifo_rdata_reg_9_11" BEL
        "u11/drs_fifo_rdata_reg_9_10" BEL "u11/drs_fifo_rdata_reg_9_9" BEL
        "u11/drs_fifo_rdata_reg_9_8" BEL "u11/drs_fifo_rdata_reg_9_7" BEL
        "u11/drs_fifo_rdata_reg_9_6" BEL "u11/drs_fifo_rdata_reg_9_5" BEL
        "u11/drs_fifo_rdata_reg_9_4" BEL "u11/drs_fifo_rdata_reg_9_3" BEL
        "u11/drs_fifo_rdata_reg_9_2" BEL "u11/drs_fifo_rdata_reg_9_1" BEL
        "u11/drs_fifo_rdata_reg_9_0" BEL "u11/drs_fifo_rdata_reg_7_11" BEL
        "u11/drs_fifo_rdata_reg_7_10" BEL "u11/drs_fifo_rdata_reg_7_9" BEL
        "u11/drs_fifo_rdata_reg_7_8" BEL "u11/drs_fifo_rdata_reg_7_7" BEL
        "u11/drs_fifo_rdata_reg_7_6" BEL "u11/drs_fifo_rdata_reg_7_5" BEL
        "u11/drs_fifo_rdata_reg_7_4" BEL "u11/drs_fifo_rdata_reg_7_3" BEL
        "u11/drs_fifo_rdata_reg_7_2" BEL "u11/drs_fifo_rdata_reg_7_1" BEL
        "u11/drs_fifo_rdata_reg_7_0" BEL "u11/drs_fifo_rdata_reg_10_11" BEL
        "u11/drs_fifo_rdata_reg_10_10" BEL "u11/drs_fifo_rdata_reg_10_9" BEL
        "u11/drs_fifo_rdata_reg_10_8" BEL "u11/drs_fifo_rdata_reg_10_7" BEL
        "u11/drs_fifo_rdata_reg_10_6" BEL "u11/drs_fifo_rdata_reg_10_5" BEL
        "u11/drs_fifo_rdata_reg_10_4" BEL "u11/drs_fifo_rdata_reg_10_3" BEL
        "u11/drs_fifo_rdata_reg_10_2" BEL "u11/drs_fifo_rdata_reg_10_1" BEL
        "u11/drs_fifo_rdata_reg_10_0" BEL "u11/drs_fifo_rdata_reg_11_11" BEL
        "u11/drs_fifo_rdata_reg_11_10" BEL "u11/drs_fifo_rdata_reg_11_9" BEL
        "u11/drs_fifo_rdata_reg_11_8" BEL "u11/drs_fifo_rdata_reg_11_7" BEL
        "u11/drs_fifo_rdata_reg_11_6" BEL "u11/drs_fifo_rdata_reg_11_5" BEL
        "u11/drs_fifo_rdata_reg_11_4" BEL "u11/drs_fifo_rdata_reg_11_3" BEL
        "u11/drs_fifo_rdata_reg_11_2" BEL "u11/drs_fifo_rdata_reg_11_1" BEL
        "u11/drs_fifo_rdata_reg_11_0" BEL "u11/drs_fifo_rdata_reg_13_11" BEL
        "u11/drs_fifo_rdata_reg_13_10" BEL "u11/drs_fifo_rdata_reg_13_9" BEL
        "u11/drs_fifo_rdata_reg_13_8" BEL "u11/drs_fifo_rdata_reg_13_7" BEL
        "u11/drs_fifo_rdata_reg_13_6" BEL "u11/drs_fifo_rdata_reg_13_5" BEL
        "u11/drs_fifo_rdata_reg_13_4" BEL "u11/drs_fifo_rdata_reg_13_3" BEL
        "u11/drs_fifo_rdata_reg_13_2" BEL "u11/drs_fifo_rdata_reg_13_1" BEL
        "u11/drs_fifo_rdata_reg_13_0" BEL "u11/drs_fifo_rdata_reg_14_11" BEL
        "u11/drs_fifo_rdata_reg_14_10" BEL "u11/drs_fifo_rdata_reg_14_9" BEL
        "u11/drs_fifo_rdata_reg_14_8" BEL "u11/drs_fifo_rdata_reg_14_7" BEL
        "u11/drs_fifo_rdata_reg_14_6" BEL "u11/drs_fifo_rdata_reg_14_5" BEL
        "u11/drs_fifo_rdata_reg_14_4" BEL "u11/drs_fifo_rdata_reg_14_3" BEL
        "u11/drs_fifo_rdata_reg_14_2" BEL "u11/drs_fifo_rdata_reg_14_1" BEL
        "u11/drs_fifo_rdata_reg_14_0" BEL "u11/drs_fifo_rdata_reg_12_11" BEL
        "u11/drs_fifo_rdata_reg_12_10" BEL "u11/drs_fifo_rdata_reg_12_9" BEL
        "u11/drs_fifo_rdata_reg_12_8" BEL "u11/drs_fifo_rdata_reg_12_7" BEL
        "u11/drs_fifo_rdata_reg_12_6" BEL "u11/drs_fifo_rdata_reg_12_5" BEL
        "u11/drs_fifo_rdata_reg_12_4" BEL "u11/drs_fifo_rdata_reg_12_3" BEL
        "u11/drs_fifo_rdata_reg_12_2" BEL "u11/drs_fifo_rdata_reg_12_1" BEL
        "u11/drs_fifo_rdata_reg_12_0" BEL "u11/drs_fifo_rdata_reg_16_11" BEL
        "u11/drs_fifo_rdata_reg_16_10" BEL "u11/drs_fifo_rdata_reg_16_9" BEL
        "u11/drs_fifo_rdata_reg_16_8" BEL "u11/drs_fifo_rdata_reg_16_7" BEL
        "u11/drs_fifo_rdata_reg_16_6" BEL "u11/drs_fifo_rdata_reg_16_5" BEL
        "u11/drs_fifo_rdata_reg_16_4" BEL "u11/drs_fifo_rdata_reg_16_3" BEL
        "u11/drs_fifo_rdata_reg_16_2" BEL "u11/drs_fifo_rdata_reg_16_1" BEL
        "u11/drs_fifo_rdata_reg_16_0" BEL "u11/drs_fifo_rdata_reg_17_11" BEL
        "u11/drs_fifo_rdata_reg_17_10" BEL "u11/drs_fifo_rdata_reg_17_9" BEL
        "u11/drs_fifo_rdata_reg_17_8" BEL "u11/drs_fifo_rdata_reg_17_7" BEL
        "u11/drs_fifo_rdata_reg_17_6" BEL "u11/drs_fifo_rdata_reg_17_5" BEL
        "u11/drs_fifo_rdata_reg_17_4" BEL "u11/drs_fifo_rdata_reg_17_3" BEL
        "u11/drs_fifo_rdata_reg_17_2" BEL "u11/drs_fifo_rdata_reg_17_1" BEL
        "u11/drs_fifo_rdata_reg_17_0" BEL "u11/drs_fifo_rdata_reg_15_11" BEL
        "u11/drs_fifo_rdata_reg_15_10" BEL "u11/drs_fifo_rdata_reg_15_9" BEL
        "u11/drs_fifo_rdata_reg_15_8" BEL "u11/drs_fifo_rdata_reg_15_7" BEL
        "u11/drs_fifo_rdata_reg_15_6" BEL "u11/drs_fifo_rdata_reg_15_5" BEL
        "u11/drs_fifo_rdata_reg_15_4" BEL "u11/drs_fifo_rdata_reg_15_3" BEL
        "u11/drs_fifo_rdata_reg_15_2" BEL "u11/drs_fifo_rdata_reg_15_1" BEL
        "u11/drs_fifo_rdata_reg_15_0" BEL "u11/drs_fifo_rdata_reg_19_11" BEL
        "u11/drs_fifo_rdata_reg_19_10" BEL "u11/drs_fifo_rdata_reg_19_9" BEL
        "u11/drs_fifo_rdata_reg_19_8" BEL "u11/drs_fifo_rdata_reg_19_7" BEL
        "u11/drs_fifo_rdata_reg_19_6" BEL "u11/drs_fifo_rdata_reg_19_5" BEL
        "u11/drs_fifo_rdata_reg_19_4" BEL "u11/drs_fifo_rdata_reg_19_3" BEL
        "u11/drs_fifo_rdata_reg_19_2" BEL "u11/drs_fifo_rdata_reg_19_1" BEL
        "u11/drs_fifo_rdata_reg_19_0" BEL "u11/drs_fifo_rdata_reg_20_11" BEL
        "u11/drs_fifo_rdata_reg_20_10" BEL "u11/drs_fifo_rdata_reg_20_9" BEL
        "u11/drs_fifo_rdata_reg_20_8" BEL "u11/drs_fifo_rdata_reg_20_7" BEL
        "u11/drs_fifo_rdata_reg_20_6" BEL "u11/drs_fifo_rdata_reg_20_5" BEL
        "u11/drs_fifo_rdata_reg_20_4" BEL "u11/drs_fifo_rdata_reg_20_3" BEL
        "u11/drs_fifo_rdata_reg_20_2" BEL "u11/drs_fifo_rdata_reg_20_1" BEL
        "u11/drs_fifo_rdata_reg_20_0" BEL "u11/drs_fifo_rdata_reg_18_11" BEL
        "u11/drs_fifo_rdata_reg_18_10" BEL "u11/drs_fifo_rdata_reg_18_9" BEL
        "u11/drs_fifo_rdata_reg_18_8" BEL "u11/drs_fifo_rdata_reg_18_7" BEL
        "u11/drs_fifo_rdata_reg_18_6" BEL "u11/drs_fifo_rdata_reg_18_5" BEL
        "u11/drs_fifo_rdata_reg_18_4" BEL "u11/drs_fifo_rdata_reg_18_3" BEL
        "u11/drs_fifo_rdata_reg_18_2" BEL "u11/drs_fifo_rdata_reg_18_1" BEL
        "u11/drs_fifo_rdata_reg_18_0" BEL "u11/drs_fifo_rdata_reg_21_11" BEL
        "u11/drs_fifo_rdata_reg_21_10" BEL "u11/drs_fifo_rdata_reg_21_9" BEL
        "u11/drs_fifo_rdata_reg_21_8" BEL "u11/drs_fifo_rdata_reg_21_7" BEL
        "u11/drs_fifo_rdata_reg_21_6" BEL "u11/drs_fifo_rdata_reg_21_5" BEL
        "u11/drs_fifo_rdata_reg_21_4" BEL "u11/drs_fifo_rdata_reg_21_3" BEL
        "u11/drs_fifo_rdata_reg_21_2" BEL "u11/drs_fifo_rdata_reg_21_1" BEL
        "u11/drs_fifo_rdata_reg_21_0" BEL "u11/drs_fifo_rdata_reg_22_11" BEL
        "u11/drs_fifo_rdata_reg_22_10" BEL "u11/drs_fifo_rdata_reg_22_9" BEL
        "u11/drs_fifo_rdata_reg_22_8" BEL "u11/drs_fifo_rdata_reg_22_7" BEL
        "u11/drs_fifo_rdata_reg_22_6" BEL "u11/drs_fifo_rdata_reg_22_5" BEL
        "u11/drs_fifo_rdata_reg_22_4" BEL "u11/drs_fifo_rdata_reg_22_3" BEL
        "u11/drs_fifo_rdata_reg_22_2" BEL "u11/drs_fifo_rdata_reg_22_1" BEL
        "u11/drs_fifo_rdata_reg_22_0" BEL "u11/drs_fifo_rdata_reg_24_11" BEL
        "u11/drs_fifo_rdata_reg_24_10" BEL "u11/drs_fifo_rdata_reg_24_9" BEL
        "u11/drs_fifo_rdata_reg_24_8" BEL "u11/drs_fifo_rdata_reg_24_7" BEL
        "u11/drs_fifo_rdata_reg_24_6" BEL "u11/drs_fifo_rdata_reg_24_5" BEL
        "u11/drs_fifo_rdata_reg_24_4" BEL "u11/drs_fifo_rdata_reg_24_3" BEL
        "u11/drs_fifo_rdata_reg_24_2" BEL "u11/drs_fifo_rdata_reg_24_1" BEL
        "u11/drs_fifo_rdata_reg_24_0" BEL "u11/drs_fifo_rdata_reg_25_11" BEL
        "u11/drs_fifo_rdata_reg_25_10" BEL "u11/drs_fifo_rdata_reg_25_9" BEL
        "u11/drs_fifo_rdata_reg_25_8" BEL "u11/drs_fifo_rdata_reg_25_7" BEL
        "u11/drs_fifo_rdata_reg_25_6" BEL "u11/drs_fifo_rdata_reg_25_5" BEL
        "u11/drs_fifo_rdata_reg_25_4" BEL "u11/drs_fifo_rdata_reg_25_3" BEL
        "u11/drs_fifo_rdata_reg_25_2" BEL "u11/drs_fifo_rdata_reg_25_1" BEL
        "u11/drs_fifo_rdata_reg_25_0" BEL "u11/drs_fifo_rdata_reg_23_11" BEL
        "u11/drs_fifo_rdata_reg_23_10" BEL "u11/drs_fifo_rdata_reg_23_9" BEL
        "u11/drs_fifo_rdata_reg_23_8" BEL "u11/drs_fifo_rdata_reg_23_7" BEL
        "u11/drs_fifo_rdata_reg_23_6" BEL "u11/drs_fifo_rdata_reg_23_5" BEL
        "u11/drs_fifo_rdata_reg_23_4" BEL "u11/drs_fifo_rdata_reg_23_3" BEL
        "u11/drs_fifo_rdata_reg_23_2" BEL "u11/drs_fifo_rdata_reg_23_1" BEL
        "u11/drs_fifo_rdata_reg_23_0" BEL "u11/drs_fifo_rdata_reg_27_11" BEL
        "u11/drs_fifo_rdata_reg_27_10" BEL "u11/drs_fifo_rdata_reg_27_9" BEL
        "u11/drs_fifo_rdata_reg_27_8" BEL "u11/drs_fifo_rdata_reg_27_7" BEL
        "u11/drs_fifo_rdata_reg_27_6" BEL "u11/drs_fifo_rdata_reg_27_5" BEL
        "u11/drs_fifo_rdata_reg_27_4" BEL "u11/drs_fifo_rdata_reg_27_3" BEL
        "u11/drs_fifo_rdata_reg_27_2" BEL "u11/drs_fifo_rdata_reg_27_1" BEL
        "u11/drs_fifo_rdata_reg_27_0" BEL "u11/drs_fifo_rdata_reg_28_11" BEL
        "u11/drs_fifo_rdata_reg_28_10" BEL "u11/drs_fifo_rdata_reg_28_9" BEL
        "u11/drs_fifo_rdata_reg_28_8" BEL "u11/drs_fifo_rdata_reg_28_7" BEL
        "u11/drs_fifo_rdata_reg_28_6" BEL "u11/drs_fifo_rdata_reg_28_5" BEL
        "u11/drs_fifo_rdata_reg_28_4" BEL "u11/drs_fifo_rdata_reg_28_3" BEL
        "u11/drs_fifo_rdata_reg_28_2" BEL "u11/drs_fifo_rdata_reg_28_1" BEL
        "u11/drs_fifo_rdata_reg_28_0" BEL "u11/drs_fifo_rdata_reg_26_11" BEL
        "u11/drs_fifo_rdata_reg_26_10" BEL "u11/drs_fifo_rdata_reg_26_9" BEL
        "u11/drs_fifo_rdata_reg_26_8" BEL "u11/drs_fifo_rdata_reg_26_7" BEL
        "u11/drs_fifo_rdata_reg_26_6" BEL "u11/drs_fifo_rdata_reg_26_5" BEL
        "u11/drs_fifo_rdata_reg_26_4" BEL "u11/drs_fifo_rdata_reg_26_3" BEL
        "u11/drs_fifo_rdata_reg_26_2" BEL "u11/drs_fifo_rdata_reg_26_1" BEL
        "u11/drs_fifo_rdata_reg_26_0" BEL "u11/drs_fifo_rdata_reg_30_11" BEL
        "u11/drs_fifo_rdata_reg_30_10" BEL "u11/drs_fifo_rdata_reg_30_9" BEL
        "u11/drs_fifo_rdata_reg_30_8" BEL "u11/drs_fifo_rdata_reg_30_7" BEL
        "u11/drs_fifo_rdata_reg_30_6" BEL "u11/drs_fifo_rdata_reg_30_5" BEL
        "u11/drs_fifo_rdata_reg_30_4" BEL "u11/drs_fifo_rdata_reg_30_3" BEL
        "u11/drs_fifo_rdata_reg_30_2" BEL "u11/drs_fifo_rdata_reg_30_1" BEL
        "u11/drs_fifo_rdata_reg_30_0" BEL "u11/drs_fifo_rdata_reg_29_11" BEL
        "u11/drs_fifo_rdata_reg_29_10" BEL "u11/drs_fifo_rdata_reg_29_9" BEL
        "u11/drs_fifo_rdata_reg_29_8" BEL "u11/drs_fifo_rdata_reg_29_7" BEL
        "u11/drs_fifo_rdata_reg_29_6" BEL "u11/drs_fifo_rdata_reg_29_5" BEL
        "u11/drs_fifo_rdata_reg_29_4" BEL "u11/drs_fifo_rdata_reg_29_3" BEL
        "u11/drs_fifo_rdata_reg_29_2" BEL "u11/drs_fifo_rdata_reg_29_1" BEL
        "u11/drs_fifo_rdata_reg_29_0" BEL "u12/u1/srl16e_dram_fifo_write" BEL
        "u12/u1/srl16e_header" BEL "u12/u1/cnt_0" BEL
        "u12/u1/dram_fifo_waddr_reg_10" BEL "u12/u1/dram_fifo_waddr_reg_9" BEL
        "u12/u1/dram_fifo_waddr_reg_8" BEL "u12/u1/dram_fifo_waddr_reg_7" BEL
        "u12/u1/dram_fifo_waddr_reg_6" BEL "u12/u1/dram_fifo_waddr_reg_5" BEL
        "u12/u1/dram_fifo_waddr_reg_4" BEL "u12/u1/dram_fifo_waddr_reg_3" BEL
        "u12/u1/dram_fifo_waddr_reg_2" BEL "u12/u1/dram_fifo_waddr_reg_1" BEL
        "u12/u1/dram_fifo_waddr_reg_0" BEL "u12/u1/done_cnt_9" BEL
        "u12/u1/done_cnt_8" BEL "u12/u1/done_cnt_7" BEL "u12/u1/done_cnt_6"
        BEL "u12/u1/done_cnt_5" BEL "u12/u1/done_cnt_3" BEL
        "u12/u1/done_cnt_2" BEL "u12/u1/done_cnt_4" BEL "u12/u1/done_cnt_1"
        BEL "u12/u1/done_cnt_0" BEL "u12/u1/cnt_9" BEL "u12/u1/cnt_7" BEL
        "u12/u1/cnt_6" BEL "u12/u1/cnt_8" BEL "u12/u1/cnt_5" BEL
        "u12/u1/cnt_4" BEL "u12/u1/cnt_3" BEL "u12/u1/cnt_2" BEL
        "u12/u1/cnt_1" BEL "u12/u1/local_trig_number_31" BEL
        "u12/u1/local_trig_number_30" BEL "u12/u1/local_trig_number_29" BEL
        "u12/u1/local_trig_number_28" BEL "u12/u1/local_trig_number_27" BEL
        "u12/u1/local_trig_number_26" BEL "u12/u1/local_trig_number_25" BEL
        "u12/u1/local_trig_number_24" BEL "u12/u1/local_trig_number_23" BEL
        "u12/u1/local_trig_number_22" BEL "u12/u1/local_trig_number_21" BEL
        "u12/u1/local_trig_number_20" BEL "u12/u1/local_trig_number_19" BEL
        "u12/u1/local_trig_number_18" BEL "u12/u1/local_trig_number_17" BEL
        "u12/u1/local_trig_number_16" BEL "u12/u1/local_trig_number_15" BEL
        "u12/u1/local_trig_number_14" BEL "u12/u1/local_trig_number_13" BEL
        "u12/u1/local_trig_number_12" BEL "u12/u1/local_trig_number_11" BEL
        "u12/u1/local_trig_number_10" BEL "u12/u1/local_trig_number_9" BEL
        "u12/u1/local_trig_number_8" BEL "u12/u1/local_trig_number_7" BEL
        "u12/u1/local_trig_number_6" BEL "u12/u1/local_trig_number_5" BEL
        "u12/u1/local_trig_number_4" BEL "u12/u1/local_trig_number_3" BEL
        "u12/u1/local_trig_number_2" BEL "u12/u1/local_trig_number_1" BEL
        "u12/u1/local_trig_number_0" BEL "u12/u1/drs_fifo_raddr_reg_9" BEL
        "u12/u1/drs_fifo_raddr_reg_8" BEL "u12/u1/drs_fifo_raddr_reg_7" BEL
        "u12/u1/drs_fifo_raddr_reg_6" BEL "u12/u1/drs_fifo_raddr_reg_5" BEL
        "u12/u1/drs_fifo_raddr_reg_4" BEL "u12/u1/drs_fifo_raddr_reg_3" BEL
        "u12/u1/drs_fifo_raddr_reg_2" BEL "u12/u1/drs_fifo_raddr_reg_1" BEL
        "u12/u1/drs_fifo_raddr_reg_0" BEL "u12/u1/dram_fifo_wdata_reg_507" BEL
        "u12/u1/dram_fifo_wdata_reg_506" BEL "u12/u1/dram_fifo_wdata_reg_505"
        BEL "u12/u1/dram_fifo_wdata_reg_504" BEL
        "u12/u1/dram_fifo_wdata_reg_503" BEL "u12/u1/dram_fifo_wdata_reg_502"
        BEL "u12/u1/dram_fifo_wdata_reg_501" BEL
        "u12/u1/dram_fifo_wdata_reg_500" BEL "u12/u1/dram_fifo_wdata_reg_499"
        BEL "u12/u1/dram_fifo_wdata_reg_498" BEL
        "u12/u1/dram_fifo_wdata_reg_497" BEL "u12/u1/dram_fifo_wdata_reg_496"
        BEL "u12/u1/dram_fifo_wdata_reg_491" BEL
        "u12/u1/dram_fifo_wdata_reg_490" BEL "u12/u1/dram_fifo_wdata_reg_489"
        BEL "u12/u1/dram_fifo_wdata_reg_488" BEL
        "u12/u1/dram_fifo_wdata_reg_487" BEL "u12/u1/dram_fifo_wdata_reg_486"
        BEL "u12/u1/dram_fifo_wdata_reg_485" BEL
        "u12/u1/dram_fifo_wdata_reg_484" BEL "u12/u1/dram_fifo_wdata_reg_483"
        BEL "u12/u1/dram_fifo_wdata_reg_482" BEL
        "u12/u1/dram_fifo_wdata_reg_481" BEL "u12/u1/dram_fifo_wdata_reg_480"
        BEL "u12/u1/dram_fifo_wdata_reg_475" BEL
        "u12/u1/dram_fifo_wdata_reg_474" BEL "u12/u1/dram_fifo_wdata_reg_473"
        BEL "u12/u1/dram_fifo_wdata_reg_472" BEL
        "u12/u1/dram_fifo_wdata_reg_471" BEL "u12/u1/dram_fifo_wdata_reg_470"
        BEL "u12/u1/dram_fifo_wdata_reg_469" BEL
        "u12/u1/dram_fifo_wdata_reg_468" BEL "u12/u1/dram_fifo_wdata_reg_467"
        BEL "u12/u1/dram_fifo_wdata_reg_466" BEL
        "u12/u1/dram_fifo_wdata_reg_465" BEL "u12/u1/dram_fifo_wdata_reg_464"
        BEL "u12/u1/dram_fifo_wdata_reg_459" BEL
        "u12/u1/dram_fifo_wdata_reg_458" BEL "u12/u1/dram_fifo_wdata_reg_457"
        BEL "u12/u1/dram_fifo_wdata_reg_456" BEL
        "u12/u1/dram_fifo_wdata_reg_455" BEL "u12/u1/dram_fifo_wdata_reg_454"
        BEL "u12/u1/dram_fifo_wdata_reg_453" BEL
        "u12/u1/dram_fifo_wdata_reg_452" BEL "u12/u1/dram_fifo_wdata_reg_451"
        BEL "u12/u1/dram_fifo_wdata_reg_450" BEL
        "u12/u1/dram_fifo_wdata_reg_449" BEL "u12/u1/dram_fifo_wdata_reg_448"
        BEL "u12/u1/dram_fifo_wdata_reg_443" BEL
        "u12/u1/dram_fifo_wdata_reg_442" BEL "u12/u1/dram_fifo_wdata_reg_441"
        BEL "u12/u1/dram_fifo_wdata_reg_440" BEL
        "u12/u1/dram_fifo_wdata_reg_439" BEL "u12/u1/dram_fifo_wdata_reg_438"
        BEL "u12/u1/dram_fifo_wdata_reg_437" BEL
        "u12/u1/dram_fifo_wdata_reg_436" BEL "u12/u1/dram_fifo_wdata_reg_435"
        BEL "u12/u1/dram_fifo_wdata_reg_434" BEL
        "u12/u1/dram_fifo_wdata_reg_433" BEL "u12/u1/dram_fifo_wdata_reg_432"
        BEL "u12/u1/dram_fifo_wdata_reg_427" BEL
        "u12/u1/dram_fifo_wdata_reg_426" BEL "u12/u1/dram_fifo_wdata_reg_425"
        BEL "u12/u1/dram_fifo_wdata_reg_424" BEL
        "u12/u1/dram_fifo_wdata_reg_423" BEL "u12/u1/dram_fifo_wdata_reg_422"
        BEL "u12/u1/dram_fifo_wdata_reg_421" BEL
        "u12/u1/dram_fifo_wdata_reg_420" BEL "u12/u1/dram_fifo_wdata_reg_419"
        BEL "u12/u1/dram_fifo_wdata_reg_418" BEL
        "u12/u1/dram_fifo_wdata_reg_417" BEL "u12/u1/dram_fifo_wdata_reg_416"
        BEL "u12/u1/dram_fifo_wdata_reg_411" BEL
        "u12/u1/dram_fifo_wdata_reg_410" BEL "u12/u1/dram_fifo_wdata_reg_409"
        BEL "u12/u1/dram_fifo_wdata_reg_408" BEL
        "u12/u1/dram_fifo_wdata_reg_407" BEL "u12/u1/dram_fifo_wdata_reg_406"
        BEL "u12/u1/dram_fifo_wdata_reg_405" BEL
        "u12/u1/dram_fifo_wdata_reg_404" BEL "u12/u1/dram_fifo_wdata_reg_403"
        BEL "u12/u1/dram_fifo_wdata_reg_402" BEL
        "u12/u1/dram_fifo_wdata_reg_401" BEL "u12/u1/dram_fifo_wdata_reg_400"
        BEL "u12/u1/dram_fifo_wdata_reg_395" BEL
        "u12/u1/dram_fifo_wdata_reg_394" BEL "u12/u1/dram_fifo_wdata_reg_393"
        BEL "u12/u1/dram_fifo_wdata_reg_392" BEL
        "u12/u1/dram_fifo_wdata_reg_391" BEL "u12/u1/dram_fifo_wdata_reg_390"
        BEL "u12/u1/dram_fifo_wdata_reg_389" BEL
        "u12/u1/dram_fifo_wdata_reg_388" BEL "u12/u1/dram_fifo_wdata_reg_387"
        BEL "u12/u1/dram_fifo_wdata_reg_386" BEL
        "u12/u1/dram_fifo_wdata_reg_385" BEL "u12/u1/dram_fifo_wdata_reg_384"
        BEL "u12/u1/dram_fifo_wdata_reg_379" BEL
        "u12/u1/dram_fifo_wdata_reg_378" BEL "u12/u1/dram_fifo_wdata_reg_377"
        BEL "u12/u1/dram_fifo_wdata_reg_376" BEL
        "u12/u1/dram_fifo_wdata_reg_375" BEL "u12/u1/dram_fifo_wdata_reg_374"
        BEL "u12/u1/dram_fifo_wdata_reg_373" BEL
        "u12/u1/dram_fifo_wdata_reg_372" BEL "u12/u1/dram_fifo_wdata_reg_371"
        BEL "u12/u1/dram_fifo_wdata_reg_370" BEL
        "u12/u1/dram_fifo_wdata_reg_369" BEL "u12/u1/dram_fifo_wdata_reg_368"
        BEL "u12/u1/dram_fifo_wdata_reg_363" BEL
        "u12/u1/dram_fifo_wdata_reg_362" BEL "u12/u1/dram_fifo_wdata_reg_361"
        BEL "u12/u1/dram_fifo_wdata_reg_360" BEL
        "u12/u1/dram_fifo_wdata_reg_359" BEL "u12/u1/dram_fifo_wdata_reg_358"
        BEL "u12/u1/dram_fifo_wdata_reg_357" BEL
        "u12/u1/dram_fifo_wdata_reg_356" BEL "u12/u1/dram_fifo_wdata_reg_355"
        BEL "u12/u1/dram_fifo_wdata_reg_354" BEL
        "u12/u1/dram_fifo_wdata_reg_353" BEL "u12/u1/dram_fifo_wdata_reg_352"
        BEL "u12/u1/dram_fifo_wdata_reg_347" BEL
        "u12/u1/dram_fifo_wdata_reg_346" BEL "u12/u1/dram_fifo_wdata_reg_345"
        BEL "u12/u1/dram_fifo_wdata_reg_344" BEL
        "u12/u1/dram_fifo_wdata_reg_343" BEL "u12/u1/dram_fifo_wdata_reg_342"
        BEL "u12/u1/dram_fifo_wdata_reg_341" BEL
        "u12/u1/dram_fifo_wdata_reg_340" BEL "u12/u1/dram_fifo_wdata_reg_339"
        BEL "u12/u1/dram_fifo_wdata_reg_338" BEL
        "u12/u1/dram_fifo_wdata_reg_337" BEL "u12/u1/dram_fifo_wdata_reg_336"
        BEL "u12/u1/dram_fifo_wdata_reg_331" BEL
        "u12/u1/dram_fifo_wdata_reg_330" BEL "u12/u1/dram_fifo_wdata_reg_329"
        BEL "u12/u1/dram_fifo_wdata_reg_328" BEL
        "u12/u1/dram_fifo_wdata_reg_327" BEL "u12/u1/dram_fifo_wdata_reg_326"
        BEL "u12/u1/dram_fifo_wdata_reg_325" BEL
        "u12/u1/dram_fifo_wdata_reg_324" BEL "u12/u1/dram_fifo_wdata_reg_323"
        BEL "u12/u1/dram_fifo_wdata_reg_322" BEL
        "u12/u1/dram_fifo_wdata_reg_321" BEL "u12/u1/dram_fifo_wdata_reg_320"
        BEL "u12/u1/dram_fifo_wdata_reg_315" BEL
        "u12/u1/dram_fifo_wdata_reg_314" BEL "u12/u1/dram_fifo_wdata_reg_313"
        BEL "u12/u1/dram_fifo_wdata_reg_312" BEL
        "u12/u1/dram_fifo_wdata_reg_311" BEL "u12/u1/dram_fifo_wdata_reg_310"
        BEL "u12/u1/dram_fifo_wdata_reg_309" BEL
        "u12/u1/dram_fifo_wdata_reg_308" BEL "u12/u1/dram_fifo_wdata_reg_307"
        BEL "u12/u1/dram_fifo_wdata_reg_306" BEL
        "u12/u1/dram_fifo_wdata_reg_305" BEL "u12/u1/dram_fifo_wdata_reg_304"
        BEL "u12/u1/dram_fifo_wdata_reg_299" BEL
        "u12/u1/dram_fifo_wdata_reg_298" BEL "u12/u1/dram_fifo_wdata_reg_297"
        BEL "u12/u1/dram_fifo_wdata_reg_296" BEL
        "u12/u1/dram_fifo_wdata_reg_295" BEL "u12/u1/dram_fifo_wdata_reg_294"
        BEL "u12/u1/dram_fifo_wdata_reg_293" BEL
        "u12/u1/dram_fifo_wdata_reg_292" BEL "u12/u1/dram_fifo_wdata_reg_291"
        BEL "u12/u1/dram_fifo_wdata_reg_290" BEL
        "u12/u1/dram_fifo_wdata_reg_289" BEL "u12/u1/dram_fifo_wdata_reg_288"
        BEL "u12/u1/dram_fifo_wdata_reg_283" BEL
        "u12/u1/dram_fifo_wdata_reg_282" BEL "u12/u1/dram_fifo_wdata_reg_281"
        BEL "u12/u1/dram_fifo_wdata_reg_280" BEL
        "u12/u1/dram_fifo_wdata_reg_279" BEL "u12/u1/dram_fifo_wdata_reg_278"
        BEL "u12/u1/dram_fifo_wdata_reg_277" BEL
        "u12/u1/dram_fifo_wdata_reg_276" BEL "u12/u1/dram_fifo_wdata_reg_275"
        BEL "u12/u1/dram_fifo_wdata_reg_274" BEL
        "u12/u1/dram_fifo_wdata_reg_273" BEL "u12/u1/dram_fifo_wdata_reg_272"
        BEL "u12/u1/dram_fifo_wdata_reg_271" BEL
        "u12/u1/dram_fifo_wdata_reg_270" BEL "u12/u1/dram_fifo_wdata_reg_269"
        BEL "u12/u1/dram_fifo_wdata_reg_268" BEL
        "u12/u1/dram_fifo_wdata_reg_267" BEL "u12/u1/dram_fifo_wdata_reg_266"
        BEL "u12/u1/dram_fifo_wdata_reg_265" BEL
        "u12/u1/dram_fifo_wdata_reg_264" BEL "u12/u1/dram_fifo_wdata_reg_263"
        BEL "u12/u1/dram_fifo_wdata_reg_262" BEL
        "u12/u1/dram_fifo_wdata_reg_261" BEL "u12/u1/dram_fifo_wdata_reg_260"
        BEL "u12/u1/dram_fifo_wdata_reg_259" BEL
        "u12/u1/dram_fifo_wdata_reg_258" BEL "u12/u1/dram_fifo_wdata_reg_257"
        BEL "u12/u1/dram_fifo_wdata_reg_256" BEL
        "u12/u1/dram_fifo_wdata_reg_255" BEL "u12/u1/dram_fifo_wdata_reg_254"
        BEL "u12/u1/dram_fifo_wdata_reg_253" BEL
        "u12/u1/dram_fifo_wdata_reg_252" BEL "u12/u1/dram_fifo_wdata_reg_251"
        BEL "u12/u1/dram_fifo_wdata_reg_250" BEL
        "u12/u1/dram_fifo_wdata_reg_249" BEL "u12/u1/dram_fifo_wdata_reg_248"
        BEL "u12/u1/dram_fifo_wdata_reg_247" BEL
        "u12/u1/dram_fifo_wdata_reg_246" BEL "u12/u1/dram_fifo_wdata_reg_245"
        BEL "u12/u1/dram_fifo_wdata_reg_244" BEL
        "u12/u1/dram_fifo_wdata_reg_243" BEL "u12/u1/dram_fifo_wdata_reg_242"
        BEL "u12/u1/dram_fifo_wdata_reg_241" BEL
        "u12/u1/dram_fifo_wdata_reg_240" BEL "u12/u1/dram_fifo_wdata_reg_239"
        BEL "u12/u1/dram_fifo_wdata_reg_238" BEL
        "u12/u1/dram_fifo_wdata_reg_237" BEL "u12/u1/dram_fifo_wdata_reg_236"
        BEL "u12/u1/dram_fifo_wdata_reg_235" BEL
        "u12/u1/dram_fifo_wdata_reg_234" BEL "u12/u1/dram_fifo_wdata_reg_233"
        BEL "u12/u1/dram_fifo_wdata_reg_232" BEL
        "u12/u1/dram_fifo_wdata_reg_231" BEL "u12/u1/dram_fifo_wdata_reg_230"
        BEL "u12/u1/dram_fifo_wdata_reg_229" BEL
        "u12/u1/dram_fifo_wdata_reg_228" BEL "u12/u1/dram_fifo_wdata_reg_227"
        BEL "u12/u1/dram_fifo_wdata_reg_226" BEL
        "u12/u1/dram_fifo_wdata_reg_225" BEL "u12/u1/dram_fifo_wdata_reg_224"
        BEL "u12/u1/dram_fifo_wdata_reg_222" BEL
        "u12/u1/dram_fifo_wdata_reg_221" BEL "u12/u1/dram_fifo_wdata_reg_220"
        BEL "u12/u1/dram_fifo_wdata_reg_219" BEL
        "u12/u1/dram_fifo_wdata_reg_218" BEL "u12/u1/dram_fifo_wdata_reg_217"
        BEL "u12/u1/dram_fifo_wdata_reg_216" BEL
        "u12/u1/dram_fifo_wdata_reg_215" BEL "u12/u1/dram_fifo_wdata_reg_214"
        BEL "u12/u1/dram_fifo_wdata_reg_213" BEL
        "u12/u1/dram_fifo_wdata_reg_212" BEL "u12/u1/dram_fifo_wdata_reg_211"
        BEL "u12/u1/dram_fifo_wdata_reg_210" BEL
        "u12/u1/dram_fifo_wdata_reg_209" BEL "u12/u1/dram_fifo_wdata_reg_208"
        BEL "u12/u1/dram_fifo_wdata_reg_207" BEL
        "u12/u1/dram_fifo_wdata_reg_206" BEL "u12/u1/dram_fifo_wdata_reg_205"
        BEL "u12/u1/dram_fifo_wdata_reg_204" BEL
        "u12/u1/dram_fifo_wdata_reg_203" BEL "u12/u1/dram_fifo_wdata_reg_202"
        BEL "u12/u1/dram_fifo_wdata_reg_201" BEL
        "u12/u1/dram_fifo_wdata_reg_200" BEL "u12/u1/dram_fifo_wdata_reg_199"
        BEL "u12/u1/dram_fifo_wdata_reg_198" BEL
        "u12/u1/dram_fifo_wdata_reg_197" BEL "u12/u1/dram_fifo_wdata_reg_196"
        BEL "u12/u1/dram_fifo_wdata_reg_195" BEL
        "u12/u1/dram_fifo_wdata_reg_194" BEL "u12/u1/dram_fifo_wdata_reg_193"
        BEL "u12/u1/dram_fifo_wdata_reg_192" BEL
        "u12/u1/dram_fifo_wdata_reg_191" BEL "u12/u1/dram_fifo_wdata_reg_190"
        BEL "u12/u1/dram_fifo_wdata_reg_189" BEL
        "u12/u1/dram_fifo_wdata_reg_188" BEL "u12/u1/dram_fifo_wdata_reg_187"
        BEL "u12/u1/dram_fifo_wdata_reg_186" BEL
        "u12/u1/dram_fifo_wdata_reg_185" BEL "u12/u1/dram_fifo_wdata_reg_184"
        BEL "u12/u1/dram_fifo_wdata_reg_183" BEL
        "u12/u1/dram_fifo_wdata_reg_182" BEL "u12/u1/dram_fifo_wdata_reg_181"
        BEL "u12/u1/dram_fifo_wdata_reg_180" BEL
        "u12/u1/dram_fifo_wdata_reg_179" BEL "u12/u1/dram_fifo_wdata_reg_178"
        BEL "u12/u1/dram_fifo_wdata_reg_177" BEL
        "u12/u1/dram_fifo_wdata_reg_176" BEL "u12/u1/dram_fifo_wdata_reg_175"
        BEL "u12/u1/dram_fifo_wdata_reg_174" BEL
        "u12/u1/dram_fifo_wdata_reg_173" BEL "u12/u1/dram_fifo_wdata_reg_172"
        BEL "u12/u1/dram_fifo_wdata_reg_171" BEL
        "u12/u1/dram_fifo_wdata_reg_170" BEL "u12/u1/dram_fifo_wdata_reg_169"
        BEL "u12/u1/dram_fifo_wdata_reg_168" BEL
        "u12/u1/dram_fifo_wdata_reg_167" BEL "u12/u1/dram_fifo_wdata_reg_166"
        BEL "u12/u1/dram_fifo_wdata_reg_165" BEL
        "u12/u1/dram_fifo_wdata_reg_164" BEL "u12/u1/dram_fifo_wdata_reg_163"
        BEL "u12/u1/dram_fifo_wdata_reg_162" BEL
        "u12/u1/dram_fifo_wdata_reg_161" BEL "u12/u1/dram_fifo_wdata_reg_160"
        BEL "u12/u1/dram_fifo_wdata_reg_159" BEL
        "u12/u1/dram_fifo_wdata_reg_158" BEL "u12/u1/dram_fifo_wdata_reg_157"
        BEL "u12/u1/dram_fifo_wdata_reg_156" BEL
        "u12/u1/dram_fifo_wdata_reg_155" BEL "u12/u1/dram_fifo_wdata_reg_154"
        BEL "u12/u1/dram_fifo_wdata_reg_153" BEL
        "u12/u1/dram_fifo_wdata_reg_152" BEL "u12/u1/dram_fifo_wdata_reg_151"
        BEL "u12/u1/dram_fifo_wdata_reg_150" BEL
        "u12/u1/dram_fifo_wdata_reg_149" BEL "u12/u1/dram_fifo_wdata_reg_148"
        BEL "u12/u1/dram_fifo_wdata_reg_147" BEL
        "u12/u1/dram_fifo_wdata_reg_146" BEL "u12/u1/dram_fifo_wdata_reg_145"
        BEL "u12/u1/dram_fifo_wdata_reg_144" BEL
        "u12/u1/dram_fifo_wdata_reg_143" BEL "u12/u1/dram_fifo_wdata_reg_142"
        BEL "u12/u1/dram_fifo_wdata_reg_141" BEL
        "u12/u1/dram_fifo_wdata_reg_140" BEL "u12/u1/dram_fifo_wdata_reg_139"
        BEL "u12/u1/dram_fifo_wdata_reg_138" BEL
        "u12/u1/dram_fifo_wdata_reg_137" BEL "u12/u1/dram_fifo_wdata_reg_136"
        BEL "u12/u1/dram_fifo_wdata_reg_135" BEL
        "u12/u1/dram_fifo_wdata_reg_134" BEL "u12/u1/dram_fifo_wdata_reg_133"
        BEL "u12/u1/dram_fifo_wdata_reg_132" BEL
        "u12/u1/dram_fifo_wdata_reg_131" BEL "u12/u1/dram_fifo_wdata_reg_130"
        BEL "u12/u1/dram_fifo_wdata_reg_129" BEL
        "u12/u1/dram_fifo_wdata_reg_128" BEL "u12/u1/dram_fifo_wdata_reg_127"
        BEL "u12/u1/dram_fifo_wdata_reg_126" BEL
        "u12/u1/dram_fifo_wdata_reg_125" BEL "u12/u1/dram_fifo_wdata_reg_124"
        BEL "u12/u1/dram_fifo_wdata_reg_123" BEL
        "u12/u1/dram_fifo_wdata_reg_122" BEL "u12/u1/dram_fifo_wdata_reg_121"
        BEL "u12/u1/dram_fifo_wdata_reg_120" BEL
        "u12/u1/dram_fifo_wdata_reg_119" BEL "u12/u1/dram_fifo_wdata_reg_118"
        BEL "u12/u1/dram_fifo_wdata_reg_117" BEL
        "u12/u1/dram_fifo_wdata_reg_116" BEL "u12/u1/dram_fifo_wdata_reg_115"
        BEL "u12/u1/dram_fifo_wdata_reg_114" BEL
        "u12/u1/dram_fifo_wdata_reg_113" BEL "u12/u1/dram_fifo_wdata_reg_112"
        BEL "u12/u1/dram_fifo_wdata_reg_111" BEL
        "u12/u1/dram_fifo_wdata_reg_110" BEL "u12/u1/dram_fifo_wdata_reg_109"
        BEL "u12/u1/dram_fifo_wdata_reg_108" BEL
        "u12/u1/dram_fifo_wdata_reg_107" BEL "u12/u1/dram_fifo_wdata_reg_106"
        BEL "u12/u1/dram_fifo_wdata_reg_105" BEL
        "u12/u1/dram_fifo_wdata_reg_104" BEL "u12/u1/dram_fifo_wdata_reg_103"
        BEL "u12/u1/dram_fifo_wdata_reg_102" BEL
        "u12/u1/dram_fifo_wdata_reg_101" BEL "u12/u1/dram_fifo_wdata_reg_100"
        BEL "u12/u1/dram_fifo_wdata_reg_99" BEL
        "u12/u1/dram_fifo_wdata_reg_98" BEL "u12/u1/dram_fifo_wdata_reg_97"
        BEL "u12/u1/dram_fifo_wdata_reg_96" BEL
        "u12/u1/dram_fifo_wdata_reg_94" BEL "u12/u1/dram_fifo_wdata_reg_93"
        BEL "u12/u1/dram_fifo_wdata_reg_92" BEL
        "u12/u1/dram_fifo_wdata_reg_91" BEL "u12/u1/dram_fifo_wdata_reg_90"
        BEL "u12/u1/dram_fifo_wdata_reg_89" BEL
        "u12/u1/dram_fifo_wdata_reg_88" BEL "u12/u1/dram_fifo_wdata_reg_87"
        BEL "u12/u1/dram_fifo_wdata_reg_86" BEL
        "u12/u1/dram_fifo_wdata_reg_85" BEL "u12/u1/dram_fifo_wdata_reg_84"
        BEL "u12/u1/dram_fifo_wdata_reg_83" BEL
        "u12/u1/dram_fifo_wdata_reg_82" BEL "u12/u1/dram_fifo_wdata_reg_81"
        BEL "u12/u1/dram_fifo_wdata_reg_80" BEL
        "u12/u1/dram_fifo_wdata_reg_79" BEL "u12/u1/dram_fifo_wdata_reg_78"
        BEL "u12/u1/dram_fifo_wdata_reg_77" BEL
        "u12/u1/dram_fifo_wdata_reg_76" BEL "u12/u1/dram_fifo_wdata_reg_75"
        BEL "u12/u1/dram_fifo_wdata_reg_74" BEL
        "u12/u1/dram_fifo_wdata_reg_73" BEL "u12/u1/dram_fifo_wdata_reg_72"
        BEL "u12/u1/dram_fifo_wdata_reg_71" BEL
        "u12/u1/dram_fifo_wdata_reg_70" BEL "u12/u1/dram_fifo_wdata_reg_69"
        BEL "u12/u1/dram_fifo_wdata_reg_68" BEL
        "u12/u1/dram_fifo_wdata_reg_67" BEL "u12/u1/dram_fifo_wdata_reg_66"
        BEL "u12/u1/dram_fifo_wdata_reg_65" BEL
        "u12/u1/dram_fifo_wdata_reg_64" BEL "u12/u1/dram_fifo_wdata_reg_63"
        BEL "u12/u1/dram_fifo_wdata_reg_62" BEL
        "u12/u1/dram_fifo_wdata_reg_61" BEL "u12/u1/dram_fifo_wdata_reg_60"
        BEL "u12/u1/dram_fifo_wdata_reg_59" BEL
        "u12/u1/dram_fifo_wdata_reg_58" BEL "u12/u1/dram_fifo_wdata_reg_57"
        BEL "u12/u1/dram_fifo_wdata_reg_56" BEL
        "u12/u1/dram_fifo_wdata_reg_55" BEL "u12/u1/dram_fifo_wdata_reg_54"
        BEL "u12/u1/dram_fifo_wdata_reg_53" BEL
        "u12/u1/dram_fifo_wdata_reg_52" BEL "u12/u1/dram_fifo_wdata_reg_51"
        BEL "u12/u1/dram_fifo_wdata_reg_50" BEL
        "u12/u1/dram_fifo_wdata_reg_49" BEL "u12/u1/dram_fifo_wdata_reg_48"
        BEL "u12/u1/dram_fifo_wdata_reg_47" BEL
        "u12/u1/dram_fifo_wdata_reg_46" BEL "u12/u1/dram_fifo_wdata_reg_45"
        BEL "u12/u1/dram_fifo_wdata_reg_44" BEL
        "u12/u1/dram_fifo_wdata_reg_43" BEL "u12/u1/dram_fifo_wdata_reg_42"
        BEL "u12/u1/dram_fifo_wdata_reg_41" BEL
        "u12/u1/dram_fifo_wdata_reg_40" BEL "u12/u1/dram_fifo_wdata_reg_39"
        BEL "u12/u1/dram_fifo_wdata_reg_38" BEL
        "u12/u1/dram_fifo_wdata_reg_37" BEL "u12/u1/dram_fifo_wdata_reg_36"
        BEL "u12/u1/dram_fifo_wdata_reg_35" BEL
        "u12/u1/dram_fifo_wdata_reg_34" BEL "u12/u1/dram_fifo_wdata_reg_33"
        BEL "u12/u1/dram_fifo_wdata_reg_32" BEL
        "u12/u1/dram_fifo_wdata_reg_27" BEL "u12/u1/dram_fifo_wdata_reg_26"
        BEL "u12/u1/dram_fifo_wdata_reg_25" BEL
        "u12/u1/dram_fifo_wdata_reg_24" BEL "u12/u1/dram_fifo_wdata_reg_23"
        BEL "u12/u1/dram_fifo_wdata_reg_22" BEL
        "u12/u1/dram_fifo_wdata_reg_21" BEL "u12/u1/dram_fifo_wdata_reg_20"
        BEL "u12/u1/dram_fifo_wdata_reg_19" BEL
        "u12/u1/dram_fifo_wdata_reg_18" BEL "u12/u1/dram_fifo_wdata_reg_17"
        BEL "u12/u1/dram_fifo_wdata_reg_16" BEL
        "u12/u1/dram_fifo_wdata_reg_11" BEL "u12/u1/dram_fifo_wdata_reg_10"
        BEL "u12/u1/dram_fifo_wdata_reg_9" BEL "u12/u1/dram_fifo_wdata_reg_8"
        BEL "u12/u1/dram_fifo_wdata_reg_7" BEL "u12/u1/dram_fifo_wdata_reg_6"
        BEL "u12/u1/dram_fifo_wdata_reg_5" BEL "u12/u1/dram_fifo_wdata_reg_4"
        BEL "u12/u1/dram_fifo_wdata_reg_3" BEL "u12/u1/dram_fifo_wdata_reg_2"
        BEL "u12/u1/dram_fifo_wdata_reg_1" BEL "u12/u1/dram_fifo_wdata_reg_0"
        BEL "u12/u1/drs_daq_done" BEL "u12/u1/add_dram_fifo_cnt_reg" BEL
        "u12/u1/clr" BEL "u12/u1/drs_run" BEL "u12/u1/dreset" BEL
        "u12/u1/ddrs_on" BEL "u12/u1/local_trig_ftime_6" BEL
        "u12/u1/local_trig_ftime_5" BEL "u12/u1/local_trig_ftime_4" BEL
        "u12/u1/local_trig_ftime_3" BEL "u12/u1/local_trig_ftime_2" BEL
        "u12/u1/local_trig_ftime_1" BEL "u12/u1/local_trig_ftime_0" BEL
        "u12/u1/local_trig_ctime_47" BEL "u12/u1/local_trig_ctime_46" BEL
        "u12/u1/local_trig_ctime_45" BEL "u12/u1/local_trig_ctime_44" BEL
        "u12/u1/local_trig_ctime_43" BEL "u12/u1/local_trig_ctime_42" BEL
        "u12/u1/local_trig_ctime_41" BEL "u12/u1/local_trig_ctime_40" BEL
        "u12/u1/local_trig_ctime_39" BEL "u12/u1/local_trig_ctime_38" BEL
        "u12/u1/local_trig_ctime_37" BEL "u12/u1/local_trig_ctime_36" BEL
        "u12/u1/local_trig_ctime_35" BEL "u12/u1/local_trig_ctime_34" BEL
        "u12/u1/local_trig_ctime_33" BEL "u12/u1/local_trig_ctime_32" BEL
        "u12/u1/local_trig_ctime_31" BEL "u12/u1/local_trig_ctime_30" BEL
        "u12/u1/local_trig_ctime_29" BEL "u12/u1/local_trig_ctime_28" BEL
        "u12/u1/local_trig_ctime_27" BEL "u12/u1/local_trig_ctime_26" BEL
        "u12/u1/local_trig_ctime_25" BEL "u12/u1/local_trig_ctime_24" BEL
        "u12/u1/local_trig_ctime_23" BEL "u12/u1/local_trig_ctime_22" BEL
        "u12/u1/local_trig_ctime_21" BEL "u12/u1/local_trig_ctime_20" BEL
        "u12/u1/local_trig_ctime_19" BEL "u12/u1/local_trig_ctime_18" BEL
        "u12/u1/local_trig_ctime_17" BEL "u12/u1/local_trig_ctime_16" BEL
        "u12/u1/local_trig_ctime_15" BEL "u12/u1/local_trig_ctime_14" BEL
        "u12/u1/local_trig_ctime_13" BEL "u12/u1/local_trig_ctime_12" BEL
        "u12/u1/local_trig_ctime_11" BEL "u12/u1/local_trig_ctime_10" BEL
        "u12/u1/local_trig_ctime_9" BEL "u12/u1/local_trig_ctime_8" BEL
        "u12/u1/local_trig_ctime_7" BEL "u12/u1/local_trig_ctime_6" BEL
        "u12/u1/local_trig_ctime_5" BEL "u12/u1/local_trig_ctime_4" BEL
        "u12/u1/local_trig_ctime_3" BEL "u12/u1/local_trig_ctime_2" BEL
        "u12/u1/local_trig_ctime_1" BEL "u12/u1/local_trig_ctime_0" BEL
        "u12/u2/data_fifo_cnt_4" BEL "u12/u2/data_fifo_cnt_3" BEL
        "u12/u2/data_fifo_cnt_2" BEL "u12/u2/data_fifo_cnt_1" BEL
        "u12/u2/data_fifo_cnt_0" BEL "u12/u2/dram_fifo_cnt_6" BEL
        "u12/u2/dram_fifo_cnt_5" BEL "u12/u2/dram_fifo_cnt_4" BEL
        "u12/u2/dram_fifo_cnt_3" BEL "u12/u2/dram_fifo_cnt_2" BEL
        "u12/u2/dram_fifo_cnt_1" BEL "u12/u2/dram_fifo_cnt_0" BEL
        "u12/u2/data_size_reg_12" BEL "u12/u2/data_size_reg_11" BEL
        "u12/u2/data_size_reg_10" BEL "u12/u2/data_size_reg_9" BEL
        "u12/u2/data_size_reg_8" BEL "u12/u2/data_size_reg_7" BEL
        "u12/u2/data_size_reg_6" BEL "u12/u2/data_size_reg_5" BEL
        "u12/u2/data_size_reg_4" BEL "u12/u2/data_size_reg_3" BEL
        "u12/u2/data_size_reg_2" BEL "u12/u2/data_size_reg_1" BEL
        "u12/u2/data_size_reg_0" BEL "u12/u2/data_cnt_12" BEL
        "u12/u2/data_cnt_11" BEL "u12/u2/data_cnt_10" BEL "u12/u2/data_cnt_9"
        BEL "u12/u2/data_cnt_8" BEL "u12/u2/data_cnt_7" BEL
        "u12/u2/data_cnt_6" BEL "u12/u2/data_cnt_5" BEL "u12/u2/data_cnt_4"
        BEL "u12/u2/data_cnt_3" BEL "u12/u2/data_cnt_2" BEL
        "u12/u2/data_cnt_1" BEL "u12/u2/data_cnt_0" BEL "u12/u2/ddram_size_17"
        BEL "u12/u2/ddram_size_16" BEL "u12/u2/ddram_size_15" BEL
        "u12/u2/ddram_size_14" BEL "u12/u2/ddram_size_13" BEL
        "u12/u2/ddram_size_12" BEL "u12/u2/ddram_size_11" BEL
        "u12/u2/ddram_size_10" BEL "u12/u2/ddram_size_9" BEL
        "u12/u2/ddram_size_8" BEL "u12/u2/ddram_size_7" BEL
        "u12/u2/ddram_size_6" BEL "u12/u2/ddram_size_5" BEL
        "u12/u2/ddram_size_4" BEL "u12/u2/ddram_size_3" BEL
        "u12/u2/ddram_size_2" BEL "u12/u2/ddram_size_1" BEL
        "u12/u2/ddram_size_0" BEL "u12/u2/p2dram_fifo_empty" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/prsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/prsig" BEL
        "u15/data_fifo_rdata_reg_31" BEL "u15/data_fifo_rdata_reg_30" BEL
        "u15/data_fifo_rdata_reg_29" BEL "u15/data_fifo_rdata_reg_28" BEL
        "u15/data_fifo_rdata_reg_27" BEL "u15/data_fifo_rdata_reg_26" BEL
        "u15/data_fifo_rdata_reg_25" BEL "u15/data_fifo_rdata_reg_24" BEL
        "u15/data_fifo_rdata_reg_23" BEL "u15/data_fifo_rdata_reg_22" BEL
        "u15/data_fifo_rdata_reg_21" BEL "u15/data_fifo_rdata_reg_20" BEL
        "u15/data_fifo_rdata_reg_19" BEL "u15/data_fifo_rdata_reg_18" BEL
        "u15/data_fifo_rdata_reg_17" BEL "u15/data_fifo_rdata_reg_16" BEL
        "u15/data_fifo_rdata_reg_15" BEL "u15/data_fifo_rdata_reg_14" BEL
        "u15/data_fifo_rdata_reg_13" BEL "u15/data_fifo_rdata_reg_12" BEL
        "u15/data_fifo_rdata_reg_11" BEL "u15/data_fifo_rdata_reg_10" BEL
        "u15/data_fifo_rdata_reg_9" BEL "u15/data_fifo_rdata_reg_8" BEL
        "u15/data_fifo_rdata_reg_7" BEL "u15/data_fifo_rdata_reg_6" BEL
        "u15/data_fifo_rdata_reg_5" BEL "u15/data_fifo_rdata_reg_4" BEL
        "u15/data_fifo_rdata_reg_3" BEL "u15/data_fifo_rdata_reg_2" BEL
        "u15/data_fifo_rdata_reg_1" BEL "u15/data_fifo_rdata_reg_0" BEL
        "u4/u1/srl16e_dclr" BEL "u4/u1/cnt_5" BEL "u4/u1/cnt_4" BEL
        "u4/u1/cnt_3" BEL "u4/u1/cnt_2" BEL "u4/u1/cnt_1" BEL "u4/u1/cnt_0"
        BEL "u4/u1/mux_sck_reg" BEL "u4/u1/sdat_3" BEL "u4/u1/sdat_2" BEL
        "u4/u1/sdat_1" BEL "u4/u1/sdat_0" BEL "u4/u1/thr_dac_data_reg_11" BEL
        "u4/u1/thr_dac_data_reg_10" BEL "u4/u1/thr_dac_data_reg_9" BEL
        "u4/u1/thr_dac_data_reg_8" BEL "u4/u1/thr_dac_data_reg_7" BEL
        "u4/u1/thr_dac_data_reg_6" BEL "u4/u1/thr_dac_data_reg_5" BEL
        "u4/u1/thr_dac_data_reg_4" BEL "u4/u1/thr_dac_data_reg_3" BEL
        "u4/u1/thr_dac_data_reg_2" BEL "u4/u1/thr_dac_data_reg_1" BEL
        "u4/u1/thr_dac_data_reg_0" BEL "u4/u1/hv_dac_data_reg_7" BEL
        "u4/u1/hv_dac_data_reg_6" BEL "u4/u1/hv_dac_data_reg_5" BEL
        "u4/u1/hv_dac_data_reg_4" BEL "u4/u1/hv_dac_data_reg_3" BEL
        "u4/u1/hv_dac_data_reg_2" BEL "u4/u1/hv_dac_data_reg_1" BEL
        "u4/u1/hv_dac_data_reg_0" BEL "u4/u1/thr_data_mux_4" BEL
        "u4/u1/thr_data_mux_3" BEL "u4/u1/thr_data_mux_2" BEL
        "u4/u1/thr_data_mux_1" BEL "u4/u1/thr_data_mux_0" BEL
        "u4/u1/hv_data_mux_1" BEL "u4/u1/hv_data_mux_0" BEL
        "u4/u1/thr_dac_ch_reg_2" BEL "u4/u1/thr_dac_ch_reg_1" BEL
        "u4/u1/thr_dac_ch_reg_0" BEL "u4/u1/dac_mux_3" BEL "u4/u1/dac_mux_2"
        BEL "u4/u1/dac_mux_1" BEL "u4/u1/dac_mux_0" BEL "u4/u1/shift" BEL
        "u4/u1/load" BEL "u4/u1/clr" BEL "u4/u4/cnt_9" BEL "u4/u4/cnt_8" BEL
        "u4/u4/cnt_7" BEL "u4/u4/cnt_6" BEL "u4/u4/cnt_5" BEL "u4/u4/cnt_4"
        BEL "u4/u4/cnt_3" BEL "u4/u4/cnt_2" BEL "u4/u4/cnt_1" BEL
        "u4/u4/cnt_0" BEL "u4/u4/dac_drs_sck_reg" BEL "u4/u4/sdat_47" BEL
        "u4/u4/sdat_46" BEL "u4/u4/sdat_45" BEL "u4/u4/sdat_44" BEL
        "u4/u4/sdat_43" BEL "u4/u4/sdat_42" BEL "u4/u4/sdat_41" BEL
        "u4/u4/sdat_40" BEL "u4/u4/sdat_39" BEL "u4/u4/sdat_38" BEL
        "u4/u4/sdat_37" BEL "u4/u4/sdat_36" BEL "u4/u4/sdat_35" BEL
        "u4/u4/sdat_34" BEL "u4/u4/sdat_33" BEL "u4/u4/sdat_32" BEL
        "u4/u4/sdat_31" BEL "u4/u4/sdat_30" BEL "u4/u4/sdat_29" BEL
        "u4/u4/sdat_28" BEL "u4/u4/sdat_27" BEL "u4/u4/sdat_26" BEL
        "u4/u4/sdat_25" BEL "u4/u4/sdat_24" BEL "u4/u4/sdat_23" BEL
        "u4/u4/sdat_22" BEL "u4/u4/sdat_21" BEL "u4/u4/sdat_20" BEL
        "u4/u4/sdat_19" BEL "u4/u4/sdat_18" BEL "u4/u4/sdat_17" BEL
        "u4/u4/sdat_16" BEL "u4/u4/sdat_15" BEL "u4/u4/sdat_14" BEL
        "u4/u4/sdat_13" BEL "u4/u4/sdat_12" BEL "u4/u4/sdat_11" BEL
        "u4/u4/sdat_10" BEL "u4/u4/sdat_9" BEL "u4/u4/sdat_8" BEL
        "u4/u4/sdat_7" BEL "u4/u4/sdat_6" BEL "u4/u4/sdat_5" BEL
        "u4/u4/sdat_4" BEL "u4/u4/sdat_3" BEL "u4/u4/sdat_2" BEL
        "u4/u4/sdat_1" BEL "u4/u4/sdat_0" BEL "u4/u4/edcs" BEL "u4/u4/sdcs"
        BEL "u4/u4/shift" BEL "u4/u4/load" BEL "u4/u4/clr" BEL "u4/u2/cnt_9"
        BEL "u4/u2/cnt_8" BEL "u4/u2/cnt_7" BEL "u4/u2/cnt_6" BEL
        "u4/u2/cnt_5" BEL "u4/u2/cnt_4" BEL "u4/u2/cnt_3" BEL "u4/u2/cnt_2"
        BEL "u4/u2/cnt_1" BEL "u4/u2/cnt_0" BEL "u4/u2/dac_hv_sck_reg" BEL
        "u4/u2/dac_hv_cs_reg" BEL "u4/u2/dac_hv_sdi_reg" BEL "u4/u2/sd_7" BEL
        "u4/u2/sd_6" BEL "u4/u2/sd_5" BEL "u4/u2/sd_4" BEL "u4/u2/sd_3" BEL
        "u4/u2/sd_2" BEL "u4/u2/sd_1" BEL "u4/u2/sd_0" BEL "u4/u2/shift" BEL
        "u4/u2/clr" BEL "u4/u3/cnt_7" BEL "u4/u3/cnt_6" BEL "u4/u3/cnt_5" BEL
        "u4/u3/cnt_4" BEL "u4/u3/cnt_3" BEL "u4/u3/cnt_2" BEL "u4/u3/cnt_1"
        BEL "u4/u3/cnt_0" BEL "u4/u3/rcnt_1" BEL "u4/u3/rcnt_0" BEL
        "u4/u3/dac_thr_sdi_reg" BEL "u4/u3/dac_thr_sck_reg" BEL
        "u4/u3/sdat_47" BEL "u4/u3/sdat_46" BEL "u4/u3/sdat_45" BEL
        "u4/u3/sdat_44" BEL "u4/u3/sdat_43" BEL "u4/u3/sdat_42" BEL
        "u4/u3/sdat_41" BEL "u4/u3/sdat_40" BEL "u4/u3/sdat_39" BEL
        "u4/u3/sdat_38" BEL "u4/u3/sdat_37" BEL "u4/u3/sdat_36" BEL
        "u4/u3/sdat_35" BEL "u4/u3/sdat_34" BEL "u4/u3/sdat_33" BEL
        "u4/u3/sdat_32" BEL "u4/u3/sdat_31" BEL "u4/u3/sdat_30" BEL
        "u4/u3/sdat_29" BEL "u4/u3/sdat_28" BEL "u4/u3/sdat_27" BEL
        "u4/u3/sdat_26" BEL "u4/u3/sdat_25" BEL "u4/u3/sdat_24" BEL
        "u4/u3/sdat_23" BEL "u4/u3/sdat_22" BEL "u4/u3/sdat_21" BEL
        "u4/u3/sdat_20" BEL "u4/u3/sdat_19" BEL "u4/u3/sdat_18" BEL
        "u4/u3/sdat_17" BEL "u4/u3/sdat_16" BEL "u4/u3/sdat_15" BEL
        "u4/u3/sdat_14" BEL "u4/u3/sdat_13" BEL "u4/u3/sdat_12" BEL
        "u4/u3/sdat_11" BEL "u4/u3/sdat_10" BEL "u4/u3/sdat_9" BEL
        "u4/u3/sdat_8" BEL "u4/u3/sdat_7" BEL "u4/u3/sdat_6" BEL
        "u4/u3/sdat_5" BEL "u4/u3/sdat_4" BEL "u4/u3/sdat_3" BEL
        "u4/u3/sdat_2" BEL "u4/u3/sdat_1" BEL "u4/u3/sdat_0" BEL
        "u4/u3/dac_thr_cs_reg" BEL "u4/u3/shift" BEL "u4/u3/clr" BEL
        "u4/u3/sdac" BEL "u4/u3/load" BEL "u4/u5/cpld_sdi" BEL
        "u4/u5/cpld_sck" BEL "u4/u5/cpld_cs" BEL "u4/u5/pcpld_sdi" BEL
        "u4/u5/pcpld_sck" BEL "u5/cnt_14" BEL "u5/cnt_13" BEL "u5/cnt_12" BEL
        "u5/cnt_11" BEL "u5/cnt_10" BEL "u5/cnt_9" BEL "u5/cnt_8" BEL
        "u5/cnt_7" BEL "u5/cnt_6" BEL "u5/cnt_5" BEL "u5/cnt_4" BEL "u5/cnt_3"
        BEL "u5/cnt_2" BEL "u5/cnt_1" BEL "u5/cnt_0" BEL "u5/read_cnt_26" BEL
        "u5/read_cnt_25" BEL "u5/read_cnt_24" BEL "u5/read_cnt_23" BEL
        "u5/read_cnt_22" BEL "u5/read_cnt_21" BEL "u5/read_cnt_20" BEL
        "u5/read_cnt_19" BEL "u5/read_cnt_18" BEL "u5/read_cnt_17" BEL
        "u5/read_cnt_16" BEL "u5/read_cnt_15" BEL "u5/read_cnt_14" BEL
        "u5/read_cnt_13" BEL "u5/read_cnt_12" BEL "u5/read_cnt_11" BEL
        "u5/read_cnt_10" BEL "u5/read_cnt_9" BEL "u5/read_cnt_8" BEL
        "u5/read_cnt_7" BEL "u5/read_cnt_6" BEL "u5/read_cnt_5" BEL
        "u5/read_cnt_4" BEL "u5/read_cnt_3" BEL "u5/read_cnt_2" BEL
        "u5/read_cnt_1" BEL "u5/read_cnt_0" BEL "u5/temp_data_reg_11" BEL
        "u5/temp_data_reg_10" BEL "u5/temp_data_reg_9" BEL
        "u5/temp_data_reg_8" BEL "u5/temp_data_reg_7" BEL "u5/temp_data_reg_6"
        BEL "u5/temp_data_reg_5" BEL "u5/temp_data_reg_4" BEL
        "u5/temp_data_reg_3" BEL "u5/temp_data_reg_2" BEL "u5/temp_data_reg_1"
        BEL "u5/temp_data_reg_0" BEL "u5/temp_pdat_11" BEL "u5/temp_pdat_10"
        BEL "u5/temp_pdat_9" BEL "u5/temp_pdat_8" BEL "u5/temp_pdat_7" BEL
        "u5/temp_pdat_6" BEL "u5/temp_pdat_5" BEL "u5/temp_pdat_4" BEL
        "u5/temp_pdat_3" BEL "u5/temp_pdat_2" BEL "u5/temp_pdat_1" BEL
        "u5/temp_pdat_0" BEL "u5/sdat_11" BEL "u5/sdat_10" BEL "u5/sdat_9" BEL
        "u5/sdat_8" BEL "u5/sdat_7" BEL "u5/sdat_6" BEL "u5/sdat_5" BEL
        "u5/sdat_4" BEL "u5/sdat_3" BEL "u5/sdat_2" BEL "u5/sdat_1" BEL
        "u5/sdat_0" BEL "u5/temp_sda_in" BEL "u5/temp_sda_out" BEL
        "u5/temp_scl" BEL "u5/ptemp_sda_out" BEL "u5/ptemp_scl" BEL "u5/shift"
        BEL "u5/start_read" BEL "u5/clr" BEL "u6/cnt_6" BEL "u6/cnt_5" BEL
        "u6/cnt_4" BEL "u6/cnt_3" BEL "u6/cnt_2" BEL "u6/cnt_1" BEL "u6/cnt_0"
        BEL "u6/adc_sck_3" BEL "u6/adc_sck_2" BEL "u6/adc_sck_1" BEL
        "u6/adc_sck_0" BEL "u6/adc_sdi_3" BEL "u6/adc_sdi_2" BEL
        "u6/adc_sdi_1" BEL "u6/adc_sdi_0" BEL "u6/padc_sck" BEL "u6/adc_sde_3"
        BEL "u6/adc_sde_2" BEL "u6/adc_sde_1" BEL "u6/adc_sde_0" BEL
        "u6/adc_cs_3" BEL "u6/adc_cs_2" BEL "u6/adc_cs_1" BEL "u6/adc_cs_0"
        BEL "u6/padc_sde" BEL "u6/padc_cs" BEL "u6/sd_23" BEL "u6/sd_22" BEL
        "u6/sd_21" BEL "u6/sd_20" BEL "u6/sd_19" BEL "u6/sd_18" BEL "u6/sd_17"
        BEL "u6/sd_16" BEL "u6/sd_15" BEL "u6/sd_14" BEL "u6/sd_13" BEL
        "u6/sd_12" BEL "u6/sd_11" BEL "u6/sd_10" BEL "u6/sd_9" BEL "u6/sd_8"
        BEL "u6/sd_7" BEL "u6/sd_6" BEL "u6/sd_5" BEL "u6/sd_4" BEL "u6/sd_3"
        BEL "u6/sd_2" BEL "u6/sd_1" BEL "u6/sd_0" BEL "u6/clr" BEL "u6/load"
        BEL "u14/u9/dram_test_pattern_reg_63" BEL
        "u14/u9/dram_test_pattern_reg_62" BEL
        "u14/u9/dram_test_pattern_reg_61" BEL
        "u14/u9/dram_test_pattern_reg_60" BEL
        "u14/u9/dram_test_pattern_reg_59" BEL
        "u14/u9/dram_test_pattern_reg_58" BEL
        "u14/u9/dram_test_pattern_reg_57" BEL
        "u14/u9/dram_test_pattern_reg_56" BEL
        "u14/u9/dram_test_pattern_reg_55" BEL
        "u14/u9/dram_test_pattern_reg_54" BEL
        "u14/u9/dram_test_pattern_reg_53" BEL
        "u14/u9/dram_test_pattern_reg_52" BEL
        "u14/u9/dram_test_pattern_reg_51" BEL
        "u14/u9/dram_test_pattern_reg_50" BEL
        "u14/u9/dram_test_pattern_reg_49" BEL
        "u14/u9/dram_test_pattern_reg_48" BEL
        "u14/u9/dram_test_pattern_reg_47" BEL
        "u14/u9/dram_test_pattern_reg_46" BEL
        "u14/u9/dram_test_pattern_reg_45" BEL
        "u14/u9/dram_test_pattern_reg_44" BEL
        "u14/u9/dram_test_pattern_reg_43" BEL
        "u14/u9/dram_test_pattern_reg_42" BEL
        "u14/u9/dram_test_pattern_reg_41" BEL
        "u14/u9/dram_test_pattern_reg_40" BEL
        "u14/u9/dram_test_pattern_reg_39" BEL
        "u14/u9/dram_test_pattern_reg_38" BEL
        "u14/u9/dram_test_pattern_reg_37" BEL
        "u14/u9/dram_test_pattern_reg_36" BEL
        "u14/u9/dram_test_pattern_reg_35" BEL
        "u14/u9/dram_test_pattern_reg_34" BEL
        "u14/u9/dram_test_pattern_reg_33" BEL
        "u14/u9/dram_test_pattern_reg_32" BEL
        "u14/u9/dram_test_pattern_reg_31" BEL
        "u14/u9/dram_test_pattern_reg_30" BEL
        "u14/u9/dram_test_pattern_reg_29" BEL
        "u14/u9/dram_test_pattern_reg_28" BEL
        "u14/u9/dram_test_pattern_reg_27" BEL
        "u14/u9/dram_test_pattern_reg_26" BEL
        "u14/u9/dram_test_pattern_reg_25" BEL
        "u14/u9/dram_test_pattern_reg_24" BEL
        "u14/u9/dram_test_pattern_reg_23" BEL
        "u14/u9/dram_test_pattern_reg_22" BEL
        "u14/u9/dram_test_pattern_reg_21" BEL
        "u14/u9/dram_test_pattern_reg_20" BEL
        "u14/u9/dram_test_pattern_reg_19" BEL
        "u14/u9/dram_test_pattern_reg_18" BEL
        "u14/u9/dram_test_pattern_reg_17" BEL
        "u14/u9/dram_test_pattern_reg_16" BEL
        "u14/u9/dram_test_pattern_reg_15" BEL
        "u14/u9/dram_test_pattern_reg_14" BEL
        "u14/u9/dram_test_pattern_reg_13" BEL
        "u14/u9/dram_test_pattern_reg_12" BEL
        "u14/u9/dram_test_pattern_reg_11" BEL
        "u14/u9/dram_test_pattern_reg_10" BEL "u14/u9/dram_test_pattern_reg_9"
        BEL "u14/u9/dram_test_pattern_reg_8" BEL
        "u14/u9/dram_test_pattern_reg_7" BEL "u14/u9/dram_test_pattern_reg_6"
        BEL "u14/u9/dram_test_pattern_reg_5" BEL
        "u14/u9/dram_test_pattern_reg_4" BEL "u14/u9/dram_test_pattern_reg_3"
        BEL "u14/u9/dram_test_pattern_reg_2" BEL
        "u14/u9/dram_test_pattern_reg_1" BEL "u14/u9/dram_test_pattern_reg_0"
        BEL "u17/osic_reset_dram/dwsig" BEL "u17/osic_reset_dram/sig_enable"
        BEL "u17/osic_reset_dram/d2wsig" BEL "u17/osic_dram_start/dwsig" BEL
        "u17/osic_dram_start/sig_enable" BEL "u17/osic_dram_start/d2wsig" BEL
        "u17/osic_dram_stop/dwsig" BEL "u17/osic_dram_stop/sig_enable" BEL
        "u17/osic_dram_stop/d2wsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/dwsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/sig_enable" BEL
        "u17/myloop1[0].osic_write_dram_idly/d2wsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/dwsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/sig_enable" BEL
        "u17/myloop1[0].osic_dram_bitslip/d2wsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/dwsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/sig_enable" BEL
        "u17/myloop1[1].osic_write_dram_idly/d2wsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/dwsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/sig_enable" BEL
        "u17/myloop1[1].osic_dram_bitslip/d2wsig" BEL
        "u17/osic_dram_test_wr/dwsig" BEL "u17/osic_dram_test_wr/sig_enable"
        BEL "u17/osic_dram_test_wr/d2wsig" BEL "u17/osic_dram_test_rd/dwsig"
        BEL "u17/osic_dram_test_rd/sig_enable" BEL
        "u17/osic_dram_test_rd/d2wsig" BEL "u17/osic_dram_test_on/dwsig" BEL
        "u17/osic_dram_test_on/sig_enable" BEL "u17/osic_dram_test_on/d2wsig"
        BEL "u17/osic_dram_test_off/dwsig" BEL
        "u17/osic_dram_test_off/sig_enable" BEL
        "u17/osic_dram_test_off/d2wsig" BEL "u17/dram_stop_clk" BEL
        "u17/dram_start_clk" BEL "u17/dram_idly_clk_1_4" BEL
        "u17/dram_idly_clk_1_3" BEL "u17/dram_idly_clk_1_2" BEL
        "u17/dram_idly_clk_1_1" BEL "u17/dram_idly_clk_1_0" BEL
        "u17/adc_saddr_reg_7" BEL "u17/adc_saddr_reg_6" BEL
        "u17/adc_saddr_reg_5" BEL "u17/adc_saddr_reg_4" BEL
        "u17/adc_saddr_reg_3" BEL "u17/adc_saddr_reg_2" BEL
        "u17/adc_saddr_reg_1" BEL "u17/adc_saddr_reg_0" BEL
        "u17/dram_idly_clk_0_4" BEL "u17/dram_idly_clk_0_3" BEL
        "u17/dram_idly_clk_0_2" BEL "u17/dram_idly_clk_0_1" BEL
        "u17/dram_idly_clk_0_0" BEL "u17/drs_oofs_reg_11" BEL
        "u17/drs_oofs_reg_10" BEL "u17/drs_oofs_reg_9" BEL
        "u17/drs_oofs_reg_8" BEL "u17/drs_oofs_reg_7" BEL "u17/drs_oofs_reg_6"
        BEL "u17/drs_oofs_reg_5" BEL "u17/drs_oofs_reg_4" BEL
        "u17/drs_oofs_reg_3" BEL "u17/drs_oofs_reg_2" BEL "u17/drs_oofs_reg_1"
        BEL "u17/drs_oofs_reg_0" BEL "u17/adc_sdata_reg_7" BEL
        "u17/adc_sdata_reg_6" BEL "u17/adc_sdata_reg_5" BEL
        "u17/adc_sdata_reg_4" BEL "u17/adc_sdata_reg_3" BEL
        "u17/adc_sdata_reg_2" BEL "u17/adc_sdata_reg_1" BEL
        "u17/adc_sdata_reg_0" BEL "u17/thr_data_reg_0_11" BEL
        "u17/thr_data_reg_0_10" BEL "u17/thr_data_reg_0_9" BEL
        "u17/thr_data_reg_0_8" BEL "u17/thr_data_reg_0_7" BEL
        "u17/thr_data_reg_0_6" BEL "u17/thr_data_reg_0_5" BEL
        "u17/thr_data_reg_0_4" BEL "u17/thr_data_reg_0_3" BEL
        "u17/thr_data_reg_0_2" BEL "u17/thr_data_reg_0_1" BEL
        "u17/thr_data_reg_0_0" BEL "u17/thr_data_reg_1_11" BEL
        "u17/thr_data_reg_1_10" BEL "u17/thr_data_reg_1_9" BEL
        "u17/thr_data_reg_1_8" BEL "u17/thr_data_reg_1_7" BEL
        "u17/thr_data_reg_1_6" BEL "u17/thr_data_reg_1_5" BEL
        "u17/thr_data_reg_1_4" BEL "u17/thr_data_reg_1_3" BEL
        "u17/thr_data_reg_1_2" BEL "u17/thr_data_reg_1_1" BEL
        "u17/thr_data_reg_1_0" BEL "u17/drs_rofs_reg_11" BEL
        "u17/drs_rofs_reg_10" BEL "u17/drs_rofs_reg_9" BEL
        "u17/drs_rofs_reg_8" BEL "u17/drs_rofs_reg_7" BEL "u17/drs_rofs_reg_6"
        BEL "u17/drs_rofs_reg_5" BEL "u17/drs_rofs_reg_4" BEL
        "u17/drs_rofs_reg_3" BEL "u17/drs_rofs_reg_2" BEL "u17/drs_rofs_reg_1"
        BEL "u17/drs_rofs_reg_0" BEL "u17/thr_data_reg_3_11" BEL
        "u17/thr_data_reg_3_10" BEL "u17/thr_data_reg_3_9" BEL
        "u17/thr_data_reg_3_8" BEL "u17/thr_data_reg_3_7" BEL
        "u17/thr_data_reg_3_6" BEL "u17/thr_data_reg_3_5" BEL
        "u17/thr_data_reg_3_4" BEL "u17/thr_data_reg_3_3" BEL
        "u17/thr_data_reg_3_2" BEL "u17/thr_data_reg_3_1" BEL
        "u17/thr_data_reg_3_0" BEL "u17/thr_data_reg_4_11" BEL
        "u17/thr_data_reg_4_10" BEL "u17/thr_data_reg_4_9" BEL
        "u17/thr_data_reg_4_8" BEL "u17/thr_data_reg_4_7" BEL
        "u17/thr_data_reg_4_6" BEL "u17/thr_data_reg_4_5" BEL
        "u17/thr_data_reg_4_4" BEL "u17/thr_data_reg_4_3" BEL
        "u17/thr_data_reg_4_2" BEL "u17/thr_data_reg_4_1" BEL
        "u17/thr_data_reg_4_0" BEL "u17/thr_data_reg_2_11" BEL
        "u17/thr_data_reg_2_10" BEL "u17/thr_data_reg_2_9" BEL
        "u17/thr_data_reg_2_8" BEL "u17/thr_data_reg_2_7" BEL
        "u17/thr_data_reg_2_6" BEL "u17/thr_data_reg_2_5" BEL
        "u17/thr_data_reg_2_4" BEL "u17/thr_data_reg_2_3" BEL
        "u17/thr_data_reg_2_2" BEL "u17/thr_data_reg_2_1" BEL
        "u17/thr_data_reg_2_0" BEL "u17/thr_data_reg_6_11" BEL
        "u17/thr_data_reg_6_10" BEL "u17/thr_data_reg_6_9" BEL
        "u17/thr_data_reg_6_8" BEL "u17/thr_data_reg_6_7" BEL
        "u17/thr_data_reg_6_6" BEL "u17/thr_data_reg_6_5" BEL
        "u17/thr_data_reg_6_4" BEL "u17/thr_data_reg_6_3" BEL
        "u17/thr_data_reg_6_2" BEL "u17/thr_data_reg_6_1" BEL
        "u17/thr_data_reg_6_0" BEL "u17/thr_data_reg_7_11" BEL
        "u17/thr_data_reg_7_10" BEL "u17/thr_data_reg_7_9" BEL
        "u17/thr_data_reg_7_8" BEL "u17/thr_data_reg_7_7" BEL
        "u17/thr_data_reg_7_6" BEL "u17/thr_data_reg_7_5" BEL
        "u17/thr_data_reg_7_4" BEL "u17/thr_data_reg_7_3" BEL
        "u17/thr_data_reg_7_2" BEL "u17/thr_data_reg_7_1" BEL
        "u17/thr_data_reg_7_0" BEL "u17/thr_data_reg_5_11" BEL
        "u17/thr_data_reg_5_10" BEL "u17/thr_data_reg_5_9" BEL
        "u17/thr_data_reg_5_8" BEL "u17/thr_data_reg_5_7" BEL
        "u17/thr_data_reg_5_6" BEL "u17/thr_data_reg_5_5" BEL
        "u17/thr_data_reg_5_4" BEL "u17/thr_data_reg_5_3" BEL
        "u17/thr_data_reg_5_2" BEL "u17/thr_data_reg_5_1" BEL
        "u17/thr_data_reg_5_0" BEL "u17/thr_data_reg_9_11" BEL
        "u17/thr_data_reg_9_10" BEL "u17/thr_data_reg_9_9" BEL
        "u17/thr_data_reg_9_8" BEL "u17/thr_data_reg_9_7" BEL
        "u17/thr_data_reg_9_6" BEL "u17/thr_data_reg_9_5" BEL
        "u17/thr_data_reg_9_4" BEL "u17/thr_data_reg_9_3" BEL
        "u17/thr_data_reg_9_2" BEL "u17/thr_data_reg_9_1" BEL
        "u17/thr_data_reg_9_0" BEL "u17/thr_data_reg_10_11" BEL
        "u17/thr_data_reg_10_10" BEL "u17/thr_data_reg_10_9" BEL
        "u17/thr_data_reg_10_8" BEL "u17/thr_data_reg_10_7" BEL
        "u17/thr_data_reg_10_6" BEL "u17/thr_data_reg_10_5" BEL
        "u17/thr_data_reg_10_4" BEL "u17/thr_data_reg_10_3" BEL
        "u17/thr_data_reg_10_2" BEL "u17/thr_data_reg_10_1" BEL
        "u17/thr_data_reg_10_0" BEL "u17/thr_data_reg_8_11" BEL
        "u17/thr_data_reg_8_10" BEL "u17/thr_data_reg_8_9" BEL
        "u17/thr_data_reg_8_8" BEL "u17/thr_data_reg_8_7" BEL
        "u17/thr_data_reg_8_6" BEL "u17/thr_data_reg_8_5" BEL
        "u17/thr_data_reg_8_4" BEL "u17/thr_data_reg_8_3" BEL
        "u17/thr_data_reg_8_2" BEL "u17/thr_data_reg_8_1" BEL
        "u17/thr_data_reg_8_0" BEL "u17/thr_data_reg_12_11" BEL
        "u17/thr_data_reg_12_10" BEL "u17/thr_data_reg_12_9" BEL
        "u17/thr_data_reg_12_8" BEL "u17/thr_data_reg_12_7" BEL
        "u17/thr_data_reg_12_6" BEL "u17/thr_data_reg_12_5" BEL
        "u17/thr_data_reg_12_4" BEL "u17/thr_data_reg_12_3" BEL
        "u17/thr_data_reg_12_2" BEL "u17/thr_data_reg_12_1" BEL
        "u17/thr_data_reg_12_0" BEL "u17/thr_data_reg_13_11" BEL
        "u17/thr_data_reg_13_10" BEL "u17/thr_data_reg_13_9" BEL
        "u17/thr_data_reg_13_8" BEL "u17/thr_data_reg_13_7" BEL
        "u17/thr_data_reg_13_6" BEL "u17/thr_data_reg_13_5" BEL
        "u17/thr_data_reg_13_4" BEL "u17/thr_data_reg_13_3" BEL
        "u17/thr_data_reg_13_2" BEL "u17/thr_data_reg_13_1" BEL
        "u17/thr_data_reg_13_0" BEL "u17/thr_data_reg_11_11" BEL
        "u17/thr_data_reg_11_10" BEL "u17/thr_data_reg_11_9" BEL
        "u17/thr_data_reg_11_8" BEL "u17/thr_data_reg_11_7" BEL
        "u17/thr_data_reg_11_6" BEL "u17/thr_data_reg_11_5" BEL
        "u17/thr_data_reg_11_4" BEL "u17/thr_data_reg_11_3" BEL
        "u17/thr_data_reg_11_2" BEL "u17/thr_data_reg_11_1" BEL
        "u17/thr_data_reg_11_0" BEL "u17/thr_data_reg_15_11" BEL
        "u17/thr_data_reg_15_10" BEL "u17/thr_data_reg_15_9" BEL
        "u17/thr_data_reg_15_8" BEL "u17/thr_data_reg_15_7" BEL
        "u17/thr_data_reg_15_6" BEL "u17/thr_data_reg_15_5" BEL
        "u17/thr_data_reg_15_4" BEL "u17/thr_data_reg_15_3" BEL
        "u17/thr_data_reg_15_2" BEL "u17/thr_data_reg_15_1" BEL
        "u17/thr_data_reg_15_0" BEL "u17/thr_data_reg_16_11" BEL
        "u17/thr_data_reg_16_10" BEL "u17/thr_data_reg_16_9" BEL
        "u17/thr_data_reg_16_8" BEL "u17/thr_data_reg_16_7" BEL
        "u17/thr_data_reg_16_6" BEL "u17/thr_data_reg_16_5" BEL
        "u17/thr_data_reg_16_4" BEL "u17/thr_data_reg_16_3" BEL
        "u17/thr_data_reg_16_2" BEL "u17/thr_data_reg_16_1" BEL
        "u17/thr_data_reg_16_0" BEL "u17/thr_data_reg_14_11" BEL
        "u17/thr_data_reg_14_10" BEL "u17/thr_data_reg_14_9" BEL
        "u17/thr_data_reg_14_8" BEL "u17/thr_data_reg_14_7" BEL
        "u17/thr_data_reg_14_6" BEL "u17/thr_data_reg_14_5" BEL
        "u17/thr_data_reg_14_4" BEL "u17/thr_data_reg_14_3" BEL
        "u17/thr_data_reg_14_2" BEL "u17/thr_data_reg_14_1" BEL
        "u17/thr_data_reg_14_0" BEL "u17/thr_data_reg_18_11" BEL
        "u17/thr_data_reg_18_10" BEL "u17/thr_data_reg_18_9" BEL
        "u17/thr_data_reg_18_8" BEL "u17/thr_data_reg_18_7" BEL
        "u17/thr_data_reg_18_6" BEL "u17/thr_data_reg_18_5" BEL
        "u17/thr_data_reg_18_4" BEL "u17/thr_data_reg_18_3" BEL
        "u17/thr_data_reg_18_2" BEL "u17/thr_data_reg_18_1" BEL
        "u17/thr_data_reg_18_0" BEL "u17/thr_data_reg_19_11" BEL
        "u17/thr_data_reg_19_10" BEL "u17/thr_data_reg_19_9" BEL
        "u17/thr_data_reg_19_8" BEL "u17/thr_data_reg_19_7" BEL
        "u17/thr_data_reg_19_6" BEL "u17/thr_data_reg_19_5" BEL
        "u17/thr_data_reg_19_4" BEL "u17/thr_data_reg_19_3" BEL
        "u17/thr_data_reg_19_2" BEL "u17/thr_data_reg_19_1" BEL
        "u17/thr_data_reg_19_0" BEL "u17/thr_data_reg_17_11" BEL
        "u17/thr_data_reg_17_10" BEL "u17/thr_data_reg_17_9" BEL
        "u17/thr_data_reg_17_8" BEL "u17/thr_data_reg_17_7" BEL
        "u17/thr_data_reg_17_6" BEL "u17/thr_data_reg_17_5" BEL
        "u17/thr_data_reg_17_4" BEL "u17/thr_data_reg_17_3" BEL
        "u17/thr_data_reg_17_2" BEL "u17/thr_data_reg_17_1" BEL
        "u17/thr_data_reg_17_0" BEL "u17/thr_data_reg_21_11" BEL
        "u17/thr_data_reg_21_10" BEL "u17/thr_data_reg_21_9" BEL
        "u17/thr_data_reg_21_8" BEL "u17/thr_data_reg_21_7" BEL
        "u17/thr_data_reg_21_6" BEL "u17/thr_data_reg_21_5" BEL
        "u17/thr_data_reg_21_4" BEL "u17/thr_data_reg_21_3" BEL
        "u17/thr_data_reg_21_2" BEL "u17/thr_data_reg_21_1" BEL
        "u17/thr_data_reg_21_0" BEL "u17/thr_data_reg_22_11" BEL
        "u17/thr_data_reg_22_10" BEL "u17/thr_data_reg_22_9" BEL
        "u17/thr_data_reg_22_8" BEL "u17/thr_data_reg_22_7" BEL
        "u17/thr_data_reg_22_6" BEL "u17/thr_data_reg_22_5" BEL
        "u17/thr_data_reg_22_4" BEL "u17/thr_data_reg_22_3" BEL
        "u17/thr_data_reg_22_2" BEL "u17/thr_data_reg_22_1" BEL
        "u17/thr_data_reg_22_0" BEL "u17/thr_data_reg_20_11" BEL
        "u17/thr_data_reg_20_10" BEL "u17/thr_data_reg_20_9" BEL
        "u17/thr_data_reg_20_8" BEL "u17/thr_data_reg_20_7" BEL
        "u17/thr_data_reg_20_6" BEL "u17/thr_data_reg_20_5" BEL
        "u17/thr_data_reg_20_4" BEL "u17/thr_data_reg_20_3" BEL
        "u17/thr_data_reg_20_2" BEL "u17/thr_data_reg_20_1" BEL
        "u17/thr_data_reg_20_0" BEL "u17/thr_data_reg_24_11" BEL
        "u17/thr_data_reg_24_10" BEL "u17/thr_data_reg_24_9" BEL
        "u17/thr_data_reg_24_8" BEL "u17/thr_data_reg_24_7" BEL
        "u17/thr_data_reg_24_6" BEL "u17/thr_data_reg_24_5" BEL
        "u17/thr_data_reg_24_4" BEL "u17/thr_data_reg_24_3" BEL
        "u17/thr_data_reg_24_2" BEL "u17/thr_data_reg_24_1" BEL
        "u17/thr_data_reg_24_0" BEL "u17/thr_data_reg_25_11" BEL
        "u17/thr_data_reg_25_10" BEL "u17/thr_data_reg_25_9" BEL
        "u17/thr_data_reg_25_8" BEL "u17/thr_data_reg_25_7" BEL
        "u17/thr_data_reg_25_6" BEL "u17/thr_data_reg_25_5" BEL
        "u17/thr_data_reg_25_4" BEL "u17/thr_data_reg_25_3" BEL
        "u17/thr_data_reg_25_2" BEL "u17/thr_data_reg_25_1" BEL
        "u17/thr_data_reg_25_0" BEL "u17/thr_data_reg_23_11" BEL
        "u17/thr_data_reg_23_10" BEL "u17/thr_data_reg_23_9" BEL
        "u17/thr_data_reg_23_8" BEL "u17/thr_data_reg_23_7" BEL
        "u17/thr_data_reg_23_6" BEL "u17/thr_data_reg_23_5" BEL
        "u17/thr_data_reg_23_4" BEL "u17/thr_data_reg_23_3" BEL
        "u17/thr_data_reg_23_2" BEL "u17/thr_data_reg_23_1" BEL
        "u17/thr_data_reg_23_0" BEL "u17/thr_data_reg_27_11" BEL
        "u17/thr_data_reg_27_10" BEL "u17/thr_data_reg_27_9" BEL
        "u17/thr_data_reg_27_8" BEL "u17/thr_data_reg_27_7" BEL
        "u17/thr_data_reg_27_6" BEL "u17/thr_data_reg_27_5" BEL
        "u17/thr_data_reg_27_4" BEL "u17/thr_data_reg_27_3" BEL
        "u17/thr_data_reg_27_2" BEL "u17/thr_data_reg_27_1" BEL
        "u17/thr_data_reg_27_0" BEL "u17/thr_data_reg_28_11" BEL
        "u17/thr_data_reg_28_10" BEL "u17/thr_data_reg_28_9" BEL
        "u17/thr_data_reg_28_8" BEL "u17/thr_data_reg_28_7" BEL
        "u17/thr_data_reg_28_6" BEL "u17/thr_data_reg_28_5" BEL
        "u17/thr_data_reg_28_4" BEL "u17/thr_data_reg_28_3" BEL
        "u17/thr_data_reg_28_2" BEL "u17/thr_data_reg_28_1" BEL
        "u17/thr_data_reg_28_0" BEL "u17/thr_data_reg_26_11" BEL
        "u17/thr_data_reg_26_10" BEL "u17/thr_data_reg_26_9" BEL
        "u17/thr_data_reg_26_8" BEL "u17/thr_data_reg_26_7" BEL
        "u17/thr_data_reg_26_6" BEL "u17/thr_data_reg_26_5" BEL
        "u17/thr_data_reg_26_4" BEL "u17/thr_data_reg_26_3" BEL
        "u17/thr_data_reg_26_2" BEL "u17/thr_data_reg_26_1" BEL
        "u17/thr_data_reg_26_0" BEL "u17/thr_data_reg_30_11" BEL
        "u17/thr_data_reg_30_10" BEL "u17/thr_data_reg_30_9" BEL
        "u17/thr_data_reg_30_8" BEL "u17/thr_data_reg_30_7" BEL
        "u17/thr_data_reg_30_6" BEL "u17/thr_data_reg_30_5" BEL
        "u17/thr_data_reg_30_4" BEL "u17/thr_data_reg_30_3" BEL
        "u17/thr_data_reg_30_2" BEL "u17/thr_data_reg_30_1" BEL
        "u17/thr_data_reg_30_0" BEL "u17/thr_data_reg_31_11" BEL
        "u17/thr_data_reg_31_10" BEL "u17/thr_data_reg_31_9" BEL
        "u17/thr_data_reg_31_8" BEL "u17/thr_data_reg_31_7" BEL
        "u17/thr_data_reg_31_6" BEL "u17/thr_data_reg_31_5" BEL
        "u17/thr_data_reg_31_4" BEL "u17/thr_data_reg_31_3" BEL
        "u17/thr_data_reg_31_2" BEL "u17/thr_data_reg_31_1" BEL
        "u17/thr_data_reg_31_0" BEL "u17/thr_data_reg_29_11" BEL
        "u17/thr_data_reg_29_10" BEL "u17/thr_data_reg_29_9" BEL
        "u17/thr_data_reg_29_8" BEL "u17/thr_data_reg_29_7" BEL
        "u17/thr_data_reg_29_6" BEL "u17/thr_data_reg_29_5" BEL
        "u17/thr_data_reg_29_4" BEL "u17/thr_data_reg_29_3" BEL
        "u17/thr_data_reg_29_2" BEL "u17/thr_data_reg_29_1" BEL
        "u17/thr_data_reg_29_0" BEL "u17/hv_data_reg_1_7" BEL
        "u17/hv_data_reg_1_6" BEL "u17/hv_data_reg_1_5" BEL
        "u17/hv_data_reg_1_4" BEL "u17/hv_data_reg_1_3" BEL
        "u17/hv_data_reg_1_2" BEL "u17/hv_data_reg_1_1" BEL
        "u17/hv_data_reg_1_0" BEL "u17/hv_data_reg_2_7" BEL
        "u17/hv_data_reg_2_6" BEL "u17/hv_data_reg_2_5" BEL
        "u17/hv_data_reg_2_4" BEL "u17/hv_data_reg_2_3" BEL
        "u17/hv_data_reg_2_2" BEL "u17/hv_data_reg_2_1" BEL
        "u17/hv_data_reg_2_0" BEL "u17/hv_data_reg_0_7" BEL
        "u17/hv_data_reg_0_6" BEL "u17/hv_data_reg_0_5" BEL
        "u17/hv_data_reg_0_4" BEL "u17/hv_data_reg_0_3" BEL
        "u17/hv_data_reg_0_2" BEL "u17/hv_data_reg_0_1" BEL
        "u17/hv_data_reg_0_0" BEL "u17/hv_data_reg_3_7" BEL
        "u17/hv_data_reg_3_6" BEL "u17/hv_data_reg_3_5" BEL
        "u17/hv_data_reg_3_4" BEL "u17/hv_data_reg_3_3" BEL
        "u17/hv_data_reg_3_2" BEL "u17/hv_data_reg_3_1" BEL
        "u17/hv_data_reg_3_0" BEL "u17/write_dram_idly_clk_1" BEL
        "u17/write_dram_idly_clk_0" BEL "u17/adc_write_reg" BEL
        "u17/thr_write_reg_31" BEL "u17/thr_write_reg_30" BEL
        "u17/thr_write_reg_29" BEL "u17/thr_write_reg_28" BEL
        "u17/thr_write_reg_27" BEL "u17/thr_write_reg_26" BEL
        "u17/thr_write_reg_25" BEL "u17/thr_write_reg_24" BEL
        "u17/thr_write_reg_23" BEL "u17/thr_write_reg_22" BEL
        "u17/thr_write_reg_21" BEL "u17/thr_write_reg_20" BEL
        "u17/thr_write_reg_19" BEL "u17/thr_write_reg_18" BEL
        "u17/thr_write_reg_17" BEL "u17/thr_write_reg_16" BEL
        "u17/thr_write_reg_15" BEL "u17/thr_write_reg_14" BEL
        "u17/thr_write_reg_13" BEL "u17/thr_write_reg_12" BEL
        "u17/thr_write_reg_11" BEL "u17/thr_write_reg_10" BEL
        "u17/thr_write_reg_9" BEL "u17/thr_write_reg_8" BEL
        "u17/thr_write_reg_7" BEL "u17/thr_write_reg_6" BEL
        "u17/thr_write_reg_5" BEL "u17/thr_write_reg_4" BEL
        "u17/thr_write_reg_3" BEL "u17/thr_write_reg_2" BEL
        "u17/thr_write_reg_1" BEL "u17/thr_write_reg_0" BEL
        "u17/hv_write_reg_3" BEL "u17/hv_write_reg_2" BEL "u17/hv_write_reg_1"
        BEL "u17/hv_write_reg_0" BEL "u17/dac_ofs_write_reg" BEL
        "u17/reset_refclk_reg" BEL "u17/wen_dram_idly_1" BEL
        "u17/wen_dram_idly_0" BEL "u17/wen_dac_ofs" BEL "u17/wen_drs_calib"
        BEL "u17/wen_adc_setup" BEL "u17/wen_thr_31" BEL "u17/wen_thr_30" BEL
        "u17/wen_thr_29" BEL "u17/wen_thr_28" BEL "u17/wen_thr_27" BEL
        "u17/wen_thr_26" BEL "u17/wen_thr_25" BEL "u17/wen_thr_24" BEL
        "u17/wen_thr_23" BEL "u17/wen_thr_22" BEL "u17/wen_thr_21" BEL
        "u17/wen_thr_20" BEL "u17/wen_thr_19" BEL "u17/wen_thr_18" BEL
        "u17/wen_thr_17" BEL "u17/wen_thr_16" BEL "u17/wen_thr_15" BEL
        "u17/wen_thr_14" BEL "u17/wen_thr_13" BEL "u17/wen_thr_12" BEL
        "u17/wen_thr_11" BEL "u17/wen_thr_10" BEL "u17/wen_thr_9" BEL
        "u17/wen_thr_8" BEL "u17/wen_thr_7" BEL "u17/wen_thr_6" BEL
        "u17/wen_thr_5" BEL "u17/wen_thr_4" BEL "u17/wen_thr_3" BEL
        "u17/wen_thr_2" BEL "u17/wen_thr_1" BEL "u17/wen_thr_0" BEL
        "u17/wen_dram_onoff" BEL "u17/wen_dram_test" BEL "u17/wen_hv_3" BEL
        "u17/wen_hv_2" BEL "u17/wen_hv_1" BEL "u17/wen_hv_0" BEL
        "u17/dram_test_rd_clk" BEL "u17/reset_reg" BEL "u17/dram_test_wr_clk"
        BEL "u17/dram_test_off_clk" BEL "u17/dram_test_on_clk" BEL
        "u17/sel_addr_dram_idly" BEL "u17/sel_addr_dram_bitslip" BEL
        "u17/sel_addr_drs_calib" BEL "u17/sel_addr_adc_setup" BEL
        "u17/sel_addr_reset_refclk" BEL "u17/sel_addr_dram_onoff" BEL
        "u17/sel_addr_dram_test" BEL "u17/sel_addr_dac_ofs" BEL
        "u17/sel_addr_hv" BEL "u17/stop_drs" BEL "u17/sel_addr_thr" BEL
        "u17/start_drs" BEL "u17/start_reg" BEL "u17/stop_reg" BEL
        "u17/dram_bitslip_clk_1" BEL "u17/dram_bitslip_clk_0" BEL
        "u17/sel_ch_31" BEL "u17/sel_ch_30" BEL "u17/sel_ch_29" BEL
        "u17/sel_ch_28" BEL "u17/sel_ch_27" BEL "u17/sel_ch_26" BEL
        "u17/sel_ch_25" BEL "u17/sel_ch_24" BEL "u17/sel_ch_23" BEL
        "u17/sel_ch_22" BEL "u17/sel_ch_21" BEL "u17/sel_ch_20" BEL
        "u17/sel_ch_19" BEL "u17/sel_ch_18" BEL "u17/sel_ch_17" BEL
        "u17/sel_ch_16" BEL "u17/sel_ch_15" BEL "u17/sel_ch_14" BEL
        "u17/sel_ch_13" BEL "u17/sel_ch_12" BEL "u17/sel_ch_11" BEL
        "u17/sel_ch_10" BEL "u17/sel_ch_9" BEL "u17/sel_ch_8" BEL
        "u17/sel_ch_7" BEL "u17/sel_ch_6" BEL "u17/sel_ch_5" BEL
        "u17/sel_ch_4" BEL "u17/sel_ch_3" BEL "u17/sel_ch_2" BEL
        "u17/sel_ch_1" BEL "u17/sel_ch_0" BEL "u9/u4/rcen" BEL "u9/u4/cen" BEL
        "u9/u4/daqen" BEL "u16/u1/usb_rdon" BEL "u16/u1/cblk" BEL "u16/u3/cen"
        BEL "u16/u3/addra" BEL "u12/u1/done_cen" BEL "u12/u1/cen" BEL
        "u12/u1/run_reg" BEL "u12/u1/trig_armed_reg" BEL "u9/u4/add_cnt" BEL
        "u9/u4/start_daq" BEL "u9/u3/drs_init_srclk_reg" BEL "u16/u1/cen" BEL
        "u16/u1/usb_sucom_reg" BEL "u16/u1/usb_reset_reg" BEL
        "u16/u3/usb_rend_reg" BEL "u16/u3/usb_pktend" BEL
        "u16/u3/sub_data_fifo_cnt_reg" BEL "u16/u2/latch_data_size_reg" BEL
        "u16/u2/usb_clrbn_reg" BEL "u1/reset_mmcm" BEL "u2/u4/triged_reg" BEL
        "u2/u4/encom" BEL "u2/u6/addmux" BEL "u2/u7/mod_type_reg" BEL
        "u2/u1/cen" BEL "u2/u5/load" BEL "u2/u2/getdat" BEL
        "u12/u2/data_fifo_empty_reg" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/rsig_reg" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/rsig_reg" BEL
        "u4/u1/hv_dac_write_reg" BEL "u4/u3/rcen" BEL "u4/u3/rclr" BEL
        "u4/u5/pcpld_cs" BEL "u6/shift" BEL "u17/drs_calib_reg" BEL
        "u9/u2/cen" BEL "u9/u3/drs_init_a_reg" BEL "u9/u3/cen" BEL
        "u8/myloop2[0].u1/trig_pattern_reg" BEL
        "u8/myloop2[1].u1/trig_pattern_reg" BEL
        "u8/myloop2[2].u1/trig_pattern_reg" BEL
        "u8/myloop2[3].u1/trig_pattern_reg" BEL
        "u8/myloop2[4].u1/trig_pattern_reg" BEL
        "u8/myloop2[5].u1/trig_pattern_reg" BEL
        "u8/myloop2[6].u1/trig_pattern_reg" BEL
        "u8/myloop2[7].u1/trig_pattern_reg" BEL
        "u8/myloop2[8].u1/trig_pattern_reg" BEL
        "u8/myloop2[9].u1/trig_pattern_reg" BEL
        "u8/myloop2[10].u1/trig_pattern_reg" BEL
        "u8/myloop2[11].u1/trig_pattern_reg" BEL
        "u8/myloop2[12].u1/trig_pattern_reg" BEL
        "u8/myloop2[13].u1/trig_pattern_reg" BEL
        "u8/myloop2[14].u1/trig_pattern_reg" BEL
        "u8/myloop2[15].u1/trig_pattern_reg" BEL
        "u8/myloop2[16].u1/trig_pattern_reg" BEL
        "u8/myloop2[17].u1/trig_pattern_reg" BEL
        "u8/myloop2[18].u1/trig_pattern_reg" BEL
        "u8/myloop2[19].u1/trig_pattern_reg" BEL
        "u8/myloop2[20].u1/trig_pattern_reg" BEL
        "u8/myloop2[21].u1/trig_pattern_reg" BEL
        "u8/myloop2[22].u1/trig_pattern_reg" BEL
        "u8/myloop2[23].u1/trig_pattern_reg" BEL
        "u8/myloop2[24].u1/trig_pattern_reg" BEL
        "u8/myloop2[25].u1/trig_pattern_reg" BEL
        "u8/myloop2[26].u1/trig_pattern_reg" BEL
        "u8/myloop2[27].u1/trig_pattern_reg" BEL
        "u8/myloop2[28].u1/trig_pattern_reg" BEL
        "u8/myloop2[29].u1/trig_pattern_reg" BEL
        "u8/myloop2[30].u1/trig_pattern_reg" BEL
        "u8/myloop2[31].u1/trig_pattern_reg" BEL "u16/u2/pusb_oe" BEL
        "u1/reset_idelayctrl" BEL "u2/u7/cen" BEL "u2/u7/enread" BEL
        "u2/u1/linkok_reg" BEL "u4/u1/cen" BEL "u4/u4/dac_drs_cs_reg" BEL
        "u4/u4/cen" BEL "u4/u2/cen" BEL "u4/u3/cen" BEL "u5/cen" BEL "u6/cen"
        BEL "u17/dram_adj_enable" BEL "u17/drs_on_reg" BEL "u16/u3/btog" BEL
        "u2/u4/cen" BEL "u2/u2/linkerr_reg" BEL "u2/u6/disparity" BEL
        "u12/u1/swaddr_9" BEL "u12/u1/swaddr_8" BEL "u12/u1/swaddr_7" BEL
        "u12/u1/swaddr_6" BEL "u12/u1/swaddr_5" BEL "u12/u1/swaddr_4" BEL
        "u12/u1/swaddr_3" BEL "u12/u1/swaddr_2" BEL "u12/u1/swaddr_1" BEL
        "u12/u1/swaddr_0" BEL "u4/u1/drs_dac_write_reg" BEL
        "u4/u1/thr_dac_write_reg" BEL "u7/myloop1[31].u2/Mshreg_sd_1" BEL
        "u7/myloop1[31].u2/sd_1" BEL "u7/myloop1[30].u2/Mshreg_sd_1" BEL
        "u7/myloop1[30].u2/sd_1" BEL "u7/myloop1[29].u2/Mshreg_sd_1" BEL
        "u7/myloop1[29].u2/sd_1" BEL "u7/myloop1[28].u2/Mshreg_sd_1" BEL
        "u7/myloop1[28].u2/sd_1" BEL "u7/myloop1[25].u2/Mshreg_sd_1" BEL
        "u7/myloop1[25].u2/sd_1" BEL "u7/myloop1[27].u2/Mshreg_sd_1" BEL
        "u7/myloop1[27].u2/sd_1" BEL "u7/myloop1[26].u2/Mshreg_sd_1" BEL
        "u7/myloop1[26].u2/sd_1" BEL "u7/myloop1[22].u2/Mshreg_sd_1" BEL
        "u7/myloop1[22].u2/sd_1" BEL "u7/myloop1[24].u2/Mshreg_sd_1" BEL
        "u7/myloop1[24].u2/sd_1" BEL "u7/myloop1[23].u2/Mshreg_sd_1" BEL
        "u7/myloop1[23].u2/sd_1" BEL "u7/myloop1[19].u2/Mshreg_sd_1" BEL
        "u7/myloop1[19].u2/sd_1" BEL "u7/myloop1[21].u2/Mshreg_sd_1" BEL
        "u7/myloop1[21].u2/sd_1" BEL "u7/myloop1[20].u2/Mshreg_sd_1" BEL
        "u7/myloop1[20].u2/sd_1" BEL "u7/myloop1[18].u2/Mshreg_sd_1" BEL
        "u7/myloop1[18].u2/sd_1" BEL "u7/myloop1[17].u2/Mshreg_sd_1" BEL
        "u7/myloop1[17].u2/sd_1" BEL "u7/myloop1[16].u2/Mshreg_sd_1" BEL
        "u7/myloop1[16].u2/sd_1" BEL "u7/myloop1[15].u2/Mshreg_sd_1" BEL
        "u7/myloop1[15].u2/sd_1" BEL "u7/myloop1[12].u2/Mshreg_sd_1" BEL
        "u7/myloop1[12].u2/sd_1" BEL "u7/myloop1[14].u2/Mshreg_sd_1" BEL
        "u7/myloop1[14].u2/sd_1" BEL "u7/myloop1[13].u2/Mshreg_sd_1" BEL
        "u7/myloop1[13].u2/sd_1" BEL "u7/myloop1[9].u2/Mshreg_sd_1" BEL
        "u7/myloop1[9].u2/sd_1" BEL "u7/myloop1[11].u2/Mshreg_sd_1" BEL
        "u7/myloop1[11].u2/sd_1" BEL "u7/myloop1[10].u2/Mshreg_sd_1" BEL
        "u7/myloop1[10].u2/sd_1" BEL "u7/myloop1[6].u2/Mshreg_sd_1" BEL
        "u7/myloop1[6].u2/sd_1" BEL "u7/myloop1[8].u2/Mshreg_sd_1" BEL
        "u7/myloop1[8].u2/sd_1" BEL "u7/myloop1[7].u2/Mshreg_sd_1" BEL
        "u7/myloop1[7].u2/sd_1" BEL "u7/myloop1[5].u2/Mshreg_sd_1" BEL
        "u7/myloop1[5].u2/sd_1" BEL "u7/myloop1[4].u2/Mshreg_sd_1" BEL
        "u7/myloop1[4].u2/sd_1" BEL "u7/myloop1[3].u2/Mshreg_sd_1" BEL
        "u7/myloop1[3].u2/sd_1" BEL "u7/myloop1[2].u2/Mshreg_sd_1" BEL
        "u7/myloop1[2].u2/sd_1" BEL "u9/u4/Mshreg_d2clr" BEL "u9/u4/d2clr" BEL
        "u7/myloop1[1].u2/Mshreg_sd_1" BEL "u7/myloop1[1].u2/sd_1" BEL
        "u7/myloop1[0].u2/Mshreg_sd_1" BEL "u7/myloop1[0].u2/sd_1" BEL
        "u2/u5/Mshreg_d2linkok" BEL "u2/u5/d2linkok" BEL
        "u9/u4/Mshreg_d3triged" BEL "u9/u4/d3triged" BEL
        "u2/u4/Mshreg_reg_wr_reg" BEL "u2/u4/reg_wr_reg" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/Mshreg_p2rsig" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/p2rsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/Mshreg_p2rsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/p2rsig" BEL "u4/u3/Mshreg_d2clr"
        BEL "u4/u3/d2clr" PIN "u2/u2/u1/RAMB18E1_decoder_10b8b_pins<32>" PIN
        "u2/u2/u1/RAMB18E1_decoder_10b8b_pins<33>" PIN
        "u2/u2/u2/RAMB18E1_decoder_10b8b_pins<32>" PIN
        "u2/u2/u2/RAMB18E1_decoder_10b8b_pins<33>" PIN
        "u2/u6/u1/RAMB18E1_encoder_8b10b_pins<32>" PIN
        "u2/u6/u1/RAMB18E1_encoder_8b10b_pins<33>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<64>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<64>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<62>" BEL "u1/bufg_clk" PIN
        "u1/mmcme2_dram_clk_pins<2>";
TIMEGRP u1_lclk_0 = BEL "u7/myloop1[31].u2/adc_data_reg_11" BEL
        "u7/myloop1[31].u2/adc_data_reg_10" BEL
        "u7/myloop1[31].u2/adc_data_reg_9" BEL
        "u7/myloop1[31].u2/adc_data_reg_8" BEL
        "u7/myloop1[31].u2/adc_data_reg_7" BEL
        "u7/myloop1[31].u2/adc_data_reg_6" BEL
        "u7/myloop1[31].u2/adc_data_reg_5" BEL
        "u7/myloop1[31].u2/adc_data_reg_4" BEL
        "u7/myloop1[31].u2/adc_data_reg_3" BEL
        "u7/myloop1[31].u2/adc_data_reg_2" BEL
        "u7/myloop1[31].u2/adc_data_reg_1" BEL
        "u7/myloop1[31].u2/adc_data_reg_0" BEL "u7/myloop1[31].u2/sd_11" BEL
        "u7/myloop1[31].u2/sd_10" BEL "u7/myloop1[31].u2/sd_9" BEL
        "u7/myloop1[31].u2/sd_8" BEL "u7/myloop1[31].u2/sd_7" BEL
        "u7/myloop1[31].u2/sd_6" BEL "u7/myloop1[31].u2/sd_5" BEL
        "u7/myloop1[31].u2/sd_4" BEL "u7/myloop1[31].u2/sd_3" BEL
        "u7/myloop1[31].u2/sd_2" BEL "u7/myloop1[31].u2/sd_0" BEL
        "u7/myloop1[31].u2/cd_0" BEL "u7/myloop1[30].u2/adc_data_reg_11" BEL
        "u7/myloop1[30].u2/adc_data_reg_10" BEL
        "u7/myloop1[30].u2/adc_data_reg_9" BEL
        "u7/myloop1[30].u2/adc_data_reg_8" BEL
        "u7/myloop1[30].u2/adc_data_reg_7" BEL
        "u7/myloop1[30].u2/adc_data_reg_6" BEL
        "u7/myloop1[30].u2/adc_data_reg_5" BEL
        "u7/myloop1[30].u2/adc_data_reg_4" BEL
        "u7/myloop1[30].u2/adc_data_reg_3" BEL
        "u7/myloop1[30].u2/adc_data_reg_2" BEL
        "u7/myloop1[30].u2/adc_data_reg_1" BEL
        "u7/myloop1[30].u2/adc_data_reg_0" BEL "u7/myloop1[30].u2/sd_11" BEL
        "u7/myloop1[30].u2/sd_10" BEL "u7/myloop1[30].u2/sd_9" BEL
        "u7/myloop1[30].u2/sd_8" BEL "u7/myloop1[30].u2/sd_7" BEL
        "u7/myloop1[30].u2/sd_6" BEL "u7/myloop1[30].u2/sd_5" BEL
        "u7/myloop1[30].u2/sd_4" BEL "u7/myloop1[30].u2/sd_3" BEL
        "u7/myloop1[30].u2/sd_2" BEL "u7/myloop1[30].u2/sd_0" BEL
        "u7/myloop1[30].u2/cd_0" BEL "u7/myloop1[29].u2/adc_data_reg_11" BEL
        "u7/myloop1[29].u2/adc_data_reg_10" BEL
        "u7/myloop1[29].u2/adc_data_reg_9" BEL
        "u7/myloop1[29].u2/adc_data_reg_8" BEL
        "u7/myloop1[29].u2/adc_data_reg_7" BEL
        "u7/myloop1[29].u2/adc_data_reg_6" BEL
        "u7/myloop1[29].u2/adc_data_reg_5" BEL
        "u7/myloop1[29].u2/adc_data_reg_4" BEL
        "u7/myloop1[29].u2/adc_data_reg_3" BEL
        "u7/myloop1[29].u2/adc_data_reg_2" BEL
        "u7/myloop1[29].u2/adc_data_reg_1" BEL
        "u7/myloop1[29].u2/adc_data_reg_0" BEL "u7/myloop1[29].u2/sd_11" BEL
        "u7/myloop1[29].u2/sd_10" BEL "u7/myloop1[29].u2/sd_9" BEL
        "u7/myloop1[29].u2/sd_8" BEL "u7/myloop1[29].u2/sd_7" BEL
        "u7/myloop1[29].u2/sd_6" BEL "u7/myloop1[29].u2/sd_5" BEL
        "u7/myloop1[29].u2/sd_4" BEL "u7/myloop1[29].u2/sd_3" BEL
        "u7/myloop1[29].u2/sd_2" BEL "u7/myloop1[29].u2/sd_0" BEL
        "u7/myloop1[29].u2/cd_0" BEL "u7/myloop1[28].u2/adc_data_reg_11" BEL
        "u7/myloop1[28].u2/adc_data_reg_10" BEL
        "u7/myloop1[28].u2/adc_data_reg_9" BEL
        "u7/myloop1[28].u2/adc_data_reg_8" BEL
        "u7/myloop1[28].u2/adc_data_reg_7" BEL
        "u7/myloop1[28].u2/adc_data_reg_6" BEL
        "u7/myloop1[28].u2/adc_data_reg_5" BEL
        "u7/myloop1[28].u2/adc_data_reg_4" BEL
        "u7/myloop1[28].u2/adc_data_reg_3" BEL
        "u7/myloop1[28].u2/adc_data_reg_2" BEL
        "u7/myloop1[28].u2/adc_data_reg_1" BEL
        "u7/myloop1[28].u2/adc_data_reg_0" BEL "u7/myloop1[28].u2/sd_11" BEL
        "u7/myloop1[28].u2/sd_10" BEL "u7/myloop1[28].u2/sd_9" BEL
        "u7/myloop1[28].u2/sd_8" BEL "u7/myloop1[28].u2/sd_7" BEL
        "u7/myloop1[28].u2/sd_6" BEL "u7/myloop1[28].u2/sd_5" BEL
        "u7/myloop1[28].u2/sd_4" BEL "u7/myloop1[28].u2/sd_3" BEL
        "u7/myloop1[28].u2/sd_2" BEL "u7/myloop1[28].u2/sd_0" BEL
        "u7/myloop1[28].u2/cd_0" BEL "u7/myloop1[27].u2/adc_data_reg_11" BEL
        "u7/myloop1[27].u2/adc_data_reg_10" BEL
        "u7/myloop1[27].u2/adc_data_reg_9" BEL
        "u7/myloop1[27].u2/adc_data_reg_8" BEL
        "u7/myloop1[27].u2/adc_data_reg_7" BEL
        "u7/myloop1[27].u2/adc_data_reg_6" BEL
        "u7/myloop1[27].u2/adc_data_reg_5" BEL
        "u7/myloop1[27].u2/adc_data_reg_4" BEL
        "u7/myloop1[27].u2/adc_data_reg_3" BEL
        "u7/myloop1[27].u2/adc_data_reg_2" BEL
        "u7/myloop1[27].u2/adc_data_reg_1" BEL
        "u7/myloop1[27].u2/adc_data_reg_0" BEL "u7/myloop1[27].u2/sd_11" BEL
        "u7/myloop1[27].u2/sd_10" BEL "u7/myloop1[27].u2/sd_9" BEL
        "u7/myloop1[27].u2/sd_8" BEL "u7/myloop1[27].u2/sd_7" BEL
        "u7/myloop1[27].u2/sd_6" BEL "u7/myloop1[27].u2/sd_5" BEL
        "u7/myloop1[27].u2/sd_4" BEL "u7/myloop1[27].u2/sd_3" BEL
        "u7/myloop1[27].u2/sd_2" BEL "u7/myloop1[27].u2/sd_0" BEL
        "u7/myloop1[27].u2/cd_0" BEL "u7/myloop1[26].u2/adc_data_reg_11" BEL
        "u7/myloop1[26].u2/adc_data_reg_10" BEL
        "u7/myloop1[26].u2/adc_data_reg_9" BEL
        "u7/myloop1[26].u2/adc_data_reg_8" BEL
        "u7/myloop1[26].u2/adc_data_reg_7" BEL
        "u7/myloop1[26].u2/adc_data_reg_6" BEL
        "u7/myloop1[26].u2/adc_data_reg_5" BEL
        "u7/myloop1[26].u2/adc_data_reg_4" BEL
        "u7/myloop1[26].u2/adc_data_reg_3" BEL
        "u7/myloop1[26].u2/adc_data_reg_2" BEL
        "u7/myloop1[26].u2/adc_data_reg_1" BEL
        "u7/myloop1[26].u2/adc_data_reg_0" BEL "u7/myloop1[26].u2/sd_11" BEL
        "u7/myloop1[26].u2/sd_10" BEL "u7/myloop1[26].u2/sd_9" BEL
        "u7/myloop1[26].u2/sd_8" BEL "u7/myloop1[26].u2/sd_7" BEL
        "u7/myloop1[26].u2/sd_6" BEL "u7/myloop1[26].u2/sd_5" BEL
        "u7/myloop1[26].u2/sd_4" BEL "u7/myloop1[26].u2/sd_3" BEL
        "u7/myloop1[26].u2/sd_2" BEL "u7/myloop1[26].u2/sd_0" BEL
        "u7/myloop1[26].u2/cd_0" BEL "u7/myloop1[25].u2/adc_data_reg_11" BEL
        "u7/myloop1[25].u2/adc_data_reg_10" BEL
        "u7/myloop1[25].u2/adc_data_reg_9" BEL
        "u7/myloop1[25].u2/adc_data_reg_8" BEL
        "u7/myloop1[25].u2/adc_data_reg_7" BEL
        "u7/myloop1[25].u2/adc_data_reg_6" BEL
        "u7/myloop1[25].u2/adc_data_reg_5" BEL
        "u7/myloop1[25].u2/adc_data_reg_4" BEL
        "u7/myloop1[25].u2/adc_data_reg_3" BEL
        "u7/myloop1[25].u2/adc_data_reg_2" BEL
        "u7/myloop1[25].u2/adc_data_reg_1" BEL
        "u7/myloop1[25].u2/adc_data_reg_0" BEL "u7/myloop1[25].u2/sd_11" BEL
        "u7/myloop1[25].u2/sd_10" BEL "u7/myloop1[25].u2/sd_9" BEL
        "u7/myloop1[25].u2/sd_8" BEL "u7/myloop1[25].u2/sd_7" BEL
        "u7/myloop1[25].u2/sd_6" BEL "u7/myloop1[25].u2/sd_5" BEL
        "u7/myloop1[25].u2/sd_4" BEL "u7/myloop1[25].u2/sd_3" BEL
        "u7/myloop1[25].u2/sd_2" BEL "u7/myloop1[25].u2/sd_0" BEL
        "u7/myloop1[25].u2/cd_0" BEL "u7/myloop1[24].u2/adc_data_reg_11" BEL
        "u7/myloop1[24].u2/adc_data_reg_10" BEL
        "u7/myloop1[24].u2/adc_data_reg_9" BEL
        "u7/myloop1[24].u2/adc_data_reg_8" BEL
        "u7/myloop1[24].u2/adc_data_reg_7" BEL
        "u7/myloop1[24].u2/adc_data_reg_6" BEL
        "u7/myloop1[24].u2/adc_data_reg_5" BEL
        "u7/myloop1[24].u2/adc_data_reg_4" BEL
        "u7/myloop1[24].u2/adc_data_reg_3" BEL
        "u7/myloop1[24].u2/adc_data_reg_2" BEL
        "u7/myloop1[24].u2/adc_data_reg_1" BEL
        "u7/myloop1[24].u2/adc_data_reg_0" BEL "u7/myloop1[24].u2/sd_11" BEL
        "u7/myloop1[24].u2/sd_10" BEL "u7/myloop1[24].u2/sd_9" BEL
        "u7/myloop1[24].u2/sd_8" BEL "u7/myloop1[24].u2/sd_7" BEL
        "u7/myloop1[24].u2/sd_6" BEL "u7/myloop1[24].u2/sd_5" BEL
        "u7/myloop1[24].u2/sd_4" BEL "u7/myloop1[24].u2/sd_3" BEL
        "u7/myloop1[24].u2/sd_2" BEL "u7/myloop1[24].u2/sd_0" BEL
        "u7/myloop1[24].u2/cd_0" BEL "u7/myloop1[23].u2/adc_data_reg_11" BEL
        "u7/myloop1[23].u2/adc_data_reg_10" BEL
        "u7/myloop1[23].u2/adc_data_reg_9" BEL
        "u7/myloop1[23].u2/adc_data_reg_8" BEL
        "u7/myloop1[23].u2/adc_data_reg_7" BEL
        "u7/myloop1[23].u2/adc_data_reg_6" BEL
        "u7/myloop1[23].u2/adc_data_reg_5" BEL
        "u7/myloop1[23].u2/adc_data_reg_4" BEL
        "u7/myloop1[23].u2/adc_data_reg_3" BEL
        "u7/myloop1[23].u2/adc_data_reg_2" BEL
        "u7/myloop1[23].u2/adc_data_reg_1" BEL
        "u7/myloop1[23].u2/adc_data_reg_0" BEL "u7/myloop1[23].u2/sd_11" BEL
        "u7/myloop1[23].u2/sd_10" BEL "u7/myloop1[23].u2/sd_9" BEL
        "u7/myloop1[23].u2/sd_8" BEL "u7/myloop1[23].u2/sd_7" BEL
        "u7/myloop1[23].u2/sd_6" BEL "u7/myloop1[23].u2/sd_5" BEL
        "u7/myloop1[23].u2/sd_4" BEL "u7/myloop1[23].u2/sd_3" BEL
        "u7/myloop1[23].u2/sd_2" BEL "u7/myloop1[23].u2/sd_0" BEL
        "u7/myloop1[23].u2/cd_0" BEL "u7/myloop1[22].u2/adc_data_reg_11" BEL
        "u7/myloop1[22].u2/adc_data_reg_10" BEL
        "u7/myloop1[22].u2/adc_data_reg_9" BEL
        "u7/myloop1[22].u2/adc_data_reg_8" BEL
        "u7/myloop1[22].u2/adc_data_reg_7" BEL
        "u7/myloop1[22].u2/adc_data_reg_6" BEL
        "u7/myloop1[22].u2/adc_data_reg_5" BEL
        "u7/myloop1[22].u2/adc_data_reg_4" BEL
        "u7/myloop1[22].u2/adc_data_reg_3" BEL
        "u7/myloop1[22].u2/adc_data_reg_2" BEL
        "u7/myloop1[22].u2/adc_data_reg_1" BEL
        "u7/myloop1[22].u2/adc_data_reg_0" BEL "u7/myloop1[22].u2/sd_11" BEL
        "u7/myloop1[22].u2/sd_10" BEL "u7/myloop1[22].u2/sd_9" BEL
        "u7/myloop1[22].u2/sd_8" BEL "u7/myloop1[22].u2/sd_7" BEL
        "u7/myloop1[22].u2/sd_6" BEL "u7/myloop1[22].u2/sd_5" BEL
        "u7/myloop1[22].u2/sd_4" BEL "u7/myloop1[22].u2/sd_3" BEL
        "u7/myloop1[22].u2/sd_2" BEL "u7/myloop1[22].u2/sd_0" BEL
        "u7/myloop1[22].u2/cd_0" BEL "u7/myloop1[21].u2/adc_data_reg_11" BEL
        "u7/myloop1[21].u2/adc_data_reg_10" BEL
        "u7/myloop1[21].u2/adc_data_reg_9" BEL
        "u7/myloop1[21].u2/adc_data_reg_8" BEL
        "u7/myloop1[21].u2/adc_data_reg_7" BEL
        "u7/myloop1[21].u2/adc_data_reg_6" BEL
        "u7/myloop1[21].u2/adc_data_reg_5" BEL
        "u7/myloop1[21].u2/adc_data_reg_4" BEL
        "u7/myloop1[21].u2/adc_data_reg_3" BEL
        "u7/myloop1[21].u2/adc_data_reg_2" BEL
        "u7/myloop1[21].u2/adc_data_reg_1" BEL
        "u7/myloop1[21].u2/adc_data_reg_0" BEL "u7/myloop1[21].u2/sd_11" BEL
        "u7/myloop1[21].u2/sd_10" BEL "u7/myloop1[21].u2/sd_9" BEL
        "u7/myloop1[21].u2/sd_8" BEL "u7/myloop1[21].u2/sd_7" BEL
        "u7/myloop1[21].u2/sd_6" BEL "u7/myloop1[21].u2/sd_5" BEL
        "u7/myloop1[21].u2/sd_4" BEL "u7/myloop1[21].u2/sd_3" BEL
        "u7/myloop1[21].u2/sd_2" BEL "u7/myloop1[21].u2/sd_0" BEL
        "u7/myloop1[21].u2/cd_0" BEL "u7/myloop1[20].u2/adc_data_reg_11" BEL
        "u7/myloop1[20].u2/adc_data_reg_10" BEL
        "u7/myloop1[20].u2/adc_data_reg_9" BEL
        "u7/myloop1[20].u2/adc_data_reg_8" BEL
        "u7/myloop1[20].u2/adc_data_reg_7" BEL
        "u7/myloop1[20].u2/adc_data_reg_6" BEL
        "u7/myloop1[20].u2/adc_data_reg_5" BEL
        "u7/myloop1[20].u2/adc_data_reg_4" BEL
        "u7/myloop1[20].u2/adc_data_reg_3" BEL
        "u7/myloop1[20].u2/adc_data_reg_2" BEL
        "u7/myloop1[20].u2/adc_data_reg_1" BEL
        "u7/myloop1[20].u2/adc_data_reg_0" BEL "u7/myloop1[20].u2/sd_11" BEL
        "u7/myloop1[20].u2/sd_10" BEL "u7/myloop1[20].u2/sd_9" BEL
        "u7/myloop1[20].u2/sd_8" BEL "u7/myloop1[20].u2/sd_7" BEL
        "u7/myloop1[20].u2/sd_6" BEL "u7/myloop1[20].u2/sd_5" BEL
        "u7/myloop1[20].u2/sd_4" BEL "u7/myloop1[20].u2/sd_3" BEL
        "u7/myloop1[20].u2/sd_2" BEL "u7/myloop1[20].u2/sd_0" BEL
        "u7/myloop1[20].u2/cd_0" BEL "u7/myloop1[19].u2/adc_data_reg_11" BEL
        "u7/myloop1[19].u2/adc_data_reg_10" BEL
        "u7/myloop1[19].u2/adc_data_reg_9" BEL
        "u7/myloop1[19].u2/adc_data_reg_8" BEL
        "u7/myloop1[19].u2/adc_data_reg_7" BEL
        "u7/myloop1[19].u2/adc_data_reg_6" BEL
        "u7/myloop1[19].u2/adc_data_reg_5" BEL
        "u7/myloop1[19].u2/adc_data_reg_4" BEL
        "u7/myloop1[19].u2/adc_data_reg_3" BEL
        "u7/myloop1[19].u2/adc_data_reg_2" BEL
        "u7/myloop1[19].u2/adc_data_reg_1" BEL
        "u7/myloop1[19].u2/adc_data_reg_0" BEL "u7/myloop1[19].u2/sd_11" BEL
        "u7/myloop1[19].u2/sd_10" BEL "u7/myloop1[19].u2/sd_9" BEL
        "u7/myloop1[19].u2/sd_8" BEL "u7/myloop1[19].u2/sd_7" BEL
        "u7/myloop1[19].u2/sd_6" BEL "u7/myloop1[19].u2/sd_5" BEL
        "u7/myloop1[19].u2/sd_4" BEL "u7/myloop1[19].u2/sd_3" BEL
        "u7/myloop1[19].u2/sd_2" BEL "u7/myloop1[19].u2/sd_0" BEL
        "u7/myloop1[19].u2/cd_0" BEL "u7/myloop1[18].u2/adc_data_reg_11" BEL
        "u7/myloop1[18].u2/adc_data_reg_10" BEL
        "u7/myloop1[18].u2/adc_data_reg_9" BEL
        "u7/myloop1[18].u2/adc_data_reg_8" BEL
        "u7/myloop1[18].u2/adc_data_reg_7" BEL
        "u7/myloop1[18].u2/adc_data_reg_6" BEL
        "u7/myloop1[18].u2/adc_data_reg_5" BEL
        "u7/myloop1[18].u2/adc_data_reg_4" BEL
        "u7/myloop1[18].u2/adc_data_reg_3" BEL
        "u7/myloop1[18].u2/adc_data_reg_2" BEL
        "u7/myloop1[18].u2/adc_data_reg_1" BEL
        "u7/myloop1[18].u2/adc_data_reg_0" BEL "u7/myloop1[18].u2/sd_11" BEL
        "u7/myloop1[18].u2/sd_10" BEL "u7/myloop1[18].u2/sd_9" BEL
        "u7/myloop1[18].u2/sd_8" BEL "u7/myloop1[18].u2/sd_7" BEL
        "u7/myloop1[18].u2/sd_6" BEL "u7/myloop1[18].u2/sd_5" BEL
        "u7/myloop1[18].u2/sd_4" BEL "u7/myloop1[18].u2/sd_3" BEL
        "u7/myloop1[18].u2/sd_2" BEL "u7/myloop1[18].u2/sd_0" BEL
        "u7/myloop1[18].u2/cd_0" BEL "u7/myloop1[17].u2/adc_data_reg_11" BEL
        "u7/myloop1[17].u2/adc_data_reg_10" BEL
        "u7/myloop1[17].u2/adc_data_reg_9" BEL
        "u7/myloop1[17].u2/adc_data_reg_8" BEL
        "u7/myloop1[17].u2/adc_data_reg_7" BEL
        "u7/myloop1[17].u2/adc_data_reg_6" BEL
        "u7/myloop1[17].u2/adc_data_reg_5" BEL
        "u7/myloop1[17].u2/adc_data_reg_4" BEL
        "u7/myloop1[17].u2/adc_data_reg_3" BEL
        "u7/myloop1[17].u2/adc_data_reg_2" BEL
        "u7/myloop1[17].u2/adc_data_reg_1" BEL
        "u7/myloop1[17].u2/adc_data_reg_0" BEL "u7/myloop1[17].u2/sd_11" BEL
        "u7/myloop1[17].u2/sd_10" BEL "u7/myloop1[17].u2/sd_9" BEL
        "u7/myloop1[17].u2/sd_8" BEL "u7/myloop1[17].u2/sd_7" BEL
        "u7/myloop1[17].u2/sd_6" BEL "u7/myloop1[17].u2/sd_5" BEL
        "u7/myloop1[17].u2/sd_4" BEL "u7/myloop1[17].u2/sd_3" BEL
        "u7/myloop1[17].u2/sd_2" BEL "u7/myloop1[17].u2/sd_0" BEL
        "u7/myloop1[17].u2/cd_0" BEL "u7/myloop1[16].u2/adc_data_reg_11" BEL
        "u7/myloop1[16].u2/adc_data_reg_10" BEL
        "u7/myloop1[16].u2/adc_data_reg_9" BEL
        "u7/myloop1[16].u2/adc_data_reg_8" BEL
        "u7/myloop1[16].u2/adc_data_reg_7" BEL
        "u7/myloop1[16].u2/adc_data_reg_6" BEL
        "u7/myloop1[16].u2/adc_data_reg_5" BEL
        "u7/myloop1[16].u2/adc_data_reg_4" BEL
        "u7/myloop1[16].u2/adc_data_reg_3" BEL
        "u7/myloop1[16].u2/adc_data_reg_2" BEL
        "u7/myloop1[16].u2/adc_data_reg_1" BEL
        "u7/myloop1[16].u2/adc_data_reg_0" BEL "u7/myloop1[16].u2/sd_11" BEL
        "u7/myloop1[16].u2/sd_10" BEL "u7/myloop1[16].u2/sd_9" BEL
        "u7/myloop1[16].u2/sd_8" BEL "u7/myloop1[16].u2/sd_7" BEL
        "u7/myloop1[16].u2/sd_6" BEL "u7/myloop1[16].u2/sd_5" BEL
        "u7/myloop1[16].u2/sd_4" BEL "u7/myloop1[16].u2/sd_3" BEL
        "u7/myloop1[16].u2/sd_2" BEL "u7/myloop1[16].u2/sd_0" BEL
        "u7/myloop1[16].u2/cd_0" BEL "u7/myloop1[15].u2/adc_data_reg_11" BEL
        "u7/myloop1[15].u2/adc_data_reg_10" BEL
        "u7/myloop1[15].u2/adc_data_reg_9" BEL
        "u7/myloop1[15].u2/adc_data_reg_8" BEL
        "u7/myloop1[15].u2/adc_data_reg_7" BEL
        "u7/myloop1[15].u2/adc_data_reg_6" BEL
        "u7/myloop1[15].u2/adc_data_reg_5" BEL
        "u7/myloop1[15].u2/adc_data_reg_4" BEL
        "u7/myloop1[15].u2/adc_data_reg_3" BEL
        "u7/myloop1[15].u2/adc_data_reg_2" BEL
        "u7/myloop1[15].u2/adc_data_reg_1" BEL
        "u7/myloop1[15].u2/adc_data_reg_0" BEL "u7/myloop1[15].u2/sd_11" BEL
        "u7/myloop1[15].u2/sd_10" BEL "u7/myloop1[15].u2/sd_9" BEL
        "u7/myloop1[15].u2/sd_8" BEL "u7/myloop1[15].u2/sd_7" BEL
        "u7/myloop1[15].u2/sd_6" BEL "u7/myloop1[15].u2/sd_5" BEL
        "u7/myloop1[15].u2/sd_4" BEL "u7/myloop1[15].u2/sd_3" BEL
        "u7/myloop1[15].u2/sd_2" BEL "u7/myloop1[15].u2/sd_0" BEL
        "u7/myloop1[15].u2/cd_0" BEL "u7/myloop1[14].u2/adc_data_reg_11" BEL
        "u7/myloop1[14].u2/adc_data_reg_10" BEL
        "u7/myloop1[14].u2/adc_data_reg_9" BEL
        "u7/myloop1[14].u2/adc_data_reg_8" BEL
        "u7/myloop1[14].u2/adc_data_reg_7" BEL
        "u7/myloop1[14].u2/adc_data_reg_6" BEL
        "u7/myloop1[14].u2/adc_data_reg_5" BEL
        "u7/myloop1[14].u2/adc_data_reg_4" BEL
        "u7/myloop1[14].u2/adc_data_reg_3" BEL
        "u7/myloop1[14].u2/adc_data_reg_2" BEL
        "u7/myloop1[14].u2/adc_data_reg_1" BEL
        "u7/myloop1[14].u2/adc_data_reg_0" BEL "u7/myloop1[14].u2/sd_11" BEL
        "u7/myloop1[14].u2/sd_10" BEL "u7/myloop1[14].u2/sd_9" BEL
        "u7/myloop1[14].u2/sd_8" BEL "u7/myloop1[14].u2/sd_7" BEL
        "u7/myloop1[14].u2/sd_6" BEL "u7/myloop1[14].u2/sd_5" BEL
        "u7/myloop1[14].u2/sd_4" BEL "u7/myloop1[14].u2/sd_3" BEL
        "u7/myloop1[14].u2/sd_2" BEL "u7/myloop1[14].u2/sd_0" BEL
        "u7/myloop1[14].u2/cd_0" BEL "u7/myloop1[13].u2/adc_data_reg_11" BEL
        "u7/myloop1[13].u2/adc_data_reg_10" BEL
        "u7/myloop1[13].u2/adc_data_reg_9" BEL
        "u7/myloop1[13].u2/adc_data_reg_8" BEL
        "u7/myloop1[13].u2/adc_data_reg_7" BEL
        "u7/myloop1[13].u2/adc_data_reg_6" BEL
        "u7/myloop1[13].u2/adc_data_reg_5" BEL
        "u7/myloop1[13].u2/adc_data_reg_4" BEL
        "u7/myloop1[13].u2/adc_data_reg_3" BEL
        "u7/myloop1[13].u2/adc_data_reg_2" BEL
        "u7/myloop1[13].u2/adc_data_reg_1" BEL
        "u7/myloop1[13].u2/adc_data_reg_0" BEL "u7/myloop1[13].u2/sd_11" BEL
        "u7/myloop1[13].u2/sd_10" BEL "u7/myloop1[13].u2/sd_9" BEL
        "u7/myloop1[13].u2/sd_8" BEL "u7/myloop1[13].u2/sd_7" BEL
        "u7/myloop1[13].u2/sd_6" BEL "u7/myloop1[13].u2/sd_5" BEL
        "u7/myloop1[13].u2/sd_4" BEL "u7/myloop1[13].u2/sd_3" BEL
        "u7/myloop1[13].u2/sd_2" BEL "u7/myloop1[13].u2/sd_0" BEL
        "u7/myloop1[13].u2/cd_0" BEL "u7/myloop1[12].u2/adc_data_reg_11" BEL
        "u7/myloop1[12].u2/adc_data_reg_10" BEL
        "u7/myloop1[12].u2/adc_data_reg_9" BEL
        "u7/myloop1[12].u2/adc_data_reg_8" BEL
        "u7/myloop1[12].u2/adc_data_reg_7" BEL
        "u7/myloop1[12].u2/adc_data_reg_6" BEL
        "u7/myloop1[12].u2/adc_data_reg_5" BEL
        "u7/myloop1[12].u2/adc_data_reg_4" BEL
        "u7/myloop1[12].u2/adc_data_reg_3" BEL
        "u7/myloop1[12].u2/adc_data_reg_2" BEL
        "u7/myloop1[12].u2/adc_data_reg_1" BEL
        "u7/myloop1[12].u2/adc_data_reg_0" BEL "u7/myloop1[12].u2/sd_11" BEL
        "u7/myloop1[12].u2/sd_10" BEL "u7/myloop1[12].u2/sd_9" BEL
        "u7/myloop1[12].u2/sd_8" BEL "u7/myloop1[12].u2/sd_7" BEL
        "u7/myloop1[12].u2/sd_6" BEL "u7/myloop1[12].u2/sd_5" BEL
        "u7/myloop1[12].u2/sd_4" BEL "u7/myloop1[12].u2/sd_3" BEL
        "u7/myloop1[12].u2/sd_2" BEL "u7/myloop1[12].u2/sd_0" BEL
        "u7/myloop1[12].u2/cd_0" BEL "u7/myloop1[11].u2/adc_data_reg_11" BEL
        "u7/myloop1[11].u2/adc_data_reg_10" BEL
        "u7/myloop1[11].u2/adc_data_reg_9" BEL
        "u7/myloop1[11].u2/adc_data_reg_8" BEL
        "u7/myloop1[11].u2/adc_data_reg_7" BEL
        "u7/myloop1[11].u2/adc_data_reg_6" BEL
        "u7/myloop1[11].u2/adc_data_reg_5" BEL
        "u7/myloop1[11].u2/adc_data_reg_4" BEL
        "u7/myloop1[11].u2/adc_data_reg_3" BEL
        "u7/myloop1[11].u2/adc_data_reg_2" BEL
        "u7/myloop1[11].u2/adc_data_reg_1" BEL
        "u7/myloop1[11].u2/adc_data_reg_0" BEL "u7/myloop1[11].u2/sd_11" BEL
        "u7/myloop1[11].u2/sd_10" BEL "u7/myloop1[11].u2/sd_9" BEL
        "u7/myloop1[11].u2/sd_8" BEL "u7/myloop1[11].u2/sd_7" BEL
        "u7/myloop1[11].u2/sd_6" BEL "u7/myloop1[11].u2/sd_5" BEL
        "u7/myloop1[11].u2/sd_4" BEL "u7/myloop1[11].u2/sd_3" BEL
        "u7/myloop1[11].u2/sd_2" BEL "u7/myloop1[11].u2/sd_0" BEL
        "u7/myloop1[11].u2/cd_0" BEL "u7/myloop1[10].u2/adc_data_reg_11" BEL
        "u7/myloop1[10].u2/adc_data_reg_10" BEL
        "u7/myloop1[10].u2/adc_data_reg_9" BEL
        "u7/myloop1[10].u2/adc_data_reg_8" BEL
        "u7/myloop1[10].u2/adc_data_reg_7" BEL
        "u7/myloop1[10].u2/adc_data_reg_6" BEL
        "u7/myloop1[10].u2/adc_data_reg_5" BEL
        "u7/myloop1[10].u2/adc_data_reg_4" BEL
        "u7/myloop1[10].u2/adc_data_reg_3" BEL
        "u7/myloop1[10].u2/adc_data_reg_2" BEL
        "u7/myloop1[10].u2/adc_data_reg_1" BEL
        "u7/myloop1[10].u2/adc_data_reg_0" BEL "u7/myloop1[10].u2/sd_11" BEL
        "u7/myloop1[10].u2/sd_10" BEL "u7/myloop1[10].u2/sd_9" BEL
        "u7/myloop1[10].u2/sd_8" BEL "u7/myloop1[10].u2/sd_7" BEL
        "u7/myloop1[10].u2/sd_6" BEL "u7/myloop1[10].u2/sd_5" BEL
        "u7/myloop1[10].u2/sd_4" BEL "u7/myloop1[10].u2/sd_3" BEL
        "u7/myloop1[10].u2/sd_2" BEL "u7/myloop1[10].u2/sd_0" BEL
        "u7/myloop1[10].u2/cd_0" BEL "u7/myloop1[9].u2/adc_data_reg_11" BEL
        "u7/myloop1[9].u2/adc_data_reg_10" BEL
        "u7/myloop1[9].u2/adc_data_reg_9" BEL
        "u7/myloop1[9].u2/adc_data_reg_8" BEL
        "u7/myloop1[9].u2/adc_data_reg_7" BEL
        "u7/myloop1[9].u2/adc_data_reg_6" BEL
        "u7/myloop1[9].u2/adc_data_reg_5" BEL
        "u7/myloop1[9].u2/adc_data_reg_4" BEL
        "u7/myloop1[9].u2/adc_data_reg_3" BEL
        "u7/myloop1[9].u2/adc_data_reg_2" BEL
        "u7/myloop1[9].u2/adc_data_reg_1" BEL
        "u7/myloop1[9].u2/adc_data_reg_0" BEL "u7/myloop1[9].u2/sd_11" BEL
        "u7/myloop1[9].u2/sd_10" BEL "u7/myloop1[9].u2/sd_9" BEL
        "u7/myloop1[9].u2/sd_8" BEL "u7/myloop1[9].u2/sd_7" BEL
        "u7/myloop1[9].u2/sd_6" BEL "u7/myloop1[9].u2/sd_5" BEL
        "u7/myloop1[9].u2/sd_4" BEL "u7/myloop1[9].u2/sd_3" BEL
        "u7/myloop1[9].u2/sd_2" BEL "u7/myloop1[9].u2/sd_0" BEL
        "u7/myloop1[9].u2/cd_0" BEL "u7/myloop1[8].u2/adc_data_reg_11" BEL
        "u7/myloop1[8].u2/adc_data_reg_10" BEL
        "u7/myloop1[8].u2/adc_data_reg_9" BEL
        "u7/myloop1[8].u2/adc_data_reg_8" BEL
        "u7/myloop1[8].u2/adc_data_reg_7" BEL
        "u7/myloop1[8].u2/adc_data_reg_6" BEL
        "u7/myloop1[8].u2/adc_data_reg_5" BEL
        "u7/myloop1[8].u2/adc_data_reg_4" BEL
        "u7/myloop1[8].u2/adc_data_reg_3" BEL
        "u7/myloop1[8].u2/adc_data_reg_2" BEL
        "u7/myloop1[8].u2/adc_data_reg_1" BEL
        "u7/myloop1[8].u2/adc_data_reg_0" BEL "u7/myloop1[8].u2/sd_11" BEL
        "u7/myloop1[8].u2/sd_10" BEL "u7/myloop1[8].u2/sd_9" BEL
        "u7/myloop1[8].u2/sd_8" BEL "u7/myloop1[8].u2/sd_7" BEL
        "u7/myloop1[8].u2/sd_6" BEL "u7/myloop1[8].u2/sd_5" BEL
        "u7/myloop1[8].u2/sd_4" BEL "u7/myloop1[8].u2/sd_3" BEL
        "u7/myloop1[8].u2/sd_2" BEL "u7/myloop1[8].u2/sd_0" BEL
        "u7/myloop1[8].u2/cd_0" BEL "u7/myloop1[7].u2/adc_data_reg_11" BEL
        "u7/myloop1[7].u2/adc_data_reg_10" BEL
        "u7/myloop1[7].u2/adc_data_reg_9" BEL
        "u7/myloop1[7].u2/adc_data_reg_8" BEL
        "u7/myloop1[7].u2/adc_data_reg_7" BEL
        "u7/myloop1[7].u2/adc_data_reg_6" BEL
        "u7/myloop1[7].u2/adc_data_reg_5" BEL
        "u7/myloop1[7].u2/adc_data_reg_4" BEL
        "u7/myloop1[7].u2/adc_data_reg_3" BEL
        "u7/myloop1[7].u2/adc_data_reg_2" BEL
        "u7/myloop1[7].u2/adc_data_reg_1" BEL
        "u7/myloop1[7].u2/adc_data_reg_0" BEL "u7/myloop1[7].u2/sd_11" BEL
        "u7/myloop1[7].u2/sd_10" BEL "u7/myloop1[7].u2/sd_9" BEL
        "u7/myloop1[7].u2/sd_8" BEL "u7/myloop1[7].u2/sd_7" BEL
        "u7/myloop1[7].u2/sd_6" BEL "u7/myloop1[7].u2/sd_5" BEL
        "u7/myloop1[7].u2/sd_4" BEL "u7/myloop1[7].u2/sd_3" BEL
        "u7/myloop1[7].u2/sd_2" BEL "u7/myloop1[7].u2/sd_0" BEL
        "u7/myloop1[7].u2/cd_0" BEL "u7/myloop1[6].u2/adc_data_reg_11" BEL
        "u7/myloop1[6].u2/adc_data_reg_10" BEL
        "u7/myloop1[6].u2/adc_data_reg_9" BEL
        "u7/myloop1[6].u2/adc_data_reg_8" BEL
        "u7/myloop1[6].u2/adc_data_reg_7" BEL
        "u7/myloop1[6].u2/adc_data_reg_6" BEL
        "u7/myloop1[6].u2/adc_data_reg_5" BEL
        "u7/myloop1[6].u2/adc_data_reg_4" BEL
        "u7/myloop1[6].u2/adc_data_reg_3" BEL
        "u7/myloop1[6].u2/adc_data_reg_2" BEL
        "u7/myloop1[6].u2/adc_data_reg_1" BEL
        "u7/myloop1[6].u2/adc_data_reg_0" BEL "u7/myloop1[6].u2/sd_11" BEL
        "u7/myloop1[6].u2/sd_10" BEL "u7/myloop1[6].u2/sd_9" BEL
        "u7/myloop1[6].u2/sd_8" BEL "u7/myloop1[6].u2/sd_7" BEL
        "u7/myloop1[6].u2/sd_6" BEL "u7/myloop1[6].u2/sd_5" BEL
        "u7/myloop1[6].u2/sd_4" BEL "u7/myloop1[6].u2/sd_3" BEL
        "u7/myloop1[6].u2/sd_2" BEL "u7/myloop1[6].u2/sd_0" BEL
        "u7/myloop1[6].u2/cd_0" BEL "u7/myloop1[5].u2/adc_data_reg_11" BEL
        "u7/myloop1[5].u2/adc_data_reg_10" BEL
        "u7/myloop1[5].u2/adc_data_reg_9" BEL
        "u7/myloop1[5].u2/adc_data_reg_8" BEL
        "u7/myloop1[5].u2/adc_data_reg_7" BEL
        "u7/myloop1[5].u2/adc_data_reg_6" BEL
        "u7/myloop1[5].u2/adc_data_reg_5" BEL
        "u7/myloop1[5].u2/adc_data_reg_4" BEL
        "u7/myloop1[5].u2/adc_data_reg_3" BEL
        "u7/myloop1[5].u2/adc_data_reg_2" BEL
        "u7/myloop1[5].u2/adc_data_reg_1" BEL
        "u7/myloop1[5].u2/adc_data_reg_0" BEL "u7/myloop1[5].u2/sd_11" BEL
        "u7/myloop1[5].u2/sd_10" BEL "u7/myloop1[5].u2/sd_9" BEL
        "u7/myloop1[5].u2/sd_8" BEL "u7/myloop1[5].u2/sd_7" BEL
        "u7/myloop1[5].u2/sd_6" BEL "u7/myloop1[5].u2/sd_5" BEL
        "u7/myloop1[5].u2/sd_4" BEL "u7/myloop1[5].u2/sd_3" BEL
        "u7/myloop1[5].u2/sd_2" BEL "u7/myloop1[5].u2/sd_0" BEL
        "u7/myloop1[5].u2/cd_0" BEL "u7/myloop1[4].u2/adc_data_reg_11" BEL
        "u7/myloop1[4].u2/adc_data_reg_10" BEL
        "u7/myloop1[4].u2/adc_data_reg_9" BEL
        "u7/myloop1[4].u2/adc_data_reg_8" BEL
        "u7/myloop1[4].u2/adc_data_reg_7" BEL
        "u7/myloop1[4].u2/adc_data_reg_6" BEL
        "u7/myloop1[4].u2/adc_data_reg_5" BEL
        "u7/myloop1[4].u2/adc_data_reg_4" BEL
        "u7/myloop1[4].u2/adc_data_reg_3" BEL
        "u7/myloop1[4].u2/adc_data_reg_2" BEL
        "u7/myloop1[4].u2/adc_data_reg_1" BEL
        "u7/myloop1[4].u2/adc_data_reg_0" BEL "u7/myloop1[4].u2/sd_11" BEL
        "u7/myloop1[4].u2/sd_10" BEL "u7/myloop1[4].u2/sd_9" BEL
        "u7/myloop1[4].u2/sd_8" BEL "u7/myloop1[4].u2/sd_7" BEL
        "u7/myloop1[4].u2/sd_6" BEL "u7/myloop1[4].u2/sd_5" BEL
        "u7/myloop1[4].u2/sd_4" BEL "u7/myloop1[4].u2/sd_3" BEL
        "u7/myloop1[4].u2/sd_2" BEL "u7/myloop1[4].u2/sd_0" BEL
        "u7/myloop1[4].u2/cd_0" BEL "u7/myloop1[3].u2/adc_data_reg_11" BEL
        "u7/myloop1[3].u2/adc_data_reg_10" BEL
        "u7/myloop1[3].u2/adc_data_reg_9" BEL
        "u7/myloop1[3].u2/adc_data_reg_8" BEL
        "u7/myloop1[3].u2/adc_data_reg_7" BEL
        "u7/myloop1[3].u2/adc_data_reg_6" BEL
        "u7/myloop1[3].u2/adc_data_reg_5" BEL
        "u7/myloop1[3].u2/adc_data_reg_4" BEL
        "u7/myloop1[3].u2/adc_data_reg_3" BEL
        "u7/myloop1[3].u2/adc_data_reg_2" BEL
        "u7/myloop1[3].u2/adc_data_reg_1" BEL
        "u7/myloop1[3].u2/adc_data_reg_0" BEL "u7/myloop1[3].u2/sd_11" BEL
        "u7/myloop1[3].u2/sd_10" BEL "u7/myloop1[3].u2/sd_9" BEL
        "u7/myloop1[3].u2/sd_8" BEL "u7/myloop1[3].u2/sd_7" BEL
        "u7/myloop1[3].u2/sd_6" BEL "u7/myloop1[3].u2/sd_5" BEL
        "u7/myloop1[3].u2/sd_4" BEL "u7/myloop1[3].u2/sd_3" BEL
        "u7/myloop1[3].u2/sd_2" BEL "u7/myloop1[3].u2/sd_0" BEL
        "u7/myloop1[3].u2/cd_0" BEL "u7/myloop1[2].u2/adc_data_reg_11" BEL
        "u7/myloop1[2].u2/adc_data_reg_10" BEL
        "u7/myloop1[2].u2/adc_data_reg_9" BEL
        "u7/myloop1[2].u2/adc_data_reg_8" BEL
        "u7/myloop1[2].u2/adc_data_reg_7" BEL
        "u7/myloop1[2].u2/adc_data_reg_6" BEL
        "u7/myloop1[2].u2/adc_data_reg_5" BEL
        "u7/myloop1[2].u2/adc_data_reg_4" BEL
        "u7/myloop1[2].u2/adc_data_reg_3" BEL
        "u7/myloop1[2].u2/adc_data_reg_2" BEL
        "u7/myloop1[2].u2/adc_data_reg_1" BEL
        "u7/myloop1[2].u2/adc_data_reg_0" BEL "u7/myloop1[2].u2/sd_11" BEL
        "u7/myloop1[2].u2/sd_10" BEL "u7/myloop1[2].u2/sd_9" BEL
        "u7/myloop1[2].u2/sd_8" BEL "u7/myloop1[2].u2/sd_7" BEL
        "u7/myloop1[2].u2/sd_6" BEL "u7/myloop1[2].u2/sd_5" BEL
        "u7/myloop1[2].u2/sd_4" BEL "u7/myloop1[2].u2/sd_3" BEL
        "u7/myloop1[2].u2/sd_2" BEL "u7/myloop1[2].u2/sd_0" BEL
        "u7/myloop1[2].u2/cd_0" BEL "u7/myloop1[1].u2/adc_data_reg_11" BEL
        "u7/myloop1[1].u2/adc_data_reg_10" BEL
        "u7/myloop1[1].u2/adc_data_reg_9" BEL
        "u7/myloop1[1].u2/adc_data_reg_8" BEL
        "u7/myloop1[1].u2/adc_data_reg_7" BEL
        "u7/myloop1[1].u2/adc_data_reg_6" BEL
        "u7/myloop1[1].u2/adc_data_reg_5" BEL
        "u7/myloop1[1].u2/adc_data_reg_4" BEL
        "u7/myloop1[1].u2/adc_data_reg_3" BEL
        "u7/myloop1[1].u2/adc_data_reg_2" BEL
        "u7/myloop1[1].u2/adc_data_reg_1" BEL
        "u7/myloop1[1].u2/adc_data_reg_0" BEL "u7/myloop1[1].u2/sd_11" BEL
        "u7/myloop1[1].u2/sd_10" BEL "u7/myloop1[1].u2/sd_9" BEL
        "u7/myloop1[1].u2/sd_8" BEL "u7/myloop1[1].u2/sd_7" BEL
        "u7/myloop1[1].u2/sd_6" BEL "u7/myloop1[1].u2/sd_5" BEL
        "u7/myloop1[1].u2/sd_4" BEL "u7/myloop1[1].u2/sd_3" BEL
        "u7/myloop1[1].u2/sd_2" BEL "u7/myloop1[1].u2/sd_0" BEL
        "u7/myloop1[1].u2/cd_0" BEL "u7/myloop1[0].u2/adc_data_reg_11" BEL
        "u7/myloop1[0].u2/adc_data_reg_10" BEL
        "u7/myloop1[0].u2/adc_data_reg_9" BEL
        "u7/myloop1[0].u2/adc_data_reg_8" BEL
        "u7/myloop1[0].u2/adc_data_reg_7" BEL
        "u7/myloop1[0].u2/adc_data_reg_6" BEL
        "u7/myloop1[0].u2/adc_data_reg_5" BEL
        "u7/myloop1[0].u2/adc_data_reg_4" BEL
        "u7/myloop1[0].u2/adc_data_reg_3" BEL
        "u7/myloop1[0].u2/adc_data_reg_2" BEL
        "u7/myloop1[0].u2/adc_data_reg_1" BEL
        "u7/myloop1[0].u2/adc_data_reg_0" BEL "u7/myloop1[0].u2/sd_11" BEL
        "u7/myloop1[0].u2/sd_10" BEL "u7/myloop1[0].u2/sd_9" BEL
        "u7/myloop1[0].u2/sd_8" BEL "u7/myloop1[0].u2/sd_7" BEL
        "u7/myloop1[0].u2/sd_6" BEL "u7/myloop1[0].u2/sd_5" BEL
        "u7/myloop1[0].u2/sd_4" BEL "u7/myloop1[0].u2/sd_3" BEL
        "u7/myloop1[0].u2/sd_2" BEL "u7/myloop1[0].u2/sd_0" BEL
        "u7/myloop1[0].u2/cd_0" BEL "u9/drs_a_0_2" BEL "u9/drs_a_0_1" BEL
        "u9/drs_a_0_0" BEL "u9/drs_a_1_2" BEL "u9/drs_a_1_1" BEL
        "u9/drs_a_1_0" BEL "u9/drs_a_2_2" BEL "u9/drs_a_2_1" BEL
        "u9/drs_a_2_0" BEL "u9/drs_a_3_2" BEL "u9/drs_a_3_1" BEL
        "u9/drs_a_3_0" BEL "u9/drs_denable_3" BEL "u9/drs_denable_2" BEL
        "u9/drs_denable_1" BEL "u9/drs_denable_0" BEL "u9/drs_srin_3" BEL
        "u9/drs_srin_2" BEL "u9/drs_srin_1" BEL "u9/drs_srin_0" BEL
        "u9/drs_srclk_3" BEL "u9/drs_srclk_2" BEL "u9/drs_srclk_1" BEL
        "u9/drs_srclk_0" BEL "u9/ddrs_on" BEL "u9/u1/drs_pll_locked_reg_3" BEL
        "u9/u1/drs_pll_locked_reg_2" BEL "u9/u1/drs_pll_locked_reg_1" BEL
        "u9/u1/drs_pll_locked_reg_0" BEL "u9/u1/drs_pll_lock_3" BEL
        "u9/u1/drs_pll_lock_2" BEL "u9/u1/drs_pll_lock_1" BEL
        "u9/u1/drs_pll_lock_0" BEL "u9/u4/srl16e_drs_read_end" BEL
        "u9/u4/srl16e_drs_fifo_write" BEL "u9/u4/srl16e_pdrs_fifo_write2" BEL
        "u9/u4/srl16e_pdrs_fifo_write1" BEL "u9/u4/srl16e_pdrs_fifo_write0"
        BEL "u9/u4/drs_fifo_waddr_reg_8" BEL "u9/u4/drs_fifo_waddr_reg_7" BEL
        "u9/u4/drs_fifo_waddr_reg_9" BEL "u9/u4/drs_fifo_waddr_reg_5" BEL
        "u9/u4/drs_fifo_waddr_reg_4" BEL "u9/u4/drs_fifo_waddr_reg_6" BEL
        "u9/u4/drs_fifo_waddr_reg_2" BEL "u9/u4/drs_fifo_waddr_reg_1" BEL
        "u9/u4/drs_fifo_waddr_reg_3" BEL "u9/u4/drs_fifo_waddr_reg_0" BEL
        "u9/u4/rcnt_5" BEL "u9/u4/rcnt_4" BEL "u9/u4/rcnt_2" BEL
        "u9/u4/rcnt_1" BEL "u9/u4/rcnt_3" BEL "u9/u4/rcnt_0" BEL
        "u9/u4/drs_cal_raddr_reg_9" BEL "u9/u4/drs_cal_raddr_reg_8" BEL
        "u9/u4/drs_cal_raddr_reg_6" BEL "u9/u4/drs_cal_raddr_reg_5" BEL
        "u9/u4/drs_cal_raddr_reg_7" BEL "u9/u4/drs_cal_raddr_reg_4" BEL
        "u9/u4/drs_cal_raddr_reg_3" BEL "u9/u4/drs_cal_raddr_reg_2" BEL
        "u9/u4/drs_cal_raddr_reg_1" BEL "u9/u4/cnt_9" BEL
        "u9/u4/drs_cal_raddr_reg_0" BEL "u9/u4/cnt_7" BEL "u9/u4/cnt_6" BEL
        "u9/u4/cnt_8" BEL "u9/u4/cnt_4" BEL "u9/u4/cnt_3" BEL "u9/u4/cnt_5"
        BEL "u9/u4/cnt_2" BEL "u9/u4/cnt_1" BEL "u9/u4/cnt_0" BEL
        "u9/u4/add_cal_raddr" BEL "u9/u4/drs_daq_a_reg_1" BEL
        "u9/u4/drs_daq_a_reg_0" BEL "u9/u4/dadd_cnt" BEL
        "u9/u4/drs_stop_addr_reg_9" BEL "u9/u4/drs_stop_addr_reg_8" BEL
        "u9/u4/drs_stop_addr_reg_7" BEL "u9/u4/drs_stop_addr_reg_6" BEL
        "u9/u4/drs_stop_addr_reg_5" BEL "u9/u4/drs_stop_addr_reg_4" BEL
        "u9/u4/drs_stop_addr_reg_3" BEL "u9/u4/drs_stop_addr_reg_2" BEL
        "u9/u4/drs_stop_addr_reg_1" BEL "u9/u4/drs_stop_addr_reg_0" BEL
        "u9/u4/drs_srout" BEL "u9/u4/shift_sp" BEL "u9/u4/drs_rsrload_3" BEL
        "u9/u4/drs_rsrload_2" BEL "u9/u4/drs_rsrload_1" BEL
        "u9/u4/drs_rsrload_0" BEL "u9/u4/drs_read_done_reg" BEL "u9/u4/rclk"
        BEL "u9/u4/rclr" BEL "u9/u4/pdrs_rsrload" BEL "u9/u4/clr" BEL
        "u9/u4/drs_daq_srclk_reg" BEL "u9/u4/dtriged" BEL "u9/u2/cnt_5" BEL
        "u9/u2/cnt_4" BEL "u9/u2/cnt_3" BEL "u9/u2/cnt_2" BEL "u9/u2/cnt_1"
        BEL "u9/u2/cnt_0" BEL "u9/u2/drs_su_srclk_reg" BEL
        "u9/u2/drs_su_a_reg_2" BEL "u9/u2/drs_su_a_reg_1" BEL
        "u9/u2/drs_su_a_reg_0" BEL "u9/u2/drs_init_reg" BEL "u9/u2/scen" BEL
        "u9/u2/clr" BEL "u9/u2/ddrs_on" BEL "u9/u3/cnt_10" BEL "u9/u3/cnt_9"
        BEL "u9/u3/cnt_8" BEL "u9/u3/cnt_7" BEL "u9/u3/cnt_6" BEL
        "u9/u3/cnt_5" BEL "u9/u3/cnt_4" BEL "u9/u3/cnt_3" BEL "u9/u3/cnt_2"
        BEL "u9/u3/cnt_1" BEL "u9/u3/cnt_0" BEL "u9/u3/dclr" BEL "u9/u3/clr"
        BEL "u8/myloop2[1].u1/cnt_4" BEL "u8/myloop2[1].u1/cnt_3" BEL
        "u8/myloop2[1].u1/cnt_2" BEL "u8/myloop2[1].u1/cnt_1" BEL
        "u8/myloop2[1].u1/cnt_0" BEL "u8/myloop2[0].u1/cnt_4" BEL
        "u8/myloop2[0].u1/cnt_3" BEL "u8/myloop2[0].u1/cnt_2" BEL
        "u8/myloop2[0].u1/cnt_1" BEL "u8/myloop2[0].u1/cnt_0" BEL
        "u8/myloop2[2].u1/cnt_4" BEL "u8/myloop2[2].u1/cnt_3" BEL
        "u8/myloop2[2].u1/cnt_2" BEL "u8/myloop2[2].u1/cnt_1" BEL
        "u8/myloop2[2].u1/cnt_0" BEL "u8/myloop2[4].u1/cnt_4" BEL
        "u8/myloop2[4].u1/cnt_3" BEL "u8/myloop2[4].u1/cnt_2" BEL
        "u8/myloop2[4].u1/cnt_1" BEL "u8/myloop2[4].u1/cnt_0" BEL
        "u8/myloop2[3].u1/cnt_4" BEL "u8/myloop2[3].u1/cnt_3" BEL
        "u8/myloop2[3].u1/cnt_2" BEL "u8/myloop2[3].u1/cnt_1" BEL
        "u8/myloop2[3].u1/cnt_0" BEL "u8/myloop2[5].u1/cnt_4" BEL
        "u8/myloop2[5].u1/cnt_3" BEL "u8/myloop2[5].u1/cnt_2" BEL
        "u8/myloop2[5].u1/cnt_1" BEL "u8/myloop2[5].u1/cnt_0" BEL
        "u8/myloop2[7].u1/cnt_4" BEL "u8/myloop2[7].u1/cnt_3" BEL
        "u8/myloop2[7].u1/cnt_2" BEL "u8/myloop2[7].u1/cnt_1" BEL
        "u8/myloop2[7].u1/cnt_0" BEL "u8/myloop2[6].u1/cnt_4" BEL
        "u8/myloop2[6].u1/cnt_3" BEL "u8/myloop2[6].u1/cnt_2" BEL
        "u8/myloop2[6].u1/cnt_1" BEL "u8/myloop2[6].u1/cnt_0" BEL
        "u8/myloop2[8].u1/cnt_4" BEL "u8/myloop2[8].u1/cnt_3" BEL
        "u8/myloop2[8].u1/cnt_2" BEL "u8/myloop2[8].u1/cnt_1" BEL
        "u8/myloop2[8].u1/cnt_0" BEL "u8/myloop2[10].u1/cnt_4" BEL
        "u8/myloop2[10].u1/cnt_3" BEL "u8/myloop2[10].u1/cnt_2" BEL
        "u8/myloop2[10].u1/cnt_1" BEL "u8/myloop2[10].u1/cnt_0" BEL
        "u8/myloop2[9].u1/cnt_4" BEL "u8/myloop2[9].u1/cnt_3" BEL
        "u8/myloop2[9].u1/cnt_2" BEL "u8/myloop2[9].u1/cnt_1" BEL
        "u8/myloop2[9].u1/cnt_0" BEL "u8/myloop2[11].u1/cnt_4" BEL
        "u8/myloop2[11].u1/cnt_3" BEL "u8/myloop2[11].u1/cnt_2" BEL
        "u8/myloop2[11].u1/cnt_1" BEL "u8/myloop2[11].u1/cnt_0" BEL
        "u8/myloop2[13].u1/cnt_4" BEL "u8/myloop2[13].u1/cnt_3" BEL
        "u8/myloop2[13].u1/cnt_2" BEL "u8/myloop2[13].u1/cnt_1" BEL
        "u8/myloop2[13].u1/cnt_0" BEL "u8/myloop2[12].u1/cnt_4" BEL
        "u8/myloop2[12].u1/cnt_3" BEL "u8/myloop2[12].u1/cnt_2" BEL
        "u8/myloop2[12].u1/cnt_1" BEL "u8/myloop2[12].u1/cnt_0" BEL
        "u8/myloop2[14].u1/cnt_4" BEL "u8/myloop2[14].u1/cnt_3" BEL
        "u8/myloop2[14].u1/cnt_2" BEL "u8/myloop2[14].u1/cnt_1" BEL
        "u8/myloop2[14].u1/cnt_0" BEL "u8/myloop2[16].u1/cnt_4" BEL
        "u8/myloop2[16].u1/cnt_3" BEL "u8/myloop2[16].u1/cnt_2" BEL
        "u8/myloop2[16].u1/cnt_1" BEL "u8/myloop2[16].u1/cnt_0" BEL
        "u8/myloop2[15].u1/cnt_4" BEL "u8/myloop2[15].u1/cnt_3" BEL
        "u8/myloop2[15].u1/cnt_2" BEL "u8/myloop2[15].u1/cnt_1" BEL
        "u8/myloop2[15].u1/cnt_0" BEL "u8/myloop2[17].u1/cnt_4" BEL
        "u8/myloop2[17].u1/cnt_3" BEL "u8/myloop2[17].u1/cnt_2" BEL
        "u8/myloop2[17].u1/cnt_1" BEL "u8/myloop2[17].u1/cnt_0" BEL
        "u8/myloop2[19].u1/cnt_4" BEL "u8/myloop2[19].u1/cnt_3" BEL
        "u8/myloop2[19].u1/cnt_2" BEL "u8/myloop2[19].u1/cnt_1" BEL
        "u8/myloop2[19].u1/cnt_0" BEL "u8/myloop2[18].u1/cnt_4" BEL
        "u8/myloop2[18].u1/cnt_3" BEL "u8/myloop2[18].u1/cnt_2" BEL
        "u8/myloop2[18].u1/cnt_1" BEL "u8/myloop2[18].u1/cnt_0" BEL
        "u8/myloop2[20].u1/cnt_4" BEL "u8/myloop2[20].u1/cnt_3" BEL
        "u8/myloop2[20].u1/cnt_2" BEL "u8/myloop2[20].u1/cnt_1" BEL
        "u8/myloop2[20].u1/cnt_0" BEL "u8/myloop2[22].u1/cnt_4" BEL
        "u8/myloop2[22].u1/cnt_3" BEL "u8/myloop2[22].u1/cnt_2" BEL
        "u8/myloop2[22].u1/cnt_1" BEL "u8/myloop2[22].u1/cnt_0" BEL
        "u8/myloop2[21].u1/cnt_4" BEL "u8/myloop2[21].u1/cnt_3" BEL
        "u8/myloop2[21].u1/cnt_2" BEL "u8/myloop2[21].u1/cnt_1" BEL
        "u8/myloop2[21].u1/cnt_0" BEL "u8/myloop2[23].u1/cnt_4" BEL
        "u8/myloop2[23].u1/cnt_3" BEL "u8/myloop2[23].u1/cnt_2" BEL
        "u8/myloop2[23].u1/cnt_1" BEL "u8/myloop2[23].u1/cnt_0" BEL
        "u8/myloop2[25].u1/cnt_4" BEL "u8/myloop2[25].u1/cnt_3" BEL
        "u8/myloop2[25].u1/cnt_2" BEL "u8/myloop2[25].u1/cnt_1" BEL
        "u8/myloop2[25].u1/cnt_0" BEL "u8/myloop2[24].u1/cnt_4" BEL
        "u8/myloop2[24].u1/cnt_3" BEL "u8/myloop2[24].u1/cnt_2" BEL
        "u8/myloop2[24].u1/cnt_1" BEL "u8/myloop2[24].u1/cnt_0" BEL
        "u8/myloop2[26].u1/cnt_4" BEL "u8/myloop2[26].u1/cnt_3" BEL
        "u8/myloop2[26].u1/cnt_2" BEL "u8/myloop2[26].u1/cnt_1" BEL
        "u8/myloop2[26].u1/cnt_0" BEL "u8/myloop2[28].u1/cnt_4" BEL
        "u8/myloop2[28].u1/cnt_3" BEL "u8/myloop2[28].u1/cnt_2" BEL
        "u8/myloop2[28].u1/cnt_1" BEL "u8/myloop2[28].u1/cnt_0" BEL
        "u8/myloop2[27].u1/cnt_4" BEL "u8/myloop2[27].u1/cnt_3" BEL
        "u8/myloop2[27].u1/cnt_2" BEL "u8/myloop2[27].u1/cnt_1" BEL
        "u8/myloop2[27].u1/cnt_0" BEL "u8/myloop2[29].u1/cnt_4" BEL
        "u8/myloop2[29].u1/cnt_3" BEL "u8/myloop2[29].u1/cnt_2" BEL
        "u8/myloop2[29].u1/cnt_1" BEL "u8/myloop2[29].u1/cnt_0" BEL
        "u8/myloop2[31].u1/cnt_4" BEL "u8/myloop2[31].u1/cnt_3" BEL
        "u8/myloop2[31].u1/cnt_2" BEL "u8/myloop2[31].u1/cnt_1" BEL
        "u8/myloop2[31].u1/cnt_0" BEL "u8/myloop2[30].u1/cnt_4" BEL
        "u8/myloop2[30].u1/cnt_3" BEL "u8/myloop2[30].u1/cnt_2" BEL
        "u8/myloop2[30].u1/cnt_1" BEL "u8/myloop2[30].u1/cnt_0" BEL
        "u8/myloop2[0].u1/clr" BEL "u8/myloop2[1].u1/clr" BEL
        "u8/myloop2[2].u1/clr" BEL "u8/myloop2[3].u1/clr" BEL
        "u8/myloop2[4].u1/clr" BEL "u8/myloop2[5].u1/clr" BEL
        "u8/myloop2[6].u1/clr" BEL "u8/myloop2[7].u1/clr" BEL
        "u8/myloop2[8].u1/clr" BEL "u8/myloop2[9].u1/clr" BEL
        "u8/myloop2[10].u1/clr" BEL "u8/myloop2[11].u1/clr" BEL
        "u8/myloop2[12].u1/clr" BEL "u8/myloop2[13].u1/clr" BEL
        "u8/myloop2[14].u1/clr" BEL "u8/myloop2[15].u1/clr" BEL
        "u8/myloop2[16].u1/clr" BEL "u8/myloop2[17].u1/clr" BEL
        "u8/myloop2[18].u1/clr" BEL "u8/myloop2[19].u1/clr" BEL
        "u8/myloop2[20].u1/clr" BEL "u8/myloop2[21].u1/clr" BEL
        "u8/myloop2[22].u1/clr" BEL "u8/myloop2[23].u1/clr" BEL
        "u8/myloop2[24].u1/clr" BEL "u8/myloop2[25].u1/clr" BEL
        "u8/myloop2[26].u1/clr" BEL "u8/myloop2[27].u1/clr" BEL
        "u8/myloop2[28].u1/clr" BEL "u8/myloop2[29].u1/clr" BEL
        "u8/myloop2[30].u1/clr" BEL "u8/myloop2[31].u1/clr" BEL "u8/ddisc_31"
        BEL "u8/ddisc_30" BEL "u8/ddisc_29" BEL "u8/ddisc_28" BEL
        "u8/ddisc_27" BEL "u8/ddisc_26" BEL "u8/ddisc_25" BEL "u8/ddisc_24"
        BEL "u8/ddisc_23" BEL "u8/ddisc_22" BEL "u8/ddisc_21" BEL
        "u8/ddisc_20" BEL "u8/ddisc_19" BEL "u8/ddisc_18" BEL "u8/ddisc_17"
        BEL "u8/ddisc_16" BEL "u8/ddisc_15" BEL "u8/ddisc_14" BEL
        "u8/ddisc_13" BEL "u8/ddisc_12" BEL "u8/ddisc_11" BEL "u8/ddisc_10"
        BEL "u8/ddisc_9" BEL "u8/ddisc_8" BEL "u8/ddisc_7" BEL "u8/ddisc_6"
        BEL "u8/ddisc_5" BEL "u8/ddisc_4" BEL "u8/ddisc_3" BEL "u8/ddisc_2"
        BEL "u8/ddisc_1" BEL "u8/ddisc_0" BEL "u8/disc_31" BEL "u8/disc_30"
        BEL "u8/disc_29" BEL "u8/disc_28" BEL "u8/disc_27" BEL "u8/disc_26"
        BEL "u8/disc_25" BEL "u8/disc_24" BEL "u8/disc_23" BEL "u8/disc_22"
        BEL "u8/disc_21" BEL "u8/disc_20" BEL "u8/disc_19" BEL "u8/disc_18"
        BEL "u8/disc_17" BEL "u8/disc_16" BEL "u8/disc_15" BEL "u8/disc_14"
        BEL "u8/disc_13" BEL "u8/disc_12" BEL "u8/disc_11" BEL "u8/disc_10"
        BEL "u8/disc_9" BEL "u8/disc_8" BEL "u8/disc_7" BEL "u8/disc_6" BEL
        "u8/disc_5" BEL "u8/disc_4" BEL "u8/disc_3" BEL "u8/disc_2" BEL
        "u8/disc_1" BEL "u8/disc_0" BEL "u8/local_trig_reg" BEL
        "u8/trig_ch_31" BEL "u8/trig_ch_30" BEL "u8/trig_ch_29" BEL
        "u8/trig_ch_28" BEL "u8/trig_ch_27" BEL "u8/trig_ch_26" BEL
        "u8/trig_ch_25" BEL "u8/trig_ch_24" BEL "u8/trig_ch_23" BEL
        "u8/trig_ch_22" BEL "u8/trig_ch_21" BEL "u8/trig_ch_20" BEL
        "u8/trig_ch_19" BEL "u8/trig_ch_18" BEL "u8/trig_ch_17" BEL
        "u8/trig_ch_16" BEL "u8/trig_ch_15" BEL "u8/trig_ch_14" BEL
        "u8/trig_ch_13" BEL "u8/trig_ch_12" BEL "u8/trig_ch_11" BEL
        "u8/trig_ch_10" BEL "u8/trig_ch_9" BEL "u8/trig_ch_8" BEL
        "u8/trig_ch_7" BEL "u8/trig_ch_6" BEL "u8/trig_ch_5" BEL
        "u8/trig_ch_4" BEL "u8/trig_ch_3" BEL "u8/trig_ch_2" BEL
        "u8/trig_ch_1" BEL "u8/trig_ch_0" BEL "u16/u1/cnt_4" BEL
        "u16/u1/cnt_3" BEL "u16/u1/cnt_2" BEL "u16/u1/cnt_1" BEL
        "u16/u1/cnt_0" BEL "u16/u1/usbok" BEL "u16/u1/usb_on" BEL
        "u16/u1/usb_a_1" BEL "u16/u1/usb_a_0" BEL "u16/u1/usb_rflag_1" BEL
        "u16/u1/usb_rflag_0" BEL "u16/u1/usb_wflag" BEL "u16/u1/usb_sudmp_reg"
        BEL "u16/u1/mlrfg" BEL "u16/u1/uden" BEL "u16/u1/ucen" BEL
        "u16/u1/pusb_a_1" BEL "u16/u1/pusb_a_0" BEL "u16/u4/usb_ocd_reg_31"
        BEL "u16/u4/usb_ocd_reg_30" BEL "u16/u4/usb_ocd_reg_29" BEL
        "u16/u4/usb_ocd_reg_28" BEL "u16/u4/usb_ocd_reg_27" BEL
        "u16/u4/usb_ocd_reg_26" BEL "u16/u4/usb_ocd_reg_25" BEL
        "u16/u4/usb_ocd_reg_24" BEL "u16/u4/usb_ocd_reg_23" BEL
        "u16/u4/usb_ocd_reg_22" BEL "u16/u4/usb_ocd_reg_21" BEL
        "u16/u4/usb_ocd_reg_20" BEL "u16/u4/usb_ocd_reg_19" BEL
        "u16/u4/usb_ocd_reg_18" BEL "u16/u4/usb_ocd_reg_17" BEL
        "u16/u4/usb_ocd_reg_16" BEL "u16/u4/usb_ocd_reg_15" BEL
        "u16/u4/usb_ocd_reg_14" BEL "u16/u4/usb_ocd_reg_13" BEL
        "u16/u4/usb_ocd_reg_12" BEL "u16/u4/usb_ocd_reg_11" BEL
        "u16/u4/usb_ocd_reg_10" BEL "u16/u4/usb_ocd_reg_9" BEL
        "u16/u4/usb_ocd_reg_8" BEL "u16/u4/usb_ocd_reg_7" BEL
        "u16/u4/usb_ocd_reg_6" BEL "u16/u4/usb_ocd_reg_5" BEL
        "u16/u4/usb_ocd_reg_4" BEL "u16/u4/usb_ocd_reg_3" BEL
        "u16/u4/usb_ocd_reg_2" BEL "u16/u4/usb_ocd_reg_1" BEL
        "u16/u4/usb_ocd_reg_0" BEL "u16/u4/pusb_ocd_31" BEL
        "u16/u4/pusb_ocd_30" BEL "u16/u4/pusb_ocd_29" BEL "u16/u4/pusb_ocd_28"
        BEL "u16/u4/pusb_ocd_27" BEL "u16/u4/pusb_ocd_26" BEL
        "u16/u4/pusb_ocd_25" BEL "u16/u4/pusb_ocd_24" BEL "u16/u4/pusb_ocd_23"
        BEL "u16/u4/pusb_ocd_22" BEL "u16/u4/pusb_ocd_21" BEL
        "u16/u4/pusb_ocd_20" BEL "u16/u4/pusb_ocd_19" BEL "u16/u4/pusb_ocd_18"
        BEL "u16/u4/pusb_ocd_17" BEL "u16/u4/pusb_ocd_16" BEL
        "u16/u4/pusb_ocd_15" BEL "u16/u4/pusb_ocd_14" BEL "u16/u4/pusb_ocd_13"
        BEL "u16/u4/pusb_ocd_12" BEL "u16/u4/pusb_ocd_11" BEL
        "u16/u4/pusb_ocd_10" BEL "u16/u4/pusb_ocd_9" BEL "u16/u4/pusb_ocd_8"
        BEL "u16/u4/pusb_ocd_7" BEL "u16/u4/pusb_ocd_6" BEL
        "u16/u4/pusb_ocd_5" BEL "u16/u4/pusb_ocd_4" BEL "u16/u4/pusb_ocd_3"
        BEL "u16/u4/pusb_ocd_2" BEL "u16/u4/pusb_ocd_1" BEL
        "u16/u4/pusb_ocd_0" BEL "u16/u3/srl16e_dpusb_pktend" BEL
        "u16/u3/srl16e_dtcnt" BEL "u16/u3/srl16e_pusb_ecd" BEL
        "u16/u3/srl16e_dusb_sudmp" BEL "u16/u3/racnt_29" BEL "u16/u3/racnt_28"
        BEL "u16/u3/racnt_27" BEL "u16/u3/racnt_26" BEL "u16/u3/racnt_25" BEL
        "u16/u3/racnt_24" BEL "u16/u3/racnt_23" BEL "u16/u3/racnt_22" BEL
        "u16/u3/racnt_21" BEL "u16/u3/racnt_20" BEL "u16/u3/racnt_19" BEL
        "u16/u3/racnt_18" BEL "u16/u3/racnt_17" BEL "u16/u3/racnt_16" BEL
        "u16/u3/racnt_15" BEL "u16/u3/racnt_14" BEL "u16/u3/racnt_13" BEL
        "u16/u3/racnt_12" BEL "u16/u3/racnt_11" BEL "u16/u3/racnt_10" BEL
        "u16/u3/racnt_9" BEL "u16/u3/racnt_8" BEL "u16/u3/racnt_7" BEL
        "u16/u3/racnt_6" BEL "u16/u3/racnt_5" BEL "u16/u3/racnt_4" BEL
        "u16/u3/racnt_3" BEL "u16/u3/racnt_2" BEL "u16/u3/racnt_1" BEL
        "u16/u3/racnt_0" BEL "u16/u3/cnt_10" BEL "u16/u3/cnt_9" BEL
        "u16/u3/cnt_11" BEL "u16/u3/cnt_8" BEL "u16/u3/cnt_7" BEL
        "u16/u3/cnt_5" BEL "u16/u3/cnt_4" BEL "u16/u3/cnt_6" BEL
        "u16/u3/cnt_3" BEL "u16/u3/cnt_2" BEL "u16/u3/cnt_0" BEL
        "u16/u3/cnt_1" BEL "u16/u3/drdtc" BEL "u16/u3/rdtc" BEL
        "u16/u3/saddr_11" BEL "u16/u3/saddr_10" BEL "u16/u3/saddr_9" BEL
        "u16/u3/saddr_8" BEL "u16/u3/saddr_7" BEL "u16/u3/saddr_6" BEL
        "u16/u3/saddr_5" BEL "u16/u3/saddr_4" BEL "u16/u3/saddr_3" BEL
        "u16/u3/saddr_2" BEL "u16/u3/saddr_1" BEL "u16/u3/saddr_0" BEL
        "u16/u3/data_fifo_raddr_reg_12" BEL "u16/u3/data_fifo_raddr_reg_11"
        BEL "u16/u3/data_fifo_raddr_reg_10" BEL "u16/u3/data_fifo_raddr_reg_9"
        BEL "u16/u3/data_fifo_raddr_reg_8" BEL "u16/u3/data_fifo_raddr_reg_7"
        BEL "u16/u3/data_fifo_raddr_reg_6" BEL "u16/u3/data_fifo_raddr_reg_5"
        BEL "u16/u3/data_fifo_raddr_reg_4" BEL "u16/u3/data_fifo_raddr_reg_3"
        BEL "u16/u3/data_fifo_raddr_reg_2" BEL "u16/u3/data_fifo_raddr_reg_1"
        BEL "u16/u3/data_fifo_raddr_reg_0" BEL "u16/u3/usb_bufn_reg" BEL
        "u16/u3/usb_eudmp_reg" BEL "u16/u3/usb_wr" BEL "u16/u3/usb_ecd_31" BEL
        "u16/u3/usb_ecd_30" BEL "u16/u3/usb_ecd_29" BEL "u16/u3/usb_ecd_28"
        BEL "u16/u3/usb_ecd_27" BEL "u16/u3/usb_ecd_26" BEL
        "u16/u3/usb_ecd_25" BEL "u16/u3/usb_ecd_24" BEL "u16/u3/usb_ecd_23"
        BEL "u16/u3/usb_ecd_22" BEL "u16/u3/usb_ecd_21" BEL
        "u16/u3/usb_ecd_20" BEL "u16/u3/usb_ecd_19" BEL "u16/u3/usb_ecd_18"
        BEL "u16/u3/usb_ecd_17" BEL "u16/u3/usb_ecd_16" BEL
        "u16/u3/usb_ecd_15" BEL "u16/u3/usb_ecd_14" BEL "u16/u3/usb_ecd_13"
        BEL "u16/u3/usb_ecd_12" BEL "u16/u3/usb_ecd_11" BEL
        "u16/u3/usb_ecd_10" BEL "u16/u3/usb_ecd_9" BEL "u16/u3/usb_ecd_8" BEL
        "u16/u3/usb_ecd_7" BEL "u16/u3/usb_ecd_6" BEL "u16/u3/usb_ecd_5" BEL
        "u16/u3/usb_ecd_4" BEL "u16/u3/usb_ecd_3" BEL "u16/u3/usb_ecd_2" BEL
        "u16/u3/usb_ecd_1" BEL "u16/u3/usb_ecd_0" BEL "u16/u3/usb_rmux_reg"
        BEL "u16/u3/clr" BEL "u16/u3/pusb_pktend" BEL "u16/u3/raclr" BEL
        "u16/u3/tcnt" BEL "u16/u3/enpke" BEL "u16/u2/srl16e_endat" BEL
        "u16/u2/usb_addr_reg_12" BEL "u16/u2/usb_addr_reg_11" BEL
        "u16/u2/usb_addr_reg_10" BEL "u16/u2/usb_addr_reg_9" BEL
        "u16/u2/usb_addr_reg_8" BEL "u16/u2/usb_addr_reg_7" BEL
        "u16/u2/usb_addr_reg_6" BEL "u16/u2/usb_addr_reg_5" BEL
        "u16/u2/usb_addr_reg_4" BEL "u16/u2/usb_addr_reg_3" BEL
        "u16/u2/usb_addr_reg_2" BEL "u16/u2/usb_addr_reg_1" BEL
        "u16/u2/usb_addr_reg_0" BEL "u16/u2/usb_oe" BEL
        "u16/u2/usb_rucnt_reg_29" BEL "u16/u2/usb_rucnt_reg_28" BEL
        "u16/u2/usb_rucnt_reg_27" BEL "u16/u2/usb_rucnt_reg_26" BEL
        "u16/u2/usb_rucnt_reg_25" BEL "u16/u2/usb_rucnt_reg_24" BEL
        "u16/u2/usb_rucnt_reg_23" BEL "u16/u2/usb_rucnt_reg_22" BEL
        "u16/u2/usb_rucnt_reg_21" BEL "u16/u2/usb_rucnt_reg_20" BEL
        "u16/u2/usb_rucnt_reg_19" BEL "u16/u2/usb_rucnt_reg_18" BEL
        "u16/u2/usb_rucnt_reg_17" BEL "u16/u2/usb_rucnt_reg_16" BEL
        "u16/u2/usb_rucnt_reg_15" BEL "u16/u2/usb_rucnt_reg_14" BEL
        "u16/u2/usb_rucnt_reg_13" BEL "u16/u2/usb_rucnt_reg_12" BEL
        "u16/u2/usb_rucnt_reg_11" BEL "u16/u2/usb_rucnt_reg_10" BEL
        "u16/u2/usb_rucnt_reg_9" BEL "u16/u2/usb_rucnt_reg_8" BEL
        "u16/u2/usb_rucnt_reg_7" BEL "u16/u2/usb_rucnt_reg_6" BEL
        "u16/u2/usb_rucnt_reg_5" BEL "u16/u2/usb_rucnt_reg_4" BEL
        "u16/u2/usb_rucnt_reg_3" BEL "u16/u2/usb_rucnt_reg_2" BEL
        "u16/u2/usb_rucnt_reg_1" BEL "u16/u2/usb_rucnt_reg_0" BEL
        "u16/u2/enaddr" BEL "u16/u2/usb_rd" BEL "u16/u2/pusb_rd" BEL
        "u16/u2/dusb_sucom" BEL "u16/u2/lcd_31" BEL "u16/u2/lcd_30" BEL
        "u16/u2/lcd_29" BEL "u16/u2/lcd_28" BEL "u16/u2/lcd_27" BEL
        "u16/u2/lcd_26" BEL "u16/u2/lcd_25" BEL "u16/u2/lcd_24" BEL
        "u16/u2/lcd_23" BEL "u16/u2/lcd_22" BEL "u16/u2/lcd_21" BEL
        "u16/u2/lcd_20" BEL "u16/u2/lcd_19" BEL "u16/u2/lcd_18" BEL
        "u16/u2/lcd_17" BEL "u16/u2/lcd_16" BEL "u16/u2/lcd_15" BEL
        "u16/u2/lcd_14" BEL "u16/u2/lcd_13" BEL "u16/u2/lcd_12" BEL
        "u16/u2/lcd_11" BEL "u16/u2/lcd_10" BEL "u16/u2/lcd_9" BEL
        "u16/u2/lcd_8" BEL "u16/u2/lcd_7" BEL "u16/u2/lcd_6" BEL
        "u16/u2/lcd_5" BEL "u16/u2/lcd_4" BEL "u16/u2/lcd_3" BEL
        "u16/u2/lcd_2" BEL "u16/u2/lcd_1" BEL "u16/u2/lcd_0" BEL
        "u1/oddr_pclk" BEL "u1/srl16e_dlocked_pri" BEL
        "u1/srl16e_dreset_refclk" BEL "u2/u4/local_ftime_reg_6" BEL
        "u2/u4/local_ftime_reg_5" BEL "u2/u4/local_ftime_reg_4" BEL
        "u2/u4/local_ftime_reg_3" BEL "u2/u4/local_ftime_reg_2" BEL
        "u2/u4/local_ftime_reg_1" BEL "u2/u4/local_ftime_reg_0" BEL
        "u2/u4/cnt_6" BEL "u2/u4/cnt_5" BEL "u2/u4/cnt_4" BEL "u2/u4/cnt_3"
        BEL "u2/u4/cnt_2" BEL "u2/u4/cnt_1" BEL "u2/u4/cnt_0" BEL
        "u2/u4/trig_number_reg_31" BEL "u2/u4/trig_number_reg_30" BEL
        "u2/u4/trig_number_reg_29" BEL "u2/u4/trig_number_reg_28" BEL
        "u2/u4/trig_number_reg_27" BEL "u2/u4/trig_number_reg_26" BEL
        "u2/u4/trig_number_reg_25" BEL "u2/u4/trig_number_reg_24" BEL
        "u2/u4/trig_number_reg_23" BEL "u2/u4/trig_number_reg_22" BEL
        "u2/u4/trig_number_reg_21" BEL "u2/u4/trig_number_reg_20" BEL
        "u2/u4/trig_number_reg_19" BEL "u2/u4/trig_number_reg_18" BEL
        "u2/u4/trig_number_reg_17" BEL "u2/u4/trig_number_reg_16" BEL
        "u2/u4/trig_number_reg_15" BEL "u2/u4/trig_number_reg_14" BEL
        "u2/u4/trig_number_reg_13" BEL "u2/u4/trig_number_reg_12" BEL
        "u2/u4/trig_number_reg_11" BEL "u2/u4/trig_number_reg_10" BEL
        "u2/u4/trig_number_reg_9" BEL "u2/u4/trig_number_reg_8" BEL
        "u2/u4/trig_number_reg_7" BEL "u2/u4/trig_number_reg_6" BEL
        "u2/u4/trig_number_reg_5" BEL "u2/u4/trig_number_reg_4" BEL
        "u2/u4/trig_number_reg_3" BEL "u2/u4/trig_number_reg_2" BEL
        "u2/u4/trig_number_reg_1" BEL "u2/u4/trig_number_reg_0" BEL
        "u2/u4/trig_ctime_reg_47" BEL "u2/u4/trig_ctime_reg_46" BEL
        "u2/u4/trig_ctime_reg_45" BEL "u2/u4/trig_ctime_reg_44" BEL
        "u2/u4/trig_ctime_reg_43" BEL "u2/u4/trig_ctime_reg_42" BEL
        "u2/u4/trig_ctime_reg_41" BEL "u2/u4/trig_ctime_reg_40" BEL
        "u2/u4/trig_ctime_reg_39" BEL "u2/u4/trig_ctime_reg_38" BEL
        "u2/u4/trig_ctime_reg_37" BEL "u2/u4/trig_ctime_reg_36" BEL
        "u2/u4/trig_ctime_reg_35" BEL "u2/u4/trig_ctime_reg_34" BEL
        "u2/u4/trig_ctime_reg_33" BEL "u2/u4/trig_ctime_reg_32" BEL
        "u2/u4/trig_ctime_reg_31" BEL "u2/u4/trig_ctime_reg_30" BEL
        "u2/u4/trig_ctime_reg_29" BEL "u2/u4/trig_ctime_reg_28" BEL
        "u2/u4/trig_ctime_reg_27" BEL "u2/u4/trig_ctime_reg_26" BEL
        "u2/u4/trig_ctime_reg_25" BEL "u2/u4/trig_ctime_reg_24" BEL
        "u2/u4/trig_ctime_reg_23" BEL "u2/u4/trig_ctime_reg_22" BEL
        "u2/u4/trig_ctime_reg_21" BEL "u2/u4/trig_ctime_reg_20" BEL
        "u2/u4/trig_ctime_reg_19" BEL "u2/u4/trig_ctime_reg_18" BEL
        "u2/u4/trig_ctime_reg_17" BEL "u2/u4/trig_ctime_reg_16" BEL
        "u2/u4/trig_ctime_reg_15" BEL "u2/u4/trig_ctime_reg_14" BEL
        "u2/u4/trig_ctime_reg_13" BEL "u2/u4/trig_ctime_reg_12" BEL
        "u2/u4/trig_ctime_reg_11" BEL "u2/u4/trig_ctime_reg_10" BEL
        "u2/u4/trig_ctime_reg_9" BEL "u2/u4/trig_ctime_reg_8" BEL
        "u2/u4/trig_ctime_reg_7" BEL "u2/u4/trig_ctime_reg_6" BEL
        "u2/u4/trig_ctime_reg_5" BEL "u2/u4/trig_ctime_reg_4" BEL
        "u2/u4/trig_ctime_reg_3" BEL "u2/u4/trig_ctime_reg_2" BEL
        "u2/u4/trig_ctime_reg_1" BEL "u2/u4/trig_ctime_reg_0" BEL
        "u2/u4/run_number_reg_15" BEL "u2/u4/run_number_reg_14" BEL
        "u2/u4/run_number_reg_13" BEL "u2/u4/run_number_reg_12" BEL
        "u2/u4/run_number_reg_11" BEL "u2/u4/run_number_reg_10" BEL
        "u2/u4/run_number_reg_9" BEL "u2/u4/run_number_reg_8" BEL
        "u2/u4/run_number_reg_7" BEL "u2/u4/run_number_reg_6" BEL
        "u2/u4/run_number_reg_5" BEL "u2/u4/run_number_reg_4" BEL
        "u2/u4/run_number_reg_3" BEL "u2/u4/run_number_reg_2" BEL
        "u2/u4/run_number_reg_1" BEL "u2/u4/run_number_reg_0" BEL
        "u2/u4/trig_type_reg_1" BEL "u2/u4/trig_type_reg_0" BEL
        "u2/u4/trig_ftime_reg_6" BEL "u2/u4/trig_ftime_reg_5" BEL
        "u2/u4/trig_ftime_reg_4" BEL "u2/u4/trig_ftime_reg_3" BEL
        "u2/u4/trig_ftime_reg_2" BEL "u2/u4/trig_ftime_reg_1" BEL
        "u2/u4/trig_ftime_reg_0" BEL "u2/u4/drs_clk_3" BEL "u2/u4/drs_clk_2"
        BEL "u2/u4/drs_clk_1" BEL "u2/u4/drs_clk_0" BEL "u2/u4/adc_clk_3" BEL
        "u2/u4/adc_clk_2" BEL "u2/u4/adc_clk_1" BEL "u2/u4/adc_clk_0" BEL
        "u2/u4/pdrs_clk" BEL "u2/u4/padc_clk" BEL "u2/u4/adc_en_reg" BEL
        "u2/u4/trig_sr_47" BEL "u2/u4/trig_sr_46" BEL "u2/u4/trig_sr_45" BEL
        "u2/u4/trig_sr_44" BEL "u2/u4/trig_sr_43" BEL "u2/u4/trig_sr_42" BEL
        "u2/u4/trig_sr_41" BEL "u2/u4/trig_sr_40" BEL "u2/u4/trig_sr_39" BEL
        "u2/u4/trig_sr_38" BEL "u2/u4/trig_sr_37" BEL "u2/u4/trig_sr_36" BEL
        "u2/u4/trig_sr_35" BEL "u2/u4/trig_sr_34" BEL "u2/u4/trig_sr_33" BEL
        "u2/u4/trig_sr_32" BEL "u2/u4/trig_sr_31" BEL "u2/u4/trig_sr_30" BEL
        "u2/u4/trig_sr_29" BEL "u2/u4/trig_sr_28" BEL "u2/u4/trig_sr_27" BEL
        "u2/u4/trig_sr_26" BEL "u2/u4/trig_sr_25" BEL "u2/u4/trig_sr_24" BEL
        "u2/u4/trig_sr_23" BEL "u2/u4/trig_sr_22" BEL "u2/u4/trig_sr_21" BEL
        "u2/u4/trig_sr_20" BEL "u2/u4/trig_sr_19" BEL "u2/u4/trig_sr_18" BEL
        "u2/u4/trig_sr_17" BEL "u2/u4/trig_sr_16" BEL "u2/u4/trig_sr_15" BEL
        "u2/u4/trig_sr_14" BEL "u2/u4/trig_sr_13" BEL "u2/u4/trig_sr_12" BEL
        "u2/u4/trig_sr_11" BEL "u2/u4/trig_sr_10" BEL "u2/u4/trig_sr_9" BEL
        "u2/u4/trig_sr_8" BEL "u2/u4/trig_sr_7" BEL "u2/u4/trig_sr_6" BEL
        "u2/u4/trig_sr_5" BEL "u2/u4/trig_sr_4" BEL "u2/u4/trig_sr_3" BEL
        "u2/u4/trig_sr_2" BEL "u2/u4/trig_sr_1" BEL "u2/u4/trig_sr_0" BEL
        "u2/u4/reg_raddr_reg_4" BEL "u2/u4/reg_raddr_reg_3" BEL
        "u2/u4/reg_raddr_reg_2" BEL "u2/u4/reg_raddr_reg_1" BEL
        "u2/u4/reg_raddr_reg_0" BEL "u2/u4/get_run_n" BEL
        "u2/u4/reg_latch_reg" BEL "u2/u4/midmat" BEL "u2/u4/reg_wdata_reg_27"
        BEL "u2/u4/reg_wdata_reg_26" BEL "u2/u4/reg_wdata_reg_25" BEL
        "u2/u4/reg_wdata_reg_24" BEL "u2/u4/reg_wdata_reg_23" BEL
        "u2/u4/reg_wdata_reg_22" BEL "u2/u4/reg_wdata_reg_21" BEL
        "u2/u4/reg_wdata_reg_20" BEL "u2/u4/reg_wdata_reg_19" BEL
        "u2/u4/reg_wdata_reg_18" BEL "u2/u4/reg_wdata_reg_17" BEL
        "u2/u4/reg_wdata_reg_16" BEL "u2/u4/reg_wdata_reg_15" BEL
        "u2/u4/reg_wdata_reg_14" BEL "u2/u4/reg_wdata_reg_13" BEL
        "u2/u4/reg_wdata_reg_12" BEL "u2/u4/reg_wdata_reg_11" BEL
        "u2/u4/reg_wdata_reg_10" BEL "u2/u4/reg_wdata_reg_9" BEL
        "u2/u4/reg_wdata_reg_8" BEL "u2/u4/reg_wdata_reg_7" BEL
        "u2/u4/reg_wdata_reg_6" BEL "u2/u4/reg_wdata_reg_5" BEL
        "u2/u4/reg_wdata_reg_4" BEL "u2/u4/reg_wdata_reg_3" BEL
        "u2/u4/reg_wdata_reg_2" BEL "u2/u4/reg_wdata_reg_1" BEL
        "u2/u4/reg_wdata_reg_0" BEL "u2/u4/sendcom_reg" BEL
        "u2/u4/reg_rch_reg_4" BEL "u2/u4/reg_rch_reg_3" BEL
        "u2/u4/reg_rch_reg_2" BEL "u2/u4/reg_rch_reg_1" BEL
        "u2/u4/reg_rch_reg_0" BEL "u2/u4/reg_wch_reg_4" BEL
        "u2/u4/reg_wch_reg_3" BEL "u2/u4/reg_wch_reg_2" BEL
        "u2/u4/reg_wch_reg_1" BEL "u2/u4/reg_wch_reg_0" BEL
        "u2/u4/reg_waddr_reg_5" BEL "u2/u4/reg_waddr_reg_4" BEL
        "u2/u4/reg_waddr_reg_3" BEL "u2/u4/reg_waddr_reg_2" BEL
        "u2/u4/reg_waddr_reg_1" BEL "u2/u4/reg_waddr_reg_0" BEL
        "u2/u4/command_reg_5" BEL "u2/u4/command_reg_4" BEL
        "u2/u4/command_reg_3" BEL "u2/u4/command_reg_2" BEL
        "u2/u4/command_reg_1" BEL "u2/u4/get_trg_n" BEL "u2/u4/get_ctime" BEL
        "u2/u4/get_type" BEL "u2/u4/clr" BEL "u2/u4/get_ftime" BEL
        "u2/u4/reg_rd_reg" BEL "u2/u4/enwrite" BEL "u2/u4/local_ctime_reg_47"
        BEL "u2/u4/local_ctime_reg_46" BEL "u2/u4/local_ctime_reg_45" BEL
        "u2/u4/local_ctime_reg_44" BEL "u2/u4/local_ctime_reg_43" BEL
        "u2/u4/local_ctime_reg_42" BEL "u2/u4/local_ctime_reg_41" BEL
        "u2/u4/local_ctime_reg_40" BEL "u2/u4/local_ctime_reg_39" BEL
        "u2/u4/local_ctime_reg_38" BEL "u2/u4/local_ctime_reg_37" BEL
        "u2/u4/local_ctime_reg_36" BEL "u2/u4/local_ctime_reg_35" BEL
        "u2/u4/local_ctime_reg_34" BEL "u2/u4/local_ctime_reg_33" BEL
        "u2/u4/local_ctime_reg_32" BEL "u2/u4/local_ctime_reg_31" BEL
        "u2/u4/local_ctime_reg_30" BEL "u2/u4/local_ctime_reg_29" BEL
        "u2/u4/local_ctime_reg_28" BEL "u2/u4/local_ctime_reg_27" BEL
        "u2/u4/local_ctime_reg_26" BEL "u2/u4/local_ctime_reg_25" BEL
        "u2/u4/local_ctime_reg_24" BEL "u2/u4/local_ctime_reg_23" BEL
        "u2/u4/local_ctime_reg_22" BEL "u2/u4/local_ctime_reg_21" BEL
        "u2/u4/local_ctime_reg_20" BEL "u2/u4/local_ctime_reg_19" BEL
        "u2/u4/local_ctime_reg_18" BEL "u2/u4/local_ctime_reg_17" BEL
        "u2/u4/local_ctime_reg_16" BEL "u2/u4/local_ctime_reg_15" BEL
        "u2/u4/local_ctime_reg_14" BEL "u2/u4/local_ctime_reg_13" BEL
        "u2/u4/local_ctime_reg_12" BEL "u2/u4/local_ctime_reg_11" BEL
        "u2/u4/local_ctime_reg_10" BEL "u2/u4/local_ctime_reg_9" BEL
        "u2/u4/local_ctime_reg_8" BEL "u2/u4/local_ctime_reg_7" BEL
        "u2/u4/local_ctime_reg_6" BEL "u2/u4/local_ctime_reg_5" BEL
        "u2/u4/local_ctime_reg_4" BEL "u2/u4/local_ctime_reg_3" BEL
        "u2/u4/local_ctime_reg_2" BEL "u2/u4/local_ctime_reg_1" BEL
        "u2/u4/local_ctime_reg_0" BEL "u2/u6/muxcnt_3" BEL "u2/u6/muxcnt_2"
        BEL "u2/u6/muxcnt_1" BEL "u2/u6/muxcnt_0" BEL "u2/u6/sdout_7" BEL
        "u2/u6/sdout_6" BEL "u2/u6/sdout_5" BEL "u2/u6/sdout_4" BEL
        "u2/u6/sdout_3" BEL "u2/u6/sdout_2" BEL "u2/u6/sdout_1" BEL
        "u2/u6/sdout_0" BEL "u2/u6/daddmux" BEL "u2/u6/clr" BEL
        "u2/u6/charisk" BEL "u2/u7/cnt_2" BEL "u2/u7/cnt_1" BEL "u2/u7/cnt_0"
        BEL "u2/u7/trig_sr_1" BEL "u2/u7/trig_sr_0" BEL "u2/u7/mod_din_reg_31"
        BEL "u2/u7/mod_din_reg_30" BEL "u2/u7/mod_din_reg_29" BEL
        "u2/u7/mod_din_reg_28" BEL "u2/u7/mod_din_reg_27" BEL
        "u2/u7/mod_din_reg_26" BEL "u2/u7/mod_din_reg_25" BEL
        "u2/u7/mod_din_reg_24" BEL "u2/u7/mod_din_reg_23" BEL
        "u2/u7/mod_din_reg_22" BEL "u2/u7/mod_din_reg_21" BEL
        "u2/u7/mod_din_reg_20" BEL "u2/u7/mod_din_reg_19" BEL
        "u2/u7/mod_din_reg_18" BEL "u2/u7/mod_din_reg_17" BEL
        "u2/u7/mod_din_reg_16" BEL "u2/u7/mod_din_reg_15" BEL
        "u2/u7/mod_din_reg_14" BEL "u2/u7/mod_din_reg_13" BEL
        "u2/u7/mod_din_reg_12" BEL "u2/u7/mod_din_reg_11" BEL
        "u2/u7/mod_din_reg_10" BEL "u2/u7/mod_din_reg_9" BEL
        "u2/u7/mod_din_reg_8" BEL "u2/u7/mod_din_reg_7" BEL
        "u2/u7/mod_din_reg_6" BEL "u2/u7/mod_din_reg_5" BEL
        "u2/u7/mod_din_reg_4" BEL "u2/u7/mod_din_reg_3" BEL
        "u2/u7/mod_din_reg_2" BEL "u2/u7/mod_din_reg_1" BEL
        "u2/u7/mod_din_reg_0" BEL "u2/u7/sendpkt" BEL "u2/u7/clr" BEL
        "u2/u1/srl16e_densync5" BEL "u2/u1/srl16e_densync4" BEL
        "u2/u1/srl16e_densync3" BEL "u2/u1/srl16e_densync2" BEL
        "u2/u1/srl16e_densync1" BEL "u2/u1/acnt_0_9" BEL "u2/u1/acnt_0_8" BEL
        "u2/u1/acnt_0_7" BEL "u2/u1/acnt_0_6" BEL "u2/u1/acnt_0_5" BEL
        "u2/u1/acnt_0_4" BEL "u2/u1/acnt_0_3" BEL "u2/u1/acnt_0_2" BEL
        "u2/u1/acnt_0_1" BEL "u2/u1/acnt_0_0" BEL "u2/u1/fcnt_reg_6" BEL
        "u2/u1/cnt_9" BEL "u2/u1/cnt_8" BEL "u2/u1/cnt_7" BEL "u2/u1/cnt_6"
        BEL "u2/u1/cnt_5" BEL "u2/u1/cnt_4" BEL "u2/u1/cnt_3" BEL
        "u2/u1/cnt_2" BEL "u2/u1/cnt_1" BEL "u2/u1/cnt_0" BEL
        "u2/u1/fcnt_reg_5" BEL "u2/u1/fcnt_reg_4" BEL "u2/u1/fcnt_reg_2" BEL
        "u2/u1/fcnt_reg_1" BEL "u2/u1/fcnt_reg_3" BEL "u2/u1/fcnt_reg_0" BEL
        "u2/u1/acnt_2_9" BEL "u2/u1/acnt_2_8" BEL "u2/u1/acnt_2_7" BEL
        "u2/u1/acnt_2_6" BEL "u2/u1/acnt_2_5" BEL "u2/u1/acnt_2_4" BEL
        "u2/u1/acnt_2_3" BEL "u2/u1/acnt_2_2" BEL "u2/u1/acnt_2_1" BEL
        "u2/u1/acnt_2_0" BEL "u2/u1/acnt_1_9" BEL "u2/u1/acnt_1_8" BEL
        "u2/u1/acnt_1_7" BEL "u2/u1/acnt_1_6" BEL "u2/u1/acnt_1_5" BEL
        "u2/u1/acnt_1_4" BEL "u2/u1/acnt_1_3" BEL "u2/u1/acnt_1_2" BEL
        "u2/u1/acnt_1_1" BEL "u2/u1/acnt_1_0" BEL "u2/u1/acnt_3_9" BEL
        "u2/u1/acnt_3_8" BEL "u2/u1/acnt_3_7" BEL "u2/u1/acnt_3_6" BEL
        "u2/u1/acnt_3_5" BEL "u2/u1/acnt_3_4" BEL "u2/u1/acnt_3_3" BEL
        "u2/u1/acnt_3_2" BEL "u2/u1/acnt_3_1" BEL "u2/u1/acnt_3_0" BEL
        "u2/u1/atimer_9" BEL "u2/u1/atimer_8" BEL "u2/u1/atimer_7" BEL
        "u2/u1/atimer_6" BEL "u2/u1/atimer_5" BEL "u2/u1/atimer_4" BEL
        "u2/u1/atimer_3" BEL "u2/u1/atimer_2" BEL "u2/u1/atimer_1" BEL
        "u2/u1/atimer_0" BEL "u2/u1/timer_6" BEL "u2/u1/timer_5" BEL
        "u2/u1/timer_4" BEL "u2/u1/timer_3" BEL "u2/u1/timer_2" BEL
        "u2/u1/timer_1" BEL "u2/u1/timer_0" BEL "u2/u1/acomp_5" BEL
        "u2/u1/acomp_4" BEL "u2/u1/acomp_3" BEL "u2/u1/acomp_2" BEL
        "u2/u1/acomp_1" BEL "u2/u1/acomp_0" BEL "u2/u1/lacnt_0_9" BEL
        "u2/u1/lacnt_0_8" BEL "u2/u1/lacnt_0_7" BEL "u2/u1/lacnt_0_6" BEL
        "u2/u1/lacnt_0_5" BEL "u2/u1/lacnt_0_4" BEL "u2/u1/lacnt_0_3" BEL
        "u2/u1/lacnt_0_2" BEL "u2/u1/lacnt_0_1" BEL "u2/u1/lacnt_0_0" BEL
        "u2/u1/lacnt_1_9" BEL "u2/u1/lacnt_1_8" BEL "u2/u1/lacnt_1_7" BEL
        "u2/u1/lacnt_1_6" BEL "u2/u1/lacnt_1_5" BEL "u2/u1/lacnt_1_4" BEL
        "u2/u1/lacnt_1_3" BEL "u2/u1/lacnt_1_2" BEL "u2/u1/lacnt_1_1" BEL
        "u2/u1/lacnt_1_0" BEL "u2/u1/lacnt_2_9" BEL "u2/u1/lacnt_2_8" BEL
        "u2/u1/lacnt_2_7" BEL "u2/u1/lacnt_2_6" BEL "u2/u1/lacnt_2_5" BEL
        "u2/u1/lacnt_2_4" BEL "u2/u1/lacnt_2_3" BEL "u2/u1/lacnt_2_2" BEL
        "u2/u1/lacnt_2_1" BEL "u2/u1/lacnt_2_0" BEL "u2/u1/lacnt_3_9" BEL
        "u2/u1/lacnt_3_8" BEL "u2/u1/lacnt_3_7" BEL "u2/u1/lacnt_3_6" BEL
        "u2/u1/lacnt_3_5" BEL "u2/u1/lacnt_3_4" BEL "u2/u1/lacnt_3_3" BEL
        "u2/u1/lacnt_3_2" BEL "u2/u1/lacnt_3_1" BEL "u2/u1/lacnt_3_0" BEL
        "u2/u1/dsidat" BEL "u2/u1/sidat_reg_1" BEL "u2/u1/sidat_reg_0" BEL
        "u2/u1/acen_3" BEL "u2/u1/acen_2" BEL "u2/u1/acen_1" BEL
        "u2/u1/acen_0" BEL "u2/u1/cd_trig_3" BEL "u2/u1/cd_trig_2" BEL
        "u2/u1/cd_trig_1" BEL "u2/u1/cd_trig_0" BEL "u2/u1/cd_timer_3" BEL
        "u2/u1/cd_timer_2" BEL "u2/u1/cd_timer_1" BEL "u2/u1/cd_timer_0" BEL
        "u2/u1/bd_trig_1" BEL "u2/u1/bd_trig_0" BEL "u2/u1/bd_timer_1" BEL
        "u2/u1/bd_timer_0" BEL "u2/u1/fclr" BEL "u2/u1/clr" BEL "u2/u1/enmat"
        BEL "u2/u1/ensync" BEL "u2/u1/comp_8" BEL "u2/u1/comp_7" BEL
        "u2/u1/comp_6" BEL "u2/u1/comp_5" BEL "u2/u1/comp_4" BEL
        "u2/u1/comp_3" BEL "u2/u1/comp_2" BEL "u2/u1/comp_1" BEL
        "u2/u1/comp_0" BEL "u2/u1/match" BEL "u2/u1/mux_1" BEL "u2/u1/mux_0"
        BEL "u2/u1/aclr" BEL "u2/u5/serdat_9" BEL "u2/u5/serdat_8" BEL
        "u2/u5/serdat_7" BEL "u2/u5/serdat_6" BEL "u2/u5/serdat_5" BEL
        "u2/u5/serdat_4" BEL "u2/u5/serdat_3" BEL "u2/u5/serdat_2" BEL
        "u2/u5/serdat_1" BEL "u2/u5/serdat_0" BEL "u2/u5/adc_trig" BEL
        "u2/u2/olddispm" BEL "u2/u2/olddispp" BEL "u2/u2/chkerr" BEL
        "u2/u2/pnotintable" BEL "u2/u2/pdispminus" BEL "u2/u2/pdispplus" BEL
        "u2/u2/pcharisk" BEL "u2/u2/tcbin_trig_reg_7" BEL
        "u2/u2/tcbin_trig_reg_6" BEL "u2/u2/tcbin_trig_reg_5" BEL
        "u2/u2/tcbin_trig_reg_4" BEL "u2/u2/tcbin_trig_reg_3" BEL
        "u2/u2/tcbin_trig_reg_2" BEL "u2/u2/tcbin_trig_reg_1" BEL
        "u2/u2/tcbin_trig_reg_0" BEL "u2/u2/tcbin_timer_reg_7" BEL
        "u2/u2/tcbin_timer_reg_6" BEL "u2/u2/tcbin_timer_reg_5" BEL
        "u2/u2/tcbin_timer_reg_4" BEL "u2/u2/tcbin_timer_reg_3" BEL
        "u2/u2/tcbin_timer_reg_2" BEL "u2/u2/tcbin_timer_reg_1" BEL
        "u2/u2/tcbin_timer_reg_0" BEL "u2/u2/selk" BEL "u2/u2/pardat_timer_9"
        BEL "u2/u2/pardat_timer_8" BEL "u2/u2/pardat_timer_7" BEL
        "u2/u2/pardat_timer_6" BEL "u2/u2/pardat_timer_5" BEL
        "u2/u2/pardat_timer_4" BEL "u2/u2/pardat_timer_3" BEL
        "u2/u2/pardat_timer_2" BEL "u2/u2/pardat_timer_1" BEL
        "u2/u2/pardat_timer_0" BEL "u2/u2/pardat_trig_9" BEL
        "u2/u2/pardat_trig_8" BEL "u2/u2/pardat_trig_7" BEL
        "u2/u2/pardat_trig_6" BEL "u2/u2/pardat_trig_5" BEL
        "u2/u2/pardat_trig_4" BEL "u2/u2/pardat_trig_3" BEL
        "u2/u2/pardat_trig_2" BEL "u2/u2/pardat_trig_1" BEL
        "u2/u2/pardat_trig_0" BEL "u2/u3/tcb_din_trig_data_reg_27" BEL
        "u2/u3/tcb_din_trig_data_reg_26" BEL "u2/u3/tcb_din_trig_data_reg_25"
        BEL "u2/u3/tcb_din_trig_data_reg_24" BEL
        "u2/u3/tcb_din_trig_data_reg_23" BEL "u2/u3/tcb_din_trig_data_reg_22"
        BEL "u2/u3/tcb_din_trig_data_reg_21" BEL
        "u2/u3/tcb_din_trig_data_reg_20" BEL "u2/u3/tcb_din_trig_data_reg_19"
        BEL "u2/u3/tcb_din_trig_data_reg_18" BEL
        "u2/u3/tcb_din_trig_data_reg_17" BEL "u2/u3/tcb_din_trig_data_reg_16"
        BEL "u2/u3/tcb_din_trig_data_reg_15" BEL
        "u2/u3/tcb_din_trig_data_reg_14" BEL "u2/u3/tcb_din_trig_data_reg_13"
        BEL "u2/u3/tcb_din_trig_data_reg_12" BEL
        "u2/u3/tcb_din_trig_data_reg_11" BEL "u2/u3/tcb_din_trig_data_reg_10"
        BEL "u2/u3/tcb_din_trig_data_reg_9" BEL
        "u2/u3/tcb_din_trig_data_reg_8" BEL "u2/u3/tcb_din_trig_data_reg_7"
        BEL "u2/u3/tcb_din_trig_data_reg_6" BEL
        "u2/u3/tcb_din_trig_data_reg_5" BEL "u2/u3/tcb_din_trig_data_reg_4"
        BEL "u2/u3/tcb_din_trig_data_reg_3" BEL
        "u2/u3/tcb_din_trig_data_reg_2" BEL "u2/u3/tcb_din_trig_data_reg_1"
        BEL "u2/u3/tcb_din_trig_data_reg_0" BEL "u2/u3/tcb_din_timer_reg_47"
        BEL "u2/u3/tcb_din_timer_reg_46" BEL "u2/u3/tcb_din_timer_reg_45" BEL
        "u2/u3/tcb_din_timer_reg_44" BEL "u2/u3/tcb_din_timer_reg_43" BEL
        "u2/u3/tcb_din_timer_reg_42" BEL "u2/u3/tcb_din_timer_reg_41" BEL
        "u2/u3/tcb_din_timer_reg_40" BEL "u2/u3/tcb_din_timer_reg_39" BEL
        "u2/u3/tcb_din_timer_reg_38" BEL "u2/u3/tcb_din_timer_reg_37" BEL
        "u2/u3/tcb_din_timer_reg_36" BEL "u2/u3/tcb_din_timer_reg_35" BEL
        "u2/u3/tcb_din_timer_reg_34" BEL "u2/u3/tcb_din_timer_reg_33" BEL
        "u2/u3/tcb_din_timer_reg_32" BEL "u2/u3/tcb_din_timer_reg_31" BEL
        "u2/u3/tcb_din_timer_reg_30" BEL "u2/u3/tcb_din_timer_reg_29" BEL
        "u2/u3/tcb_din_timer_reg_28" BEL "u2/u3/tcb_din_timer_reg_27" BEL
        "u2/u3/tcb_din_timer_reg_26" BEL "u2/u3/tcb_din_timer_reg_25" BEL
        "u2/u3/tcb_din_timer_reg_24" BEL "u2/u3/tcb_din_timer_reg_23" BEL
        "u2/u3/tcb_din_timer_reg_22" BEL "u2/u3/tcb_din_timer_reg_21" BEL
        "u2/u3/tcb_din_timer_reg_20" BEL "u2/u3/tcb_din_timer_reg_19" BEL
        "u2/u3/tcb_din_timer_reg_18" BEL "u2/u3/tcb_din_timer_reg_17" BEL
        "u2/u3/tcb_din_timer_reg_16" BEL "u2/u3/tcb_din_timer_reg_15" BEL
        "u2/u3/tcb_din_timer_reg_14" BEL "u2/u3/tcb_din_timer_reg_13" BEL
        "u2/u3/tcb_din_timer_reg_12" BEL "u2/u3/tcb_din_timer_reg_11" BEL
        "u2/u3/tcb_din_timer_reg_10" BEL "u2/u3/tcb_din_timer_reg_9" BEL
        "u2/u3/tcb_din_timer_reg_8" BEL "u2/u3/tcb_din_timer_reg_7" BEL
        "u2/u3/tcb_din_timer_reg_6" BEL "u2/u3/tcb_din_timer_reg_5" BEL
        "u2/u3/tcb_din_timer_reg_4" BEL "u2/u3/tcb_din_timer_reg_3" BEL
        "u2/u3/tcb_din_timer_reg_2" BEL "u2/u3/tcb_din_timer_reg_1" BEL
        "u2/u3/tcb_din_timer_reg_0" BEL "u2/u3/tcb_din_trig_ch_reg_4" BEL
        "u2/u3/tcb_din_trig_ch_reg_3" BEL "u2/u3/tcb_din_trig_ch_reg_2" BEL
        "u2/u3/tcb_din_trig_ch_reg_1" BEL "u2/u3/tcb_din_trig_ch_reg_0" BEL
        "u2/u3/tcb_din_trig_addr_reg_5" BEL "u2/u3/tcb_din_trig_addr_reg_4"
        BEL "u2/u3/tcb_din_trig_addr_reg_3" BEL
        "u2/u3/tcb_din_trig_addr_reg_2" BEL "u2/u3/tcb_din_trig_addr_reg_1"
        BEL "u2/u3/tcb_din_trig_addr_reg_0" BEL "u2/u3/tcb_com_reg_5" BEL
        "u2/u3/tcb_com_reg_4" BEL "u2/u3/tcb_com_reg_3" BEL
        "u2/u3/tcb_com_reg_2" BEL "u2/u3/tcb_com_reg_1" BEL
        "u2/u3/tcb_din_trig_type_reg_1" BEL "u2/u3/tcb_din_trig_type_reg_0"
        BEL "u2/u3/tcb_mid_reg_7" BEL "u2/u3/tcb_mid_reg_6" BEL
        "u2/u3/tcb_mid_reg_5" BEL "u2/u3/tcb_mid_reg_4" BEL
        "u2/u3/tcb_mid_reg_3" BEL "u2/u3/tcb_mid_reg_2" BEL
        "u2/u3/tcb_mid_reg_1" BEL "u2/u3/tcb_mid_reg_0" BEL
        "u2/u3/tcb_recv_reg" BEL "u2/u3/enmid" BEL "u2/u3/endata_5" BEL
        "u2/u3/endata_4" BEL "u2/u3/endata_3" BEL "u2/u3/endata_2" BEL
        "u2/u3/endata_1" BEL "u2/u3/endata_0" BEL "u3/mod_mid_reg_7" BEL
        "u3/mod_mid_reg_6" BEL "u3/mod_mid_reg_5" BEL "u3/mod_mid_reg_4" BEL
        "u3/mod_mid_reg_3" BEL "u3/mod_mid_reg_2" BEL "u3/mod_mid_reg_1" BEL
        "u3/mod_mid_reg_0" BEL "u3/pdat_23" BEL "u3/pdat_22" BEL "u3/pdat_21"
        BEL "u3/pdat_20" BEL "u3/pdat_19" BEL "u3/pdat_18" BEL "u3/pdat_17"
        BEL "u3/pdat_16" BEL "u3/pdat_15" BEL "u3/pdat_14" BEL "u3/pdat_13"
        BEL "u3/pdat_12" BEL "u3/pdat_11" BEL "u3/pdat_10" BEL "u3/pdat_9" BEL
        "u3/pdat_8" BEL "u3/pdat_7" BEL "u3/pdat_6" BEL "u3/pdat_5" BEL
        "u3/pdat_4" BEL "u3/pdat_3" BEL "u3/pdat_2" BEL "u3/pdat_1" BEL
        "u3/pdat_0" BEL "u3/dmid_sck" BEL "u3/cal_sdi_reg" BEL
        "u3/cal_wen_reg" BEL "u3/mid_sel" BEL "u3/mid_sdi" BEL "u3/mid_sck"
        BEL "u3/link_enable_reg" BEL "u3/cal_sck_reg" BEL "u3/sclk" BEL
        "u10/wa_17" BEL "u10/wa_16" BEL "u10/wa_15" BEL "u10/wa_14" BEL
        "u10/wa_13" BEL "u10/wa_12" BEL "u10/wa_11" BEL "u10/wa_10" BEL
        "u10/wa_9" BEL "u10/wa_8" BEL "u10/wa_7" BEL "u10/wa_6" BEL "u10/wa_5"
        BEL "u10/wa_4" BEL "u10/wa_3" BEL "u10/wa_2" BEL "u10/wa_1" BEL
        "u10/wa_0" BEL "u10/cal_data_0_12" BEL "u10/cal_data_0_11" BEL
        "u10/cal_data_0_10" BEL "u10/cal_data_0_9" BEL "u10/cal_data_0_8" BEL
        "u10/cal_data_0_7" BEL "u10/cal_data_0_6" BEL "u10/cal_data_0_5" BEL
        "u10/cal_data_0_4" BEL "u10/cal_data_0_3" BEL "u10/cal_data_0_2" BEL
        "u10/cal_data_0_1" BEL "u10/cal_data_0_0" BEL "u10/cal_data_1_12" BEL
        "u10/cal_data_1_11" BEL "u10/cal_data_1_10" BEL "u10/cal_data_1_9" BEL
        "u10/cal_data_1_8" BEL "u10/cal_data_1_7" BEL "u10/cal_data_1_6" BEL
        "u10/cal_data_1_5" BEL "u10/cal_data_1_4" BEL "u10/cal_data_1_3" BEL
        "u10/cal_data_1_2" BEL "u10/cal_data_1_1" BEL "u10/cal_data_1_0" BEL
        "u10/cal_data_3_12" BEL "u10/cal_data_3_11" BEL "u10/cal_data_3_10"
        BEL "u10/cal_data_3_9" BEL "u10/cal_data_3_8" BEL "u10/cal_data_3_7"
        BEL "u10/cal_data_3_6" BEL "u10/cal_data_3_5" BEL "u10/cal_data_3_4"
        BEL "u10/cal_data_3_3" BEL "u10/cal_data_3_2" BEL "u10/cal_data_3_1"
        BEL "u10/cal_data_3_0" BEL "u10/cal_data_4_12" BEL "u10/cal_data_4_11"
        BEL "u10/cal_data_4_10" BEL "u10/cal_data_4_9" BEL "u10/cal_data_4_8"
        BEL "u10/cal_data_4_7" BEL "u10/cal_data_4_6" BEL "u10/cal_data_4_5"
        BEL "u10/cal_data_4_4" BEL "u10/cal_data_4_3" BEL "u10/cal_data_4_2"
        BEL "u10/cal_data_4_1" BEL "u10/cal_data_4_0" BEL "u10/cal_data_2_12"
        BEL "u10/cal_data_2_11" BEL "u10/cal_data_2_10" BEL "u10/cal_data_2_9"
        BEL "u10/cal_data_2_8" BEL "u10/cal_data_2_7" BEL "u10/cal_data_2_6"
        BEL "u10/cal_data_2_5" BEL "u10/cal_data_2_4" BEL "u10/cal_data_2_3"
        BEL "u10/cal_data_2_2" BEL "u10/cal_data_2_1" BEL "u10/cal_data_2_0"
        BEL "u10/cal_data_6_12" BEL "u10/cal_data_6_11" BEL
        "u10/cal_data_6_10" BEL "u10/cal_data_6_9" BEL "u10/cal_data_6_8" BEL
        "u10/cal_data_6_7" BEL "u10/cal_data_6_6" BEL "u10/cal_data_6_5" BEL
        "u10/cal_data_6_4" BEL "u10/cal_data_6_3" BEL "u10/cal_data_6_2" BEL
        "u10/cal_data_6_1" BEL "u10/cal_data_6_0" BEL "u10/cal_data_7_12" BEL
        "u10/cal_data_7_11" BEL "u10/cal_data_7_10" BEL "u10/cal_data_7_9" BEL
        "u10/cal_data_7_8" BEL "u10/cal_data_7_7" BEL "u10/cal_data_7_6" BEL
        "u10/cal_data_7_5" BEL "u10/cal_data_7_4" BEL "u10/cal_data_7_3" BEL
        "u10/cal_data_7_2" BEL "u10/cal_data_7_1" BEL "u10/cal_data_7_0" BEL
        "u10/cal_data_5_12" BEL "u10/cal_data_5_11" BEL "u10/cal_data_5_10"
        BEL "u10/cal_data_5_9" BEL "u10/cal_data_5_8" BEL "u10/cal_data_5_7"
        BEL "u10/cal_data_5_6" BEL "u10/cal_data_5_5" BEL "u10/cal_data_5_4"
        BEL "u10/cal_data_5_3" BEL "u10/cal_data_5_2" BEL "u10/cal_data_5_1"
        BEL "u10/cal_data_5_0" BEL "u10/cal_data_8_12" BEL "u10/cal_data_8_11"
        BEL "u10/cal_data_8_10" BEL "u10/cal_data_8_9" BEL "u10/cal_data_8_8"
        BEL "u10/cal_data_8_7" BEL "u10/cal_data_8_6" BEL "u10/cal_data_8_5"
        BEL "u10/cal_data_8_4" BEL "u10/cal_data_8_3" BEL "u10/cal_data_8_2"
        BEL "u10/cal_data_8_1" BEL "u10/cal_data_8_0" BEL "u10/cal_data_9_12"
        BEL "u10/cal_data_9_11" BEL "u10/cal_data_9_10" BEL "u10/cal_data_9_9"
        BEL "u10/cal_data_9_8" BEL "u10/cal_data_9_7" BEL "u10/cal_data_9_6"
        BEL "u10/cal_data_9_5" BEL "u10/cal_data_9_4" BEL "u10/cal_data_9_3"
        BEL "u10/cal_data_9_2" BEL "u10/cal_data_9_1" BEL "u10/cal_data_9_0"
        BEL "u10/cal_data_11_12" BEL "u10/cal_data_11_11" BEL
        "u10/cal_data_11_10" BEL "u10/cal_data_11_9" BEL "u10/cal_data_11_8"
        BEL "u10/cal_data_11_7" BEL "u10/cal_data_11_6" BEL
        "u10/cal_data_11_5" BEL "u10/cal_data_11_4" BEL "u10/cal_data_11_3"
        BEL "u10/cal_data_11_2" BEL "u10/cal_data_11_1" BEL
        "u10/cal_data_11_0" BEL "u10/cal_data_12_12" BEL "u10/cal_data_12_11"
        BEL "u10/cal_data_12_10" BEL "u10/cal_data_12_9" BEL
        "u10/cal_data_12_8" BEL "u10/cal_data_12_7" BEL "u10/cal_data_12_6"
        BEL "u10/cal_data_12_5" BEL "u10/cal_data_12_4" BEL
        "u10/cal_data_12_3" BEL "u10/cal_data_12_2" BEL "u10/cal_data_12_1"
        BEL "u10/cal_data_12_0" BEL "u10/cal_data_10_12" BEL
        "u10/cal_data_10_11" BEL "u10/cal_data_10_10" BEL "u10/cal_data_10_9"
        BEL "u10/cal_data_10_8" BEL "u10/cal_data_10_7" BEL
        "u10/cal_data_10_6" BEL "u10/cal_data_10_5" BEL "u10/cal_data_10_4"
        BEL "u10/cal_data_10_3" BEL "u10/cal_data_10_2" BEL
        "u10/cal_data_10_1" BEL "u10/cal_data_10_0" BEL "u10/cal_data_14_12"
        BEL "u10/cal_data_14_11" BEL "u10/cal_data_14_10" BEL
        "u10/cal_data_14_9" BEL "u10/cal_data_14_8" BEL "u10/cal_data_14_7"
        BEL "u10/cal_data_14_6" BEL "u10/cal_data_14_5" BEL
        "u10/cal_data_14_4" BEL "u10/cal_data_14_3" BEL "u10/cal_data_14_2"
        BEL "u10/cal_data_14_1" BEL "u10/cal_data_14_0" BEL
        "u10/cal_data_15_12" BEL "u10/cal_data_15_11" BEL "u10/cal_data_15_10"
        BEL "u10/cal_data_15_9" BEL "u10/cal_data_15_8" BEL
        "u10/cal_data_15_7" BEL "u10/cal_data_15_6" BEL "u10/cal_data_15_5"
        BEL "u10/cal_data_15_4" BEL "u10/cal_data_15_3" BEL
        "u10/cal_data_15_2" BEL "u10/cal_data_15_1" BEL "u10/cal_data_15_0"
        BEL "u10/cal_data_13_12" BEL "u10/cal_data_13_11" BEL
        "u10/cal_data_13_10" BEL "u10/cal_data_13_9" BEL "u10/cal_data_13_8"
        BEL "u10/cal_data_13_7" BEL "u10/cal_data_13_6" BEL
        "u10/cal_data_13_5" BEL "u10/cal_data_13_4" BEL "u10/cal_data_13_3"
        BEL "u10/cal_data_13_2" BEL "u10/cal_data_13_1" BEL
        "u10/cal_data_13_0" BEL "u10/cal_data_17_12" BEL "u10/cal_data_17_11"
        BEL "u10/cal_data_17_10" BEL "u10/cal_data_17_9" BEL
        "u10/cal_data_17_8" BEL "u10/cal_data_17_7" BEL "u10/cal_data_17_6"
        BEL "u10/cal_data_17_5" BEL "u10/cal_data_17_4" BEL
        "u10/cal_data_17_3" BEL "u10/cal_data_17_2" BEL "u10/cal_data_17_1"
        BEL "u10/cal_data_17_0" BEL "u10/cal_data_18_12" BEL
        "u10/cal_data_18_11" BEL "u10/cal_data_18_10" BEL "u10/cal_data_18_9"
        BEL "u10/cal_data_18_8" BEL "u10/cal_data_18_7" BEL
        "u10/cal_data_18_6" BEL "u10/cal_data_18_5" BEL "u10/cal_data_18_4"
        BEL "u10/cal_data_18_3" BEL "u10/cal_data_18_2" BEL
        "u10/cal_data_18_1" BEL "u10/cal_data_18_0" BEL "u10/cal_data_16_12"
        BEL "u10/cal_data_16_11" BEL "u10/cal_data_16_10" BEL
        "u10/cal_data_16_9" BEL "u10/cal_data_16_8" BEL "u10/cal_data_16_7"
        BEL "u10/cal_data_16_6" BEL "u10/cal_data_16_5" BEL
        "u10/cal_data_16_4" BEL "u10/cal_data_16_3" BEL "u10/cal_data_16_2"
        BEL "u10/cal_data_16_1" BEL "u10/cal_data_16_0" BEL
        "u10/cal_data_19_12" BEL "u10/cal_data_19_11" BEL "u10/cal_data_19_10"
        BEL "u10/cal_data_19_9" BEL "u10/cal_data_19_8" BEL
        "u10/cal_data_19_7" BEL "u10/cal_data_19_6" BEL "u10/cal_data_19_5"
        BEL "u10/cal_data_19_4" BEL "u10/cal_data_19_3" BEL
        "u10/cal_data_19_2" BEL "u10/cal_data_19_1" BEL "u10/cal_data_19_0"
        BEL "u10/cal_data_20_12" BEL "u10/cal_data_20_11" BEL
        "u10/cal_data_20_10" BEL "u10/cal_data_20_9" BEL "u10/cal_data_20_8"
        BEL "u10/cal_data_20_7" BEL "u10/cal_data_20_6" BEL
        "u10/cal_data_20_5" BEL "u10/cal_data_20_4" BEL "u10/cal_data_20_3"
        BEL "u10/cal_data_20_2" BEL "u10/cal_data_20_1" BEL
        "u10/cal_data_20_0" BEL "u10/cal_data_22_12" BEL "u10/cal_data_22_11"
        BEL "u10/cal_data_22_10" BEL "u10/cal_data_22_9" BEL
        "u10/cal_data_22_8" BEL "u10/cal_data_22_7" BEL "u10/cal_data_22_6"
        BEL "u10/cal_data_22_5" BEL "u10/cal_data_22_4" BEL
        "u10/cal_data_22_3" BEL "u10/cal_data_22_2" BEL "u10/cal_data_22_1"
        BEL "u10/cal_data_22_0" BEL "u10/cal_data_23_12" BEL
        "u10/cal_data_23_11" BEL "u10/cal_data_23_10" BEL "u10/cal_data_23_9"
        BEL "u10/cal_data_23_8" BEL "u10/cal_data_23_7" BEL
        "u10/cal_data_23_6" BEL "u10/cal_data_23_5" BEL "u10/cal_data_23_4"
        BEL "u10/cal_data_23_3" BEL "u10/cal_data_23_2" BEL
        "u10/cal_data_23_1" BEL "u10/cal_data_23_0" BEL "u10/cal_data_21_12"
        BEL "u10/cal_data_21_11" BEL "u10/cal_data_21_10" BEL
        "u10/cal_data_21_9" BEL "u10/cal_data_21_8" BEL "u10/cal_data_21_7"
        BEL "u10/cal_data_21_6" BEL "u10/cal_data_21_5" BEL
        "u10/cal_data_21_4" BEL "u10/cal_data_21_3" BEL "u10/cal_data_21_2"
        BEL "u10/cal_data_21_1" BEL "u10/cal_data_21_0" BEL
        "u10/cal_data_24_12" BEL "u10/cal_data_24_11" BEL "u10/cal_data_24_10"
        BEL "u10/cal_data_24_9" BEL "u10/cal_data_24_8" BEL
        "u10/cal_data_24_7" BEL "u10/cal_data_24_6" BEL "u10/cal_data_24_5"
        BEL "u10/cal_data_24_4" BEL "u10/cal_data_24_3" BEL
        "u10/cal_data_24_2" BEL "u10/cal_data_24_1" BEL "u10/cal_data_24_0"
        BEL "u10/cal_data_25_12" BEL "u10/cal_data_25_11" BEL
        "u10/cal_data_25_10" BEL "u10/cal_data_25_9" BEL "u10/cal_data_25_8"
        BEL "u10/cal_data_25_7" BEL "u10/cal_data_25_6" BEL
        "u10/cal_data_25_5" BEL "u10/cal_data_25_4" BEL "u10/cal_data_25_3"
        BEL "u10/cal_data_25_2" BEL "u10/cal_data_25_1" BEL
        "u10/cal_data_25_0" BEL "u10/cal_data_27_12" BEL "u10/cal_data_27_11"
        BEL "u10/cal_data_27_10" BEL "u10/cal_data_27_9" BEL
        "u10/cal_data_27_8" BEL "u10/cal_data_27_7" BEL "u10/cal_data_27_6"
        BEL "u10/cal_data_27_5" BEL "u10/cal_data_27_4" BEL
        "u10/cal_data_27_3" BEL "u10/cal_data_27_2" BEL "u10/cal_data_27_1"
        BEL "u10/cal_data_27_0" BEL "u10/cal_data_28_12" BEL
        "u10/cal_data_28_11" BEL "u10/cal_data_28_10" BEL "u10/cal_data_28_9"
        BEL "u10/cal_data_28_8" BEL "u10/cal_data_28_7" BEL
        "u10/cal_data_28_6" BEL "u10/cal_data_28_5" BEL "u10/cal_data_28_4"
        BEL "u10/cal_data_28_3" BEL "u10/cal_data_28_2" BEL
        "u10/cal_data_28_1" BEL "u10/cal_data_28_0" BEL "u10/cal_data_26_12"
        BEL "u10/cal_data_26_11" BEL "u10/cal_data_26_10" BEL
        "u10/cal_data_26_9" BEL "u10/cal_data_26_8" BEL "u10/cal_data_26_7"
        BEL "u10/cal_data_26_6" BEL "u10/cal_data_26_5" BEL
        "u10/cal_data_26_4" BEL "u10/cal_data_26_3" BEL "u10/cal_data_26_2"
        BEL "u10/cal_data_26_1" BEL "u10/cal_data_26_0" BEL
        "u10/cal_data_29_12" BEL "u10/cal_data_29_11" BEL "u10/cal_data_29_10"
        BEL "u10/cal_data_29_9" BEL "u10/cal_data_29_8" BEL
        "u10/cal_data_29_7" BEL "u10/cal_data_29_6" BEL "u10/cal_data_29_5"
        BEL "u10/cal_data_29_4" BEL "u10/cal_data_29_3" BEL
        "u10/cal_data_29_2" BEL "u10/cal_data_29_1" BEL "u10/cal_data_29_0"
        BEL "u10/cal_data_30_12" BEL "u10/cal_data_30_11" BEL
        "u10/cal_data_30_10" BEL "u10/cal_data_30_9" BEL "u10/cal_data_30_8"
        BEL "u10/cal_data_30_7" BEL "u10/cal_data_30_6" BEL
        "u10/cal_data_30_5" BEL "u10/cal_data_30_4" BEL "u10/cal_data_30_3"
        BEL "u10/cal_data_30_2" BEL "u10/cal_data_30_1" BEL
        "u10/cal_data_30_0" BEL "u10/cal_data_31_12" BEL "u10/cal_data_31_11"
        BEL "u10/cal_data_31_10" BEL "u10/cal_data_31_9" BEL
        "u10/cal_data_31_8" BEL "u10/cal_data_31_7" BEL "u10/cal_data_31_6"
        BEL "u10/cal_data_31_5" BEL "u10/cal_data_31_4" BEL
        "u10/cal_data_31_3" BEL "u10/cal_data_31_2" BEL "u10/cal_data_31_1"
        BEL "u10/cal_data_31_0" BEL "u10/lut_data_0_7" BEL "u10/lut_data_0_6"
        BEL "u10/lut_data_0_5" BEL "u10/lut_data_0_4" BEL "u10/lut_data_0_3"
        BEL "u10/lut_data_0_2" BEL "u10/lut_data_0_1" BEL "u10/lut_data_0_0"
        BEL "u10/lut_data_1_7" BEL "u10/lut_data_1_6" BEL "u10/lut_data_1_5"
        BEL "u10/lut_data_1_4" BEL "u10/lut_data_1_3" BEL "u10/lut_data_1_2"
        BEL "u10/lut_data_1_1" BEL "u10/lut_data_1_0" BEL "u10/lut_data_3_7"
        BEL "u10/lut_data_3_6" BEL "u10/lut_data_3_5" BEL "u10/lut_data_3_4"
        BEL "u10/lut_data_3_3" BEL "u10/lut_data_3_2" BEL "u10/lut_data_3_1"
        BEL "u10/lut_data_3_0" BEL "u10/lut_data_4_7" BEL "u10/lut_data_4_6"
        BEL "u10/lut_data_4_5" BEL "u10/lut_data_4_4" BEL "u10/lut_data_4_3"
        BEL "u10/lut_data_4_2" BEL "u10/lut_data_4_1" BEL "u10/lut_data_4_0"
        BEL "u10/lut_data_2_7" BEL "u10/lut_data_2_6" BEL "u10/lut_data_2_5"
        BEL "u10/lut_data_2_4" BEL "u10/lut_data_2_3" BEL "u10/lut_data_2_2"
        BEL "u10/lut_data_2_1" BEL "u10/lut_data_2_0" BEL "u10/lut_data_6_7"
        BEL "u10/lut_data_6_6" BEL "u10/lut_data_6_5" BEL "u10/lut_data_6_4"
        BEL "u10/lut_data_6_3" BEL "u10/lut_data_6_2" BEL "u10/lut_data_6_1"
        BEL "u10/lut_data_6_0" BEL "u10/lut_data_7_7" BEL "u10/lut_data_7_6"
        BEL "u10/lut_data_7_5" BEL "u10/lut_data_7_4" BEL "u10/lut_data_7_3"
        BEL "u10/lut_data_7_2" BEL "u10/lut_data_7_1" BEL "u10/lut_data_7_0"
        BEL "u10/lut_data_5_7" BEL "u10/lut_data_5_6" BEL "u10/lut_data_5_5"
        BEL "u10/lut_data_5_4" BEL "u10/lut_data_5_3" BEL "u10/lut_data_5_2"
        BEL "u10/lut_data_5_1" BEL "u10/lut_data_5_0" BEL "u10/lut_data_8_7"
        BEL "u10/lut_data_8_6" BEL "u10/lut_data_8_5" BEL "u10/lut_data_8_4"
        BEL "u10/lut_data_8_3" BEL "u10/lut_data_8_2" BEL "u10/lut_data_8_1"
        BEL "u10/lut_data_8_0" BEL "u10/lut_data_9_7" BEL "u10/lut_data_9_6"
        BEL "u10/lut_data_9_5" BEL "u10/lut_data_9_4" BEL "u10/lut_data_9_3"
        BEL "u10/lut_data_9_2" BEL "u10/lut_data_9_1" BEL "u10/lut_data_9_0"
        BEL "u10/lut_data_11_7" BEL "u10/lut_data_11_6" BEL
        "u10/lut_data_11_5" BEL "u10/lut_data_11_4" BEL "u10/lut_data_11_3"
        BEL "u10/lut_data_11_2" BEL "u10/lut_data_11_1" BEL
        "u10/lut_data_11_0" BEL "u10/lut_data_12_7" BEL "u10/lut_data_12_6"
        BEL "u10/lut_data_12_5" BEL "u10/lut_data_12_4" BEL
        "u10/lut_data_12_3" BEL "u10/lut_data_12_2" BEL "u10/lut_data_12_1"
        BEL "u10/lut_data_12_0" BEL "u10/lut_data_10_7" BEL
        "u10/lut_data_10_6" BEL "u10/lut_data_10_5" BEL "u10/lut_data_10_4"
        BEL "u10/lut_data_10_3" BEL "u10/lut_data_10_2" BEL
        "u10/lut_data_10_1" BEL "u10/lut_data_10_0" BEL "u10/lut_data_14_7"
        BEL "u10/lut_data_14_6" BEL "u10/lut_data_14_5" BEL
        "u10/lut_data_14_4" BEL "u10/lut_data_14_3" BEL "u10/lut_data_14_2"
        BEL "u10/lut_data_14_1" BEL "u10/lut_data_14_0" BEL
        "u10/lut_data_15_7" BEL "u10/lut_data_15_6" BEL "u10/lut_data_15_5"
        BEL "u10/lut_data_15_4" BEL "u10/lut_data_15_3" BEL
        "u10/lut_data_15_2" BEL "u10/lut_data_15_1" BEL "u10/lut_data_15_0"
        BEL "u10/lut_data_13_7" BEL "u10/lut_data_13_6" BEL
        "u10/lut_data_13_5" BEL "u10/lut_data_13_4" BEL "u10/lut_data_13_3"
        BEL "u10/lut_data_13_2" BEL "u10/lut_data_13_1" BEL
        "u10/lut_data_13_0" BEL "u10/lut_data_17_7" BEL "u10/lut_data_17_6"
        BEL "u10/lut_data_17_5" BEL "u10/lut_data_17_4" BEL
        "u10/lut_data_17_3" BEL "u10/lut_data_17_2" BEL "u10/lut_data_17_1"
        BEL "u10/lut_data_17_0" BEL "u10/lut_data_18_7" BEL
        "u10/lut_data_18_6" BEL "u10/lut_data_18_5" BEL "u10/lut_data_18_4"
        BEL "u10/lut_data_18_3" BEL "u10/lut_data_18_2" BEL
        "u10/lut_data_18_1" BEL "u10/lut_data_18_0" BEL "u10/lut_data_16_7"
        BEL "u10/lut_data_16_6" BEL "u10/lut_data_16_5" BEL
        "u10/lut_data_16_4" BEL "u10/lut_data_16_3" BEL "u10/lut_data_16_2"
        BEL "u10/lut_data_16_1" BEL "u10/lut_data_16_0" BEL
        "u10/lut_data_19_7" BEL "u10/lut_data_19_6" BEL "u10/lut_data_19_5"
        BEL "u10/lut_data_19_4" BEL "u10/lut_data_19_3" BEL
        "u10/lut_data_19_2" BEL "u10/lut_data_19_1" BEL "u10/lut_data_19_0"
        BEL "u10/lut_data_20_7" BEL "u10/lut_data_20_6" BEL
        "u10/lut_data_20_5" BEL "u10/lut_data_20_4" BEL "u10/lut_data_20_3"
        BEL "u10/lut_data_20_2" BEL "u10/lut_data_20_1" BEL
        "u10/lut_data_20_0" BEL "u10/lut_data_22_7" BEL "u10/lut_data_22_6"
        BEL "u10/lut_data_22_5" BEL "u10/lut_data_22_4" BEL
        "u10/lut_data_22_3" BEL "u10/lut_data_22_2" BEL "u10/lut_data_22_1"
        BEL "u10/lut_data_22_0" BEL "u10/lut_data_23_7" BEL
        "u10/lut_data_23_6" BEL "u10/lut_data_23_5" BEL "u10/lut_data_23_4"
        BEL "u10/lut_data_23_3" BEL "u10/lut_data_23_2" BEL
        "u10/lut_data_23_1" BEL "u10/lut_data_23_0" BEL "u10/lut_data_21_7"
        BEL "u10/lut_data_21_6" BEL "u10/lut_data_21_5" BEL
        "u10/lut_data_21_4" BEL "u10/lut_data_21_3" BEL "u10/lut_data_21_2"
        BEL "u10/lut_data_21_1" BEL "u10/lut_data_21_0" BEL
        "u10/lut_data_25_7" BEL "u10/lut_data_25_6" BEL "u10/lut_data_25_5"
        BEL "u10/lut_data_25_4" BEL "u10/lut_data_25_3" BEL
        "u10/lut_data_25_2" BEL "u10/lut_data_25_1" BEL "u10/lut_data_25_0"
        BEL "u10/lut_data_26_7" BEL "u10/lut_data_26_6" BEL
        "u10/lut_data_26_5" BEL "u10/lut_data_26_4" BEL "u10/lut_data_26_3"
        BEL "u10/lut_data_26_2" BEL "u10/lut_data_26_1" BEL
        "u10/lut_data_26_0" BEL "u10/lut_data_24_7" BEL "u10/lut_data_24_6"
        BEL "u10/lut_data_24_5" BEL "u10/lut_data_24_4" BEL
        "u10/lut_data_24_3" BEL "u10/lut_data_24_2" BEL "u10/lut_data_24_1"
        BEL "u10/lut_data_24_0" BEL "u10/lut_data_28_7" BEL
        "u10/lut_data_28_6" BEL "u10/lut_data_28_5" BEL "u10/lut_data_28_4"
        BEL "u10/lut_data_28_3" BEL "u10/lut_data_28_2" BEL
        "u10/lut_data_28_1" BEL "u10/lut_data_28_0" BEL "u10/lut_data_29_7"
        BEL "u10/lut_data_29_6" BEL "u10/lut_data_29_5" BEL
        "u10/lut_data_29_4" BEL "u10/lut_data_29_3" BEL "u10/lut_data_29_2"
        BEL "u10/lut_data_29_1" BEL "u10/lut_data_29_0" BEL
        "u10/lut_data_27_7" BEL "u10/lut_data_27_6" BEL "u10/lut_data_27_5"
        BEL "u10/lut_data_27_4" BEL "u10/lut_data_27_3" BEL
        "u10/lut_data_27_2" BEL "u10/lut_data_27_1" BEL "u10/lut_data_27_0"
        BEL "u10/lut_data_30_7" BEL "u10/lut_data_30_6" BEL
        "u10/lut_data_30_5" BEL "u10/lut_data_30_4" BEL "u10/lut_data_30_3"
        BEL "u10/lut_data_30_2" BEL "u10/lut_data_30_1" BEL
        "u10/lut_data_30_0" BEL "u10/lut_data_31_7" BEL "u10/lut_data_31_6"
        BEL "u10/lut_data_31_5" BEL "u10/lut_data_31_4" BEL
        "u10/lut_data_31_3" BEL "u10/lut_data_31_2" BEL "u10/lut_data_31_1"
        BEL "u10/lut_data_31_0" BEL "u10/drs_fifo_wdata_reg_0_11" BEL
        "u10/drs_fifo_wdata_reg_0_10" BEL "u10/drs_fifo_wdata_reg_0_9" BEL
        "u10/drs_fifo_wdata_reg_0_8" BEL "u10/drs_fifo_wdata_reg_0_7" BEL
        "u10/drs_fifo_wdata_reg_0_6" BEL "u10/drs_fifo_wdata_reg_0_5" BEL
        "u10/drs_fifo_wdata_reg_0_4" BEL "u10/drs_fifo_wdata_reg_0_3" BEL
        "u10/drs_fifo_wdata_reg_0_2" BEL "u10/drs_fifo_wdata_reg_0_1" BEL
        "u10/drs_fifo_wdata_reg_0_0" BEL "u10/drs_fifo_wdata_reg_1_11" BEL
        "u10/drs_fifo_wdata_reg_1_10" BEL "u10/drs_fifo_wdata_reg_1_9" BEL
        "u10/drs_fifo_wdata_reg_1_8" BEL "u10/drs_fifo_wdata_reg_1_7" BEL
        "u10/drs_fifo_wdata_reg_1_6" BEL "u10/drs_fifo_wdata_reg_1_5" BEL
        "u10/drs_fifo_wdata_reg_1_4" BEL "u10/drs_fifo_wdata_reg_1_3" BEL
        "u10/drs_fifo_wdata_reg_1_2" BEL "u10/drs_fifo_wdata_reg_1_1" BEL
        "u10/drs_fifo_wdata_reg_1_0" BEL "u10/wd_7" BEL "u10/wd_6" BEL
        "u10/wd_5" BEL "u10/wd_4" BEL "u10/wd_3" BEL "u10/wd_2" BEL "u10/wd_1"
        BEL "u10/wd_0" BEL "u10/drs_fifo_wdata_reg_3_11" BEL
        "u10/drs_fifo_wdata_reg_3_10" BEL "u10/drs_fifo_wdata_reg_3_9" BEL
        "u10/drs_fifo_wdata_reg_3_8" BEL "u10/drs_fifo_wdata_reg_3_7" BEL
        "u10/drs_fifo_wdata_reg_3_6" BEL "u10/drs_fifo_wdata_reg_3_5" BEL
        "u10/drs_fifo_wdata_reg_3_4" BEL "u10/drs_fifo_wdata_reg_3_3" BEL
        "u10/drs_fifo_wdata_reg_3_2" BEL "u10/drs_fifo_wdata_reg_3_1" BEL
        "u10/drs_fifo_wdata_reg_3_0" BEL "u10/drs_fifo_wdata_reg_4_11" BEL
        "u10/drs_fifo_wdata_reg_4_10" BEL "u10/drs_fifo_wdata_reg_4_9" BEL
        "u10/drs_fifo_wdata_reg_4_8" BEL "u10/drs_fifo_wdata_reg_4_7" BEL
        "u10/drs_fifo_wdata_reg_4_6" BEL "u10/drs_fifo_wdata_reg_4_5" BEL
        "u10/drs_fifo_wdata_reg_4_4" BEL "u10/drs_fifo_wdata_reg_4_3" BEL
        "u10/drs_fifo_wdata_reg_4_2" BEL "u10/drs_fifo_wdata_reg_4_1" BEL
        "u10/drs_fifo_wdata_reg_4_0" BEL "u10/drs_fifo_wdata_reg_2_11" BEL
        "u10/drs_fifo_wdata_reg_2_10" BEL "u10/drs_fifo_wdata_reg_2_9" BEL
        "u10/drs_fifo_wdata_reg_2_8" BEL "u10/drs_fifo_wdata_reg_2_7" BEL
        "u10/drs_fifo_wdata_reg_2_6" BEL "u10/drs_fifo_wdata_reg_2_5" BEL
        "u10/drs_fifo_wdata_reg_2_4" BEL "u10/drs_fifo_wdata_reg_2_3" BEL
        "u10/drs_fifo_wdata_reg_2_2" BEL "u10/drs_fifo_wdata_reg_2_1" BEL
        "u10/drs_fifo_wdata_reg_2_0" BEL "u10/drs_fifo_wdata_reg_6_11" BEL
        "u10/drs_fifo_wdata_reg_6_10" BEL "u10/drs_fifo_wdata_reg_6_9" BEL
        "u10/drs_fifo_wdata_reg_6_8" BEL "u10/drs_fifo_wdata_reg_6_7" BEL
        "u10/drs_fifo_wdata_reg_6_6" BEL "u10/drs_fifo_wdata_reg_6_5" BEL
        "u10/drs_fifo_wdata_reg_6_4" BEL "u10/drs_fifo_wdata_reg_6_3" BEL
        "u10/drs_fifo_wdata_reg_6_2" BEL "u10/drs_fifo_wdata_reg_6_1" BEL
        "u10/drs_fifo_wdata_reg_6_0" BEL "u10/drs_fifo_wdata_reg_7_11" BEL
        "u10/drs_fifo_wdata_reg_7_10" BEL "u10/drs_fifo_wdata_reg_7_9" BEL
        "u10/drs_fifo_wdata_reg_7_8" BEL "u10/drs_fifo_wdata_reg_7_7" BEL
        "u10/drs_fifo_wdata_reg_7_6" BEL "u10/drs_fifo_wdata_reg_7_5" BEL
        "u10/drs_fifo_wdata_reg_7_4" BEL "u10/drs_fifo_wdata_reg_7_3" BEL
        "u10/drs_fifo_wdata_reg_7_2" BEL "u10/drs_fifo_wdata_reg_7_1" BEL
        "u10/drs_fifo_wdata_reg_7_0" BEL "u10/drs_fifo_wdata_reg_5_11" BEL
        "u10/drs_fifo_wdata_reg_5_10" BEL "u10/drs_fifo_wdata_reg_5_9" BEL
        "u10/drs_fifo_wdata_reg_5_8" BEL "u10/drs_fifo_wdata_reg_5_7" BEL
        "u10/drs_fifo_wdata_reg_5_6" BEL "u10/drs_fifo_wdata_reg_5_5" BEL
        "u10/drs_fifo_wdata_reg_5_4" BEL "u10/drs_fifo_wdata_reg_5_3" BEL
        "u10/drs_fifo_wdata_reg_5_2" BEL "u10/drs_fifo_wdata_reg_5_1" BEL
        "u10/drs_fifo_wdata_reg_5_0" BEL "u10/drs_fifo_wdata_reg_8_11" BEL
        "u10/drs_fifo_wdata_reg_8_10" BEL "u10/drs_fifo_wdata_reg_8_9" BEL
        "u10/drs_fifo_wdata_reg_8_8" BEL "u10/drs_fifo_wdata_reg_8_7" BEL
        "u10/drs_fifo_wdata_reg_8_6" BEL "u10/drs_fifo_wdata_reg_8_5" BEL
        "u10/drs_fifo_wdata_reg_8_4" BEL "u10/drs_fifo_wdata_reg_8_3" BEL
        "u10/drs_fifo_wdata_reg_8_2" BEL "u10/drs_fifo_wdata_reg_8_1" BEL
        "u10/drs_fifo_wdata_reg_8_0" BEL "u10/drs_fifo_wdata_reg_9_11" BEL
        "u10/drs_fifo_wdata_reg_9_10" BEL "u10/drs_fifo_wdata_reg_9_9" BEL
        "u10/drs_fifo_wdata_reg_9_8" BEL "u10/drs_fifo_wdata_reg_9_7" BEL
        "u10/drs_fifo_wdata_reg_9_6" BEL "u10/drs_fifo_wdata_reg_9_5" BEL
        "u10/drs_fifo_wdata_reg_9_4" BEL "u10/drs_fifo_wdata_reg_9_3" BEL
        "u10/drs_fifo_wdata_reg_9_2" BEL "u10/drs_fifo_wdata_reg_9_1" BEL
        "u10/drs_fifo_wdata_reg_9_0" BEL "u10/drs_fifo_wdata_reg_11_11" BEL
        "u10/drs_fifo_wdata_reg_11_10" BEL "u10/drs_fifo_wdata_reg_11_9" BEL
        "u10/drs_fifo_wdata_reg_11_8" BEL "u10/drs_fifo_wdata_reg_11_7" BEL
        "u10/drs_fifo_wdata_reg_11_6" BEL "u10/drs_fifo_wdata_reg_11_5" BEL
        "u10/drs_fifo_wdata_reg_11_4" BEL "u10/drs_fifo_wdata_reg_11_3" BEL
        "u10/drs_fifo_wdata_reg_11_2" BEL "u10/drs_fifo_wdata_reg_11_1" BEL
        "u10/drs_fifo_wdata_reg_11_0" BEL "u10/drs_fifo_wdata_reg_12_11" BEL
        "u10/drs_fifo_wdata_reg_12_10" BEL "u10/drs_fifo_wdata_reg_12_9" BEL
        "u10/drs_fifo_wdata_reg_12_8" BEL "u10/drs_fifo_wdata_reg_12_7" BEL
        "u10/drs_fifo_wdata_reg_12_6" BEL "u10/drs_fifo_wdata_reg_12_5" BEL
        "u10/drs_fifo_wdata_reg_12_4" BEL "u10/drs_fifo_wdata_reg_12_3" BEL
        "u10/drs_fifo_wdata_reg_12_2" BEL "u10/drs_fifo_wdata_reg_12_1" BEL
        "u10/drs_fifo_wdata_reg_12_0" BEL "u10/drs_fifo_wdata_reg_10_11" BEL
        "u10/drs_fifo_wdata_reg_10_10" BEL "u10/drs_fifo_wdata_reg_10_9" BEL
        "u10/drs_fifo_wdata_reg_10_8" BEL "u10/drs_fifo_wdata_reg_10_7" BEL
        "u10/drs_fifo_wdata_reg_10_6" BEL "u10/drs_fifo_wdata_reg_10_5" BEL
        "u10/drs_fifo_wdata_reg_10_4" BEL "u10/drs_fifo_wdata_reg_10_3" BEL
        "u10/drs_fifo_wdata_reg_10_2" BEL "u10/drs_fifo_wdata_reg_10_1" BEL
        "u10/drs_fifo_wdata_reg_10_0" BEL "u10/drs_fifo_wdata_reg_13_11" BEL
        "u10/drs_fifo_wdata_reg_13_10" BEL "u10/drs_fifo_wdata_reg_13_9" BEL
        "u10/drs_fifo_wdata_reg_13_8" BEL "u10/drs_fifo_wdata_reg_13_7" BEL
        "u10/drs_fifo_wdata_reg_13_6" BEL "u10/drs_fifo_wdata_reg_13_5" BEL
        "u10/drs_fifo_wdata_reg_13_4" BEL "u10/drs_fifo_wdata_reg_13_3" BEL
        "u10/drs_fifo_wdata_reg_13_2" BEL "u10/drs_fifo_wdata_reg_13_1" BEL
        "u10/drs_fifo_wdata_reg_13_0" BEL "u10/drs_fifo_wdata_reg_14_11" BEL
        "u10/drs_fifo_wdata_reg_14_10" BEL "u10/drs_fifo_wdata_reg_14_9" BEL
        "u10/drs_fifo_wdata_reg_14_8" BEL "u10/drs_fifo_wdata_reg_14_7" BEL
        "u10/drs_fifo_wdata_reg_14_6" BEL "u10/drs_fifo_wdata_reg_14_5" BEL
        "u10/drs_fifo_wdata_reg_14_4" BEL "u10/drs_fifo_wdata_reg_14_3" BEL
        "u10/drs_fifo_wdata_reg_14_2" BEL "u10/drs_fifo_wdata_reg_14_1" BEL
        "u10/drs_fifo_wdata_reg_14_0" BEL "u10/drs_fifo_wdata_reg_16_11" BEL
        "u10/drs_fifo_wdata_reg_16_10" BEL "u10/drs_fifo_wdata_reg_16_9" BEL
        "u10/drs_fifo_wdata_reg_16_8" BEL "u10/drs_fifo_wdata_reg_16_7" BEL
        "u10/drs_fifo_wdata_reg_16_6" BEL "u10/drs_fifo_wdata_reg_16_5" BEL
        "u10/drs_fifo_wdata_reg_16_4" BEL "u10/drs_fifo_wdata_reg_16_3" BEL
        "u10/drs_fifo_wdata_reg_16_2" BEL "u10/drs_fifo_wdata_reg_16_1" BEL
        "u10/drs_fifo_wdata_reg_16_0" BEL "u10/drs_fifo_wdata_reg_17_11" BEL
        "u10/drs_fifo_wdata_reg_17_10" BEL "u10/drs_fifo_wdata_reg_17_9" BEL
        "u10/drs_fifo_wdata_reg_17_8" BEL "u10/drs_fifo_wdata_reg_17_7" BEL
        "u10/drs_fifo_wdata_reg_17_6" BEL "u10/drs_fifo_wdata_reg_17_5" BEL
        "u10/drs_fifo_wdata_reg_17_4" BEL "u10/drs_fifo_wdata_reg_17_3" BEL
        "u10/drs_fifo_wdata_reg_17_2" BEL "u10/drs_fifo_wdata_reg_17_1" BEL
        "u10/drs_fifo_wdata_reg_17_0" BEL "u10/drs_fifo_wdata_reg_15_11" BEL
        "u10/drs_fifo_wdata_reg_15_10" BEL "u10/drs_fifo_wdata_reg_15_9" BEL
        "u10/drs_fifo_wdata_reg_15_8" BEL "u10/drs_fifo_wdata_reg_15_7" BEL
        "u10/drs_fifo_wdata_reg_15_6" BEL "u10/drs_fifo_wdata_reg_15_5" BEL
        "u10/drs_fifo_wdata_reg_15_4" BEL "u10/drs_fifo_wdata_reg_15_3" BEL
        "u10/drs_fifo_wdata_reg_15_2" BEL "u10/drs_fifo_wdata_reg_15_1" BEL
        "u10/drs_fifo_wdata_reg_15_0" BEL "u10/drs_fifo_wdata_reg_18_11" BEL
        "u10/drs_fifo_wdata_reg_18_10" BEL "u10/drs_fifo_wdata_reg_18_9" BEL
        "u10/drs_fifo_wdata_reg_18_8" BEL "u10/drs_fifo_wdata_reg_18_7" BEL
        "u10/drs_fifo_wdata_reg_18_6" BEL "u10/drs_fifo_wdata_reg_18_5" BEL
        "u10/drs_fifo_wdata_reg_18_4" BEL "u10/drs_fifo_wdata_reg_18_3" BEL
        "u10/drs_fifo_wdata_reg_18_2" BEL "u10/drs_fifo_wdata_reg_18_1" BEL
        "u10/drs_fifo_wdata_reg_18_0" BEL "u10/drs_fifo_wdata_reg_19_11" BEL
        "u10/drs_fifo_wdata_reg_19_10" BEL "u10/drs_fifo_wdata_reg_19_9" BEL
        "u10/drs_fifo_wdata_reg_19_8" BEL "u10/drs_fifo_wdata_reg_19_7" BEL
        "u10/drs_fifo_wdata_reg_19_6" BEL "u10/drs_fifo_wdata_reg_19_5" BEL
        "u10/drs_fifo_wdata_reg_19_4" BEL "u10/drs_fifo_wdata_reg_19_3" BEL
        "u10/drs_fifo_wdata_reg_19_2" BEL "u10/drs_fifo_wdata_reg_19_1" BEL
        "u10/drs_fifo_wdata_reg_19_0" BEL "u10/drs_fifo_wdata_reg_21_11" BEL
        "u10/drs_fifo_wdata_reg_21_10" BEL "u10/drs_fifo_wdata_reg_21_9" BEL
        "u10/drs_fifo_wdata_reg_21_8" BEL "u10/drs_fifo_wdata_reg_21_7" BEL
        "u10/drs_fifo_wdata_reg_21_6" BEL "u10/drs_fifo_wdata_reg_21_5" BEL
        "u10/drs_fifo_wdata_reg_21_4" BEL "u10/drs_fifo_wdata_reg_21_3" BEL
        "u10/drs_fifo_wdata_reg_21_2" BEL "u10/drs_fifo_wdata_reg_21_1" BEL
        "u10/drs_fifo_wdata_reg_21_0" BEL "u10/drs_fifo_wdata_reg_22_11" BEL
        "u10/drs_fifo_wdata_reg_22_10" BEL "u10/drs_fifo_wdata_reg_22_9" BEL
        "u10/drs_fifo_wdata_reg_22_8" BEL "u10/drs_fifo_wdata_reg_22_7" BEL
        "u10/drs_fifo_wdata_reg_22_6" BEL "u10/drs_fifo_wdata_reg_22_5" BEL
        "u10/drs_fifo_wdata_reg_22_4" BEL "u10/drs_fifo_wdata_reg_22_3" BEL
        "u10/drs_fifo_wdata_reg_22_2" BEL "u10/drs_fifo_wdata_reg_22_1" BEL
        "u10/drs_fifo_wdata_reg_22_0" BEL "u10/drs_fifo_wdata_reg_20_11" BEL
        "u10/drs_fifo_wdata_reg_20_10" BEL "u10/drs_fifo_wdata_reg_20_9" BEL
        "u10/drs_fifo_wdata_reg_20_8" BEL "u10/drs_fifo_wdata_reg_20_7" BEL
        "u10/drs_fifo_wdata_reg_20_6" BEL "u10/drs_fifo_wdata_reg_20_5" BEL
        "u10/drs_fifo_wdata_reg_20_4" BEL "u10/drs_fifo_wdata_reg_20_3" BEL
        "u10/drs_fifo_wdata_reg_20_2" BEL "u10/drs_fifo_wdata_reg_20_1" BEL
        "u10/drs_fifo_wdata_reg_20_0" BEL "u10/drs_fifo_wdata_reg_24_11" BEL
        "u10/drs_fifo_wdata_reg_24_10" BEL "u10/drs_fifo_wdata_reg_24_9" BEL
        "u10/drs_fifo_wdata_reg_24_8" BEL "u10/drs_fifo_wdata_reg_24_7" BEL
        "u10/drs_fifo_wdata_reg_24_6" BEL "u10/drs_fifo_wdata_reg_24_5" BEL
        "u10/drs_fifo_wdata_reg_24_4" BEL "u10/drs_fifo_wdata_reg_24_3" BEL
        "u10/drs_fifo_wdata_reg_24_2" BEL "u10/drs_fifo_wdata_reg_24_1" BEL
        "u10/drs_fifo_wdata_reg_24_0" BEL "u10/drs_fifo_wdata_reg_25_11" BEL
        "u10/drs_fifo_wdata_reg_25_10" BEL "u10/drs_fifo_wdata_reg_25_9" BEL
        "u10/drs_fifo_wdata_reg_25_8" BEL "u10/drs_fifo_wdata_reg_25_7" BEL
        "u10/drs_fifo_wdata_reg_25_6" BEL "u10/drs_fifo_wdata_reg_25_5" BEL
        "u10/drs_fifo_wdata_reg_25_4" BEL "u10/drs_fifo_wdata_reg_25_3" BEL
        "u10/drs_fifo_wdata_reg_25_2" BEL "u10/drs_fifo_wdata_reg_25_1" BEL
        "u10/drs_fifo_wdata_reg_25_0" BEL "u10/drs_fifo_wdata_reg_23_11" BEL
        "u10/drs_fifo_wdata_reg_23_10" BEL "u10/drs_fifo_wdata_reg_23_9" BEL
        "u10/drs_fifo_wdata_reg_23_8" BEL "u10/drs_fifo_wdata_reg_23_7" BEL
        "u10/drs_fifo_wdata_reg_23_6" BEL "u10/drs_fifo_wdata_reg_23_5" BEL
        "u10/drs_fifo_wdata_reg_23_4" BEL "u10/drs_fifo_wdata_reg_23_3" BEL
        "u10/drs_fifo_wdata_reg_23_2" BEL "u10/drs_fifo_wdata_reg_23_1" BEL
        "u10/drs_fifo_wdata_reg_23_0" BEL "u10/drs_fifo_wdata_reg_27_11" BEL
        "u10/drs_fifo_wdata_reg_27_10" BEL "u10/drs_fifo_wdata_reg_27_9" BEL
        "u10/drs_fifo_wdata_reg_27_8" BEL "u10/drs_fifo_wdata_reg_27_7" BEL
        "u10/drs_fifo_wdata_reg_27_6" BEL "u10/drs_fifo_wdata_reg_27_5" BEL
        "u10/drs_fifo_wdata_reg_27_4" BEL "u10/drs_fifo_wdata_reg_27_3" BEL
        "u10/drs_fifo_wdata_reg_27_2" BEL "u10/drs_fifo_wdata_reg_27_1" BEL
        "u10/drs_fifo_wdata_reg_27_0" BEL "u10/drs_fifo_wdata_reg_28_11" BEL
        "u10/drs_fifo_wdata_reg_28_10" BEL "u10/drs_fifo_wdata_reg_28_9" BEL
        "u10/drs_fifo_wdata_reg_28_8" BEL "u10/drs_fifo_wdata_reg_28_7" BEL
        "u10/drs_fifo_wdata_reg_28_6" BEL "u10/drs_fifo_wdata_reg_28_5" BEL
        "u10/drs_fifo_wdata_reg_28_4" BEL "u10/drs_fifo_wdata_reg_28_3" BEL
        "u10/drs_fifo_wdata_reg_28_2" BEL "u10/drs_fifo_wdata_reg_28_1" BEL
        "u10/drs_fifo_wdata_reg_28_0" BEL "u10/drs_fifo_wdata_reg_26_11" BEL
        "u10/drs_fifo_wdata_reg_26_10" BEL "u10/drs_fifo_wdata_reg_26_9" BEL
        "u10/drs_fifo_wdata_reg_26_8" BEL "u10/drs_fifo_wdata_reg_26_7" BEL
        "u10/drs_fifo_wdata_reg_26_6" BEL "u10/drs_fifo_wdata_reg_26_5" BEL
        "u10/drs_fifo_wdata_reg_26_4" BEL "u10/drs_fifo_wdata_reg_26_3" BEL
        "u10/drs_fifo_wdata_reg_26_2" BEL "u10/drs_fifo_wdata_reg_26_1" BEL
        "u10/drs_fifo_wdata_reg_26_0" BEL "u10/drs_fifo_wdata_reg_29_11" BEL
        "u10/drs_fifo_wdata_reg_29_10" BEL "u10/drs_fifo_wdata_reg_29_9" BEL
        "u10/drs_fifo_wdata_reg_29_8" BEL "u10/drs_fifo_wdata_reg_29_7" BEL
        "u10/drs_fifo_wdata_reg_29_6" BEL "u10/drs_fifo_wdata_reg_29_5" BEL
        "u10/drs_fifo_wdata_reg_29_4" BEL "u10/drs_fifo_wdata_reg_29_3" BEL
        "u10/drs_fifo_wdata_reg_29_2" BEL "u10/drs_fifo_wdata_reg_29_1" BEL
        "u10/drs_fifo_wdata_reg_29_0" BEL "u10/drs_fifo_wdata_reg_30_11" BEL
        "u10/drs_fifo_wdata_reg_30_10" BEL "u10/drs_fifo_wdata_reg_30_9" BEL
        "u10/drs_fifo_wdata_reg_30_8" BEL "u10/drs_fifo_wdata_reg_30_7" BEL
        "u10/drs_fifo_wdata_reg_30_6" BEL "u10/drs_fifo_wdata_reg_30_5" BEL
        "u10/drs_fifo_wdata_reg_30_4" BEL "u10/drs_fifo_wdata_reg_30_3" BEL
        "u10/drs_fifo_wdata_reg_30_2" BEL "u10/drs_fifo_wdata_reg_30_1" BEL
        "u10/drs_fifo_wdata_reg_30_0" BEL "u10/drs_fifo_wdata_reg_31_11" BEL
        "u10/drs_fifo_wdata_reg_31_10" BEL "u10/drs_fifo_wdata_reg_31_9" BEL
        "u10/drs_fifo_wdata_reg_31_8" BEL "u10/drs_fifo_wdata_reg_31_7" BEL
        "u10/drs_fifo_wdata_reg_31_6" BEL "u10/drs_fifo_wdata_reg_31_5" BEL
        "u10/drs_fifo_wdata_reg_31_4" BEL "u10/drs_fifo_wdata_reg_31_3" BEL
        "u10/drs_fifo_wdata_reg_31_2" BEL "u10/drs_fifo_wdata_reg_31_1" BEL
        "u10/drs_fifo_wdata_reg_31_0" BEL "u10/we_7" BEL "u10/we_6" BEL
        "u10/we_5" BEL "u10/we_4" BEL "u10/we_3" BEL "u10/we_2" BEL "u10/we_1"
        BEL "u10/we_0" BEL "u18/reg_rdata_reg_31" BEL "u18/reg_rdata_reg_30"
        BEL "u18/reg_rdata_reg_29" BEL "u18/reg_rdata_reg_28" BEL
        "u18/reg_rdata_reg_27" BEL "u18/reg_rdata_reg_26" BEL
        "u18/reg_rdata_reg_25" BEL "u18/reg_rdata_reg_24" BEL
        "u18/reg_rdata_reg_23" BEL "u18/reg_rdata_reg_22" BEL
        "u18/reg_rdata_reg_21" BEL "u18/reg_rdata_reg_20" BEL
        "u18/reg_rdata_reg_19" BEL "u18/reg_rdata_reg_18" BEL
        "u18/reg_rdata_reg_17" BEL "u18/reg_rdata_reg_16" BEL
        "u18/reg_rdata_reg_15" BEL "u18/reg_rdata_reg_14" BEL
        "u18/reg_rdata_reg_13" BEL "u18/reg_rdata_reg_12" BEL
        "u18/reg_rdata_reg_11" BEL "u18/reg_rdata_reg_10" BEL
        "u18/reg_rdata_reg_9" BEL "u18/reg_rdata_reg_8" BEL
        "u18/reg_rdata_reg_7" BEL "u18/reg_rdata_reg_6" BEL
        "u18/reg_rdata_reg_5" BEL "u18/reg_rdata_reg_4" BEL
        "u18/reg_rdata_reg_3" BEL "u18/reg_rdata_reg_2" BEL
        "u18/reg_rdata_reg_1" BEL "u18/reg_rdata_reg_0" BEL
        "u18/rb_dram_pattern_31" BEL "u18/rb_dram_pattern_30" BEL
        "u18/rb_dram_pattern_29" BEL "u18/rb_dram_pattern_28" BEL
        "u18/rb_dram_pattern_27" BEL "u18/rb_dram_pattern_26" BEL
        "u18/rb_dram_pattern_25" BEL "u18/rb_dram_pattern_24" BEL
        "u18/rb_dram_pattern_23" BEL "u18/rb_dram_pattern_22" BEL
        "u18/rb_dram_pattern_21" BEL "u18/rb_dram_pattern_20" BEL
        "u18/rb_dram_pattern_19" BEL "u18/rb_dram_pattern_18" BEL
        "u18/rb_dram_pattern_17" BEL "u18/rb_dram_pattern_16" BEL
        "u18/rb_dram_pattern_15" BEL "u18/rb_dram_pattern_14" BEL
        "u18/rb_dram_pattern_13" BEL "u18/rb_dram_pattern_12" BEL
        "u18/rb_dram_pattern_11" BEL "u18/rb_dram_pattern_10" BEL
        "u18/rb_dram_pattern_9" BEL "u18/rb_dram_pattern_8" BEL
        "u18/rb_dram_pattern_7" BEL "u18/rb_dram_pattern_6" BEL
        "u18/rb_dram_pattern_5" BEL "u18/rb_dram_pattern_4" BEL
        "u18/rb_dram_pattern_3" BEL "u18/rb_dram_pattern_2" BEL
        "u18/rb_dram_pattern_1" BEL "u18/rb_dram_pattern_0" BEL
        "u18/rb_thr_data_11" BEL "u18/rb_thr_data_10" BEL "u18/rb_thr_data_9"
        BEL "u18/rb_thr_data_8" BEL "u18/rb_thr_data_7" BEL
        "u18/rb_thr_data_6" BEL "u18/rb_thr_data_5" BEL "u18/rb_thr_data_4"
        BEL "u18/rb_thr_data_3" BEL "u18/rb_thr_data_2" BEL
        "u18/rb_thr_data_1" BEL "u18/rb_thr_data_0" BEL "u18/rb_hv_data_7" BEL
        "u18/rb_hv_data_6" BEL "u18/rb_hv_data_5" BEL "u18/rb_hv_data_4" BEL
        "u18/rb_hv_data_3" BEL "u18/rb_hv_data_2" BEL "u18/rb_hv_data_1" BEL
        "u18/rb_hv_data_0" BEL "u18/latch_temp_reg" BEL
        "u18/latch_pll_lock_reg" BEL "u11/drs_fifo_rdata_reg_31_11" BEL
        "u11/drs_fifo_rdata_reg_31_10" BEL "u11/drs_fifo_rdata_reg_31_9" BEL
        "u11/drs_fifo_rdata_reg_31_8" BEL "u11/drs_fifo_rdata_reg_31_7" BEL
        "u11/drs_fifo_rdata_reg_31_6" BEL "u11/drs_fifo_rdata_reg_31_5" BEL
        "u11/drs_fifo_rdata_reg_31_4" BEL "u11/drs_fifo_rdata_reg_31_3" BEL
        "u11/drs_fifo_rdata_reg_31_2" BEL "u11/drs_fifo_rdata_reg_31_1" BEL
        "u11/drs_fifo_rdata_reg_31_0" BEL "u11/drs_fifo_rdata_reg_0_11" BEL
        "u11/drs_fifo_rdata_reg_0_10" BEL "u11/drs_fifo_rdata_reg_0_9" BEL
        "u11/drs_fifo_rdata_reg_0_8" BEL "u11/drs_fifo_rdata_reg_0_7" BEL
        "u11/drs_fifo_rdata_reg_0_6" BEL "u11/drs_fifo_rdata_reg_0_5" BEL
        "u11/drs_fifo_rdata_reg_0_4" BEL "u11/drs_fifo_rdata_reg_0_3" BEL
        "u11/drs_fifo_rdata_reg_0_2" BEL "u11/drs_fifo_rdata_reg_0_1" BEL
        "u11/drs_fifo_rdata_reg_0_0" BEL "u11/drs_fifo_rdata_reg_2_11" BEL
        "u11/drs_fifo_rdata_reg_2_10" BEL "u11/drs_fifo_rdata_reg_2_9" BEL
        "u11/drs_fifo_rdata_reg_2_8" BEL "u11/drs_fifo_rdata_reg_2_7" BEL
        "u11/drs_fifo_rdata_reg_2_6" BEL "u11/drs_fifo_rdata_reg_2_5" BEL
        "u11/drs_fifo_rdata_reg_2_4" BEL "u11/drs_fifo_rdata_reg_2_3" BEL
        "u11/drs_fifo_rdata_reg_2_2" BEL "u11/drs_fifo_rdata_reg_2_1" BEL
        "u11/drs_fifo_rdata_reg_2_0" BEL "u11/drs_fifo_rdata_reg_3_11" BEL
        "u11/drs_fifo_rdata_reg_3_10" BEL "u11/drs_fifo_rdata_reg_3_9" BEL
        "u11/drs_fifo_rdata_reg_3_8" BEL "u11/drs_fifo_rdata_reg_3_7" BEL
        "u11/drs_fifo_rdata_reg_3_6" BEL "u11/drs_fifo_rdata_reg_3_5" BEL
        "u11/drs_fifo_rdata_reg_3_4" BEL "u11/drs_fifo_rdata_reg_3_3" BEL
        "u11/drs_fifo_rdata_reg_3_2" BEL "u11/drs_fifo_rdata_reg_3_1" BEL
        "u11/drs_fifo_rdata_reg_3_0" BEL "u11/drs_fifo_rdata_reg_1_11" BEL
        "u11/drs_fifo_rdata_reg_1_10" BEL "u11/drs_fifo_rdata_reg_1_9" BEL
        "u11/drs_fifo_rdata_reg_1_8" BEL "u11/drs_fifo_rdata_reg_1_7" BEL
        "u11/drs_fifo_rdata_reg_1_6" BEL "u11/drs_fifo_rdata_reg_1_5" BEL
        "u11/drs_fifo_rdata_reg_1_4" BEL "u11/drs_fifo_rdata_reg_1_3" BEL
        "u11/drs_fifo_rdata_reg_1_2" BEL "u11/drs_fifo_rdata_reg_1_1" BEL
        "u11/drs_fifo_rdata_reg_1_0" BEL "u11/drs_fifo_rdata_reg_5_11" BEL
        "u11/drs_fifo_rdata_reg_5_10" BEL "u11/drs_fifo_rdata_reg_5_9" BEL
        "u11/drs_fifo_rdata_reg_5_8" BEL "u11/drs_fifo_rdata_reg_5_7" BEL
        "u11/drs_fifo_rdata_reg_5_6" BEL "u11/drs_fifo_rdata_reg_5_5" BEL
        "u11/drs_fifo_rdata_reg_5_4" BEL "u11/drs_fifo_rdata_reg_5_3" BEL
        "u11/drs_fifo_rdata_reg_5_2" BEL "u11/drs_fifo_rdata_reg_5_1" BEL
        "u11/drs_fifo_rdata_reg_5_0" BEL "u11/drs_fifo_rdata_reg_6_11" BEL
        "u11/drs_fifo_rdata_reg_6_10" BEL "u11/drs_fifo_rdata_reg_6_9" BEL
        "u11/drs_fifo_rdata_reg_6_8" BEL "u11/drs_fifo_rdata_reg_6_7" BEL
        "u11/drs_fifo_rdata_reg_6_6" BEL "u11/drs_fifo_rdata_reg_6_5" BEL
        "u11/drs_fifo_rdata_reg_6_4" BEL "u11/drs_fifo_rdata_reg_6_3" BEL
        "u11/drs_fifo_rdata_reg_6_2" BEL "u11/drs_fifo_rdata_reg_6_1" BEL
        "u11/drs_fifo_rdata_reg_6_0" BEL "u11/drs_fifo_rdata_reg_4_11" BEL
        "u11/drs_fifo_rdata_reg_4_10" BEL "u11/drs_fifo_rdata_reg_4_9" BEL
        "u11/drs_fifo_rdata_reg_4_8" BEL "u11/drs_fifo_rdata_reg_4_7" BEL
        "u11/drs_fifo_rdata_reg_4_6" BEL "u11/drs_fifo_rdata_reg_4_5" BEL
        "u11/drs_fifo_rdata_reg_4_4" BEL "u11/drs_fifo_rdata_reg_4_3" BEL
        "u11/drs_fifo_rdata_reg_4_2" BEL "u11/drs_fifo_rdata_reg_4_1" BEL
        "u11/drs_fifo_rdata_reg_4_0" BEL "u11/drs_fifo_rdata_reg_8_11" BEL
        "u11/drs_fifo_rdata_reg_8_10" BEL "u11/drs_fifo_rdata_reg_8_9" BEL
        "u11/drs_fifo_rdata_reg_8_8" BEL "u11/drs_fifo_rdata_reg_8_7" BEL
        "u11/drs_fifo_rdata_reg_8_6" BEL "u11/drs_fifo_rdata_reg_8_5" BEL
        "u11/drs_fifo_rdata_reg_8_4" BEL "u11/drs_fifo_rdata_reg_8_3" BEL
        "u11/drs_fifo_rdata_reg_8_2" BEL "u11/drs_fifo_rdata_reg_8_1" BEL
        "u11/drs_fifo_rdata_reg_8_0" BEL "u11/drs_fifo_rdata_reg_9_11" BEL
        "u11/drs_fifo_rdata_reg_9_10" BEL "u11/drs_fifo_rdata_reg_9_9" BEL
        "u11/drs_fifo_rdata_reg_9_8" BEL "u11/drs_fifo_rdata_reg_9_7" BEL
        "u11/drs_fifo_rdata_reg_9_6" BEL "u11/drs_fifo_rdata_reg_9_5" BEL
        "u11/drs_fifo_rdata_reg_9_4" BEL "u11/drs_fifo_rdata_reg_9_3" BEL
        "u11/drs_fifo_rdata_reg_9_2" BEL "u11/drs_fifo_rdata_reg_9_1" BEL
        "u11/drs_fifo_rdata_reg_9_0" BEL "u11/drs_fifo_rdata_reg_7_11" BEL
        "u11/drs_fifo_rdata_reg_7_10" BEL "u11/drs_fifo_rdata_reg_7_9" BEL
        "u11/drs_fifo_rdata_reg_7_8" BEL "u11/drs_fifo_rdata_reg_7_7" BEL
        "u11/drs_fifo_rdata_reg_7_6" BEL "u11/drs_fifo_rdata_reg_7_5" BEL
        "u11/drs_fifo_rdata_reg_7_4" BEL "u11/drs_fifo_rdata_reg_7_3" BEL
        "u11/drs_fifo_rdata_reg_7_2" BEL "u11/drs_fifo_rdata_reg_7_1" BEL
        "u11/drs_fifo_rdata_reg_7_0" BEL "u11/drs_fifo_rdata_reg_10_11" BEL
        "u11/drs_fifo_rdata_reg_10_10" BEL "u11/drs_fifo_rdata_reg_10_9" BEL
        "u11/drs_fifo_rdata_reg_10_8" BEL "u11/drs_fifo_rdata_reg_10_7" BEL
        "u11/drs_fifo_rdata_reg_10_6" BEL "u11/drs_fifo_rdata_reg_10_5" BEL
        "u11/drs_fifo_rdata_reg_10_4" BEL "u11/drs_fifo_rdata_reg_10_3" BEL
        "u11/drs_fifo_rdata_reg_10_2" BEL "u11/drs_fifo_rdata_reg_10_1" BEL
        "u11/drs_fifo_rdata_reg_10_0" BEL "u11/drs_fifo_rdata_reg_11_11" BEL
        "u11/drs_fifo_rdata_reg_11_10" BEL "u11/drs_fifo_rdata_reg_11_9" BEL
        "u11/drs_fifo_rdata_reg_11_8" BEL "u11/drs_fifo_rdata_reg_11_7" BEL
        "u11/drs_fifo_rdata_reg_11_6" BEL "u11/drs_fifo_rdata_reg_11_5" BEL
        "u11/drs_fifo_rdata_reg_11_4" BEL "u11/drs_fifo_rdata_reg_11_3" BEL
        "u11/drs_fifo_rdata_reg_11_2" BEL "u11/drs_fifo_rdata_reg_11_1" BEL
        "u11/drs_fifo_rdata_reg_11_0" BEL "u11/drs_fifo_rdata_reg_13_11" BEL
        "u11/drs_fifo_rdata_reg_13_10" BEL "u11/drs_fifo_rdata_reg_13_9" BEL
        "u11/drs_fifo_rdata_reg_13_8" BEL "u11/drs_fifo_rdata_reg_13_7" BEL
        "u11/drs_fifo_rdata_reg_13_6" BEL "u11/drs_fifo_rdata_reg_13_5" BEL
        "u11/drs_fifo_rdata_reg_13_4" BEL "u11/drs_fifo_rdata_reg_13_3" BEL
        "u11/drs_fifo_rdata_reg_13_2" BEL "u11/drs_fifo_rdata_reg_13_1" BEL
        "u11/drs_fifo_rdata_reg_13_0" BEL "u11/drs_fifo_rdata_reg_14_11" BEL
        "u11/drs_fifo_rdata_reg_14_10" BEL "u11/drs_fifo_rdata_reg_14_9" BEL
        "u11/drs_fifo_rdata_reg_14_8" BEL "u11/drs_fifo_rdata_reg_14_7" BEL
        "u11/drs_fifo_rdata_reg_14_6" BEL "u11/drs_fifo_rdata_reg_14_5" BEL
        "u11/drs_fifo_rdata_reg_14_4" BEL "u11/drs_fifo_rdata_reg_14_3" BEL
        "u11/drs_fifo_rdata_reg_14_2" BEL "u11/drs_fifo_rdata_reg_14_1" BEL
        "u11/drs_fifo_rdata_reg_14_0" BEL "u11/drs_fifo_rdata_reg_12_11" BEL
        "u11/drs_fifo_rdata_reg_12_10" BEL "u11/drs_fifo_rdata_reg_12_9" BEL
        "u11/drs_fifo_rdata_reg_12_8" BEL "u11/drs_fifo_rdata_reg_12_7" BEL
        "u11/drs_fifo_rdata_reg_12_6" BEL "u11/drs_fifo_rdata_reg_12_5" BEL
        "u11/drs_fifo_rdata_reg_12_4" BEL "u11/drs_fifo_rdata_reg_12_3" BEL
        "u11/drs_fifo_rdata_reg_12_2" BEL "u11/drs_fifo_rdata_reg_12_1" BEL
        "u11/drs_fifo_rdata_reg_12_0" BEL "u11/drs_fifo_rdata_reg_16_11" BEL
        "u11/drs_fifo_rdata_reg_16_10" BEL "u11/drs_fifo_rdata_reg_16_9" BEL
        "u11/drs_fifo_rdata_reg_16_8" BEL "u11/drs_fifo_rdata_reg_16_7" BEL
        "u11/drs_fifo_rdata_reg_16_6" BEL "u11/drs_fifo_rdata_reg_16_5" BEL
        "u11/drs_fifo_rdata_reg_16_4" BEL "u11/drs_fifo_rdata_reg_16_3" BEL
        "u11/drs_fifo_rdata_reg_16_2" BEL "u11/drs_fifo_rdata_reg_16_1" BEL
        "u11/drs_fifo_rdata_reg_16_0" BEL "u11/drs_fifo_rdata_reg_17_11" BEL
        "u11/drs_fifo_rdata_reg_17_10" BEL "u11/drs_fifo_rdata_reg_17_9" BEL
        "u11/drs_fifo_rdata_reg_17_8" BEL "u11/drs_fifo_rdata_reg_17_7" BEL
        "u11/drs_fifo_rdata_reg_17_6" BEL "u11/drs_fifo_rdata_reg_17_5" BEL
        "u11/drs_fifo_rdata_reg_17_4" BEL "u11/drs_fifo_rdata_reg_17_3" BEL
        "u11/drs_fifo_rdata_reg_17_2" BEL "u11/drs_fifo_rdata_reg_17_1" BEL
        "u11/drs_fifo_rdata_reg_17_0" BEL "u11/drs_fifo_rdata_reg_15_11" BEL
        "u11/drs_fifo_rdata_reg_15_10" BEL "u11/drs_fifo_rdata_reg_15_9" BEL
        "u11/drs_fifo_rdata_reg_15_8" BEL "u11/drs_fifo_rdata_reg_15_7" BEL
        "u11/drs_fifo_rdata_reg_15_6" BEL "u11/drs_fifo_rdata_reg_15_5" BEL
        "u11/drs_fifo_rdata_reg_15_4" BEL "u11/drs_fifo_rdata_reg_15_3" BEL
        "u11/drs_fifo_rdata_reg_15_2" BEL "u11/drs_fifo_rdata_reg_15_1" BEL
        "u11/drs_fifo_rdata_reg_15_0" BEL "u11/drs_fifo_rdata_reg_19_11" BEL
        "u11/drs_fifo_rdata_reg_19_10" BEL "u11/drs_fifo_rdata_reg_19_9" BEL
        "u11/drs_fifo_rdata_reg_19_8" BEL "u11/drs_fifo_rdata_reg_19_7" BEL
        "u11/drs_fifo_rdata_reg_19_6" BEL "u11/drs_fifo_rdata_reg_19_5" BEL
        "u11/drs_fifo_rdata_reg_19_4" BEL "u11/drs_fifo_rdata_reg_19_3" BEL
        "u11/drs_fifo_rdata_reg_19_2" BEL "u11/drs_fifo_rdata_reg_19_1" BEL
        "u11/drs_fifo_rdata_reg_19_0" BEL "u11/drs_fifo_rdata_reg_20_11" BEL
        "u11/drs_fifo_rdata_reg_20_10" BEL "u11/drs_fifo_rdata_reg_20_9" BEL
        "u11/drs_fifo_rdata_reg_20_8" BEL "u11/drs_fifo_rdata_reg_20_7" BEL
        "u11/drs_fifo_rdata_reg_20_6" BEL "u11/drs_fifo_rdata_reg_20_5" BEL
        "u11/drs_fifo_rdata_reg_20_4" BEL "u11/drs_fifo_rdata_reg_20_3" BEL
        "u11/drs_fifo_rdata_reg_20_2" BEL "u11/drs_fifo_rdata_reg_20_1" BEL
        "u11/drs_fifo_rdata_reg_20_0" BEL "u11/drs_fifo_rdata_reg_18_11" BEL
        "u11/drs_fifo_rdata_reg_18_10" BEL "u11/drs_fifo_rdata_reg_18_9" BEL
        "u11/drs_fifo_rdata_reg_18_8" BEL "u11/drs_fifo_rdata_reg_18_7" BEL
        "u11/drs_fifo_rdata_reg_18_6" BEL "u11/drs_fifo_rdata_reg_18_5" BEL
        "u11/drs_fifo_rdata_reg_18_4" BEL "u11/drs_fifo_rdata_reg_18_3" BEL
        "u11/drs_fifo_rdata_reg_18_2" BEL "u11/drs_fifo_rdata_reg_18_1" BEL
        "u11/drs_fifo_rdata_reg_18_0" BEL "u11/drs_fifo_rdata_reg_21_11" BEL
        "u11/drs_fifo_rdata_reg_21_10" BEL "u11/drs_fifo_rdata_reg_21_9" BEL
        "u11/drs_fifo_rdata_reg_21_8" BEL "u11/drs_fifo_rdata_reg_21_7" BEL
        "u11/drs_fifo_rdata_reg_21_6" BEL "u11/drs_fifo_rdata_reg_21_5" BEL
        "u11/drs_fifo_rdata_reg_21_4" BEL "u11/drs_fifo_rdata_reg_21_3" BEL
        "u11/drs_fifo_rdata_reg_21_2" BEL "u11/drs_fifo_rdata_reg_21_1" BEL
        "u11/drs_fifo_rdata_reg_21_0" BEL "u11/drs_fifo_rdata_reg_22_11" BEL
        "u11/drs_fifo_rdata_reg_22_10" BEL "u11/drs_fifo_rdata_reg_22_9" BEL
        "u11/drs_fifo_rdata_reg_22_8" BEL "u11/drs_fifo_rdata_reg_22_7" BEL
        "u11/drs_fifo_rdata_reg_22_6" BEL "u11/drs_fifo_rdata_reg_22_5" BEL
        "u11/drs_fifo_rdata_reg_22_4" BEL "u11/drs_fifo_rdata_reg_22_3" BEL
        "u11/drs_fifo_rdata_reg_22_2" BEL "u11/drs_fifo_rdata_reg_22_1" BEL
        "u11/drs_fifo_rdata_reg_22_0" BEL "u11/drs_fifo_rdata_reg_24_11" BEL
        "u11/drs_fifo_rdata_reg_24_10" BEL "u11/drs_fifo_rdata_reg_24_9" BEL
        "u11/drs_fifo_rdata_reg_24_8" BEL "u11/drs_fifo_rdata_reg_24_7" BEL
        "u11/drs_fifo_rdata_reg_24_6" BEL "u11/drs_fifo_rdata_reg_24_5" BEL
        "u11/drs_fifo_rdata_reg_24_4" BEL "u11/drs_fifo_rdata_reg_24_3" BEL
        "u11/drs_fifo_rdata_reg_24_2" BEL "u11/drs_fifo_rdata_reg_24_1" BEL
        "u11/drs_fifo_rdata_reg_24_0" BEL "u11/drs_fifo_rdata_reg_25_11" BEL
        "u11/drs_fifo_rdata_reg_25_10" BEL "u11/drs_fifo_rdata_reg_25_9" BEL
        "u11/drs_fifo_rdata_reg_25_8" BEL "u11/drs_fifo_rdata_reg_25_7" BEL
        "u11/drs_fifo_rdata_reg_25_6" BEL "u11/drs_fifo_rdata_reg_25_5" BEL
        "u11/drs_fifo_rdata_reg_25_4" BEL "u11/drs_fifo_rdata_reg_25_3" BEL
        "u11/drs_fifo_rdata_reg_25_2" BEL "u11/drs_fifo_rdata_reg_25_1" BEL
        "u11/drs_fifo_rdata_reg_25_0" BEL "u11/drs_fifo_rdata_reg_23_11" BEL
        "u11/drs_fifo_rdata_reg_23_10" BEL "u11/drs_fifo_rdata_reg_23_9" BEL
        "u11/drs_fifo_rdata_reg_23_8" BEL "u11/drs_fifo_rdata_reg_23_7" BEL
        "u11/drs_fifo_rdata_reg_23_6" BEL "u11/drs_fifo_rdata_reg_23_5" BEL
        "u11/drs_fifo_rdata_reg_23_4" BEL "u11/drs_fifo_rdata_reg_23_3" BEL
        "u11/drs_fifo_rdata_reg_23_2" BEL "u11/drs_fifo_rdata_reg_23_1" BEL
        "u11/drs_fifo_rdata_reg_23_0" BEL "u11/drs_fifo_rdata_reg_27_11" BEL
        "u11/drs_fifo_rdata_reg_27_10" BEL "u11/drs_fifo_rdata_reg_27_9" BEL
        "u11/drs_fifo_rdata_reg_27_8" BEL "u11/drs_fifo_rdata_reg_27_7" BEL
        "u11/drs_fifo_rdata_reg_27_6" BEL "u11/drs_fifo_rdata_reg_27_5" BEL
        "u11/drs_fifo_rdata_reg_27_4" BEL "u11/drs_fifo_rdata_reg_27_3" BEL
        "u11/drs_fifo_rdata_reg_27_2" BEL "u11/drs_fifo_rdata_reg_27_1" BEL
        "u11/drs_fifo_rdata_reg_27_0" BEL "u11/drs_fifo_rdata_reg_28_11" BEL
        "u11/drs_fifo_rdata_reg_28_10" BEL "u11/drs_fifo_rdata_reg_28_9" BEL
        "u11/drs_fifo_rdata_reg_28_8" BEL "u11/drs_fifo_rdata_reg_28_7" BEL
        "u11/drs_fifo_rdata_reg_28_6" BEL "u11/drs_fifo_rdata_reg_28_5" BEL
        "u11/drs_fifo_rdata_reg_28_4" BEL "u11/drs_fifo_rdata_reg_28_3" BEL
        "u11/drs_fifo_rdata_reg_28_2" BEL "u11/drs_fifo_rdata_reg_28_1" BEL
        "u11/drs_fifo_rdata_reg_28_0" BEL "u11/drs_fifo_rdata_reg_26_11" BEL
        "u11/drs_fifo_rdata_reg_26_10" BEL "u11/drs_fifo_rdata_reg_26_9" BEL
        "u11/drs_fifo_rdata_reg_26_8" BEL "u11/drs_fifo_rdata_reg_26_7" BEL
        "u11/drs_fifo_rdata_reg_26_6" BEL "u11/drs_fifo_rdata_reg_26_5" BEL
        "u11/drs_fifo_rdata_reg_26_4" BEL "u11/drs_fifo_rdata_reg_26_3" BEL
        "u11/drs_fifo_rdata_reg_26_2" BEL "u11/drs_fifo_rdata_reg_26_1" BEL
        "u11/drs_fifo_rdata_reg_26_0" BEL "u11/drs_fifo_rdata_reg_30_11" BEL
        "u11/drs_fifo_rdata_reg_30_10" BEL "u11/drs_fifo_rdata_reg_30_9" BEL
        "u11/drs_fifo_rdata_reg_30_8" BEL "u11/drs_fifo_rdata_reg_30_7" BEL
        "u11/drs_fifo_rdata_reg_30_6" BEL "u11/drs_fifo_rdata_reg_30_5" BEL
        "u11/drs_fifo_rdata_reg_30_4" BEL "u11/drs_fifo_rdata_reg_30_3" BEL
        "u11/drs_fifo_rdata_reg_30_2" BEL "u11/drs_fifo_rdata_reg_30_1" BEL
        "u11/drs_fifo_rdata_reg_30_0" BEL "u11/drs_fifo_rdata_reg_29_11" BEL
        "u11/drs_fifo_rdata_reg_29_10" BEL "u11/drs_fifo_rdata_reg_29_9" BEL
        "u11/drs_fifo_rdata_reg_29_8" BEL "u11/drs_fifo_rdata_reg_29_7" BEL
        "u11/drs_fifo_rdata_reg_29_6" BEL "u11/drs_fifo_rdata_reg_29_5" BEL
        "u11/drs_fifo_rdata_reg_29_4" BEL "u11/drs_fifo_rdata_reg_29_3" BEL
        "u11/drs_fifo_rdata_reg_29_2" BEL "u11/drs_fifo_rdata_reg_29_1" BEL
        "u11/drs_fifo_rdata_reg_29_0" BEL "u12/u1/srl16e_dram_fifo_write" BEL
        "u12/u1/srl16e_header" BEL "u12/u1/cnt_0" BEL
        "u12/u1/dram_fifo_waddr_reg_10" BEL "u12/u1/dram_fifo_waddr_reg_9" BEL
        "u12/u1/dram_fifo_waddr_reg_8" BEL "u12/u1/dram_fifo_waddr_reg_7" BEL
        "u12/u1/dram_fifo_waddr_reg_6" BEL "u12/u1/dram_fifo_waddr_reg_5" BEL
        "u12/u1/dram_fifo_waddr_reg_4" BEL "u12/u1/dram_fifo_waddr_reg_3" BEL
        "u12/u1/dram_fifo_waddr_reg_2" BEL "u12/u1/dram_fifo_waddr_reg_1" BEL
        "u12/u1/dram_fifo_waddr_reg_0" BEL "u12/u1/done_cnt_9" BEL
        "u12/u1/done_cnt_8" BEL "u12/u1/done_cnt_7" BEL "u12/u1/done_cnt_6"
        BEL "u12/u1/done_cnt_5" BEL "u12/u1/done_cnt_3" BEL
        "u12/u1/done_cnt_2" BEL "u12/u1/done_cnt_4" BEL "u12/u1/done_cnt_1"
        BEL "u12/u1/done_cnt_0" BEL "u12/u1/cnt_9" BEL "u12/u1/cnt_7" BEL
        "u12/u1/cnt_6" BEL "u12/u1/cnt_8" BEL "u12/u1/cnt_5" BEL
        "u12/u1/cnt_4" BEL "u12/u1/cnt_3" BEL "u12/u1/cnt_2" BEL
        "u12/u1/cnt_1" BEL "u12/u1/local_trig_number_31" BEL
        "u12/u1/local_trig_number_30" BEL "u12/u1/local_trig_number_29" BEL
        "u12/u1/local_trig_number_28" BEL "u12/u1/local_trig_number_27" BEL
        "u12/u1/local_trig_number_26" BEL "u12/u1/local_trig_number_25" BEL
        "u12/u1/local_trig_number_24" BEL "u12/u1/local_trig_number_23" BEL
        "u12/u1/local_trig_number_22" BEL "u12/u1/local_trig_number_21" BEL
        "u12/u1/local_trig_number_20" BEL "u12/u1/local_trig_number_19" BEL
        "u12/u1/local_trig_number_18" BEL "u12/u1/local_trig_number_17" BEL
        "u12/u1/local_trig_number_16" BEL "u12/u1/local_trig_number_15" BEL
        "u12/u1/local_trig_number_14" BEL "u12/u1/local_trig_number_13" BEL
        "u12/u1/local_trig_number_12" BEL "u12/u1/local_trig_number_11" BEL
        "u12/u1/local_trig_number_10" BEL "u12/u1/local_trig_number_9" BEL
        "u12/u1/local_trig_number_8" BEL "u12/u1/local_trig_number_7" BEL
        "u12/u1/local_trig_number_6" BEL "u12/u1/local_trig_number_5" BEL
        "u12/u1/local_trig_number_4" BEL "u12/u1/local_trig_number_3" BEL
        "u12/u1/local_trig_number_2" BEL "u12/u1/local_trig_number_1" BEL
        "u12/u1/local_trig_number_0" BEL "u12/u1/drs_fifo_raddr_reg_9" BEL
        "u12/u1/drs_fifo_raddr_reg_8" BEL "u12/u1/drs_fifo_raddr_reg_7" BEL
        "u12/u1/drs_fifo_raddr_reg_6" BEL "u12/u1/drs_fifo_raddr_reg_5" BEL
        "u12/u1/drs_fifo_raddr_reg_4" BEL "u12/u1/drs_fifo_raddr_reg_3" BEL
        "u12/u1/drs_fifo_raddr_reg_2" BEL "u12/u1/drs_fifo_raddr_reg_1" BEL
        "u12/u1/drs_fifo_raddr_reg_0" BEL "u12/u1/dram_fifo_wdata_reg_507" BEL
        "u12/u1/dram_fifo_wdata_reg_506" BEL "u12/u1/dram_fifo_wdata_reg_505"
        BEL "u12/u1/dram_fifo_wdata_reg_504" BEL
        "u12/u1/dram_fifo_wdata_reg_503" BEL "u12/u1/dram_fifo_wdata_reg_502"
        BEL "u12/u1/dram_fifo_wdata_reg_501" BEL
        "u12/u1/dram_fifo_wdata_reg_500" BEL "u12/u1/dram_fifo_wdata_reg_499"
        BEL "u12/u1/dram_fifo_wdata_reg_498" BEL
        "u12/u1/dram_fifo_wdata_reg_497" BEL "u12/u1/dram_fifo_wdata_reg_496"
        BEL "u12/u1/dram_fifo_wdata_reg_491" BEL
        "u12/u1/dram_fifo_wdata_reg_490" BEL "u12/u1/dram_fifo_wdata_reg_489"
        BEL "u12/u1/dram_fifo_wdata_reg_488" BEL
        "u12/u1/dram_fifo_wdata_reg_487" BEL "u12/u1/dram_fifo_wdata_reg_486"
        BEL "u12/u1/dram_fifo_wdata_reg_485" BEL
        "u12/u1/dram_fifo_wdata_reg_484" BEL "u12/u1/dram_fifo_wdata_reg_483"
        BEL "u12/u1/dram_fifo_wdata_reg_482" BEL
        "u12/u1/dram_fifo_wdata_reg_481" BEL "u12/u1/dram_fifo_wdata_reg_480"
        BEL "u12/u1/dram_fifo_wdata_reg_475" BEL
        "u12/u1/dram_fifo_wdata_reg_474" BEL "u12/u1/dram_fifo_wdata_reg_473"
        BEL "u12/u1/dram_fifo_wdata_reg_472" BEL
        "u12/u1/dram_fifo_wdata_reg_471" BEL "u12/u1/dram_fifo_wdata_reg_470"
        BEL "u12/u1/dram_fifo_wdata_reg_469" BEL
        "u12/u1/dram_fifo_wdata_reg_468" BEL "u12/u1/dram_fifo_wdata_reg_467"
        BEL "u12/u1/dram_fifo_wdata_reg_466" BEL
        "u12/u1/dram_fifo_wdata_reg_465" BEL "u12/u1/dram_fifo_wdata_reg_464"
        BEL "u12/u1/dram_fifo_wdata_reg_459" BEL
        "u12/u1/dram_fifo_wdata_reg_458" BEL "u12/u1/dram_fifo_wdata_reg_457"
        BEL "u12/u1/dram_fifo_wdata_reg_456" BEL
        "u12/u1/dram_fifo_wdata_reg_455" BEL "u12/u1/dram_fifo_wdata_reg_454"
        BEL "u12/u1/dram_fifo_wdata_reg_453" BEL
        "u12/u1/dram_fifo_wdata_reg_452" BEL "u12/u1/dram_fifo_wdata_reg_451"
        BEL "u12/u1/dram_fifo_wdata_reg_450" BEL
        "u12/u1/dram_fifo_wdata_reg_449" BEL "u12/u1/dram_fifo_wdata_reg_448"
        BEL "u12/u1/dram_fifo_wdata_reg_443" BEL
        "u12/u1/dram_fifo_wdata_reg_442" BEL "u12/u1/dram_fifo_wdata_reg_441"
        BEL "u12/u1/dram_fifo_wdata_reg_440" BEL
        "u12/u1/dram_fifo_wdata_reg_439" BEL "u12/u1/dram_fifo_wdata_reg_438"
        BEL "u12/u1/dram_fifo_wdata_reg_437" BEL
        "u12/u1/dram_fifo_wdata_reg_436" BEL "u12/u1/dram_fifo_wdata_reg_435"
        BEL "u12/u1/dram_fifo_wdata_reg_434" BEL
        "u12/u1/dram_fifo_wdata_reg_433" BEL "u12/u1/dram_fifo_wdata_reg_432"
        BEL "u12/u1/dram_fifo_wdata_reg_427" BEL
        "u12/u1/dram_fifo_wdata_reg_426" BEL "u12/u1/dram_fifo_wdata_reg_425"
        BEL "u12/u1/dram_fifo_wdata_reg_424" BEL
        "u12/u1/dram_fifo_wdata_reg_423" BEL "u12/u1/dram_fifo_wdata_reg_422"
        BEL "u12/u1/dram_fifo_wdata_reg_421" BEL
        "u12/u1/dram_fifo_wdata_reg_420" BEL "u12/u1/dram_fifo_wdata_reg_419"
        BEL "u12/u1/dram_fifo_wdata_reg_418" BEL
        "u12/u1/dram_fifo_wdata_reg_417" BEL "u12/u1/dram_fifo_wdata_reg_416"
        BEL "u12/u1/dram_fifo_wdata_reg_411" BEL
        "u12/u1/dram_fifo_wdata_reg_410" BEL "u12/u1/dram_fifo_wdata_reg_409"
        BEL "u12/u1/dram_fifo_wdata_reg_408" BEL
        "u12/u1/dram_fifo_wdata_reg_407" BEL "u12/u1/dram_fifo_wdata_reg_406"
        BEL "u12/u1/dram_fifo_wdata_reg_405" BEL
        "u12/u1/dram_fifo_wdata_reg_404" BEL "u12/u1/dram_fifo_wdata_reg_403"
        BEL "u12/u1/dram_fifo_wdata_reg_402" BEL
        "u12/u1/dram_fifo_wdata_reg_401" BEL "u12/u1/dram_fifo_wdata_reg_400"
        BEL "u12/u1/dram_fifo_wdata_reg_395" BEL
        "u12/u1/dram_fifo_wdata_reg_394" BEL "u12/u1/dram_fifo_wdata_reg_393"
        BEL "u12/u1/dram_fifo_wdata_reg_392" BEL
        "u12/u1/dram_fifo_wdata_reg_391" BEL "u12/u1/dram_fifo_wdata_reg_390"
        BEL "u12/u1/dram_fifo_wdata_reg_389" BEL
        "u12/u1/dram_fifo_wdata_reg_388" BEL "u12/u1/dram_fifo_wdata_reg_387"
        BEL "u12/u1/dram_fifo_wdata_reg_386" BEL
        "u12/u1/dram_fifo_wdata_reg_385" BEL "u12/u1/dram_fifo_wdata_reg_384"
        BEL "u12/u1/dram_fifo_wdata_reg_379" BEL
        "u12/u1/dram_fifo_wdata_reg_378" BEL "u12/u1/dram_fifo_wdata_reg_377"
        BEL "u12/u1/dram_fifo_wdata_reg_376" BEL
        "u12/u1/dram_fifo_wdata_reg_375" BEL "u12/u1/dram_fifo_wdata_reg_374"
        BEL "u12/u1/dram_fifo_wdata_reg_373" BEL
        "u12/u1/dram_fifo_wdata_reg_372" BEL "u12/u1/dram_fifo_wdata_reg_371"
        BEL "u12/u1/dram_fifo_wdata_reg_370" BEL
        "u12/u1/dram_fifo_wdata_reg_369" BEL "u12/u1/dram_fifo_wdata_reg_368"
        BEL "u12/u1/dram_fifo_wdata_reg_363" BEL
        "u12/u1/dram_fifo_wdata_reg_362" BEL "u12/u1/dram_fifo_wdata_reg_361"
        BEL "u12/u1/dram_fifo_wdata_reg_360" BEL
        "u12/u1/dram_fifo_wdata_reg_359" BEL "u12/u1/dram_fifo_wdata_reg_358"
        BEL "u12/u1/dram_fifo_wdata_reg_357" BEL
        "u12/u1/dram_fifo_wdata_reg_356" BEL "u12/u1/dram_fifo_wdata_reg_355"
        BEL "u12/u1/dram_fifo_wdata_reg_354" BEL
        "u12/u1/dram_fifo_wdata_reg_353" BEL "u12/u1/dram_fifo_wdata_reg_352"
        BEL "u12/u1/dram_fifo_wdata_reg_347" BEL
        "u12/u1/dram_fifo_wdata_reg_346" BEL "u12/u1/dram_fifo_wdata_reg_345"
        BEL "u12/u1/dram_fifo_wdata_reg_344" BEL
        "u12/u1/dram_fifo_wdata_reg_343" BEL "u12/u1/dram_fifo_wdata_reg_342"
        BEL "u12/u1/dram_fifo_wdata_reg_341" BEL
        "u12/u1/dram_fifo_wdata_reg_340" BEL "u12/u1/dram_fifo_wdata_reg_339"
        BEL "u12/u1/dram_fifo_wdata_reg_338" BEL
        "u12/u1/dram_fifo_wdata_reg_337" BEL "u12/u1/dram_fifo_wdata_reg_336"
        BEL "u12/u1/dram_fifo_wdata_reg_331" BEL
        "u12/u1/dram_fifo_wdata_reg_330" BEL "u12/u1/dram_fifo_wdata_reg_329"
        BEL "u12/u1/dram_fifo_wdata_reg_328" BEL
        "u12/u1/dram_fifo_wdata_reg_327" BEL "u12/u1/dram_fifo_wdata_reg_326"
        BEL "u12/u1/dram_fifo_wdata_reg_325" BEL
        "u12/u1/dram_fifo_wdata_reg_324" BEL "u12/u1/dram_fifo_wdata_reg_323"
        BEL "u12/u1/dram_fifo_wdata_reg_322" BEL
        "u12/u1/dram_fifo_wdata_reg_321" BEL "u12/u1/dram_fifo_wdata_reg_320"
        BEL "u12/u1/dram_fifo_wdata_reg_315" BEL
        "u12/u1/dram_fifo_wdata_reg_314" BEL "u12/u1/dram_fifo_wdata_reg_313"
        BEL "u12/u1/dram_fifo_wdata_reg_312" BEL
        "u12/u1/dram_fifo_wdata_reg_311" BEL "u12/u1/dram_fifo_wdata_reg_310"
        BEL "u12/u1/dram_fifo_wdata_reg_309" BEL
        "u12/u1/dram_fifo_wdata_reg_308" BEL "u12/u1/dram_fifo_wdata_reg_307"
        BEL "u12/u1/dram_fifo_wdata_reg_306" BEL
        "u12/u1/dram_fifo_wdata_reg_305" BEL "u12/u1/dram_fifo_wdata_reg_304"
        BEL "u12/u1/dram_fifo_wdata_reg_299" BEL
        "u12/u1/dram_fifo_wdata_reg_298" BEL "u12/u1/dram_fifo_wdata_reg_297"
        BEL "u12/u1/dram_fifo_wdata_reg_296" BEL
        "u12/u1/dram_fifo_wdata_reg_295" BEL "u12/u1/dram_fifo_wdata_reg_294"
        BEL "u12/u1/dram_fifo_wdata_reg_293" BEL
        "u12/u1/dram_fifo_wdata_reg_292" BEL "u12/u1/dram_fifo_wdata_reg_291"
        BEL "u12/u1/dram_fifo_wdata_reg_290" BEL
        "u12/u1/dram_fifo_wdata_reg_289" BEL "u12/u1/dram_fifo_wdata_reg_288"
        BEL "u12/u1/dram_fifo_wdata_reg_283" BEL
        "u12/u1/dram_fifo_wdata_reg_282" BEL "u12/u1/dram_fifo_wdata_reg_281"
        BEL "u12/u1/dram_fifo_wdata_reg_280" BEL
        "u12/u1/dram_fifo_wdata_reg_279" BEL "u12/u1/dram_fifo_wdata_reg_278"
        BEL "u12/u1/dram_fifo_wdata_reg_277" BEL
        "u12/u1/dram_fifo_wdata_reg_276" BEL "u12/u1/dram_fifo_wdata_reg_275"
        BEL "u12/u1/dram_fifo_wdata_reg_274" BEL
        "u12/u1/dram_fifo_wdata_reg_273" BEL "u12/u1/dram_fifo_wdata_reg_272"
        BEL "u12/u1/dram_fifo_wdata_reg_271" BEL
        "u12/u1/dram_fifo_wdata_reg_270" BEL "u12/u1/dram_fifo_wdata_reg_269"
        BEL "u12/u1/dram_fifo_wdata_reg_268" BEL
        "u12/u1/dram_fifo_wdata_reg_267" BEL "u12/u1/dram_fifo_wdata_reg_266"
        BEL "u12/u1/dram_fifo_wdata_reg_265" BEL
        "u12/u1/dram_fifo_wdata_reg_264" BEL "u12/u1/dram_fifo_wdata_reg_263"
        BEL "u12/u1/dram_fifo_wdata_reg_262" BEL
        "u12/u1/dram_fifo_wdata_reg_261" BEL "u12/u1/dram_fifo_wdata_reg_260"
        BEL "u12/u1/dram_fifo_wdata_reg_259" BEL
        "u12/u1/dram_fifo_wdata_reg_258" BEL "u12/u1/dram_fifo_wdata_reg_257"
        BEL "u12/u1/dram_fifo_wdata_reg_256" BEL
        "u12/u1/dram_fifo_wdata_reg_255" BEL "u12/u1/dram_fifo_wdata_reg_254"
        BEL "u12/u1/dram_fifo_wdata_reg_253" BEL
        "u12/u1/dram_fifo_wdata_reg_252" BEL "u12/u1/dram_fifo_wdata_reg_251"
        BEL "u12/u1/dram_fifo_wdata_reg_250" BEL
        "u12/u1/dram_fifo_wdata_reg_249" BEL "u12/u1/dram_fifo_wdata_reg_248"
        BEL "u12/u1/dram_fifo_wdata_reg_247" BEL
        "u12/u1/dram_fifo_wdata_reg_246" BEL "u12/u1/dram_fifo_wdata_reg_245"
        BEL "u12/u1/dram_fifo_wdata_reg_244" BEL
        "u12/u1/dram_fifo_wdata_reg_243" BEL "u12/u1/dram_fifo_wdata_reg_242"
        BEL "u12/u1/dram_fifo_wdata_reg_241" BEL
        "u12/u1/dram_fifo_wdata_reg_240" BEL "u12/u1/dram_fifo_wdata_reg_239"
        BEL "u12/u1/dram_fifo_wdata_reg_238" BEL
        "u12/u1/dram_fifo_wdata_reg_237" BEL "u12/u1/dram_fifo_wdata_reg_236"
        BEL "u12/u1/dram_fifo_wdata_reg_235" BEL
        "u12/u1/dram_fifo_wdata_reg_234" BEL "u12/u1/dram_fifo_wdata_reg_233"
        BEL "u12/u1/dram_fifo_wdata_reg_232" BEL
        "u12/u1/dram_fifo_wdata_reg_231" BEL "u12/u1/dram_fifo_wdata_reg_230"
        BEL "u12/u1/dram_fifo_wdata_reg_229" BEL
        "u12/u1/dram_fifo_wdata_reg_228" BEL "u12/u1/dram_fifo_wdata_reg_227"
        BEL "u12/u1/dram_fifo_wdata_reg_226" BEL
        "u12/u1/dram_fifo_wdata_reg_225" BEL "u12/u1/dram_fifo_wdata_reg_224"
        BEL "u12/u1/dram_fifo_wdata_reg_222" BEL
        "u12/u1/dram_fifo_wdata_reg_221" BEL "u12/u1/dram_fifo_wdata_reg_220"
        BEL "u12/u1/dram_fifo_wdata_reg_219" BEL
        "u12/u1/dram_fifo_wdata_reg_218" BEL "u12/u1/dram_fifo_wdata_reg_217"
        BEL "u12/u1/dram_fifo_wdata_reg_216" BEL
        "u12/u1/dram_fifo_wdata_reg_215" BEL "u12/u1/dram_fifo_wdata_reg_214"
        BEL "u12/u1/dram_fifo_wdata_reg_213" BEL
        "u12/u1/dram_fifo_wdata_reg_212" BEL "u12/u1/dram_fifo_wdata_reg_211"
        BEL "u12/u1/dram_fifo_wdata_reg_210" BEL
        "u12/u1/dram_fifo_wdata_reg_209" BEL "u12/u1/dram_fifo_wdata_reg_208"
        BEL "u12/u1/dram_fifo_wdata_reg_207" BEL
        "u12/u1/dram_fifo_wdata_reg_206" BEL "u12/u1/dram_fifo_wdata_reg_205"
        BEL "u12/u1/dram_fifo_wdata_reg_204" BEL
        "u12/u1/dram_fifo_wdata_reg_203" BEL "u12/u1/dram_fifo_wdata_reg_202"
        BEL "u12/u1/dram_fifo_wdata_reg_201" BEL
        "u12/u1/dram_fifo_wdata_reg_200" BEL "u12/u1/dram_fifo_wdata_reg_199"
        BEL "u12/u1/dram_fifo_wdata_reg_198" BEL
        "u12/u1/dram_fifo_wdata_reg_197" BEL "u12/u1/dram_fifo_wdata_reg_196"
        BEL "u12/u1/dram_fifo_wdata_reg_195" BEL
        "u12/u1/dram_fifo_wdata_reg_194" BEL "u12/u1/dram_fifo_wdata_reg_193"
        BEL "u12/u1/dram_fifo_wdata_reg_192" BEL
        "u12/u1/dram_fifo_wdata_reg_191" BEL "u12/u1/dram_fifo_wdata_reg_190"
        BEL "u12/u1/dram_fifo_wdata_reg_189" BEL
        "u12/u1/dram_fifo_wdata_reg_188" BEL "u12/u1/dram_fifo_wdata_reg_187"
        BEL "u12/u1/dram_fifo_wdata_reg_186" BEL
        "u12/u1/dram_fifo_wdata_reg_185" BEL "u12/u1/dram_fifo_wdata_reg_184"
        BEL "u12/u1/dram_fifo_wdata_reg_183" BEL
        "u12/u1/dram_fifo_wdata_reg_182" BEL "u12/u1/dram_fifo_wdata_reg_181"
        BEL "u12/u1/dram_fifo_wdata_reg_180" BEL
        "u12/u1/dram_fifo_wdata_reg_179" BEL "u12/u1/dram_fifo_wdata_reg_178"
        BEL "u12/u1/dram_fifo_wdata_reg_177" BEL
        "u12/u1/dram_fifo_wdata_reg_176" BEL "u12/u1/dram_fifo_wdata_reg_175"
        BEL "u12/u1/dram_fifo_wdata_reg_174" BEL
        "u12/u1/dram_fifo_wdata_reg_173" BEL "u12/u1/dram_fifo_wdata_reg_172"
        BEL "u12/u1/dram_fifo_wdata_reg_171" BEL
        "u12/u1/dram_fifo_wdata_reg_170" BEL "u12/u1/dram_fifo_wdata_reg_169"
        BEL "u12/u1/dram_fifo_wdata_reg_168" BEL
        "u12/u1/dram_fifo_wdata_reg_167" BEL "u12/u1/dram_fifo_wdata_reg_166"
        BEL "u12/u1/dram_fifo_wdata_reg_165" BEL
        "u12/u1/dram_fifo_wdata_reg_164" BEL "u12/u1/dram_fifo_wdata_reg_163"
        BEL "u12/u1/dram_fifo_wdata_reg_162" BEL
        "u12/u1/dram_fifo_wdata_reg_161" BEL "u12/u1/dram_fifo_wdata_reg_160"
        BEL "u12/u1/dram_fifo_wdata_reg_159" BEL
        "u12/u1/dram_fifo_wdata_reg_158" BEL "u12/u1/dram_fifo_wdata_reg_157"
        BEL "u12/u1/dram_fifo_wdata_reg_156" BEL
        "u12/u1/dram_fifo_wdata_reg_155" BEL "u12/u1/dram_fifo_wdata_reg_154"
        BEL "u12/u1/dram_fifo_wdata_reg_153" BEL
        "u12/u1/dram_fifo_wdata_reg_152" BEL "u12/u1/dram_fifo_wdata_reg_151"
        BEL "u12/u1/dram_fifo_wdata_reg_150" BEL
        "u12/u1/dram_fifo_wdata_reg_149" BEL "u12/u1/dram_fifo_wdata_reg_148"
        BEL "u12/u1/dram_fifo_wdata_reg_147" BEL
        "u12/u1/dram_fifo_wdata_reg_146" BEL "u12/u1/dram_fifo_wdata_reg_145"
        BEL "u12/u1/dram_fifo_wdata_reg_144" BEL
        "u12/u1/dram_fifo_wdata_reg_143" BEL "u12/u1/dram_fifo_wdata_reg_142"
        BEL "u12/u1/dram_fifo_wdata_reg_141" BEL
        "u12/u1/dram_fifo_wdata_reg_140" BEL "u12/u1/dram_fifo_wdata_reg_139"
        BEL "u12/u1/dram_fifo_wdata_reg_138" BEL
        "u12/u1/dram_fifo_wdata_reg_137" BEL "u12/u1/dram_fifo_wdata_reg_136"
        BEL "u12/u1/dram_fifo_wdata_reg_135" BEL
        "u12/u1/dram_fifo_wdata_reg_134" BEL "u12/u1/dram_fifo_wdata_reg_133"
        BEL "u12/u1/dram_fifo_wdata_reg_132" BEL
        "u12/u1/dram_fifo_wdata_reg_131" BEL "u12/u1/dram_fifo_wdata_reg_130"
        BEL "u12/u1/dram_fifo_wdata_reg_129" BEL
        "u12/u1/dram_fifo_wdata_reg_128" BEL "u12/u1/dram_fifo_wdata_reg_127"
        BEL "u12/u1/dram_fifo_wdata_reg_126" BEL
        "u12/u1/dram_fifo_wdata_reg_125" BEL "u12/u1/dram_fifo_wdata_reg_124"
        BEL "u12/u1/dram_fifo_wdata_reg_123" BEL
        "u12/u1/dram_fifo_wdata_reg_122" BEL "u12/u1/dram_fifo_wdata_reg_121"
        BEL "u12/u1/dram_fifo_wdata_reg_120" BEL
        "u12/u1/dram_fifo_wdata_reg_119" BEL "u12/u1/dram_fifo_wdata_reg_118"
        BEL "u12/u1/dram_fifo_wdata_reg_117" BEL
        "u12/u1/dram_fifo_wdata_reg_116" BEL "u12/u1/dram_fifo_wdata_reg_115"
        BEL "u12/u1/dram_fifo_wdata_reg_114" BEL
        "u12/u1/dram_fifo_wdata_reg_113" BEL "u12/u1/dram_fifo_wdata_reg_112"
        BEL "u12/u1/dram_fifo_wdata_reg_111" BEL
        "u12/u1/dram_fifo_wdata_reg_110" BEL "u12/u1/dram_fifo_wdata_reg_109"
        BEL "u12/u1/dram_fifo_wdata_reg_108" BEL
        "u12/u1/dram_fifo_wdata_reg_107" BEL "u12/u1/dram_fifo_wdata_reg_106"
        BEL "u12/u1/dram_fifo_wdata_reg_105" BEL
        "u12/u1/dram_fifo_wdata_reg_104" BEL "u12/u1/dram_fifo_wdata_reg_103"
        BEL "u12/u1/dram_fifo_wdata_reg_102" BEL
        "u12/u1/dram_fifo_wdata_reg_101" BEL "u12/u1/dram_fifo_wdata_reg_100"
        BEL "u12/u1/dram_fifo_wdata_reg_99" BEL
        "u12/u1/dram_fifo_wdata_reg_98" BEL "u12/u1/dram_fifo_wdata_reg_97"
        BEL "u12/u1/dram_fifo_wdata_reg_96" BEL
        "u12/u1/dram_fifo_wdata_reg_94" BEL "u12/u1/dram_fifo_wdata_reg_93"
        BEL "u12/u1/dram_fifo_wdata_reg_92" BEL
        "u12/u1/dram_fifo_wdata_reg_91" BEL "u12/u1/dram_fifo_wdata_reg_90"
        BEL "u12/u1/dram_fifo_wdata_reg_89" BEL
        "u12/u1/dram_fifo_wdata_reg_88" BEL "u12/u1/dram_fifo_wdata_reg_87"
        BEL "u12/u1/dram_fifo_wdata_reg_86" BEL
        "u12/u1/dram_fifo_wdata_reg_85" BEL "u12/u1/dram_fifo_wdata_reg_84"
        BEL "u12/u1/dram_fifo_wdata_reg_83" BEL
        "u12/u1/dram_fifo_wdata_reg_82" BEL "u12/u1/dram_fifo_wdata_reg_81"
        BEL "u12/u1/dram_fifo_wdata_reg_80" BEL
        "u12/u1/dram_fifo_wdata_reg_79" BEL "u12/u1/dram_fifo_wdata_reg_78"
        BEL "u12/u1/dram_fifo_wdata_reg_77" BEL
        "u12/u1/dram_fifo_wdata_reg_76" BEL "u12/u1/dram_fifo_wdata_reg_75"
        BEL "u12/u1/dram_fifo_wdata_reg_74" BEL
        "u12/u1/dram_fifo_wdata_reg_73" BEL "u12/u1/dram_fifo_wdata_reg_72"
        BEL "u12/u1/dram_fifo_wdata_reg_71" BEL
        "u12/u1/dram_fifo_wdata_reg_70" BEL "u12/u1/dram_fifo_wdata_reg_69"
        BEL "u12/u1/dram_fifo_wdata_reg_68" BEL
        "u12/u1/dram_fifo_wdata_reg_67" BEL "u12/u1/dram_fifo_wdata_reg_66"
        BEL "u12/u1/dram_fifo_wdata_reg_65" BEL
        "u12/u1/dram_fifo_wdata_reg_64" BEL "u12/u1/dram_fifo_wdata_reg_63"
        BEL "u12/u1/dram_fifo_wdata_reg_62" BEL
        "u12/u1/dram_fifo_wdata_reg_61" BEL "u12/u1/dram_fifo_wdata_reg_60"
        BEL "u12/u1/dram_fifo_wdata_reg_59" BEL
        "u12/u1/dram_fifo_wdata_reg_58" BEL "u12/u1/dram_fifo_wdata_reg_57"
        BEL "u12/u1/dram_fifo_wdata_reg_56" BEL
        "u12/u1/dram_fifo_wdata_reg_55" BEL "u12/u1/dram_fifo_wdata_reg_54"
        BEL "u12/u1/dram_fifo_wdata_reg_53" BEL
        "u12/u1/dram_fifo_wdata_reg_52" BEL "u12/u1/dram_fifo_wdata_reg_51"
        BEL "u12/u1/dram_fifo_wdata_reg_50" BEL
        "u12/u1/dram_fifo_wdata_reg_49" BEL "u12/u1/dram_fifo_wdata_reg_48"
        BEL "u12/u1/dram_fifo_wdata_reg_47" BEL
        "u12/u1/dram_fifo_wdata_reg_46" BEL "u12/u1/dram_fifo_wdata_reg_45"
        BEL "u12/u1/dram_fifo_wdata_reg_44" BEL
        "u12/u1/dram_fifo_wdata_reg_43" BEL "u12/u1/dram_fifo_wdata_reg_42"
        BEL "u12/u1/dram_fifo_wdata_reg_41" BEL
        "u12/u1/dram_fifo_wdata_reg_40" BEL "u12/u1/dram_fifo_wdata_reg_39"
        BEL "u12/u1/dram_fifo_wdata_reg_38" BEL
        "u12/u1/dram_fifo_wdata_reg_37" BEL "u12/u1/dram_fifo_wdata_reg_36"
        BEL "u12/u1/dram_fifo_wdata_reg_35" BEL
        "u12/u1/dram_fifo_wdata_reg_34" BEL "u12/u1/dram_fifo_wdata_reg_33"
        BEL "u12/u1/dram_fifo_wdata_reg_32" BEL
        "u12/u1/dram_fifo_wdata_reg_27" BEL "u12/u1/dram_fifo_wdata_reg_26"
        BEL "u12/u1/dram_fifo_wdata_reg_25" BEL
        "u12/u1/dram_fifo_wdata_reg_24" BEL "u12/u1/dram_fifo_wdata_reg_23"
        BEL "u12/u1/dram_fifo_wdata_reg_22" BEL
        "u12/u1/dram_fifo_wdata_reg_21" BEL "u12/u1/dram_fifo_wdata_reg_20"
        BEL "u12/u1/dram_fifo_wdata_reg_19" BEL
        "u12/u1/dram_fifo_wdata_reg_18" BEL "u12/u1/dram_fifo_wdata_reg_17"
        BEL "u12/u1/dram_fifo_wdata_reg_16" BEL
        "u12/u1/dram_fifo_wdata_reg_11" BEL "u12/u1/dram_fifo_wdata_reg_10"
        BEL "u12/u1/dram_fifo_wdata_reg_9" BEL "u12/u1/dram_fifo_wdata_reg_8"
        BEL "u12/u1/dram_fifo_wdata_reg_7" BEL "u12/u1/dram_fifo_wdata_reg_6"
        BEL "u12/u1/dram_fifo_wdata_reg_5" BEL "u12/u1/dram_fifo_wdata_reg_4"
        BEL "u12/u1/dram_fifo_wdata_reg_3" BEL "u12/u1/dram_fifo_wdata_reg_2"
        BEL "u12/u1/dram_fifo_wdata_reg_1" BEL "u12/u1/dram_fifo_wdata_reg_0"
        BEL "u12/u1/drs_daq_done" BEL "u12/u1/add_dram_fifo_cnt_reg" BEL
        "u12/u1/clr" BEL "u12/u1/drs_run" BEL "u12/u1/dreset" BEL
        "u12/u1/ddrs_on" BEL "u12/u1/local_trig_ftime_6" BEL
        "u12/u1/local_trig_ftime_5" BEL "u12/u1/local_trig_ftime_4" BEL
        "u12/u1/local_trig_ftime_3" BEL "u12/u1/local_trig_ftime_2" BEL
        "u12/u1/local_trig_ftime_1" BEL "u12/u1/local_trig_ftime_0" BEL
        "u12/u1/local_trig_ctime_47" BEL "u12/u1/local_trig_ctime_46" BEL
        "u12/u1/local_trig_ctime_45" BEL "u12/u1/local_trig_ctime_44" BEL
        "u12/u1/local_trig_ctime_43" BEL "u12/u1/local_trig_ctime_42" BEL
        "u12/u1/local_trig_ctime_41" BEL "u12/u1/local_trig_ctime_40" BEL
        "u12/u1/local_trig_ctime_39" BEL "u12/u1/local_trig_ctime_38" BEL
        "u12/u1/local_trig_ctime_37" BEL "u12/u1/local_trig_ctime_36" BEL
        "u12/u1/local_trig_ctime_35" BEL "u12/u1/local_trig_ctime_34" BEL
        "u12/u1/local_trig_ctime_33" BEL "u12/u1/local_trig_ctime_32" BEL
        "u12/u1/local_trig_ctime_31" BEL "u12/u1/local_trig_ctime_30" BEL
        "u12/u1/local_trig_ctime_29" BEL "u12/u1/local_trig_ctime_28" BEL
        "u12/u1/local_trig_ctime_27" BEL "u12/u1/local_trig_ctime_26" BEL
        "u12/u1/local_trig_ctime_25" BEL "u12/u1/local_trig_ctime_24" BEL
        "u12/u1/local_trig_ctime_23" BEL "u12/u1/local_trig_ctime_22" BEL
        "u12/u1/local_trig_ctime_21" BEL "u12/u1/local_trig_ctime_20" BEL
        "u12/u1/local_trig_ctime_19" BEL "u12/u1/local_trig_ctime_18" BEL
        "u12/u1/local_trig_ctime_17" BEL "u12/u1/local_trig_ctime_16" BEL
        "u12/u1/local_trig_ctime_15" BEL "u12/u1/local_trig_ctime_14" BEL
        "u12/u1/local_trig_ctime_13" BEL "u12/u1/local_trig_ctime_12" BEL
        "u12/u1/local_trig_ctime_11" BEL "u12/u1/local_trig_ctime_10" BEL
        "u12/u1/local_trig_ctime_9" BEL "u12/u1/local_trig_ctime_8" BEL
        "u12/u1/local_trig_ctime_7" BEL "u12/u1/local_trig_ctime_6" BEL
        "u12/u1/local_trig_ctime_5" BEL "u12/u1/local_trig_ctime_4" BEL
        "u12/u1/local_trig_ctime_3" BEL "u12/u1/local_trig_ctime_2" BEL
        "u12/u1/local_trig_ctime_1" BEL "u12/u1/local_trig_ctime_0" BEL
        "u12/u2/data_fifo_cnt_4" BEL "u12/u2/data_fifo_cnt_3" BEL
        "u12/u2/data_fifo_cnt_2" BEL "u12/u2/data_fifo_cnt_1" BEL
        "u12/u2/data_fifo_cnt_0" BEL "u12/u2/dram_fifo_cnt_6" BEL
        "u12/u2/dram_fifo_cnt_5" BEL "u12/u2/dram_fifo_cnt_4" BEL
        "u12/u2/dram_fifo_cnt_3" BEL "u12/u2/dram_fifo_cnt_2" BEL
        "u12/u2/dram_fifo_cnt_1" BEL "u12/u2/dram_fifo_cnt_0" BEL
        "u12/u2/data_size_reg_12" BEL "u12/u2/data_size_reg_11" BEL
        "u12/u2/data_size_reg_10" BEL "u12/u2/data_size_reg_9" BEL
        "u12/u2/data_size_reg_8" BEL "u12/u2/data_size_reg_7" BEL
        "u12/u2/data_size_reg_6" BEL "u12/u2/data_size_reg_5" BEL
        "u12/u2/data_size_reg_4" BEL "u12/u2/data_size_reg_3" BEL
        "u12/u2/data_size_reg_2" BEL "u12/u2/data_size_reg_1" BEL
        "u12/u2/data_size_reg_0" BEL "u12/u2/data_cnt_12" BEL
        "u12/u2/data_cnt_11" BEL "u12/u2/data_cnt_10" BEL "u12/u2/data_cnt_9"
        BEL "u12/u2/data_cnt_8" BEL "u12/u2/data_cnt_7" BEL
        "u12/u2/data_cnt_6" BEL "u12/u2/data_cnt_5" BEL "u12/u2/data_cnt_4"
        BEL "u12/u2/data_cnt_3" BEL "u12/u2/data_cnt_2" BEL
        "u12/u2/data_cnt_1" BEL "u12/u2/data_cnt_0" BEL "u12/u2/ddram_size_17"
        BEL "u12/u2/ddram_size_16" BEL "u12/u2/ddram_size_15" BEL
        "u12/u2/ddram_size_14" BEL "u12/u2/ddram_size_13" BEL
        "u12/u2/ddram_size_12" BEL "u12/u2/ddram_size_11" BEL
        "u12/u2/ddram_size_10" BEL "u12/u2/ddram_size_9" BEL
        "u12/u2/ddram_size_8" BEL "u12/u2/ddram_size_7" BEL
        "u12/u2/ddram_size_6" BEL "u12/u2/ddram_size_5" BEL
        "u12/u2/ddram_size_4" BEL "u12/u2/ddram_size_3" BEL
        "u12/u2/ddram_size_2" BEL "u12/u2/ddram_size_1" BEL
        "u12/u2/ddram_size_0" BEL "u12/u2/p2dram_fifo_empty" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/prsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/prsig" BEL
        "u15/data_fifo_rdata_reg_31" BEL "u15/data_fifo_rdata_reg_30" BEL
        "u15/data_fifo_rdata_reg_29" BEL "u15/data_fifo_rdata_reg_28" BEL
        "u15/data_fifo_rdata_reg_27" BEL "u15/data_fifo_rdata_reg_26" BEL
        "u15/data_fifo_rdata_reg_25" BEL "u15/data_fifo_rdata_reg_24" BEL
        "u15/data_fifo_rdata_reg_23" BEL "u15/data_fifo_rdata_reg_22" BEL
        "u15/data_fifo_rdata_reg_21" BEL "u15/data_fifo_rdata_reg_20" BEL
        "u15/data_fifo_rdata_reg_19" BEL "u15/data_fifo_rdata_reg_18" BEL
        "u15/data_fifo_rdata_reg_17" BEL "u15/data_fifo_rdata_reg_16" BEL
        "u15/data_fifo_rdata_reg_15" BEL "u15/data_fifo_rdata_reg_14" BEL
        "u15/data_fifo_rdata_reg_13" BEL "u15/data_fifo_rdata_reg_12" BEL
        "u15/data_fifo_rdata_reg_11" BEL "u15/data_fifo_rdata_reg_10" BEL
        "u15/data_fifo_rdata_reg_9" BEL "u15/data_fifo_rdata_reg_8" BEL
        "u15/data_fifo_rdata_reg_7" BEL "u15/data_fifo_rdata_reg_6" BEL
        "u15/data_fifo_rdata_reg_5" BEL "u15/data_fifo_rdata_reg_4" BEL
        "u15/data_fifo_rdata_reg_3" BEL "u15/data_fifo_rdata_reg_2" BEL
        "u15/data_fifo_rdata_reg_1" BEL "u15/data_fifo_rdata_reg_0" BEL
        "u4/u1/srl16e_dclr" BEL "u4/u1/cnt_5" BEL "u4/u1/cnt_4" BEL
        "u4/u1/cnt_3" BEL "u4/u1/cnt_2" BEL "u4/u1/cnt_1" BEL "u4/u1/cnt_0"
        BEL "u4/u1/mux_sck_reg" BEL "u4/u1/sdat_3" BEL "u4/u1/sdat_2" BEL
        "u4/u1/sdat_1" BEL "u4/u1/sdat_0" BEL "u4/u1/thr_dac_data_reg_11" BEL
        "u4/u1/thr_dac_data_reg_10" BEL "u4/u1/thr_dac_data_reg_9" BEL
        "u4/u1/thr_dac_data_reg_8" BEL "u4/u1/thr_dac_data_reg_7" BEL
        "u4/u1/thr_dac_data_reg_6" BEL "u4/u1/thr_dac_data_reg_5" BEL
        "u4/u1/thr_dac_data_reg_4" BEL "u4/u1/thr_dac_data_reg_3" BEL
        "u4/u1/thr_dac_data_reg_2" BEL "u4/u1/thr_dac_data_reg_1" BEL
        "u4/u1/thr_dac_data_reg_0" BEL "u4/u1/hv_dac_data_reg_7" BEL
        "u4/u1/hv_dac_data_reg_6" BEL "u4/u1/hv_dac_data_reg_5" BEL
        "u4/u1/hv_dac_data_reg_4" BEL "u4/u1/hv_dac_data_reg_3" BEL
        "u4/u1/hv_dac_data_reg_2" BEL "u4/u1/hv_dac_data_reg_1" BEL
        "u4/u1/hv_dac_data_reg_0" BEL "u4/u1/thr_data_mux_4" BEL
        "u4/u1/thr_data_mux_3" BEL "u4/u1/thr_data_mux_2" BEL
        "u4/u1/thr_data_mux_1" BEL "u4/u1/thr_data_mux_0" BEL
        "u4/u1/hv_data_mux_1" BEL "u4/u1/hv_data_mux_0" BEL
        "u4/u1/thr_dac_ch_reg_2" BEL "u4/u1/thr_dac_ch_reg_1" BEL
        "u4/u1/thr_dac_ch_reg_0" BEL "u4/u1/dac_mux_3" BEL "u4/u1/dac_mux_2"
        BEL "u4/u1/dac_mux_1" BEL "u4/u1/dac_mux_0" BEL "u4/u1/shift" BEL
        "u4/u1/load" BEL "u4/u1/clr" BEL "u4/u4/cnt_9" BEL "u4/u4/cnt_8" BEL
        "u4/u4/cnt_7" BEL "u4/u4/cnt_6" BEL "u4/u4/cnt_5" BEL "u4/u4/cnt_4"
        BEL "u4/u4/cnt_3" BEL "u4/u4/cnt_2" BEL "u4/u4/cnt_1" BEL
        "u4/u4/cnt_0" BEL "u4/u4/dac_drs_sck_reg" BEL "u4/u4/sdat_47" BEL
        "u4/u4/sdat_46" BEL "u4/u4/sdat_45" BEL "u4/u4/sdat_44" BEL
        "u4/u4/sdat_43" BEL "u4/u4/sdat_42" BEL "u4/u4/sdat_41" BEL
        "u4/u4/sdat_40" BEL "u4/u4/sdat_39" BEL "u4/u4/sdat_38" BEL
        "u4/u4/sdat_37" BEL "u4/u4/sdat_36" BEL "u4/u4/sdat_35" BEL
        "u4/u4/sdat_34" BEL "u4/u4/sdat_33" BEL "u4/u4/sdat_32" BEL
        "u4/u4/sdat_31" BEL "u4/u4/sdat_30" BEL "u4/u4/sdat_29" BEL
        "u4/u4/sdat_28" BEL "u4/u4/sdat_27" BEL "u4/u4/sdat_26" BEL
        "u4/u4/sdat_25" BEL "u4/u4/sdat_24" BEL "u4/u4/sdat_23" BEL
        "u4/u4/sdat_22" BEL "u4/u4/sdat_21" BEL "u4/u4/sdat_20" BEL
        "u4/u4/sdat_19" BEL "u4/u4/sdat_18" BEL "u4/u4/sdat_17" BEL
        "u4/u4/sdat_16" BEL "u4/u4/sdat_15" BEL "u4/u4/sdat_14" BEL
        "u4/u4/sdat_13" BEL "u4/u4/sdat_12" BEL "u4/u4/sdat_11" BEL
        "u4/u4/sdat_10" BEL "u4/u4/sdat_9" BEL "u4/u4/sdat_8" BEL
        "u4/u4/sdat_7" BEL "u4/u4/sdat_6" BEL "u4/u4/sdat_5" BEL
        "u4/u4/sdat_4" BEL "u4/u4/sdat_3" BEL "u4/u4/sdat_2" BEL
        "u4/u4/sdat_1" BEL "u4/u4/sdat_0" BEL "u4/u4/edcs" BEL "u4/u4/sdcs"
        BEL "u4/u4/shift" BEL "u4/u4/load" BEL "u4/u4/clr" BEL "u4/u2/cnt_9"
        BEL "u4/u2/cnt_8" BEL "u4/u2/cnt_7" BEL "u4/u2/cnt_6" BEL
        "u4/u2/cnt_5" BEL "u4/u2/cnt_4" BEL "u4/u2/cnt_3" BEL "u4/u2/cnt_2"
        BEL "u4/u2/cnt_1" BEL "u4/u2/cnt_0" BEL "u4/u2/dac_hv_sck_reg" BEL
        "u4/u2/dac_hv_cs_reg" BEL "u4/u2/dac_hv_sdi_reg" BEL "u4/u2/sd_7" BEL
        "u4/u2/sd_6" BEL "u4/u2/sd_5" BEL "u4/u2/sd_4" BEL "u4/u2/sd_3" BEL
        "u4/u2/sd_2" BEL "u4/u2/sd_1" BEL "u4/u2/sd_0" BEL "u4/u2/shift" BEL
        "u4/u2/clr" BEL "u4/u3/cnt_7" BEL "u4/u3/cnt_6" BEL "u4/u3/cnt_5" BEL
        "u4/u3/cnt_4" BEL "u4/u3/cnt_3" BEL "u4/u3/cnt_2" BEL "u4/u3/cnt_1"
        BEL "u4/u3/cnt_0" BEL "u4/u3/rcnt_1" BEL "u4/u3/rcnt_0" BEL
        "u4/u3/dac_thr_sdi_reg" BEL "u4/u3/dac_thr_sck_reg" BEL
        "u4/u3/sdat_47" BEL "u4/u3/sdat_46" BEL "u4/u3/sdat_45" BEL
        "u4/u3/sdat_44" BEL "u4/u3/sdat_43" BEL "u4/u3/sdat_42" BEL
        "u4/u3/sdat_41" BEL "u4/u3/sdat_40" BEL "u4/u3/sdat_39" BEL
        "u4/u3/sdat_38" BEL "u4/u3/sdat_37" BEL "u4/u3/sdat_36" BEL
        "u4/u3/sdat_35" BEL "u4/u3/sdat_34" BEL "u4/u3/sdat_33" BEL
        "u4/u3/sdat_32" BEL "u4/u3/sdat_31" BEL "u4/u3/sdat_30" BEL
        "u4/u3/sdat_29" BEL "u4/u3/sdat_28" BEL "u4/u3/sdat_27" BEL
        "u4/u3/sdat_26" BEL "u4/u3/sdat_25" BEL "u4/u3/sdat_24" BEL
        "u4/u3/sdat_23" BEL "u4/u3/sdat_22" BEL "u4/u3/sdat_21" BEL
        "u4/u3/sdat_20" BEL "u4/u3/sdat_19" BEL "u4/u3/sdat_18" BEL
        "u4/u3/sdat_17" BEL "u4/u3/sdat_16" BEL "u4/u3/sdat_15" BEL
        "u4/u3/sdat_14" BEL "u4/u3/sdat_13" BEL "u4/u3/sdat_12" BEL
        "u4/u3/sdat_11" BEL "u4/u3/sdat_10" BEL "u4/u3/sdat_9" BEL
        "u4/u3/sdat_8" BEL "u4/u3/sdat_7" BEL "u4/u3/sdat_6" BEL
        "u4/u3/sdat_5" BEL "u4/u3/sdat_4" BEL "u4/u3/sdat_3" BEL
        "u4/u3/sdat_2" BEL "u4/u3/sdat_1" BEL "u4/u3/sdat_0" BEL
        "u4/u3/dac_thr_cs_reg" BEL "u4/u3/shift" BEL "u4/u3/clr" BEL
        "u4/u3/sdac" BEL "u4/u3/load" BEL "u4/u5/cpld_sdi" BEL
        "u4/u5/cpld_sck" BEL "u4/u5/cpld_cs" BEL "u4/u5/pcpld_sdi" BEL
        "u4/u5/pcpld_sck" BEL "u5/cnt_14" BEL "u5/cnt_13" BEL "u5/cnt_12" BEL
        "u5/cnt_11" BEL "u5/cnt_10" BEL "u5/cnt_9" BEL "u5/cnt_8" BEL
        "u5/cnt_7" BEL "u5/cnt_6" BEL "u5/cnt_5" BEL "u5/cnt_4" BEL "u5/cnt_3"
        BEL "u5/cnt_2" BEL "u5/cnt_1" BEL "u5/cnt_0" BEL "u5/read_cnt_26" BEL
        "u5/read_cnt_25" BEL "u5/read_cnt_24" BEL "u5/read_cnt_23" BEL
        "u5/read_cnt_22" BEL "u5/read_cnt_21" BEL "u5/read_cnt_20" BEL
        "u5/read_cnt_19" BEL "u5/read_cnt_18" BEL "u5/read_cnt_17" BEL
        "u5/read_cnt_16" BEL "u5/read_cnt_15" BEL "u5/read_cnt_14" BEL
        "u5/read_cnt_13" BEL "u5/read_cnt_12" BEL "u5/read_cnt_11" BEL
        "u5/read_cnt_10" BEL "u5/read_cnt_9" BEL "u5/read_cnt_8" BEL
        "u5/read_cnt_7" BEL "u5/read_cnt_6" BEL "u5/read_cnt_5" BEL
        "u5/read_cnt_4" BEL "u5/read_cnt_3" BEL "u5/read_cnt_2" BEL
        "u5/read_cnt_1" BEL "u5/read_cnt_0" BEL "u5/temp_data_reg_11" BEL
        "u5/temp_data_reg_10" BEL "u5/temp_data_reg_9" BEL
        "u5/temp_data_reg_8" BEL "u5/temp_data_reg_7" BEL "u5/temp_data_reg_6"
        BEL "u5/temp_data_reg_5" BEL "u5/temp_data_reg_4" BEL
        "u5/temp_data_reg_3" BEL "u5/temp_data_reg_2" BEL "u5/temp_data_reg_1"
        BEL "u5/temp_data_reg_0" BEL "u5/temp_pdat_11" BEL "u5/temp_pdat_10"
        BEL "u5/temp_pdat_9" BEL "u5/temp_pdat_8" BEL "u5/temp_pdat_7" BEL
        "u5/temp_pdat_6" BEL "u5/temp_pdat_5" BEL "u5/temp_pdat_4" BEL
        "u5/temp_pdat_3" BEL "u5/temp_pdat_2" BEL "u5/temp_pdat_1" BEL
        "u5/temp_pdat_0" BEL "u5/sdat_11" BEL "u5/sdat_10" BEL "u5/sdat_9" BEL
        "u5/sdat_8" BEL "u5/sdat_7" BEL "u5/sdat_6" BEL "u5/sdat_5" BEL
        "u5/sdat_4" BEL "u5/sdat_3" BEL "u5/sdat_2" BEL "u5/sdat_1" BEL
        "u5/sdat_0" BEL "u5/temp_sda_in" BEL "u5/temp_sda_out" BEL
        "u5/temp_scl" BEL "u5/ptemp_sda_out" BEL "u5/ptemp_scl" BEL "u5/shift"
        BEL "u5/start_read" BEL "u5/clr" BEL "u6/cnt_6" BEL "u6/cnt_5" BEL
        "u6/cnt_4" BEL "u6/cnt_3" BEL "u6/cnt_2" BEL "u6/cnt_1" BEL "u6/cnt_0"
        BEL "u6/adc_sck_3" BEL "u6/adc_sck_2" BEL "u6/adc_sck_1" BEL
        "u6/adc_sck_0" BEL "u6/adc_sdi_3" BEL "u6/adc_sdi_2" BEL
        "u6/adc_sdi_1" BEL "u6/adc_sdi_0" BEL "u6/padc_sck" BEL "u6/adc_sde_3"
        BEL "u6/adc_sde_2" BEL "u6/adc_sde_1" BEL "u6/adc_sde_0" BEL
        "u6/adc_cs_3" BEL "u6/adc_cs_2" BEL "u6/adc_cs_1" BEL "u6/adc_cs_0"
        BEL "u6/padc_sde" BEL "u6/padc_cs" BEL "u6/sd_23" BEL "u6/sd_22" BEL
        "u6/sd_21" BEL "u6/sd_20" BEL "u6/sd_19" BEL "u6/sd_18" BEL "u6/sd_17"
        BEL "u6/sd_16" BEL "u6/sd_15" BEL "u6/sd_14" BEL "u6/sd_13" BEL
        "u6/sd_12" BEL "u6/sd_11" BEL "u6/sd_10" BEL "u6/sd_9" BEL "u6/sd_8"
        BEL "u6/sd_7" BEL "u6/sd_6" BEL "u6/sd_5" BEL "u6/sd_4" BEL "u6/sd_3"
        BEL "u6/sd_2" BEL "u6/sd_1" BEL "u6/sd_0" BEL "u6/clr" BEL "u6/load"
        BEL "u14/u9/dram_test_pattern_reg_63" BEL
        "u14/u9/dram_test_pattern_reg_62" BEL
        "u14/u9/dram_test_pattern_reg_61" BEL
        "u14/u9/dram_test_pattern_reg_60" BEL
        "u14/u9/dram_test_pattern_reg_59" BEL
        "u14/u9/dram_test_pattern_reg_58" BEL
        "u14/u9/dram_test_pattern_reg_57" BEL
        "u14/u9/dram_test_pattern_reg_56" BEL
        "u14/u9/dram_test_pattern_reg_55" BEL
        "u14/u9/dram_test_pattern_reg_54" BEL
        "u14/u9/dram_test_pattern_reg_53" BEL
        "u14/u9/dram_test_pattern_reg_52" BEL
        "u14/u9/dram_test_pattern_reg_51" BEL
        "u14/u9/dram_test_pattern_reg_50" BEL
        "u14/u9/dram_test_pattern_reg_49" BEL
        "u14/u9/dram_test_pattern_reg_48" BEL
        "u14/u9/dram_test_pattern_reg_47" BEL
        "u14/u9/dram_test_pattern_reg_46" BEL
        "u14/u9/dram_test_pattern_reg_45" BEL
        "u14/u9/dram_test_pattern_reg_44" BEL
        "u14/u9/dram_test_pattern_reg_43" BEL
        "u14/u9/dram_test_pattern_reg_42" BEL
        "u14/u9/dram_test_pattern_reg_41" BEL
        "u14/u9/dram_test_pattern_reg_40" BEL
        "u14/u9/dram_test_pattern_reg_39" BEL
        "u14/u9/dram_test_pattern_reg_38" BEL
        "u14/u9/dram_test_pattern_reg_37" BEL
        "u14/u9/dram_test_pattern_reg_36" BEL
        "u14/u9/dram_test_pattern_reg_35" BEL
        "u14/u9/dram_test_pattern_reg_34" BEL
        "u14/u9/dram_test_pattern_reg_33" BEL
        "u14/u9/dram_test_pattern_reg_32" BEL
        "u14/u9/dram_test_pattern_reg_31" BEL
        "u14/u9/dram_test_pattern_reg_30" BEL
        "u14/u9/dram_test_pattern_reg_29" BEL
        "u14/u9/dram_test_pattern_reg_28" BEL
        "u14/u9/dram_test_pattern_reg_27" BEL
        "u14/u9/dram_test_pattern_reg_26" BEL
        "u14/u9/dram_test_pattern_reg_25" BEL
        "u14/u9/dram_test_pattern_reg_24" BEL
        "u14/u9/dram_test_pattern_reg_23" BEL
        "u14/u9/dram_test_pattern_reg_22" BEL
        "u14/u9/dram_test_pattern_reg_21" BEL
        "u14/u9/dram_test_pattern_reg_20" BEL
        "u14/u9/dram_test_pattern_reg_19" BEL
        "u14/u9/dram_test_pattern_reg_18" BEL
        "u14/u9/dram_test_pattern_reg_17" BEL
        "u14/u9/dram_test_pattern_reg_16" BEL
        "u14/u9/dram_test_pattern_reg_15" BEL
        "u14/u9/dram_test_pattern_reg_14" BEL
        "u14/u9/dram_test_pattern_reg_13" BEL
        "u14/u9/dram_test_pattern_reg_12" BEL
        "u14/u9/dram_test_pattern_reg_11" BEL
        "u14/u9/dram_test_pattern_reg_10" BEL "u14/u9/dram_test_pattern_reg_9"
        BEL "u14/u9/dram_test_pattern_reg_8" BEL
        "u14/u9/dram_test_pattern_reg_7" BEL "u14/u9/dram_test_pattern_reg_6"
        BEL "u14/u9/dram_test_pattern_reg_5" BEL
        "u14/u9/dram_test_pattern_reg_4" BEL "u14/u9/dram_test_pattern_reg_3"
        BEL "u14/u9/dram_test_pattern_reg_2" BEL
        "u14/u9/dram_test_pattern_reg_1" BEL "u14/u9/dram_test_pattern_reg_0"
        BEL "u17/osic_reset_dram/dwsig" BEL "u17/osic_reset_dram/sig_enable"
        BEL "u17/osic_reset_dram/d2wsig" BEL "u17/osic_dram_start/dwsig" BEL
        "u17/osic_dram_start/sig_enable" BEL "u17/osic_dram_start/d2wsig" BEL
        "u17/osic_dram_stop/dwsig" BEL "u17/osic_dram_stop/sig_enable" BEL
        "u17/osic_dram_stop/d2wsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/dwsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/sig_enable" BEL
        "u17/myloop1[0].osic_write_dram_idly/d2wsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/dwsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/sig_enable" BEL
        "u17/myloop1[0].osic_dram_bitslip/d2wsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/dwsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/sig_enable" BEL
        "u17/myloop1[1].osic_write_dram_idly/d2wsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/dwsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/sig_enable" BEL
        "u17/myloop1[1].osic_dram_bitslip/d2wsig" BEL
        "u17/osic_dram_test_wr/dwsig" BEL "u17/osic_dram_test_wr/sig_enable"
        BEL "u17/osic_dram_test_wr/d2wsig" BEL "u17/osic_dram_test_rd/dwsig"
        BEL "u17/osic_dram_test_rd/sig_enable" BEL
        "u17/osic_dram_test_rd/d2wsig" BEL "u17/osic_dram_test_on/dwsig" BEL
        "u17/osic_dram_test_on/sig_enable" BEL "u17/osic_dram_test_on/d2wsig"
        BEL "u17/osic_dram_test_off/dwsig" BEL
        "u17/osic_dram_test_off/sig_enable" BEL
        "u17/osic_dram_test_off/d2wsig" BEL "u17/dram_stop_clk" BEL
        "u17/dram_start_clk" BEL "u17/dram_idly_clk_1_4" BEL
        "u17/dram_idly_clk_1_3" BEL "u17/dram_idly_clk_1_2" BEL
        "u17/dram_idly_clk_1_1" BEL "u17/dram_idly_clk_1_0" BEL
        "u17/adc_saddr_reg_7" BEL "u17/adc_saddr_reg_6" BEL
        "u17/adc_saddr_reg_5" BEL "u17/adc_saddr_reg_4" BEL
        "u17/adc_saddr_reg_3" BEL "u17/adc_saddr_reg_2" BEL
        "u17/adc_saddr_reg_1" BEL "u17/adc_saddr_reg_0" BEL
        "u17/dram_idly_clk_0_4" BEL "u17/dram_idly_clk_0_3" BEL
        "u17/dram_idly_clk_0_2" BEL "u17/dram_idly_clk_0_1" BEL
        "u17/dram_idly_clk_0_0" BEL "u17/drs_oofs_reg_11" BEL
        "u17/drs_oofs_reg_10" BEL "u17/drs_oofs_reg_9" BEL
        "u17/drs_oofs_reg_8" BEL "u17/drs_oofs_reg_7" BEL "u17/drs_oofs_reg_6"
        BEL "u17/drs_oofs_reg_5" BEL "u17/drs_oofs_reg_4" BEL
        "u17/drs_oofs_reg_3" BEL "u17/drs_oofs_reg_2" BEL "u17/drs_oofs_reg_1"
        BEL "u17/drs_oofs_reg_0" BEL "u17/adc_sdata_reg_7" BEL
        "u17/adc_sdata_reg_6" BEL "u17/adc_sdata_reg_5" BEL
        "u17/adc_sdata_reg_4" BEL "u17/adc_sdata_reg_3" BEL
        "u17/adc_sdata_reg_2" BEL "u17/adc_sdata_reg_1" BEL
        "u17/adc_sdata_reg_0" BEL "u17/thr_data_reg_0_11" BEL
        "u17/thr_data_reg_0_10" BEL "u17/thr_data_reg_0_9" BEL
        "u17/thr_data_reg_0_8" BEL "u17/thr_data_reg_0_7" BEL
        "u17/thr_data_reg_0_6" BEL "u17/thr_data_reg_0_5" BEL
        "u17/thr_data_reg_0_4" BEL "u17/thr_data_reg_0_3" BEL
        "u17/thr_data_reg_0_2" BEL "u17/thr_data_reg_0_1" BEL
        "u17/thr_data_reg_0_0" BEL "u17/thr_data_reg_1_11" BEL
        "u17/thr_data_reg_1_10" BEL "u17/thr_data_reg_1_9" BEL
        "u17/thr_data_reg_1_8" BEL "u17/thr_data_reg_1_7" BEL
        "u17/thr_data_reg_1_6" BEL "u17/thr_data_reg_1_5" BEL
        "u17/thr_data_reg_1_4" BEL "u17/thr_data_reg_1_3" BEL
        "u17/thr_data_reg_1_2" BEL "u17/thr_data_reg_1_1" BEL
        "u17/thr_data_reg_1_0" BEL "u17/drs_rofs_reg_11" BEL
        "u17/drs_rofs_reg_10" BEL "u17/drs_rofs_reg_9" BEL
        "u17/drs_rofs_reg_8" BEL "u17/drs_rofs_reg_7" BEL "u17/drs_rofs_reg_6"
        BEL "u17/drs_rofs_reg_5" BEL "u17/drs_rofs_reg_4" BEL
        "u17/drs_rofs_reg_3" BEL "u17/drs_rofs_reg_2" BEL "u17/drs_rofs_reg_1"
        BEL "u17/drs_rofs_reg_0" BEL "u17/thr_data_reg_3_11" BEL
        "u17/thr_data_reg_3_10" BEL "u17/thr_data_reg_3_9" BEL
        "u17/thr_data_reg_3_8" BEL "u17/thr_data_reg_3_7" BEL
        "u17/thr_data_reg_3_6" BEL "u17/thr_data_reg_3_5" BEL
        "u17/thr_data_reg_3_4" BEL "u17/thr_data_reg_3_3" BEL
        "u17/thr_data_reg_3_2" BEL "u17/thr_data_reg_3_1" BEL
        "u17/thr_data_reg_3_0" BEL "u17/thr_data_reg_4_11" BEL
        "u17/thr_data_reg_4_10" BEL "u17/thr_data_reg_4_9" BEL
        "u17/thr_data_reg_4_8" BEL "u17/thr_data_reg_4_7" BEL
        "u17/thr_data_reg_4_6" BEL "u17/thr_data_reg_4_5" BEL
        "u17/thr_data_reg_4_4" BEL "u17/thr_data_reg_4_3" BEL
        "u17/thr_data_reg_4_2" BEL "u17/thr_data_reg_4_1" BEL
        "u17/thr_data_reg_4_0" BEL "u17/thr_data_reg_2_11" BEL
        "u17/thr_data_reg_2_10" BEL "u17/thr_data_reg_2_9" BEL
        "u17/thr_data_reg_2_8" BEL "u17/thr_data_reg_2_7" BEL
        "u17/thr_data_reg_2_6" BEL "u17/thr_data_reg_2_5" BEL
        "u17/thr_data_reg_2_4" BEL "u17/thr_data_reg_2_3" BEL
        "u17/thr_data_reg_2_2" BEL "u17/thr_data_reg_2_1" BEL
        "u17/thr_data_reg_2_0" BEL "u17/thr_data_reg_6_11" BEL
        "u17/thr_data_reg_6_10" BEL "u17/thr_data_reg_6_9" BEL
        "u17/thr_data_reg_6_8" BEL "u17/thr_data_reg_6_7" BEL
        "u17/thr_data_reg_6_6" BEL "u17/thr_data_reg_6_5" BEL
        "u17/thr_data_reg_6_4" BEL "u17/thr_data_reg_6_3" BEL
        "u17/thr_data_reg_6_2" BEL "u17/thr_data_reg_6_1" BEL
        "u17/thr_data_reg_6_0" BEL "u17/thr_data_reg_7_11" BEL
        "u17/thr_data_reg_7_10" BEL "u17/thr_data_reg_7_9" BEL
        "u17/thr_data_reg_7_8" BEL "u17/thr_data_reg_7_7" BEL
        "u17/thr_data_reg_7_6" BEL "u17/thr_data_reg_7_5" BEL
        "u17/thr_data_reg_7_4" BEL "u17/thr_data_reg_7_3" BEL
        "u17/thr_data_reg_7_2" BEL "u17/thr_data_reg_7_1" BEL
        "u17/thr_data_reg_7_0" BEL "u17/thr_data_reg_5_11" BEL
        "u17/thr_data_reg_5_10" BEL "u17/thr_data_reg_5_9" BEL
        "u17/thr_data_reg_5_8" BEL "u17/thr_data_reg_5_7" BEL
        "u17/thr_data_reg_5_6" BEL "u17/thr_data_reg_5_5" BEL
        "u17/thr_data_reg_5_4" BEL "u17/thr_data_reg_5_3" BEL
        "u17/thr_data_reg_5_2" BEL "u17/thr_data_reg_5_1" BEL
        "u17/thr_data_reg_5_0" BEL "u17/thr_data_reg_9_11" BEL
        "u17/thr_data_reg_9_10" BEL "u17/thr_data_reg_9_9" BEL
        "u17/thr_data_reg_9_8" BEL "u17/thr_data_reg_9_7" BEL
        "u17/thr_data_reg_9_6" BEL "u17/thr_data_reg_9_5" BEL
        "u17/thr_data_reg_9_4" BEL "u17/thr_data_reg_9_3" BEL
        "u17/thr_data_reg_9_2" BEL "u17/thr_data_reg_9_1" BEL
        "u17/thr_data_reg_9_0" BEL "u17/thr_data_reg_10_11" BEL
        "u17/thr_data_reg_10_10" BEL "u17/thr_data_reg_10_9" BEL
        "u17/thr_data_reg_10_8" BEL "u17/thr_data_reg_10_7" BEL
        "u17/thr_data_reg_10_6" BEL "u17/thr_data_reg_10_5" BEL
        "u17/thr_data_reg_10_4" BEL "u17/thr_data_reg_10_3" BEL
        "u17/thr_data_reg_10_2" BEL "u17/thr_data_reg_10_1" BEL
        "u17/thr_data_reg_10_0" BEL "u17/thr_data_reg_8_11" BEL
        "u17/thr_data_reg_8_10" BEL "u17/thr_data_reg_8_9" BEL
        "u17/thr_data_reg_8_8" BEL "u17/thr_data_reg_8_7" BEL
        "u17/thr_data_reg_8_6" BEL "u17/thr_data_reg_8_5" BEL
        "u17/thr_data_reg_8_4" BEL "u17/thr_data_reg_8_3" BEL
        "u17/thr_data_reg_8_2" BEL "u17/thr_data_reg_8_1" BEL
        "u17/thr_data_reg_8_0" BEL "u17/thr_data_reg_12_11" BEL
        "u17/thr_data_reg_12_10" BEL "u17/thr_data_reg_12_9" BEL
        "u17/thr_data_reg_12_8" BEL "u17/thr_data_reg_12_7" BEL
        "u17/thr_data_reg_12_6" BEL "u17/thr_data_reg_12_5" BEL
        "u17/thr_data_reg_12_4" BEL "u17/thr_data_reg_12_3" BEL
        "u17/thr_data_reg_12_2" BEL "u17/thr_data_reg_12_1" BEL
        "u17/thr_data_reg_12_0" BEL "u17/thr_data_reg_13_11" BEL
        "u17/thr_data_reg_13_10" BEL "u17/thr_data_reg_13_9" BEL
        "u17/thr_data_reg_13_8" BEL "u17/thr_data_reg_13_7" BEL
        "u17/thr_data_reg_13_6" BEL "u17/thr_data_reg_13_5" BEL
        "u17/thr_data_reg_13_4" BEL "u17/thr_data_reg_13_3" BEL
        "u17/thr_data_reg_13_2" BEL "u17/thr_data_reg_13_1" BEL
        "u17/thr_data_reg_13_0" BEL "u17/thr_data_reg_11_11" BEL
        "u17/thr_data_reg_11_10" BEL "u17/thr_data_reg_11_9" BEL
        "u17/thr_data_reg_11_8" BEL "u17/thr_data_reg_11_7" BEL
        "u17/thr_data_reg_11_6" BEL "u17/thr_data_reg_11_5" BEL
        "u17/thr_data_reg_11_4" BEL "u17/thr_data_reg_11_3" BEL
        "u17/thr_data_reg_11_2" BEL "u17/thr_data_reg_11_1" BEL
        "u17/thr_data_reg_11_0" BEL "u17/thr_data_reg_15_11" BEL
        "u17/thr_data_reg_15_10" BEL "u17/thr_data_reg_15_9" BEL
        "u17/thr_data_reg_15_8" BEL "u17/thr_data_reg_15_7" BEL
        "u17/thr_data_reg_15_6" BEL "u17/thr_data_reg_15_5" BEL
        "u17/thr_data_reg_15_4" BEL "u17/thr_data_reg_15_3" BEL
        "u17/thr_data_reg_15_2" BEL "u17/thr_data_reg_15_1" BEL
        "u17/thr_data_reg_15_0" BEL "u17/thr_data_reg_16_11" BEL
        "u17/thr_data_reg_16_10" BEL "u17/thr_data_reg_16_9" BEL
        "u17/thr_data_reg_16_8" BEL "u17/thr_data_reg_16_7" BEL
        "u17/thr_data_reg_16_6" BEL "u17/thr_data_reg_16_5" BEL
        "u17/thr_data_reg_16_4" BEL "u17/thr_data_reg_16_3" BEL
        "u17/thr_data_reg_16_2" BEL "u17/thr_data_reg_16_1" BEL
        "u17/thr_data_reg_16_0" BEL "u17/thr_data_reg_14_11" BEL
        "u17/thr_data_reg_14_10" BEL "u17/thr_data_reg_14_9" BEL
        "u17/thr_data_reg_14_8" BEL "u17/thr_data_reg_14_7" BEL
        "u17/thr_data_reg_14_6" BEL "u17/thr_data_reg_14_5" BEL
        "u17/thr_data_reg_14_4" BEL "u17/thr_data_reg_14_3" BEL
        "u17/thr_data_reg_14_2" BEL "u17/thr_data_reg_14_1" BEL
        "u17/thr_data_reg_14_0" BEL "u17/thr_data_reg_18_11" BEL
        "u17/thr_data_reg_18_10" BEL "u17/thr_data_reg_18_9" BEL
        "u17/thr_data_reg_18_8" BEL "u17/thr_data_reg_18_7" BEL
        "u17/thr_data_reg_18_6" BEL "u17/thr_data_reg_18_5" BEL
        "u17/thr_data_reg_18_4" BEL "u17/thr_data_reg_18_3" BEL
        "u17/thr_data_reg_18_2" BEL "u17/thr_data_reg_18_1" BEL
        "u17/thr_data_reg_18_0" BEL "u17/thr_data_reg_19_11" BEL
        "u17/thr_data_reg_19_10" BEL "u17/thr_data_reg_19_9" BEL
        "u17/thr_data_reg_19_8" BEL "u17/thr_data_reg_19_7" BEL
        "u17/thr_data_reg_19_6" BEL "u17/thr_data_reg_19_5" BEL
        "u17/thr_data_reg_19_4" BEL "u17/thr_data_reg_19_3" BEL
        "u17/thr_data_reg_19_2" BEL "u17/thr_data_reg_19_1" BEL
        "u17/thr_data_reg_19_0" BEL "u17/thr_data_reg_17_11" BEL
        "u17/thr_data_reg_17_10" BEL "u17/thr_data_reg_17_9" BEL
        "u17/thr_data_reg_17_8" BEL "u17/thr_data_reg_17_7" BEL
        "u17/thr_data_reg_17_6" BEL "u17/thr_data_reg_17_5" BEL
        "u17/thr_data_reg_17_4" BEL "u17/thr_data_reg_17_3" BEL
        "u17/thr_data_reg_17_2" BEL "u17/thr_data_reg_17_1" BEL
        "u17/thr_data_reg_17_0" BEL "u17/thr_data_reg_21_11" BEL
        "u17/thr_data_reg_21_10" BEL "u17/thr_data_reg_21_9" BEL
        "u17/thr_data_reg_21_8" BEL "u17/thr_data_reg_21_7" BEL
        "u17/thr_data_reg_21_6" BEL "u17/thr_data_reg_21_5" BEL
        "u17/thr_data_reg_21_4" BEL "u17/thr_data_reg_21_3" BEL
        "u17/thr_data_reg_21_2" BEL "u17/thr_data_reg_21_1" BEL
        "u17/thr_data_reg_21_0" BEL "u17/thr_data_reg_22_11" BEL
        "u17/thr_data_reg_22_10" BEL "u17/thr_data_reg_22_9" BEL
        "u17/thr_data_reg_22_8" BEL "u17/thr_data_reg_22_7" BEL
        "u17/thr_data_reg_22_6" BEL "u17/thr_data_reg_22_5" BEL
        "u17/thr_data_reg_22_4" BEL "u17/thr_data_reg_22_3" BEL
        "u17/thr_data_reg_22_2" BEL "u17/thr_data_reg_22_1" BEL
        "u17/thr_data_reg_22_0" BEL "u17/thr_data_reg_20_11" BEL
        "u17/thr_data_reg_20_10" BEL "u17/thr_data_reg_20_9" BEL
        "u17/thr_data_reg_20_8" BEL "u17/thr_data_reg_20_7" BEL
        "u17/thr_data_reg_20_6" BEL "u17/thr_data_reg_20_5" BEL
        "u17/thr_data_reg_20_4" BEL "u17/thr_data_reg_20_3" BEL
        "u17/thr_data_reg_20_2" BEL "u17/thr_data_reg_20_1" BEL
        "u17/thr_data_reg_20_0" BEL "u17/thr_data_reg_24_11" BEL
        "u17/thr_data_reg_24_10" BEL "u17/thr_data_reg_24_9" BEL
        "u17/thr_data_reg_24_8" BEL "u17/thr_data_reg_24_7" BEL
        "u17/thr_data_reg_24_6" BEL "u17/thr_data_reg_24_5" BEL
        "u17/thr_data_reg_24_4" BEL "u17/thr_data_reg_24_3" BEL
        "u17/thr_data_reg_24_2" BEL "u17/thr_data_reg_24_1" BEL
        "u17/thr_data_reg_24_0" BEL "u17/thr_data_reg_25_11" BEL
        "u17/thr_data_reg_25_10" BEL "u17/thr_data_reg_25_9" BEL
        "u17/thr_data_reg_25_8" BEL "u17/thr_data_reg_25_7" BEL
        "u17/thr_data_reg_25_6" BEL "u17/thr_data_reg_25_5" BEL
        "u17/thr_data_reg_25_4" BEL "u17/thr_data_reg_25_3" BEL
        "u17/thr_data_reg_25_2" BEL "u17/thr_data_reg_25_1" BEL
        "u17/thr_data_reg_25_0" BEL "u17/thr_data_reg_23_11" BEL
        "u17/thr_data_reg_23_10" BEL "u17/thr_data_reg_23_9" BEL
        "u17/thr_data_reg_23_8" BEL "u17/thr_data_reg_23_7" BEL
        "u17/thr_data_reg_23_6" BEL "u17/thr_data_reg_23_5" BEL
        "u17/thr_data_reg_23_4" BEL "u17/thr_data_reg_23_3" BEL
        "u17/thr_data_reg_23_2" BEL "u17/thr_data_reg_23_1" BEL
        "u17/thr_data_reg_23_0" BEL "u17/thr_data_reg_27_11" BEL
        "u17/thr_data_reg_27_10" BEL "u17/thr_data_reg_27_9" BEL
        "u17/thr_data_reg_27_8" BEL "u17/thr_data_reg_27_7" BEL
        "u17/thr_data_reg_27_6" BEL "u17/thr_data_reg_27_5" BEL
        "u17/thr_data_reg_27_4" BEL "u17/thr_data_reg_27_3" BEL
        "u17/thr_data_reg_27_2" BEL "u17/thr_data_reg_27_1" BEL
        "u17/thr_data_reg_27_0" BEL "u17/thr_data_reg_28_11" BEL
        "u17/thr_data_reg_28_10" BEL "u17/thr_data_reg_28_9" BEL
        "u17/thr_data_reg_28_8" BEL "u17/thr_data_reg_28_7" BEL
        "u17/thr_data_reg_28_6" BEL "u17/thr_data_reg_28_5" BEL
        "u17/thr_data_reg_28_4" BEL "u17/thr_data_reg_28_3" BEL
        "u17/thr_data_reg_28_2" BEL "u17/thr_data_reg_28_1" BEL
        "u17/thr_data_reg_28_0" BEL "u17/thr_data_reg_26_11" BEL
        "u17/thr_data_reg_26_10" BEL "u17/thr_data_reg_26_9" BEL
        "u17/thr_data_reg_26_8" BEL "u17/thr_data_reg_26_7" BEL
        "u17/thr_data_reg_26_6" BEL "u17/thr_data_reg_26_5" BEL
        "u17/thr_data_reg_26_4" BEL "u17/thr_data_reg_26_3" BEL
        "u17/thr_data_reg_26_2" BEL "u17/thr_data_reg_26_1" BEL
        "u17/thr_data_reg_26_0" BEL "u17/thr_data_reg_30_11" BEL
        "u17/thr_data_reg_30_10" BEL "u17/thr_data_reg_30_9" BEL
        "u17/thr_data_reg_30_8" BEL "u17/thr_data_reg_30_7" BEL
        "u17/thr_data_reg_30_6" BEL "u17/thr_data_reg_30_5" BEL
        "u17/thr_data_reg_30_4" BEL "u17/thr_data_reg_30_3" BEL
        "u17/thr_data_reg_30_2" BEL "u17/thr_data_reg_30_1" BEL
        "u17/thr_data_reg_30_0" BEL "u17/thr_data_reg_31_11" BEL
        "u17/thr_data_reg_31_10" BEL "u17/thr_data_reg_31_9" BEL
        "u17/thr_data_reg_31_8" BEL "u17/thr_data_reg_31_7" BEL
        "u17/thr_data_reg_31_6" BEL "u17/thr_data_reg_31_5" BEL
        "u17/thr_data_reg_31_4" BEL "u17/thr_data_reg_31_3" BEL
        "u17/thr_data_reg_31_2" BEL "u17/thr_data_reg_31_1" BEL
        "u17/thr_data_reg_31_0" BEL "u17/thr_data_reg_29_11" BEL
        "u17/thr_data_reg_29_10" BEL "u17/thr_data_reg_29_9" BEL
        "u17/thr_data_reg_29_8" BEL "u17/thr_data_reg_29_7" BEL
        "u17/thr_data_reg_29_6" BEL "u17/thr_data_reg_29_5" BEL
        "u17/thr_data_reg_29_4" BEL "u17/thr_data_reg_29_3" BEL
        "u17/thr_data_reg_29_2" BEL "u17/thr_data_reg_29_1" BEL
        "u17/thr_data_reg_29_0" BEL "u17/hv_data_reg_1_7" BEL
        "u17/hv_data_reg_1_6" BEL "u17/hv_data_reg_1_5" BEL
        "u17/hv_data_reg_1_4" BEL "u17/hv_data_reg_1_3" BEL
        "u17/hv_data_reg_1_2" BEL "u17/hv_data_reg_1_1" BEL
        "u17/hv_data_reg_1_0" BEL "u17/hv_data_reg_2_7" BEL
        "u17/hv_data_reg_2_6" BEL "u17/hv_data_reg_2_5" BEL
        "u17/hv_data_reg_2_4" BEL "u17/hv_data_reg_2_3" BEL
        "u17/hv_data_reg_2_2" BEL "u17/hv_data_reg_2_1" BEL
        "u17/hv_data_reg_2_0" BEL "u17/hv_data_reg_0_7" BEL
        "u17/hv_data_reg_0_6" BEL "u17/hv_data_reg_0_5" BEL
        "u17/hv_data_reg_0_4" BEL "u17/hv_data_reg_0_3" BEL
        "u17/hv_data_reg_0_2" BEL "u17/hv_data_reg_0_1" BEL
        "u17/hv_data_reg_0_0" BEL "u17/hv_data_reg_3_7" BEL
        "u17/hv_data_reg_3_6" BEL "u17/hv_data_reg_3_5" BEL
        "u17/hv_data_reg_3_4" BEL "u17/hv_data_reg_3_3" BEL
        "u17/hv_data_reg_3_2" BEL "u17/hv_data_reg_3_1" BEL
        "u17/hv_data_reg_3_0" BEL "u17/write_dram_idly_clk_1" BEL
        "u17/write_dram_idly_clk_0" BEL "u17/adc_write_reg" BEL
        "u17/thr_write_reg_31" BEL "u17/thr_write_reg_30" BEL
        "u17/thr_write_reg_29" BEL "u17/thr_write_reg_28" BEL
        "u17/thr_write_reg_27" BEL "u17/thr_write_reg_26" BEL
        "u17/thr_write_reg_25" BEL "u17/thr_write_reg_24" BEL
        "u17/thr_write_reg_23" BEL "u17/thr_write_reg_22" BEL
        "u17/thr_write_reg_21" BEL "u17/thr_write_reg_20" BEL
        "u17/thr_write_reg_19" BEL "u17/thr_write_reg_18" BEL
        "u17/thr_write_reg_17" BEL "u17/thr_write_reg_16" BEL
        "u17/thr_write_reg_15" BEL "u17/thr_write_reg_14" BEL
        "u17/thr_write_reg_13" BEL "u17/thr_write_reg_12" BEL
        "u17/thr_write_reg_11" BEL "u17/thr_write_reg_10" BEL
        "u17/thr_write_reg_9" BEL "u17/thr_write_reg_8" BEL
        "u17/thr_write_reg_7" BEL "u17/thr_write_reg_6" BEL
        "u17/thr_write_reg_5" BEL "u17/thr_write_reg_4" BEL
        "u17/thr_write_reg_3" BEL "u17/thr_write_reg_2" BEL
        "u17/thr_write_reg_1" BEL "u17/thr_write_reg_0" BEL
        "u17/hv_write_reg_3" BEL "u17/hv_write_reg_2" BEL "u17/hv_write_reg_1"
        BEL "u17/hv_write_reg_0" BEL "u17/dac_ofs_write_reg" BEL
        "u17/reset_refclk_reg" BEL "u17/wen_dram_idly_1" BEL
        "u17/wen_dram_idly_0" BEL "u17/wen_dac_ofs" BEL "u17/wen_drs_calib"
        BEL "u17/wen_adc_setup" BEL "u17/wen_thr_31" BEL "u17/wen_thr_30" BEL
        "u17/wen_thr_29" BEL "u17/wen_thr_28" BEL "u17/wen_thr_27" BEL
        "u17/wen_thr_26" BEL "u17/wen_thr_25" BEL "u17/wen_thr_24" BEL
        "u17/wen_thr_23" BEL "u17/wen_thr_22" BEL "u17/wen_thr_21" BEL
        "u17/wen_thr_20" BEL "u17/wen_thr_19" BEL "u17/wen_thr_18" BEL
        "u17/wen_thr_17" BEL "u17/wen_thr_16" BEL "u17/wen_thr_15" BEL
        "u17/wen_thr_14" BEL "u17/wen_thr_13" BEL "u17/wen_thr_12" BEL
        "u17/wen_thr_11" BEL "u17/wen_thr_10" BEL "u17/wen_thr_9" BEL
        "u17/wen_thr_8" BEL "u17/wen_thr_7" BEL "u17/wen_thr_6" BEL
        "u17/wen_thr_5" BEL "u17/wen_thr_4" BEL "u17/wen_thr_3" BEL
        "u17/wen_thr_2" BEL "u17/wen_thr_1" BEL "u17/wen_thr_0" BEL
        "u17/wen_dram_onoff" BEL "u17/wen_dram_test" BEL "u17/wen_hv_3" BEL
        "u17/wen_hv_2" BEL "u17/wen_hv_1" BEL "u17/wen_hv_0" BEL
        "u17/dram_test_rd_clk" BEL "u17/reset_reg" BEL "u17/dram_test_wr_clk"
        BEL "u17/dram_test_off_clk" BEL "u17/dram_test_on_clk" BEL
        "u17/sel_addr_dram_idly" BEL "u17/sel_addr_dram_bitslip" BEL
        "u17/sel_addr_drs_calib" BEL "u17/sel_addr_adc_setup" BEL
        "u17/sel_addr_reset_refclk" BEL "u17/sel_addr_dram_onoff" BEL
        "u17/sel_addr_dram_test" BEL "u17/sel_addr_dac_ofs" BEL
        "u17/sel_addr_hv" BEL "u17/stop_drs" BEL "u17/sel_addr_thr" BEL
        "u17/start_drs" BEL "u17/start_reg" BEL "u17/stop_reg" BEL
        "u17/dram_bitslip_clk_1" BEL "u17/dram_bitslip_clk_0" BEL
        "u17/sel_ch_31" BEL "u17/sel_ch_30" BEL "u17/sel_ch_29" BEL
        "u17/sel_ch_28" BEL "u17/sel_ch_27" BEL "u17/sel_ch_26" BEL
        "u17/sel_ch_25" BEL "u17/sel_ch_24" BEL "u17/sel_ch_23" BEL
        "u17/sel_ch_22" BEL "u17/sel_ch_21" BEL "u17/sel_ch_20" BEL
        "u17/sel_ch_19" BEL "u17/sel_ch_18" BEL "u17/sel_ch_17" BEL
        "u17/sel_ch_16" BEL "u17/sel_ch_15" BEL "u17/sel_ch_14" BEL
        "u17/sel_ch_13" BEL "u17/sel_ch_12" BEL "u17/sel_ch_11" BEL
        "u17/sel_ch_10" BEL "u17/sel_ch_9" BEL "u17/sel_ch_8" BEL
        "u17/sel_ch_7" BEL "u17/sel_ch_6" BEL "u17/sel_ch_5" BEL
        "u17/sel_ch_4" BEL "u17/sel_ch_3" BEL "u17/sel_ch_2" BEL
        "u17/sel_ch_1" BEL "u17/sel_ch_0" BEL "u9/u4/rcen" BEL "u9/u4/cen" BEL
        "u9/u4/daqen" BEL "u16/u1/usb_rdon" BEL "u16/u1/cblk" BEL "u16/u3/cen"
        BEL "u16/u3/addra" BEL "u12/u1/done_cen" BEL "u12/u1/cen" BEL
        "u12/u1/run_reg" BEL "u12/u1/trig_armed_reg" BEL "u9/u4/add_cnt" BEL
        "u9/u4/start_daq" BEL "u9/u3/drs_init_srclk_reg" BEL "u16/u1/cen" BEL
        "u16/u1/usb_sucom_reg" BEL "u16/u1/usb_reset_reg" BEL
        "u16/u3/usb_rend_reg" BEL "u16/u3/usb_pktend" BEL
        "u16/u3/sub_data_fifo_cnt_reg" BEL "u16/u2/latch_data_size_reg" BEL
        "u16/u2/usb_clrbn_reg" BEL "u1/reset_mmcm" BEL "u2/u4/triged_reg" BEL
        "u2/u4/encom" BEL "u2/u6/addmux" BEL "u2/u7/mod_type_reg" BEL
        "u2/u1/cen" BEL "u2/u5/load" BEL "u2/u2/getdat" BEL
        "u12/u2/data_fifo_empty_reg" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/rsig_reg" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/rsig_reg" BEL
        "u4/u1/hv_dac_write_reg" BEL "u4/u3/rcen" BEL "u4/u3/rclr" BEL
        "u4/u5/pcpld_cs" BEL "u6/shift" BEL "u17/drs_calib_reg" BEL
        "u9/u2/cen" BEL "u9/u3/drs_init_a_reg" BEL "u9/u3/cen" BEL
        "u8/myloop2[0].u1/trig_pattern_reg" BEL
        "u8/myloop2[1].u1/trig_pattern_reg" BEL
        "u8/myloop2[2].u1/trig_pattern_reg" BEL
        "u8/myloop2[3].u1/trig_pattern_reg" BEL
        "u8/myloop2[4].u1/trig_pattern_reg" BEL
        "u8/myloop2[5].u1/trig_pattern_reg" BEL
        "u8/myloop2[6].u1/trig_pattern_reg" BEL
        "u8/myloop2[7].u1/trig_pattern_reg" BEL
        "u8/myloop2[8].u1/trig_pattern_reg" BEL
        "u8/myloop2[9].u1/trig_pattern_reg" BEL
        "u8/myloop2[10].u1/trig_pattern_reg" BEL
        "u8/myloop2[11].u1/trig_pattern_reg" BEL
        "u8/myloop2[12].u1/trig_pattern_reg" BEL
        "u8/myloop2[13].u1/trig_pattern_reg" BEL
        "u8/myloop2[14].u1/trig_pattern_reg" BEL
        "u8/myloop2[15].u1/trig_pattern_reg" BEL
        "u8/myloop2[16].u1/trig_pattern_reg" BEL
        "u8/myloop2[17].u1/trig_pattern_reg" BEL
        "u8/myloop2[18].u1/trig_pattern_reg" BEL
        "u8/myloop2[19].u1/trig_pattern_reg" BEL
        "u8/myloop2[20].u1/trig_pattern_reg" BEL
        "u8/myloop2[21].u1/trig_pattern_reg" BEL
        "u8/myloop2[22].u1/trig_pattern_reg" BEL
        "u8/myloop2[23].u1/trig_pattern_reg" BEL
        "u8/myloop2[24].u1/trig_pattern_reg" BEL
        "u8/myloop2[25].u1/trig_pattern_reg" BEL
        "u8/myloop2[26].u1/trig_pattern_reg" BEL
        "u8/myloop2[27].u1/trig_pattern_reg" BEL
        "u8/myloop2[28].u1/trig_pattern_reg" BEL
        "u8/myloop2[29].u1/trig_pattern_reg" BEL
        "u8/myloop2[30].u1/trig_pattern_reg" BEL
        "u8/myloop2[31].u1/trig_pattern_reg" BEL "u16/u2/pusb_oe" BEL
        "u1/reset_idelayctrl" BEL "u2/u7/cen" BEL "u2/u7/enread" BEL
        "u2/u1/linkok_reg" BEL "u4/u1/cen" BEL "u4/u4/dac_drs_cs_reg" BEL
        "u4/u4/cen" BEL "u4/u2/cen" BEL "u4/u3/cen" BEL "u5/cen" BEL "u6/cen"
        BEL "u17/dram_adj_enable" BEL "u17/drs_on_reg" BEL "u16/u3/btog" BEL
        "u2/u4/cen" BEL "u2/u2/linkerr_reg" BEL "u2/u6/disparity" BEL
        "u12/u1/swaddr_9" BEL "u12/u1/swaddr_8" BEL "u12/u1/swaddr_7" BEL
        "u12/u1/swaddr_6" BEL "u12/u1/swaddr_5" BEL "u12/u1/swaddr_4" BEL
        "u12/u1/swaddr_3" BEL "u12/u1/swaddr_2" BEL "u12/u1/swaddr_1" BEL
        "u12/u1/swaddr_0" BEL "u4/u1/drs_dac_write_reg" BEL
        "u4/u1/thr_dac_write_reg" BEL "u7/myloop1[31].u2/Mshreg_sd_1" BEL
        "u7/myloop1[31].u2/sd_1" BEL "u7/myloop1[30].u2/Mshreg_sd_1" BEL
        "u7/myloop1[30].u2/sd_1" BEL "u7/myloop1[29].u2/Mshreg_sd_1" BEL
        "u7/myloop1[29].u2/sd_1" BEL "u7/myloop1[28].u2/Mshreg_sd_1" BEL
        "u7/myloop1[28].u2/sd_1" BEL "u7/myloop1[25].u2/Mshreg_sd_1" BEL
        "u7/myloop1[25].u2/sd_1" BEL "u7/myloop1[27].u2/Mshreg_sd_1" BEL
        "u7/myloop1[27].u2/sd_1" BEL "u7/myloop1[26].u2/Mshreg_sd_1" BEL
        "u7/myloop1[26].u2/sd_1" BEL "u7/myloop1[22].u2/Mshreg_sd_1" BEL
        "u7/myloop1[22].u2/sd_1" BEL "u7/myloop1[24].u2/Mshreg_sd_1" BEL
        "u7/myloop1[24].u2/sd_1" BEL "u7/myloop1[23].u2/Mshreg_sd_1" BEL
        "u7/myloop1[23].u2/sd_1" BEL "u7/myloop1[19].u2/Mshreg_sd_1" BEL
        "u7/myloop1[19].u2/sd_1" BEL "u7/myloop1[21].u2/Mshreg_sd_1" BEL
        "u7/myloop1[21].u2/sd_1" BEL "u7/myloop1[20].u2/Mshreg_sd_1" BEL
        "u7/myloop1[20].u2/sd_1" BEL "u7/myloop1[18].u2/Mshreg_sd_1" BEL
        "u7/myloop1[18].u2/sd_1" BEL "u7/myloop1[17].u2/Mshreg_sd_1" BEL
        "u7/myloop1[17].u2/sd_1" BEL "u7/myloop1[16].u2/Mshreg_sd_1" BEL
        "u7/myloop1[16].u2/sd_1" BEL "u7/myloop1[15].u2/Mshreg_sd_1" BEL
        "u7/myloop1[15].u2/sd_1" BEL "u7/myloop1[12].u2/Mshreg_sd_1" BEL
        "u7/myloop1[12].u2/sd_1" BEL "u7/myloop1[14].u2/Mshreg_sd_1" BEL
        "u7/myloop1[14].u2/sd_1" BEL "u7/myloop1[13].u2/Mshreg_sd_1" BEL
        "u7/myloop1[13].u2/sd_1" BEL "u7/myloop1[9].u2/Mshreg_sd_1" BEL
        "u7/myloop1[9].u2/sd_1" BEL "u7/myloop1[11].u2/Mshreg_sd_1" BEL
        "u7/myloop1[11].u2/sd_1" BEL "u7/myloop1[10].u2/Mshreg_sd_1" BEL
        "u7/myloop1[10].u2/sd_1" BEL "u7/myloop1[6].u2/Mshreg_sd_1" BEL
        "u7/myloop1[6].u2/sd_1" BEL "u7/myloop1[8].u2/Mshreg_sd_1" BEL
        "u7/myloop1[8].u2/sd_1" BEL "u7/myloop1[7].u2/Mshreg_sd_1" BEL
        "u7/myloop1[7].u2/sd_1" BEL "u7/myloop1[5].u2/Mshreg_sd_1" BEL
        "u7/myloop1[5].u2/sd_1" BEL "u7/myloop1[4].u2/Mshreg_sd_1" BEL
        "u7/myloop1[4].u2/sd_1" BEL "u7/myloop1[3].u2/Mshreg_sd_1" BEL
        "u7/myloop1[3].u2/sd_1" BEL "u7/myloop1[2].u2/Mshreg_sd_1" BEL
        "u7/myloop1[2].u2/sd_1" BEL "u9/u4/Mshreg_d2clr" BEL "u9/u4/d2clr" BEL
        "u7/myloop1[1].u2/Mshreg_sd_1" BEL "u7/myloop1[1].u2/sd_1" BEL
        "u7/myloop1[0].u2/Mshreg_sd_1" BEL "u7/myloop1[0].u2/sd_1" BEL
        "u2/u5/Mshreg_d2linkok" BEL "u2/u5/d2linkok" BEL
        "u9/u4/Mshreg_d3triged" BEL "u9/u4/d3triged" BEL
        "u2/u4/Mshreg_reg_wr_reg" BEL "u2/u4/reg_wr_reg" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/Mshreg_p2rsig" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/p2rsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/Mshreg_p2rsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/p2rsig" BEL "u4/u3/Mshreg_d2clr"
        BEL "u4/u3/d2clr" PIN "u2/u2/u1/RAMB18E1_decoder_10b8b_pins<32>" PIN
        "u2/u2/u1/RAMB18E1_decoder_10b8b_pins<33>" PIN
        "u2/u2/u2/RAMB18E1_decoder_10b8b_pins<32>" PIN
        "u2/u2/u2/RAMB18E1_decoder_10b8b_pins<33>" PIN
        "u2/u6/u1/RAMB18E1_encoder_8b10b_pins<32>" PIN
        "u2/u6/u1/RAMB18E1_encoder_8b10b_pins<33>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[0].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[1].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[2].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[3].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[4].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[5].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[6].ramb36e1_mrd_pins<64>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<63>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<62>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<65>" PIN
        "u10/myloop1[7].ramb36e1_mrd_pins<64>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[0].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[10].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[11].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[1].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[2].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[3].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[4].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[5].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[6].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[7].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[8].ramb36e1_dram_fifo_pins<64>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<63>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<62>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<65>" PIN
        "u11/myloop1[9].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<64>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<65>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<64>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<62>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<63>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<62>" BEL "u1/bufg_clk" PIN
        "u1/mmcme2_dram_clk_pins<2>";
TIMEGRP u1_lx2clk = BEL "u7/myloop1[31].u2/dxd" BEL "u7/myloop1[31].u2/xd" BEL
        "u7/myloop1[30].u2/dxd" BEL "u7/myloop1[30].u2/xd" BEL
        "u7/myloop1[29].u2/dxd" BEL "u7/myloop1[29].u2/xd" BEL
        "u7/myloop1[28].u2/dxd" BEL "u7/myloop1[28].u2/xd" BEL
        "u7/myloop1[27].u2/dxd" BEL "u7/myloop1[27].u2/xd" BEL
        "u7/myloop1[26].u2/dxd" BEL "u7/myloop1[26].u2/xd" BEL
        "u7/myloop1[25].u2/dxd" BEL "u7/myloop1[25].u2/xd" BEL
        "u7/myloop1[24].u2/dxd" BEL "u7/myloop1[24].u2/xd" BEL
        "u7/myloop1[23].u2/dxd" BEL "u7/myloop1[23].u2/xd" BEL
        "u7/myloop1[22].u2/dxd" BEL "u7/myloop1[22].u2/xd" BEL
        "u7/myloop1[21].u2/dxd" BEL "u7/myloop1[21].u2/xd" BEL
        "u7/myloop1[20].u2/dxd" BEL "u7/myloop1[20].u2/xd" BEL
        "u7/myloop1[19].u2/dxd" BEL "u7/myloop1[19].u2/xd" BEL
        "u7/myloop1[18].u2/dxd" BEL "u7/myloop1[18].u2/xd" BEL
        "u7/myloop1[17].u2/dxd" BEL "u7/myloop1[17].u2/xd" BEL
        "u7/myloop1[16].u2/dxd" BEL "u7/myloop1[16].u2/xd" BEL
        "u7/myloop1[15].u2/dxd" BEL "u7/myloop1[15].u2/xd" BEL
        "u7/myloop1[14].u2/dxd" BEL "u7/myloop1[14].u2/xd" BEL
        "u7/myloop1[13].u2/dxd" BEL "u7/myloop1[13].u2/xd" BEL
        "u7/myloop1[12].u2/dxd" BEL "u7/myloop1[12].u2/xd" BEL
        "u7/myloop1[11].u2/dxd" BEL "u7/myloop1[11].u2/xd" BEL
        "u7/myloop1[10].u2/dxd" BEL "u7/myloop1[10].u2/xd" BEL
        "u7/myloop1[9].u2/dxd" BEL "u7/myloop1[9].u2/xd" BEL
        "u7/myloop1[8].u2/dxd" BEL "u7/myloop1[8].u2/xd" BEL
        "u7/myloop1[7].u2/dxd" BEL "u7/myloop1[7].u2/xd" BEL
        "u7/myloop1[6].u2/dxd" BEL "u7/myloop1[6].u2/xd" BEL
        "u7/myloop1[5].u2/dxd" BEL "u7/myloop1[5].u2/xd" BEL
        "u7/myloop1[4].u2/dxd" BEL "u7/myloop1[4].u2/xd" BEL
        "u7/myloop1[3].u2/dxd" BEL "u7/myloop1[3].u2/xd" BEL
        "u7/myloop1[2].u2/dxd" BEL "u7/myloop1[2].u2/xd" BEL
        "u7/myloop1[1].u2/dxd" BEL "u7/myloop1[1].u2/xd" BEL
        "u7/myloop1[0].u2/dxd" BEL "u7/myloop1[0].u2/xd" BEL "u1/bufg_x2clk"
        BEL "u2/u1/iddr_tcb_trig" BEL "u2/u1/iddr_tcb_timer";
TIMEGRP u1_lx2clk_0 = BEL "u7/myloop1[31].u2/dxd" BEL "u7/myloop1[31].u2/xd"
        BEL "u7/myloop1[30].u2/dxd" BEL "u7/myloop1[30].u2/xd" BEL
        "u7/myloop1[29].u2/dxd" BEL "u7/myloop1[29].u2/xd" BEL
        "u7/myloop1[28].u2/dxd" BEL "u7/myloop1[28].u2/xd" BEL
        "u7/myloop1[27].u2/dxd" BEL "u7/myloop1[27].u2/xd" BEL
        "u7/myloop1[26].u2/dxd" BEL "u7/myloop1[26].u2/xd" BEL
        "u7/myloop1[25].u2/dxd" BEL "u7/myloop1[25].u2/xd" BEL
        "u7/myloop1[24].u2/dxd" BEL "u7/myloop1[24].u2/xd" BEL
        "u7/myloop1[23].u2/dxd" BEL "u7/myloop1[23].u2/xd" BEL
        "u7/myloop1[22].u2/dxd" BEL "u7/myloop1[22].u2/xd" BEL
        "u7/myloop1[21].u2/dxd" BEL "u7/myloop1[21].u2/xd" BEL
        "u7/myloop1[20].u2/dxd" BEL "u7/myloop1[20].u2/xd" BEL
        "u7/myloop1[19].u2/dxd" BEL "u7/myloop1[19].u2/xd" BEL
        "u7/myloop1[18].u2/dxd" BEL "u7/myloop1[18].u2/xd" BEL
        "u7/myloop1[17].u2/dxd" BEL "u7/myloop1[17].u2/xd" BEL
        "u7/myloop1[16].u2/dxd" BEL "u7/myloop1[16].u2/xd" BEL
        "u7/myloop1[15].u2/dxd" BEL "u7/myloop1[15].u2/xd" BEL
        "u7/myloop1[14].u2/dxd" BEL "u7/myloop1[14].u2/xd" BEL
        "u7/myloop1[13].u2/dxd" BEL "u7/myloop1[13].u2/xd" BEL
        "u7/myloop1[12].u2/dxd" BEL "u7/myloop1[12].u2/xd" BEL
        "u7/myloop1[11].u2/dxd" BEL "u7/myloop1[11].u2/xd" BEL
        "u7/myloop1[10].u2/dxd" BEL "u7/myloop1[10].u2/xd" BEL
        "u7/myloop1[9].u2/dxd" BEL "u7/myloop1[9].u2/xd" BEL
        "u7/myloop1[8].u2/dxd" BEL "u7/myloop1[8].u2/xd" BEL
        "u7/myloop1[7].u2/dxd" BEL "u7/myloop1[7].u2/xd" BEL
        "u7/myloop1[6].u2/dxd" BEL "u7/myloop1[6].u2/xd" BEL
        "u7/myloop1[5].u2/dxd" BEL "u7/myloop1[5].u2/xd" BEL
        "u7/myloop1[4].u2/dxd" BEL "u7/myloop1[4].u2/xd" BEL
        "u7/myloop1[3].u2/dxd" BEL "u7/myloop1[3].u2/xd" BEL
        "u7/myloop1[2].u2/dxd" BEL "u7/myloop1[2].u2/xd" BEL
        "u7/myloop1[1].u2/dxd" BEL "u7/myloop1[1].u2/xd" BEL
        "u7/myloop1[0].u2/dxd" BEL "u7/myloop1[0].u2/xd" BEL "u1/bufg_x2clk"
        BEL "u2/u1/iddr_tcb_trig" BEL "u2/u1/iddr_tcb_timer";
PIN u1/OSERDESE2_dram_clk_pins<1> = BEL "u1/OSERDESE2_dram_clk" PINNAME
        CLKDIV;
PIN u14/u8/myloop1[0].OSERDESE2_mds_pins<1> = BEL
        "u14/u8/myloop1[0].OSERDESE2_mds" PINNAME CLKDIV;
PIN u14/u8/myloop1[1].OSERDESE2_mds_pins<1> = BEL
        "u14/u8/myloop1[1].OSERDESE2_mds" PINNAME CLKDIV;
TIMEGRP u1_lclk45_dram = BEL "u1/srl16e_dlocked_mds" BEL "u1/bufg_clk45_dram"
        BEL "u14/u8/pomds_1" BEL "u14/u8/pomds_0" BEL "u14/u8/p2omds_1" BEL
        "u14/u8/p2omds_0" BEL "u14/u8/p2emds_1" BEL "u14/u8/p2emds_0" BEL
        "u14/u8/p3emds" BEL "u14/u8/p3omds" BEL "u14/u8/pemds_1" BEL
        "u14/u8/pemds_0" BEL "u1/reset_serdes_mds_reg" PIN
        "u1/OSERDESE2_dram_clk_pins<1>" PIN
        "u14/u8/myloop1[0].OSERDESE2_mds_pins<1>" PIN
        "u14/u8/myloop1[1].OSERDESE2_mds_pins<1>";
TIMEGRP u1_lclk45_dram_0 = BEL "u1/srl16e_dlocked_mds" BEL
        "u1/bufg_clk45_dram" BEL "u14/u8/pomds_1" BEL "u14/u8/pomds_0" BEL
        "u14/u8/p2omds_1" BEL "u14/u8/p2omds_0" BEL "u14/u8/p2emds_1" BEL
        "u14/u8/p2emds_0" BEL "u14/u8/p3emds" BEL "u14/u8/p3omds" BEL
        "u14/u8/pemds_1" BEL "u14/u8/pemds_0" BEL "u1/reset_serdes_mds_reg"
        PIN "u1/OSERDESE2_dram_clk_pins<1>" PIN
        "u14/u8/myloop1[0].OSERDESE2_mds_pins<1>" PIN
        "u14/u8/myloop1[1].OSERDESE2_mds_pins<1>";
PIN u14/u7/myloop1[15].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[15].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[15].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[15].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[14].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[14].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[14].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[14].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[13].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[13].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[13].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[13].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[12].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[12].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[12].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[12].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[11].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[11].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[11].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[11].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[10].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[10].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[10].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[10].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[9].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[9].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[9].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[9].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[8].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[8].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[8].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[8].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[7].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[7].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[7].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[7].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[6].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[6].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[6].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[6].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[5].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[5].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[5].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[5].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[4].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[4].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[4].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[4].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[3].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[3].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[3].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[3].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[2].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[2].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[2].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[2].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[1].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[1].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[1].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[1].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[0].OSERDESE2_md_pins<1> = BEL
        "u14/u7/myloop1[0].OSERDESE2_md" PINNAME CLKDIV;
PIN u14/u7/myloop1[0].ISERDESE2_md_pins<5> = BEL
        "u14/u7/myloop1[0].ISERDESE2_md" PINNAME CLKDIV;
PIN u14/u5/OSERDESE2_dram_clke_pins<1> = BEL "u14/u5/OSERDESE2_dram_clke"
        PINNAME CLKDIV;
PIN u14/u6/OSERDESE2_dram_we_pins<1> = BEL "u14/u6/OSERDESE2_dram_we" PINNAME
        CLKDIV;
PIN u14/u6/OSERDESE2_dram_cas_pins<1> = BEL "u14/u6/OSERDESE2_dram_cas"
        PINNAME CLKDIV;
PIN u14/u6/OSERDESE2_dram_ras_pins<1> = BEL "u14/u6/OSERDESE2_dram_ras"
        PINNAME CLKDIV;
PIN u14/u6/OSERDESE2_dram_cs_pins<1> = BEL "u14/u6/OSERDESE2_dram_cs" PINNAME
        CLKDIV;
PIN u14/u6/myloop2[2].OSERDESE2_dram_ba_pins<1> = BEL
        "u14/u6/myloop2[2].OSERDESE2_dram_ba" PINNAME CLKDIV;
PIN u14/u6/myloop2[1].OSERDESE2_dram_ba_pins<1> = BEL
        "u14/u6/myloop2[1].OSERDESE2_dram_ba" PINNAME CLKDIV;
PIN u14/u6/myloop2[0].OSERDESE2_dram_ba_pins<1> = BEL
        "u14/u6/myloop2[0].OSERDESE2_dram_ba" PINNAME CLKDIV;
PIN u14/u6/myloop1[13].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[13].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[12].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[12].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[11].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[11].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[10].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[10].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[9].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[9].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[8].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[8].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[7].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[7].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[6].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[6].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[5].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[5].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[4].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[4].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[3].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[3].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[2].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[2].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[1].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[1].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u14/u6/myloop1[0].OSERDESE2_dram_a_pins<1> = BEL
        "u14/u6/myloop1[0].OSERDESE2_dram_a" PINNAME CLKDIV;
PIN u13/myloop1[0].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[0].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[0].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[10].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[10].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[10].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[11].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[11].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[11].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[12].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[12].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[12].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[12].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[13].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[13].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[13].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[13].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[14].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[14].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[14].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[14].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[15].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[15].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[15].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[15].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[16].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[16].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[16].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[16].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[17].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[17].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[17].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[17].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[18].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[18].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[18].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[18].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[19].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[19].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[19].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[19].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[1].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[1].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[1].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[20].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[20].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[20].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[20].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[21].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[21].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[21].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[21].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[22].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[22].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[22].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[22].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[23].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[23].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[23].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[23].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[24].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[24].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[24].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[24].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[25].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[25].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[25].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[25].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[26].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[26].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[26].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[26].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[27].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[27].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[27].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[27].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[28].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[28].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[28].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[28].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[29].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[29].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[29].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[29].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[2].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[2].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[2].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[30].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[30].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[30].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[30].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[31].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[31].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[31].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[31].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[3].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[3].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[3].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[4].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[4].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[4].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[5].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[5].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[5].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[6].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[6].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[6].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[7].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[7].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[7].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[8].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[8].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[8].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u13/myloop1[9].ramb36e1_dram_fifo_pins<63> = BEL
        "u13/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKARDCLKU;
PIN u13/myloop1[9].ramb36e1_dram_fifo_pins<62> = BEL
        "u13/myloop1[9].ramb36e1_dram_fifo" PINNAME CLKARDCLKL;
PIN u15/myloop1[0].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[0].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[0].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[0].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[1].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[1].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[1].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[1].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[2].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[2].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[2].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[2].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[3].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[3].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[3].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[3].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[4].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[4].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[4].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[4].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[5].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[5].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[5].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[5].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[6].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[6].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[6].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[6].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
PIN u15/myloop1[7].ramb36e1_mrd_pins<65> = BEL "u15/myloop1[7].ramb36e1_mrd"
        PINNAME CLKBWRCLKU;
PIN u15/myloop1[7].ramb36e1_mrd_pins<64> = BEL "u15/myloop1[7].ramb36e1_mrd"
        PINNAME CLKBWRCLKL;
TIMEGRP u1_lclk_dram = BEL "u1/srl16e_dlocked_md" BEL "u1/bufg_clk_dram" BEL
        "u12/u2/srl16e_dreset_dram" BEL "u12/u2/dram_rpage_reg_16" BEL
        "u12/u2/dram_rpage_reg_15" BEL "u12/u2/dram_rpage_reg_14" BEL
        "u12/u2/dram_rpage_reg_13" BEL "u12/u2/dram_rpage_reg_12" BEL
        "u12/u2/dram_rpage_reg_11" BEL "u12/u2/dram_rpage_reg_10" BEL
        "u12/u2/dram_rpage_reg_9" BEL "u12/u2/dram_rpage_reg_8" BEL
        "u12/u2/dram_rpage_reg_7" BEL "u12/u2/dram_rpage_reg_6" BEL
        "u12/u2/dram_rpage_reg_5" BEL "u12/u2/dram_rpage_reg_4" BEL
        "u12/u2/dram_rpage_reg_3" BEL "u12/u2/dram_rpage_reg_2" BEL
        "u12/u2/dram_rpage_reg_1" BEL "u12/u2/dram_rpage_reg_0" BEL
        "u12/u2/dram_wpage_reg_16" BEL "u12/u2/dram_wpage_reg_15" BEL
        "u12/u2/dram_wpage_reg_14" BEL "u12/u2/dram_wpage_reg_13" BEL
        "u12/u2/dram_wpage_reg_12" BEL "u12/u2/dram_wpage_reg_11" BEL
        "u12/u2/dram_wpage_reg_10" BEL "u12/u2/dram_wpage_reg_9" BEL
        "u12/u2/dram_wpage_reg_8" BEL "u12/u2/dram_wpage_reg_7" BEL
        "u12/u2/dram_wpage_reg_6" BEL "u12/u2/dram_wpage_reg_5" BEL
        "u12/u2/dram_wpage_reg_4" BEL "u12/u2/dram_wpage_reg_3" BEL
        "u12/u2/dram_wpage_reg_2" BEL "u12/u2/dram_wpage_reg_1" BEL
        "u12/u2/dram_wpage_reg_0" BEL "u12/u2/dram_size_17" BEL
        "u12/u2/dram_size_16" BEL "u12/u2/dram_size_15" BEL
        "u12/u2/dram_size_14" BEL "u12/u2/dram_size_13" BEL
        "u12/u2/dram_size_12" BEL "u12/u2/dram_size_11" BEL
        "u12/u2/dram_size_10" BEL "u12/u2/dram_size_9" BEL
        "u12/u2/dram_size_8" BEL "u12/u2/dram_size_7" BEL "u12/u2/dram_size_6"
        BEL "u12/u2/dram_size_5" BEL "u12/u2/dram_size_4" BEL
        "u12/u2/dram_size_3" BEL "u12/u2/dram_size_2" BEL "u12/u2/dram_size_1"
        BEL "u12/u2/dram_size_0" BEL "u12/u2/dram_full_reg" BEL
        "u12/u2/cen_dram_cnt" BEL "u12/u2/dram_empty_reg" BEL
        "u12/u2/dadd_dram_cnt" BEL "u12/u2/osic_add_data_fifo_cnt_clk/d2wsig"
        BEL "u12/u2/osic_add_data_fifo_cnt_clk/sig_enable" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/dwsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/d2wsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/sig_enable" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/dwsig" BEL "u15/wdat_7_7" BEL
        "u15/wdat_7_6" BEL "u15/wdat_7_5" BEL "u15/wdat_7_4" BEL
        "u15/wdat_7_3" BEL "u15/wdat_7_2" BEL "u15/wdat_7_1" BEL
        "u15/wdat_7_0" BEL "u15/wdat_0_7" BEL "u15/wdat_0_6" BEL
        "u15/wdat_0_5" BEL "u15/wdat_0_4" BEL "u15/wdat_0_3" BEL
        "u15/wdat_0_2" BEL "u15/wdat_0_1" BEL "u15/wdat_0_0" BEL
        "u15/wdat_1_7" BEL "u15/wdat_1_6" BEL "u15/wdat_1_5" BEL
        "u15/wdat_1_4" BEL "u15/wdat_1_3" BEL "u15/wdat_1_2" BEL
        "u15/wdat_1_1" BEL "u15/wdat_1_0" BEL "u15/wdat_2_7" BEL
        "u15/wdat_2_6" BEL "u15/wdat_2_5" BEL "u15/wdat_2_4" BEL
        "u15/wdat_2_3" BEL "u15/wdat_2_2" BEL "u15/wdat_2_1" BEL
        "u15/wdat_2_0" BEL "u15/wdat_3_7" BEL "u15/wdat_3_6" BEL
        "u15/wdat_3_5" BEL "u15/wdat_3_4" BEL "u15/wdat_3_3" BEL
        "u15/wdat_3_2" BEL "u15/wdat_3_1" BEL "u15/wdat_3_0" BEL
        "u15/wdat_5_7" BEL "u15/wdat_5_6" BEL "u15/wdat_5_5" BEL
        "u15/wdat_5_4" BEL "u15/wdat_5_3" BEL "u15/wdat_5_2" BEL
        "u15/wdat_5_1" BEL "u15/wdat_5_0" BEL "u15/wdat_6_7" BEL
        "u15/wdat_6_6" BEL "u15/wdat_6_5" BEL "u15/wdat_6_4" BEL
        "u15/wdat_6_3" BEL "u15/wdat_6_2" BEL "u15/wdat_6_1" BEL
        "u15/wdat_6_0" BEL "u15/wdat_4_7" BEL "u15/wdat_4_6" BEL
        "u15/wdat_4_5" BEL "u15/wdat_4_4" BEL "u15/wdat_4_3" BEL
        "u15/wdat_4_2" BEL "u15/wdat_4_1" BEL "u15/wdat_4_0" BEL "u15/wrec"
        BEL "u15/waddr_11" BEL "u15/waddr_10" BEL "u15/waddr_9" BEL
        "u15/waddr_8" BEL "u15/waddr_7" BEL "u15/waddr_6" BEL "u15/waddr_5"
        BEL "u15/waddr_4" BEL "u15/waddr_3" BEL "u15/waddr_2" BEL
        "u15/waddr_1" BEL "u15/waddr_0" BEL "u13/dram_fifo_rdata_reg_63" BEL
        "u13/dram_fifo_rdata_reg_62" BEL "u13/dram_fifo_rdata_reg_61" BEL
        "u13/dram_fifo_rdata_reg_60" BEL "u13/dram_fifo_rdata_reg_59" BEL
        "u13/dram_fifo_rdata_reg_58" BEL "u13/dram_fifo_rdata_reg_57" BEL
        "u13/dram_fifo_rdata_reg_56" BEL "u13/dram_fifo_rdata_reg_55" BEL
        "u13/dram_fifo_rdata_reg_54" BEL "u13/dram_fifo_rdata_reg_53" BEL
        "u13/dram_fifo_rdata_reg_52" BEL "u13/dram_fifo_rdata_reg_51" BEL
        "u13/dram_fifo_rdata_reg_50" BEL "u13/dram_fifo_rdata_reg_49" BEL
        "u13/dram_fifo_rdata_reg_48" BEL "u13/dram_fifo_rdata_reg_47" BEL
        "u13/dram_fifo_rdata_reg_46" BEL "u13/dram_fifo_rdata_reg_45" BEL
        "u13/dram_fifo_rdata_reg_44" BEL "u13/dram_fifo_rdata_reg_43" BEL
        "u13/dram_fifo_rdata_reg_42" BEL "u13/dram_fifo_rdata_reg_41" BEL
        "u13/dram_fifo_rdata_reg_40" BEL "u13/dram_fifo_rdata_reg_39" BEL
        "u13/dram_fifo_rdata_reg_38" BEL "u13/dram_fifo_rdata_reg_37" BEL
        "u13/dram_fifo_rdata_reg_36" BEL "u13/dram_fifo_rdata_reg_35" BEL
        "u13/dram_fifo_rdata_reg_34" BEL "u13/dram_fifo_rdata_reg_33" BEL
        "u13/dram_fifo_rdata_reg_32" BEL "u13/dram_fifo_rdata_reg_31" BEL
        "u13/dram_fifo_rdata_reg_30" BEL "u13/dram_fifo_rdata_reg_29" BEL
        "u13/dram_fifo_rdata_reg_28" BEL "u13/dram_fifo_rdata_reg_27" BEL
        "u13/dram_fifo_rdata_reg_26" BEL "u13/dram_fifo_rdata_reg_25" BEL
        "u13/dram_fifo_rdata_reg_24" BEL "u13/dram_fifo_rdata_reg_23" BEL
        "u13/dram_fifo_rdata_reg_22" BEL "u13/dram_fifo_rdata_reg_21" BEL
        "u13/dram_fifo_rdata_reg_20" BEL "u13/dram_fifo_rdata_reg_19" BEL
        "u13/dram_fifo_rdata_reg_18" BEL "u13/dram_fifo_rdata_reg_17" BEL
        "u13/dram_fifo_rdata_reg_16" BEL "u13/dram_fifo_rdata_reg_15" BEL
        "u13/dram_fifo_rdata_reg_14" BEL "u13/dram_fifo_rdata_reg_13" BEL
        "u13/dram_fifo_rdata_reg_12" BEL "u13/dram_fifo_rdata_reg_11" BEL
        "u13/dram_fifo_rdata_reg_10" BEL "u13/dram_fifo_rdata_reg_9" BEL
        "u13/dram_fifo_rdata_reg_8" BEL "u13/dram_fifo_rdata_reg_7" BEL
        "u13/dram_fifo_rdata_reg_6" BEL "u13/dram_fifo_rdata_reg_5" BEL
        "u13/dram_fifo_rdata_reg_4" BEL "u13/dram_fifo_rdata_reg_3" BEL
        "u13/dram_fifo_rdata_reg_2" BEL "u13/dram_fifo_rdata_reg_1" BEL
        "u13/dram_fifo_rdata_reg_0" BEL "u14/u4/dram_fcs_reg" BEL
        "u14/u4/dram_fras_reg" BEL "u14/u4/dram_fcas_reg" BEL
        "u14/u7/myloop1[15].idelaye2_md" BEL "u14/u7/myloop1[14].idelaye2_md"
        BEL "u14/u7/myloop1[13].idelaye2_md" BEL
        "u14/u7/myloop1[12].idelaye2_md" BEL "u14/u7/myloop1[11].idelaye2_md"
        BEL "u14/u7/myloop1[10].idelaye2_md" BEL
        "u14/u7/myloop1[9].idelaye2_md" BEL "u14/u7/myloop1[8].idelaye2_md"
        BEL "u14/u7/myloop1[7].idelaye2_md" BEL
        "u14/u7/myloop1[6].idelaye2_md" BEL "u14/u7/myloop1[5].idelaye2_md"
        BEL "u14/u7/myloop1[4].idelaye2_md" BEL
        "u14/u7/myloop1[3].idelaye2_md" BEL "u14/u7/myloop1[2].idelaye2_md"
        BEL "u14/u7/myloop1[1].idelaye2_md" BEL
        "u14/u7/myloop1[0].idelaye2_md" PIN
        "u14/u7/myloop1[15].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[14].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[13].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[12].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[11].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[10].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[9].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[8].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[7].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[6].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[5].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[4].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[3].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[2].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[1].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[0].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<5>" BEL "u14/u7/cnt_0_4" BEL
        "u14/u7/cnt_0_3" BEL "u14/u7/cnt_0_2" BEL "u14/u7/cnt_0_1" BEL
        "u14/u7/cnt_0_0" BEL "u14/u7/cnt_1_4" BEL "u14/u7/cnt_1_3" BEL
        "u14/u7/cnt_1_2" BEL "u14/u7/cnt_1_1" BEL "u14/u7/cnt_1_0" BEL
        "u14/u7/dram_pattern_reg_63" BEL "u14/u7/dram_pattern_reg_62" BEL
        "u14/u7/dram_pattern_reg_61" BEL "u14/u7/dram_pattern_reg_60" BEL
        "u14/u7/dram_pattern_reg_59" BEL "u14/u7/dram_pattern_reg_58" BEL
        "u14/u7/dram_pattern_reg_57" BEL "u14/u7/dram_pattern_reg_56" BEL
        "u14/u7/dram_pattern_reg_55" BEL "u14/u7/dram_pattern_reg_54" BEL
        "u14/u7/dram_pattern_reg_53" BEL "u14/u7/dram_pattern_reg_52" BEL
        "u14/u7/dram_pattern_reg_51" BEL "u14/u7/dram_pattern_reg_50" BEL
        "u14/u7/dram_pattern_reg_49" BEL "u14/u7/dram_pattern_reg_48" BEL
        "u14/u7/dram_pattern_reg_47" BEL "u14/u7/dram_pattern_reg_46" BEL
        "u14/u7/dram_pattern_reg_45" BEL "u14/u7/dram_pattern_reg_44" BEL
        "u14/u7/dram_pattern_reg_43" BEL "u14/u7/dram_pattern_reg_42" BEL
        "u14/u7/dram_pattern_reg_41" BEL "u14/u7/dram_pattern_reg_40" BEL
        "u14/u7/dram_pattern_reg_39" BEL "u14/u7/dram_pattern_reg_38" BEL
        "u14/u7/dram_pattern_reg_37" BEL "u14/u7/dram_pattern_reg_36" BEL
        "u14/u7/dram_pattern_reg_35" BEL "u14/u7/dram_pattern_reg_34" BEL
        "u14/u7/dram_pattern_reg_33" BEL "u14/u7/dram_pattern_reg_32" BEL
        "u14/u7/dram_pattern_reg_31" BEL "u14/u7/dram_pattern_reg_30" BEL
        "u14/u7/dram_pattern_reg_29" BEL "u14/u7/dram_pattern_reg_28" BEL
        "u14/u7/dram_pattern_reg_27" BEL "u14/u7/dram_pattern_reg_26" BEL
        "u14/u7/dram_pattern_reg_25" BEL "u14/u7/dram_pattern_reg_24" BEL
        "u14/u7/dram_pattern_reg_23" BEL "u14/u7/dram_pattern_reg_22" BEL
        "u14/u7/dram_pattern_reg_21" BEL "u14/u7/dram_pattern_reg_20" BEL
        "u14/u7/dram_pattern_reg_19" BEL "u14/u7/dram_pattern_reg_18" BEL
        "u14/u7/dram_pattern_reg_17" BEL "u14/u7/dram_pattern_reg_16" BEL
        "u14/u7/dram_pattern_reg_15" BEL "u14/u7/dram_pattern_reg_14" BEL
        "u14/u7/dram_pattern_reg_13" BEL "u14/u7/dram_pattern_reg_12" BEL
        "u14/u7/dram_pattern_reg_11" BEL "u14/u7/dram_pattern_reg_10" BEL
        "u14/u7/dram_pattern_reg_9" BEL "u14/u7/dram_pattern_reg_8" BEL
        "u14/u7/dram_pattern_reg_7" BEL "u14/u7/dram_pattern_reg_6" BEL
        "u14/u7/dram_pattern_reg_5" BEL "u14/u7/dram_pattern_reg_4" BEL
        "u14/u7/dram_pattern_reg_3" BEL "u14/u7/dram_pattern_reg_2" BEL
        "u14/u7/dram_pattern_reg_1" BEL "u14/u7/dram_pattern_reg_0" BEL
        "u14/u7/data_fifo_wdata_reg_63" BEL "u14/u7/data_fifo_wdata_reg_62"
        BEL "u14/u7/data_fifo_wdata_reg_61" BEL
        "u14/u7/data_fifo_wdata_reg_60" BEL "u14/u7/data_fifo_wdata_reg_59"
        BEL "u14/u7/data_fifo_wdata_reg_58" BEL
        "u14/u7/data_fifo_wdata_reg_57" BEL "u14/u7/data_fifo_wdata_reg_56"
        BEL "u14/u7/data_fifo_wdata_reg_55" BEL
        "u14/u7/data_fifo_wdata_reg_54" BEL "u14/u7/data_fifo_wdata_reg_53"
        BEL "u14/u7/data_fifo_wdata_reg_52" BEL
        "u14/u7/data_fifo_wdata_reg_51" BEL "u14/u7/data_fifo_wdata_reg_50"
        BEL "u14/u7/data_fifo_wdata_reg_49" BEL
        "u14/u7/data_fifo_wdata_reg_48" BEL "u14/u7/data_fifo_wdata_reg_47"
        BEL "u14/u7/data_fifo_wdata_reg_46" BEL
        "u14/u7/data_fifo_wdata_reg_45" BEL "u14/u7/data_fifo_wdata_reg_44"
        BEL "u14/u7/data_fifo_wdata_reg_43" BEL
        "u14/u7/data_fifo_wdata_reg_42" BEL "u14/u7/data_fifo_wdata_reg_41"
        BEL "u14/u7/data_fifo_wdata_reg_40" BEL
        "u14/u7/data_fifo_wdata_reg_39" BEL "u14/u7/data_fifo_wdata_reg_38"
        BEL "u14/u7/data_fifo_wdata_reg_37" BEL
        "u14/u7/data_fifo_wdata_reg_36" BEL "u14/u7/data_fifo_wdata_reg_35"
        BEL "u14/u7/data_fifo_wdata_reg_34" BEL
        "u14/u7/data_fifo_wdata_reg_33" BEL "u14/u7/data_fifo_wdata_reg_32"
        BEL "u14/u7/data_fifo_wdata_reg_31" BEL
        "u14/u7/data_fifo_wdata_reg_30" BEL "u14/u7/data_fifo_wdata_reg_29"
        BEL "u14/u7/data_fifo_wdata_reg_28" BEL
        "u14/u7/data_fifo_wdata_reg_27" BEL "u14/u7/data_fifo_wdata_reg_26"
        BEL "u14/u7/data_fifo_wdata_reg_25" BEL
        "u14/u7/data_fifo_wdata_reg_24" BEL "u14/u7/data_fifo_wdata_reg_23"
        BEL "u14/u7/data_fifo_wdata_reg_22" BEL
        "u14/u7/data_fifo_wdata_reg_21" BEL "u14/u7/data_fifo_wdata_reg_20"
        BEL "u14/u7/data_fifo_wdata_reg_19" BEL
        "u14/u7/data_fifo_wdata_reg_18" BEL "u14/u7/data_fifo_wdata_reg_17"
        BEL "u14/u7/data_fifo_wdata_reg_16" BEL
        "u14/u7/data_fifo_wdata_reg_15" BEL "u14/u7/data_fifo_wdata_reg_14"
        BEL "u14/u7/data_fifo_wdata_reg_13" BEL
        "u14/u7/data_fifo_wdata_reg_12" BEL "u14/u7/data_fifo_wdata_reg_11"
        BEL "u14/u7/data_fifo_wdata_reg_10" BEL "u14/u7/data_fifo_wdata_reg_9"
        BEL "u14/u7/data_fifo_wdata_reg_8" BEL "u14/u7/data_fifo_wdata_reg_7"
        BEL "u14/u7/data_fifo_wdata_reg_6" BEL "u14/u7/data_fifo_wdata_reg_5"
        BEL "u14/u7/data_fifo_wdata_reg_4" BEL "u14/u7/data_fifo_wdata_reg_3"
        BEL "u14/u7/data_fifo_wdata_reg_2" BEL "u14/u7/data_fifo_wdata_reg_1"
        BEL "u14/u7/data_fifo_wdata_reg_0" BEL "u14/u7/dlyce_1" BEL
        "u14/u7/dlyce_0" BEL "u14/u7/clr_1" BEL "u14/u7/clr_0" BEL
        "u14/u7/pomd_63" BEL "u14/u7/pomd_62" BEL "u14/u7/pomd_61" BEL
        "u14/u7/pomd_60" BEL "u14/u7/pomd_59" BEL "u14/u7/pomd_58" BEL
        "u14/u7/pomd_57" BEL "u14/u7/pomd_56" BEL "u14/u7/pomd_55" BEL
        "u14/u7/pomd_54" BEL "u14/u7/pomd_53" BEL "u14/u7/pomd_52" BEL
        "u14/u7/pomd_51" BEL "u14/u7/pomd_50" BEL "u14/u7/pomd_49" BEL
        "u14/u7/pomd_48" BEL "u14/u7/pomd_47" BEL "u14/u7/pomd_46" BEL
        "u14/u7/pomd_45" BEL "u14/u7/pomd_44" BEL "u14/u7/pomd_43" BEL
        "u14/u7/pomd_42" BEL "u14/u7/pomd_41" BEL "u14/u7/pomd_40" BEL
        "u14/u7/pomd_39" BEL "u14/u7/pomd_38" BEL "u14/u7/pomd_37" BEL
        "u14/u7/pomd_36" BEL "u14/u7/pomd_35" BEL "u14/u7/pomd_34" BEL
        "u14/u7/pomd_33" BEL "u14/u7/pomd_32" BEL "u14/u7/pomd_31" BEL
        "u14/u7/pomd_30" BEL "u14/u7/pomd_29" BEL "u14/u7/pomd_28" BEL
        "u14/u7/pomd_27" BEL "u14/u7/pomd_26" BEL "u14/u7/pomd_25" BEL
        "u14/u7/pomd_24" BEL "u14/u7/pomd_23" BEL "u14/u7/pomd_22" BEL
        "u14/u7/pomd_21" BEL "u14/u7/pomd_20" BEL "u14/u7/pomd_19" BEL
        "u14/u7/pomd_18" BEL "u14/u7/pomd_17" BEL "u14/u7/pomd_16" BEL
        "u14/u7/pomd_15" BEL "u14/u7/pomd_14" BEL "u14/u7/pomd_13" BEL
        "u14/u7/pomd_12" BEL "u14/u7/pomd_11" BEL "u14/u7/pomd_10" BEL
        "u14/u7/pomd_9" BEL "u14/u7/pomd_8" BEL "u14/u7/pomd_7" BEL
        "u14/u7/pomd_6" BEL "u14/u7/pomd_5" BEL "u14/u7/pomd_4" BEL
        "u14/u7/pomd_3" BEL "u14/u7/pomd_2" BEL "u14/u7/pomd_1" BEL
        "u14/u7/pomd_0" BEL "u14/u7/start_1" BEL "u14/u7/start_0" BEL
        "u14/u7/p2emd_15" BEL "u14/u7/p2emd_14" BEL "u14/u7/p2emd_13" BEL
        "u14/u7/p2emd_12" BEL "u14/u7/p2emd_11" BEL "u14/u7/p2emd_10" BEL
        "u14/u7/p2emd_9" BEL "u14/u7/p2emd_8" BEL "u14/u7/p2emd_7" BEL
        "u14/u7/p2emd_6" BEL "u14/u7/p2emd_5" BEL "u14/u7/p2emd_4" BEL
        "u14/u7/p2emd_3" BEL "u14/u7/p2emd_2" BEL "u14/u7/p2emd_1" BEL
        "u14/u7/p2emd_0" BEL "u14/u7/pemd_15" BEL "u14/u7/pemd_14" BEL
        "u14/u7/pemd_13" BEL "u14/u7/pemd_12" BEL "u14/u7/pemd_11" BEL
        "u14/u7/pemd_10" BEL "u14/u7/pemd_9" BEL "u14/u7/pemd_8" BEL
        "u14/u7/pemd_7" BEL "u14/u7/pemd_6" BEL "u14/u7/pemd_5" BEL
        "u14/u7/pemd_4" BEL "u14/u7/pemd_3" BEL "u14/u7/pemd_2" BEL
        "u14/u7/pemd_1" BEL "u14/u7/pemd_0" BEL "u14/u7/dlyrst_1" BEL
        "u14/u7/dlyrst_0" BEL "u14/u7/p2omd_63" BEL "u14/u7/p2omd_62" BEL
        "u14/u7/p2omd_61" BEL "u14/u7/p2omd_60" BEL "u14/u7/p2omd_59" BEL
        "u14/u7/p2omd_58" BEL "u14/u7/p2omd_57" BEL "u14/u7/p2omd_56" BEL
        "u14/u7/p2omd_55" BEL "u14/u7/p2omd_54" BEL "u14/u7/p2omd_53" BEL
        "u14/u7/p2omd_52" BEL "u14/u7/p2omd_51" BEL "u14/u7/p2omd_50" BEL
        "u14/u7/p2omd_49" BEL "u14/u7/p2omd_48" BEL "u14/u7/p2omd_47" BEL
        "u14/u7/p2omd_46" BEL "u14/u7/p2omd_45" BEL "u14/u7/p2omd_44" BEL
        "u14/u7/p2omd_43" BEL "u14/u7/p2omd_42" BEL "u14/u7/p2omd_41" BEL
        "u14/u7/p2omd_40" BEL "u14/u7/p2omd_39" BEL "u14/u7/p2omd_38" BEL
        "u14/u7/p2omd_37" BEL "u14/u7/p2omd_36" BEL "u14/u7/p2omd_35" BEL
        "u14/u7/p2omd_34" BEL "u14/u7/p2omd_33" BEL "u14/u7/p2omd_32" BEL
        "u14/u7/p2omd_31" BEL "u14/u7/p2omd_30" BEL "u14/u7/p2omd_29" BEL
        "u14/u7/p2omd_28" BEL "u14/u7/p2omd_27" BEL "u14/u7/p2omd_26" BEL
        "u14/u7/p2omd_25" BEL "u14/u7/p2omd_24" BEL "u14/u7/p2omd_23" BEL
        "u14/u7/p2omd_22" BEL "u14/u7/p2omd_21" BEL "u14/u7/p2omd_20" BEL
        "u14/u7/p2omd_19" BEL "u14/u7/p2omd_18" BEL "u14/u7/p2omd_17" BEL
        "u14/u7/p2omd_16" BEL "u14/u7/p2omd_15" BEL "u14/u7/p2omd_14" BEL
        "u14/u7/p2omd_13" BEL "u14/u7/p2omd_12" BEL "u14/u7/p2omd_11" BEL
        "u14/u7/p2omd_10" BEL "u14/u7/p2omd_9" BEL "u14/u7/p2omd_8" BEL
        "u14/u7/p2omd_7" BEL "u14/u7/p2omd_6" BEL "u14/u7/p2omd_5" BEL
        "u14/u7/p2omd_4" BEL "u14/u7/p2omd_3" BEL "u14/u7/p2omd_2" BEL
        "u14/u7/p2omd_1" BEL "u14/u7/p2omd_0" BEL "u14/u2/srl16e_dclr" BEL
        "u14/u2/bufcnt_5" BEL "u14/u2/bufcnt_4" BEL "u14/u2/bufcnt_3" BEL
        "u14/u2/bufcnt_2" BEL "u14/u2/bufcnt_1" BEL "u14/u2/bufcnt_0" BEL
        "u14/u2/cnt_7" BEL "u14/u2/cnt_6" BEL "u14/u2/cnt_5" BEL
        "u14/u2/cnt_4" BEL "u14/u2/cnt_3" BEL "u14/u2/cnt_2" BEL
        "u14/u2/cnt_1" BEL "u14/u2/cnt_0" BEL "u14/u2/p3emd_reg" BEL
        "u14/u2/p5omds_reg" BEL "u14/u2/dram_fifo_raddr_reg_13" BEL
        "u14/u2/dram_fifo_raddr_reg_12" BEL "u14/u2/dram_fifo_raddr_reg_11"
        BEL "u14/u2/dram_fifo_raddr_reg_10" BEL "u14/u2/dram_fifo_raddr_reg_9"
        BEL "u14/u2/dram_fifo_raddr_reg_8" BEL "u14/u2/dram_fifo_raddr_reg_7"
        BEL "u14/u2/dram_fifo_raddr_reg_6" BEL "u14/u2/dram_fifo_raddr_reg_5"
        BEL "u14/u2/dram_fifo_raddr_reg_4" BEL "u14/u2/dram_fifo_raddr_reg_3"
        BEL "u14/u2/dram_fifo_raddr_reg_2" BEL "u14/u2/dram_fifo_raddr_reg_1"
        BEL "u14/u2/dram_fifo_raddr_reg_0" BEL "u14/u2/dram_wcas_reg" BEL
        "u14/u2/d2cen" BEL "u14/u2/dcen" BEL "u14/u2/add_dram_cnt_reg" BEL
        "u14/u2/dram_wba_reg_2" BEL "u14/u2/dram_wba_reg_1" BEL
        "u14/u2/dram_wba_reg_0" BEL "u14/u2/sub_dram_fifo_cnt_reg" BEL
        "u14/u2/dram_wmwe_reg" BEL "u14/u2/dram_wa_reg_13" BEL
        "u14/u2/dram_wa_reg_12" BEL "u14/u2/dram_wa_reg_11" BEL
        "u14/u2/dram_wa_reg_10" BEL "u14/u2/dram_wa_reg_9" BEL
        "u14/u2/dram_wa_reg_8" BEL "u14/u2/dram_wa_reg_7" BEL
        "u14/u2/dram_wa_reg_6" BEL "u14/u2/dram_wa_reg_5" BEL
        "u14/u2/dram_wa_reg_4" BEL "u14/u2/dram_wa_reg_3" BEL
        "u14/u2/dram_wa_reg_2" BEL "u14/u2/dram_wa_reg_1" BEL
        "u14/u2/dram_wa_reg_0" BEL "u14/u2/dram_wras_reg" BEL "u14/u2/clr" BEL
        "u14/u2/dram_wcs_reg" BEL "u14/u2/p5emds_reg" BEL "u14/u2/scen" BEL
        "u14/u3/srl16e_dram_test_clr" BEL
        "u14/u3/myloop1[7].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[6].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[5].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[4].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[3].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[2].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[1].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[0].srl16e_data_fifo_waddr" BEL
        "u14/u3/srl16e_data_fifo_write" BEL "u14/u3/srl16e_add_dram_rpage" BEL
        "u14/u3/srl16e_dclr" BEL "u14/u3/cnt_7" BEL "u14/u3/cnt_6" BEL
        "u14/u3/cnt_5" BEL "u14/u3/cnt_4" BEL "u14/u3/cnt_3" BEL
        "u14/u3/cnt_2" BEL "u14/u3/cnt_1" BEL "u14/u3/cnt_0" BEL
        "u14/u3/pdata_fifo_waddr_7" BEL "u14/u3/pdata_fifo_waddr_6" BEL
        "u14/u3/pdata_fifo_waddr_5" BEL "u14/u3/pdata_fifo_waddr_4" BEL
        "u14/u3/pdata_fifo_waddr_3" BEL "u14/u3/pdata_fifo_waddr_2" BEL
        "u14/u3/pdata_fifo_waddr_1" BEL "u14/u3/pdata_fifo_waddr_0" BEL
        "u14/u3/dram_rcas_reg" BEL "u14/u3/dram_rmwe_reg" BEL
        "u14/u3/sub_dram_cnt_reg" BEL "u14/u3/dram_rba_reg_2" BEL
        "u14/u3/dram_rba_reg_1" BEL "u14/u3/dram_rba_reg_0" BEL
        "u14/u3/add_data_fifo_cnt_reg" BEL "u14/u3/data_fifo_waddr_reg_8" BEL
        "u14/u3/data_fifo_waddr_reg_9" BEL "u14/u3/data_fifo_waddr_reg_10" BEL
        "u14/u3/data_fifo_waddr_reg_11" BEL "u14/u3/dram_ra_reg_13" BEL
        "u14/u3/dram_ra_reg_12" BEL "u14/u3/dram_ra_reg_11" BEL
        "u14/u3/dram_ra_reg_10" BEL "u14/u3/dram_ra_reg_9" BEL
        "u14/u3/dram_ra_reg_8" BEL "u14/u3/dram_ra_reg_7" BEL
        "u14/u3/dram_ra_reg_6" BEL "u14/u3/dram_ra_reg_5" BEL
        "u14/u3/dram_ra_reg_4" BEL "u14/u3/dram_ra_reg_3" BEL
        "u14/u3/dram_ra_reg_2" BEL "u14/u3/dram_ra_reg_1" BEL
        "u14/u3/dram_ra_reg_0" BEL "u14/u3/dram_rras_reg" BEL
        "u14/u3/dram_rcs_reg" BEL "u14/u3/clr" BEL "u14/u3/scen" BEL
        "u14/u1/rwcyc_cnt_7" BEL "u14/u1/rwcyc_cnt_6" BEL "u14/u1/rwcyc_cnt_8"
        BEL "u14/u1/rwcyc_cnt_5" BEL "u14/u1/rwcyc_cnt_4" BEL
        "u14/u1/rwcyc_cnt_3" BEL "u14/u1/rwcyc_cnt_2" BEL "u14/u1/rwcyc_cnt_0"
        BEL "u14/u1/rwcyc_cnt_1" BEL "u14/u1/refresh_cnt_10" BEL
        "u14/u1/refresh_cnt_9" BEL "u14/u1/refresh_cnt_8" BEL
        "u14/u1/refresh_cnt_7" BEL "u14/u1/refresh_cnt_5" BEL
        "u14/u1/refresh_cnt_4" BEL "u14/u1/refresh_cnt_6" BEL
        "u14/u1/refresh_cnt_3" BEL "u14/u1/refresh_cnt_2" BEL
        "u14/u1/refresh_cnt_1" BEL "u14/u1/refresh_cnt_0" BEL
        "u14/u1/fcyc_cnt_5" BEL "u14/u1/fcyc_cnt_4" BEL "u14/u1/fcyc_cnt_3"
        BEL "u14/u1/fcyc_cnt_2" BEL "u14/u1/fcyc_cnt_1" BEL
        "u14/u1/fcyc_cnt_0" BEL "u14/u1/read_dram_reg" BEL
        "u14/u1/write_dram_reg" BEL "u14/u1/fcyc_clr" BEL "u14/u1/rwcyc_clr"
        BEL "u14/u1/rwcyc_start" PIN "u14/u5/OSERDESE2_dram_clke_pins<1>" BEL
        "u14/u5/mrs_cnt_4" BEL "u14/u5/mrs_cnt_3" BEL "u14/u5/mrs_cnt_2" BEL
        "u14/u5/mrs_cnt_1" BEL "u14/u5/mrs_cnt_0" BEL "u14/u5/init_cnt_5" BEL
        "u14/u5/init_cnt_4" BEL "u14/u5/init_cnt_3" BEL "u14/u5/init_cnt_2"
        BEL "u14/u5/init_cnt_1" BEL "u14/u5/init_cnt_0" BEL "u14/u5/dll_cnt_8"
        BEL "u14/u5/dll_cnt_7" BEL "u14/u5/dll_cnt_6" BEL "u14/u5/dll_cnt_5"
        BEL "u14/u5/dll_cnt_4" BEL "u14/u5/dll_cnt_3" BEL "u14/u5/dll_cnt_2"
        BEL "u14/u5/dll_cnt_1" BEL "u14/u5/dll_cnt_0" BEL "u14/u5/clk_cnt_16"
        BEL "u14/u5/clk_cnt_15" BEL "u14/u5/clk_cnt_14" BEL
        "u14/u5/clk_cnt_13" BEL "u14/u5/clk_cnt_12" BEL "u14/u5/clk_cnt_11"
        BEL "u14/u5/clk_cnt_10" BEL "u14/u5/clk_cnt_9" BEL "u14/u5/clk_cnt_8"
        BEL "u14/u5/clk_cnt_7" BEL "u14/u5/clk_cnt_6" BEL "u14/u5/clk_cnt_5"
        BEL "u14/u5/clk_cnt_4" BEL "u14/u5/clk_cnt_3" BEL "u14/u5/clk_cnt_2"
        BEL "u14/u5/clk_cnt_1" BEL "u14/u5/clk_cnt_0" BEL "u14/u5/rst_cnt_15"
        BEL "u14/u5/rst_cnt_14" BEL "u14/u5/rst_cnt_13" BEL
        "u14/u5/rst_cnt_12" BEL "u14/u5/rst_cnt_11" BEL "u14/u5/rst_cnt_10"
        BEL "u14/u5/rst_cnt_9" BEL "u14/u5/rst_cnt_8" BEL "u14/u5/rst_cnt_7"
        BEL "u14/u5/rst_cnt_6" BEL "u14/u5/rst_cnt_5" BEL "u14/u5/rst_cnt_4"
        BEL "u14/u5/rst_cnt_3" BEL "u14/u5/rst_cnt_2" BEL "u14/u5/rst_cnt_1"
        BEL "u14/u5/rst_cnt_0" BEL "u14/u5/dram_sa_reg_4" BEL
        "u14/u5/dram_sa_reg_3" BEL "u14/u5/dram_sa_reg_2" BEL
        "u14/u5/dram_sa_reg_1" BEL "u14/u5/dram_sa_reg_0" BEL
        "u14/u5/dram_sba_reg_1" BEL "u14/u5/dram_sba_reg_0" BEL
        "u14/u5/dram_smwe_reg" BEL "u14/u5/dram_scas_reg" BEL
        "u14/u5/dram_scs_reg" BEL "u14/u5/dram_sras_reg" BEL
        "u14/u5/dram_enable_reg" BEL "u14/u5/init_clr" BEL "u14/u5/pdram_clke"
        BEL "u14/u5/mrs_clr" BEL "u14/u5/clk_clr" BEL "u14/u5/rst_clr" PIN
        "u14/u6/OSERDESE2_dram_we_pins<1>" PIN
        "u14/u6/OSERDESE2_dram_cas_pins<1>" PIN
        "u14/u6/OSERDESE2_dram_ras_pins<1>" PIN
        "u14/u6/OSERDESE2_dram_cs_pins<1>" PIN
        "u14/u6/myloop2[2].OSERDESE2_dram_ba_pins<1>" PIN
        "u14/u6/myloop2[1].OSERDESE2_dram_ba_pins<1>" PIN
        "u14/u6/myloop2[0].OSERDESE2_dram_ba_pins<1>" PIN
        "u14/u6/myloop1[13].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[12].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[11].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[10].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[9].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[8].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[7].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[6].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[5].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[4].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[3].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[2].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[1].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[0].OSERDESE2_dram_a_pins<1>" BEL "u14/u6/pdram_a_13"
        BEL "u14/u6/pdram_a_12" BEL "u14/u6/pdram_a_11" BEL
        "u14/u6/pdram_a_10" BEL "u14/u6/pdram_a_9" BEL "u14/u6/pdram_a_8" BEL
        "u14/u6/pdram_a_7" BEL "u14/u6/pdram_a_6" BEL "u14/u6/pdram_a_5" BEL
        "u14/u6/pdram_a_4" BEL "u14/u6/pdram_a_3" BEL "u14/u6/pdram_a_2" BEL
        "u14/u6/pdram_a_1" BEL "u14/u6/pdram_a_0" BEL "u14/u6/pdram_ba_2" BEL
        "u14/u6/pdram_ba_1" BEL "u14/u6/pdram_ba_0" BEL "u14/u8/p4emds" BEL
        "u14/u8/p4omds" BEL "u14/u9/pdram_test_pattern_63" BEL
        "u14/u9/pdram_test_pattern_62" BEL "u14/u9/pdram_test_pattern_61" BEL
        "u14/u9/pdram_test_pattern_60" BEL "u14/u9/pdram_test_pattern_59" BEL
        "u14/u9/pdram_test_pattern_58" BEL "u14/u9/pdram_test_pattern_57" BEL
        "u14/u9/pdram_test_pattern_56" BEL "u14/u9/pdram_test_pattern_55" BEL
        "u14/u9/pdram_test_pattern_54" BEL "u14/u9/pdram_test_pattern_53" BEL
        "u14/u9/pdram_test_pattern_52" BEL "u14/u9/pdram_test_pattern_51" BEL
        "u14/u9/pdram_test_pattern_50" BEL "u14/u9/pdram_test_pattern_49" BEL
        "u14/u9/pdram_test_pattern_48" BEL "u14/u9/pdram_test_pattern_47" BEL
        "u14/u9/pdram_test_pattern_46" BEL "u14/u9/pdram_test_pattern_45" BEL
        "u14/u9/pdram_test_pattern_44" BEL "u14/u9/pdram_test_pattern_43" BEL
        "u14/u9/pdram_test_pattern_42" BEL "u14/u9/pdram_test_pattern_41" BEL
        "u14/u9/pdram_test_pattern_40" BEL "u14/u9/pdram_test_pattern_39" BEL
        "u14/u9/pdram_test_pattern_38" BEL "u14/u9/pdram_test_pattern_37" BEL
        "u14/u9/pdram_test_pattern_36" BEL "u14/u9/pdram_test_pattern_35" BEL
        "u14/u9/pdram_test_pattern_34" BEL "u14/u9/pdram_test_pattern_33" BEL
        "u14/u9/pdram_test_pattern_32" BEL "u14/u9/pdram_test_pattern_31" BEL
        "u14/u9/pdram_test_pattern_30" BEL "u14/u9/pdram_test_pattern_29" BEL
        "u14/u9/pdram_test_pattern_28" BEL "u14/u9/pdram_test_pattern_27" BEL
        "u14/u9/pdram_test_pattern_26" BEL "u14/u9/pdram_test_pattern_25" BEL
        "u14/u9/pdram_test_pattern_24" BEL "u14/u9/pdram_test_pattern_23" BEL
        "u14/u9/pdram_test_pattern_22" BEL "u14/u9/pdram_test_pattern_21" BEL
        "u14/u9/pdram_test_pattern_20" BEL "u14/u9/pdram_test_pattern_19" BEL
        "u14/u9/pdram_test_pattern_18" BEL "u14/u9/pdram_test_pattern_17" BEL
        "u14/u9/pdram_test_pattern_16" BEL "u14/u9/pdram_test_pattern_15" BEL
        "u14/u9/pdram_test_pattern_14" BEL "u14/u9/pdram_test_pattern_13" BEL
        "u14/u9/pdram_test_pattern_12" BEL "u14/u9/pdram_test_pattern_11" BEL
        "u14/u9/pdram_test_pattern_10" BEL "u14/u9/pdram_test_pattern_9" BEL
        "u14/u9/pdram_test_pattern_8" BEL "u14/u9/pdram_test_pattern_7" BEL
        "u14/u9/pdram_test_pattern_6" BEL "u14/u9/pdram_test_pattern_5" BEL
        "u14/u9/pdram_test_pattern_4" BEL "u14/u9/pdram_test_pattern_3" BEL
        "u14/u9/pdram_test_pattern_2" BEL "u14/u9/pdram_test_pattern_1" BEL
        "u14/u9/pdram_test_pattern_0" BEL "u17/osic_reset_dram/prsig" BEL
        "u17/osic_dram_start/prsig" BEL "u17/osic_dram_stop/prsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/prsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/prsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/prsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/prsig" BEL
        "u17/osic_dram_test_wr/prsig" BEL "u17/osic_dram_test_rd/prsig" BEL
        "u17/osic_dram_test_on/prsig" BEL "u17/osic_dram_test_off/prsig" BEL
        "u17/dram_idly_reg_0_4" BEL "u17/dram_idly_reg_0_3" BEL
        "u17/dram_idly_reg_0_2" BEL "u17/dram_idly_reg_0_1" BEL
        "u17/dram_idly_reg_0_0" BEL "u17/dram_idly_reg_1_4" BEL
        "u17/dram_idly_reg_1_3" BEL "u17/dram_idly_reg_1_2" BEL
        "u17/dram_idly_reg_1_1" BEL "u17/dram_idly_reg_1_0" BEL "u14/u3/cen"
        BEL "u14/u1/fcyc_cen" BEL "u14/u1/rwcyc_cen" BEL
        "u14/u3/dram_test_and_reg" BEL "u14/u1/dram_cyc" BEL
        "u1/reset_serdes_md_reg" BEL "u14/u2/add_dram_wpage_reg" BEL
        "u14/u2/addbufcnt" BEL "u14/u3/pdata_fifo_write" BEL
        "u14/u3/padd_dram_rpage" BEL "u14/u3/pdram_test_clr" BEL
        "u14/u1/refresh_dram_reg" BEL "u14/u1/fcyc_start" BEL
        "u14/u5/dram_reset" BEL "u14/u6/pdram_cas" BEL "u14/u6/pdram_cs" BEL
        "u14/u6/pdram_we" BEL "u14/u6/pdram_ras" BEL
        "u17/osic_reset_dram/rsig_reg" BEL "u17/osic_dram_start/rsig_reg" BEL
        "u17/osic_dram_stop/rsig_reg" BEL
        "u17/myloop1[0].osic_write_dram_idly/rsig_reg" BEL
        "u17/myloop1[0].osic_dram_bitslip/rsig_reg" BEL
        "u17/myloop1[1].osic_write_dram_idly/rsig_reg" BEL
        "u17/myloop1[1].osic_dram_bitslip/rsig_reg" BEL
        "u17/osic_dram_test_wr/rsig_reg" BEL "u17/osic_dram_test_rd/rsig_reg"
        BEL "u17/osic_dram_test_on/rsig_reg" BEL
        "u17/osic_dram_test_off/rsig_reg" BEL "u12/u2/reset_fifo_cnt" BEL
        "u14/u7/cen_1" BEL "u14/u7/cen_0" BEL "u14/u2/cen" BEL
        "u14/u1/dram_ready_reg" BEL "u14/u5/dll_cen" BEL "u14/u5/mrs_cen" BEL
        "u14/u5/init_cen" BEL "u14/u5/clk_cen" BEL "u17/dram_test_on_reg" BEL
        "u14/u1/en_test_rd" BEL "u14/u1/en_test_wr" BEL "u14/u5/rst_cen" BEL
        "u12/u2/Mshreg_data_fifo_full_reg" BEL "u12/u2/data_fifo_full_reg" BEL
        "u12/u2/Mshreg_dram_fifo_empty_reg" BEL "u12/u2/dram_fifo_empty_reg"
        BEL "u17/osic_reset_dram/Mshreg_p2rsig" BEL
        "u17/osic_reset_dram/p2rsig" BEL "u17/osic_dram_start/Mshreg_p2rsig"
        BEL "u17/osic_dram_start/p2rsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/Mshreg_p2rsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/p2rsig" BEL
        "u17/osic_dram_stop/Mshreg_p2rsig" BEL "u17/osic_dram_stop/p2rsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/Mshreg_p2rsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/p2rsig" BEL
        "u17/osic_dram_test_wr/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_wr/p2rsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/Mshreg_p2rsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/p2rsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/Mshreg_p2rsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/p2rsig" BEL
        "u17/osic_dram_test_off/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_off/p2rsig" BEL
        "u17/osic_dram_test_rd/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_rd/p2rsig" BEL
        "u17/osic_dram_test_on/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_on/p2rsig" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<62>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<64>";
TIMEGRP u1_lclk_dram_0 = BEL "u1/srl16e_dlocked_md" BEL "u1/bufg_clk_dram" BEL
        "u12/u2/srl16e_dreset_dram" BEL "u12/u2/dram_rpage_reg_16" BEL
        "u12/u2/dram_rpage_reg_15" BEL "u12/u2/dram_rpage_reg_14" BEL
        "u12/u2/dram_rpage_reg_13" BEL "u12/u2/dram_rpage_reg_12" BEL
        "u12/u2/dram_rpage_reg_11" BEL "u12/u2/dram_rpage_reg_10" BEL
        "u12/u2/dram_rpage_reg_9" BEL "u12/u2/dram_rpage_reg_8" BEL
        "u12/u2/dram_rpage_reg_7" BEL "u12/u2/dram_rpage_reg_6" BEL
        "u12/u2/dram_rpage_reg_5" BEL "u12/u2/dram_rpage_reg_4" BEL
        "u12/u2/dram_rpage_reg_3" BEL "u12/u2/dram_rpage_reg_2" BEL
        "u12/u2/dram_rpage_reg_1" BEL "u12/u2/dram_rpage_reg_0" BEL
        "u12/u2/dram_wpage_reg_16" BEL "u12/u2/dram_wpage_reg_15" BEL
        "u12/u2/dram_wpage_reg_14" BEL "u12/u2/dram_wpage_reg_13" BEL
        "u12/u2/dram_wpage_reg_12" BEL "u12/u2/dram_wpage_reg_11" BEL
        "u12/u2/dram_wpage_reg_10" BEL "u12/u2/dram_wpage_reg_9" BEL
        "u12/u2/dram_wpage_reg_8" BEL "u12/u2/dram_wpage_reg_7" BEL
        "u12/u2/dram_wpage_reg_6" BEL "u12/u2/dram_wpage_reg_5" BEL
        "u12/u2/dram_wpage_reg_4" BEL "u12/u2/dram_wpage_reg_3" BEL
        "u12/u2/dram_wpage_reg_2" BEL "u12/u2/dram_wpage_reg_1" BEL
        "u12/u2/dram_wpage_reg_0" BEL "u12/u2/dram_size_17" BEL
        "u12/u2/dram_size_16" BEL "u12/u2/dram_size_15" BEL
        "u12/u2/dram_size_14" BEL "u12/u2/dram_size_13" BEL
        "u12/u2/dram_size_12" BEL "u12/u2/dram_size_11" BEL
        "u12/u2/dram_size_10" BEL "u12/u2/dram_size_9" BEL
        "u12/u2/dram_size_8" BEL "u12/u2/dram_size_7" BEL "u12/u2/dram_size_6"
        BEL "u12/u2/dram_size_5" BEL "u12/u2/dram_size_4" BEL
        "u12/u2/dram_size_3" BEL "u12/u2/dram_size_2" BEL "u12/u2/dram_size_1"
        BEL "u12/u2/dram_size_0" BEL "u12/u2/dram_full_reg" BEL
        "u12/u2/cen_dram_cnt" BEL "u12/u2/dram_empty_reg" BEL
        "u12/u2/dadd_dram_cnt" BEL "u12/u2/osic_add_data_fifo_cnt_clk/d2wsig"
        BEL "u12/u2/osic_add_data_fifo_cnt_clk/sig_enable" BEL
        "u12/u2/osic_add_data_fifo_cnt_clk/dwsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/d2wsig" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/sig_enable" BEL
        "u12/u2/osic_sub_dram_fifo_cnt_clk/dwsig" BEL "u15/wdat_7_7" BEL
        "u15/wdat_7_6" BEL "u15/wdat_7_5" BEL "u15/wdat_7_4" BEL
        "u15/wdat_7_3" BEL "u15/wdat_7_2" BEL "u15/wdat_7_1" BEL
        "u15/wdat_7_0" BEL "u15/wdat_0_7" BEL "u15/wdat_0_6" BEL
        "u15/wdat_0_5" BEL "u15/wdat_0_4" BEL "u15/wdat_0_3" BEL
        "u15/wdat_0_2" BEL "u15/wdat_0_1" BEL "u15/wdat_0_0" BEL
        "u15/wdat_1_7" BEL "u15/wdat_1_6" BEL "u15/wdat_1_5" BEL
        "u15/wdat_1_4" BEL "u15/wdat_1_3" BEL "u15/wdat_1_2" BEL
        "u15/wdat_1_1" BEL "u15/wdat_1_0" BEL "u15/wdat_2_7" BEL
        "u15/wdat_2_6" BEL "u15/wdat_2_5" BEL "u15/wdat_2_4" BEL
        "u15/wdat_2_3" BEL "u15/wdat_2_2" BEL "u15/wdat_2_1" BEL
        "u15/wdat_2_0" BEL "u15/wdat_3_7" BEL "u15/wdat_3_6" BEL
        "u15/wdat_3_5" BEL "u15/wdat_3_4" BEL "u15/wdat_3_3" BEL
        "u15/wdat_3_2" BEL "u15/wdat_3_1" BEL "u15/wdat_3_0" BEL
        "u15/wdat_5_7" BEL "u15/wdat_5_6" BEL "u15/wdat_5_5" BEL
        "u15/wdat_5_4" BEL "u15/wdat_5_3" BEL "u15/wdat_5_2" BEL
        "u15/wdat_5_1" BEL "u15/wdat_5_0" BEL "u15/wdat_6_7" BEL
        "u15/wdat_6_6" BEL "u15/wdat_6_5" BEL "u15/wdat_6_4" BEL
        "u15/wdat_6_3" BEL "u15/wdat_6_2" BEL "u15/wdat_6_1" BEL
        "u15/wdat_6_0" BEL "u15/wdat_4_7" BEL "u15/wdat_4_6" BEL
        "u15/wdat_4_5" BEL "u15/wdat_4_4" BEL "u15/wdat_4_3" BEL
        "u15/wdat_4_2" BEL "u15/wdat_4_1" BEL "u15/wdat_4_0" BEL "u15/wrec"
        BEL "u15/waddr_11" BEL "u15/waddr_10" BEL "u15/waddr_9" BEL
        "u15/waddr_8" BEL "u15/waddr_7" BEL "u15/waddr_6" BEL "u15/waddr_5"
        BEL "u15/waddr_4" BEL "u15/waddr_3" BEL "u15/waddr_2" BEL
        "u15/waddr_1" BEL "u15/waddr_0" BEL "u13/dram_fifo_rdata_reg_63" BEL
        "u13/dram_fifo_rdata_reg_62" BEL "u13/dram_fifo_rdata_reg_61" BEL
        "u13/dram_fifo_rdata_reg_60" BEL "u13/dram_fifo_rdata_reg_59" BEL
        "u13/dram_fifo_rdata_reg_58" BEL "u13/dram_fifo_rdata_reg_57" BEL
        "u13/dram_fifo_rdata_reg_56" BEL "u13/dram_fifo_rdata_reg_55" BEL
        "u13/dram_fifo_rdata_reg_54" BEL "u13/dram_fifo_rdata_reg_53" BEL
        "u13/dram_fifo_rdata_reg_52" BEL "u13/dram_fifo_rdata_reg_51" BEL
        "u13/dram_fifo_rdata_reg_50" BEL "u13/dram_fifo_rdata_reg_49" BEL
        "u13/dram_fifo_rdata_reg_48" BEL "u13/dram_fifo_rdata_reg_47" BEL
        "u13/dram_fifo_rdata_reg_46" BEL "u13/dram_fifo_rdata_reg_45" BEL
        "u13/dram_fifo_rdata_reg_44" BEL "u13/dram_fifo_rdata_reg_43" BEL
        "u13/dram_fifo_rdata_reg_42" BEL "u13/dram_fifo_rdata_reg_41" BEL
        "u13/dram_fifo_rdata_reg_40" BEL "u13/dram_fifo_rdata_reg_39" BEL
        "u13/dram_fifo_rdata_reg_38" BEL "u13/dram_fifo_rdata_reg_37" BEL
        "u13/dram_fifo_rdata_reg_36" BEL "u13/dram_fifo_rdata_reg_35" BEL
        "u13/dram_fifo_rdata_reg_34" BEL "u13/dram_fifo_rdata_reg_33" BEL
        "u13/dram_fifo_rdata_reg_32" BEL "u13/dram_fifo_rdata_reg_31" BEL
        "u13/dram_fifo_rdata_reg_30" BEL "u13/dram_fifo_rdata_reg_29" BEL
        "u13/dram_fifo_rdata_reg_28" BEL "u13/dram_fifo_rdata_reg_27" BEL
        "u13/dram_fifo_rdata_reg_26" BEL "u13/dram_fifo_rdata_reg_25" BEL
        "u13/dram_fifo_rdata_reg_24" BEL "u13/dram_fifo_rdata_reg_23" BEL
        "u13/dram_fifo_rdata_reg_22" BEL "u13/dram_fifo_rdata_reg_21" BEL
        "u13/dram_fifo_rdata_reg_20" BEL "u13/dram_fifo_rdata_reg_19" BEL
        "u13/dram_fifo_rdata_reg_18" BEL "u13/dram_fifo_rdata_reg_17" BEL
        "u13/dram_fifo_rdata_reg_16" BEL "u13/dram_fifo_rdata_reg_15" BEL
        "u13/dram_fifo_rdata_reg_14" BEL "u13/dram_fifo_rdata_reg_13" BEL
        "u13/dram_fifo_rdata_reg_12" BEL "u13/dram_fifo_rdata_reg_11" BEL
        "u13/dram_fifo_rdata_reg_10" BEL "u13/dram_fifo_rdata_reg_9" BEL
        "u13/dram_fifo_rdata_reg_8" BEL "u13/dram_fifo_rdata_reg_7" BEL
        "u13/dram_fifo_rdata_reg_6" BEL "u13/dram_fifo_rdata_reg_5" BEL
        "u13/dram_fifo_rdata_reg_4" BEL "u13/dram_fifo_rdata_reg_3" BEL
        "u13/dram_fifo_rdata_reg_2" BEL "u13/dram_fifo_rdata_reg_1" BEL
        "u13/dram_fifo_rdata_reg_0" BEL "u14/u4/dram_fcs_reg" BEL
        "u14/u4/dram_fras_reg" BEL "u14/u4/dram_fcas_reg" BEL
        "u14/u7/myloop1[15].idelaye2_md" BEL "u14/u7/myloop1[14].idelaye2_md"
        BEL "u14/u7/myloop1[13].idelaye2_md" BEL
        "u14/u7/myloop1[12].idelaye2_md" BEL "u14/u7/myloop1[11].idelaye2_md"
        BEL "u14/u7/myloop1[10].idelaye2_md" BEL
        "u14/u7/myloop1[9].idelaye2_md" BEL "u14/u7/myloop1[8].idelaye2_md"
        BEL "u14/u7/myloop1[7].idelaye2_md" BEL
        "u14/u7/myloop1[6].idelaye2_md" BEL "u14/u7/myloop1[5].idelaye2_md"
        BEL "u14/u7/myloop1[4].idelaye2_md" BEL
        "u14/u7/myloop1[3].idelaye2_md" BEL "u14/u7/myloop1[2].idelaye2_md"
        BEL "u14/u7/myloop1[1].idelaye2_md" BEL
        "u14/u7/myloop1[0].idelaye2_md" PIN
        "u14/u7/myloop1[15].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[14].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[13].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[12].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[11].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[10].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[9].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[8].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[7].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[6].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[5].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[4].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[3].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[2].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[1].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<5>" PIN
        "u14/u7/myloop1[0].OSERDESE2_md_pins<1>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<5>" BEL "u14/u7/cnt_0_4" BEL
        "u14/u7/cnt_0_3" BEL "u14/u7/cnt_0_2" BEL "u14/u7/cnt_0_1" BEL
        "u14/u7/cnt_0_0" BEL "u14/u7/cnt_1_4" BEL "u14/u7/cnt_1_3" BEL
        "u14/u7/cnt_1_2" BEL "u14/u7/cnt_1_1" BEL "u14/u7/cnt_1_0" BEL
        "u14/u7/dram_pattern_reg_63" BEL "u14/u7/dram_pattern_reg_62" BEL
        "u14/u7/dram_pattern_reg_61" BEL "u14/u7/dram_pattern_reg_60" BEL
        "u14/u7/dram_pattern_reg_59" BEL "u14/u7/dram_pattern_reg_58" BEL
        "u14/u7/dram_pattern_reg_57" BEL "u14/u7/dram_pattern_reg_56" BEL
        "u14/u7/dram_pattern_reg_55" BEL "u14/u7/dram_pattern_reg_54" BEL
        "u14/u7/dram_pattern_reg_53" BEL "u14/u7/dram_pattern_reg_52" BEL
        "u14/u7/dram_pattern_reg_51" BEL "u14/u7/dram_pattern_reg_50" BEL
        "u14/u7/dram_pattern_reg_49" BEL "u14/u7/dram_pattern_reg_48" BEL
        "u14/u7/dram_pattern_reg_47" BEL "u14/u7/dram_pattern_reg_46" BEL
        "u14/u7/dram_pattern_reg_45" BEL "u14/u7/dram_pattern_reg_44" BEL
        "u14/u7/dram_pattern_reg_43" BEL "u14/u7/dram_pattern_reg_42" BEL
        "u14/u7/dram_pattern_reg_41" BEL "u14/u7/dram_pattern_reg_40" BEL
        "u14/u7/dram_pattern_reg_39" BEL "u14/u7/dram_pattern_reg_38" BEL
        "u14/u7/dram_pattern_reg_37" BEL "u14/u7/dram_pattern_reg_36" BEL
        "u14/u7/dram_pattern_reg_35" BEL "u14/u7/dram_pattern_reg_34" BEL
        "u14/u7/dram_pattern_reg_33" BEL "u14/u7/dram_pattern_reg_32" BEL
        "u14/u7/dram_pattern_reg_31" BEL "u14/u7/dram_pattern_reg_30" BEL
        "u14/u7/dram_pattern_reg_29" BEL "u14/u7/dram_pattern_reg_28" BEL
        "u14/u7/dram_pattern_reg_27" BEL "u14/u7/dram_pattern_reg_26" BEL
        "u14/u7/dram_pattern_reg_25" BEL "u14/u7/dram_pattern_reg_24" BEL
        "u14/u7/dram_pattern_reg_23" BEL "u14/u7/dram_pattern_reg_22" BEL
        "u14/u7/dram_pattern_reg_21" BEL "u14/u7/dram_pattern_reg_20" BEL
        "u14/u7/dram_pattern_reg_19" BEL "u14/u7/dram_pattern_reg_18" BEL
        "u14/u7/dram_pattern_reg_17" BEL "u14/u7/dram_pattern_reg_16" BEL
        "u14/u7/dram_pattern_reg_15" BEL "u14/u7/dram_pattern_reg_14" BEL
        "u14/u7/dram_pattern_reg_13" BEL "u14/u7/dram_pattern_reg_12" BEL
        "u14/u7/dram_pattern_reg_11" BEL "u14/u7/dram_pattern_reg_10" BEL
        "u14/u7/dram_pattern_reg_9" BEL "u14/u7/dram_pattern_reg_8" BEL
        "u14/u7/dram_pattern_reg_7" BEL "u14/u7/dram_pattern_reg_6" BEL
        "u14/u7/dram_pattern_reg_5" BEL "u14/u7/dram_pattern_reg_4" BEL
        "u14/u7/dram_pattern_reg_3" BEL "u14/u7/dram_pattern_reg_2" BEL
        "u14/u7/dram_pattern_reg_1" BEL "u14/u7/dram_pattern_reg_0" BEL
        "u14/u7/data_fifo_wdata_reg_63" BEL "u14/u7/data_fifo_wdata_reg_62"
        BEL "u14/u7/data_fifo_wdata_reg_61" BEL
        "u14/u7/data_fifo_wdata_reg_60" BEL "u14/u7/data_fifo_wdata_reg_59"
        BEL "u14/u7/data_fifo_wdata_reg_58" BEL
        "u14/u7/data_fifo_wdata_reg_57" BEL "u14/u7/data_fifo_wdata_reg_56"
        BEL "u14/u7/data_fifo_wdata_reg_55" BEL
        "u14/u7/data_fifo_wdata_reg_54" BEL "u14/u7/data_fifo_wdata_reg_53"
        BEL "u14/u7/data_fifo_wdata_reg_52" BEL
        "u14/u7/data_fifo_wdata_reg_51" BEL "u14/u7/data_fifo_wdata_reg_50"
        BEL "u14/u7/data_fifo_wdata_reg_49" BEL
        "u14/u7/data_fifo_wdata_reg_48" BEL "u14/u7/data_fifo_wdata_reg_47"
        BEL "u14/u7/data_fifo_wdata_reg_46" BEL
        "u14/u7/data_fifo_wdata_reg_45" BEL "u14/u7/data_fifo_wdata_reg_44"
        BEL "u14/u7/data_fifo_wdata_reg_43" BEL
        "u14/u7/data_fifo_wdata_reg_42" BEL "u14/u7/data_fifo_wdata_reg_41"
        BEL "u14/u7/data_fifo_wdata_reg_40" BEL
        "u14/u7/data_fifo_wdata_reg_39" BEL "u14/u7/data_fifo_wdata_reg_38"
        BEL "u14/u7/data_fifo_wdata_reg_37" BEL
        "u14/u7/data_fifo_wdata_reg_36" BEL "u14/u7/data_fifo_wdata_reg_35"
        BEL "u14/u7/data_fifo_wdata_reg_34" BEL
        "u14/u7/data_fifo_wdata_reg_33" BEL "u14/u7/data_fifo_wdata_reg_32"
        BEL "u14/u7/data_fifo_wdata_reg_31" BEL
        "u14/u7/data_fifo_wdata_reg_30" BEL "u14/u7/data_fifo_wdata_reg_29"
        BEL "u14/u7/data_fifo_wdata_reg_28" BEL
        "u14/u7/data_fifo_wdata_reg_27" BEL "u14/u7/data_fifo_wdata_reg_26"
        BEL "u14/u7/data_fifo_wdata_reg_25" BEL
        "u14/u7/data_fifo_wdata_reg_24" BEL "u14/u7/data_fifo_wdata_reg_23"
        BEL "u14/u7/data_fifo_wdata_reg_22" BEL
        "u14/u7/data_fifo_wdata_reg_21" BEL "u14/u7/data_fifo_wdata_reg_20"
        BEL "u14/u7/data_fifo_wdata_reg_19" BEL
        "u14/u7/data_fifo_wdata_reg_18" BEL "u14/u7/data_fifo_wdata_reg_17"
        BEL "u14/u7/data_fifo_wdata_reg_16" BEL
        "u14/u7/data_fifo_wdata_reg_15" BEL "u14/u7/data_fifo_wdata_reg_14"
        BEL "u14/u7/data_fifo_wdata_reg_13" BEL
        "u14/u7/data_fifo_wdata_reg_12" BEL "u14/u7/data_fifo_wdata_reg_11"
        BEL "u14/u7/data_fifo_wdata_reg_10" BEL "u14/u7/data_fifo_wdata_reg_9"
        BEL "u14/u7/data_fifo_wdata_reg_8" BEL "u14/u7/data_fifo_wdata_reg_7"
        BEL "u14/u7/data_fifo_wdata_reg_6" BEL "u14/u7/data_fifo_wdata_reg_5"
        BEL "u14/u7/data_fifo_wdata_reg_4" BEL "u14/u7/data_fifo_wdata_reg_3"
        BEL "u14/u7/data_fifo_wdata_reg_2" BEL "u14/u7/data_fifo_wdata_reg_1"
        BEL "u14/u7/data_fifo_wdata_reg_0" BEL "u14/u7/dlyce_1" BEL
        "u14/u7/dlyce_0" BEL "u14/u7/clr_1" BEL "u14/u7/clr_0" BEL
        "u14/u7/pomd_63" BEL "u14/u7/pomd_62" BEL "u14/u7/pomd_61" BEL
        "u14/u7/pomd_60" BEL "u14/u7/pomd_59" BEL "u14/u7/pomd_58" BEL
        "u14/u7/pomd_57" BEL "u14/u7/pomd_56" BEL "u14/u7/pomd_55" BEL
        "u14/u7/pomd_54" BEL "u14/u7/pomd_53" BEL "u14/u7/pomd_52" BEL
        "u14/u7/pomd_51" BEL "u14/u7/pomd_50" BEL "u14/u7/pomd_49" BEL
        "u14/u7/pomd_48" BEL "u14/u7/pomd_47" BEL "u14/u7/pomd_46" BEL
        "u14/u7/pomd_45" BEL "u14/u7/pomd_44" BEL "u14/u7/pomd_43" BEL
        "u14/u7/pomd_42" BEL "u14/u7/pomd_41" BEL "u14/u7/pomd_40" BEL
        "u14/u7/pomd_39" BEL "u14/u7/pomd_38" BEL "u14/u7/pomd_37" BEL
        "u14/u7/pomd_36" BEL "u14/u7/pomd_35" BEL "u14/u7/pomd_34" BEL
        "u14/u7/pomd_33" BEL "u14/u7/pomd_32" BEL "u14/u7/pomd_31" BEL
        "u14/u7/pomd_30" BEL "u14/u7/pomd_29" BEL "u14/u7/pomd_28" BEL
        "u14/u7/pomd_27" BEL "u14/u7/pomd_26" BEL "u14/u7/pomd_25" BEL
        "u14/u7/pomd_24" BEL "u14/u7/pomd_23" BEL "u14/u7/pomd_22" BEL
        "u14/u7/pomd_21" BEL "u14/u7/pomd_20" BEL "u14/u7/pomd_19" BEL
        "u14/u7/pomd_18" BEL "u14/u7/pomd_17" BEL "u14/u7/pomd_16" BEL
        "u14/u7/pomd_15" BEL "u14/u7/pomd_14" BEL "u14/u7/pomd_13" BEL
        "u14/u7/pomd_12" BEL "u14/u7/pomd_11" BEL "u14/u7/pomd_10" BEL
        "u14/u7/pomd_9" BEL "u14/u7/pomd_8" BEL "u14/u7/pomd_7" BEL
        "u14/u7/pomd_6" BEL "u14/u7/pomd_5" BEL "u14/u7/pomd_4" BEL
        "u14/u7/pomd_3" BEL "u14/u7/pomd_2" BEL "u14/u7/pomd_1" BEL
        "u14/u7/pomd_0" BEL "u14/u7/start_1" BEL "u14/u7/start_0" BEL
        "u14/u7/p2emd_15" BEL "u14/u7/p2emd_14" BEL "u14/u7/p2emd_13" BEL
        "u14/u7/p2emd_12" BEL "u14/u7/p2emd_11" BEL "u14/u7/p2emd_10" BEL
        "u14/u7/p2emd_9" BEL "u14/u7/p2emd_8" BEL "u14/u7/p2emd_7" BEL
        "u14/u7/p2emd_6" BEL "u14/u7/p2emd_5" BEL "u14/u7/p2emd_4" BEL
        "u14/u7/p2emd_3" BEL "u14/u7/p2emd_2" BEL "u14/u7/p2emd_1" BEL
        "u14/u7/p2emd_0" BEL "u14/u7/pemd_15" BEL "u14/u7/pemd_14" BEL
        "u14/u7/pemd_13" BEL "u14/u7/pemd_12" BEL "u14/u7/pemd_11" BEL
        "u14/u7/pemd_10" BEL "u14/u7/pemd_9" BEL "u14/u7/pemd_8" BEL
        "u14/u7/pemd_7" BEL "u14/u7/pemd_6" BEL "u14/u7/pemd_5" BEL
        "u14/u7/pemd_4" BEL "u14/u7/pemd_3" BEL "u14/u7/pemd_2" BEL
        "u14/u7/pemd_1" BEL "u14/u7/pemd_0" BEL "u14/u7/dlyrst_1" BEL
        "u14/u7/dlyrst_0" BEL "u14/u7/p2omd_63" BEL "u14/u7/p2omd_62" BEL
        "u14/u7/p2omd_61" BEL "u14/u7/p2omd_60" BEL "u14/u7/p2omd_59" BEL
        "u14/u7/p2omd_58" BEL "u14/u7/p2omd_57" BEL "u14/u7/p2omd_56" BEL
        "u14/u7/p2omd_55" BEL "u14/u7/p2omd_54" BEL "u14/u7/p2omd_53" BEL
        "u14/u7/p2omd_52" BEL "u14/u7/p2omd_51" BEL "u14/u7/p2omd_50" BEL
        "u14/u7/p2omd_49" BEL "u14/u7/p2omd_48" BEL "u14/u7/p2omd_47" BEL
        "u14/u7/p2omd_46" BEL "u14/u7/p2omd_45" BEL "u14/u7/p2omd_44" BEL
        "u14/u7/p2omd_43" BEL "u14/u7/p2omd_42" BEL "u14/u7/p2omd_41" BEL
        "u14/u7/p2omd_40" BEL "u14/u7/p2omd_39" BEL "u14/u7/p2omd_38" BEL
        "u14/u7/p2omd_37" BEL "u14/u7/p2omd_36" BEL "u14/u7/p2omd_35" BEL
        "u14/u7/p2omd_34" BEL "u14/u7/p2omd_33" BEL "u14/u7/p2omd_32" BEL
        "u14/u7/p2omd_31" BEL "u14/u7/p2omd_30" BEL "u14/u7/p2omd_29" BEL
        "u14/u7/p2omd_28" BEL "u14/u7/p2omd_27" BEL "u14/u7/p2omd_26" BEL
        "u14/u7/p2omd_25" BEL "u14/u7/p2omd_24" BEL "u14/u7/p2omd_23" BEL
        "u14/u7/p2omd_22" BEL "u14/u7/p2omd_21" BEL "u14/u7/p2omd_20" BEL
        "u14/u7/p2omd_19" BEL "u14/u7/p2omd_18" BEL "u14/u7/p2omd_17" BEL
        "u14/u7/p2omd_16" BEL "u14/u7/p2omd_15" BEL "u14/u7/p2omd_14" BEL
        "u14/u7/p2omd_13" BEL "u14/u7/p2omd_12" BEL "u14/u7/p2omd_11" BEL
        "u14/u7/p2omd_10" BEL "u14/u7/p2omd_9" BEL "u14/u7/p2omd_8" BEL
        "u14/u7/p2omd_7" BEL "u14/u7/p2omd_6" BEL "u14/u7/p2omd_5" BEL
        "u14/u7/p2omd_4" BEL "u14/u7/p2omd_3" BEL "u14/u7/p2omd_2" BEL
        "u14/u7/p2omd_1" BEL "u14/u7/p2omd_0" BEL "u14/u2/srl16e_dclr" BEL
        "u14/u2/bufcnt_5" BEL "u14/u2/bufcnt_4" BEL "u14/u2/bufcnt_3" BEL
        "u14/u2/bufcnt_2" BEL "u14/u2/bufcnt_1" BEL "u14/u2/bufcnt_0" BEL
        "u14/u2/cnt_7" BEL "u14/u2/cnt_6" BEL "u14/u2/cnt_5" BEL
        "u14/u2/cnt_4" BEL "u14/u2/cnt_3" BEL "u14/u2/cnt_2" BEL
        "u14/u2/cnt_1" BEL "u14/u2/cnt_0" BEL "u14/u2/p3emd_reg" BEL
        "u14/u2/p5omds_reg" BEL "u14/u2/dram_fifo_raddr_reg_13" BEL
        "u14/u2/dram_fifo_raddr_reg_12" BEL "u14/u2/dram_fifo_raddr_reg_11"
        BEL "u14/u2/dram_fifo_raddr_reg_10" BEL "u14/u2/dram_fifo_raddr_reg_9"
        BEL "u14/u2/dram_fifo_raddr_reg_8" BEL "u14/u2/dram_fifo_raddr_reg_7"
        BEL "u14/u2/dram_fifo_raddr_reg_6" BEL "u14/u2/dram_fifo_raddr_reg_5"
        BEL "u14/u2/dram_fifo_raddr_reg_4" BEL "u14/u2/dram_fifo_raddr_reg_3"
        BEL "u14/u2/dram_fifo_raddr_reg_2" BEL "u14/u2/dram_fifo_raddr_reg_1"
        BEL "u14/u2/dram_fifo_raddr_reg_0" BEL "u14/u2/dram_wcas_reg" BEL
        "u14/u2/d2cen" BEL "u14/u2/dcen" BEL "u14/u2/add_dram_cnt_reg" BEL
        "u14/u2/dram_wba_reg_2" BEL "u14/u2/dram_wba_reg_1" BEL
        "u14/u2/dram_wba_reg_0" BEL "u14/u2/sub_dram_fifo_cnt_reg" BEL
        "u14/u2/dram_wmwe_reg" BEL "u14/u2/dram_wa_reg_13" BEL
        "u14/u2/dram_wa_reg_12" BEL "u14/u2/dram_wa_reg_11" BEL
        "u14/u2/dram_wa_reg_10" BEL "u14/u2/dram_wa_reg_9" BEL
        "u14/u2/dram_wa_reg_8" BEL "u14/u2/dram_wa_reg_7" BEL
        "u14/u2/dram_wa_reg_6" BEL "u14/u2/dram_wa_reg_5" BEL
        "u14/u2/dram_wa_reg_4" BEL "u14/u2/dram_wa_reg_3" BEL
        "u14/u2/dram_wa_reg_2" BEL "u14/u2/dram_wa_reg_1" BEL
        "u14/u2/dram_wa_reg_0" BEL "u14/u2/dram_wras_reg" BEL "u14/u2/clr" BEL
        "u14/u2/dram_wcs_reg" BEL "u14/u2/p5emds_reg" BEL "u14/u2/scen" BEL
        "u14/u3/srl16e_dram_test_clr" BEL
        "u14/u3/myloop1[7].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[6].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[5].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[4].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[3].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[2].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[1].srl16e_data_fifo_waddr" BEL
        "u14/u3/myloop1[0].srl16e_data_fifo_waddr" BEL
        "u14/u3/srl16e_data_fifo_write" BEL "u14/u3/srl16e_add_dram_rpage" BEL
        "u14/u3/srl16e_dclr" BEL "u14/u3/cnt_7" BEL "u14/u3/cnt_6" BEL
        "u14/u3/cnt_5" BEL "u14/u3/cnt_4" BEL "u14/u3/cnt_3" BEL
        "u14/u3/cnt_2" BEL "u14/u3/cnt_1" BEL "u14/u3/cnt_0" BEL
        "u14/u3/pdata_fifo_waddr_7" BEL "u14/u3/pdata_fifo_waddr_6" BEL
        "u14/u3/pdata_fifo_waddr_5" BEL "u14/u3/pdata_fifo_waddr_4" BEL
        "u14/u3/pdata_fifo_waddr_3" BEL "u14/u3/pdata_fifo_waddr_2" BEL
        "u14/u3/pdata_fifo_waddr_1" BEL "u14/u3/pdata_fifo_waddr_0" BEL
        "u14/u3/dram_rcas_reg" BEL "u14/u3/dram_rmwe_reg" BEL
        "u14/u3/sub_dram_cnt_reg" BEL "u14/u3/dram_rba_reg_2" BEL
        "u14/u3/dram_rba_reg_1" BEL "u14/u3/dram_rba_reg_0" BEL
        "u14/u3/add_data_fifo_cnt_reg" BEL "u14/u3/data_fifo_waddr_reg_8" BEL
        "u14/u3/data_fifo_waddr_reg_9" BEL "u14/u3/data_fifo_waddr_reg_10" BEL
        "u14/u3/data_fifo_waddr_reg_11" BEL "u14/u3/dram_ra_reg_13" BEL
        "u14/u3/dram_ra_reg_12" BEL "u14/u3/dram_ra_reg_11" BEL
        "u14/u3/dram_ra_reg_10" BEL "u14/u3/dram_ra_reg_9" BEL
        "u14/u3/dram_ra_reg_8" BEL "u14/u3/dram_ra_reg_7" BEL
        "u14/u3/dram_ra_reg_6" BEL "u14/u3/dram_ra_reg_5" BEL
        "u14/u3/dram_ra_reg_4" BEL "u14/u3/dram_ra_reg_3" BEL
        "u14/u3/dram_ra_reg_2" BEL "u14/u3/dram_ra_reg_1" BEL
        "u14/u3/dram_ra_reg_0" BEL "u14/u3/dram_rras_reg" BEL
        "u14/u3/dram_rcs_reg" BEL "u14/u3/clr" BEL "u14/u3/scen" BEL
        "u14/u1/rwcyc_cnt_7" BEL "u14/u1/rwcyc_cnt_6" BEL "u14/u1/rwcyc_cnt_8"
        BEL "u14/u1/rwcyc_cnt_5" BEL "u14/u1/rwcyc_cnt_4" BEL
        "u14/u1/rwcyc_cnt_3" BEL "u14/u1/rwcyc_cnt_2" BEL "u14/u1/rwcyc_cnt_0"
        BEL "u14/u1/rwcyc_cnt_1" BEL "u14/u1/refresh_cnt_10" BEL
        "u14/u1/refresh_cnt_9" BEL "u14/u1/refresh_cnt_8" BEL
        "u14/u1/refresh_cnt_7" BEL "u14/u1/refresh_cnt_5" BEL
        "u14/u1/refresh_cnt_4" BEL "u14/u1/refresh_cnt_6" BEL
        "u14/u1/refresh_cnt_3" BEL "u14/u1/refresh_cnt_2" BEL
        "u14/u1/refresh_cnt_1" BEL "u14/u1/refresh_cnt_0" BEL
        "u14/u1/fcyc_cnt_5" BEL "u14/u1/fcyc_cnt_4" BEL "u14/u1/fcyc_cnt_3"
        BEL "u14/u1/fcyc_cnt_2" BEL "u14/u1/fcyc_cnt_1" BEL
        "u14/u1/fcyc_cnt_0" BEL "u14/u1/read_dram_reg" BEL
        "u14/u1/write_dram_reg" BEL "u14/u1/fcyc_clr" BEL "u14/u1/rwcyc_clr"
        BEL "u14/u1/rwcyc_start" PIN "u14/u5/OSERDESE2_dram_clke_pins<1>" BEL
        "u14/u5/mrs_cnt_4" BEL "u14/u5/mrs_cnt_3" BEL "u14/u5/mrs_cnt_2" BEL
        "u14/u5/mrs_cnt_1" BEL "u14/u5/mrs_cnt_0" BEL "u14/u5/init_cnt_5" BEL
        "u14/u5/init_cnt_4" BEL "u14/u5/init_cnt_3" BEL "u14/u5/init_cnt_2"
        BEL "u14/u5/init_cnt_1" BEL "u14/u5/init_cnt_0" BEL "u14/u5/dll_cnt_8"
        BEL "u14/u5/dll_cnt_7" BEL "u14/u5/dll_cnt_6" BEL "u14/u5/dll_cnt_5"
        BEL "u14/u5/dll_cnt_4" BEL "u14/u5/dll_cnt_3" BEL "u14/u5/dll_cnt_2"
        BEL "u14/u5/dll_cnt_1" BEL "u14/u5/dll_cnt_0" BEL "u14/u5/clk_cnt_16"
        BEL "u14/u5/clk_cnt_15" BEL "u14/u5/clk_cnt_14" BEL
        "u14/u5/clk_cnt_13" BEL "u14/u5/clk_cnt_12" BEL "u14/u5/clk_cnt_11"
        BEL "u14/u5/clk_cnt_10" BEL "u14/u5/clk_cnt_9" BEL "u14/u5/clk_cnt_8"
        BEL "u14/u5/clk_cnt_7" BEL "u14/u5/clk_cnt_6" BEL "u14/u5/clk_cnt_5"
        BEL "u14/u5/clk_cnt_4" BEL "u14/u5/clk_cnt_3" BEL "u14/u5/clk_cnt_2"
        BEL "u14/u5/clk_cnt_1" BEL "u14/u5/clk_cnt_0" BEL "u14/u5/rst_cnt_15"
        BEL "u14/u5/rst_cnt_14" BEL "u14/u5/rst_cnt_13" BEL
        "u14/u5/rst_cnt_12" BEL "u14/u5/rst_cnt_11" BEL "u14/u5/rst_cnt_10"
        BEL "u14/u5/rst_cnt_9" BEL "u14/u5/rst_cnt_8" BEL "u14/u5/rst_cnt_7"
        BEL "u14/u5/rst_cnt_6" BEL "u14/u5/rst_cnt_5" BEL "u14/u5/rst_cnt_4"
        BEL "u14/u5/rst_cnt_3" BEL "u14/u5/rst_cnt_2" BEL "u14/u5/rst_cnt_1"
        BEL "u14/u5/rst_cnt_0" BEL "u14/u5/dram_sa_reg_4" BEL
        "u14/u5/dram_sa_reg_3" BEL "u14/u5/dram_sa_reg_2" BEL
        "u14/u5/dram_sa_reg_1" BEL "u14/u5/dram_sa_reg_0" BEL
        "u14/u5/dram_sba_reg_1" BEL "u14/u5/dram_sba_reg_0" BEL
        "u14/u5/dram_smwe_reg" BEL "u14/u5/dram_scas_reg" BEL
        "u14/u5/dram_scs_reg" BEL "u14/u5/dram_sras_reg" BEL
        "u14/u5/dram_enable_reg" BEL "u14/u5/init_clr" BEL "u14/u5/pdram_clke"
        BEL "u14/u5/mrs_clr" BEL "u14/u5/clk_clr" BEL "u14/u5/rst_clr" PIN
        "u14/u6/OSERDESE2_dram_we_pins<1>" PIN
        "u14/u6/OSERDESE2_dram_cas_pins<1>" PIN
        "u14/u6/OSERDESE2_dram_ras_pins<1>" PIN
        "u14/u6/OSERDESE2_dram_cs_pins<1>" PIN
        "u14/u6/myloop2[2].OSERDESE2_dram_ba_pins<1>" PIN
        "u14/u6/myloop2[1].OSERDESE2_dram_ba_pins<1>" PIN
        "u14/u6/myloop2[0].OSERDESE2_dram_ba_pins<1>" PIN
        "u14/u6/myloop1[13].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[12].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[11].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[10].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[9].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[8].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[7].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[6].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[5].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[4].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[3].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[2].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[1].OSERDESE2_dram_a_pins<1>" PIN
        "u14/u6/myloop1[0].OSERDESE2_dram_a_pins<1>" BEL "u14/u6/pdram_a_13"
        BEL "u14/u6/pdram_a_12" BEL "u14/u6/pdram_a_11" BEL
        "u14/u6/pdram_a_10" BEL "u14/u6/pdram_a_9" BEL "u14/u6/pdram_a_8" BEL
        "u14/u6/pdram_a_7" BEL "u14/u6/pdram_a_6" BEL "u14/u6/pdram_a_5" BEL
        "u14/u6/pdram_a_4" BEL "u14/u6/pdram_a_3" BEL "u14/u6/pdram_a_2" BEL
        "u14/u6/pdram_a_1" BEL "u14/u6/pdram_a_0" BEL "u14/u6/pdram_ba_2" BEL
        "u14/u6/pdram_ba_1" BEL "u14/u6/pdram_ba_0" BEL "u14/u8/p4emds" BEL
        "u14/u8/p4omds" BEL "u14/u9/pdram_test_pattern_63" BEL
        "u14/u9/pdram_test_pattern_62" BEL "u14/u9/pdram_test_pattern_61" BEL
        "u14/u9/pdram_test_pattern_60" BEL "u14/u9/pdram_test_pattern_59" BEL
        "u14/u9/pdram_test_pattern_58" BEL "u14/u9/pdram_test_pattern_57" BEL
        "u14/u9/pdram_test_pattern_56" BEL "u14/u9/pdram_test_pattern_55" BEL
        "u14/u9/pdram_test_pattern_54" BEL "u14/u9/pdram_test_pattern_53" BEL
        "u14/u9/pdram_test_pattern_52" BEL "u14/u9/pdram_test_pattern_51" BEL
        "u14/u9/pdram_test_pattern_50" BEL "u14/u9/pdram_test_pattern_49" BEL
        "u14/u9/pdram_test_pattern_48" BEL "u14/u9/pdram_test_pattern_47" BEL
        "u14/u9/pdram_test_pattern_46" BEL "u14/u9/pdram_test_pattern_45" BEL
        "u14/u9/pdram_test_pattern_44" BEL "u14/u9/pdram_test_pattern_43" BEL
        "u14/u9/pdram_test_pattern_42" BEL "u14/u9/pdram_test_pattern_41" BEL
        "u14/u9/pdram_test_pattern_40" BEL "u14/u9/pdram_test_pattern_39" BEL
        "u14/u9/pdram_test_pattern_38" BEL "u14/u9/pdram_test_pattern_37" BEL
        "u14/u9/pdram_test_pattern_36" BEL "u14/u9/pdram_test_pattern_35" BEL
        "u14/u9/pdram_test_pattern_34" BEL "u14/u9/pdram_test_pattern_33" BEL
        "u14/u9/pdram_test_pattern_32" BEL "u14/u9/pdram_test_pattern_31" BEL
        "u14/u9/pdram_test_pattern_30" BEL "u14/u9/pdram_test_pattern_29" BEL
        "u14/u9/pdram_test_pattern_28" BEL "u14/u9/pdram_test_pattern_27" BEL
        "u14/u9/pdram_test_pattern_26" BEL "u14/u9/pdram_test_pattern_25" BEL
        "u14/u9/pdram_test_pattern_24" BEL "u14/u9/pdram_test_pattern_23" BEL
        "u14/u9/pdram_test_pattern_22" BEL "u14/u9/pdram_test_pattern_21" BEL
        "u14/u9/pdram_test_pattern_20" BEL "u14/u9/pdram_test_pattern_19" BEL
        "u14/u9/pdram_test_pattern_18" BEL "u14/u9/pdram_test_pattern_17" BEL
        "u14/u9/pdram_test_pattern_16" BEL "u14/u9/pdram_test_pattern_15" BEL
        "u14/u9/pdram_test_pattern_14" BEL "u14/u9/pdram_test_pattern_13" BEL
        "u14/u9/pdram_test_pattern_12" BEL "u14/u9/pdram_test_pattern_11" BEL
        "u14/u9/pdram_test_pattern_10" BEL "u14/u9/pdram_test_pattern_9" BEL
        "u14/u9/pdram_test_pattern_8" BEL "u14/u9/pdram_test_pattern_7" BEL
        "u14/u9/pdram_test_pattern_6" BEL "u14/u9/pdram_test_pattern_5" BEL
        "u14/u9/pdram_test_pattern_4" BEL "u14/u9/pdram_test_pattern_3" BEL
        "u14/u9/pdram_test_pattern_2" BEL "u14/u9/pdram_test_pattern_1" BEL
        "u14/u9/pdram_test_pattern_0" BEL "u17/osic_reset_dram/prsig" BEL
        "u17/osic_dram_start/prsig" BEL "u17/osic_dram_stop/prsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/prsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/prsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/prsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/prsig" BEL
        "u17/osic_dram_test_wr/prsig" BEL "u17/osic_dram_test_rd/prsig" BEL
        "u17/osic_dram_test_on/prsig" BEL "u17/osic_dram_test_off/prsig" BEL
        "u17/dram_idly_reg_0_4" BEL "u17/dram_idly_reg_0_3" BEL
        "u17/dram_idly_reg_0_2" BEL "u17/dram_idly_reg_0_1" BEL
        "u17/dram_idly_reg_0_0" BEL "u17/dram_idly_reg_1_4" BEL
        "u17/dram_idly_reg_1_3" BEL "u17/dram_idly_reg_1_2" BEL
        "u17/dram_idly_reg_1_1" BEL "u17/dram_idly_reg_1_0" BEL "u14/u3/cen"
        BEL "u14/u1/fcyc_cen" BEL "u14/u1/rwcyc_cen" BEL
        "u14/u3/dram_test_and_reg" BEL "u14/u1/dram_cyc" BEL
        "u1/reset_serdes_md_reg" BEL "u14/u2/add_dram_wpage_reg" BEL
        "u14/u2/addbufcnt" BEL "u14/u3/pdata_fifo_write" BEL
        "u14/u3/padd_dram_rpage" BEL "u14/u3/pdram_test_clr" BEL
        "u14/u1/refresh_dram_reg" BEL "u14/u1/fcyc_start" BEL
        "u14/u5/dram_reset" BEL "u14/u6/pdram_cas" BEL "u14/u6/pdram_cs" BEL
        "u14/u6/pdram_we" BEL "u14/u6/pdram_ras" BEL
        "u17/osic_reset_dram/rsig_reg" BEL "u17/osic_dram_start/rsig_reg" BEL
        "u17/osic_dram_stop/rsig_reg" BEL
        "u17/myloop1[0].osic_write_dram_idly/rsig_reg" BEL
        "u17/myloop1[0].osic_dram_bitslip/rsig_reg" BEL
        "u17/myloop1[1].osic_write_dram_idly/rsig_reg" BEL
        "u17/myloop1[1].osic_dram_bitslip/rsig_reg" BEL
        "u17/osic_dram_test_wr/rsig_reg" BEL "u17/osic_dram_test_rd/rsig_reg"
        BEL "u17/osic_dram_test_on/rsig_reg" BEL
        "u17/osic_dram_test_off/rsig_reg" BEL "u12/u2/reset_fifo_cnt" BEL
        "u14/u7/cen_1" BEL "u14/u7/cen_0" BEL "u14/u2/cen" BEL
        "u14/u1/dram_ready_reg" BEL "u14/u5/dll_cen" BEL "u14/u5/mrs_cen" BEL
        "u14/u5/init_cen" BEL "u14/u5/clk_cen" BEL "u17/dram_test_on_reg" BEL
        "u14/u1/en_test_rd" BEL "u14/u1/en_test_wr" BEL "u14/u5/rst_cen" BEL
        "u12/u2/Mshreg_data_fifo_full_reg" BEL "u12/u2/data_fifo_full_reg" BEL
        "u12/u2/Mshreg_dram_fifo_empty_reg" BEL "u12/u2/dram_fifo_empty_reg"
        BEL "u17/osic_reset_dram/Mshreg_p2rsig" BEL
        "u17/osic_reset_dram/p2rsig" BEL "u17/osic_dram_start/Mshreg_p2rsig"
        BEL "u17/osic_dram_start/p2rsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/Mshreg_p2rsig" BEL
        "u17/myloop1[0].osic_dram_bitslip/p2rsig" BEL
        "u17/osic_dram_stop/Mshreg_p2rsig" BEL "u17/osic_dram_stop/p2rsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/Mshreg_p2rsig" BEL
        "u17/myloop1[0].osic_write_dram_idly/p2rsig" BEL
        "u17/osic_dram_test_wr/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_wr/p2rsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/Mshreg_p2rsig" BEL
        "u17/myloop1[1].osic_write_dram_idly/p2rsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/Mshreg_p2rsig" BEL
        "u17/myloop1[1].osic_dram_bitslip/p2rsig" BEL
        "u17/osic_dram_test_off/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_off/p2rsig" BEL
        "u17/osic_dram_test_rd/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_rd/p2rsig" BEL
        "u17/osic_dram_test_on/Mshreg_p2rsig" BEL
        "u17/osic_dram_test_on/p2rsig" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[0].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[10].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[11].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[12].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[13].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[14].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[15].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[16].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[17].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[18].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[19].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[1].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[20].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[21].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[22].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[23].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[24].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[25].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[26].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[27].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[28].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[29].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[2].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[30].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[31].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[3].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[4].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[5].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[6].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[7].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[8].ramb36e1_dram_fifo_pins<62>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<63>" PIN
        "u13/myloop1[9].ramb36e1_dram_fifo_pins<62>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[0].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[1].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[2].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[3].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[4].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[5].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[6].ramb36e1_mrd_pins<64>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<65>" PIN
        "u15/myloop1[7].ramb36e1_mrd_pins<64>";
PIN u1/OSERDESE2_dram_clk_pins<0> = BEL "u1/OSERDESE2_dram_clk" PINNAME CLK;
PIN u14/u8/myloop1[0].OSERDESE2_mds_pins<0> = BEL
        "u14/u8/myloop1[0].OSERDESE2_mds" PINNAME CLK;
PIN u14/u8/myloop1[1].OSERDESE2_mds_pins<0> = BEL
        "u14/u8/myloop1[1].OSERDESE2_mds" PINNAME CLK;
TIMEGRP u1_lx2clk90_dram = BEL "u1/bufg_x2clk90_dram" PIN
        "u1/OSERDESE2_dram_clk_pins<0>" PIN
        "u14/u8/myloop1[0].OSERDESE2_mds_pins<0>" PIN
        "u14/u8/myloop1[1].OSERDESE2_mds_pins<0>";
TIMEGRP u1_lx2clk90_dram_0 = BEL "u1/bufg_x2clk90_dram" PIN
        "u1/OSERDESE2_dram_clk_pins<0>" PIN
        "u14/u8/myloop1[0].OSERDESE2_mds_pins<0>" PIN
        "u14/u8/myloop1[1].OSERDESE2_mds_pins<0>";
PIN u14/u7/myloop1[15].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[15].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[15].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[15].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[15].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[15].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[14].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[14].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[14].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[14].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[14].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[14].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[13].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[13].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[13].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[13].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[13].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[13].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[12].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[12].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[12].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[12].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[12].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[12].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[11].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[11].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[11].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[11].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[11].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[11].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[10].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[10].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[10].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[10].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[10].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[10].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[9].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[9].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[9].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[9].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[9].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[9].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[8].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[8].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[8].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[8].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[8].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[8].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[7].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[7].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[7].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[7].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[7].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[7].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[6].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[6].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[6].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[6].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[6].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[6].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[5].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[5].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[5].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[5].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[5].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[5].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[4].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[4].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[4].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[4].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[4].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[4].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[3].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[3].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[3].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[3].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[3].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[3].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[2].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[2].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[2].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[2].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[2].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[2].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[1].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[1].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[1].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[1].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[1].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[1].ISERDESE2_md" PINNAME CLKB;
PIN u14/u7/myloop1[0].OSERDESE2_md_pins<0> = BEL
        "u14/u7/myloop1[0].OSERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[0].ISERDESE2_md_pins<3> = BEL
        "u14/u7/myloop1[0].ISERDESE2_md" PINNAME CLK;
PIN u14/u7/myloop1[0].ISERDESE2_md_pins<4> = BEL
        "u14/u7/myloop1[0].ISERDESE2_md" PINNAME CLKB;
PIN u14/u5/OSERDESE2_dram_clke_pins<0> = BEL "u14/u5/OSERDESE2_dram_clke"
        PINNAME CLK;
PIN u14/u6/OSERDESE2_dram_we_pins<0> = BEL "u14/u6/OSERDESE2_dram_we" PINNAME
        CLK;
PIN u14/u6/OSERDESE2_dram_cas_pins<0> = BEL "u14/u6/OSERDESE2_dram_cas"
        PINNAME CLK;
PIN u14/u6/OSERDESE2_dram_ras_pins<0> = BEL "u14/u6/OSERDESE2_dram_ras"
        PINNAME CLK;
PIN u14/u6/OSERDESE2_dram_cs_pins<0> = BEL "u14/u6/OSERDESE2_dram_cs" PINNAME
        CLK;
PIN u14/u6/myloop2[2].OSERDESE2_dram_ba_pins<0> = BEL
        "u14/u6/myloop2[2].OSERDESE2_dram_ba" PINNAME CLK;
PIN u14/u6/myloop2[1].OSERDESE2_dram_ba_pins<0> = BEL
        "u14/u6/myloop2[1].OSERDESE2_dram_ba" PINNAME CLK;
PIN u14/u6/myloop2[0].OSERDESE2_dram_ba_pins<0> = BEL
        "u14/u6/myloop2[0].OSERDESE2_dram_ba" PINNAME CLK;
PIN u14/u6/myloop1[13].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[13].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[12].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[12].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[11].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[11].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[10].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[10].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[9].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[9].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[8].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[8].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[7].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[7].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[6].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[6].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[5].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[5].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[4].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[4].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[3].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[3].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[2].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[2].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[1].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[1].OSERDESE2_dram_a" PINNAME CLK;
PIN u14/u6/myloop1[0].OSERDESE2_dram_a_pins<0> = BEL
        "u14/u6/myloop1[0].OSERDESE2_dram_a" PINNAME CLK;
TIMEGRP u1_lx2clk_dram = BEL "u1/bufg_x2clk_dram" PIN
        "u14/u7/myloop1[15].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[14].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[13].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[12].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[11].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[10].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[9].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[8].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[7].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[6].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[5].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[4].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[3].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[2].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[1].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[0].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<4>" PIN
        "u14/u5/OSERDESE2_dram_clke_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_we_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_cas_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_ras_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_cs_pins<0>" PIN
        "u14/u6/myloop2[2].OSERDESE2_dram_ba_pins<0>" PIN
        "u14/u6/myloop2[1].OSERDESE2_dram_ba_pins<0>" PIN
        "u14/u6/myloop2[0].OSERDESE2_dram_ba_pins<0>" PIN
        "u14/u6/myloop1[13].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[12].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[11].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[10].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[9].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[8].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[7].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[6].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[5].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[4].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[3].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[2].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[1].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[0].OSERDESE2_dram_a_pins<0>";
TIMEGRP u1_lx2clk_dram_0 = BEL "u1/bufg_x2clk_dram" PIN
        "u14/u7/myloop1[15].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[15].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[14].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[14].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[13].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[13].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[12].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[12].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[11].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[11].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[10].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[10].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[9].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[9].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[8].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[8].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[7].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[7].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[6].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[6].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[5].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[5].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[4].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[4].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[3].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[3].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[2].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[2].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[1].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[1].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[0].OSERDESE2_md_pins<0>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<4>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<3>" PIN
        "u14/u7/myloop1[0].ISERDESE2_md_pins<4>" PIN
        "u14/u5/OSERDESE2_dram_clke_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_we_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_cas_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_ras_pins<0>" PIN
        "u14/u6/OSERDESE2_dram_cs_pins<0>" PIN
        "u14/u6/myloop2[2].OSERDESE2_dram_ba_pins<0>" PIN
        "u14/u6/myloop2[1].OSERDESE2_dram_ba_pins<0>" PIN
        "u14/u6/myloop2[0].OSERDESE2_dram_ba_pins<0>" PIN
        "u14/u6/myloop1[13].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[12].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[11].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[10].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[9].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[8].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[7].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[6].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[5].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[4].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[3].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[2].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[1].OSERDESE2_dram_a_pins<0>" PIN
        "u14/u6/myloop1[0].OSERDESE2_dram_a_pins<0>";
PIN u1/idelayctrl_1_MapLib_replicate4_pins<0> = BEL
        "u1/idelayctrl_1_MapLib_replicate4" PINNAME REFCLK;
TIMEGRP u1_lrefclk = BEL "u1/bufg_refclk" PIN
        "u1/idelayctrl_1_MapLib_replicate4_pins<0>";
TIMEGRP u1_lrefclk_0 = BEL "u1/bufg_refclk" PIN
        "u1/idelayctrl_1_MapLib_replicate4_pins<0>";
PIN u1/mmcme2_clk_pins<2> = BEL "u1/mmcme2_clk" PINNAME CLKIN1;
TIMEGRP tcb_clkp = BEL "u1/bufg_clk_in" BEL "u1/ibufds_gte2_gtx_ref_clk" PIN
        "u1/mmcme2_clk_pins<2>";
TIMEGRP tcb_clkn = BEL "u1/bufg_clk_in" BEL "u1/ibufds_gte2_gtx_ref_clk" PIN
        "u1/mmcme2_clk_pins<2>";
TS1 = PERIOD TIMEGRP "tcb_clkp" 11.11 ns HIGH 50% INPUT_JITTER 0.3 ns;
TS2 = PERIOD TIMEGRP "tcb_clkn" TS1 HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lx2clk = PERIOD TIMEGRP "u1_lx2clk" TS1 / 2 HIGH 50% INPUT_JITTER 0.3
        ns;
TS_u1_lrefclk = PERIOD TIMEGRP "u1_lrefclk" TS1 / 2.22222222 HIGH 50%
        INPUT_JITTER 0.3 ns;
TS_u1_lclk = PERIOD TIMEGRP "u1_lclk" TS1 HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lx2clk_0 = PERIOD TIMEGRP "u1_lx2clk_0" TS2 / 2 HIGH 50% INPUT_JITTER
        0.3 ns;
TS_u1_lrefclk_0 = PERIOD TIMEGRP "u1_lrefclk_0" TS2 / 2.22222222 HIGH 50%
        INPUT_JITTER 0.3 ns;
TS_u1_lclk_0 = PERIOD TIMEGRP "u1_lclk_0" TS2 HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lclk45_dram = PERIOD TIMEGRP "u1_lclk45_dram" TS_u1_lclk / 2 PHASE
        0.694375 ns HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lx2clk90_dram = PERIOD TIMEGRP "u1_lx2clk90_dram" TS_u1_lclk / 4 PHASE
        0.694375 ns HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lx2clk_dram = PERIOD TIMEGRP "u1_lx2clk_dram" TS_u1_lclk / 4 HIGH 50%
        INPUT_JITTER 0.3 ns;
TS_u1_lclk_dram = PERIOD TIMEGRP "u1_lclk_dram" TS_u1_lclk / 2 HIGH 50%
        INPUT_JITTER 0.3 ns;
TS_u1_lclk45_dram_0 = PERIOD TIMEGRP "u1_lclk45_dram_0" TS_u1_lclk_0 / 2 PHASE
        0.694375 ns HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lx2clk90_dram_0 = PERIOD TIMEGRP "u1_lx2clk90_dram_0" TS_u1_lclk_0 / 4
        PHASE 0.694375 ns HIGH 50% INPUT_JITTER 0.3 ns;
TS_u1_lx2clk_dram_0 = PERIOD TIMEGRP "u1_lx2clk_dram_0" TS_u1_lclk_0 / 4 HIGH
        50% INPUT_JITTER 0.3 ns;
TS_u1_lclk_dram_0 = PERIOD TIMEGRP "u1_lclk_dram_0" TS_u1_lclk_0 / 2 HIGH 50%
        INPUT_JITTER 0.3 ns;
SCHEMATIC END;

