<?xml version='1.0' encoding='utf-8'?>
<ns0:feed xmlns:ns0="http://www.w3.org/2005/Atom" xml:lang="en">
  <ns0:id>https://aazw.github.io/github-trending-feeds/feeds/verilog/weekly.atom</ns0:id>
  <ns0:title>GitHub Trending - verilog (weekly)</ns0:title>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/feeds/verilog/weekly.atom" rel="self"/>
  <ns0:link href="https://aazw.github.io/github-trending-feeds/" rel="alternate"/>
  <ns0:icon>https://github.githubassets.com/favicons/favicon.svg</ns0:icon>
  <ns0:updated>2025-06-30T00:00:00</ns0:updated>
  <ns0:author>
    <ns0:name>aazw</ns0:name>
  </ns0:author>
  <ns0:entry>
    <ns0:id>urn:github:EttusResearch:uhd:1751241600</ns0:id>
    <ns0:title>EttusResearch/uhd</ns0:title>
    <ns0:link href="https://github.com/EttusResearch/uhd"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/EttusResearch/uhd"&gt;https://github.com/EttusResearch/uhd&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;The USRPâ„¢ Hardware Driver Repository&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:The-OpenROAD-Project:OpenROAD:1751241600</ns0:id>
    <ns0:title>The-OpenROAD-Project/OpenROAD</ns0:title>
    <ns0:link href="https://github.com/The-OpenROAD-Project/OpenROAD"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/The-OpenROAD-Project/OpenROAD"&gt;https://github.com/The-OpenROAD-Project/OpenROAD&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:The-OpenROAD-Project:OpenROAD-flow-scripts:1751241600</ns0:id>
    <ns0:title>The-OpenROAD-Project/OpenROAD-flow-scripts</ns0:title>
    <ns0:link href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts"&gt;https://github.com/The-OpenROAD-Project/OpenROAD-flow-scripts&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:YosysHQ:picorv32:1751241600</ns0:id>
    <ns0:title>YosysHQ/picorv32</ns0:title>
    <ns0:link href="https://github.com/YosysHQ/picorv32"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/YosysHQ/picorv32"&gt;https://github.com/YosysHQ/picorv32&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;PicoRV32 - A Size-Optimized RISC-V CPU&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:alexforencich:verilog-ethernet:1751241600</ns0:id>
    <ns0:title>alexforencich/verilog-ethernet</ns0:title>
    <ns0:link href="https://github.com/alexforencich/verilog-ethernet"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/alexforencich/verilog-ethernet"&gt;https://github.com/alexforencich/verilog-ethernet&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;Verilog Ethernet components for FPGA implementation&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:analogdevicesinc:hdl:1751241600</ns0:id>
    <ns0:title>analogdevicesinc/hdl</ns0:title>
    <ns0:link href="https://github.com/analogdevicesinc/hdl"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/analogdevicesinc/hdl"&gt;https://github.com/analogdevicesinc/hdl&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;HDL libraries and projects&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
  <ns0:entry>
    <ns0:id>urn:github:pulp-platform:cheshire:1751241600</ns0:id>
    <ns0:title>pulp-platform/cheshire</ns0:title>
    <ns0:link href="https://github.com/pulp-platform/cheshire"/>
    <ns0:updated>2025-06-30T00:00:00</ns0:updated>
    <ns0:content type="html">&lt;div&gt;
&lt;div&gt;&lt;strong&gt;URL:&lt;/strong&gt; &lt;a href="https://github.com/pulp-platform/cheshire"&gt;https://github.com/pulp-platform/cheshire&lt;/a&gt;&lt;/div&gt;
&lt;div&gt;&lt;strong&gt;Language:&lt;/strong&gt; verilog&lt;/div&gt;
&lt;hr&gt;
&lt;div&gt;A minimal Linux-capable 64-bit RISC-V SoC built around CVA6&lt;/div&gt;
&lt;/div&gt;</ns0:content>
  </ns0:entry>
</ns0:feed>