{"sha": "d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "node_id": "MDY6Q29tbWl0MTM2NTMxMDA6ZDViMDJkOTA2MjFiZTdmN2Y0ZmQ4Y2E5Mzg2MzJjMGJiZTM4ZDNkNw==", "commit": {"author": {"name": "Venkataramanan Kumar", "email": "venkataramanan.kumar@amd.com", "date": "2012-08-05T12:29:52Z"}, "committer": {"name": "Venkataramanan Kumar", "email": "vekumar@gcc.gnu.org", "date": "2012-08-05T12:29:52Z"}, "message": "Document AMD btver2\n\nFrom-SVN: r190151", "tree": {"sha": "ef55d72d36b1b2a7d22ee96e8cc2add6c6541706", "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/trees/ef55d72d36b1b2a7d22ee96e8cc2add6c6541706"}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/git/commits/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "comment_count": 0, "verification": {"verified": false, "reason": "unsigned", "signature": null, "payload": null}}, "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "html_url": "https://github.com/Rust-GCC/gccrs/commit/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "comments_url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/comments", "author": null, "committer": null, "parents": [{"sha": "5dd4087e9a2bfe31f7f513c2d6ffaa0883632a3b", "url": "https://api.github.com/repos/Rust-GCC/gccrs/commits/5dd4087e9a2bfe31f7f513c2d6ffaa0883632a3b", "html_url": "https://github.com/Rust-GCC/gccrs/commit/5dd4087e9a2bfe31f7f513c2d6ffaa0883632a3b"}], "stats": {"total": 16, "additions": 16, "deletions": 0}, "files": [{"sha": "e228bfb2c6dc29630e4b9fcd1668be2e831081e6", "filename": "gcc/ChangeLog", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/gcc%2FChangeLog", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/gcc%2FChangeLog", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2FChangeLog?ref=d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "patch": "@@ -1,3 +1,8 @@\n+2012-08-05  Venkataramanan Kumar  <venkataramanan.kumar@amd.com>\n+\n+\t* doc/invoke.texi: Document AMD btver2.\n+\t* doc/extend.texi: Document AMD btver1 and btver2.\n+\n 2012-08-04  Sandra Loosemore  <sandra@codesourcery.com>\n \t    Richard Sandiford  <rdsandiford@googlemail.com>\n "}, {"sha": "615321fcf837e7edec7ecaaa30c43b1b1b9c6989", "filename": "gcc/doc/extend.texi", "status": "modified", "additions": 6, "deletions": 0, "changes": 6, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/gcc%2Fdoc%2Fextend.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/gcc%2Fdoc%2Fextend.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Fextend.texi?ref=d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "patch": "@@ -9560,6 +9560,9 @@ AMD family 10h Shanghai CPU.\n @item istanbul\n AMD family 10h Istanbul CPU.\n \n+@item btver1\n+AMD family 14h CPU.\n+\n @item amdfam15h\n AMD family 15h CPU.\n \n@@ -9568,6 +9571,9 @@ AMD family 15h Bulldozer version 1.\n \n @item bdver2\n AMD family 15h Bulldozer version 2.\n+\n+@item btver2\n+AMD family 16h CPU.\n @end table\n \n Here is an example:"}, {"sha": "379761c59edd1fc90a87384979a0eb088cb1594e", "filename": "gcc/doc/invoke.texi", "status": "modified", "additions": 5, "deletions": 0, "changes": 5, "blob_url": "https://github.com/Rust-GCC/gccrs/blob/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/gcc%2Fdoc%2Finvoke.texi", "raw_url": "https://github.com/Rust-GCC/gccrs/raw/d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7/gcc%2Fdoc%2Finvoke.texi", "contents_url": "https://api.github.com/repos/Rust-GCC/gccrs/contents/gcc%2Fdoc%2Finvoke.texi?ref=d5b02d90621be7f7f4fd8ca938632c0bbe38d3d7", "patch": "@@ -13304,6 +13304,11 @@ CPUs based on AMD Family 14h cores with x86-64 instruction set support.  (This\n supersets MMX, SSE, SSE2, SSE3, SSSE3, SSE4A, CX16, ABM and 64-bit\n instruction set extensions.)\n \n+@item btver2\n+CPUs based on AMD Family 16h cores with x86-64 instruction set support. This\n+includes MOVBE, F16C, BMI, AVX, PCL_MUL, AES, SSE4.2, SSE4.1, CX16, ABM,\n+SSE4A, SSSE3, SSE3, SSE2, SSE, MMX and 64-bit instruction set extensions.\n+\n @item winchip-c6\n IDT WinChip C6 CPU, dealt in same way as i486 with additional MMX instruction\n set support."}]}