0.7
2020.1
May 27 2020
20:09:33
C:/code_local/vivado/CPU/CPU.sim/test_top/synth/func/xsim/tb_TOP_func_synth.v,1684858557,verilog,,C:/code_local/vivado/CPU/CPU.srcs/test_top/new/tb_top.v,,ALU;BR;CU;ControlMemory;ControlMemory_blk_mem_gen_generic_cstr;ControlMemory_blk_mem_gen_prim_width;ControlMemory_blk_mem_gen_prim_wrapper_init;ControlMemory_blk_mem_gen_top;ControlMemory_blk_mem_gen_v8_4_4;ControlMemory_blk_mem_gen_v8_4_4_synth;IR;MAR;MBR;MainMemory;MainMemory_blk_mem_gen_generic_cstr;MainMemory_blk_mem_gen_prim_width;MainMemory_blk_mem_gen_prim_wrapper_init;MainMemory_blk_mem_gen_top;MainMemory_blk_mem_gen_v8_4_4;MainMemory_blk_mem_gen_v8_4_4_synth;PC;TOP;dbg_hub_CV;digital_tube_display;glbl;ila_0;ila_0_blk_mem_gen_v8_4_4;ila_0_blk_mem_gen_v8_4_4_bindec;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_mux__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized10;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized11;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized12;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized13;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized14;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized15;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized16;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized17;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized18;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized19;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized20;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized21;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized22;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized23;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized24;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized25;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized26;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized27;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized28;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized29;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized30;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized31;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized32;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized33;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized34;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized35;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized36;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized37;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized38;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized39;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized40;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized41;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized42;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized43;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized44;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized45;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized46;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized47;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized48;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized49;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized5;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized50;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized51;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized52;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized53;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized54;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized55;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized56;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized57;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized58;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized59;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized6;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized60;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized61;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized62;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized7;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized8;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_width__parameterized9;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized10;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized11;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized12;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized13;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized14;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized15;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized16;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized17;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized18;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized19;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized20;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized21;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized22;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized23;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized24;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized25;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized26;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized27;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized28;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized29;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized30;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized31;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized32;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized33;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized34;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized35;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized36;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized37;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized38;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized39;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized40;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized41;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized42;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized43;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized44;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized45;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized46;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized47;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized48;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized49;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized5;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized50;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized51;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized52;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized53;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized54;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized55;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized56;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized57;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized58;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized59;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized6;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized60;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized61;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized62;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized7;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized8;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_prim_wrapper__parameterized9;ila_0_blk_mem_gen_v8_4_4_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_4_synth;ila_0_ila_v6_2_11_ila;ila_0_ila_v6_2_11_ila_cap_addrgen;ila_0_ila_v6_2_11_ila_cap_ctrl_legacy;ila_0_ila_v6_2_11_ila_cap_sample_counter;ila_0_ila_v6_2_11_ila_cap_window_counter;ila_0_ila_v6_2_11_ila_core;ila_0_ila_v6_2_11_ila_register;ila_0_ila_v6_2_11_ila_reset_ctrl;ila_0_ila_v6_2_11_ila_trace_memory;ila_0_ila_v6_2_11_ila_trig_match;ila_0_ila_v6_2_11_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_28;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_37;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_26;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_29;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_30;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_38;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_39;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_31;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_40;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_27;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_36;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_1;ila_0_ltlib_v1_0_0_async_edge_xfer_2;ila_0_ltlib_v1_0_0_async_edge_xfer_3;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_32;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_24;ila_0_ltlib_v1_0_0_cfglut5_33;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_34;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_23;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_25;ila_0_ltlib_v1_0_0_match_nodelay_35;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_4;ila_0_xsdbs_v1_0_2_reg__parameterized11;ila_0_xsdbs_v1_0_2_reg__parameterized12;ila_0_xsdbs_v1_0_2_reg__parameterized13;ila_0_xsdbs_v1_0_2_reg__parameterized14;ila_0_xsdbs_v1_0_2_reg__parameterized15;ila_0_xsdbs_v1_0_2_reg__parameterized26;ila_0_xsdbs_v1_0_2_reg__parameterized27;ila_0_xsdbs_v1_0_2_reg__parameterized28;ila_0_xsdbs_v1_0_2_reg__parameterized29;ila_0_xsdbs_v1_0_2_reg__parameterized30;ila_0_xsdbs_v1_0_2_reg__parameterized31;ila_0_xsdbs_v1_0_2_reg__parameterized32;ila_0_xsdbs_v1_0_2_reg__parameterized33;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized44;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_10;ila_0_xsdbs_v1_0_2_reg_ctl_11;ila_0_xsdbs_v1_0_2_reg_ctl_12;ila_0_xsdbs_v1_0_2_reg_ctl_15;ila_0_xsdbs_v1_0_2_reg_ctl_17;ila_0_xsdbs_v1_0_2_reg_ctl_18;ila_0_xsdbs_v1_0_2_reg_ctl_19;ila_0_xsdbs_v1_0_2_reg_ctl_20;ila_0_xsdbs_v1_0_2_reg_ctl_21;ila_0_xsdbs_v1_0_2_reg_ctl_9;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_13;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_16;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_14;ila_0_xsdbs_v1_0_2_reg_stat_22;ila_0_xsdbs_v1_0_2_reg_stat_5;ila_0_xsdbs_v1_0_2_reg_stat_6;ila_0_xsdbs_v1_0_2_reg_stat_7;ila_0_xsdbs_v1_0_2_reg_stat_8;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs;mult_gen_0;mult_gen_0_dsp;mult_gen_0_mult_gen_v12_0_16;mult_gen_0_mult_gen_v12_0_16_viv,,,,,,,,
C:/code_local/vivado/CPU/CPU.srcs/test_top/new/tb_top.v,1684673348,verilog,,,,tb_TOP,,,,,,,,
