m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/MarianoF/vhdl_projects/four_bit_adder/simulation
Efour_bit_adder
w1691520389
DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R0
8C:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd
FC:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd
l0
L21
V^3;AK?TOUXaG7DQI50i>73
!s100 aB1LLnVnELl9f8XZ]BAK22
OW;C;10.5c;63
33
!s110 1691520448
!i10b 1
!s108 1691520448.000000
!s90 -reportprogress|300|-2008|-explicit|-work|presynth|C:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd|
!s107 C:/MarianoF/vhdl_projects/four_bit_adder/hdl/four_bit_adder.vhd|
!i113 1
o-2008 -explicit -work presynth -O0
tCvgOpt 0
