library ieee;
use ieee.std_logic_1164.all;


entity contador_sincrono_simple_tb is
end contador_sincrono_simple_tb;

architecture tb of contador_sincrono_simple_tb is
    signal clk : std_logic;  -- inputs 
    signal cout: std_logic_vector(3 downto 0);  -- outputs
    signal QRR : std_logic;  -- outputs
begin
    -- connecting testbench signals with half_adder.vhd
    UUT : entity work.contador_sincrono port map (clk => clk, cout => cout, QRR => QRR);

    -- inputs
    -- 00 at 0 ns
    -- 01 at 20 ns, as b is 0 at 20 ns and a is changed to 1 at 20 ns
    -- 10 at 40 ns
    -- 11 at 60 ns
    clk <= '0', '1' after 20 ns, '0' after 40 ns, '1' after 60 ns;
end tb ;