Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> Reading design: TopModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TopModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TopModule"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : TopModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\ipcore_dir\StartScreenRom.vhd" into library work
Parsing entity <StartScreenRom>.
Parsing architecture <StartScreenRom_a> of entity <startscreenrom>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\SpaceInvadersPackage.vhd" into library work
Parsing package <SpaceInvadersPackage>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\VGA_Internal.vhd" into library work
Parsing entity <VGA_Internal>.
Parsing architecture <logic> of entity <vga_internal>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\Input.vhd" into library work
Parsing entity <Input>.
Parsing architecture <Behavioral> of entity <input>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\Display.vhd" into library work
Parsing entity <Display>.
Parsing architecture <logic> of entity <display>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\DCM.vhd" into library work
Parsing entity <DCM>.
Parsing architecture <xilinx> of entity <dcm>.
Parsing VHDL file "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\TopModule.vhd" into library work
Parsing entity <TopModule>.
Parsing architecture <Behavioral> of entity <topmodule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TopModule> (architecture <Behavioral>) from library <work>.

Elaborating entity <StartScreenRom> (architecture <StartScreenRom_a>) from library <work>.

Elaborating entity <DCM> (architecture <xilinx>) from library <work>.

Elaborating entity <VGA_Internal> (architecture <logic>) from library <work>.

Elaborating entity <Display> (architecture <logic>) from library <work>.

Elaborating entity <Input> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TopModule>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\TopModule.vhd".
INFO:Xst:3210 - "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\TopModule.vhd" line 99: Output port <LOCKED> of the instance <DCM_map> is unconnected or connected to loadless signal.
    Found 17-bit adder for signal <n0009> created at line 90.
    Found 8x9-bit multiplier for signal <n0012> created at line 90.
    Summary:
	inferred   1 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
Unit <TopModule> synthesized.

Synthesizing Unit <DCM>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\DCM.vhd".
    Summary:
	no macro.
Unit <DCM> synthesized.

Synthesizing Unit <VGA_Internal>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\VGA_Internal.vhd".
    Found 1-bit register for signal <blank>.
    Found 10-bit register for signal <vcounter>.
    Found 11-bit register for signal <hcounter>.
    Found 1-bit register for signal <hs>.
    Found 1-bit register for signal <vs>.
    Found 11-bit adder for signal <hcounter[10]_GND_16_o_add_4_OUT> created at line 50.
    Found 10-bit adder for signal <vcounter[9]_GND_16_o_add_8_OUT> created at line 65.
    Found 11-bit comparator lessequal for signal <n0011> created at line 77
    Found 11-bit comparator greater for signal <hcounter[10]_GND_16_o_LessThan_14_o> created at line 77
    Found 10-bit comparator lessequal for signal <n0016> created at line 91
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_11_o_LessThan_16_o> created at line 91
    Found 11-bit comparator greater for signal <hcounter[10]_GND_16_o_LessThan_17_o> created at line 105
    Found 10-bit comparator greater for signal <vcounter[9]_PWR_11_o_LessThan_18_o> created at line 105
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  24 D-type flip-flop(s).
	inferred   6 Comparator(s).
	inferred   2 Multiplexer(s).
Unit <VGA_Internal> synthesized.

Synthesizing Unit <Display>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\Display.vhd".
    Found 11-bit adder for signal <n0055> created at line 61.
    Found 6-bit subtractor for signal <GND_18_o_GND_18_o_sub_11_OUT<5:0>> created at line 62.
    Found 5-bit subtractor for signal <GND_18_o_GND_18_o_sub_36_OUT<4:0>> created at line 62.
    Found 11-bit comparator lessequal for signal <n0008> created at line 61
    Found 11-bit comparator greater for signal <hcounter[10]_BUS_0001_LessThan_9_o> created at line 61
    Found 11-bit comparator greater for signal <GND_18_o_vcounter[10]_LessThan_10_o> created at line 61
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   3 Comparator(s).
	inferred  18 Multiplexer(s).
Unit <Display> synthesized.

Synthesizing Unit <Input>.
    Related source file is "C:\Users\samuel.riedo\Desktop\Space-Invaders\Development version\v1.1\Input.vhd".
    Found 1-bit register for signal <start>.
    Found 16-bit register for signal <shipTimer>.
    Found 10-bit register for signal <shipPos>.
    Found 16-bit register for signal <fireTimer>.
    Found 16-bit adder for signal <fireTimer[15]_GND_19_o_add_3_OUT> created at line 52.
    Found 10-bit adder for signal <shipPos[9]_GND_19_o_add_10_OUT> created at line 64.
    Found 16-bit adder for signal <shipTimer[15]_GND_19_o_add_14_OUT> created at line 68.
    Found 10-bit subtractor for signal <GND_19_o_GND_19_o_sub_8_OUT<9:0>> created at line 60.
    Found 16-bit comparator greater for signal <n0002> created at line 46
    Found 16-bit comparator greater for signal <n0008> created at line 56
    Found 10-bit comparator lessequal for signal <shipPos[9]_PWR_14_o_LessThan_10_o> created at line 63
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  43 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <Input> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 1
 9x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 9
 10-bit adder                                          : 1
 10-bit addsub                                         : 1
 11-bit adder                                          : 2
 16-bit adder                                          : 2
 17-bit adder                                          : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Registers                                            : 9
 1-bit register                                        : 4
 10-bit register                                       : 2
 11-bit register                                       : 1
 16-bit register                                       : 2
# Comparators                                          : 12
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 2
# Multiplexers                                         : 20
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 15

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/StartScreenRom.ngc>.
Loading core <StartScreenRom> for timing and area information for instance <StartScreenRom_map>.

Synthesizing (advanced) Unit <Input>.
The following registers are absorbed into counter <shipTimer>: 1 register on signal <shipTimer>.
The following registers are absorbed into counter <fireTimer>: 1 register on signal <fireTimer>.
The following registers are absorbed into counter <shipPos>: 1 register on signal <shipPos>.
Unit <Input> synthesized (advanced).

Synthesizing (advanced) Unit <TopModule>.
	Multiplier <Mmult_n0012> in block <TopModule> and adder/subtractor <Madd_n0009_Madd> in block <TopModule> are combined into a MAC<Maddsub_n0012>.
Unit <TopModule> synthesized (advanced).

Synthesizing (advanced) Unit <VGA_Internal>.
The following registers are absorbed into counter <hcounter>: 1 register on signal <hcounter>.
The following registers are absorbed into counter <vcounter>: 1 register on signal <vcounter>.
Unit <VGA_Internal> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# MACs                                                 : 1
 9x8-to-15-bit MAC                                     : 1
# Adders/Subtractors                                   : 3
 11-bit adder                                          : 1
 5-bit subtractor                                      : 1
 6-bit subtractor                                      : 1
# Counters                                             : 5
 10-bit up counter                                     : 1
 10-bit updown counter                                 : 1
 11-bit up counter                                     : 1
 16-bit up counter                                     : 2
# Registers                                            : 4
 Flip-Flops                                            : 4
# Comparators                                          : 12
 10-bit comparator greater                             : 2
 10-bit comparator lessequal                           : 2
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 2
 16-bit comparator greater                             : 2
# Multiplexers                                         : 18
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 15

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <TopModule> ...

Optimizing unit <VGA_Internal> ...

Optimizing unit <Input> ...

Optimizing unit <Display> ...
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_0> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_0> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_1> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_1> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_2> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_2> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_3> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_3> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_4> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_4> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_5> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_5> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_6> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_6> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_7> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_7> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_8> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_8> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_9> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_9> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_10> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_10> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_11> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_11> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_12> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_12> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_13> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_13> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_14> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_14> 
INFO:Xst:2261 - The FF/Latch <Input_Map/fireTimer_15> in Unit <TopModule> is equivalent to the following FF/Latch, which will be removed : <Input_Map/shipTimer_15> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TopModule, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 51
 Flip-Flops                                            : 51

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TopModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 268
#      GND                         : 2
#      INV                         : 3
#      LUT1                        : 15
#      LUT2                        : 19
#      LUT3                        : 38
#      LUT4                        : 31
#      LUT5                        : 11
#      LUT6                        : 35
#      MUXCY                       : 57
#      MUXF7                       : 3
#      VCC                         : 2
#      XORCY                       : 52
# FlipFlops/Latches                : 55
#      FD                          : 1
#      FDC                         : 13
#      FDCE                        : 10
#      FDE                         : 14
#      FDP                         : 1
#      FDR                         : 16
# RAMS                             : 15
#      RAMB16BWER                  : 15
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 15
#      IBUF                        : 4
#      IBUFG                       : 1
#      OBUF                        : 10
# DCMs                             : 1
#      DCM_SP                      : 1
# DSPs                             : 1
#      DSP48A1                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              55  out of  18224     0%  
 Number of Slice LUTs:                  152  out of   9112     1%  
    Number used as Logic:               152  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    156
   Number with an unused Flip Flop:     101  out of    156    64%  
   Number with an unused LUT:             4  out of    156     2%  
   Number of fully used LUT-FF pairs:    51  out of    156    32%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          15
 Number of bonded IOBs:                  15  out of    232     6%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               15  out of     32    46%  
    Number using Block RAM only:         15
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  
 Number of DSP48A1s:                      1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                                                                                                                       | Load  |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
fpga_clk                           | DCM_SP:CLKFX                                                                                                                                | 70    |
StartScreenRom_map/N1              | NONE(StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram)| 15    |
-----------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 3.135ns (Maximum Frequency: 318.975MHz)
   Minimum input arrival time before clock: 4.434ns
   Maximum output required time after clock: 11.254ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'fpga_clk'
  Clock period: 3.135ns (frequency: 318.975MHz)
  Total number of paths / destination ports: 6386 / 305
-------------------------------------------------------------------------
Delay:               7.838ns (Levels of Logic = 3)
  Source:            VGA/hcounter_5 (FF)
  Destination:       StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram (RAM)
  Source Clock:      fpga_clk rising 0.4X
  Destination Clock: fpga_clk rising 0.4X

  Data Path: VGA/hcounter_5 to StartScreenRom_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             10   0.447   0.856  VGA/hcounter_5 (VGA/hcounter_5)
     DSP48A1:B3->P13      12   4.394   1.137  Maddsub_n0012 (n0009<13>)
     begin scope: 'StartScreenRom_map:addra<13>'
     LUT4:I1->O            1   0.205   0.579  U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[3]_PWR_16_o_equal_15_o<3>1 (U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<14>)
     RAMB16BWER:ENA            0.220          U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/s6_init.ram/SP.SIMPLE_PRIM18.ram
    ----------------------------------------
    Total                      7.838ns (5.266ns logic, 2.572ns route)
                                       (67.2% logic, 32.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'fpga_clk'
  Total number of paths / destination ports: 110 / 45
-------------------------------------------------------------------------
Offset:              4.434ns (Levels of Logic = 3)
  Source:            right (PAD)
  Destination:       Input_Map/shipPos_9 (FF)
  Destination Clock: fpga_clk rising 0.4X

  Data Path: right to Input_Map/shipPos_9
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.944  right_IBUF (right_IBUF)
     LUT6:I0->O            1   0.203   0.684  Input_Map/_n0062_inv5 (Input_Map/_n0062_inv4)
     LUT4:I2->O           10   0.203   0.856  Input_Map/_n0062_inv6 (Input_Map/_n0062_inv)
     FDE:CE                    0.322          Input_Map/shipPos_0
    ----------------------------------------
    Total                      4.434ns (1.950ns logic, 2.484ns route)
                                       (44.0% logic, 56.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'fpga_clk'
  Total number of paths / destination ports: 6754 / 10
-------------------------------------------------------------------------
Offset:              11.254ns (Levels of Logic = 9)
  Source:            Input_Map/shipPos_1 (FF)
  Destination:       red<2> (PAD)
  Source Clock:      fpga_clk rising 0.4X

  Data Path: Input_Map/shipPos_1 to red<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.447   1.180  Input_Map/shipPos_1 (Input_Map/shipPos_1)
     LUT5:I1->O            4   0.203   0.684  Display_Map/Madd_n0055_xor<9>111 (Display_Map/Madd_n0055_xor<9>11)
     LUT4:I3->O            2   0.205   0.864  Display_Map/Madd_n0055_xor<8>11 (Display_Map/n0055<8>)
     LUT4:I0->O            1   0.203   0.000  Display_Map/Mcompar_hcounter[10]_BUS_0001_LessThan_9_o_lut<4> (Display_Map/Mcompar_hcounter[10]_BUS_0001_LessThan_9_o_lut<4>)
     MUXCY:S->O            1   0.366   0.580  Display_Map/Mcompar_hcounter[10]_BUS_0001_LessThan_9_o_cy<4> (Display_Map/Mcompar_hcounter[10]_BUS_0001_LessThan_9_o_cy<4>)
     LUT3:I2->O            1   0.205   0.808  Display_Map/Mcompar_hcounter[10]_BUS_0001_LessThan_9_o_cy<5> (Display_Map/Mcompar_hcounter[10]_BUS_0001_LessThan_9_o_cy<5>)
     LUT5:I2->O            1   0.205   0.944  Display_Map/Mmux_blue321 (Display_Map/Mmux_blue321)
     LUT6:I0->O            8   0.203   0.803  Display_Map/Mmux_blue3221 (Display_Map/Mmux_blue32)
     LUT4:I3->O            1   0.205   0.579  Display_Map/Mmux_blue61 (blue_1_OBUF)
     OBUF:I->O                 2.571          blue_1_OBUF (blue<1>)
    ----------------------------------------
    Total                     11.254ns (4.813ns logic, 6.441ns route)
                                       (42.8% logic, 57.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock fpga_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
fpga_clk       |    7.838|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 5.97 secs
 
--> 

Total memory usage is 280096 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :   19 (   0 filtered)

