

================================================================
== Vitis HLS Report for 'fft'
================================================================
* Date:           Sun May  8 20:47:00 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        Radar_Processor
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.241 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   320521|   320521|  3.205 ms|  3.205 ms|  320521|  320521|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3  |   320519|   320519|         9|          1|          1|  320512|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 1, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 11 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sum_M_real_V = alloca i32 1"   --->   Operation 12 'alloca' 'sum_M_real_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sum_M_imag_V = alloca i32 1"   --->   Operation 13 'alloca' 'sum_M_imag_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %sum_M_imag_V" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 14 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%store_ln117 = store i32 0, i32 %sum_M_real_V" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 15 'store' 'store_ln117' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%br_ln117 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 16 'br' 'br_ln117' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 7.24>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten19 = phi i19 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i19 %add_ln117_1, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 17 'phi' 'indvar_flatten19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i12 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i12 %select_ln118_2, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 18 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%j = phi i6 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %select_ln118_1, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 19 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%k = phi i6 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i6 %add_ln119, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:119]   --->   Operation 20 'phi' 'k' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.16ns)   --->   "%add_ln117_1 = add i19 %indvar_flatten19, i19 1" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 21 'add' 'add_ln117_1' <Predicate = true> <Delay = 2.16> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.43ns)   --->   "%icmp_ln117 = icmp_eq  i19 %indvar_flatten19, i19 320512" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 22 'icmp' 'icmp_ln117' <Predicate = true> <Delay = 2.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln117 = br i1 %icmp_ln117, void %.split3, void" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 23 'br' 'br_ln117' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.99ns)   --->   "%icmp_ln118 = icmp_eq  i12 %indvar_flatten, i12 1024" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 24 'icmp' 'icmp_ln118' <Predicate = (!icmp_ln117)> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.18ns)   --->   "%select_ln117 = select i1 %icmp_ln118, i6 0, i6 %j" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 25 'select' 'select_ln117' <Predicate = (!icmp_ln117)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node and_ln117)   --->   "%xor_ln117 = xor i1 %icmp_ln118, i1 1" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 26 'xor' 'xor_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (1.42ns)   --->   "%icmp_ln119 = icmp_eq  i6 %k, i6 32" [../SourceCodes/radarProcessor.cpp:119]   --->   Operation 27 'icmp' 'icmp_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln117 = and i1 %icmp_ln119, i1 %xor_ln117" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 28 'and' 'and_ln117' <Predicate = (!icmp_ln117)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.82ns)   --->   "%add_ln118 = add i6 %select_ln117, i6 1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 29 'add' 'add_ln118' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns) (grouped into LUT with out node select_ln118)   --->   "%or_ln118 = or i1 %and_ln117, i1 %icmp_ln118" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 30 'or' 'or_ln118' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.18ns) (out node of the LUT)   --->   "%select_ln118 = select i1 %or_ln118, i6 0, i6 %k" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 31 'select' 'select_ln118' <Predicate = (!icmp_ln117)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.18ns)   --->   "%select_ln118_1 = select i1 %and_ln117, i6 %add_ln118, i6 %select_ln117" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 32 'select' 'select_ln118_1' <Predicate = (!icmp_ln117)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%select_ln118_1_cast = zext i6 %select_ln118_1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 33 'zext' 'select_ln118_1_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 34 [3/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i11 %select_ln118_1_cast, i11 39" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 34 'mul' 'mul_ln1118' <Predicate = (!icmp_ln117)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln122 = icmp_eq  i6 %select_ln118, i6 31" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 35 'icmp' 'icmp_ln122' <Predicate = (!icmp_ln117)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln122 = br i1 %icmp_ln122, void %.split3._ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge_crit_edge, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit36" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 36 'br' 'br_ln122' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln119 = add i6 %select_ln118, i6 1" [../SourceCodes/radarProcessor.cpp:119]   --->   Operation 37 'add' 'add_ln119' <Predicate = (!icmp_ln117)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.54ns)   --->   "%add_ln118_1 = add i12 %indvar_flatten, i12 1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 38 'add' 'add_ln118_1' <Predicate = (!icmp_ln117)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.69ns)   --->   "%select_ln118_2 = select i1 %icmp_ln118, i12 1, i12 %add_ln118_1" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 39 'select' 'select_ln118_2' <Predicate = (!icmp_ln117)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i"   --->   Operation 40 'br' 'br_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.05>
ST_3 : Operation 41 [2/3] (1.05ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i11 %select_ln118_1_cast, i11 39" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 41 'mul' 'mul_ln1118' <Predicate = (!icmp_ln117)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.79>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %_ZN8ap_fixedILi32ELi24EL9ap_q_mode5EL9ap_o_mode3ELi0EEC2Ei.exit, i9 %select_ln117_1, void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 42 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (1.82ns)   --->   "%add_ln117 = add i9 %i, i9 1" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 43 'add' 'add_ln117' <Predicate = (!icmp_ln117 & icmp_ln118)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.96ns)   --->   "%select_ln117_1 = select i1 %icmp_ln118, i9 %add_ln117, i9 %i" [../SourceCodes/radarProcessor.cpp:117]   --->   Operation 44 'select' 'select_ln117_1' <Predicate = (!icmp_ln117)> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 45 [1/3] (0.00ns) (grouped into DSP with root node add_ln1118)   --->   "%mul_ln1118 = mul i11 %select_ln118_1_cast, i11 39" [../SourceCodes/radarProcessor.cpp:118]   --->   Operation 45 'mul' 'mul_ln1118' <Predicate = (!icmp_ln117)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln1118_4 = zext i6 %select_ln118"   --->   Operation 46 'zext' 'zext_ln1118_4' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_4 : Operation 47 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i11 %mul_ln1118, i11 %zext_ln1118_4"   --->   Operation 47 'add' 'add_ln1118' <Predicate = (!icmp_ln117)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.87>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i9.i5, i9 %select_ln117_1, i5 0" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 48 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i9.i3, i9 %select_ln117_1, i3 0" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 49 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln121 = zext i12 %tmp_s" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 50 'zext' 'zext_ln121' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.81ns)   --->   "%add_ln121 = add i14 %tmp, i14 %zext_ln121" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 51 'add' 'add_ln121' <Predicate = (!icmp_ln117)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1118_3 = zext i6 %select_ln118"   --->   Operation 52 'zext' 'zext_ln1118_3' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 53 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln1118 = add i11 %mul_ln1118, i11 %zext_ln1118_4"   --->   Operation 53 'add' 'add_ln1118' <Predicate = (!icmp_ln117)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1118_5 = zext i11 %add_ln1118"   --->   Operation 54 'zext' 'zext_ln1118_5' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 55 [1/1] (0.00ns)   --->   "%fft_coeff_M_imag_V_addr = getelementptr i10 %fft_coeff_M_imag_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 55 'getelementptr' 'fft_coeff_M_imag_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 56 [1/1] (0.00ns)   --->   "%fft_coeff_M_real_V_addr = getelementptr i10 %fft_coeff_M_real_V, i64 0, i64 %zext_ln1118_5"   --->   Operation 56 'getelementptr' 'fft_coeff_M_real_V_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 57 [1/1] (1.81ns)   --->   "%add_ln121_1 = add i14 %add_ln121, i14 %zext_ln1118_3" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 57 'add' 'add_ln121_1' <Predicate = (!icmp_ln117)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln121_1 = zext i14 %add_ln121_1" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 58 'zext' 'zext_ln121_1' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%p_x_M_real_V = getelementptr i32 %a_M_real, i64 0, i64 %zext_ln121_1" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 59 'getelementptr' 'p_x_M_real_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%p_x_M_imag_V = getelementptr i32 %a_M_imag, i64 0, i64 %zext_ln121_1" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 60 'getelementptr' 'p_x_M_imag_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_5 : Operation 61 [2/2] (3.25ns)   --->   "%r_V = load i14 %p_x_M_real_V"   --->   Operation 61 'load' 'r_V' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_5 : Operation 62 [2/2] (3.25ns)   --->   "%r_V_4 = load i14 %p_x_M_imag_V"   --->   Operation 62 'load' 'r_V_4' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_5 : Operation 63 [2/2] (3.25ns)   --->   "%fft_coeff_M_real_V_load = load i11 %fft_coeff_M_real_V_addr"   --->   Operation 63 'load' 'fft_coeff_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>
ST_5 : Operation 64 [2/2] (3.25ns)   --->   "%fft_coeff_M_imag_V_load = load i11 %fft_coeff_M_imag_V_addr"   --->   Operation 64 'load' 'fft_coeff_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 65 [1/2] (3.25ns)   --->   "%r_V = load i14 %p_x_M_real_V"   --->   Operation 65 'load' 'r_V' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_6 : Operation 66 [1/2] (3.25ns)   --->   "%r_V_4 = load i14 %p_x_M_imag_V"   --->   Operation 66 'load' 'r_V_4' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_6 : Operation 67 [1/2] (3.25ns)   --->   "%fft_coeff_M_real_V_load = load i11 %fft_coeff_M_real_V_addr"   --->   Operation 67 'load' 'fft_coeff_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>
ST_6 : Operation 68 [1/2] (3.25ns)   --->   "%fft_coeff_M_imag_V_load = load i11 %fft_coeff_M_imag_V_addr"   --->   Operation 68 'load' 'fft_coeff_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 10> <Depth = 1521> <ROM>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln1118 = sext i10 %fft_coeff_M_real_V_load"   --->   Operation 69 'sext' 'sext_ln1118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln1118_7 = sext i32 %r_V"   --->   Operation 70 'sext' 'sext_ln1118_7' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 71 [1/1] (0.00ns)   --->   "%sext_ln1118_8 = sext i10 %fft_coeff_M_imag_V_load"   --->   Operation 71 'sext' 'sext_ln1118_8' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln1118_9 = sext i32 %r_V_4"   --->   Operation 72 'sext' 'sext_ln1118_9' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_7 : Operation 73 [2/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1118_7"   --->   Operation 73 'mul' 'mul_ln703' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 74 [2/2] (6.91ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_9"   --->   Operation 74 'mul' 'mul_ln1193' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 75 [2/2] (6.91ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_7"   --->   Operation 75 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 76 [2/2] (6.91ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118, i40 %sext_ln1118_9"   --->   Operation 76 'mul' 'mul_ln1192' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.91>
ST_8 : Operation 77 [1/2] (6.91ns)   --->   "%mul_ln703 = mul i40 %sext_ln1118, i40 %sext_ln1118_7"   --->   Operation 77 'mul' 'mul_ln703' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 78 [1/2] (6.91ns)   --->   "%mul_ln1193 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_9"   --->   Operation 78 'mul' 'mul_ln1193' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 79 [1/2] (6.91ns)   --->   "%mul_ln703_2 = mul i40 %sext_ln1118_8, i40 %sext_ln1118_7"   --->   Operation 79 'mul' 'mul_ln703_2' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 80 [1/2] (6.91ns)   --->   "%mul_ln1192 = mul i40 %sext_ln1118, i40 %sext_ln1118_9"   --->   Operation 80 'mul' 'mul_ln1192' <Predicate = (!icmp_ln117)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 81 [1/1] (0.00ns)   --->   "%sum_M_real_V_load = load i32 %sum_M_real_V"   --->   Operation 81 'load' 'sum_M_real_V_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 82 [1/1] (0.00ns)   --->   "%sum_M_imag_V_load = load i32 %sum_M_imag_V"   --->   Operation 82 'load' 'sum_M_imag_V_load' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 83 [1/1] (2.87ns)   --->   "%ret_V = sub i40 %mul_ln703, i40 %mul_ln1193"   --->   Operation 83 'sub' 'ret_V' <Predicate = (!icmp_ln117)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 84 [1/1] (0.00ns)   --->   "%p_r_V = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V, i32 8, i32 39"   --->   Operation 84 'partselect' 'p_r_V' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 85 [1/1] (2.87ns)   --->   "%ret_V_2 = add i40 %mul_ln703_2, i40 %mul_ln1192"   --->   Operation 85 'add' 'ret_V_2' <Predicate = (!icmp_ln117)> <Delay = 2.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 86 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i40.i32.i32, i40 %ret_V_2, i32 8, i32 39"   --->   Operation 86 'partselect' 'trunc_ln' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_9 : Operation 87 [1/1] (2.55ns)   --->   "%sum_M_real_V_4 = add i32 %p_r_V, i32 %sum_M_real_V_load"   --->   Operation 87 'add' 'sum_M_real_V_4' <Predicate = (!icmp_ln117)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 88 [1/1] (2.55ns)   --->   "%sum_M_imag_V_4 = add i32 %trunc_ln, i32 %sum_M_imag_V_load"   --->   Operation 88 'add' 'sum_M_imag_V_4' <Predicate = (!icmp_ln117)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %sum_M_imag_V_4, i32 %sum_M_imag_V" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 89 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_9 : Operation 90 [1/1] (1.58ns)   --->   "%store_ln122 = store i32 %sum_M_real_V_4, i32 %sum_M_real_V" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 90 'store' 'store_ln122' <Predicate = (!icmp_ln122)> <Delay = 1.58>
ST_9 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln122 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:122]   --->   Operation 91 'br' 'br_ln122' <Predicate = (!icmp_ln122)> <Delay = 0.00>
ST_9 : Operation 92 [1/1] (1.58ns)   --->   "%store_ln125 = store i32 0, i32 %sum_M_imag_V" [../SourceCodes/radarProcessor.cpp:125]   --->   Operation 92 'store' 'store_ln125' <Predicate = (icmp_ln122)> <Delay = 1.58>
ST_9 : Operation 93 [1/1] (1.58ns)   --->   "%store_ln125 = store i32 0, i32 %sum_M_real_V" [../SourceCodes/radarProcessor.cpp:125]   --->   Operation 93 'store' 'store_ln125' <Predicate = (icmp_ln122)> <Delay = 1.58>

State 10 <SV = 9> <Delay = 5.06>
ST_10 : Operation 94 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_117_1_VITIS_LOOP_118_2_VITIS_LOOP_119_3_str"   --->   Operation 94 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 320512, i64 320512, i64 320512"   --->   Operation 95 'speclooptripcount' 'empty' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_118_2_VITIS_LOOP_119_3_str"   --->   Operation 96 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln1118 = zext i6 %select_ln118_1"   --->   Operation 97 'zext' 'zext_ln1118' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (1.81ns)   --->   "%empty_28 = add i14 %add_ln121, i14 %zext_ln1118" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 98 'add' 'empty_28' <Predicate = (!icmp_ln117)> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%p_cast = zext i14 %empty_28" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 99 'zext' 'p_cast' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 100 [1/1] (0.00ns)   --->   "%out_M_real_addr = getelementptr i32 %out_M_real, i64 0, i64 %p_cast" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 100 'getelementptr' 'out_M_real_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 101 [1/1] (0.00ns)   --->   "%out_M_imag_addr = getelementptr i32 %out_M_imag, i64 0, i64 %p_cast" [../SourceCodes/radarProcessor.cpp:121]   --->   Operation 101 'getelementptr' 'out_M_imag_addr' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "%specpipeline_ln116 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_6" [../SourceCodes/radarProcessor.cpp:116]   --->   Operation 102 'specpipeline' 'specpipeline_ln116' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "%specloopname_ln116 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [../SourceCodes/radarProcessor.cpp:116]   --->   Operation 103 'specloopname' 'specloopname_ln116' <Predicate = (!icmp_ln117)> <Delay = 0.00>
ST_10 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln123 = store i32 %sum_M_real_V_4, i14 %out_M_real_addr" [../SourceCodes/radarProcessor.cpp:123]   --->   Operation 104 'store' 'store_ln123' <Predicate = (icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_10 : Operation 105 [1/1] (3.25ns)   --->   "%store_ln123 = store i32 %sum_M_imag_V_4, i14 %out_M_imag_addr" [../SourceCodes/radarProcessor.cpp:123]   --->   Operation 105 'store' 'store_ln123' <Predicate = (icmp_ln122)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 12520> <RAM>
ST_10 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln125 = br void %_ZN13ap_fixed_baseILi32ELi24ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEpLILi32ELi24ELb1ELS0_5ELS1_3ELi0EEERS2_RKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.split._crit_edge" [../SourceCodes/radarProcessor.cpp:125]   --->   Operation 106 'br' 'br_ln125' <Predicate = (icmp_ln122)> <Delay = 0.00>

State 11 <SV = 4> <Delay = 0.00>
ST_11 : Operation 107 [1/1] (0.00ns)   --->   "%ret_ln129 = ret" [../SourceCodes/radarProcessor.cpp:129]   --->   Operation 107 'ret' 'ret_ln129' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	'alloca' operation ('sum._M_imag.V') [10]  (0 ns)
	'store' operation ('store_ln117', ../SourceCodes/radarProcessor.cpp:117) of constant 0 on local variable 'sum._M_imag.V' [11]  (1.59 ns)

 <State 2>: 7.24ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten', ../SourceCodes/radarProcessor.cpp:118) with incoming values : ('select_ln118_2', ../SourceCodes/radarProcessor.cpp:118) [17]  (0 ns)
	'icmp' operation ('icmp_ln118', ../SourceCodes/radarProcessor.cpp:118) [29]  (1.99 ns)
	'select' operation ('select_ln117', ../SourceCodes/radarProcessor.cpp:117) [30]  (1.19 ns)
	'add' operation ('add_ln118', ../SourceCodes/radarProcessor.cpp:118) [39]  (1.83 ns)
	'select' operation ('select_ln118_1', ../SourceCodes/radarProcessor.cpp:118) [43]  (1.19 ns)
	'mul' operation of DSP[53] ('mul_ln1118', ../SourceCodes/radarProcessor.cpp:118) [46]  (1.05 ns)

 <State 3>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[53] ('mul_ln1118', ../SourceCodes/radarProcessor.cpp:118) [46]  (1.05 ns)

 <State 4>: 2.79ns
The critical path consists of the following:
	'phi' operation ('i', ../SourceCodes/radarProcessor.cpp:117) with incoming values : ('select_ln117_1', ../SourceCodes/radarProcessor.cpp:117) [16]  (0 ns)
	'add' operation ('add_ln117', ../SourceCodes/radarProcessor.cpp:117) [26]  (1.82 ns)
	'select' operation ('select_ln117_1', ../SourceCodes/radarProcessor.cpp:117) [31]  (0.968 ns)

 <State 5>: 6.88ns
The critical path consists of the following:
	'add' operation ('add_ln121', ../SourceCodes/radarProcessor.cpp:121) [35]  (1.81 ns)
	'add' operation ('add_ln121_1', ../SourceCodes/radarProcessor.cpp:121) [57]  (1.81 ns)
	'getelementptr' operation ('__x._M_real.V', ../SourceCodes/radarProcessor.cpp:121) [59]  (0 ns)
	'load' operation ('r.V') on array 'a_M_real' [63]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'a_M_real' [63]  (3.25 ns)

 <State 7>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703') [71]  (6.91 ns)

 <State 8>: 6.91ns
The critical path consists of the following:
	'mul' operation ('mul_ln703') [71]  (6.91 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'add' operation ('ret.V') [77]  (2.88 ns)
	'add' operation ('sum._M_imag.V') [80]  (2.55 ns)
	'store' operation ('store_ln122', ../SourceCodes/radarProcessor.cpp:122) of variable 'sum._M_imag.V' on local variable 'sum._M_imag.V' [84]  (1.59 ns)

 <State 10>: 5.07ns
The critical path consists of the following:
	'add' operation ('empty_28', ../SourceCodes/radarProcessor.cpp:121) [47]  (1.81 ns)
	'getelementptr' operation ('out_M_real_addr', ../SourceCodes/radarProcessor.cpp:121) [49]  (0 ns)
	'store' operation ('store_ln123', ../SourceCodes/radarProcessor.cpp:123) of variable 'sum._M_real.V' on array 'out_M_real' [88]  (3.25 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
