// Seed: 1960182665
`celldefine
module module_0 (
    id_1,
    id_2
);
  output id_2;
  inout id_1;
  assign id_1 = id_1(1);
endmodule
