m255
K4
z2
!s11e vcom 2020.1 2020.02, Feb 28 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/Bremdows/UNSAAC/SEMESTRE VIII/ARQUITECTURA DE MICROCONTROLADORES Y MICROPROCESADORES/arquitectura-digital/VHDL/executeState/simulation/qsim
Eexecute_state
Z1 w1732066279
Z2 DPx4 ieee 16 vital_primitives 0 22 G>kiXP8Q9dRClKfK1Zn7j1
Z3 DPx8 cyclonev 18 cyclonev_atom_pack 0 22 3HQPc5MVbmOPN?>a5EBYj2
Z4 DPx4 ieee 12 vital_timing 0 22 J>EBealN09f8GzldA[z2>3
Z5 DPx8 cyclonev 19 cyclonev_components 0 22 jZ]H46BQLgIP5mfRTO`3B1
Z6 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z7 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
Z8 DPx12 altera_lnsim 23 altera_lnsim_components 0 22 ^Ch;U@;bMk1;>A2B<UV`k2
!i122 2
R0
Z9 8execute_state.vho
Z10 Fexecute_state.vho
l0
L37 1
V7?VJY6H[@YcaLjOdm5@O?3
!s100 MUGl<MggUL30icP5P]kX71
Z11 OV;C;2020.1;71
32
Z12 !s110 1732066280
!i10b 1
Z13 !s108 1732066280.000000
Z14 !s90 -work|work|execute_state.vho|
Z15 !s107 execute_state.vho|
!i113 1
Z16 o-work work
Z17 tExplicit 1 CvgOpt 0
Astructure
R2
R3
R4
R5
R6
R7
R8
DEx4 work 13 execute_state 0 22 7?VJY6H[@YcaLjOdm5@O?3
!i122 2
l108
L66 418
Vn2jc`4@KOkOF8Fa8S=5_S1
!s100 KI>@UY=mmTP`EWK8o;T_>2
R11
32
R12
!i10b 1
R13
R14
R15
!i113 1
R16
R17
Eexecute_state_vhd_vec_tst
Z18 w1732066278
R6
R7
!i122 3
R0
Z19 8Waveform.vwf.vht
Z20 FWaveform.vwf.vht
l0
L32 1
VKEQB5Q=oGOL]GkMVD:RR`2
!s100 X?RcD4JkLd[=CcE^gN=ol3
R11
32
R12
!i10b 1
R13
Z21 !s90 -work|work|Waveform.vwf.vht|
Z22 !s107 Waveform.vwf.vht|
!i113 1
R16
R17
Aexecute_state_arch
R6
R7
Z23 DEx4 work 25 execute_state_vhd_vec_tst 0 22 KEQB5Q=oGOL]GkMVD:RR`2
!i122 3
l49
L34 600
VcK39e<=N@^akf>kRb4nT;1
!s100 6ZZaZ^Ta5zQmA7=2PWObR2
R11
32
R12
!i10b 1
R13
R21
R22
!i113 1
R16
R17
