read_verilog ../../common/shifter.v
proc
write_edif result.out
