INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.sim/sim_1/synth/timing/xsim/tdc_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TDC
INFO: [VRFC 10-311] analyzing module clocks
INFO: [VRFC 10-311] analyzing module debouncer
INFO: [VRFC 10-311] analyzing module debouncer__3
INFO: [VRFC 10-311] analyzing module top_level
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "A:/Masters_VT/Lab/Hicks/TDC2/TDCv3/TDCv3.srcs/sim_1/imports/new/tdc_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tdc_tb
