// Seed: 2475212159
module module_0;
  assign id_1 = id_1;
  tri1 id_2 = (-1), id_3;
  id_4(
      .id_0(""), .id_1(-1), .id_2({-1{id_1}} - id_3), .id_3(id_2), .id_4(-1), .id_5(1), .id_6(1)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  always begin : LABEL_0
    id_3 <= 1;
  end
  module_0 modCall_1 ();
endmodule
