{
  "processor": "ADSP-21020",
  "manufacturer": "Analog Devices",
  "year": 1990,
  "schema_version": "1.0",
  "source": "ADSP-21020 User's Manual, Analog Devices 1990",
  "instruction_count": 42,
  "instructions": [
    {"mnemonic": "Fn=F0*F4", "opcode": "0x00", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV,FU,FI", "notes": "IEEE 754 single-cycle floating-point multiply"},
    {"mnemonic": "Fn=F0+F4", "opcode": "0x01", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV,FU,FI", "notes": "IEEE 754 floating-point add"},
    {"mnemonic": "Fn=F0-F4", "opcode": "0x02", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV,FU,FI", "notes": "IEEE 754 floating-point subtract"},
    {"mnemonic": "Fn=ABS F0", "opcode": "0x03", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN", "notes": "Floating-point absolute value"},
    {"mnemonic": "Fn=MAX(F0,F4)", "opcode": "0x04", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN", "notes": "Floating-point maximum"},
    {"mnemonic": "Fn=MIN(F0,F4)", "opcode": "0x05", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN", "notes": "Floating-point minimum"},
    {"mnemonic": "Fn=RECIPS F0", "opcode": "0x06", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV", "notes": "Reciprocal seed (first approximation)"},
    {"mnemonic": "Fn=RSQRTS F0", "opcode": "0x07", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV", "notes": "Reciprocal square root seed"},
    {"mnemonic": "Fn=F0*F4, Fa=Fb+Fc", "opcode": "0x08", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV,FU,FI", "notes": "Dual/multi-function: multiply and add in parallel"},
    {"mnemonic": "Fn=F0*F4, Fa=Fb-Fc", "opcode": "0x09", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV,FU,FI", "notes": "Dual/multi-function: multiply and subtract in parallel"},
    {"mnemonic": "Fn=FIX F0", "opcode": "0x0A", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN,FV", "notes": "Float to fixed-point conversion"},
    {"mnemonic": "Fn=FLOAT Rx", "opcode": "0x0B", "bytes": 6, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FZ,FN", "notes": "Fixed-point to float conversion"},
    {"mnemonic": "Rn=Rx+Ry", "opcode": "0x10", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC,AS", "notes": "Fixed-point ALU add"},
    {"mnemonic": "Rn=Rx-Ry", "opcode": "0x11", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV,AC,AS", "notes": "Fixed-point ALU subtract"},
    {"mnemonic": "Rn=Rx AND Ry", "opcode": "0x12", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Bitwise AND"},
    {"mnemonic": "Rn=Rx OR Ry", "opcode": "0x13", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Bitwise OR"},
    {"mnemonic": "Rn=Rx XOR Ry", "opcode": "0x14", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN,AV", "notes": "Bitwise XOR"},
    {"mnemonic": "Rn=NOT Rx", "opcode": "0x15", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "AZ,AN", "notes": "Bitwise complement"},
    {"mnemonic": "Rn=LSHIFT Rx BY Ry", "opcode": "0x16", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "SZ,SV,SS", "notes": "Logical shift"},
    {"mnemonic": "Rn=ASHIFT Rx BY Ry", "opcode": "0x17", "bytes": 6, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "SZ,SV,SS", "notes": "Arithmetic shift"},
    {"mnemonic": "Rn=DM(I0,M0)", "opcode": "0x20", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Load from data memory via DAG1"},
    {"mnemonic": "DM(I0,M0)=Rn", "opcode": "0x21", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Store to data memory via DAG1"},
    {"mnemonic": "Rn=PM(I8,M8)", "opcode": "0x22", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Load from program memory via DAG2"},
    {"mnemonic": "PM(I8,M8)=Rn", "opcode": "0x23", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Store to program memory via DAG2"},
    {"mnemonic": "Rn=DM(addr)", "opcode": "0x24", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Direct data memory load"},
    {"mnemonic": "DM(addr)=Rn", "opcode": "0x25", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "direct", "flags_affected": "none", "notes": "Direct data memory store"},
    {"mnemonic": "Rn=imm", "opcode": "0x26", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Load immediate to register"},
    {"mnemonic": "Rn=Rm", "opcode": "0x27", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "register", "flags_affected": "none", "notes": "Register move"},
    {"mnemonic": "JUMP addr", "opcode": "0x30", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Unconditional jump (delayed branch)"},
    {"mnemonic": "IF cond JUMP addr", "opcode": "0x31", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Conditional jump"},
    {"mnemonic": "CALL addr", "opcode": "0x32", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Subroutine call (delayed)"},
    {"mnemonic": "RTS", "opcode": "0x33", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from subroutine (delayed)"},
    {"mnemonic": "RTI", "opcode": "0x34", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "implied", "flags_affected": "none", "notes": "Return from interrupt"},
    {"mnemonic": "DO addr UNTIL cond", "opcode": "0x35", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "direct", "flags_affected": "none", "notes": "Zero-overhead hardware loop setup"},
    {"mnemonic": "LCNTR=imm, DO addr UNTIL LCE", "opcode": "0x36", "bytes": 6, "cycles": 1, "category": "control", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Counter-based hardware loop"},
    {"mnemonic": "NOP", "opcode": "0x00", "bytes": 6, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "IDLE", "opcode": "0x40", "bytes": 6, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Wait for interrupt"},
    {"mnemonic": "BIT SET MODE1 mask", "opcode": "0x41", "bytes": 6, "cycles": 2, "category": "special", "addressing_mode": "immediate", "flags_affected": "MODE1", "notes": "Set mode register bits"},
    {"mnemonic": "BIT CLR MODE1 mask", "opcode": "0x42", "bytes": 6, "cycles": 2, "category": "special", "addressing_mode": "immediate", "flags_affected": "MODE1", "notes": "Clear mode register bits"},
    {"mnemonic": "MODIFY(I0,M0)", "opcode": "0x43", "bytes": 6, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Modify DAG index without data transfer"},
    {"mnemonic": "Rn=DM(I0,M0), Fm=PM(I8,M8)", "opcode": "0x50", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Dual memory read (data + program memory simultaneously)"},
    {"mnemonic": "DM(I0,M0)=Rn, PM(I8,M8)=Fm", "opcode": "0x51", "bytes": 6, "cycles": 1, "category": "data_transfer", "addressing_mode": "indirect_post_modify", "flags_affected": "none", "notes": "Dual memory write"}
  ]
}
