<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Project 1 Module 6: RCC</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Project 1 Module 6
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('group___r_c_c.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#nested-classes">Classes</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle"><div class="title">RCC<div class="ingroups"><a class="el" href="group___s_t_m32_f4xx___h_a_l___driver.html">STM32F4xx_HAL_Driver</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="groups" name="groups"></a>
Modules</h2></td></tr>
<tr class="memitem:group___r_c_c___exported___constants" id="r_group___r_c_c___exported___constants"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c___exported___constants.html">RCC_Exported_Constants</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Classes</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___p_l_l_init_type_def.html">RCC_PLLInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC PLL configuration structure definition.  <a href="struct_r_c_c___p_l_l_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC Internal/External Oscillator (HSE, HSI, LSE and LSI) configuration structure definition <br  />
  <a href="struct_r_c_c___osc_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a></td></tr>
<tr class="memdesc:"><td class="mdescLeft">&#160;</td><td class="mdescRight">RCC System, AHB and APB busses clock configuration structure definition <br  />
  <a href="struct_r_c_c___clk_init_type_def.html#details">More...</a><br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga2040fdf331db98e0fd887b244b7ff172" id="r_ga2040fdf331db98e0fd887b244b7ff172"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2040fdf331db98e0fd887b244b7ff172">__GPIOA_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td></tr>
<tr class="memdesc:ga2040fdf331db98e0fd887b244b7ff172"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock.  <br /></td></tr>
<tr class="separator:ga2040fdf331db98e0fd887b244b7ff172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc636ff03a42ab4be78b6029ae80271d" id="r_gacc636ff03a42ab4be78b6029ae80271d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gacc636ff03a42ab4be78b6029ae80271d">__GPIOB_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td></tr>
<tr class="separator:gacc636ff03a42ab4be78b6029ae80271d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad3fba7fc35bc89927c666427b251988d" id="r_gad3fba7fc35bc89927c666427b251988d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad3fba7fc35bc89927c666427b251988d">__GPIOC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td></tr>
<tr class="separator:gad3fba7fc35bc89927c666427b251988d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23fc5a09e6132a7dd82150d3c518d371" id="r_ga23fc5a09e6132a7dd82150d3c518d371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga23fc5a09e6132a7dd82150d3c518d371">__GPIOD_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td></tr>
<tr class="separator:ga23fc5a09e6132a7dd82150d3c518d371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga021e9d913be2978b10bd6087ae71db93" id="r_ga021e9d913be2978b10bd6087ae71db93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga021e9d913be2978b10bd6087ae71db93">__GPIOE_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td></tr>
<tr class="separator:ga021e9d913be2978b10bd6087ae71db93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf6266ff53538648d34198b0513f6dc7" id="r_gabf6266ff53538648d34198b0513f6dc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabf6266ff53538648d34198b0513f6dc7">__GPIOH_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td></tr>
<tr class="separator:gabf6266ff53538648d34198b0513f6dc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7aca7089a6e0c473d599e784cb2c70fd" id="r_ga7aca7089a6e0c473d599e784cb2c70fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7aca7089a6e0c473d599e784cb2c70fd">__CRC_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td></tr>
<tr class="separator:ga7aca7089a6e0c473d599e784cb2c70fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf587a0b5b0ba5d9ac65f33e8d02eb775" id="r_gaf587a0b5b0ba5d9ac65f33e8d02eb775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf587a0b5b0ba5d9ac65f33e8d02eb775">__BKPSRAM_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td></tr>
<tr class="separator:gaf587a0b5b0ba5d9ac65f33e8d02eb775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59a25ba1a773ba4bef255503ce98fddc" id="r_ga59a25ba1a773ba4bef255503ce98fddc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga59a25ba1a773ba4bef255503ce98fddc">__CCMDATARAMEN_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</a>))</td></tr>
<tr class="separator:ga59a25ba1a773ba4bef255503ce98fddc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c46f3ca0f41eccb579a8695965e2ed3" id="r_ga4c46f3ca0f41eccb579a8695965e2ed3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4c46f3ca0f41eccb579a8695965e2ed3">__DMA1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:ga4c46f3ca0f41eccb579a8695965e2ed3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddae614e8937d27ae8a41e3f10854189" id="r_gaddae614e8937d27ae8a41e3f10854189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaddae614e8937d27ae8a41e3f10854189">__DMA2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:gaddae614e8937d27ae8a41e3f10854189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55611ad5b74fd66d559094b381d7e775" id="r_ga55611ad5b74fd66d559094b381d7e775"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga55611ad5b74fd66d559094b381d7e775">__GPIOA_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td></tr>
<tr class="separator:ga55611ad5b74fd66d559094b381d7e775"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c708bc4e94a521cb6ea2f67d44e0aed" id="r_ga5c708bc4e94a521cb6ea2f67d44e0aed"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5c708bc4e94a521cb6ea2f67d44e0aed">__GPIOB_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td></tr>
<tr class="separator:ga5c708bc4e94a521cb6ea2f67d44e0aed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1b0292ea15890abc49b49e32ce32e00" id="r_gaf1b0292ea15890abc49b49e32ce32e00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf1b0292ea15890abc49b49e32ce32e00">__GPIOC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td></tr>
<tr class="separator:gaf1b0292ea15890abc49b49e32ce32e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab36f7db61c220e2fc903575168703fc8" id="r_gab36f7db61c220e2fc903575168703fc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab36f7db61c220e2fc903575168703fc8">__GPIOD_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td></tr>
<tr class="separator:gab36f7db61c220e2fc903575168703fc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga901cc22049696eaf95c703dc8db1b49c" id="r_ga901cc22049696eaf95c703dc8db1b49c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga901cc22049696eaf95c703dc8db1b49c">__GPIOE_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td></tr>
<tr class="separator:ga901cc22049696eaf95c703dc8db1b49c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c800e30edc73abbedd96880e4336d9c" id="r_ga7c800e30edc73abbedd96880e4336d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7c800e30edc73abbedd96880e4336d9c">__GPIOH_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td></tr>
<tr class="separator:ga7c800e30edc73abbedd96880e4336d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9162a63a0ed92401200145efee605650" id="r_ga9162a63a0ed92401200145efee605650"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9162a63a0ed92401200145efee605650">__CRC_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td></tr>
<tr class="separator:ga9162a63a0ed92401200145efee605650"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ec158561c8e184846d8df13297b7da5" id="r_ga3ec158561c8e184846d8df13297b7da5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3ec158561c8e184846d8df13297b7da5">__BKPSRAM_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td></tr>
<tr class="separator:ga3ec158561c8e184846d8df13297b7da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2cc8413fa0f7bc14c6b70fd7b3538507" id="r_ga2cc8413fa0f7bc14c6b70fd7b3538507"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2cc8413fa0f7bc14c6b70fd7b3538507">__CCMDATARAMEN_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</a>))</td></tr>
<tr class="separator:ga2cc8413fa0f7bc14c6b70fd7b3538507"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd35ed9c991f90a67e79392509688c32" id="r_gafd35ed9c991f90a67e79392509688c32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafd35ed9c991f90a67e79392509688c32">__DMA1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td></tr>
<tr class="separator:gafd35ed9c991f90a67e79392509688c32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a96a97e531cfa59beb60e5dfbee6cf5" id="r_ga6a96a97e531cfa59beb60e5dfbee6cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6a96a97e531cfa59beb60e5dfbee6cf5">__DMA2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td></tr>
<tr class="separator:ga6a96a97e531cfa59beb60e5dfbee6cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga917142dd1dd771e58ddf74254a745741" id="r_ga917142dd1dd771e58ddf74254a745741"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga917142dd1dd771e58ddf74254a745741">__USB_OTG_FS_CLK_ENABLE</a>()</td></tr>
<tr class="memdesc:ga917142dd1dd771e58ddf74254a745741"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock.  <br /></td></tr>
<tr class="separator:ga917142dd1dd771e58ddf74254a745741"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3715cdb08c7e3d8a9cb7153294e11166" id="r_ga3715cdb08c7e3d8a9cb7153294e11166"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3715cdb08c7e3d8a9cb7153294e11166">__USB_OTG_FS_CLK_DISABLE</a>()</td></tr>
<tr class="separator:ga3715cdb08c7e3d8a9cb7153294e11166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31d8f80bbc17c04ea94b482ab7a918eb" id="r_ga31d8f80bbc17c04ea94b482ab7a918eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga31d8f80bbc17c04ea94b482ab7a918eb">__RNG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (RCC_AHB2ENR_RNGEN))</td></tr>
<tr class="separator:ga31d8f80bbc17c04ea94b482ab7a918eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacefaf7fd14f09692a0b06fb8fa413850" id="r_gacefaf7fd14f09692a0b06fb8fa413850"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gacefaf7fd14f09692a0b06fb8fa413850">__RNG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</td></tr>
<tr class="separator:gacefaf7fd14f09692a0b06fb8fa413850"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f5db5981b04f2ef00b4d660adc7ed8f" id="r_ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8f5db5981b04f2ef00b4d660adc7ed8f">__TIM2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="memdesc:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the Low Speed APB (APB1) peripheral clock.  <br /></td></tr>
<tr class="separator:ga8f5db5981b04f2ef00b4d660adc7ed8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf89f11cded6e76fb011109fae7d051d1" id="r_gaf89f11cded6e76fb011109fae7d051d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf89f11cded6e76fb011109fae7d051d1">__TIM3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:gaf89f11cded6e76fb011109fae7d051d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5334ce85f4c2078b09479d855150501b" id="r_ga5334ce85f4c2078b09479d855150501b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5334ce85f4c2078b09479d855150501b">__TIM4_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga5334ce85f4c2078b09479d855150501b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2485d0197a56254fc9c80570784f5fe" id="r_gad2485d0197a56254fc9c80570784f5fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad2485d0197a56254fc9c80570784f5fe">__TIM5_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td></tr>
<tr class="separator:gad2485d0197a56254fc9c80570784f5fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9cd8d0b078f967225fcececf0d4a32a8" id="r_ga9cd8d0b078f967225fcececf0d4a32a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9cd8d0b078f967225fcececf0d4a32a8">__WWDG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:ga9cd8d0b078f967225fcececf0d4a32a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga04c0b620030538d3eec8e797d605a98c" id="r_ga04c0b620030538d3eec8e797d605a98c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga04c0b620030538d3eec8e797d605a98c">__SPI2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:ga04c0b620030538d3eec8e797d605a98c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga517165d0806ad5d4c47c911897a62304" id="r_ga517165d0806ad5d4c47c911897a62304"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga517165d0806ad5d4c47c911897a62304">__SPI3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td></tr>
<tr class="separator:ga517165d0806ad5d4c47c911897a62304"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga19f09e53523f1659071354a17a72ba63" id="r_ga19f09e53523f1659071354a17a72ba63"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga19f09e53523f1659071354a17a72ba63">__USART2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:ga19f09e53523f1659071354a17a72ba63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74632f4c0b984e497f4ab792acf25f88" id="r_ga74632f4c0b984e497f4ab792acf25f88"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga74632f4c0b984e497f4ab792acf25f88">__I2C1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga74632f4c0b984e497f4ab792acf25f88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f226d206b5826e0b659789f50d134e2" id="r_ga2f226d206b5826e0b659789f50d134e2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2f226d206b5826e0b659789f50d134e2">__I2C2_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:ga2f226d206b5826e0b659789f50d134e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga157549d624748e618f08d3bbc354e627" id="r_ga157549d624748e618f08d3bbc354e627"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga157549d624748e618f08d3bbc354e627">__I2C3_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td></tr>
<tr class="separator:ga157549d624748e618f08d3bbc354e627"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga714060f6efe9614a5222dc2d9a5dbc3b" id="r_ga714060f6efe9614a5222dc2d9a5dbc3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga714060f6efe9614a5222dc2d9a5dbc3b">__PWR_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga714060f6efe9614a5222dc2d9a5dbc3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga266c349c8d14f9c99143d0ff1c0b724a" id="r_ga266c349c8d14f9c99143d0ff1c0b724a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga266c349c8d14f9c99143d0ff1c0b724a">__TIM2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td></tr>
<tr class="separator:ga266c349c8d14f9c99143d0ff1c0b724a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7af4211a72c692cb40a07dff0433fddd" id="r_ga7af4211a72c692cb40a07dff0433fddd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7af4211a72c692cb40a07dff0433fddd">__TIM3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td></tr>
<tr class="separator:ga7af4211a72c692cb40a07dff0433fddd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36bf3d742817031974ec68edf0c34ba0" id="r_ga36bf3d742817031974ec68edf0c34ba0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga36bf3d742817031974ec68edf0c34ba0">__TIM4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td></tr>
<tr class="separator:ga36bf3d742817031974ec68edf0c34ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaec8181bad6fe26023e52a036620df36a" id="r_gaec8181bad6fe26023e52a036620df36a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaec8181bad6fe26023e52a036620df36a">__TIM5_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td></tr>
<tr class="separator:gaec8181bad6fe26023e52a036620df36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae58a60dac1343c8e4999f800a0b12c4f" id="r_gae58a60dac1343c8e4999f800a0b12c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae58a60dac1343c8e4999f800a0b12c4f">__WWDG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td></tr>
<tr class="separator:gae58a60dac1343c8e4999f800a0b12c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17055374452ff904ed238bb702f692f9" id="r_ga17055374452ff904ed238bb702f692f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga17055374452ff904ed238bb702f692f9">__SPI2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td></tr>
<tr class="separator:ga17055374452ff904ed238bb702f692f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8954ef50526fc816a6d4bf82fac4128e" id="r_ga8954ef50526fc816a6d4bf82fac4128e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8954ef50526fc816a6d4bf82fac4128e">__SPI3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td></tr>
<tr class="separator:ga8954ef50526fc816a6d4bf82fac4128e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa063500432ebe53a8e19fb7739590dfa" id="r_gaa063500432ebe53a8e19fb7739590dfa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa063500432ebe53a8e19fb7739590dfa">__USART2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td></tr>
<tr class="separator:gaa063500432ebe53a8e19fb7739590dfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga17a7ad9dc047323f759d2f9d5240e9c4" id="r_ga17a7ad9dc047323f759d2f9d5240e9c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga17a7ad9dc047323f759d2f9d5240e9c4">__I2C1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td></tr>
<tr class="separator:ga17a7ad9dc047323f759d2f9d5240e9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61113a7a6ec00e33e673158edaf4a18" id="r_gab61113a7a6ec00e33e673158edaf4a18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab61113a7a6ec00e33e673158edaf4a18">__I2C2_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td></tr>
<tr class="separator:gab61113a7a6ec00e33e673158edaf4a18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98f5c0a060e94adc150bec9471bb3f06" id="r_ga98f5c0a060e94adc150bec9471bb3f06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga98f5c0a060e94adc150bec9471bb3f06">__I2C3_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td></tr>
<tr class="separator:ga98f5c0a060e94adc150bec9471bb3f06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9314358bee2d449f2aafe9725bcf06df" id="r_ga9314358bee2d449f2aafe9725bcf06df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9314358bee2d449f2aafe9725bcf06df">__PWR_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td></tr>
<tr class="separator:ga9314358bee2d449f2aafe9725bcf06df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71b75f0568fc4e1b0f65067a28cefd23" id="r_ga71b75f0568fc4e1b0f65067a28cefd23"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga71b75f0568fc4e1b0f65067a28cefd23">__TIM1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="memdesc:ga71b75f0568fc4e1b0f65067a28cefd23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the High Speed APB (APB2) peripheral clock.  <br /></td></tr>
<tr class="separator:ga71b75f0568fc4e1b0f65067a28cefd23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23de933fad121fa0034844e4c3093d1b" id="r_ga23de933fad121fa0034844e4c3093d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga23de933fad121fa0034844e4c3093d1b">__USART1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:ga23de933fad121fa0034844e4c3093d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1924df79b1e8acf83cf323cd2c30b454" id="r_ga1924df79b1e8acf83cf323cd2c30b454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1924df79b1e8acf83cf323cd2c30b454">__USART6_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td></tr>
<tr class="separator:ga1924df79b1e8acf83cf323cd2c30b454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08ba0fbac7dc8f96894cefbca9af41e5" id="r_ga08ba0fbac7dc8f96894cefbca9af41e5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga08ba0fbac7dc8f96894cefbca9af41e5">__ADC1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga08ba0fbac7dc8f96894cefbca9af41e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5be2534c083257e000470202ff3a4d2c" id="r_ga5be2534c083257e000470202ff3a4d2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5be2534c083257e000470202ff3a4d2c">__SDIO_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>))</td></tr>
<tr class="separator:ga5be2534c083257e000470202ff3a4d2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1830cf3b75c0695b3c8a0bacd4e1deb1" id="r_ga1830cf3b75c0695b3c8a0bacd4e1deb1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1830cf3b75c0695b3c8a0bacd4e1deb1">__SPI1_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:ga1830cf3b75c0695b3c8a0bacd4e1deb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd37828a35231aa524d5417009afe784" id="r_gacd37828a35231aa524d5417009afe784"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gacd37828a35231aa524d5417009afe784">__SPI4_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td></tr>
<tr class="separator:gacd37828a35231aa524d5417009afe784"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga414ead6b8bd49ec44c127fe51b21315f" id="r_ga414ead6b8bd49ec44c127fe51b21315f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga414ead6b8bd49ec44c127fe51b21315f">__SYSCFG_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:ga414ead6b8bd49ec44c127fe51b21315f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab61872a1928532f4ec081bc2ff2a5234" id="r_gab61872a1928532f4ec081bc2ff2a5234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab61872a1928532f4ec081bc2ff2a5234">__TIM9_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:gab61872a1928532f4ec081bc2ff2a5234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c3e152e1b7f9cc0d772f37e9d3cf75" id="r_ga94c3e152e1b7f9cc0d772f37e9d3cf75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga94c3e152e1b7f9cc0d772f37e9d3cf75">__TIM10_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga94c3e152e1b7f9cc0d772f37e9d3cf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0307a8011144e62790d931ea00ce37bc" id="r_ga0307a8011144e62790d931ea00ce37bc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0307a8011144e62790d931ea00ce37bc">__TIM11_CLK_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga0307a8011144e62790d931ea00ce37bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga71dc6a2953564bf3323da116cf12ee30" id="r_ga71dc6a2953564bf3323da116cf12ee30"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga71dc6a2953564bf3323da116cf12ee30">__TIM1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td></tr>
<tr class="separator:ga71dc6a2953564bf3323da116cf12ee30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6ae202ba0653f8193f465540df04b2ae" id="r_ga6ae202ba0653f8193f465540df04b2ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6ae202ba0653f8193f465540df04b2ae">__USART1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td></tr>
<tr class="separator:ga6ae202ba0653f8193f465540df04b2ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaafb6c131d54a581656ae829ecc3a5e8f" id="r_gaafb6c131d54a581656ae829ecc3a5e8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaafb6c131d54a581656ae829ecc3a5e8f">__USART6_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td></tr>
<tr class="separator:gaafb6c131d54a581656ae829ecc3a5e8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga173362326ecc82180b863393ee781097" id="r_ga173362326ecc82180b863393ee781097"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga173362326ecc82180b863393ee781097">__ADC1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td></tr>
<tr class="separator:ga173362326ecc82180b863393ee781097"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf2ea041d3587d4ac4d7945293c76313" id="r_gabf2ea041d3587d4ac4d7945293c76313"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabf2ea041d3587d4ac4d7945293c76313">__SDIO_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>))</td></tr>
<tr class="separator:gabf2ea041d3587d4ac4d7945293c76313"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1b7803922ad09acce9ce7fac33bb5ca" id="r_gad1b7803922ad09acce9ce7fac33bb5ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad1b7803922ad09acce9ce7fac33bb5ca">__SPI1_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td></tr>
<tr class="separator:gad1b7803922ad09acce9ce7fac33bb5ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ade337a46de47a0951ce13c175a9c6e" id="r_ga7ade337a46de47a0951ce13c175a9c6e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7ade337a46de47a0951ce13c175a9c6e">__SPI4_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td></tr>
<tr class="separator:ga7ade337a46de47a0951ce13c175a9c6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga565ff4c946631daa48068db67495084b" id="r_ga565ff4c946631daa48068db67495084b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga565ff4c946631daa48068db67495084b">__SYSCFG_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td></tr>
<tr class="separator:ga565ff4c946631daa48068db67495084b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa971dfd4cb4e0a104f42eac92eec8f7e" id="r_gaa971dfd4cb4e0a104f42eac92eec8f7e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa971dfd4cb4e0a104f42eac92eec8f7e">__TIM9_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td></tr>
<tr class="separator:gaa971dfd4cb4e0a104f42eac92eec8f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3b74f93ec123508c676396a380260dc5" id="r_ga3b74f93ec123508c676396a380260dc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3b74f93ec123508c676396a380260dc5">__TIM10_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td></tr>
<tr class="separator:ga3b74f93ec123508c676396a380260dc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b79e1130e9235182ef5b807e9aebbf1" id="r_ga0b79e1130e9235182ef5b807e9aebbf1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0b79e1130e9235182ef5b807e9aebbf1">__TIM11_CLK_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td></tr>
<tr class="separator:ga0b79e1130e9235182ef5b807e9aebbf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9881ec43324175a6dcb0cbaaeb249dd1" id="r_ga9881ec43324175a6dcb0cbaaeb249dd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9881ec43324175a6dcb0cbaaeb249dd1">__AHB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:ga9881ec43324175a6dcb0cbaaeb249dd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB1 peripheral reset.  <br /></td></tr>
<tr class="separator:ga9881ec43324175a6dcb0cbaaeb249dd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac53ac2da99c9699e97fca645af412d42" id="r_gac53ac2da99c9699e97fca645af412d42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac53ac2da99c9699e97fca645af412d42">__GPIOA_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:gac53ac2da99c9699e97fca645af412d42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb2f08e019eafe4872660ec908836f49" id="r_gadb2f08e019eafe4872660ec908836f49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb2f08e019eafe4872660ec908836f49">__GPIOB_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:gadb2f08e019eafe4872660ec908836f49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6dfaacc1b9a54296ba1756085179acde" id="r_ga6dfaacc1b9a54296ba1756085179acde"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6dfaacc1b9a54296ba1756085179acde">__GPIOC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga6dfaacc1b9a54296ba1756085179acde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9891dc6475f68029cefc5421dd0bd28d" id="r_ga9891dc6475f68029cefc5421dd0bd28d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9891dc6475f68029cefc5421dd0bd28d">__GPIOD_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga9891dc6475f68029cefc5421dd0bd28d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92e86ad28a3e2c91fee6696f27a4c142" id="r_ga92e86ad28a3e2c91fee6696f27a4c142"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga92e86ad28a3e2c91fee6696f27a4c142">__GPIOE_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td></tr>
<tr class="separator:ga92e86ad28a3e2c91fee6696f27a4c142"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb8cb1d391e800bdcb08847549593345" id="r_gadb8cb1d391e800bdcb08847549593345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb8cb1d391e800bdcb08847549593345">__GPIOH_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:gadb8cb1d391e800bdcb08847549593345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga124fe851e88c56a7ab4f55139a07baa5" id="r_ga124fe851e88c56a7ab4f55139a07baa5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga124fe851e88c56a7ab4f55139a07baa5">__CRC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td></tr>
<tr class="separator:ga124fe851e88c56a7ab4f55139a07baa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba211f55b3d1f98c3f2d1e2d505089d" id="r_ga2ba211f55b3d1f98c3f2d1e2d505089d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2ba211f55b3d1f98c3f2d1e2d505089d">__DMA1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:ga2ba211f55b3d1f98c3f2d1e2d505089d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab48a890bba9c8b89754529f3d0962db3" id="r_gab48a890bba9c8b89754529f3d0962db3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab48a890bba9c8b89754529f3d0962db3">__DMA2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:gab48a890bba9c8b89754529f3d0962db3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaabad8090ee495aaa42b53c773cce87a8" id="r_gaabad8090ee495aaa42b53c773cce87a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaabad8090ee495aaa42b53c773cce87a8">__AHB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x00)</td></tr>
<tr class="separator:gaabad8090ee495aaa42b53c773cce87a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0b4dff3e72feea14def8e01978b2876e" id="r_ga0b4dff3e72feea14def8e01978b2876e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0b4dff3e72feea14def8e01978b2876e">__GPIOA_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td></tr>
<tr class="separator:ga0b4dff3e72feea14def8e01978b2876e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29fe5bce7dfa48a680176fccaa2f4194" id="r_ga29fe5bce7dfa48a680176fccaa2f4194"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga29fe5bce7dfa48a680176fccaa2f4194">__GPIOB_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td></tr>
<tr class="separator:ga29fe5bce7dfa48a680176fccaa2f4194"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5ad48b930be88563b75de1674d252128" id="r_ga5ad48b930be88563b75de1674d252128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5ad48b930be88563b75de1674d252128">__GPIOC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td></tr>
<tr class="separator:ga5ad48b930be88563b75de1674d252128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5f5e0bc82fe9dd4dfe9f639c18265ffb" id="r_ga5f5e0bc82fe9dd4dfe9f639c18265ffb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5f5e0bc82fe9dd4dfe9f639c18265ffb">__GPIOD_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td></tr>
<tr class="separator:ga5f5e0bc82fe9dd4dfe9f639c18265ffb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc43b58cab01222ec85b31ce86016e0b" id="r_gabc43b58cab01222ec85b31ce86016e0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabc43b58cab01222ec85b31ce86016e0b">__GPIOE_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td></tr>
<tr class="separator:gabc43b58cab01222ec85b31ce86016e0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga05ddda526ef380c5cba3ad3e9de1e07e" id="r_ga05ddda526ef380c5cba3ad3e9de1e07e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga05ddda526ef380c5cba3ad3e9de1e07e">__GPIOF_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</td></tr>
<tr class="separator:ga05ddda526ef380c5cba3ad3e9de1e07e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd5ceab6f78fb535adb1ab08eb6b13ef" id="r_gafd5ceab6f78fb535adb1ab08eb6b13ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafd5ceab6f78fb535adb1ab08eb6b13ef">__GPIOG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</td></tr>
<tr class="separator:gafd5ceab6f78fb535adb1ab08eb6b13ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9798278634f760d2710f77de921f2189" id="r_ga9798278634f760d2710f77de921f2189"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9798278634f760d2710f77de921f2189">__GPIOH_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td></tr>
<tr class="separator:ga9798278634f760d2710f77de921f2189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7db372ca67f6947a3fe6a021b2f9eab9" id="r_ga7db372ca67f6947a3fe6a021b2f9eab9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7db372ca67f6947a3fe6a021b2f9eab9">__GPIOI_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</td></tr>
<tr class="separator:ga7db372ca67f6947a3fe6a021b2f9eab9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade11ef6b09339931584e89342e9a83bb" id="r_gade11ef6b09339931584e89342e9a83bb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gade11ef6b09339931584e89342e9a83bb">__CRC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td></tr>
<tr class="separator:gade11ef6b09339931584e89342e9a83bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf00cb8e328b057553e7679cd5aaaf128" id="r_gaf00cb8e328b057553e7679cd5aaaf128"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf00cb8e328b057553e7679cd5aaaf128">__DMA1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td></tr>
<tr class="separator:gaf00cb8e328b057553e7679cd5aaaf128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37d149aee057faa095c2861551cd830b" id="r_ga37d149aee057faa095c2861551cd830b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga37d149aee057faa095c2861551cd830b">__DMA2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td></tr>
<tr class="separator:ga37d149aee057faa095c2861551cd830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0050cdbcec24077abb081f9e761aa16e" id="r_ga0050cdbcec24077abb081f9e761aa16e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0050cdbcec24077abb081f9e761aa16e">__AHB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:ga0050cdbcec24077abb081f9e761aa16e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB2 peripheral reset.  <br /></td></tr>
<tr class="separator:ga0050cdbcec24077abb081f9e761aa16e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab364df15f4207f8b2201b0756485b0b6" id="r_gab364df15f4207f8b2201b0756485b0b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab364df15f4207f8b2201b0756485b0b6">__OTGFS_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td></tr>
<tr class="separator:gab364df15f4207f8b2201b0756485b0b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54203b21b72eeae7bae84ddf3b29a8a5" id="r_ga54203b21b72eeae7bae84ddf3b29a8a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54203b21b72eeae7bae84ddf3b29a8a5">__AHB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0x00)</td></tr>
<tr class="separator:ga54203b21b72eeae7bae84ddf3b29a8a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa1cea73f19055bb5d316b46db95deda8" id="r_gaa1cea73f19055bb5d316b46db95deda8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa1cea73f19055bb5d316b46db95deda8">__OTGFS_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td></tr>
<tr class="separator:gaa1cea73f19055bb5d316b46db95deda8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01490030465dd1bfdfaa67ad9ef68ff6" id="r_ga01490030465dd1bfdfaa67ad9ef68ff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga01490030465dd1bfdfaa67ad9ef68ff6">__RNG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</td></tr>
<tr class="separator:ga01490030465dd1bfdfaa67ad9ef68ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76ffe57bd40938dee45d008d28fd5d49" id="r_ga76ffe57bd40938dee45d008d28fd5d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga76ffe57bd40938dee45d008d28fd5d49">__RNG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</td></tr>
<tr class="separator:ga76ffe57bd40938dee45d008d28fd5d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb652fad9969cf07ca19cb44f5a6aaf2" id="r_gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabb652fad9969cf07ca19cb44f5a6aaf2">__APB1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB1 peripheral reset.  <br /></td></tr>
<tr class="separator:gabb652fad9969cf07ca19cb44f5a6aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaad8de2fd2b4824f74d224d3ed250d22f" id="r_gaad8de2fd2b4824f74d224d3ed250d22f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaad8de2fd2b4824f74d224d3ed250d22f">__TIM2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:gaad8de2fd2b4824f74d224d3ed250d22f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac330e8745bc605134beb3f8b0e710343" id="r_gac330e8745bc605134beb3f8b0e710343"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac330e8745bc605134beb3f8b0e710343">__TIM3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:gac330e8745bc605134beb3f8b0e710343"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09d7d6edf526af037c6d98a6aaf45d3e" id="r_ga09d7d6edf526af037c6d98a6aaf45d3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga09d7d6edf526af037c6d98a6aaf45d3e">__TIM4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:ga09d7d6edf526af037c6d98a6aaf45d3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga217564823b49010e8db839aaa99a1ad2" id="r_ga217564823b49010e8db839aaa99a1ad2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga217564823b49010e8db839aaa99a1ad2">__TIM5_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:ga217564823b49010e8db839aaa99a1ad2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54aacffe47d41f02a7a60048c4378a5a" id="r_ga54aacffe47d41f02a7a60048c4378a5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54aacffe47d41f02a7a60048c4378a5a">__WWDG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:ga54aacffe47d41f02a7a60048c4378a5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga208b91334be948ed8dc4335ed7dad6b2" id="r_ga208b91334be948ed8dc4335ed7dad6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga208b91334be948ed8dc4335ed7dad6b2">__SPI2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga208b91334be948ed8dc4335ed7dad6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga43f0cf25dd31a3d43a166a54e6ff30f3" id="r_ga43f0cf25dd31a3d43a166a54e6ff30f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga43f0cf25dd31a3d43a166a54e6ff30f3">__SPI3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td></tr>
<tr class="separator:ga43f0cf25dd31a3d43a166a54e6ff30f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3f35d5a4ee7fd39c7172d1ef3bd689b" id="r_gab3f35d5a4ee7fd39c7172d1ef3bd689b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab3f35d5a4ee7fd39c7172d1ef3bd689b">__USART2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:gab3f35d5a4ee7fd39c7172d1ef3bd689b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a00c647822c285737f3d532d73a3a8c" id="r_ga0a00c647822c285737f3d532d73a3a8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0a00c647822c285737f3d532d73a3a8c">__I2C1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga0a00c647822c285737f3d532d73a3a8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42f47a35a678fb4b04a0a13b8ea3d599" id="r_ga42f47a35a678fb4b04a0a13b8ea3d599"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga42f47a35a678fb4b04a0a13b8ea3d599">__I2C2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga42f47a35a678fb4b04a0a13b8ea3d599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49db97f3c20b64a261b87fbd398fbf5b" id="r_ga49db97f3c20b64a261b87fbd398fbf5b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga49db97f3c20b64a261b87fbd398fbf5b">__I2C3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td></tr>
<tr class="separator:ga49db97f3c20b64a261b87fbd398fbf5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee2b3546a86cce1119cfb239f073b5df" id="r_gaee2b3546a86cce1119cfb239f073b5df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaee2b3546a86cce1119cfb239f073b5df">__PWR_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:gaee2b3546a86cce1119cfb239f073b5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f75418cb370d7be609dd272ba75b02f" id="r_ga0f75418cb370d7be609dd272ba75b02f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0f75418cb370d7be609dd272ba75b02f">__APB1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00)</td></tr>
<tr class="separator:ga0f75418cb370d7be609dd272ba75b02f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dca8996024dd53f2b0efa4352e3f1f1" id="r_ga2dca8996024dd53f2b0efa4352e3f1f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2dca8996024dd53f2b0efa4352e3f1f1">__TIM2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td></tr>
<tr class="separator:ga2dca8996024dd53f2b0efa4352e3f1f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga697a415832a512df537f31f89347d883" id="r_ga697a415832a512df537f31f89347d883"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga697a415832a512df537f31f89347d883">__TIM3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td></tr>
<tr class="separator:ga697a415832a512df537f31f89347d883"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1dc0c50c5146b8387ac2e7c8184dda" id="r_gaed1dc0c50c5146b8387ac2e7c8184dda"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaed1dc0c50c5146b8387ac2e7c8184dda">__TIM4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td></tr>
<tr class="separator:gaed1dc0c50c5146b8387ac2e7c8184dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66d74a61010bd19adeb2717aa434081e" id="r_ga66d74a61010bd19adeb2717aa434081e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga66d74a61010bd19adeb2717aa434081e">__TIM5_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td></tr>
<tr class="separator:ga66d74a61010bd19adeb2717aa434081e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade639a993d2b3f3269360282889dbc62" id="r_gade639a993d2b3f3269360282889dbc62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gade639a993d2b3f3269360282889dbc62">__WWDG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td></tr>
<tr class="separator:gade639a993d2b3f3269360282889dbc62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40b0d796003dfd0b72390c21301165c6" id="r_ga40b0d796003dfd0b72390c21301165c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga40b0d796003dfd0b72390c21301165c6">__SPI2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td></tr>
<tr class="separator:ga40b0d796003dfd0b72390c21301165c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54925e6b45182faaf10441355e070ed1" id="r_ga54925e6b45182faaf10441355e070ed1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54925e6b45182faaf10441355e070ed1">__SPI3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td></tr>
<tr class="separator:ga54925e6b45182faaf10441355e070ed1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5847a3269715b7252fa9a26d45fe67ac" id="r_ga5847a3269715b7252fa9a26d45fe67ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5847a3269715b7252fa9a26d45fe67ac">__USART2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td></tr>
<tr class="separator:ga5847a3269715b7252fa9a26d45fe67ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b01ba44daa66c18af195a9c3d6ba371" id="r_ga2b01ba44daa66c18af195a9c3d6ba371"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2b01ba44daa66c18af195a9c3d6ba371">__I2C1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td></tr>
<tr class="separator:ga2b01ba44daa66c18af195a9c3d6ba371"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga12942137b1164bf3f97533451df7d4ca" id="r_ga12942137b1164bf3f97533451df7d4ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga12942137b1164bf3f97533451df7d4ca">__I2C2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td></tr>
<tr class="separator:ga12942137b1164bf3f97533451df7d4ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga10b3459b2f828e7a2adcc7480376bb1d" id="r_ga10b3459b2f828e7a2adcc7480376bb1d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga10b3459b2f828e7a2adcc7480376bb1d">__I2C3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td></tr>
<tr class="separator:ga10b3459b2f828e7a2adcc7480376bb1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga90aca0e996a2a292addf21d7b8787ab5" id="r_ga90aca0e996a2a292addf21d7b8787ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga90aca0e996a2a292addf21d7b8787ab5">__PWR_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td></tr>
<tr class="separator:ga90aca0e996a2a292addf21d7b8787ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb26fc64aa793146dbacf2c4a21fca67" id="r_gabb26fc64aa793146dbacf2c4a21fca67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabb26fc64aa793146dbacf2c4a21fca67">__APB2_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gabb26fc64aa793146dbacf2c4a21fca67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release APB2 peripheral reset.  <br /></td></tr>
<tr class="separator:gabb26fc64aa793146dbacf2c4a21fca67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55c8dd88c9c01fcf70a11cd760c92830" id="r_ga55c8dd88c9c01fcf70a11cd760c92830"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga55c8dd88c9c01fcf70a11cd760c92830">__TIM1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:ga55c8dd88c9c01fcf70a11cd760c92830"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8f3ad2646ce15b193e3134bd05dab7d3" id="r_ga8f3ad2646ce15b193e3134bd05dab7d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8f3ad2646ce15b193e3134bd05dab7d3">__USART1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga8f3ad2646ce15b193e3134bd05dab7d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga93f490edface2b55c75a2350e4eb44d6" id="r_ga93f490edface2b55c75a2350e4eb44d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga93f490edface2b55c75a2350e4eb44d6">__USART6_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga93f490edface2b55c75a2350e4eb44d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4bef1c4fffdf4444f7804c96220cdc9f" id="r_ga4bef1c4fffdf4444f7804c96220cdc9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4bef1c4fffdf4444f7804c96220cdc9f">__ADC_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:ga4bef1c4fffdf4444f7804c96220cdc9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga133527fc7dc44a938818a0472a0516ce" id="r_ga133527fc7dc44a938818a0472a0516ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga133527fc7dc44a938818a0472a0516ce">__SDIO_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>))</td></tr>
<tr class="separator:ga133527fc7dc44a938818a0472a0516ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga743eabfff95dc66a2bd94587b8e26727" id="r_ga743eabfff95dc66a2bd94587b8e26727"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga743eabfff95dc66a2bd94587b8e26727">__SPI1_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga743eabfff95dc66a2bd94587b8e26727"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3dfa217f44fb5bbd9dea53e8f2f6bfb4" id="r_ga3dfa217f44fb5bbd9dea53e8f2f6bfb4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3dfa217f44fb5bbd9dea53e8f2f6bfb4">__SPI4_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td></tr>
<tr class="separator:ga3dfa217f44fb5bbd9dea53e8f2f6bfb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bd7c392e6c8fbb7081fcee100dea4b9" id="r_ga3bd7c392e6c8fbb7081fcee100dea4b9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3bd7c392e6c8fbb7081fcee100dea4b9">__SYSCFG_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga3bd7c392e6c8fbb7081fcee100dea4b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15d702f24f3386305b728fedabe1da78" id="r_ga15d702f24f3386305b728fedabe1da78"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga15d702f24f3386305b728fedabe1da78">__TIM9_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga15d702f24f3386305b728fedabe1da78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3702c18cef9b427a7d84ab57a08cc14e" id="r_ga3702c18cef9b427a7d84ab57a08cc14e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3702c18cef9b427a7d84ab57a08cc14e">__TIM10_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga3702c18cef9b427a7d84ab57a08cc14e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49713fd0d5319ab707cbeebcb067a052" id="r_ga49713fd0d5319ab707cbeebcb067a052"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga49713fd0d5319ab707cbeebcb067a052">__TIM11_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:ga49713fd0d5319ab707cbeebcb067a052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab73e1addcdd82c6c97dd843a161473af" id="r_gab73e1addcdd82c6c97dd843a161473af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab73e1addcdd82c6c97dd843a161473af">__APB2_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00)</td></tr>
<tr class="separator:gab73e1addcdd82c6c97dd843a161473af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf56e90e00adb71207f89669364a1d636" id="r_gaf56e90e00adb71207f89669364a1d636"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf56e90e00adb71207f89669364a1d636">__TIM1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td></tr>
<tr class="separator:gaf56e90e00adb71207f89669364a1d636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga54146ad06ec6a6ad028a6a920eccab0a" id="r_ga54146ad06ec6a6ad028a6a920eccab0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga54146ad06ec6a6ad028a6a920eccab0a">__USART1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td></tr>
<tr class="separator:ga54146ad06ec6a6ad028a6a920eccab0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga78721de9d2f3a826c3e33f61582db68e" id="r_ga78721de9d2f3a826c3e33f61582db68e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga78721de9d2f3a826c3e33f61582db68e">__USART6_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td></tr>
<tr class="separator:ga78721de9d2f3a826c3e33f61582db68e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac971ed78d4f5667813134abf2c3aad1e" id="r_gac971ed78d4f5667813134abf2c3aad1e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac971ed78d4f5667813134abf2c3aad1e">__ADC_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td></tr>
<tr class="separator:gac971ed78d4f5667813134abf2c3aad1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5591a761c71e149b242bd63ea3c6e11e" id="r_ga5591a761c71e149b242bd63ea3c6e11e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5591a761c71e149b242bd63ea3c6e11e">__SDIO_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>))</td></tr>
<tr class="separator:ga5591a761c71e149b242bd63ea3c6e11e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39667e27dac8ef868287948bb3eee69c" id="r_ga39667e27dac8ef868287948bb3eee69c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga39667e27dac8ef868287948bb3eee69c">__SPI1_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td></tr>
<tr class="separator:ga39667e27dac8ef868287948bb3eee69c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf689fa3217c1a05bc8dafdb94ef2a54b" id="r_gaf689fa3217c1a05bc8dafdb94ef2a54b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf689fa3217c1a05bc8dafdb94ef2a54b">__SPI4_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td></tr>
<tr class="separator:gaf689fa3217c1a05bc8dafdb94ef2a54b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga661c05d88401b811f261eb0bacfd16d5" id="r_ga661c05d88401b811f261eb0bacfd16d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga661c05d88401b811f261eb0bacfd16d5">__SYSCFG_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td></tr>
<tr class="separator:ga661c05d88401b811f261eb0bacfd16d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga257a2ef198be9965132b107151bf4e33" id="r_ga257a2ef198be9965132b107151bf4e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga257a2ef198be9965132b107151bf4e33">__TIM9_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td></tr>
<tr class="separator:ga257a2ef198be9965132b107151bf4e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03cc93fd2202a73d918d8862e6e87e20" id="r_ga03cc93fd2202a73d918d8862e6e87e20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga03cc93fd2202a73d918d8862e6e87e20">__TIM10_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td></tr>
<tr class="separator:ga03cc93fd2202a73d918d8862e6e87e20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6044bf8fb42af4b6acf9e493bd7e4d4e" id="r_ga6044bf8fb42af4b6acf9e493bd7e4d4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6044bf8fb42af4b6acf9e493bd7e4d4e">__TIM11_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td></tr>
<tr class="separator:ga6044bf8fb42af4b6acf9e493bd7e4d4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59d50182719ef961f835a6c6ce264f9" id="r_gab59d50182719ef961f835a6c6ce264f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab59d50182719ef961f835a6c6ce264f9">__AHB3_FORCE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0xFFFFFFFF)</td></tr>
<tr class="memdesc:gab59d50182719ef961f835a6c6ce264f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Force or release AHB3 peripheral reset.  <br /></td></tr>
<tr class="separator:gab59d50182719ef961f835a6c6ce264f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b1c71f85ca7613534f32ba88165911b" id="r_ga5b1c71f85ca7613534f32ba88165911b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5b1c71f85ca7613534f32ba88165911b">__AHB3_RELEASE_RESET</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0x00)</td></tr>
<tr class="separator:ga5b1c71f85ca7613534f32ba88165911b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7226f2a8e6177a8460c6cff095b47cc" id="r_gaa7226f2a8e6177a8460c6cff095b47cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa7226f2a8e6177a8460c6cff095b47cc">__GPIOA_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="memdesc:gaa7226f2a8e6177a8460c6cff095b47cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:gaa7226f2a8e6177a8460c6cff095b47cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddac75812cf5ea634dd2de0cc80ad34b" id="r_gaddac75812cf5ea634dd2de0cc80ad34b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaddac75812cf5ea634dd2de0cc80ad34b">__GPIOB_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:gaddac75812cf5ea634dd2de0cc80ad34b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa62c22199cb0521b7d7f961d28fe6f04" id="r_gaa62c22199cb0521b7d7f961d28fe6f04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa62c22199cb0521b7d7f961d28fe6f04">__GPIOC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gaa62c22199cb0521b7d7f961d28fe6f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6a88fbdf3d630c0d56a25c539866867" id="r_gad6a88fbdf3d630c0d56a25c539866867"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad6a88fbdf3d630c0d56a25c539866867">__GPIOD_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:gad6a88fbdf3d630c0d56a25c539866867"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7066fe84b8654671253a4708f202eb08" id="r_ga7066fe84b8654671253a4708f202eb08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7066fe84b8654671253a4708f202eb08">__GPIOE_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td></tr>
<tr class="separator:ga7066fe84b8654671253a4708f202eb08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16afe20eafd431e50cab3f234792af21" id="r_ga16afe20eafd431e50cab3f234792af21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga16afe20eafd431e50cab3f234792af21">__GPIOH_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:ga16afe20eafd431e50cab3f234792af21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9786479c06b3b804e5a9546adac5c748" id="r_ga9786479c06b3b804e5a9546adac5c748"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9786479c06b3b804e5a9546adac5c748">__CRC_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:ga9786479c06b3b804e5a9546adac5c748"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1782b13d16e9b6847b777600c1c77c0a" id="r_ga1782b13d16e9b6847b777600c1c77c0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1782b13d16e9b6847b777600c1c77c0a">__FLITF_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:ga1782b13d16e9b6847b777600c1c77c0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8cdec2efea63f36ec8e71e7ffc57aa13" id="r_ga8cdec2efea63f36ec8e71e7ffc57aa13"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8cdec2efea63f36ec8e71e7ffc57aa13">__SRAM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td></tr>
<tr class="separator:ga8cdec2efea63f36ec8e71e7ffc57aa13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40a9bb119be63079973af2d0ee49c54c" id="r_ga40a9bb119be63079973af2d0ee49c54c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga40a9bb119be63079973af2d0ee49c54c">__BKPSRAM_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td></tr>
<tr class="separator:ga40a9bb119be63079973af2d0ee49c54c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad959b0a4eb5b87d460791a6de8a78513" id="r_gad959b0a4eb5b87d460791a6de8a78513"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad959b0a4eb5b87d460791a6de8a78513">__DMA1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:gad959b0a4eb5b87d460791a6de8a78513"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b28751d68bc4ac8c19ff7adb045c5cf" id="r_ga8b28751d68bc4ac8c19ff7adb045c5cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8b28751d68bc4ac8c19ff7adb045c5cf">__DMA2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga8b28751d68bc4ac8c19ff7adb045c5cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeea189ec5f1a9f0979625df1e49bda6c" id="r_gaeea189ec5f1a9f0979625df1e49bda6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaeea189ec5f1a9f0979625df1e49bda6c">__GPIOA_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td></tr>
<tr class="separator:gaeea189ec5f1a9f0979625df1e49bda6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18823dc3f6df380f212fc23918ab0240" id="r_ga18823dc3f6df380f212fc23918ab0240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga18823dc3f6df380f212fc23918ab0240">__GPIOB_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td></tr>
<tr class="separator:ga18823dc3f6df380f212fc23918ab0240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed7435b49fb5c0ddb588789c054162ef" id="r_gaed7435b49fb5c0ddb588789c054162ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaed7435b49fb5c0ddb588789c054162ef">__GPIOC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td></tr>
<tr class="separator:gaed7435b49fb5c0ddb588789c054162ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac71706b87112aa43c0364e15a9f5e202" id="r_gac71706b87112aa43c0364e15a9f5e202"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac71706b87112aa43c0364e15a9f5e202">__GPIOD_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td></tr>
<tr class="separator:gac71706b87112aa43c0364e15a9f5e202"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a424e44132bdbcc1b730a7d18743d21" id="r_ga0a424e44132bdbcc1b730a7d18743d21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0a424e44132bdbcc1b730a7d18743d21">__GPIOE_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td></tr>
<tr class="separator:ga0a424e44132bdbcc1b730a7d18743d21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa73a317183b0a920c843b61b5be79e9b" id="r_gaa73a317183b0a920c843b61b5be79e9b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa73a317183b0a920c843b61b5be79e9b">__GPIOH_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td></tr>
<tr class="separator:gaa73a317183b0a920c843b61b5be79e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga70bd35a7b8044dbe33bd452b81915bb0" id="r_ga70bd35a7b8044dbe33bd452b81915bb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga70bd35a7b8044dbe33bd452b81915bb0">__CRC_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td></tr>
<tr class="separator:ga70bd35a7b8044dbe33bd452b81915bb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8b30c33c17f97ed9e2cd3af0afe3f05" id="r_gae8b30c33c17f97ed9e2cd3af0afe3f05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae8b30c33c17f97ed9e2cd3af0afe3f05">__FLITF_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td></tr>
<tr class="separator:gae8b30c33c17f97ed9e2cd3af0afe3f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab25e70788162dcb332746d5f5d4069c2" id="r_gab25e70788162dcb332746d5f5d4069c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab25e70788162dcb332746d5f5d4069c2">__SRAM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td></tr>
<tr class="separator:gab25e70788162dcb332746d5f5d4069c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6af87fcf2b6b47b20cc841e83fc6f679" id="r_ga6af87fcf2b6b47b20cc841e83fc6f679"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6af87fcf2b6b47b20cc841e83fc6f679">__BKPSRAM_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td></tr>
<tr class="separator:ga6af87fcf2b6b47b20cc841e83fc6f679"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2c3c514f62e1bdba0a39a4f45af547a" id="r_gad2c3c514f62e1bdba0a39a4f45af547a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad2c3c514f62e1bdba0a39a4f45af547a">__DMA1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td></tr>
<tr class="separator:gad2c3c514f62e1bdba0a39a4f45af547a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d4ff6ec2c3b08843399671a47f7f174" id="r_ga5d4ff6ec2c3b08843399671a47f7f174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5d4ff6ec2c3b08843399671a47f7f174">__DMA2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td></tr>
<tr class="separator:ga5d4ff6ec2c3b08843399671a47f7f174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4dc17e29b5959769b8e6d17886a68d67" id="r_ga4dc17e29b5959769b8e6d17886a68d67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4dc17e29b5959769b8e6d17886a68d67">__OTGFS_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td></tr>
<tr class="memdesc:ga4dc17e29b5959769b8e6d17886a68d67"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga4dc17e29b5959769b8e6d17886a68d67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab375d6bc75c84eb01343bd489d64e23e" id="r_gab375d6bc75c84eb01343bd489d64e23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab375d6bc75c84eb01343bd489d64e23e">__OTGFS_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td></tr>
<tr class="separator:gab375d6bc75c84eb01343bd489d64e23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e3d522bcdab6795d398420fe10db58" id="r_gab9e3d522bcdab6795d398420fe10db58"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab9e3d522bcdab6795d398420fe10db58">__RNG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</td></tr>
<tr class="separator:gab9e3d522bcdab6795d398420fe10db58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb97a270a28093bef336d154df7b5584" id="r_gadb97a270a28093bef336d154df7b5584"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb97a270a28093bef336d154df7b5584">__RNG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</td></tr>
<tr class="separator:gadb97a270a28093bef336d154df7b5584"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga548dab344e5f4f733f10f621d5021258" id="r_ga548dab344e5f4f733f10f621d5021258"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga548dab344e5f4f733f10f621d5021258">__TIM2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="memdesc:ga548dab344e5f4f733f10f621d5021258"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga548dab344e5f4f733f10f621d5021258"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f85684d6cf2aef3f12d2e5e7c582242" id="r_ga7f85684d6cf2aef3f12d2e5e7c582242"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7f85684d6cf2aef3f12d2e5e7c582242">__TIM3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga7f85684d6cf2aef3f12d2e5e7c582242"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad10a7e0ff283f479ec97e92df3ac3246" id="r_gad10a7e0ff283f479ec97e92df3ac3246"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad10a7e0ff283f479ec97e92df3ac3246">__TIM4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:gad10a7e0ff283f479ec97e92df3ac3246"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab046cfcec27d864839b82b3273f2c5f4" id="r_gab046cfcec27d864839b82b3273f2c5f4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab046cfcec27d864839b82b3273f2c5f4">__TIM5_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:gab046cfcec27d864839b82b3273f2c5f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa30175f1c20623be727bb9882fd7875c" id="r_gaa30175f1c20623be727bb9882fd7875c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa30175f1c20623be727bb9882fd7875c">__WWDG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gaa30175f1c20623be727bb9882fd7875c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga27596c991eb89307897f15356573ae4d" id="r_ga27596c991eb89307897f15356573ae4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga27596c991eb89307897f15356573ae4d">__SPI2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga27596c991eb89307897f15356573ae4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadee1f49891390ad1a7bfe05437ed3921" id="r_gadee1f49891390ad1a7bfe05437ed3921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadee1f49891390ad1a7bfe05437ed3921">__SPI3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td></tr>
<tr class="separator:gadee1f49891390ad1a7bfe05437ed3921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc176ced9204a2e8fa7f3c60dbe2bd2d" id="r_gafc176ced9204a2e8fa7f3c60dbe2bd2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafc176ced9204a2e8fa7f3c60dbe2bd2d">__USART2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:gafc176ced9204a2e8fa7f3c60dbe2bd2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e8c1f2f1710b3d9ac6c1ff47b8216f5" id="r_ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">__I2C1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadd03bd6614d2e69221c7fb6208f57959" id="r_gadd03bd6614d2e69221c7fb6208f57959"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadd03bd6614d2e69221c7fb6208f57959">__I2C2_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gadd03bd6614d2e69221c7fb6208f57959"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad36192d065b8ee42ea1495bcfb13a18f" id="r_gad36192d065b8ee42ea1495bcfb13a18f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad36192d065b8ee42ea1495bcfb13a18f">__I2C3_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td></tr>
<tr class="separator:gad36192d065b8ee42ea1495bcfb13a18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga18304dbd75bc6ca98a3be9834ea3a193" id="r_ga18304dbd75bc6ca98a3be9834ea3a193"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga18304dbd75bc6ca98a3be9834ea3a193">__PWR_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:ga18304dbd75bc6ca98a3be9834ea3a193"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac7d45f3a4232045971840c447f798db4" id="r_gac7d45f3a4232045971840c447f798db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac7d45f3a4232045971840c447f798db4">__TIM2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td></tr>
<tr class="separator:gac7d45f3a4232045971840c447f798db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga653238770c676e8027096821356c76f1" id="r_ga653238770c676e8027096821356c76f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga653238770c676e8027096821356c76f1">__TIM3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td></tr>
<tr class="separator:ga653238770c676e8027096821356c76f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac56d691bb8f24caf34748e8fbe08246d" id="r_gac56d691bb8f24caf34748e8fbe08246d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac56d691bb8f24caf34748e8fbe08246d">__TIM4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td></tr>
<tr class="separator:gac56d691bb8f24caf34748e8fbe08246d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4eed5759a6ca6c5b35cd3b2bb0e614dc" id="r_ga4eed5759a6ca6c5b35cd3b2bb0e614dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4eed5759a6ca6c5b35cd3b2bb0e614dc">__TIM5_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td></tr>
<tr class="separator:ga4eed5759a6ca6c5b35cd3b2bb0e614dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab690663b0d7bb91887d7655496f76d68" id="r_gab690663b0d7bb91887d7655496f76d68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab690663b0d7bb91887d7655496f76d68">__WWDG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td></tr>
<tr class="separator:gab690663b0d7bb91887d7655496f76d68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0cdfebe340524ec980e03b1ebef2b1" id="r_ga9d0cdfebe340524ec980e03b1ebef2b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9d0cdfebe340524ec980e03b1ebef2b1">__SPI2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td></tr>
<tr class="separator:ga9d0cdfebe340524ec980e03b1ebef2b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e54973a1320c9c9ce4e4b74144eff86" id="r_ga3e54973a1320c9c9ce4e4b74144eff86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3e54973a1320c9c9ce4e4b74144eff86">__SPI3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td></tr>
<tr class="separator:ga3e54973a1320c9c9ce4e4b74144eff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab13b1b90717b63339001bde799676d98" id="r_gab13b1b90717b63339001bde799676d98"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab13b1b90717b63339001bde799676d98">__USART2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td></tr>
<tr class="separator:gab13b1b90717b63339001bde799676d98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffef2534d1d74d7cf39c9466ebad7c33" id="r_gaffef2534d1d74d7cf39c9466ebad7c33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaffef2534d1d74d7cf39c9466ebad7c33">__I2C1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td></tr>
<tr class="separator:gaffef2534d1d74d7cf39c9466ebad7c33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf9fe7357c252303be97424e03775a16c" id="r_gaf9fe7357c252303be97424e03775a16c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf9fe7357c252303be97424e03775a16c">__I2C2_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td></tr>
<tr class="separator:gaf9fe7357c252303be97424e03775a16c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac1ecee01b504868a5cf77a534776ebd8" id="r_gac1ecee01b504868a5cf77a534776ebd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac1ecee01b504868a5cf77a534776ebd8">__I2C3_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td></tr>
<tr class="separator:gac1ecee01b504868a5cf77a534776ebd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabfa76560ea9d20285f94ca36111d5048" id="r_gabfa76560ea9d20285f94ca36111d5048"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabfa76560ea9d20285f94ca36111d5048">__PWR_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td></tr>
<tr class="separator:gabfa76560ea9d20285f94ca36111d5048"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga76d17335ea9ac85aaff8dda26f182fe0" id="r_ga76d17335ea9ac85aaff8dda26f182fe0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga76d17335ea9ac85aaff8dda26f182fe0">__TIM1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="memdesc:ga76d17335ea9ac85aaff8dda26f182fe0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode.  <br /></td></tr>
<tr class="separator:ga76d17335ea9ac85aaff8dda26f182fe0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7595f248296f06dc9d49d243c3b649f6" id="r_ga7595f248296f06dc9d49d243c3b649f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7595f248296f06dc9d49d243c3b649f6">__USART1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga7595f248296f06dc9d49d243c3b649f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga264f39462886db77a245e0f4b1b778c5" id="r_ga264f39462886db77a245e0f4b1b778c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga264f39462886db77a245e0f4b1b778c5">__USART6_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga264f39462886db77a245e0f4b1b778c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80a6e9a53ed4cf8af2fd1129f49d99f2" id="r_ga80a6e9a53ed4cf8af2fd1129f49d99f2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga80a6e9a53ed4cf8af2fd1129f49d99f2">__ADC1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga80a6e9a53ed4cf8af2fd1129f49d99f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3e98834e7b122676fb29cf0f38bad56" id="r_gab3e98834e7b122676fb29cf0f38bad56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab3e98834e7b122676fb29cf0f38bad56">__SDIO_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>))</td></tr>
<tr class="separator:gab3e98834e7b122676fb29cf0f38bad56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22b1be31f1972d6d3089e8faa1372fa3" id="r_ga22b1be31f1972d6d3089e8faa1372fa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga22b1be31f1972d6d3089e8faa1372fa3">__SPI1_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga22b1be31f1972d6d3089e8faa1372fa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae67f09b35ee272b465fa1c40c02a89e4" id="r_gae67f09b35ee272b465fa1c40c02a89e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae67f09b35ee272b465fa1c40c02a89e4">__SPI4_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td></tr>
<tr class="separator:gae67f09b35ee272b465fa1c40c02a89e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9440005e90146348c9172c379963df62" id="r_ga9440005e90146348c9172c379963df62"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9440005e90146348c9172c379963df62">__SYSCFG_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga9440005e90146348c9172c379963df62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d42f306cafde9841d9eb66e62c4ea80" id="r_ga0d42f306cafde9841d9eb66e62c4ea80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0d42f306cafde9841d9eb66e62c4ea80">__TIM9_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:ga0d42f306cafde9841d9eb66e62c4ea80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga704b70541b0dd37cbeed2a7871460baf" id="r_ga704b70541b0dd37cbeed2a7871460baf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga704b70541b0dd37cbeed2a7871460baf">__TIM10_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga704b70541b0dd37cbeed2a7871460baf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad75162b5c0b0c62ddc3c6e1509c9804f" id="r_gad75162b5c0b0c62ddc3c6e1509c9804f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad75162b5c0b0c62ddc3c6e1509c9804f">__TIM11_CLK_SLEEP_ENABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:gad75162b5c0b0c62ddc3c6e1509c9804f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a07c5151bef57bfa0478ff31c7437fe" id="r_ga9a07c5151bef57bfa0478ff31c7437fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9a07c5151bef57bfa0478ff31c7437fe">__TIM1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td></tr>
<tr class="separator:ga9a07c5151bef57bfa0478ff31c7437fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df637fa137457830dcc1311040d8a36" id="r_ga1df637fa137457830dcc1311040d8a36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga1df637fa137457830dcc1311040d8a36">__USART1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td></tr>
<tr class="separator:ga1df637fa137457830dcc1311040d8a36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga919f39ed1442d29dd7c07f9557102c0d" id="r_ga919f39ed1442d29dd7c07f9557102c0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga919f39ed1442d29dd7c07f9557102c0d">__USART6_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td></tr>
<tr class="separator:ga919f39ed1442d29dd7c07f9557102c0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2743a40f0b1712a06947c2f368435429" id="r_ga2743a40f0b1712a06947c2f368435429"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2743a40f0b1712a06947c2f368435429">__ADC1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td></tr>
<tr class="separator:ga2743a40f0b1712a06947c2f368435429"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab6fd793faa7cb2f28b96405a16b46833" id="r_gab6fd793faa7cb2f28b96405a16b46833"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab6fd793faa7cb2f28b96405a16b46833">__SDIO_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>))</td></tr>
<tr class="separator:gab6fd793faa7cb2f28b96405a16b46833"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448614eb6e006bffe6a77dba07e7fbae" id="r_ga448614eb6e006bffe6a77dba07e7fbae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga448614eb6e006bffe6a77dba07e7fbae">__SPI1_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td></tr>
<tr class="separator:ga448614eb6e006bffe6a77dba07e7fbae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae19bd55db06570fb4106952d5de3fe6c" id="r_gae19bd55db06570fb4106952d5de3fe6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae19bd55db06570fb4106952d5de3fe6c">__SPI4_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td></tr>
<tr class="separator:gae19bd55db06570fb4106952d5de3fe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c47a6b111062192d81460dc0dfa49c9" id="r_ga2c47a6b111062192d81460dc0dfa49c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2c47a6b111062192d81460dc0dfa49c9">__SYSCFG_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td></tr>
<tr class="separator:ga2c47a6b111062192d81460dc0dfa49c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb054752a802576d532d502bbbb5d6e1" id="r_gadb054752a802576d532d502bbbb5d6e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gadb054752a802576d532d502bbbb5d6e1">__TIM9_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td></tr>
<tr class="separator:gadb054752a802576d532d502bbbb5d6e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6408109c422cd730ae7efdc72d62101f" id="r_ga6408109c422cd730ae7efdc72d62101f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6408109c422cd730ae7efdc72d62101f">__TIM10_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td></tr>
<tr class="separator:ga6408109c422cd730ae7efdc72d62101f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83664173583e23c386ae49f7fcba6939" id="r_ga83664173583e23c386ae49f7fcba6939"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga83664173583e23c386ae49f7fcba6939">__TIM11_CLK_SLEEP_DISABLE</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td></tr>
<tr class="separator:ga83664173583e23c386ae49f7fcba6939"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab944f562b53fc74bcc0e4958388fd42" id="r_gaab944f562b53fc74bcc0e4958388fd42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaab944f562b53fc74bcc0e4958388fd42">__HAL_RCC_HSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:gaab944f562b53fc74bcc0e4958388fd42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal High Speed oscillator (HSI).  <br /></td></tr>
<tr class="separator:gaab944f562b53fc74bcc0e4958388fd42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0dc8bc0ef58703782f45b4e487c031" id="r_ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0c0dc8bc0ef58703782f45b4e487c031">__HAL_RCC_HSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga0c0dc8bc0ef58703782f45b4e487c031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7bccced288554b8598110b465701fad0" id="r_ga7bccced288554b8598110b465701fad0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7bccced288554b8598110b465701fad0">__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</a>(__HSICalibrationValue__)</td></tr>
<tr class="memdesc:ga7bccced288554b8598110b465701fad0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to adjust the Internal High Speed oscillator (HSI) calibration value.  <br /></td></tr>
<tr class="separator:ga7bccced288554b8598110b465701fad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga560de8b8991db4a296de878a7a8aa58b" id="r_ga560de8b8991db4a296de878a7a8aa58b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga560de8b8991db4a296de878a7a8aa58b">__HAL_RCC_LSI_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:ga560de8b8991db4a296de878a7a8aa58b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the Internal Low Speed oscillator (LSI).  <br /></td></tr>
<tr class="separator:ga560de8b8991db4a296de878a7a8aa58b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4f96095bb4acda60b7f66d5d927da181" id="r_ga4f96095bb4acda60b7f66d5d927da181"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga4f96095bb4acda60b7f66d5d927da181">__HAL_RCC_LSI_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga4f96095bb4acda60b7f66d5d927da181"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3d98648399f15d02645ef84f6ca8e4b" id="r_gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa3d98648399f15d02645ef84f6ca8e4b">__HAL_RCC_HSE_CONFIG</a>(__STATE__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</a> = (__STATE__))</td></tr>
<tr class="memdesc:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External High Speed oscillator (HSE).  <br /></td></tr>
<tr class="separator:gaa3d98648399f15d02645ef84f6ca8e4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6b2b48f429e347c1c9c469122c64798b" id="r_ga6b2b48f429e347c1c9c469122c64798b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6b2b48f429e347c1c9c469122c64798b">__HAL_RCC_LSE_CONFIG</a>(__STATE__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</a> = (__STATE__))</td></tr>
<tr class="memdesc:ga6b2b48f429e347c1c9c469122c64798b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the External Low Speed oscillator (LSE).  <br /></td></tr>
<tr class="separator:ga6b2b48f429e347c1c9c469122c64798b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab7cc36427c31da645a0e38e181f8ce0f" id="r_gab7cc36427c31da645a0e38e181f8ce0f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab7cc36427c31da645a0e38e181f8ce0f">__HAL_RCC_RTC_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:gab7cc36427c31da645a0e38e181f8ce0f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the the RTC clock.  <br /></td></tr>
<tr class="separator:gab7cc36427c31da645a0e38e181f8ce0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab5eeb81fc9f0c8d4450069f7a751855" id="r_gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaab5eeb81fc9f0c8d4450069f7a751855">__HAL_RCC_RTC_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:gaab5eeb81fc9f0c8d4450069f7a751855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e10e306e7d9f3cd59d30dcb2c9cf61d" id="r_ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__)</td></tr>
<tr class="memdesc:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to configure the RTC clock (RTCCLK).  <br /></td></tr>
<tr class="separator:ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2b1e5349631886f29040d7a31c002718" id="r_ga2b1e5349631886f29040d7a31c002718"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga2b1e5349631886f29040d7a31c002718">__HAL_RCC_RTC_CONFIG</a>(__RTCCLKSource__)</td></tr>
<tr class="separator:ga2b1e5349631886f29040d7a31c002718"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3bf7da608ff985873ca8e248fb1dc4f0" id="r_ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3bf7da608ff985873ca8e248fb1dc4f0">__HAL_RCC_BACKUPRESET_FORCE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to force or release the Backup domain reset.  <br /></td></tr>
<tr class="separator:ga3bf7da608ff985873ca8e248fb1dc4f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14f32622c65f4ae239ba8cb00d510321" id="r_ga14f32622c65f4ae239ba8cb00d510321"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga14f32622c65f4ae239ba8cb00d510321">__HAL_RCC_BACKUPRESET_RELEASE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga14f32622c65f4ae239ba8cb00d510321"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf196a2df41b0bcbc32745c2b218e696" id="r_gaaf196a2df41b0bcbc32745c2b218e696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaaf196a2df41b0bcbc32745c2b218e696">__HAL_RCC_PLL_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:gaaf196a2df41b0bcbc32745c2b218e696"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the main PLL.  <br /></td></tr>
<tr class="separator:gaaf196a2df41b0bcbc32745c2b218e696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga718a6afcb1492cc2796be78445a7d5ab" id="r_ga718a6afcb1492cc2796be78445a7d5ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga718a6afcb1492cc2796be78445a7d5ab">__HAL_RCC_PLL_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga718a6afcb1492cc2796be78445a7d5ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56d9ad48b28e7aa4ad3aadca5b4fd431" id="r_ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga56d9ad48b28e7aa4ad3aadca5b4fd431">__HAL_RCC_PLL_CONFIG</a>(__RCC_PLLSource__,  __PLLM__,  __PLLN__,  __PLLP__,  __PLLQ__)</td></tr>
<tr class="memdesc:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the main PLL clock source, multiplication and division factors.  <br /></td></tr>
<tr class="separator:ga56d9ad48b28e7aa4ad3aadca5b4fd431"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8b7e67b887e421a22722e527e734890f" id="r_ga8b7e67b887e421a22722e527e734890f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga8b7e67b887e421a22722e527e734890f">__HAL_RCC_I2SCLK</a>(__SOURCE__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a> = (__SOURCE__))</td></tr>
<tr class="memdesc:ga8b7e67b887e421a22722e527e734890f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the I2S clock source (I2SCLK).  <br /></td></tr>
<tr class="separator:ga8b7e67b887e421a22722e527e734890f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga397893a952906f8caa8579a56c3a17a6" id="r_ga397893a952906f8caa8579a56c3a17a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga397893a952906f8caa8579a56c3a17a6">__HAL_RCC_PLLI2S_ENABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td></tr>
<tr class="memdesc:ga397893a952906f8caa8579a56c3a17a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macros to enable or disable the PLLI2S.  <br /></td></tr>
<tr class="separator:ga397893a952906f8caa8579a56c3a17a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga44da2cd20aaa56a79141f6142dfb6942" id="r_ga44da2cd20aaa56a79141f6142dfb6942"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga44da2cd20aaa56a79141f6142dfb6942">__HAL_RCC_PLLI2S_DISABLE</a>()&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td></tr>
<tr class="separator:ga44da2cd20aaa56a79141f6142dfb6942"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a2fa2687b621f6eda72457d09715298" id="r_ga5a2fa2687b621f6eda72457d09715298"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga5a2fa2687b621f6eda72457d09715298">__HAL_RCC_PLLI2S_CONFIG</a>(__PLLI2SN__,  __PLLI2SR__)&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>)) | ((__PLLI2SR__) &lt;&lt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>)))</td></tr>
<tr class="memdesc:ga5a2fa2687b621f6eda72457d09715298"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to configure the PLLI2S clock multiplication and division factors .  <br /></td></tr>
<tr class="separator:ga5a2fa2687b621f6eda72457d09715298"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac99c2453d9e77c8b457acc0210e754c2" id="r_gac99c2453d9e77c8b457acc0210e754c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac99c2453d9e77c8b457acc0210e754c2">__HAL_RCC_GET_SYSCLK_SOURCE</a>()&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td></tr>
<tr class="memdesc:gac99c2453d9e77c8b457acc0210e754c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the clock source used as system clock.  <br /></td></tr>
<tr class="separator:gac99c2453d9e77c8b457acc0210e754c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3ea1390f8124e2b3b8d53e95541d6e53" id="r_ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga3ea1390f8124e2b3b8d53e95541d6e53">__HAL_RCC_GET_PLL_OSCSOURCE</a>()&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="memdesc:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to get the oscillator used as PLL clock source.  <br /></td></tr>
<tr class="separator:ga3ea1390f8124e2b3b8d53e95541d6e53"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga180fb20a37b31a6e4f7e59213a6c0405" id="r_ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga180fb20a37b31a6e4f7e59213a6c0405">__HAL_RCC_ENABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts).  <br /></td></tr>
<tr class="separator:ga180fb20a37b31a6e4f7e59213a6c0405"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc4df8cd4df0a529d11f18bf1f7e9f50" id="r_gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gafc4df8cd4df0a529d11f18bf1f7e9f50">__HAL_RCC_DISABLE_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> &amp;= ~(__INTERRUPT__))</td></tr>
<tr class="memdesc:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts).  <br /></td></tr>
<tr class="separator:gafc4df8cd4df0a529d11f18bf1f7e9f50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d8ab157f58045b8daf8136bee54f139" id="r_ga9d8ab157f58045b8daf8136bee54f139"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9d8ab157f58045b8daf8136bee54f139">__HAL_RCC_CLEAR_IT</a>(__INTERRUPT__)&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga9d8ab157f58045b8daf8136bee54f139"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga9d8ab157f58045b8daf8136bee54f139"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga134af980b892f362c05ae21922cd828d" id="r_ga134af980b892f362c05ae21922cd828d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga134af980b892f362c05ae21922cd828d">__HAL_RCC_GET_IT</a>(__INTERRUPT__)&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td></tr>
<tr class="memdesc:ga134af980b892f362c05ae21922cd828d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check the RCC's interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga134af980b892f362c05ae21922cd828d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf28c11b36035ef1e27883ff7ee2c46b0" id="r_gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaf28c11b36035ef1e27883ff7ee2c46b0">__HAL_RCC_CLEAR_RESET_FLAGS</a>()&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td></tr>
<tr class="memdesc:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST.  <br /></td></tr>
<tr class="separator:gaf28c11b36035ef1e27883ff7ee2c46b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80017c6bf8a5c6f53a1a21bb8db93a82" id="r_ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>&#160;&#160;&#160;((uint8_t)0x1F)</td></tr>
<tr class="memdesc:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check RCC flag is set or not.  <br /></td></tr>
<tr class="separator:ga80017c6bf8a5c6f53a1a21bb8db93a82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2d7d461630562bf2a2ddb31b1f96449" id="r_gae2d7d461630562bf2a2ddb31b1f96449"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae2d7d461630562bf2a2ddb31b1f96449">__HAL_RCC_GET_FLAG</a>(__FLAG__)&#160;&#160;&#160;(((((((__FLAG__) &gt;&gt; 5) == 1)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR :<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR))) &amp; ((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)1 &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group___r_c_c.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>)))!= 0)? 1 : 0)</td></tr>
<tr class="separator:gae2d7d461630562bf2a2ddb31b1f96449"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee325be46063d454148a63babc9f9cd4" id="r_gaee325be46063d454148a63babc9f9cd4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaee325be46063d454148a63babc9f9cd4">__RCC_PLLSRC</a>()&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td></tr>
<tr class="separator:gaee325be46063d454148a63babc9f9cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6b82cafd84a33caa126523b3d288f14b" id="r_ga6b82cafd84a33caa126523b3d288f14b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga6b82cafd84a33caa126523b3d288f14b">HAL_RCC_DeInit</a> (void)</td></tr>
<tr class="separator:ga6b82cafd84a33caa126523b3d288f14b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c504088722e03830df6caad932ad06b" id="r_ga9c504088722e03830df6caad932ad06b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9c504088722e03830df6caad932ad06b">HAL_RCC_OscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:ga9c504088722e03830df6caad932ad06b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0a4b5c7459219fafc15f3f867563ef3" id="r_gad0a4b5c7459219fafc15f3f867563ef3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> FLatency)</td></tr>
<tr class="separator:gad0a4b5c7459219fafc15f3f867563ef3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9de46b9c4ecdb1a5e34136b051a6132c" id="r_ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga9de46b9c4ecdb1a5e34136b051a6132c">HAL_RCC_MCOConfig</a> (<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOx, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCOSource, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RCC_MCODiv)</td></tr>
<tr class="separator:ga9de46b9c4ecdb1a5e34136b051a6132c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0f440ce71c18e95b12b2044cc044bea" id="r_gaa0f440ce71c18e95b12b2044cc044bea"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa0f440ce71c18e95b12b2044cc044bea">HAL_RCC_EnableCSS</a> (void)</td></tr>
<tr class="separator:gaa0f440ce71c18e95b12b2044cc044bea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb" id="r_gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">HAL_RCC_DisableCSS</a> (void)</td></tr>
<tr class="separator:gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga887cafe88b21a059061b077a1e3fa7d8" id="r_ga887cafe88b21a059061b077a1e3fa7d8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga887cafe88b21a059061b077a1e3fa7d8">HAL_RCC_GetSysClockFreq</a> (void)</td></tr>
<tr class="separator:ga887cafe88b21a059061b077a1e3fa7d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38d6c5c7a5d8758849912c9aa0a2156d" id="r_ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga38d6c5c7a5d8758849912c9aa0a2156d">HAL_RCC_GetHCLKFreq</a> (void)</td></tr>
<tr class="separator:ga38d6c5c7a5d8758849912c9aa0a2156d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab3042d8ac5703ac696cabf0ee461c599" id="r_gab3042d8ac5703ac696cabf0ee461c599"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gab3042d8ac5703ac696cabf0ee461c599">HAL_RCC_GetPCLK1Freq</a> (void)</td></tr>
<tr class="separator:gab3042d8ac5703ac696cabf0ee461c599"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbd5f8933a5ee05e4b3384e33026aca1" id="r_gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabbd5f8933a5ee05e4b3384e33026aca1">HAL_RCC_GetPCLK2Freq</a> (void)</td></tr>
<tr class="separator:gabbd5f8933a5ee05e4b3384e33026aca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2f9413fc447c2d7d6af3a8669c77b36" id="r_gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gae2f9413fc447c2d7d6af3a8669c77b36">HAL_RCC_GetOscConfig</a> (<a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *RCC_OscInitStruct)</td></tr>
<tr class="separator:gae2f9413fc447c2d7d6af3a8669c77b36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabc95375dfca279d88b9ded9d063d2323" id="r_gabc95375dfca279d88b9ded9d063d2323"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gabc95375dfca279d88b9ded9d063d2323">HAL_RCC_GetClockConfig</a> (<a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *RCC_ClkInitStruct, <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *pFLatency)</td></tr>
<tr class="separator:gabc95375dfca279d88b9ded9d063d2323"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c124cf403362750513cae7fb6e6b195" id="r_ga0c124cf403362750513cae7fb6e6b195"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#ga0c124cf403362750513cae7fb6e6b195">HAL_RCC_NMI_IRQHandler</a> (void)</td></tr>
<tr class="separator:ga0c124cf403362750513cae7fb6e6b195"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa6a4bfea38a4d69462d2f1ef8204596d" id="r_gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___r_c_c.html#gaa6a4bfea38a4d69462d2f1ef8204596d">HAL_RCC_CCSCallback</a> (void)</td></tr>
<tr class="separator:gaa6a4bfea38a4d69462d2f1ef8204596d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga173362326ecc82180b863393ee781097" name="ga173362326ecc82180b863393ee781097"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga173362326ecc82180b863393ee781097">&#9670;&#160;</a></span>__ADC1_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC1_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga08ba0fbac7dc8f96894cefbca9af41e5" name="ga08ba0fbac7dc8f96894cefbca9af41e5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08ba0fbac7dc8f96894cefbca9af41e5">&#9670;&#160;</a></span>__ADC1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga57b9f50cb96a2e4ceba37728b4a32a42">RCC_APB2ENR_ADC1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2743a40f0b1712a06947c2f368435429" name="ga2743a40f0b1712a06947c2f368435429"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2743a40f0b1712a06947c2f368435429">&#9670;&#160;</a></span>__ADC1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80a6e9a53ed4cf8af2fd1129f49d99f2" name="ga80a6e9a53ed4cf8af2fd1129f49d99f2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80a6e9a53ed4cf8af2fd1129f49d99f2">&#9670;&#160;</a></span>__ADC1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga126a8791f77cecc599e32d2c882a4dab">RCC_APB2LPENR_ADC1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4bef1c4fffdf4444f7804c96220cdc9f" name="ga4bef1c4fffdf4444f7804c96220cdc9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4bef1c4fffdf4444f7804c96220cdc9f">&#9670;&#160;</a></span>__ADC_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac971ed78d4f5667813134abf2c3aad1e" name="gac971ed78d4f5667813134abf2c3aad1e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac971ed78d4f5667813134abf2c3aad1e">&#9670;&#160;</a></span>__ADC_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __ADC_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1374d6eae8e7d02d1ad457b65f374a67">RCC_APB2RSTR_ADCRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9881ec43324175a6dcb0cbaaeb249dd1" name="ga9881ec43324175a6dcb0cbaaeb249dd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9881ec43324175a6dcb0cbaaeb249dd1">&#9670;&#160;</a></span>__AHB1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AHB1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force or release AHB1 peripheral reset. </p>

</div>
</div>
<a id="gaabad8090ee495aaa42b53c773cce87a8" name="gaabad8090ee495aaa42b53c773cce87a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaabad8090ee495aaa42b53c773cce87a8">&#9670;&#160;</a></span>__AHB1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AHB1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR = 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0050cdbcec24077abb081f9e761aa16e" name="ga0050cdbcec24077abb081f9e761aa16e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0050cdbcec24077abb081f9e761aa16e">&#9670;&#160;</a></span>__AHB2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AHB2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force or release AHB2 peripheral reset. </p>

</div>
</div>
<a id="ga54203b21b72eeae7bae84ddf3b29a8a5" name="ga54203b21b72eeae7bae84ddf3b29a8a5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54203b21b72eeae7bae84ddf3b29a8a5">&#9670;&#160;</a></span>__AHB2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AHB2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR = 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab59d50182719ef961f835a6c6ce264f9" name="gab59d50182719ef961f835a6c6ce264f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab59d50182719ef961f835a6c6ce264f9">&#9670;&#160;</a></span>__AHB3_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AHB3_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force or release AHB3 peripheral reset. </p>

</div>
</div>
<a id="ga5b1c71f85ca7613534f32ba88165911b" name="ga5b1c71f85ca7613534f32ba88165911b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b1c71f85ca7613534f32ba88165911b">&#9670;&#160;</a></span>__AHB3_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __AHB3_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB3RSTR = 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb652fad9969cf07ca19cb44f5a6aaf2" name="gabb652fad9969cf07ca19cb44f5a6aaf2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb652fad9969cf07ca19cb44f5a6aaf2">&#9670;&#160;</a></span>__APB1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __APB1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force or release APB1 peripheral reset. </p>

</div>
</div>
<a id="ga0f75418cb370d7be609dd272ba75b02f" name="ga0f75418cb370d7be609dd272ba75b02f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f75418cb370d7be609dd272ba75b02f">&#9670;&#160;</a></span>__APB1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __APB1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR = 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabb26fc64aa793146dbacf2c4a21fca67" name="gabb26fc64aa793146dbacf2c4a21fca67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabb26fc64aa793146dbacf2c4a21fca67">&#9670;&#160;</a></span>__APB2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __APB2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0xFFFFFFFF)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Force or release APB2 peripheral reset. </p>

</div>
</div>
<a id="gab73e1addcdd82c6c97dd843a161473af" name="gab73e1addcdd82c6c97dd843a161473af"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab73e1addcdd82c6c97dd843a161473af">&#9670;&#160;</a></span>__APB2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __APB2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR = 0x00)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3ec158561c8e184846d8df13297b7da5" name="ga3ec158561c8e184846d8df13297b7da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ec158561c8e184846d8df13297b7da5">&#9670;&#160;</a></span>__BKPSRAM_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BKPSRAM_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf587a0b5b0ba5d9ac65f33e8d02eb775" name="gaf587a0b5b0ba5d9ac65f33e8d02eb775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf587a0b5b0ba5d9ac65f33e8d02eb775">&#9670;&#160;</a></span>__BKPSRAM_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BKPSRAM_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaee10e5e11a2043e4ff865c3d7b804233">RCC_AHB1ENR_BKPSRAMEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6af87fcf2b6b47b20cc841e83fc6f679" name="ga6af87fcf2b6b47b20cc841e83fc6f679"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6af87fcf2b6b47b20cc841e83fc6f679">&#9670;&#160;</a></span>__BKPSRAM_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BKPSRAM_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40a9bb119be63079973af2d0ee49c54c" name="ga40a9bb119be63079973af2d0ee49c54c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40a9bb119be63079973af2d0ee49c54c">&#9670;&#160;</a></span>__BKPSRAM_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __BKPSRAM_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga777dc76d2a216f8b51b360e8054342e4">RCC_AHB1LPENR_BKPSRAMLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2cc8413fa0f7bc14c6b70fd7b3538507" name="ga2cc8413fa0f7bc14c6b70fd7b3538507"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2cc8413fa0f7bc14c6b70fd7b3538507">&#9670;&#160;</a></span>__CCMDATARAMEN_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CCMDATARAMEN_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga59a25ba1a773ba4bef255503ce98fddc" name="ga59a25ba1a773ba4bef255503ce98fddc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga59a25ba1a773ba4bef255503ce98fddc">&#9670;&#160;</a></span>__CCMDATARAMEN_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CCMDATARAMEN_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga29bbdcc191708a9e6a46ef197a3b2c65">RCC_AHB1ENR_CCMDATARAMEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9162a63a0ed92401200145efee605650" name="ga9162a63a0ed92401200145efee605650"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9162a63a0ed92401200145efee605650">&#9670;&#160;</a></span>__CRC_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CRC_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7aca7089a6e0c473d599e784cb2c70fd" name="ga7aca7089a6e0c473d599e784cb2c70fd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7aca7089a6e0c473d599e784cb2c70fd">&#9670;&#160;</a></span>__CRC_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CRC_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafa3d41f31401e812f839defee241df83">RCC_AHB1ENR_CRCEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga70bd35a7b8044dbe33bd452b81915bb0" name="ga70bd35a7b8044dbe33bd452b81915bb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga70bd35a7b8044dbe33bd452b81915bb0">&#9670;&#160;</a></span>__CRC_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CRC_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9786479c06b3b804e5a9546adac5c748" name="ga9786479c06b3b804e5a9546adac5c748"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9786479c06b3b804e5a9546adac5c748">&#9670;&#160;</a></span>__CRC_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CRC_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7333e14b5ccf6d608232ea52a10f7052">RCC_AHB1LPENR_CRCLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga124fe851e88c56a7ab4f55139a07baa5" name="ga124fe851e88c56a7ab4f55139a07baa5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga124fe851e88c56a7ab4f55139a07baa5">&#9670;&#160;</a></span>__CRC_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CRC_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade11ef6b09339931584e89342e9a83bb" name="gade11ef6b09339931584e89342e9a83bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade11ef6b09339931584e89342e9a83bb">&#9670;&#160;</a></span>__CRC_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __CRC_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga94f45f591e5e217833c6ab36a958543b">RCC_AHB1RSTR_CRCRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd35ed9c991f90a67e79392509688c32" name="gafd35ed9c991f90a67e79392509688c32"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd35ed9c991f90a67e79392509688c32">&#9670;&#160;</a></span>__DMA1_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA1_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4c46f3ca0f41eccb579a8695965e2ed3" name="ga4c46f3ca0f41eccb579a8695965e2ed3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4c46f3ca0f41eccb579a8695965e2ed3">&#9670;&#160;</a></span>__DMA1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae07b00778a51a4e52b911aeccb897aba">RCC_AHB1ENR_DMA1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2c3c514f62e1bdba0a39a4f45af547a" name="gad2c3c514f62e1bdba0a39a4f45af547a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2c3c514f62e1bdba0a39a4f45af547a">&#9670;&#160;</a></span>__DMA1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad959b0a4eb5b87d460791a6de8a78513" name="gad959b0a4eb5b87d460791a6de8a78513"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad959b0a4eb5b87d460791a6de8a78513">&#9670;&#160;</a></span>__DMA1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7d6c8ae1441d545d18c54b30c6a0da77">RCC_AHB1LPENR_DMA1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2ba211f55b3d1f98c3f2d1e2d505089d" name="ga2ba211f55b3d1f98c3f2d1e2d505089d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2ba211f55b3d1f98c3f2d1e2d505089d">&#9670;&#160;</a></span>__DMA1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf00cb8e328b057553e7679cd5aaaf128" name="gaf00cb8e328b057553e7679cd5aaaf128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf00cb8e328b057553e7679cd5aaaf128">&#9670;&#160;</a></span>__DMA1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4d1655ddfb777fce28b1d6b9a9c2d0e0">RCC_AHB1RSTR_DMA1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6a96a97e531cfa59beb60e5dfbee6cf5" name="ga6a96a97e531cfa59beb60e5dfbee6cf5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6a96a97e531cfa59beb60e5dfbee6cf5">&#9670;&#160;</a></span>__DMA2_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA2_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddae614e8937d27ae8a41e3f10854189" name="gaddae614e8937d27ae8a41e3f10854189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddae614e8937d27ae8a41e3f10854189">&#9670;&#160;</a></span>__DMA2_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga664a5d572a39a0c084e4ee7c1cf7df0d">RCC_AHB1ENR_DMA2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5d4ff6ec2c3b08843399671a47f7f174" name="ga5d4ff6ec2c3b08843399671a47f7f174"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5d4ff6ec2c3b08843399671a47f7f174">&#9670;&#160;</a></span>__DMA2_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8b28751d68bc4ac8c19ff7adb045c5cf" name="ga8b28751d68bc4ac8c19ff7adb045c5cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b28751d68bc4ac8c19ff7adb045c5cf">&#9670;&#160;</a></span>__DMA2_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9e2d376f6c7db4266a5b039a3aa6c207">RCC_AHB1LPENR_DMA2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab48a890bba9c8b89754529f3d0962db3" name="gab48a890bba9c8b89754529f3d0962db3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab48a890bba9c8b89754529f3d0962db3">&#9670;&#160;</a></span>__DMA2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga37d149aee057faa095c2861551cd830b" name="ga37d149aee057faa095c2861551cd830b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga37d149aee057faa095c2861551cd830b">&#9670;&#160;</a></span>__DMA2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __DMA2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga827aea44c35a0c3eb815a5d7d8546c7b">RCC_AHB1RSTR_DMA2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae8b30c33c17f97ed9e2cd3af0afe3f05" name="gae8b30c33c17f97ed9e2cd3af0afe3f05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae8b30c33c17f97ed9e2cd3af0afe3f05">&#9670;&#160;</a></span>__FLITF_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __FLITF_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1782b13d16e9b6847b777600c1c77c0a" name="ga1782b13d16e9b6847b777600c1c77c0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1782b13d16e9b6847b777600c1c77c0a">&#9670;&#160;</a></span>__FLITF_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __FLITF_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga378f6e2ad9fef59f28db829d2074e796">RCC_AHB1LPENR_FLITFLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga55611ad5b74fd66d559094b381d7e775" name="ga55611ad5b74fd66d559094b381d7e775"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55611ad5b74fd66d559094b381d7e775">&#9670;&#160;</a></span>__GPIOA_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOA_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2040fdf331db98e0fd887b244b7ff172" name="ga2040fdf331db98e0fd887b244b7ff172"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2040fdf331db98e0fd887b244b7ff172">&#9670;&#160;</a></span>__GPIOA_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOA_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6ff46fb3b30fc6792e4fd18fcb0941b5">RCC_AHB1ENR_GPIOAEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the AHB1 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. <br  />
 </dd></dl>

</div>
</div>
<a id="gaeea189ec5f1a9f0979625df1e49bda6c" name="gaeea189ec5f1a9f0979625df1e49bda6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaeea189ec5f1a9f0979625df1e49bda6c">&#9670;&#160;</a></span>__GPIOA_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOA_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa7226f2a8e6177a8460c6cff095b47cc" name="gaa7226f2a8e6177a8460c6cff095b47cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa7226f2a8e6177a8460c6cff095b47cc">&#9670;&#160;</a></span>__GPIOA_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOA_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf1076b0644c026ab480efdb6aa8c74fb">RCC_AHB1LPENR_GPIOALPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the AHB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gac53ac2da99c9699e97fca645af412d42" name="gac53ac2da99c9699e97fca645af412d42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac53ac2da99c9699e97fca645af412d42">&#9670;&#160;</a></span>__GPIOA_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOA_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b4dff3e72feea14def8e01978b2876e" name="ga0b4dff3e72feea14def8e01978b2876e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b4dff3e72feea14def8e01978b2876e">&#9670;&#160;</a></span>__GPIOA_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOA_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6c171937e46c2b9a58f16ee82010509e">RCC_AHB1RSTR_GPIOARST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5c708bc4e94a521cb6ea2f67d44e0aed" name="ga5c708bc4e94a521cb6ea2f67d44e0aed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5c708bc4e94a521cb6ea2f67d44e0aed">&#9670;&#160;</a></span>__GPIOB_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOB_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacc636ff03a42ab4be78b6029ae80271d" name="gacc636ff03a42ab4be78b6029ae80271d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacc636ff03a42ab4be78b6029ae80271d">&#9670;&#160;</a></span>__GPIOB_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOB_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad7f408f92e7fd49b0957b8cb4ff31ca5">RCC_AHB1ENR_GPIOBEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga18823dc3f6df380f212fc23918ab0240" name="ga18823dc3f6df380f212fc23918ab0240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18823dc3f6df380f212fc23918ab0240">&#9670;&#160;</a></span>__GPIOB_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOB_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaddac75812cf5ea634dd2de0cc80ad34b" name="gaddac75812cf5ea634dd2de0cc80ad34b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaddac75812cf5ea634dd2de0cc80ad34b">&#9670;&#160;</a></span>__GPIOB_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOB_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga55f6ff35a37c4b9106c9e8aa18ab4545">RCC_AHB1LPENR_GPIOBLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb2f08e019eafe4872660ec908836f49" name="gadb2f08e019eafe4872660ec908836f49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb2f08e019eafe4872660ec908836f49">&#9670;&#160;</a></span>__GPIOB_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOB_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga29fe5bce7dfa48a680176fccaa2f4194" name="ga29fe5bce7dfa48a680176fccaa2f4194"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga29fe5bce7dfa48a680176fccaa2f4194">&#9670;&#160;</a></span>__GPIOB_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOB_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8e60d32cb67768339fc47a2ba11b7a97">RCC_AHB1RSTR_GPIOBRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf1b0292ea15890abc49b49e32ce32e00" name="gaf1b0292ea15890abc49b49e32ce32e00"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1b0292ea15890abc49b49e32ce32e00">&#9670;&#160;</a></span>__GPIOC_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOC_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad3fba7fc35bc89927c666427b251988d" name="gad3fba7fc35bc89927c666427b251988d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad3fba7fc35bc89927c666427b251988d">&#9670;&#160;</a></span>__GPIOC_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOC_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8a8b42e33aef2a7bc2d41ad9d231733">RCC_AHB1ENR_GPIOCEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed7435b49fb5c0ddb588789c054162ef" name="gaed7435b49fb5c0ddb588789c054162ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed7435b49fb5c0ddb588789c054162ef">&#9670;&#160;</a></span>__GPIOC_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOC_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa62c22199cb0521b7d7f961d28fe6f04" name="gaa62c22199cb0521b7d7f961d28fe6f04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa62c22199cb0521b7d7f961d28fe6f04">&#9670;&#160;</a></span>__GPIOC_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOC_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac86ad592684edae0ba2cafd22a4f04d1">RCC_AHB1LPENR_GPIOCLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6dfaacc1b9a54296ba1756085179acde" name="ga6dfaacc1b9a54296ba1756085179acde"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6dfaacc1b9a54296ba1756085179acde">&#9670;&#160;</a></span>__GPIOC_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOC_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5ad48b930be88563b75de1674d252128" name="ga5ad48b930be88563b75de1674d252128"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5ad48b930be88563b75de1674d252128">&#9670;&#160;</a></span>__GPIOC_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOC_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8d02a09e1dafda744c7b27dca99fa3ef">RCC_AHB1RSTR_GPIOCRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab36f7db61c220e2fc903575168703fc8" name="gab36f7db61c220e2fc903575168703fc8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab36f7db61c220e2fc903575168703fc8">&#9670;&#160;</a></span>__GPIOD_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOD_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23fc5a09e6132a7dd82150d3c518d371" name="ga23fc5a09e6132a7dd82150d3c518d371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23fc5a09e6132a7dd82150d3c518d371">&#9670;&#160;</a></span>__GPIOD_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOD_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaebd8146e91c76f14af8dfe78a1c2d916">RCC_AHB1ENR_GPIODEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac71706b87112aa43c0364e15a9f5e202" name="gac71706b87112aa43c0364e15a9f5e202"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac71706b87112aa43c0364e15a9f5e202">&#9670;&#160;</a></span>__GPIOD_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOD_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad6a88fbdf3d630c0d56a25c539866867" name="gad6a88fbdf3d630c0d56a25c539866867"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad6a88fbdf3d630c0d56a25c539866867">&#9670;&#160;</a></span>__GPIOD_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOD_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga89002894839d323b05c4b3f674b54470">RCC_AHB1LPENR_GPIODLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9891dc6475f68029cefc5421dd0bd28d" name="ga9891dc6475f68029cefc5421dd0bd28d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9891dc6475f68029cefc5421dd0bd28d">&#9670;&#160;</a></span>__GPIOD_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOD_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5f5e0bc82fe9dd4dfe9f639c18265ffb" name="ga5f5e0bc82fe9dd4dfe9f639c18265ffb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5f5e0bc82fe9dd4dfe9f639c18265ffb">&#9670;&#160;</a></span>__GPIOD_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOD_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad16f3ce75bba03d8de4f5bc89c561337">RCC_AHB1RSTR_GPIODRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga901cc22049696eaf95c703dc8db1b49c" name="ga901cc22049696eaf95c703dc8db1b49c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga901cc22049696eaf95c703dc8db1b49c">&#9670;&#160;</a></span>__GPIOE_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOE_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga021e9d913be2978b10bd6087ae71db93" name="ga021e9d913be2978b10bd6087ae71db93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga021e9d913be2978b10bd6087ae71db93">&#9670;&#160;</a></span>__GPIOE_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOE_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga67a9094e0e464eaa8e25f854f90abfc6">RCC_AHB1ENR_GPIOEEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a424e44132bdbcc1b730a7d18743d21" name="ga0a424e44132bdbcc1b730a7d18743d21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a424e44132bdbcc1b730a7d18743d21">&#9670;&#160;</a></span>__GPIOE_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOE_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7066fe84b8654671253a4708f202eb08" name="ga7066fe84b8654671253a4708f202eb08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7066fe84b8654671253a4708f202eb08">&#9670;&#160;</a></span>__GPIOE_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOE_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2980a6e02550369d05e121ff6f16505c">RCC_AHB1LPENR_GPIOELPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga92e86ad28a3e2c91fee6696f27a4c142" name="ga92e86ad28a3e2c91fee6696f27a4c142"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga92e86ad28a3e2c91fee6696f27a4c142">&#9670;&#160;</a></span>__GPIOE_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOE_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc43b58cab01222ec85b31ce86016e0b" name="gabc43b58cab01222ec85b31ce86016e0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc43b58cab01222ec85b31ce86016e0b">&#9670;&#160;</a></span>__GPIOE_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOE_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad9baeb0fd247300501274a9259a4b184">RCC_AHB1RSTR_GPIOERST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga05ddda526ef380c5cba3ad3e9de1e07e" name="ga05ddda526ef380c5cba3ad3e9de1e07e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga05ddda526ef380c5cba3ad3e9de1e07e">&#9670;&#160;</a></span>__GPIOF_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOF_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOFRST))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafd5ceab6f78fb535adb1ab08eb6b13ef" name="gafd5ceab6f78fb535adb1ab08eb6b13ef"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafd5ceab6f78fb535adb1ab08eb6b13ef">&#9670;&#160;</a></span>__GPIOG_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOG_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOGRST))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7c800e30edc73abbedd96880e4336d9c" name="ga7c800e30edc73abbedd96880e4336d9c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c800e30edc73abbedd96880e4336d9c">&#9670;&#160;</a></span>__GPIOH_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOH_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf6266ff53538648d34198b0513f6dc7" name="gabf6266ff53538648d34198b0513f6dc7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf6266ff53538648d34198b0513f6dc7">&#9670;&#160;</a></span>__GPIOH_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOH_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadb16afc550121895822ebb22108196b6">RCC_AHB1ENR_GPIOHEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa73a317183b0a920c843b61b5be79e9b" name="gaa73a317183b0a920c843b61b5be79e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa73a317183b0a920c843b61b5be79e9b">&#9670;&#160;</a></span>__GPIOH_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOH_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga16afe20eafd431e50cab3f234792af21" name="ga16afe20eafd431e50cab3f234792af21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga16afe20eafd431e50cab3f234792af21">&#9670;&#160;</a></span>__GPIOH_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOH_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga197be77b89e9eae127a536bd2601ded9">RCC_AHB1LPENR_GPIOHLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb8cb1d391e800bdcb08847549593345" name="gadb8cb1d391e800bdcb08847549593345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb8cb1d391e800bdcb08847549593345">&#9670;&#160;</a></span>__GPIOH_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOH_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9798278634f760d2710f77de921f2189" name="ga9798278634f760d2710f77de921f2189"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9798278634f760d2710f77de921f2189">&#9670;&#160;</a></span>__GPIOH_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOH_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga587e3e32701cbd127d2afb19b9bff5fd">RCC_AHB1RSTR_GPIOHRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7db372ca67f6947a3fe6a021b2f9eab9" name="ga7db372ca67f6947a3fe6a021b2f9eab9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7db372ca67f6947a3fe6a021b2f9eab9">&#9670;&#160;</a></span>__GPIOI_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __GPIOI_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1RSTR &amp;= ~(RCC_AHB1RSTR_GPIOIRST))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bf7da608ff985873ca8e248fb1dc4f0" name="ga3bf7da608ff985873ca8e248fb1dc4f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bf7da608ff985873ca8e248fb1dc4f0">&#9670;&#160;</a></span>__HAL_RCC_BACKUPRESET_FORCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_BACKUPRESET_FORCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to force or release the Backup domain reset. </p>
<dl class="section note"><dt>Note</dt><dd>This function resets the RTC peripheral (including the backup registers) and the RTC clock source selection in RCC_CSR register. </dd>
<dd>
The BKPSRAM is not affected by this reset. <br  />
 </dd></dl>

</div>
</div>
<a id="ga14f32622c65f4ae239ba8cb00d510321" name="ga14f32622c65f4ae239ba8cb00d510321"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga14f32622c65f4ae239ba8cb00d510321">&#9670;&#160;</a></span>__HAL_RCC_BACKUPRESET_RELEASE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_BACKUPRESET_RELEASE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga892fdf297b85b85cbaf0723649b31818">BDCR_BDRST_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d8ab157f58045b8daf8136bee54f139" name="ga9d8ab157f58045b8daf8136bee54f139"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d8ab157f58045b8daf8136bee54f139">&#9670;&#160;</a></span>__HAL_RCC_CLEAR_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CLEAR_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaab58c3f3f81bf1ab9a14cf3fececd8c4">CIR_BYTE2_ADDRESS</a> = (__INTERRUPT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clear the RCC's interrupt pending bits (Perform Byte access to RCC_CIR[23:16] bits to clear the selected interrupt pending bits. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__INTERRUPT__</td><td>specifies the interrupt pending bit to clear. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt. </li>
<li>RCC_IT_LSERDY: LSE ready interrupt. </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt. </li>
<li>RCC_IT_HSERDY: HSE ready interrupt. </li>
<li>RCC_IT_PLLRDY: Main PLL ready interrupt. </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. <br  />
 </li>
<li>RCC_IT_CSS: Clock Security System interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaf28c11b36035ef1e27883ff7ee2c46b0" name="gaf28c11b36035ef1e27883ff7ee2c46b0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf28c11b36035ef1e27883ff7ee2c46b0">&#9670;&#160;</a></span>__HAL_RCC_CLEAR_RESET_FLAGS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_CLEAR_RESET_FLAGS</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR |= <a class="el" href="group___peripheral___registers___bits___definition.html#gafc26c5996b14005a70afbeaa29aae716">RCC_CSR_RMVF</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Set RMVF bit to clear the reset flags: RCC_FLAG_PINRST, RCC_FLAG_PORRST, RCC_FLAG_SFTRST, RCC_FLAG_IWDGRST, RCC_FLAG_WWDGRST and RCC_FLAG_LPWRRST. </p>

</div>
</div>
<a id="gafc4df8cd4df0a529d11f18bf1f7e9f50" name="gafc4df8cd4df0a529d11f18bf1f7e9f50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc4df8cd4df0a529d11f18bf1f7e9f50">&#9670;&#160;</a></span>__HAL_RCC_DISABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_DISABLE_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> &amp;= ~(__INTERRUPT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Disable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to disable the selected interrupts). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__INTERRUPT__</td><td>specifies the RCC interrupt sources to be disabled. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt. </li>
<li>RCC_IT_LSERDY: LSE ready interrupt. </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt. </li>
<li>RCC_IT_HSERDY: HSE ready interrupt. </li>
<li>RCC_IT_PLLRDY: Main PLL ready interrupt. </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga180fb20a37b31a6e4f7e59213a6c0405" name="ga180fb20a37b31a6e4f7e59213a6c0405"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga180fb20a37b31a6e4f7e59213a6c0405">&#9670;&#160;</a></span>__HAL_RCC_ENABLE_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_ENABLE_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga159aa247b8dc96a030bcb9b43ece4256">CIR_BYTE1_ADDRESS</a> |= (__INTERRUPT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable RCC interrupt (Perform Byte access to RCC_CIR[14:8] bits to enable the selected interrupts). </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__INTERRUPT__</td><td>specifies the RCC interrupt sources to be enabled. This parameter can be any combination of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt. </li>
<li>RCC_IT_LSERDY: LSE ready interrupt. </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt. </li>
<li>RCC_IT_HSERDY: HSE ready interrupt. </li>
<li>RCC_IT_PLLRDY: Main PLL ready interrupt. </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gae2d7d461630562bf2a2ddb31b1f96449" name="gae2d7d461630562bf2a2ddb31b1f96449"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2d7d461630562bf2a2ddb31b1f96449">&#9670;&#160;</a></span>__HAL_RCC_GET_FLAG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_FLAG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__FLAG__</td><td>)</td>
          <td>&#160;&#160;&#160;(((((((__FLAG__) &gt;&gt; 5) == 1)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR :((((__FLAG__) &gt;&gt; 5) == 2) ? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR :((((__FLAG__) &gt;&gt; 5) == 3)? <a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CSR :<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR))) &amp; ((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)1 &lt;&lt; ((__FLAG__) &amp; <a class="el" href="group___r_c_c.html#ga80017c6bf8a5c6f53a1a21bb8db93a82">RCC_FLAG_MASK</a>)))!= 0)? 1 : 0)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga134af980b892f362c05ae21922cd828d" name="ga134af980b892f362c05ae21922cd828d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga134af980b892f362c05ae21922cd828d">&#9670;&#160;</a></span>__HAL_RCC_GET_IT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_IT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__INTERRUPT__</td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CIR &amp; (__INTERRUPT__)) == (__INTERRUPT__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check the RCC's interrupt has occurred or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__INTERRUPT__</td><td>specifies the RCC interrupt source to check. This parameter can be one of the following values: <ul>
<li>RCC_IT_LSIRDY: LSI ready interrupt. </li>
<li>RCC_IT_LSERDY: LSE ready interrupt. </li>
<li>RCC_IT_HSIRDY: HSI ready interrupt. </li>
<li>RCC_IT_HSERDY: HSE ready interrupt. </li>
<li>RCC_IT_PLLRDY: Main PLL ready interrupt. </li>
<li>RCC_IT_PLLI2SRDY: PLLI2S ready interrupt. </li>
<li>RCC_IT_CSS: Clock Security System interrupt </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of <b>INTERRUPT</b> (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga3ea1390f8124e2b3b8d53e95541d6e53" name="ga3ea1390f8124e2b3b8d53e95541d6e53"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3ea1390f8124e2b3b8d53e95541d6e53">&#9670;&#160;</a></span>__HAL_RCC_GET_PLL_OSCSOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_PLL_OSCSOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the oscillator used as PLL clock source. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>oscillator used as PLL clock source. The returned value can be one of the following:<ul>
<li>RCC_PLLSOURCE_HSI: HSI oscillator is used as PLL clock source.</li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator is used as PLL clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gac99c2453d9e77c8b457acc0210e754c2" name="gac99c2453d9e77c8b457acc0210e754c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac99c2453d9e77c8b457acc0210e754c2">&#9670;&#160;</a></span>__HAL_RCC_GET_SYSCLK_SOURCE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_GET_SYSCLK_SOURCE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga15bf2269500dc97e137315f44aa015c9">RCC_CFGR_SWS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to get the clock source used as system clock. </p>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>clock source used as system clock. The returned value can be one of the following:<ul>
<li>RCC_CFGR_SWS_HSI: HSI used as system clock.</li>
<li>RCC_CFGR_SWS_HSE: HSE used as system clock.</li>
<li>RCC_CFGR_SWS_PLL: PLL used as system clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gaa3d98648399f15d02645ef84f6ca8e4b" name="gaa3d98648399f15d02645ef84f6ca8e4b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa3d98648399f15d02645ef84f6ca8e4b">&#9670;&#160;</a></span>__HAL_RCC_HSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__STATE__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0193aa09fc91ebd9a119c8d98e6184a9">CR_BYTE2_ADDRESS</a> = (__STATE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the External High Speed oscillator (HSE). </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the HSE (RCC_HSE_ON or RCC_HSE_Bypass), the application software should wait on HSERDY flag to be set indicating that HSE clock is stable and can be used to clock the PLL and/or system clock. </dd>
<dd>
HSE state can not be changed if it is used directly or through the PLL as system clock. In this case, you have to select another source of the system clock then change the HSE state (ex. disable it). </dd>
<dd>
The HSE is stopped by hardware when entering STOP and STANDBY modes. <br  />
 </dd>
<dd>
This function reset the CSSON bit, so if the clock security system(CSS) was previously enabled you have to enable it again after calling this function. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STATE__</td><td>specifies the new state of the HSE. This parameter can be one of the following values: <ul>
<li>RCC_HSE_OFF: turn OFF the HSE oscillator, HSERDY flag goes low after 6 HSE oscillator clock cycles. </li>
<li>RCC_HSE_ON: turn ON the HSE oscillator. </li>
<li>RCC_HSE_BYPASS: HSE oscillator bypassed with external clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7bccced288554b8598110b465701fad0" name="ga7bccced288554b8598110b465701fad0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7bccced288554b8598110b465701fad0">&#9670;&#160;</a></span>__HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__HSICalibrationValue__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">        (<a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CR,\</div>
<div class="line">        <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>, (<a class="code hl_typedef" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>)(__HSICalibrationValue__) &lt;&lt; <a class="code hl_define" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a>)))</div>
<div class="ttc" id="agroup___exported__macro_html_ga47a8870d71d55cefb3df47cd8c815ec8"><div class="ttname"><a href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a></div><div class="ttdeci">#define POSITION_VAL(VAL)</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:195</div></div>
<div class="ttc" id="agroup___exported__macro_html_ga6553c99f510c3bab8cc0a91602053247"><div class="ttname"><a href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a></div><div class="ttdeci">#define MODIFY_REG(REG, CLEARMASK, SETMASK)</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:193</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga5cb4397b2095c31660a01b748386aa70"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga5cb4397b2095c31660a01b748386aa70">RCC_CR_HSITRIM</a></div><div class="ttdeci">#define RCC_CR_HSITRIM</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2155</div></div>
<div class="ttc" id="agroup___peripheral__declaration_html_ga74944438a086975793d26ae48d5882d4"><div class="ttname"><a href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a></div><div class="ttdeci">#define RCC</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:814</div></div>
<div class="ttc" id="ashared_8h_html_a435d1572bf3f880d55459d9805097f62"><div class="ttname"><a href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a></div><div class="ttdeci">unsigned int uint32_t</div><div class="ttdef"><b>Definition</b> shared.h:59</div></div>
</div><!-- fragment -->
<p>Macro to adjust the Internal High Speed oscillator (HSI) calibration value. </p>
<dl class="section note"><dt>Note</dt><dd>The calibration is used to compensate for the variations in voltage and temperature that influence the frequency of the internal HSI RC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__HSICalibrationValue__</td><td>specifies the calibration trimming value. This parameter must be a number between 0 and 0x1F. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0c0dc8bc0ef58703782f45b4e487c031" name="ga0c0dc8bc0ef58703782f45b4e487c031"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c0dc8bc0ef58703782f45b4e487c031">&#9670;&#160;</a></span>__HAL_RCC_HSI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaab944f562b53fc74bcc0e4958388fd42" name="gaab944f562b53fc74bcc0e4958388fd42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab944f562b53fc74bcc0e4958388fd42">&#9670;&#160;</a></span>__HAL_RCC_HSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_HSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gac3290a833c0e35ec17d32c2d494e6133">CR_HSION_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal High Speed oscillator (HSI). </p>
<dl class="section note"><dt>Note</dt><dd>The HSI is stopped by hardware when entering STOP and STANDBY modes. It is used (enabled by hardware) as system clock source after startup from Reset, wakeup from STOP and STANDBY mode, or in case of failure of the HSE used directly or indirectly as system clock (if the Clock Security System CSS is enabled). <br  />
 </dd>
<dd>
HSI can not be stopped if it is used as system clock source. In this case, you have to select another source of the system clock then stop the HSI. <br  />
 </dd>
<dd>
After enabling the HSI, the application software should wait on HSIRDY flag to be set indicating that HSI clock is stable and can be used as system clock source. <br  />
 This parameter can be: ENABLE or DISABLE. </dd>
<dd>
When the HSI is stopped, HSIRDY flag goes low after 6 HSI oscillator clock cycles. <br  />
 </dd></dl>

</div>
</div>
<a id="ga8b7e67b887e421a22722e527e734890f" name="ga8b7e67b887e421a22722e527e734890f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8b7e67b887e421a22722e527e734890f">&#9670;&#160;</a></span>__HAL_RCC_I2SCLK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_I2SCLK</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__SOURCE__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga9076f5ddbb262fd45584702f5d280c9e">CFGR_I2SSRC_BB</a> = (__SOURCE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the I2S clock source (I2SCLK). </p>
<dl class="section note"><dt>Note</dt><dd>This function must be called before enabling the I2S APB clock. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__SOURCE__</td><td>specifies the I2S clock source. This parameter can be one of the following values: <ul>
<li>RCC_I2SCLKSOURCE_PLLI2S: PLLI2S clock used as I2S clock source. </li>
<li>RCC_I2SCLKSOURCE_EXT: External clock mapped on the I2S_CKIN pin used as I2S clock source. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga6b2b48f429e347c1c9c469122c64798b" name="ga6b2b48f429e347c1c9c469122c64798b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b2b48f429e347c1c9c469122c64798b">&#9670;&#160;</a></span>__HAL_RCC_LSE_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSE_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__STATE__</td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> uint8_t *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga991be15dda03061a29712e8206a32510">BDCR_BYTE0_ADDRESS</a> = (__STATE__))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the External Low Speed oscillator (LSE). </p>
<dl class="section note"><dt>Note</dt><dd>As the LSE is in the Backup domain and write access is denied to this domain after reset, you have to enable write access using <a class="el" href="group___p_w_r.html#ga3d07cef39bf294db4aed7e06e5dbf9af">HAL_PWR_EnableBkUpAccess()</a> function before to configure the LSE (to be done once after reset). <br  />
 </dd>
<dd>
After enabling the LSE (RCC_LSE_ON or RCC_LSE_BYPASS), the application software should wait on LSERDY flag to be set indicating that LSE clock is stable and can be used to clock the RTC. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__STATE__</td><td>specifies the new state of the LSE. This parameter can be one of the following values: <ul>
<li>RCC_LSE_OFF: turn OFF the LSE oscillator, LSERDY flag goes low after 6 LSE oscillator clock cycles. </li>
<li>RCC_LSE_ON: turn ON the LSE oscillator. </li>
<li>RCC_LSE_BYPASS: LSE oscillator bypassed with external clock. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga4f96095bb4acda60b7f66d5d927da181" name="ga4f96095bb4acda60b7f66d5d927da181"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4f96095bb4acda60b7f66d5d927da181">&#9670;&#160;</a></span>__HAL_RCC_LSI_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSI_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga560de8b8991db4a296de878a7a8aa58b" name="ga560de8b8991db4a296de878a7a8aa58b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga560de8b8991db4a296de878a7a8aa58b">&#9670;&#160;</a></span>__HAL_RCC_LSI_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_LSI_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaa253e36e7e5fb02998c0e4d0388abc52">CSR_LSION_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the Internal Low Speed oscillator (LSI). </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the LSI, the application software should wait on LSIRDY flag to be set indicating that LSI clock is stable and can be used to clock the IWDG and/or the RTC. </dd>
<dd>
LSI can not be disabled if the IWDG is running. </dd>
<dd>
When the LSI is stopped, LSIRDY flag goes low after 6 LSI oscillator clock cycles. </dd></dl>

</div>
</div>
<a id="ga56d9ad48b28e7aa4ad3aadca5b4fd431" name="ga56d9ad48b28e7aa4ad3aadca5b4fd431"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56d9ad48b28e7aa4ad3aadca5b4fd431">&#9670;&#160;</a></span>__HAL_RCC_PLL_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RCC_PLLSource__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLM__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLP__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLQ__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                            (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR = (0x20000000 | (__PLLM__) | ((__PLLN__) &lt;&lt; <a class="code hl_define" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a>)) | \</div>
<div class="line">                            ((((__PLLP__) &gt;&gt; 1) -1) &lt;&lt; <a class="code hl_define" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a>)) | (__RCC_PLLSource__) | \</div>
<div class="line">                            ((__PLLQ__) &lt;&lt; <a class="code hl_define" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a>))))</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga2561745be271ee828e26de601f72162d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga2561745be271ee828e26de601f72162d">RCC_PLLCFGR_PLLP</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLP</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2201</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga4b571901d7cdc93ca1ecc1531f26ba6a"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga4b571901d7cdc93ca1ecc1531f26ba6a">RCC_PLLCFGR_PLLN</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLN</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2190</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga546495f69f570cb4b81d4a59054c7ed1"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga546495f69f570cb4b81d4a59054c7ed1">RCC_PLLCFGR_PLLQ</a></div><div class="ttdeci">#define RCC_PLLCFGR_PLLQ</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2209</div></div>
</div><!-- fragment -->
<p>Macro to configure the main PLL clock source, multiplication and division factors. </p>
<dl class="section note"><dt>Note</dt><dd>This function must be used only when the main PLL is disabled. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RCC_PLLSource__</td><td>specifies the PLL entry clock source. This parameter can be one of the following values: <ul>
<li>RCC_PLLSOURCE_HSI: HSI oscillator clock selected as PLL clock entry </li>
<li>RCC_PLLSOURCE_HSE: HSE oscillator clock selected as PLL clock entry </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>This clock source (RCC_PLLSource) is common for the main PLL and PLLI2S. <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLM__</td><td>specifies the division factor for PLL VCO input clock This parameter must be a number between Min_Data = 2 and Max_Data = 63. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLM parameter correctly to ensure that the VCO input frequency ranges from 1 to 2 MHz. It is recommended to select a frequency of 2 MHz to limit PLL jitter. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLN__</td><td>specifies the multiplication factor for PLL VCO output clock This parameter must be a number between Min_Data = 192 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLN parameter correctly to ensure that the VCO output frequency is between 192 and 432 MHz. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLP__</td><td>specifies the division factor for main system clock (SYSCLK) This parameter must be a number in the range {2, 4, 6, or 8}. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLP parameter correctly to not exceed 168 MHz on the System clock frequency. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLQ__</td><td>specifies the division factor for OTG FS, SDIO and RNG clocks This parameter must be a number between Min_Data = 2 and Max_Data = 15. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the USB OTG FS is used in your application, you have to set the PLLQ parameter correctly to have 48 MHz clock for the USB. However, the SDIO and RNG need a frequency lower than or equal to 48 MHz to work correctly. </dd></dl>

</div>
</div>
<a id="ga718a6afcb1492cc2796be78445a7d5ab" name="ga718a6afcb1492cc2796be78445a7d5ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga718a6afcb1492cc2796be78445a7d5ab">&#9670;&#160;</a></span>__HAL_RCC_PLL_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaaf196a2df41b0bcbc32745c2b218e696" name="gaaf196a2df41b0bcbc32745c2b218e696"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaaf196a2df41b0bcbc32745c2b218e696">&#9670;&#160;</a></span>__HAL_RCC_PLL_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLL_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga3f1fb2589cb8b5ac2f7121aba1135a5f">CR_PLLON_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the main PLL. </p>
<dl class="section note"><dt>Note</dt><dd>After enabling the main PLL, the application software should wait on PLLRDY flag to be set indicating that PLL clock is stable and can be used as system clock source. </dd>
<dd>
The main PLL can not be disabled if it is used as system clock source </dd>
<dd>
The main PLL is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="ga5a2fa2687b621f6eda72457d09715298" name="ga5a2fa2687b621f6eda72457d09715298"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5a2fa2687b621f6eda72457d09715298">&#9670;&#160;</a></span>__HAL_RCC_PLLI2S_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SN__, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__PLLI2SR__&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLI2SCFGR = ((__PLLI2SN__) &lt;&lt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga68db5b1d90f9b62359888ed1175a0cef">RCC_PLLI2SCFGR_PLLI2SN</a>)) | ((__PLLI2SR__) &lt;&lt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0c599fc84dcde859974ed5b334e90f50">RCC_PLLI2SCFGR_PLLI2SR</a>)))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to configure the PLLI2S clock multiplication and division factors . </p>
<dl class="section note"><dt>Note</dt><dd>This macro must be used only when the PLLI2S is disabled. </dd>
<dd>
PLLI2S clock source is common with the main PLL (configured in <a class="el" href="group___r_c_c.html#gad0a4b5c7459219fafc15f3f867563ef3">HAL_RCC_ClockConfig()</a> API). <br  />
 </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLI2SN__</td><td>specifies the multiplication factor for PLLI2S VCO output clock This parameter must be a number between Min_Data = 192 and Max_Data = 432. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SN parameter correctly to ensure that the VCO output frequency is between Min_Data = 192 and Max_Data = 432 MHz. </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__PLLI2SR__</td><td>specifies the division factor for I2S clock This parameter must be a number between Min_Data = 2 and Max_Data = 7. </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>You have to set the PLLI2SR parameter correctly to not exceed 192 MHz on the I2S clock frequency. </dd></dl>

</div>
</div>
<a id="ga44da2cd20aaa56a79141f6142dfb6942" name="ga44da2cd20aaa56a79141f6142dfb6942"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga44da2cd20aaa56a79141f6142dfb6942">&#9670;&#160;</a></span>__HAL_RCC_PLLI2S_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga397893a952906f8caa8579a56c3a17a6" name="ga397893a952906f8caa8579a56c3a17a6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga397893a952906f8caa8579a56c3a17a6">&#9670;&#160;</a></span>__HAL_RCC_PLLI2S_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_PLLI2S_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#ga0c0fb27aba4eb660f7590252596bdfc5">CR_PLLI2SON_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the PLLI2S. </p>
<dl class="section note"><dt>Note</dt><dd>The PLLI2S is disabled by hardware when entering STOP and STANDBY modes. </dd></dl>

</div>
</div>
<a id="ga7e10e306e7d9f3cd59d30dcb2c9cf61d" name="ga7e10e306e7d9f3cd59d30dcb2c9cf61d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">&#9670;&#160;</a></span>__HAL_RCC_RTC_CLKPRESCALER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_CLKPRESCALER</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RTCCLKSource__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                 (((__RTCCLKSource__) &amp; <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>) == <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a>) ?    \</div>
<div class="line">                                                 <a class="code hl_define" href="group___exported__macro.html#ga6553c99f510c3bab8cc0a91602053247">MODIFY_REG</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>, ((__RTCCLKSource__) &amp; 0xFFFFCFF)) : <a class="code hl_define" href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a>(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;CFGR, <a class="code hl_define" href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a>)</div>
<div class="ttc" id="agroup___exported__macro_html_ga133aae6fc0d41bffab39ab223a7001de"><div class="ttname"><a href="group___exported__macro.html#ga133aae6fc0d41bffab39ab223a7001de">CLEAR_BIT</a></div><div class="ttdeci">#define CLEAR_BIT(REG, BIT)</div><div class="ttdef"><b>Definition</b> stm32f4xx.h:183</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gabe30dbd38f6456990ee641648bc05d40"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gabe30dbd38f6456990ee641648bc05d40">RCC_BDCR_RTCSEL</a></div><div class="ttdeci">#define RCC_BDCR_RTCSEL</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2474</div></div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_gad7c067c52ecd135252c691aad32c0b83"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#gad7c067c52ecd135252c691aad32c0b83">RCC_CFGR_RTCPRE</a></div><div class="ttdeci">#define RCC_CFGR_RTCPRE</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2276</div></div>
</div><!-- fragment -->
<p>Macros to configure the RTC clock (RTCCLK). </p>
<dl class="section note"><dt>Note</dt><dd>As the RTC clock configuration bits are in the Backup domain and write access is denied to this domain after reset, you have to enable write access using the Power Backup Access macro before to configure the RTC clock source (to be done once after reset). <br  />
 </dd>
<dd>
Once the RTC clock is configured it can't be changed unless the <br  />
 Backup domain is reset using __HAL_RCC_BackupReset_RELEASE() macro, or by a Power On Reset (POR). </dd></dl>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__RTCCLKSource__</td><td>specifies the RTC clock source. This parameter can be one of the following values: <ul>
<li>RCC_RTCCLKSOURCE_LSE: LSE selected as RTC clock. </li>
<li>RCC_RTCCLKSOURCE_LSI: LSI selected as RTC clock. </li>
<li>RCC_RTCCLKSOURCE_HSE_DIVx: HSE clock divided by x selected as RTC clock, where x:[2,31] </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>Note</dt><dd>If the LSE or LSI is used as RTC clock source, the RTC continues to work in STOP and STANDBY modes, and can be used as wakeup source. However, when the HSE clock is used as RTC clock source, the RTC cannot be used in STOP and STANDBY modes. <br  />
 </dd>
<dd>
The maximum input clock frequency for RTC is 1MHz (when using HSE as RTC clock source). </dd></dl>

</div>
</div>
<a id="ga2b1e5349631886f29040d7a31c002718" name="ga2b1e5349631886f29040d7a31c002718"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b1e5349631886f29040d7a31c002718">&#9670;&#160;</a></span>__HAL_RCC_RTC_CONFIG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_CONFIG</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">__RTCCLKSource__</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                                    <span class="keywordflow">do</span> { <a class="code hl_define" href="group___r_c_c.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a>(__RTCCLKSource__);    \</div>
<div class="line">                                                    <a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;BDCR |= ((__RTCCLKSource__) &amp; 0x00000FFF);  \</div>
<div class="line">                                                   } <span class="keywordflow">while</span> (0)</div>
<div class="ttc" id="agroup___r_c_c_html_ga7e10e306e7d9f3cd59d30dcb2c9cf61d"><div class="ttname"><a href="group___r_c_c.html#ga7e10e306e7d9f3cd59d30dcb2c9cf61d">__HAL_RCC_RTC_CLKPRESCALER</a></div><div class="ttdeci">#define __HAL_RCC_RTC_CLKPRESCALER(__RTCCLKSource__)</div><div class="ttdoc">Macros to configure the RTC clock (RTCCLK).</div><div class="ttdef"><b>Definition</b> stm32f4xx_hal_rcc.h:940</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="gaab5eeb81fc9f0c8d4450069f7a751855" name="gaab5eeb81fc9f0c8d4450069f7a751855"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab5eeb81fc9f0c8d4450069f7a751855">&#9670;&#160;</a></span>__HAL_RCC_RTC_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = <a class="el" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab7cc36427c31da645a0e38e181f8ce0f" name="gab7cc36427c31da645a0e38e181f8ce0f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab7cc36427c31da645a0e38e181f8ce0f">&#9670;&#160;</a></span>__HAL_RCC_RTC_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __HAL_RCC_RTC_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(*(<a class="el" href="core__cm0_8h.html#aec43007d9998a0a0e01faede4133d6be">__IO</a> <a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *) <a class="el" href="group___r_c_c___bit_address___alias_region.html#gaf70aaf70b0752ccb3a60307b2fb46038">BDCR_RTCEN_BB</a> = <a class="el" href="_n_h_d__0216_h_z_8h.html#a514ad415fb6125ba296793df7d1a468a">ENABLE</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macros to enable or disable the the RTC clock. </p>
<dl class="section note"><dt>Note</dt><dd>These macros must be used only after the RTC clock source was selected. </dd></dl>

</div>
</div>
<a id="ga17a7ad9dc047323f759d2f9d5240e9c4" name="ga17a7ad9dc047323f759d2f9d5240e9c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17a7ad9dc047323f759d2f9d5240e9c4">&#9670;&#160;</a></span>__I2C1_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C1_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga74632f4c0b984e497f4ab792acf25f88" name="ga74632f4c0b984e497f4ab792acf25f88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga74632f4c0b984e497f4ab792acf25f88">&#9670;&#160;</a></span>__I2C1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5ca3afe0c517702b2d1366b692c8db0e">RCC_APB1ENR_I2C1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaffef2534d1d74d7cf39c9466ebad7c33" name="gaffef2534d1d74d7cf39c9466ebad7c33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffef2534d1d74d7cf39c9466ebad7c33">&#9670;&#160;</a></span>__I2C1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e8c1f2f1710b3d9ac6c1ff47b8216f5" name="ga3e8c1f2f1710b3d9ac6c1ff47b8216f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e8c1f2f1710b3d9ac6c1ff47b8216f5">&#9670;&#160;</a></span>__I2C1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga33286469d0a9b9fedbc2b60aa6cd7da7">RCC_APB1LPENR_I2C1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0a00c647822c285737f3d532d73a3a8c" name="ga0a00c647822c285737f3d532d73a3a8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0a00c647822c285737f3d532d73a3a8c">&#9670;&#160;</a></span>__I2C1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2b01ba44daa66c18af195a9c3d6ba371" name="ga2b01ba44daa66c18af195a9c3d6ba371"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2b01ba44daa66c18af195a9c3d6ba371">&#9670;&#160;</a></span>__I2C1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gadcd25346a7d7b0009090adfbca899b93">RCC_APB1RSTR_I2C1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab61113a7a6ec00e33e673158edaf4a18" name="gab61113a7a6ec00e33e673158edaf4a18"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab61113a7a6ec00e33e673158edaf4a18">&#9670;&#160;</a></span>__I2C2_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C2_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2f226d206b5826e0b659789f50d134e2" name="ga2f226d206b5826e0b659789f50d134e2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2f226d206b5826e0b659789f50d134e2">&#9670;&#160;</a></span>__I2C2_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafd7d1c3c7dbe20aea87a694ae15840f6">RCC_APB1ENR_I2C2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf9fe7357c252303be97424e03775a16c" name="gaf9fe7357c252303be97424e03775a16c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf9fe7357c252303be97424e03775a16c">&#9670;&#160;</a></span>__I2C2_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadd03bd6614d2e69221c7fb6208f57959" name="gadd03bd6614d2e69221c7fb6208f57959"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadd03bd6614d2e69221c7fb6208f57959">&#9670;&#160;</a></span>__I2C2_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf6a53d37df11a56412ae06f73626f637">RCC_APB1LPENR_I2C2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga42f47a35a678fb4b04a0a13b8ea3d599" name="ga42f47a35a678fb4b04a0a13b8ea3d599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga42f47a35a678fb4b04a0a13b8ea3d599">&#9670;&#160;</a></span>__I2C2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga12942137b1164bf3f97533451df7d4ca" name="ga12942137b1164bf3f97533451df7d4ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga12942137b1164bf3f97533451df7d4ca">&#9670;&#160;</a></span>__I2C2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga412d59407e5dad43cf8ae1ea6f8bc5c3">RCC_APB1RSTR_I2C2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga98f5c0a060e94adc150bec9471bb3f06" name="ga98f5c0a060e94adc150bec9471bb3f06"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga98f5c0a060e94adc150bec9471bb3f06">&#9670;&#160;</a></span>__I2C3_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C3_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga157549d624748e618f08d3bbc354e627" name="ga157549d624748e618f08d3bbc354e627"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga157549d624748e618f08d3bbc354e627">&#9670;&#160;</a></span>__I2C3_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga96621806b8fb96891efa9364e370f3f7">RCC_APB1ENR_I2C3EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac1ecee01b504868a5cf77a534776ebd8" name="gac1ecee01b504868a5cf77a534776ebd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac1ecee01b504868a5cf77a534776ebd8">&#9670;&#160;</a></span>__I2C3_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad36192d065b8ee42ea1495bcfb13a18f" name="gad36192d065b8ee42ea1495bcfb13a18f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad36192d065b8ee42ea1495bcfb13a18f">&#9670;&#160;</a></span>__I2C3_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5abf01e4149d71e8427eefcd2e429fe9">RCC_APB1LPENR_I2C3LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49db97f3c20b64a261b87fbd398fbf5b" name="ga49db97f3c20b64a261b87fbd398fbf5b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49db97f3c20b64a261b87fbd398fbf5b">&#9670;&#160;</a></span>__I2C3_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C3_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga10b3459b2f828e7a2adcc7480376bb1d" name="ga10b3459b2f828e7a2adcc7480376bb1d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga10b3459b2f828e7a2adcc7480376bb1d">&#9670;&#160;</a></span>__I2C3_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __I2C3_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8dd6bd89cdf6b6b7affee5594bda87f">RCC_APB1RSTR_I2C3RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab375d6bc75c84eb01343bd489d64e23e" name="gab375d6bc75c84eb01343bd489d64e23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab375d6bc75c84eb01343bd489d64e23e">&#9670;&#160;</a></span>__OTGFS_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __OTGFS_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4dc17e29b5959769b8e6d17886a68d67" name="ga4dc17e29b5959769b8e6d17886a68d67"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4dc17e29b5959769b8e6d17886a68d67">&#9670;&#160;</a></span>__OTGFS_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __OTGFS_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac0fd858d073b14216ae0d716ba4f1dd3">RCC_AHB2LPENR_OTGFSLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the AHB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gab364df15f4207f8b2201b0756485b0b6" name="gab364df15f4207f8b2201b0756485b0b6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab364df15f4207f8b2201b0756485b0b6">&#9670;&#160;</a></span>__OTGFS_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __OTGFS_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa1cea73f19055bb5d316b46db95deda8" name="gaa1cea73f19055bb5d316b46db95deda8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa1cea73f19055bb5d316b46db95deda8">&#9670;&#160;</a></span>__OTGFS_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __OTGFS_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae1b8b894a2f1ea24b4799c7a30abbb5a">RCC_AHB2RSTR_OTGFSRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9314358bee2d449f2aafe9725bcf06df" name="ga9314358bee2d449f2aafe9725bcf06df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9314358bee2d449f2aafe9725bcf06df">&#9670;&#160;</a></span>__PWR_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PWR_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga714060f6efe9614a5222dc2d9a5dbc3b" name="ga714060f6efe9614a5222dc2d9a5dbc3b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga714060f6efe9614a5222dc2d9a5dbc3b">&#9670;&#160;</a></span>__PWR_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PWR_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5c19997ccd28464b80a7c3325da0ca60">RCC_APB1ENR_PWREN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabfa76560ea9d20285f94ca36111d5048" name="gabfa76560ea9d20285f94ca36111d5048"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabfa76560ea9d20285f94ca36111d5048">&#9670;&#160;</a></span>__PWR_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PWR_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga18304dbd75bc6ca98a3be9834ea3a193" name="ga18304dbd75bc6ca98a3be9834ea3a193"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga18304dbd75bc6ca98a3be9834ea3a193">&#9670;&#160;</a></span>__PWR_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PWR_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274fa282ad1ff40b747644bf9360feb4">RCC_APB1LPENR_PWRLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee2b3546a86cce1119cfb239f073b5df" name="gaee2b3546a86cce1119cfb239f073b5df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee2b3546a86cce1119cfb239f073b5df">&#9670;&#160;</a></span>__PWR_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PWR_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga90aca0e996a2a292addf21d7b8787ab5" name="ga90aca0e996a2a292addf21d7b8787ab5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga90aca0e996a2a292addf21d7b8787ab5">&#9670;&#160;</a></span>__PWR_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __PWR_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga274d8cb48f0e89831efabea66d64af2a">RCC_APB1RSTR_PWRRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaee325be46063d454148a63babc9f9cd4" name="gaee325be46063d454148a63babc9f9cd4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaee325be46063d454148a63babc9f9cd4">&#9670;&#160;</a></span>__RCC_PLLSRC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RCC_PLLSRC</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;((<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;PLLCFGR &amp; <a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>) &gt;&gt; <a class="el" href="group___exported__macro.html#ga47a8870d71d55cefb3df47cd8c815ec8">POSITION_VAL</a>(<a class="el" href="group___peripheral___registers___bits___definition.html#ga92cb53ea81d2c47537eb217cc6659a2e">RCC_PLLCFGR_PLLSRC</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacefaf7fd14f09692a0b06fb8fa413850" name="gacefaf7fd14f09692a0b06fb8fa413850"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacefaf7fd14f09692a0b06fb8fa413850">&#9670;&#160;</a></span>__RNG_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RNG_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~(RCC_AHB2ENR_RNGEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga31d8f80bbc17c04ea94b482ab7a918eb" name="ga31d8f80bbc17c04ea94b482ab7a918eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga31d8f80bbc17c04ea94b482ab7a918eb">&#9670;&#160;</a></span>__RNG_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RNG_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (RCC_AHB2ENR_RNGEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb97a270a28093bef336d154df7b5584" name="gadb97a270a28093bef336d154df7b5584"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb97a270a28093bef336d154df7b5584">&#9670;&#160;</a></span>__RNG_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RNG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR &amp;= ~(RCC_AHB2LPENR_RNGLPEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab9e3d522bcdab6795d398420fe10db58" name="gab9e3d522bcdab6795d398420fe10db58"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab9e3d522bcdab6795d398420fe10db58">&#9670;&#160;</a></span>__RNG_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RNG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2LPENR |= (RCC_AHB2LPENR_RNGLPEN))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga01490030465dd1bfdfaa67ad9ef68ff6" name="ga01490030465dd1bfdfaa67ad9ef68ff6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga01490030465dd1bfdfaa67ad9ef68ff6">&#9670;&#160;</a></span>__RNG_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RNG_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR |= (RCC_AHB2RSTR_RNGRST))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76ffe57bd40938dee45d008d28fd5d49" name="ga76ffe57bd40938dee45d008d28fd5d49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76ffe57bd40938dee45d008d28fd5d49">&#9670;&#160;</a></span>__RNG_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __RNG_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2RSTR &amp;= ~(RCC_AHB2RSTR_RNGRST))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabf2ea041d3587d4ac4d7945293c76313" name="gabf2ea041d3587d4ac4d7945293c76313"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabf2ea041d3587d4ac4d7945293c76313">&#9670;&#160;</a></span>__SDIO_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SDIO_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5be2534c083257e000470202ff3a4d2c" name="ga5be2534c083257e000470202ff3a4d2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5be2534c083257e000470202ff3a4d2c">&#9670;&#160;</a></span>__SDIO_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SDIO_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gabf714bbe5b378910693dbfe824b70de8">RCC_APB2ENR_SDIOEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab6fd793faa7cb2f28b96405a16b46833" name="gab6fd793faa7cb2f28b96405a16b46833"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab6fd793faa7cb2f28b96405a16b46833">&#9670;&#160;</a></span>__SDIO_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SDIO_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3e98834e7b122676fb29cf0f38bad56" name="gab3e98834e7b122676fb29cf0f38bad56"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3e98834e7b122676fb29cf0f38bad56">&#9670;&#160;</a></span>__SDIO_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SDIO_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a740fdf8313fbdd00dd97eb73afc4dc">RCC_APB2LPENR_SDIOLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga133527fc7dc44a938818a0472a0516ce" name="ga133527fc7dc44a938818a0472a0516ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga133527fc7dc44a938818a0472a0516ce">&#9670;&#160;</a></span>__SDIO_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SDIO_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5591a761c71e149b242bd63ea3c6e11e" name="ga5591a761c71e149b242bd63ea3c6e11e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5591a761c71e149b242bd63ea3c6e11e">&#9670;&#160;</a></span>__SDIO_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SDIO_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga754451a96f4c4faf63a29ca1a132c64d">RCC_APB2RSTR_SDIORST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad1b7803922ad09acce9ce7fac33bb5ca" name="gad1b7803922ad09acce9ce7fac33bb5ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad1b7803922ad09acce9ce7fac33bb5ca">&#9670;&#160;</a></span>__SPI1_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI1_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1830cf3b75c0695b3c8a0bacd4e1deb1" name="ga1830cf3b75c0695b3c8a0bacd4e1deb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1830cf3b75c0695b3c8a0bacd4e1deb1">&#9670;&#160;</a></span>__SPI1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae08a3510371b9234eb96369c91d3552f">RCC_APB2ENR_SPI1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga448614eb6e006bffe6a77dba07e7fbae" name="ga448614eb6e006bffe6a77dba07e7fbae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga448614eb6e006bffe6a77dba07e7fbae">&#9670;&#160;</a></span>__SPI1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga22b1be31f1972d6d3089e8faa1372fa3" name="ga22b1be31f1972d6d3089e8faa1372fa3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga22b1be31f1972d6d3089e8faa1372fa3">&#9670;&#160;</a></span>__SPI1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2c6729058e54f4b8f8ae01d5b3586aaa">RCC_APB2LPENR_SPI1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga743eabfff95dc66a2bd94587b8e26727" name="ga743eabfff95dc66a2bd94587b8e26727"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga743eabfff95dc66a2bd94587b8e26727">&#9670;&#160;</a></span>__SPI1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga39667e27dac8ef868287948bb3eee69c" name="ga39667e27dac8ef868287948bb3eee69c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga39667e27dac8ef868287948bb3eee69c">&#9670;&#160;</a></span>__SPI1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga345f05d3508a9fd5128208761feb29fb">RCC_APB2RSTR_SPI1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga17055374452ff904ed238bb702f692f9" name="ga17055374452ff904ed238bb702f692f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga17055374452ff904ed238bb702f692f9">&#9670;&#160;</a></span>__SPI2_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI2_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga04c0b620030538d3eec8e797d605a98c" name="ga04c0b620030538d3eec8e797d605a98c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga04c0b620030538d3eec8e797d605a98c">&#9670;&#160;</a></span>__SPI2_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gafdce64692c44bf95efbf2fed054e59be">RCC_APB1ENR_SPI2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9d0cdfebe340524ec980e03b1ebef2b1" name="ga9d0cdfebe340524ec980e03b1ebef2b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9d0cdfebe340524ec980e03b1ebef2b1">&#9670;&#160;</a></span>__SPI2_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga27596c991eb89307897f15356573ae4d" name="ga27596c991eb89307897f15356573ae4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga27596c991eb89307897f15356573ae4d">&#9670;&#160;</a></span>__SPI2_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga41dcbf845448cbb1b75c0ad7e83b77cb">RCC_APB1LPENR_SPI2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga208b91334be948ed8dc4335ed7dad6b2" name="ga208b91334be948ed8dc4335ed7dad6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga208b91334be948ed8dc4335ed7dad6b2">&#9670;&#160;</a></span>__SPI2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga40b0d796003dfd0b72390c21301165c6" name="ga40b0d796003dfd0b72390c21301165c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga40b0d796003dfd0b72390c21301165c6">&#9670;&#160;</a></span>__SPI2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0a6289a35547cf0d5300706f9baa18ea">RCC_APB1RSTR_SPI2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8954ef50526fc816a6d4bf82fac4128e" name="ga8954ef50526fc816a6d4bf82fac4128e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8954ef50526fc816a6d4bf82fac4128e">&#9670;&#160;</a></span>__SPI3_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI3_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga517165d0806ad5d4c47c911897a62304" name="ga517165d0806ad5d4c47c911897a62304"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga517165d0806ad5d4c47c911897a62304">&#9670;&#160;</a></span>__SPI3_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8757f8d1e1ff1447e08e5abea4615083">RCC_APB1ENR_SPI3EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3e54973a1320c9c9ce4e4b74144eff86" name="ga3e54973a1320c9c9ce4e4b74144eff86"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3e54973a1320c9c9ce4e4b74144eff86">&#9670;&#160;</a></span>__SPI3_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadee1f49891390ad1a7bfe05437ed3921" name="gadee1f49891390ad1a7bfe05437ed3921"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadee1f49891390ad1a7bfe05437ed3921">&#9670;&#160;</a></span>__SPI3_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae8acbff235a15b58d1be0f065cdb5472">RCC_APB1LPENR_SPI3LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga43f0cf25dd31a3d43a166a54e6ff30f3" name="ga43f0cf25dd31a3d43a166a54e6ff30f3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga43f0cf25dd31a3d43a166a54e6ff30f3">&#9670;&#160;</a></span>__SPI3_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI3_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54925e6b45182faaf10441355e070ed1" name="ga54925e6b45182faaf10441355e070ed1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54925e6b45182faaf10441355e070ed1">&#9670;&#160;</a></span>__SPI3_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI3_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga261e0f1b39cd1cab41ec6bf40c21867b">RCC_APB1RSTR_SPI3RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7ade337a46de47a0951ce13c175a9c6e" name="ga7ade337a46de47a0951ce13c175a9c6e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7ade337a46de47a0951ce13c175a9c6e">&#9670;&#160;</a></span>__SPI4_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI4_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gacd37828a35231aa524d5417009afe784" name="gacd37828a35231aa524d5417009afe784"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gacd37828a35231aa524d5417009afe784">&#9670;&#160;</a></span>__SPI4_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI4_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac9b531ccde79f9f1c5b7b63169016e16">RCC_APB2ENR_SPI4EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae19bd55db06570fb4106952d5de3fe6c" name="gae19bd55db06570fb4106952d5de3fe6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae19bd55db06570fb4106952d5de3fe6c">&#9670;&#160;</a></span>__SPI4_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI4_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae67f09b35ee272b465fa1c40c02a89e4" name="gae67f09b35ee272b465fa1c40c02a89e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae67f09b35ee272b465fa1c40c02a89e4">&#9670;&#160;</a></span>__SPI4_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI4_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac3abbbc5e7b28b72c8a9f0a0358d0b13">RCC_APB2LPENR_SPI4LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3dfa217f44fb5bbd9dea53e8f2f6bfb4" name="ga3dfa217f44fb5bbd9dea53e8f2f6bfb4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3dfa217f44fb5bbd9dea53e8f2f6bfb4">&#9670;&#160;</a></span>__SPI4_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI4_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf689fa3217c1a05bc8dafdb94ef2a54b" name="gaf689fa3217c1a05bc8dafdb94ef2a54b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf689fa3217c1a05bc8dafdb94ef2a54b">&#9670;&#160;</a></span>__SPI4_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SPI4_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6029eb5c0288f48ef8de5f88ca7c7e08">RCC_APB2RSTR_SPI4RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab25e70788162dcb332746d5f5d4069c2" name="gab25e70788162dcb332746d5f5d4069c2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab25e70788162dcb332746d5f5d4069c2">&#9670;&#160;</a></span>__SRAM1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SRAM1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8cdec2efea63f36ec8e71e7ffc57aa13" name="ga8cdec2efea63f36ec8e71e7ffc57aa13"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8cdec2efea63f36ec8e71e7ffc57aa13">&#9670;&#160;</a></span>__SRAM1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SRAM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4cd1fbd9113809a6a3c904617647219c">RCC_AHB1LPENR_SRAM1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga565ff4c946631daa48068db67495084b" name="ga565ff4c946631daa48068db67495084b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga565ff4c946631daa48068db67495084b">&#9670;&#160;</a></span>__SYSCFG_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSCFG_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga414ead6b8bd49ec44c127fe51b21315f" name="ga414ead6b8bd49ec44c127fe51b21315f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga414ead6b8bd49ec44c127fe51b21315f">&#9670;&#160;</a></span>__SYSCFG_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSCFG_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga7a9d56a8aa1fa0f519ecbdf0d19dd4da">RCC_APB2ENR_SYSCFGEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2c47a6b111062192d81460dc0dfa49c9" name="ga2c47a6b111062192d81460dc0dfa49c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2c47a6b111062192d81460dc0dfa49c9">&#9670;&#160;</a></span>__SYSCFG_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSCFG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9440005e90146348c9172c379963df62" name="ga9440005e90146348c9172c379963df62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9440005e90146348c9172c379963df62">&#9670;&#160;</a></span>__SYSCFG_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSCFG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaaa82cfc33f0cf71220398bbe1c4b412e">RCC_APB2LPENR_SYSCFGLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3bd7c392e6c8fbb7081fcee100dea4b9" name="ga3bd7c392e6c8fbb7081fcee100dea4b9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3bd7c392e6c8fbb7081fcee100dea4b9">&#9670;&#160;</a></span>__SYSCFG_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSCFG_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga661c05d88401b811f261eb0bacfd16d5" name="ga661c05d88401b811f261eb0bacfd16d5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga661c05d88401b811f261eb0bacfd16d5">&#9670;&#160;</a></span>__SYSCFG_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __SYSCFG_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga813d42b8d48ae6379c053a44870af49d">RCC_APB2RSTR_SYSCFGRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3b74f93ec123508c676396a380260dc5" name="ga3b74f93ec123508c676396a380260dc5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3b74f93ec123508c676396a380260dc5">&#9670;&#160;</a></span>__TIM10_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM10_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga94c3e152e1b7f9cc0d772f37e9d3cf75" name="ga94c3e152e1b7f9cc0d772f37e9d3cf75"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c3e152e1b7f9cc0d772f37e9d3cf75">&#9670;&#160;</a></span>__TIM10_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM10_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaa98e28e157787e24b93af95273ab3055">RCC_APB2ENR_TIM10EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6408109c422cd730ae7efdc72d62101f" name="ga6408109c422cd730ae7efdc72d62101f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6408109c422cd730ae7efdc72d62101f">&#9670;&#160;</a></span>__TIM10_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM10_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga704b70541b0dd37cbeed2a7871460baf" name="ga704b70541b0dd37cbeed2a7871460baf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga704b70541b0dd37cbeed2a7871460baf">&#9670;&#160;</a></span>__TIM10_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM10_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7999e2ebeb1300d0cf6a59ad92c41b6">RCC_APB2LPENR_TIM10LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3702c18cef9b427a7d84ab57a08cc14e" name="ga3702c18cef9b427a7d84ab57a08cc14e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3702c18cef9b427a7d84ab57a08cc14e">&#9670;&#160;</a></span>__TIM10_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM10_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga03cc93fd2202a73d918d8862e6e87e20" name="ga03cc93fd2202a73d918d8862e6e87e20"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga03cc93fd2202a73d918d8862e6e87e20">&#9670;&#160;</a></span>__TIM10_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM10_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gac76155acdc99c8c6502ba3beba818f42">RCC_APB2RSTR_TIM10RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0b79e1130e9235182ef5b807e9aebbf1" name="ga0b79e1130e9235182ef5b807e9aebbf1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0b79e1130e9235182ef5b807e9aebbf1">&#9670;&#160;</a></span>__TIM11_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM11_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0307a8011144e62790d931ea00ce37bc" name="ga0307a8011144e62790d931ea00ce37bc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0307a8011144e62790d931ea00ce37bc">&#9670;&#160;</a></span>__TIM11_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM11_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab1d2aeebc8ccf4e2ee18f4d924a35188">RCC_APB2ENR_TIM11EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga83664173583e23c386ae49f7fcba6939" name="ga83664173583e23c386ae49f7fcba6939"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga83664173583e23c386ae49f7fcba6939">&#9670;&#160;</a></span>__TIM11_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM11_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad75162b5c0b0c62ddc3c6e1509c9804f" name="gad75162b5c0b0c62ddc3c6e1509c9804f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad75162b5c0b0c62ddc3c6e1509c9804f">&#9670;&#160;</a></span>__TIM11_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM11_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad43fcaa4f4d6fb2b590a6ffee31f8c94">RCC_APB2LPENR_TIM11LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga49713fd0d5319ab707cbeebcb067a052" name="ga49713fd0d5319ab707cbeebcb067a052"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga49713fd0d5319ab707cbeebcb067a052">&#9670;&#160;</a></span>__TIM11_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM11_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6044bf8fb42af4b6acf9e493bd7e4d4e" name="ga6044bf8fb42af4b6acf9e493bd7e4d4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6044bf8fb42af4b6acf9e493bd7e4d4e">&#9670;&#160;</a></span>__TIM11_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM11_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9651c8201d42ba03bb1bf89d9d39e60c">RCC_APB2RSTR_TIM11RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71dc6a2953564bf3323da116cf12ee30" name="ga71dc6a2953564bf3323da116cf12ee30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71dc6a2953564bf3323da116cf12ee30">&#9670;&#160;</a></span>__TIM1_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM1_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga71b75f0568fc4e1b0f65067a28cefd23" name="ga71b75f0568fc4e1b0f65067a28cefd23"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga71b75f0568fc4e1b0f65067a28cefd23">&#9670;&#160;</a></span>__TIM1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga25852ad4ebc09edc724814de967816bc">RCC_APB2ENR_TIM1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the High Speed APB (APB2) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="ga9a07c5151bef57bfa0478ff31c7437fe" name="ga9a07c5151bef57bfa0478ff31c7437fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9a07c5151bef57bfa0478ff31c7437fe">&#9670;&#160;</a></span>__TIM1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga76d17335ea9ac85aaff8dda26f182fe0" name="ga76d17335ea9ac85aaff8dda26f182fe0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga76d17335ea9ac85aaff8dda26f182fe0">&#9670;&#160;</a></span>__TIM1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga82580245686c32761e8354fb174ba5dd">RCC_APB2LPENR_TIM1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the APB2 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="ga55c8dd88c9c01fcf70a11cd760c92830" name="ga55c8dd88c9c01fcf70a11cd760c92830"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga55c8dd88c9c01fcf70a11cd760c92830">&#9670;&#160;</a></span>__TIM1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf56e90e00adb71207f89669364a1d636" name="gaf56e90e00adb71207f89669364a1d636"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf56e90e00adb71207f89669364a1d636">&#9670;&#160;</a></span>__TIM1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5bd060cbefaef05487963bbd6c48d7c6">RCC_APB2RSTR_TIM1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga266c349c8d14f9c99143d0ff1c0b724a" name="ga266c349c8d14f9c99143d0ff1c0b724a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga266c349c8d14f9c99143d0ff1c0b724a">&#9670;&#160;</a></span>__TIM2_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f5db5981b04f2ef00b4d660adc7ed8f" name="ga8f5db5981b04f2ef00b4d660adc7ed8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f5db5981b04f2ef00b4d660adc7ed8f">&#9670;&#160;</a></span>__TIM2_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gacd3966a4d6ae47f06b3c095eaf26a610">RCC_APB1ENR_TIM2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the Low Speed APB (APB1) peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gac7d45f3a4232045971840c447f798db4" name="gac7d45f3a4232045971840c447f798db4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac7d45f3a4232045971840c447f798db4">&#9670;&#160;</a></span>__TIM2_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga548dab344e5f4f733f10f621d5021258" name="ga548dab344e5f4f733f10f621d5021258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga548dab344e5f4f733f10f621d5021258">&#9670;&#160;</a></span>__TIM2_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1f561f8bfc556b52335ec2a32ba81c44">RCC_APB1LPENR_TIM2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable or disable the APB1 peripheral clock during Low Power (Sleep) mode. </p>
<dl class="section note"><dt>Note</dt><dd>Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. </dd>
<dd>
After wakeup from SLEEP mode, the peripheral clock is enabled again. </dd>
<dd>
By default, all peripheral clocks are enabled during SLEEP mode. </dd></dl>

</div>
</div>
<a id="gaad8de2fd2b4824f74d224d3ed250d22f" name="gaad8de2fd2b4824f74d224d3ed250d22f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaad8de2fd2b4824f74d224d3ed250d22f">&#9670;&#160;</a></span>__TIM2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga2dca8996024dd53f2b0efa4352e3f1f1" name="ga2dca8996024dd53f2b0efa4352e3f1f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga2dca8996024dd53f2b0efa4352e3f1f1">&#9670;&#160;</a></span>__TIM2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga51ca4659706d0e00333d4abff049dc0d">RCC_APB1RSTR_TIM2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7af4211a72c692cb40a07dff0433fddd" name="ga7af4211a72c692cb40a07dff0433fddd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7af4211a72c692cb40a07dff0433fddd">&#9670;&#160;</a></span>__TIM3_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaf89f11cded6e76fb011109fae7d051d1" name="gaf89f11cded6e76fb011109fae7d051d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf89f11cded6e76fb011109fae7d051d1">&#9670;&#160;</a></span>__TIM3_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga75bfa33eb00ee30c6e22f7ceea464ac7">RCC_APB1ENR_TIM3EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga653238770c676e8027096821356c76f1" name="ga653238770c676e8027096821356c76f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga653238770c676e8027096821356c76f1">&#9670;&#160;</a></span>__TIM3_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7f85684d6cf2aef3f12d2e5e7c582242" name="ga7f85684d6cf2aef3f12d2e5e7c582242"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7f85684d6cf2aef3f12d2e5e7c582242">&#9670;&#160;</a></span>__TIM3_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga9391d99885a0a6fbaf3447117ac0f7aa">RCC_APB1LPENR_TIM3LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac330e8745bc605134beb3f8b0e710343" name="gac330e8745bc605134beb3f8b0e710343"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac330e8745bc605134beb3f8b0e710343">&#9670;&#160;</a></span>__TIM3_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga697a415832a512df537f31f89347d883" name="ga697a415832a512df537f31f89347d883"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga697a415832a512df537f31f89347d883">&#9670;&#160;</a></span>__TIM3_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM3_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga8680c562fd372b494a160594525d7ce9">RCC_APB1RSTR_TIM3RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga36bf3d742817031974ec68edf0c34ba0" name="ga36bf3d742817031974ec68edf0c34ba0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga36bf3d742817031974ec68edf0c34ba0">&#9670;&#160;</a></span>__TIM4_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5334ce85f4c2078b09479d855150501b" name="ga5334ce85f4c2078b09479d855150501b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5334ce85f4c2078b09479d855150501b">&#9670;&#160;</a></span>__TIM4_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gad4fbbf6b1beeec92c7d80e9e05bd1461">RCC_APB1ENR_TIM4EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac56d691bb8f24caf34748e8fbe08246d" name="gac56d691bb8f24caf34748e8fbe08246d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac56d691bb8f24caf34748e8fbe08246d">&#9670;&#160;</a></span>__TIM4_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad10a7e0ff283f479ec97e92df3ac3246" name="gad10a7e0ff283f479ec97e92df3ac3246"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad10a7e0ff283f479ec97e92df3ac3246">&#9670;&#160;</a></span>__TIM4_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6f04aff278b72fbf6acbe0ad947b06ae">RCC_APB1LPENR_TIM4LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga09d7d6edf526af037c6d98a6aaf45d3e" name="ga09d7d6edf526af037c6d98a6aaf45d3e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga09d7d6edf526af037c6d98a6aaf45d3e">&#9670;&#160;</a></span>__TIM4_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaed1dc0c50c5146b8387ac2e7c8184dda" name="gaed1dc0c50c5146b8387ac2e7c8184dda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaed1dc0c50c5146b8387ac2e7c8184dda">&#9670;&#160;</a></span>__TIM4_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM4_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6a720364de988965b6d2f91ed6519570">RCC_APB1RSTR_TIM4RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaec8181bad6fe26023e52a036620df36a" name="gaec8181bad6fe26023e52a036620df36a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaec8181bad6fe26023e52a036620df36a">&#9670;&#160;</a></span>__TIM5_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM5_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad2485d0197a56254fc9c80570784f5fe" name="gad2485d0197a56254fc9c80570784f5fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad2485d0197a56254fc9c80570784f5fe">&#9670;&#160;</a></span>__TIM5_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM5_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga49abbbc8fd297c544df2d337b28f80e4">RCC_APB1ENR_TIM5EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga4eed5759a6ca6c5b35cd3b2bb0e614dc" name="ga4eed5759a6ca6c5b35cd3b2bb0e614dc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4eed5759a6ca6c5b35cd3b2bb0e614dc">&#9670;&#160;</a></span>__TIM5_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM5_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab046cfcec27d864839b82b3273f2c5f4" name="gab046cfcec27d864839b82b3273f2c5f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab046cfcec27d864839b82b3273f2c5f4">&#9670;&#160;</a></span>__TIM5_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM5_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga5741a6c45b9de1d0c927beb87f399dd9">RCC_APB1LPENR_TIM5LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga217564823b49010e8db839aaa99a1ad2" name="ga217564823b49010e8db839aaa99a1ad2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga217564823b49010e8db839aaa99a1ad2">&#9670;&#160;</a></span>__TIM5_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM5_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga66d74a61010bd19adeb2717aa434081e" name="ga66d74a61010bd19adeb2717aa434081e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga66d74a61010bd19adeb2717aa434081e">&#9670;&#160;</a></span>__TIM5_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM5_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga1d1233dd5266ba55d9951e3b1a334552">RCC_APB1RSTR_TIM5RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa971dfd4cb4e0a104f42eac92eec8f7e" name="gaa971dfd4cb4e0a104f42eac92eec8f7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa971dfd4cb4e0a104f42eac92eec8f7e">&#9670;&#160;</a></span>__TIM9_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM9_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab61872a1928532f4ec081bc2ff2a5234" name="gab61872a1928532f4ec081bc2ff2a5234"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab61872a1928532f4ec081bc2ff2a5234">&#9670;&#160;</a></span>__TIM9_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM9_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga987ebd8255dc8f9c09127e1d608d1065">RCC_APB2ENR_TIM9EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gadb054752a802576d532d502bbbb5d6e1" name="gadb054752a802576d532d502bbbb5d6e1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gadb054752a802576d532d502bbbb5d6e1">&#9670;&#160;</a></span>__TIM9_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM9_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0d42f306cafde9841d9eb66e62c4ea80" name="ga0d42f306cafde9841d9eb66e62c4ea80"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0d42f306cafde9841d9eb66e62c4ea80">&#9670;&#160;</a></span>__TIM9_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM9_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga91b882f3dc2b939a53ed3f4caa537de1">RCC_APB2LPENR_TIM9LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga15d702f24f3386305b728fedabe1da78" name="ga15d702f24f3386305b728fedabe1da78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga15d702f24f3386305b728fedabe1da78">&#9670;&#160;</a></span>__TIM9_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM9_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga257a2ef198be9965132b107151bf4e33" name="ga257a2ef198be9965132b107151bf4e33"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga257a2ef198be9965132b107151bf4e33">&#9670;&#160;</a></span>__TIM9_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __TIM9_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab3aa588d4814a289d939e111492724af">RCC_APB2RSTR_TIM9RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6ae202ba0653f8193f465540df04b2ae" name="ga6ae202ba0653f8193f465540df04b2ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6ae202ba0653f8193f465540df04b2ae">&#9670;&#160;</a></span>__USART1_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART1_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga23de933fad121fa0034844e4c3093d1b" name="ga23de933fad121fa0034844e4c3093d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga23de933fad121fa0034844e4c3093d1b">&#9670;&#160;</a></span>__USART1_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART1_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga4666bb90842e8134b32e6a34a0f165f3">RCC_APB2ENR_USART1EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1df637fa137457830dcc1311040d8a36" name="ga1df637fa137457830dcc1311040d8a36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1df637fa137457830dcc1311040d8a36">&#9670;&#160;</a></span>__USART1_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART1_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga7595f248296f06dc9d49d243c3b649f6" name="ga7595f248296f06dc9d49d243c3b649f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7595f248296f06dc9d49d243c3b649f6">&#9670;&#160;</a></span>__USART1_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART1_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab8b429bc8d52abd1ba3818a82542bb98">RCC_APB2LPENR_USART1LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga8f3ad2646ce15b193e3134bd05dab7d3" name="ga8f3ad2646ce15b193e3134bd05dab7d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8f3ad2646ce15b193e3134bd05dab7d3">&#9670;&#160;</a></span>__USART1_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART1_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54146ad06ec6a6ad028a6a920eccab0a" name="ga54146ad06ec6a6ad028a6a920eccab0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54146ad06ec6a6ad028a6a920eccab0a">&#9670;&#160;</a></span>__USART1_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART1_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gae7ae8e338b3b42ad037e9e5b6eeb2c41">RCC_APB2RSTR_USART1RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa063500432ebe53a8e19fb7739590dfa" name="gaa063500432ebe53a8e19fb7739590dfa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa063500432ebe53a8e19fb7739590dfa">&#9670;&#160;</a></span>__USART2_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART2_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga19f09e53523f1659071354a17a72ba63" name="ga19f09e53523f1659071354a17a72ba63"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga19f09e53523f1659071354a17a72ba63">&#9670;&#160;</a></span>__USART2_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART2_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gab840af4f735ec36419d61c7db3cfa00d">RCC_APB1ENR_USART2EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab13b1b90717b63339001bde799676d98" name="gab13b1b90717b63339001bde799676d98"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab13b1b90717b63339001bde799676d98">&#9670;&#160;</a></span>__USART2_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART2_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gafc176ced9204a2e8fa7f3c60dbe2bd2d" name="gafc176ced9204a2e8fa7f3c60dbe2bd2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafc176ced9204a2e8fa7f3c60dbe2bd2d">&#9670;&#160;</a></span>__USART2_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART2_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga6055c39af369463e14d6ff2017043671">RCC_APB1LPENR_USART2LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3f35d5a4ee7fd39c7172d1ef3bd689b" name="gab3f35d5a4ee7fd39c7172d1ef3bd689b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3f35d5a4ee7fd39c7172d1ef3bd689b">&#9670;&#160;</a></span>__USART2_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART2_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga5847a3269715b7252fa9a26d45fe67ac" name="ga5847a3269715b7252fa9a26d45fe67ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5847a3269715b7252fa9a26d45fe67ac">&#9670;&#160;</a></span>__USART2_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART2_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga195c39f08384ca1fa13b53a31d65d0a5">RCC_APB1RSTR_USART2RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaafb6c131d54a581656ae829ecc3a5e8f" name="gaafb6c131d54a581656ae829ecc3a5e8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaafb6c131d54a581656ae829ecc3a5e8f">&#9670;&#160;</a></span>__USART6_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART6_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga1924df79b1e8acf83cf323cd2c30b454" name="ga1924df79b1e8acf83cf323cd2c30b454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1924df79b1e8acf83cf323cd2c30b454">&#9670;&#160;</a></span>__USART6_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART6_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0569d91f3b18ae130b7a09e0100c4459">RCC_APB2ENR_USART6EN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga919f39ed1442d29dd7c07f9557102c0d" name="ga919f39ed1442d29dd7c07f9557102c0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga919f39ed1442d29dd7c07f9557102c0d">&#9670;&#160;</a></span>__USART6_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART6_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga264f39462886db77a245e0f4b1b778c5" name="ga264f39462886db77a245e0f4b1b778c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga264f39462886db77a245e0f4b1b778c5">&#9670;&#160;</a></span>__USART6_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART6_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga2b82eb1986da9ed32e6701d01fffe55d">RCC_APB2LPENR_USART6LPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga93f490edface2b55c75a2350e4eb44d6" name="ga93f490edface2b55c75a2350e4eb44d6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga93f490edface2b55c75a2350e4eb44d6">&#9670;&#160;</a></span>__USART6_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART6_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga78721de9d2f3a826c3e33f61582db68e" name="ga78721de9d2f3a826c3e33f61582db68e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga78721de9d2f3a826c3e33f61582db68e">&#9670;&#160;</a></span>__USART6_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USART6_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB2RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gada1df682293e15ed44b081d626220178">RCC_APB2RSTR_USART6RST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga3715cdb08c7e3d8a9cb7153294e11166" name="ga3715cdb08c7e3d8a9cb7153294e11166"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga3715cdb08c7e3d8a9cb7153294e11166">&#9670;&#160;</a></span>__USB_OTG_FS_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USB_OTG_FS_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                         <span class="keywordflow">do</span> { (<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR &amp;= ~(<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>));\</div>
<div class="line">                                         __SYSCFG_CLK_DISABLE();\</div>
<div class="line">                                    }<span class="keywordflow">while</span>(0)</div>
<div class="ttc" id="agroup___peripheral___registers___bits___definition_html_ga22576caeba7c7a1e6afdd0b90394c76d"><div class="ttname"><a href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a></div><div class="ttdeci">#define RCC_AHB2ENR_OTGFSEN</div><div class="ttdef"><b>Definition</b> stm32f401xe.h:2389</div></div>
</div><!-- fragment -->
</div>
</div>
<a id="ga917142dd1dd771e58ddf74254a745741" name="ga917142dd1dd771e58ddf74254a745741"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga917142dd1dd771e58ddf74254a745741">&#9670;&#160;</a></span>__USB_OTG_FS_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __USB_OTG_FS_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                       <span class="keywordflow">do</span> {(<a class="code hl_define" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;AHB2ENR |= (<a class="code hl_define" href="group___peripheral___registers___bits___definition.html#ga22576caeba7c7a1e6afdd0b90394c76d">RCC_AHB2ENR_OTGFSEN</a>));\</div>
<div class="line">                                       __SYSCFG_CLK_ENABLE();\</div>
<div class="line">                                    }<span class="keywordflow">while</span>(0)</div>
</div><!-- fragment -->
<p>Enable or disable the AHB2 peripheral clock. </p>
<dl class="section note"><dt>Note</dt><dd>After reset, the peripheral clock (used for registers read/write access) is disabled and the application software has to enable this clock before using it. </dd></dl>

</div>
</div>
<a id="gae58a60dac1343c8e4999f800a0b12c4f" name="gae58a60dac1343c8e4999f800a0b12c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae58a60dac1343c8e4999f800a0b12c4f">&#9670;&#160;</a></span>__WWDG_CLK_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WWDG_CLK_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9cd8d0b078f967225fcececf0d4a32a8" name="ga9cd8d0b078f967225fcececf0d4a32a8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9cd8d0b078f967225fcececf0d4a32a8">&#9670;&#160;</a></span>__WWDG_CLK_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WWDG_CLK_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1ENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#gaf712b922ee776a972d2efa3da0ea4733">RCC_APB1ENR_WWDGEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab690663b0d7bb91887d7655496f76d68" name="gab690663b0d7bb91887d7655496f76d68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab690663b0d7bb91887d7655496f76d68">&#9670;&#160;</a></span>__WWDG_CLK_SLEEP_DISABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WWDG_CLK_SLEEP_DISABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa30175f1c20623be727bb9882fd7875c" name="gaa30175f1c20623be727bb9882fd7875c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa30175f1c20623be727bb9882fd7875c">&#9670;&#160;</a></span>__WWDG_CLK_SLEEP_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WWDG_CLK_SLEEP_ENABLE</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1LPENR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga13f3db4ac67bf32c994364cc43f4fe8b">RCC_APB1LPENR_WWDGLPEN</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga54aacffe47d41f02a7a60048c4378a5a" name="ga54aacffe47d41f02a7a60048c4378a5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga54aacffe47d41f02a7a60048c4378a5a">&#9670;&#160;</a></span>__WWDG_FORCE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WWDG_FORCE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR |= (<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gade639a993d2b3f3269360282889dbc62" name="gade639a993d2b3f3269360282889dbc62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade639a993d2b3f3269360282889dbc62">&#9670;&#160;</a></span>__WWDG_RELEASE_RESET</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define __WWDG_RELEASE_RESET</td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td>&#160;&#160;&#160;(<a class="el" href="group___peripheral__declaration.html#ga74944438a086975793d26ae48d5882d4">RCC</a>-&gt;APB1RSTR &amp;= ~(<a class="el" href="group___peripheral___registers___bits___definition.html#ga0d2591ac0655a8798f4c16cef97e6f94">RCC_APB1RSTR_WWDGRST</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga80017c6bf8a5c6f53a1a21bb8db93a82" name="ga80017c6bf8a5c6f53a1a21bb8db93a82"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga80017c6bf8a5c6f53a1a21bb8db93a82">&#9670;&#160;</a></span>RCC_FLAG_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RCC_FLAG_MASK&#160;&#160;&#160;((uint8_t)0x1F)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Check RCC flag is set or not. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">__FLAG__</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>RCC_FLAG_HSIRDY: HSI oscillator clock ready. </li>
<li>RCC_FLAG_HSERDY: HSE oscillator clock ready. </li>
<li>RCC_FLAG_PLLRDY: Main PLL clock ready. </li>
<li>RCC_FLAG_PLLI2SRDY: PLLI2S clock ready. </li>
<li>RCC_FLAG_LSERDY: LSE oscillator clock ready. </li>
<li>RCC_FLAG_LSIRDY: LSI oscillator clock ready. </li>
<li>RCC_FLAG_BORRST: POR/PDR or BOR reset. </li>
<li>RCC_FLAG_PINRST: Pin reset. </li>
<li>RCC_FLAG_PORRST: POR/PDR reset. </li>
<li>RCC_FLAG_SFTRST: Software reset. </li>
<li>RCC_FLAG_IWDGRST: Independent Watchdog reset. </li>
<li>RCC_FLAG_WWDGRST: Window Watchdog reset. </li>
<li>RCC_FLAG_LPWRRST: Low Power reset. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of <b>FLAG</b> (TRUE or FALSE). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="gaa6a4bfea38a4d69462d2f1ef8204596d" name="gaa6a4bfea38a4d69462d2f1ef8204596d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa6a4bfea38a4d69462d2f1ef8204596d">&#9670;&#160;</a></span>HAL_RCC_CCSCallback()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_CCSCallback </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gad0a4b5c7459219fafc15f3f867563ef3" name="gad0a4b5c7459219fafc15f3f867563ef3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gad0a4b5c7459219fafc15f3f867563ef3">&#9670;&#160;</a></span>HAL_RCC_ClockConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_ClockConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>RCC_ClkInitStruct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>FLatency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga6b82cafd84a33caa126523b3d288f14b" name="ga6b82cafd84a33caa126523b3d288f14b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6b82cafd84a33caa126523b3d288f14b">&#9670;&#160;</a></span>HAL_RCC_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_DeInit </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gac2f9cf8f56fd7b22c62ddf32aa5ee3fb" name="gac2f9cf8f56fd7b22c62ddf32aa5ee3fb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac2f9cf8f56fd7b22c62ddf32aa5ee3fb">&#9670;&#160;</a></span>HAL_RCC_DisableCSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_DisableCSS </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gaa0f440ce71c18e95b12b2044cc044bea" name="gaa0f440ce71c18e95b12b2044cc044bea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0f440ce71c18e95b12b2044cc044bea">&#9670;&#160;</a></span>HAL_RCC_EnableCSS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_EnableCSS </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabc95375dfca279d88b9ded9d063d2323" name="gabc95375dfca279d88b9ded9d063d2323"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabc95375dfca279d88b9ded9d063d2323">&#9670;&#160;</a></span>HAL_RCC_GetClockConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_GetClockConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_r_c_c___clk_init_type_def.html">RCC_ClkInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>RCC_ClkInitStruct</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> *&#160;</td>
          <td class="paramname"><em>pFLatency</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga38d6c5c7a5d8758849912c9aa0a2156d" name="ga38d6c5c7a5d8758849912c9aa0a2156d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga38d6c5c7a5d8758849912c9aa0a2156d">&#9670;&#160;</a></span>HAL_RCC_GetHCLKFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HAL_RCC_GetHCLKFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gae2f9413fc447c2d7d6af3a8669c77b36" name="gae2f9413fc447c2d7d6af3a8669c77b36"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae2f9413fc447c2d7d6af3a8669c77b36">&#9670;&#160;</a></span>HAL_RCC_GetOscConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_GetOscConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>RCC_OscInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gab3042d8ac5703ac696cabf0ee461c599" name="gab3042d8ac5703ac696cabf0ee461c599"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab3042d8ac5703ac696cabf0ee461c599">&#9670;&#160;</a></span>HAL_RCC_GetPCLK1Freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HAL_RCC_GetPCLK1Freq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="gabbd5f8933a5ee05e4b3384e33026aca1" name="gabbd5f8933a5ee05e4b3384e33026aca1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gabbd5f8933a5ee05e4b3384e33026aca1">&#9670;&#160;</a></span>HAL_RCC_GetPCLK2Freq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HAL_RCC_GetPCLK2Freq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga887cafe88b21a059061b077a1e3fa7d8" name="ga887cafe88b21a059061b077a1e3fa7d8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga887cafe88b21a059061b077a1e3fa7d8">&#9670;&#160;</a></span>HAL_RCC_GetSysClockFreq()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> HAL_RCC_GetSysClockFreq </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9de46b9c4ecdb1a5e34136b051a6132c" name="ga9de46b9c4ecdb1a5e34136b051a6132c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9de46b9c4ecdb1a5e34136b051a6132c">&#9670;&#160;</a></span>HAL_RCC_MCOConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_MCOConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_MCOx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_MCOSource</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="shared_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td>
          <td class="paramname"><em>RCC_MCODiv</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga0c124cf403362750513cae7fb6e6b195" name="ga0c124cf403362750513cae7fb6e6b195"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0c124cf403362750513cae7fb6e6b195">&#9670;&#160;</a></span>HAL_RCC_NMI_IRQHandler()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void HAL_RCC_NMI_IRQHandler </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="ga9c504088722e03830df6caad932ad06b" name="ga9c504088722e03830df6caad932ad06b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9c504088722e03830df6caad932ad06b">&#9670;&#160;</a></span>HAL_RCC_OscConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stm32f4xx__hal__def_8h.html#a63c0679d1cb8b8c684fbb0632743478f">HAL_StatusTypeDef</a> HAL_RCC_OscConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_r_c_c___osc_init_type_def.html">RCC_OscInitTypeDef</a> *&#160;</td>
          <td class="paramname"><em>RCC_OscInitStruct</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
