

================================================================
== Vitis HLS Report for 'fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262'
================================================================
* Date:           Thu Jan 27 12:43:40 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fft2DKernel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.612 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  72.000 ns|  72.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_3276_1_VITIS_LOOP_3277_2  |       16|       16|         2|          1|          1|    16|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.73>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_imag_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i27 %fftOutStrm_V_M_real_V_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln3276 = store i5 0, i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 16 'store' 'store_ln3276' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln3276 = store i3 0, i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 18 'store' 'store_ln3276' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln3276 = br void" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 19 'br' 'br_ln3276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 20 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.63ns)   --->   "%icmp_ln3276 = icmp_eq  i5 %indvar_flatten_load, i5 16" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 21 'icmp' 'icmp_ln3276' <Predicate = true> <Delay = 0.63> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%add_ln3276 = add i5 %indvar_flatten_load, i5 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 22 'add' 'add_ln3276' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln3276 = br i1 %icmp_ln3276, void %.split2.i, void %fft<FFTParams, 40001, complex<ap_fixed<22, 8, 5, 3, 0> > >.exit.exitStub" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 23 'br' 'br_ln3276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%j_load = load i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277]   --->   Operation 24 'load' 'j_load' <Predicate = (!icmp_ln3276)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.49ns)   --->   "%icmp_ln3277 = icmp_eq  i3 %j_load, i3 4" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277]   --->   Operation 25 'icmp' 'icmp_ln3277' <Predicate = (!icmp_ln3276)> <Delay = 0.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.27ns)   --->   "%select_ln3276 = select i1 %icmp_ln3277, i3 0, i3 %j_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 26 'select' 'select_ln3276' <Predicate = (!icmp_ln3276)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i3 %select_ln3276" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 27 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln3276)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.65ns)   --->   "%switch_ln145 = switch i2 %trunc_ln145, void %branch19, i2 0, void %branch16, i2 1, void %branch17, i2 2, void %branch22" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 28 'switch' 'switch_ln145' <Predicate = (!icmp_ln3276)> <Delay = 0.65>
ST_1 : Operation 29 [1/1] (0.65ns)   --->   "%switch_ln3279 = switch i2 %trunc_ln145, void %branch3, i2 0, void %branch0, i2 1, void %branch1, i2 2, void %branch2" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 29 'switch' 'switch_ln3279' <Predicate = (!icmp_ln3276)> <Delay = 0.65>
ST_1 : Operation 30 [1/1] (0.57ns)   --->   "%add_ln3277 = add i3 %select_ln3276, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277]   --->   Operation 30 'add' 'add_ln3277' <Predicate = (!icmp_ln3276)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln3276 = store i5 %add_ln3276, i5 %indvar_flatten" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 31 'store' 'store_ln3276' <Predicate = (!icmp_ln3276)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.38ns)   --->   "%store_ln3277 = store i3 %add_ln3277, i3 %j" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277]   --->   Operation 32 'store' 'store_ln3277' <Predicate = (!icmp_ln3276)> <Delay = 0.38>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 81 'ret' 'ret_ln0' <Predicate = (icmp_ln3276)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln3276 = store i3 0, i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 17 'store' 'store_ln3276' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%i_load = load i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 33 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_3276_1_VITIS_LOOP_3277_2_str"   --->   Operation 34 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 35 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.57ns)   --->   "%add_ln3276_3 = add i3 %i_load, i3 1" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 36 'add' 'add_ln3276_3' <Predicate = (icmp_ln3277)> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.27ns)   --->   "%select_ln3276_3 = select i1 %icmp_ln3277, i3 %add_ln3276_3, i3 %i_load" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 37 'select' 'select_ln3276_3' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln3276 = zext i3 %select_ln3276_3" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 38 'zext' 'zext_ln3276' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln3277 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_13" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277]   --->   Operation 39 'specpipeline' 'specpipeline_ln3277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln3277 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3277]   --->   Operation 40 'specloopname' 'specloopname_ln3277' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.46ns)   --->   "%empty_263 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftOutStrm_V_M_real_V_2, i27 %fftOutStrm_V_M_imag_V_2" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 41 'read' 'empty_263' <Predicate = (!icmp_ln3276 & trunc_ln145 == 2)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_2_val = extractvalue i54 %empty_263" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 42 'extractvalue' 'fftOutStrm_V_M_real_V_2_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 2)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_2_val = extractvalue i54 %empty_263" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 43 'extractvalue' 'fftOutStrm_V_M_imag_V_2_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 2)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.45ns)   --->   "%br_ln145 = br void %.split.i41" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 44 'br' 'br_ln145' <Predicate = (!icmp_ln3276 & trunc_ln145 == 2)> <Delay = 0.45>
ST_2 : Operation 45 [1/1] (1.46ns)   --->   "%empty_262 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftOutStrm_V_M_real_V_1, i27 %fftOutStrm_V_M_imag_V_1" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 45 'read' 'empty_262' <Predicate = (!icmp_ln3276 & trunc_ln145 == 1)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_1_val = extractvalue i54 %empty_262" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 46 'extractvalue' 'fftOutStrm_V_M_real_V_1_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 1)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_1_val = extractvalue i54 %empty_262" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 47 'extractvalue' 'fftOutStrm_V_M_imag_V_1_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.45ns)   --->   "%br_ln145 = br void %.split.i41" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 48 'br' 'br_ln145' <Predicate = (!icmp_ln3276 & trunc_ln145 == 1)> <Delay = 0.45>
ST_2 : Operation 49 [1/1] (1.46ns)   --->   "%empty_261 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftOutStrm_V_M_real_V_0, i27 %fftOutStrm_V_M_imag_V_0" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 49 'read' 'empty_261' <Predicate = (!icmp_ln3276 & trunc_ln145 == 0)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_0_val = extractvalue i54 %empty_261" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 50 'extractvalue' 'fftOutStrm_V_M_real_V_0_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_0_val = extractvalue i54 %empty_261" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 51 'extractvalue' 'fftOutStrm_V_M_imag_V_0_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 0)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.45ns)   --->   "%br_ln145 = br void %.split.i41" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 52 'br' 'br_ln145' <Predicate = (!icmp_ln3276 & trunc_ln145 == 0)> <Delay = 0.45>
ST_2 : Operation 53 [1/1] (1.46ns)   --->   "%empty_264 = read i54 @_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A, i27 %fftOutStrm_V_M_real_V_3, i27 %fftOutStrm_V_M_imag_V_3" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 53 'read' 'empty_264' <Predicate = (!icmp_ln3276 & trunc_ln145 == 3)> <Delay = 1.46> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 27> <Depth = 4> <FIFO>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_real_V_3_val = extractvalue i54 %empty_264" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 54 'extractvalue' 'fftOutStrm_V_M_real_V_3_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 3)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%fftOutStrm_V_M_imag_V_3_val = extractvalue i54 %empty_264" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 55 'extractvalue' 'fftOutStrm_V_M_imag_V_3_val' <Predicate = (!icmp_ln3276 & trunc_ln145 == 3)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.45ns)   --->   "%br_ln145 = br void %.split.i41" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 56 'br' 'br_ln145' <Predicate = (!icmp_ln3276 & trunc_ln145 == 3)> <Delay = 0.45>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%p_04_0_0_0_i2_0 = phi i27 %fftOutStrm_V_M_real_V_3_val, void %branch19, i27 %fftOutStrm_V_M_real_V_2_val, void %branch22, i27 %fftOutStrm_V_M_real_V_1_val, void %branch17, i27 %fftOutStrm_V_M_real_V_0_val, void %branch16" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 57 'phi' 'p_04_0_0_0_i2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%p_15_0_0_0_i1_0 = phi i27 %fftOutStrm_V_M_imag_V_3_val, void %branch19, i27 %fftOutStrm_V_M_imag_V_2_val, void %branch22, i27 %fftOutStrm_V_M_imag_V_1_val, void %branch17, i27 %fftOutStrm_V_M_imag_V_0_val, void %branch16" [/opt/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 58 'phi' 'p_15_0_0_0_i1_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_2_addr = getelementptr i27 %p_outDataArray_M_real_V_2, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 59 'getelementptr' 'p_outDataArray_M_real_V_2_addr' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_04_0_0_0_i2_0, i2 %p_outDataArray_M_real_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 60 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_2_addr = getelementptr i27 %p_outDataArray_M_imag_V_2, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 61 'getelementptr' 'p_outDataArray_M_imag_V_2_addr' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_15_0_0_0_i1_0, i2 %p_outDataArray_M_imag_V_2_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 62 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 2)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split.i1319"   --->   Operation 63 'br' 'br_ln0' <Predicate = (trunc_ln145 == 2)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_1_addr = getelementptr i27 %p_outDataArray_M_real_V_1, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 64 'getelementptr' 'p_outDataArray_M_real_V_1_addr' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_04_0_0_0_i2_0, i2 %p_outDataArray_M_real_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 65 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_1_addr = getelementptr i27 %p_outDataArray_M_imag_V_1, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 66 'getelementptr' 'p_outDataArray_M_imag_V_1_addr' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_15_0_0_0_i1_0, i2 %p_outDataArray_M_imag_V_1_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 67 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 1)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split.i1319"   --->   Operation 68 'br' 'br_ln0' <Predicate = (trunc_ln145 == 1)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_0_addr = getelementptr i27 %p_outDataArray_M_real_V_0, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 69 'getelementptr' 'p_outDataArray_M_real_V_0_addr' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_04_0_0_0_i2_0, i2 %p_outDataArray_M_real_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 70 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_0_addr = getelementptr i27 %p_outDataArray_M_imag_V_0, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 71 'getelementptr' 'p_outDataArray_M_imag_V_0_addr' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_15_0_0_0_i1_0, i2 %p_outDataArray_M_imag_V_0_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 72 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 0)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split.i1319"   --->   Operation 73 'br' 'br_ln0' <Predicate = (trunc_ln145 == 0)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%p_outDataArray_M_real_V_3_addr = getelementptr i27 %p_outDataArray_M_real_V_3, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 74 'getelementptr' 'p_outDataArray_M_real_V_3_addr' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_04_0_0_0_i2_0, i2 %p_outDataArray_M_real_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 75 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%p_outDataArray_M_imag_V_3_addr = getelementptr i27 %p_outDataArray_M_imag_V_3, i64 0, i64 %zext_ln3276" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 76 'getelementptr' 'p_outDataArray_M_imag_V_3_addr' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (0.69ns)   --->   "%store_ln3279 = store i27 %p_15_0_0_0_i1_0, i2 %p_outDataArray_M_imag_V_3_addr" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3279]   --->   Operation 77 'store' 'store_ln3279' <Predicate = (trunc_ln145 == 3)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 27> <Depth = 4> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.split.i1319"   --->   Operation 78 'br' 'br_ln0' <Predicate = (trunc_ln145 == 3)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.38ns)   --->   "%store_ln3276 = store i3 %select_ln3276_3, i3 %i" [/home/centos/Vitis_Libraries/dsp/L1/include/hw/vitis_2dfft/fixed/vitis_fft/hls_ssr_fft.hpp:3276]   --->   Operation 79 'store' 'store_ln3276' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 80 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_outDataArray_M_real_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ p_outDataArray_M_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=1; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ fftOutStrm_V_M_real_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_imag_V_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_real_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_imag_V_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_real_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_imag_V_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_real_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ fftOutStrm_V_M_imag_V_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                              (alloca           ) [ 010]
i                              (alloca           ) [ 011]
indvar_flatten                 (alloca           ) [ 010]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
specinterface_ln0              (specinterface    ) [ 000]
store_ln3276                   (store            ) [ 000]
store_ln3276                   (store            ) [ 000]
store_ln3276                   (store            ) [ 000]
br_ln3276                      (br               ) [ 000]
indvar_flatten_load            (load             ) [ 000]
icmp_ln3276                    (icmp             ) [ 011]
add_ln3276                     (add              ) [ 000]
br_ln3276                      (br               ) [ 000]
j_load                         (load             ) [ 000]
icmp_ln3277                    (icmp             ) [ 011]
select_ln3276                  (select           ) [ 000]
trunc_ln145                    (trunc            ) [ 011]
switch_ln145                   (switch           ) [ 000]
switch_ln3279                  (switch           ) [ 000]
add_ln3277                     (add              ) [ 000]
store_ln3276                   (store            ) [ 000]
store_ln3277                   (store            ) [ 000]
i_load                         (load             ) [ 000]
specloopname_ln0               (specloopname     ) [ 000]
empty                          (speclooptripcount) [ 000]
add_ln3276_3                   (add              ) [ 000]
select_ln3276_3                (select           ) [ 000]
zext_ln3276                    (zext             ) [ 000]
specpipeline_ln3277            (specpipeline     ) [ 000]
specloopname_ln3277            (specloopname     ) [ 000]
empty_263                      (read             ) [ 000]
fftOutStrm_V_M_real_V_2_val    (extractvalue     ) [ 000]
fftOutStrm_V_M_imag_V_2_val    (extractvalue     ) [ 000]
br_ln145                       (br               ) [ 000]
empty_262                      (read             ) [ 000]
fftOutStrm_V_M_real_V_1_val    (extractvalue     ) [ 000]
fftOutStrm_V_M_imag_V_1_val    (extractvalue     ) [ 000]
br_ln145                       (br               ) [ 000]
empty_261                      (read             ) [ 000]
fftOutStrm_V_M_real_V_0_val    (extractvalue     ) [ 000]
fftOutStrm_V_M_imag_V_0_val    (extractvalue     ) [ 000]
br_ln145                       (br               ) [ 000]
empty_264                      (read             ) [ 000]
fftOutStrm_V_M_real_V_3_val    (extractvalue     ) [ 000]
fftOutStrm_V_M_imag_V_3_val    (extractvalue     ) [ 000]
br_ln145                       (br               ) [ 000]
p_04_0_0_0_i2_0                (phi              ) [ 000]
p_15_0_0_0_i1_0                (phi              ) [ 000]
p_outDataArray_M_real_V_2_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
p_outDataArray_M_imag_V_2_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
br_ln0                         (br               ) [ 000]
p_outDataArray_M_real_V_1_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
p_outDataArray_M_imag_V_1_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
br_ln0                         (br               ) [ 000]
p_outDataArray_M_real_V_0_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
p_outDataArray_M_imag_V_0_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
br_ln0                         (br               ) [ 000]
p_outDataArray_M_real_V_3_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
p_outDataArray_M_imag_V_3_addr (getelementptr    ) [ 000]
store_ln3279                   (store            ) [ 000]
br_ln0                         (br               ) [ 000]
store_ln3276                   (store            ) [ 000]
br_ln0                         (br               ) [ 000]
ret_ln0                        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_outDataArray_M_real_V_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_outDataArray_M_real_V_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_outDataArray_M_real_V_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_outDataArray_M_real_V_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_real_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_outDataArray_M_imag_V_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag_V_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_outDataArray_M_imag_V_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag_V_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_outDataArray_M_imag_V_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag_V_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_outDataArray_M_imag_V_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_outDataArray_M_imag_V_3"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fftOutStrm_V_M_real_V_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fftOutStrm_V_M_imag_V_0">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="fftOutStrm_V_M_real_V_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="fftOutStrm_V_M_imag_V_1">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="fftOutStrm_V_M_real_V_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_2"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="fftOutStrm_V_M_imag_V_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_2"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="fftOutStrm_V_M_real_V_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_real_V_3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="fftOutStrm_V_M_imag_V_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fftOutStrm_V_M_imag_V_3"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_3276_1_VITIS_LOOP_3277_2_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i27P0A.i27P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="j_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="i_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="indvar_flatten_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="empty_263_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="54" slack="0"/>
<pin id="96" dir="0" index="1" bw="27" slack="0"/>
<pin id="97" dir="0" index="2" bw="27" slack="0"/>
<pin id="98" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_263/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="empty_262_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="54" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="0"/>
<pin id="106" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_262/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="empty_261_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="54" slack="0"/>
<pin id="112" dir="0" index="1" bw="27" slack="0"/>
<pin id="113" dir="0" index="2" bw="27" slack="0"/>
<pin id="114" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_261/2 "/>
</bind>
</comp>

<comp id="118" class="1004" name="empty_264_read_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="54" slack="0"/>
<pin id="120" dir="0" index="1" bw="27" slack="0"/>
<pin id="121" dir="0" index="2" bw="27" slack="0"/>
<pin id="122" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_264/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="p_outDataArray_M_real_V_2_addr_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="27" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="3" slack="0"/>
<pin id="130" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real_V_2_addr/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="store_ln3279_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="2" slack="0"/>
<pin id="135" dir="0" index="1" bw="27" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="p_outDataArray_M_imag_V_2_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="27" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="3" slack="0"/>
<pin id="143" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag_V_2_addr/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="store_ln3279_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="2" slack="0"/>
<pin id="148" dir="0" index="1" bw="27" slack="0"/>
<pin id="149" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="152" class="1004" name="p_outDataArray_M_real_V_1_addr_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="27" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="3" slack="0"/>
<pin id="156" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real_V_1_addr/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="store_ln3279_access_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="2" slack="0"/>
<pin id="161" dir="0" index="1" bw="27" slack="0"/>
<pin id="162" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="p_outDataArray_M_imag_V_1_addr_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="27" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="3" slack="0"/>
<pin id="169" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag_V_1_addr/2 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln3279_access_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="2" slack="0"/>
<pin id="174" dir="0" index="1" bw="27" slack="0"/>
<pin id="175" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="176" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="p_outDataArray_M_real_V_0_addr_gep_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="27" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="0" index="2" bw="3" slack="0"/>
<pin id="182" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real_V_0_addr/2 "/>
</bind>
</comp>

<comp id="185" class="1004" name="store_ln3279_access_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="2" slack="0"/>
<pin id="187" dir="0" index="1" bw="27" slack="0"/>
<pin id="188" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="189" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="p_outDataArray_M_imag_V_0_addr_gep_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="27" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="0" index="2" bw="3" slack="0"/>
<pin id="195" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag_V_0_addr/2 "/>
</bind>
</comp>

<comp id="198" class="1004" name="store_ln3279_access_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="0"/>
<pin id="200" dir="0" index="1" bw="27" slack="0"/>
<pin id="201" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="202" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="p_outDataArray_M_real_V_3_addr_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="27" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="3" slack="0"/>
<pin id="208" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_real_V_3_addr/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="store_ln3279_access_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="27" slack="0"/>
<pin id="214" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="215" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="p_outDataArray_M_imag_V_3_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="27" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="3" slack="0"/>
<pin id="221" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_outDataArray_M_imag_V_3_addr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="store_ln3279_access_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="2" slack="0"/>
<pin id="226" dir="0" index="1" bw="27" slack="0"/>
<pin id="227" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="228" dir="1" index="3" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3279/2 "/>
</bind>
</comp>

<comp id="230" class="1005" name="p_04_0_0_0_i2_0_reg_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="232" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_04_0_0_0_i2_0 (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_04_0_0_0_i2_0_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="27" slack="0"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="27" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="0" index="4" bw="27" slack="0"/>
<pin id="239" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="6" bw="27" slack="0"/>
<pin id="241" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="8" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_04_0_0_0_i2_0/2 "/>
</bind>
</comp>

<comp id="247" class="1005" name="p_15_0_0_0_i1_0_reg_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="27" slack="2147483647"/>
<pin id="249" dir="1" index="1" bw="27" slack="2147483647"/>
</pin_list>
<bind>
<opset="p_15_0_0_0_i1_0 (phireg) "/>
</bind>
</comp>

<comp id="250" class="1004" name="p_15_0_0_0_i1_0_phi_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="27" slack="0"/>
<pin id="252" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="253" dir="0" index="2" bw="27" slack="0"/>
<pin id="254" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="4" bw="27" slack="0"/>
<pin id="256" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="257" dir="0" index="6" bw="27" slack="0"/>
<pin id="258" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="259" dir="1" index="8" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_15_0_0_0_i1_0/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="store_ln3276_store_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="5" slack="0"/>
<pin id="267" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3276/1 "/>
</bind>
</comp>

<comp id="269" class="1004" name="store_ln3276_store_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="1" slack="0"/>
<pin id="271" dir="0" index="1" bw="3" slack="1"/>
<pin id="272" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3276/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="store_ln3276_store_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="1" slack="0"/>
<pin id="276" dir="0" index="1" bw="3" slack="0"/>
<pin id="277" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3276/1 "/>
</bind>
</comp>

<comp id="279" class="1004" name="indvar_flatten_load_load_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="5" slack="0"/>
<pin id="281" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="icmp_ln3276_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="5" slack="0"/>
<pin id="284" dir="0" index="1" bw="5" slack="0"/>
<pin id="285" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3276/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="add_ln3276_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="5" slack="0"/>
<pin id="290" dir="0" index="1" bw="1" slack="0"/>
<pin id="291" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3276/1 "/>
</bind>
</comp>

<comp id="294" class="1004" name="j_load_load_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="3" slack="0"/>
<pin id="296" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="297" class="1004" name="icmp_ln3277_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="3" slack="0"/>
<pin id="299" dir="0" index="1" bw="3" slack="0"/>
<pin id="300" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3277/1 "/>
</bind>
</comp>

<comp id="303" class="1004" name="select_ln3276_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="1" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="0" index="2" bw="3" slack="0"/>
<pin id="307" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3276/1 "/>
</bind>
</comp>

<comp id="311" class="1004" name="trunc_ln145_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="3" slack="0"/>
<pin id="313" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/1 "/>
</bind>
</comp>

<comp id="315" class="1004" name="add_ln3277_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="3" slack="0"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3277/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="store_ln3276_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="0"/>
<pin id="323" dir="0" index="1" bw="5" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3276/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln3277_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="3" slack="0"/>
<pin id="328" dir="0" index="1" bw="3" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3277/1 "/>
</bind>
</comp>

<comp id="331" class="1004" name="i_load_load_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="3" slack="1"/>
<pin id="333" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_load/2 "/>
</bind>
</comp>

<comp id="334" class="1004" name="add_ln3276_3_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="3" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln3276_3/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="select_ln3276_3_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="3" slack="0"/>
<pin id="343" dir="0" index="2" bw="3" slack="0"/>
<pin id="344" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln3276_3/2 "/>
</bind>
</comp>

<comp id="347" class="1004" name="zext_ln3276_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="3" slack="0"/>
<pin id="349" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln3276/2 "/>
</bind>
</comp>

<comp id="359" class="1004" name="fftOutStrm_V_M_real_V_2_val_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="54" slack="0"/>
<pin id="361" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_real_V_2_val/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="fftOutStrm_V_M_imag_V_2_val_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="54" slack="0"/>
<pin id="366" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_imag_V_2_val/2 "/>
</bind>
</comp>

<comp id="369" class="1004" name="fftOutStrm_V_M_real_V_1_val_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="54" slack="0"/>
<pin id="371" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_real_V_1_val/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="fftOutStrm_V_M_imag_V_1_val_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="54" slack="0"/>
<pin id="376" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_imag_V_1_val/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="fftOutStrm_V_M_real_V_0_val_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="54" slack="0"/>
<pin id="381" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_real_V_0_val/2 "/>
</bind>
</comp>

<comp id="384" class="1004" name="fftOutStrm_V_M_imag_V_0_val_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="54" slack="0"/>
<pin id="386" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_imag_V_0_val/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="fftOutStrm_V_M_real_V_3_val_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="54" slack="0"/>
<pin id="391" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_real_V_3_val/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="fftOutStrm_V_M_imag_V_3_val_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="54" slack="0"/>
<pin id="396" dir="1" index="1" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="fftOutStrm_V_M_imag_V_3_val/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln3276_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="3" slack="0"/>
<pin id="401" dir="0" index="1" bw="3" slack="1"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln3276/2 "/>
</bind>
</comp>

<comp id="404" class="1005" name="j_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="3" slack="0"/>
<pin id="406" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="411" class="1005" name="i_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="3" slack="1"/>
<pin id="413" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="418" class="1005" name="indvar_flatten_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="425" class="1005" name="icmp_ln3276_reg_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="1"/>
<pin id="427" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln3276 "/>
</bind>
</comp>

<comp id="429" class="1005" name="icmp_ln3277_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="1"/>
<pin id="431" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln3277 "/>
</bind>
</comp>

<comp id="434" class="1005" name="trunc_ln145_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="2" slack="1"/>
<pin id="436" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln145 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="32" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="32" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="32" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="99"><net_src comp="78" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="24" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="26" pin="0"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="78" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="20" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="22" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="115"><net_src comp="78" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="116"><net_src comp="16" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="117"><net_src comp="18" pin="0"/><net_sink comp="110" pin=2"/></net>

<net id="123"><net_src comp="78" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="28" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="30" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="80" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="126" pin="3"/><net_sink comp="133" pin=0"/></net>

<net id="144"><net_src comp="12" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="80" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="151"><net_src comp="139" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="2" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="80" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="164"><net_src comp="152" pin="3"/><net_sink comp="159" pin=0"/></net>

<net id="170"><net_src comp="10" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="80" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="177"><net_src comp="165" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="183"><net_src comp="0" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="184"><net_src comp="80" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="190"><net_src comp="178" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="196"><net_src comp="8" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="80" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="191" pin="3"/><net_sink comp="198" pin=0"/></net>

<net id="209"><net_src comp="6" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="80" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="216"><net_src comp="204" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="222"><net_src comp="14" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="80" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="217" pin="3"/><net_sink comp="224" pin=0"/></net>

<net id="243"><net_src comp="233" pin="8"/><net_sink comp="133" pin=1"/></net>

<net id="244"><net_src comp="233" pin="8"/><net_sink comp="159" pin=1"/></net>

<net id="245"><net_src comp="233" pin="8"/><net_sink comp="185" pin=1"/></net>

<net id="246"><net_src comp="233" pin="8"/><net_sink comp="211" pin=1"/></net>

<net id="260"><net_src comp="250" pin="8"/><net_sink comp="146" pin=1"/></net>

<net id="261"><net_src comp="250" pin="8"/><net_sink comp="172" pin=1"/></net>

<net id="262"><net_src comp="250" pin="8"/><net_sink comp="198" pin=1"/></net>

<net id="263"><net_src comp="250" pin="8"/><net_sink comp="224" pin=1"/></net>

<net id="268"><net_src comp="46" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="273"><net_src comp="48" pin="0"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="48" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="286"><net_src comp="279" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="287"><net_src comp="50" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="292"><net_src comp="279" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="52" pin="0"/><net_sink comp="288" pin=1"/></net>

<net id="301"><net_src comp="294" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="54" pin="0"/><net_sink comp="297" pin=1"/></net>

<net id="308"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="48" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="310"><net_src comp="294" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="314"><net_src comp="303" pin="3"/><net_sink comp="311" pin=0"/></net>

<net id="319"><net_src comp="303" pin="3"/><net_sink comp="315" pin=0"/></net>

<net id="320"><net_src comp="62" pin="0"/><net_sink comp="315" pin=1"/></net>

<net id="325"><net_src comp="288" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="330"><net_src comp="315" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="338"><net_src comp="331" pin="1"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="62" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="345"><net_src comp="334" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="346"><net_src comp="331" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="340" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="353"><net_src comp="347" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="354"><net_src comp="347" pin="1"/><net_sink comp="165" pin=2"/></net>

<net id="355"><net_src comp="347" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="356"><net_src comp="347" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="357"><net_src comp="347" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="358"><net_src comp="347" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="362"><net_src comp="94" pin="3"/><net_sink comp="359" pin=0"/></net>

<net id="363"><net_src comp="359" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="367"><net_src comp="94" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="372"><net_src comp="102" pin="3"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="233" pin=4"/></net>

<net id="377"><net_src comp="102" pin="3"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="250" pin=4"/></net>

<net id="382"><net_src comp="110" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="233" pin=6"/></net>

<net id="387"><net_src comp="110" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="250" pin=6"/></net>

<net id="392"><net_src comp="118" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="393"><net_src comp="389" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="397"><net_src comp="118" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="398"><net_src comp="394" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="403"><net_src comp="340" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="82" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="326" pin=1"/></net>

<net id="414"><net_src comp="86" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="416"><net_src comp="411" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="417"><net_src comp="411" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="421"><net_src comp="90" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="264" pin=1"/></net>

<net id="423"><net_src comp="418" pin="1"/><net_sink comp="279" pin=0"/></net>

<net id="424"><net_src comp="418" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="428"><net_src comp="282" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="432"><net_src comp="297" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="437"><net_src comp="311" pin="1"/><net_sink comp="434" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_outDataArray_M_real_V_0 | {2 }
	Port: p_outDataArray_M_real_V_1 | {2 }
	Port: p_outDataArray_M_real_V_2 | {2 }
	Port: p_outDataArray_M_real_V_3 | {2 }
	Port: p_outDataArray_M_imag_V_0 | {2 }
	Port: p_outDataArray_M_imag_V_1 | {2 }
	Port: p_outDataArray_M_imag_V_2 | {2 }
	Port: p_outDataArray_M_imag_V_3 | {2 }
 - Input state : 
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_real_V_0 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_imag_V_0 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_real_V_1 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_imag_V_1 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_real_V_2 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_imag_V_2 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_real_V_3 | {2 }
	Port: fftStreamingKernelBody_Loop_VITIS_LOOP_3276_1_proc262 : fftOutStrm_V_M_imag_V_3 | {2 }
  - Chain level:
	State 1
		store_ln3276 : 1
		store_ln3276 : 1
		indvar_flatten_load : 1
		icmp_ln3276 : 2
		add_ln3276 : 2
		br_ln3276 : 3
		j_load : 1
		icmp_ln3277 : 2
		select_ln3276 : 3
		trunc_ln145 : 4
		switch_ln145 : 5
		switch_ln3279 : 5
		add_ln3277 : 4
		store_ln3276 : 3
		store_ln3277 : 5
	State 2
		add_ln3276_3 : 1
		select_ln3276_3 : 2
		zext_ln3276 : 3
		p_04_0_0_0_i2_0 : 1
		p_15_0_0_0_i1_0 : 1
		p_outDataArray_M_real_V_2_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_imag_V_2_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_real_V_1_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_imag_V_1_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_real_V_0_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_imag_V_0_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_real_V_3_addr : 4
		store_ln3279 : 5
		p_outDataArray_M_imag_V_3_addr : 4
		store_ln3279 : 5
		store_ln3276 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------|---------|---------|
| Operation|           Functional Unit          |    FF   |   LUT   |
|----------|------------------------------------|---------|---------|
|          |          add_ln3276_fu_288         |    0    |    12   |
|    add   |          add_ln3277_fu_315         |    0    |    10   |
|          |         add_ln3276_3_fu_334        |    0    |    10   |
|----------|------------------------------------|---------|---------|
|   icmp   |         icmp_ln3276_fu_282         |    0    |    9    |
|          |         icmp_ln3277_fu_297         |    0    |    8    |
|----------|------------------------------------|---------|---------|
|  select  |        select_ln3276_fu_303        |    0    |    3    |
|          |       select_ln3276_3_fu_340       |    0    |    3    |
|----------|------------------------------------|---------|---------|
|          |        empty_263_read_fu_94        |    0    |    0    |
|   read   |        empty_262_read_fu_102       |    0    |    0    |
|          |        empty_261_read_fu_110       |    0    |    0    |
|          |        empty_264_read_fu_118       |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   trunc  |         trunc_ln145_fu_311         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   zext   |         zext_ln3276_fu_347         |    0    |    0    |
|----------|------------------------------------|---------|---------|
|          | fftOutStrm_V_M_real_V_2_val_fu_359 |    0    |    0    |
|          | fftOutStrm_V_M_imag_V_2_val_fu_364 |    0    |    0    |
|          | fftOutStrm_V_M_real_V_1_val_fu_369 |    0    |    0    |
|extractvalue| fftOutStrm_V_M_imag_V_1_val_fu_374 |    0    |    0    |
|          | fftOutStrm_V_M_real_V_0_val_fu_379 |    0    |    0    |
|          | fftOutStrm_V_M_imag_V_0_val_fu_384 |    0    |    0    |
|          | fftOutStrm_V_M_real_V_3_val_fu_389 |    0    |    0    |
|          | fftOutStrm_V_M_imag_V_3_val_fu_394 |    0    |    0    |
|----------|------------------------------------|---------|---------|
|   Total  |                                    |    0    |    55   |
|----------|------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       i_reg_411       |    3   |
|  icmp_ln3276_reg_425  |    1   |
|  icmp_ln3277_reg_429  |    1   |
| indvar_flatten_reg_418|    5   |
|       j_reg_404       |    3   |
|p_04_0_0_0_i2_0_reg_230|   27   |
|p_15_0_0_0_i1_0_reg_247|   27   |
|  trunc_ln145_reg_434  |    2   |
+-----------------------+--------+
|         Total         |   69   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   55   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   69   |    -   |
+-----------+--------+--------+
|   Total   |   69   |   55   |
+-----------+--------+--------+
