Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Feb  6 13:53:11 2019
| Host         : PCPHESEBE02 running 64-bit Service Pack 1  (build 7601)
| Command      : report_design_analysis -timing -setup -max_paths 10 -extend -show_all -logic_level_distribution -logic_level_dist_paths 1000 -complexity -congestion -name design_analysis_1 -file design_analysis.txt
| Design       : wrapper
| Device       : xcvu9p
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-10
2. Logic Level Distribution
3. Complexity Characteristics (Cells)
4. Placed Maximum Level Congestion Reporting
5. Initial Estimated Router Congestion Reporting
6. Routed Maximum Level Congestion Reporting
7. SLR Net Crossing Reporting
8. Placed Tile Based Congestion Metric (Vertical)
9. Placed Tile Based Congestion Metric (Horizontal)

1. Setup Path Characteristics 1-10
----------------------------------

Setup Characteristics for Path #1
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #1                                                              |                                                      WorstPath from Dst                                                      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                             3.125 |                                                                                                                        3.125 |
| Path Delay                |               0.544 |                                                                                                                            10.171 |                                                                                                                        9.771 |
| Logic Delay               | 0.096(18%)          | 3.114(31%)                                                                                                                        | 2.680(28%)                                                                                                                   |
| Net Delay                 | 0.448(82%)          | 7.057(69%)                                                                                                                        | 7.091(72%)                                                                                                                   |
| Clock Skew                |              -0.130 |                                                                                                                            -0.083 |                                                                                                                       -0.196 |
| Slack                     |               2.443 |                                                                                                                            -7.137 |                                                                                                                       -6.851 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                              |
| Bounding Box Size         | 1% x 0%             | 10% x 2%                                                                                                                          | 11% x 1%                                                                                                                     |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                                       |
| Cumulative Fanout         |                   1 |                                                                                                                               155 |                                                                                                                          157 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                 |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                           23 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                           23 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 LUT3 LUT6 FDRE | FDRE LUT5 LUT6 LUT5 LUT3 LUT6 LUT3 LUT6 LUT5 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT5 LUT5 LUT5 LUT6 LUT6 LUT3 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                               | clk                                                                                                                          |
| End Point Clock           | clk                 | clk                                                                                                                               | clk                                                                                                                          |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                                         |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                                         |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| High Fanout               |                   1 |                                                                                                                                31 |                                                                                                                           15 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                                       |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                               | sr_p.sr_1_15.pt_ret_2822/C                                                                                                   |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_15.pt_ret_2822/D                                                                                                        | sr_p.sr_2_15.sector_ret_106/D                                                                                                |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #2
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #2                                                                |                                                              WorstPath from Dst                                                             |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                  3.125 |                                                                                                                                       3.125 |
| Path Delay                |               0.544 |                                                                                                                                 10.124 |                                                                                                                                       9.969 |
| Logic Delay               | 0.096(18%)          | 2.980(30%)                                                                                                                             | 3.044(31%)                                                                                                                                  |
| Net Delay                 | 0.448(82%)          | 7.144(70%)                                                                                                                             | 6.925(69%)                                                                                                                                  |
| Clock Skew                |              -0.130 |                                                                                                                                 -0.124 |                                                                                                                                      -0.105 |
| Slack                     |               2.443 |                                                                                                                                 -7.131 |                                                                                                                                      -6.958 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                             |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                               | 11% x 1%                                                                                                                                    |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                   1 |                                                                                                                                    169 |                                                                                                                                         168 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                                |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                          26 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT3 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                    | clk                                                                                                                                         |
| End Point Clock           | clk                 | clk                                                                                                                                    | clk                                                                                                                                         |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                                        |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                                        |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                                          17 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                    | sr_p.sr_1_10.sector_ret_473/C                                                                                                               |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_10.sector_ret_473/D                                                                                                          | sr_p.sr_2_15.sector_ret_99/D                                                                                                                |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #3
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #3                                                                |                                                    WorstPath from Dst                                                   |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                  3.125 |                                                                                                                   3.125 |
| Path Delay                |               0.544 |                                                                                                                                 10.161 |                                                                                                                   9.560 |
| Logic Delay               | 0.096(18%)          | 3.236(32%)                                                                                                                             | 3.071(33%)                                                                                                              |
| Net Delay                 | 0.448(82%)          | 6.925(68%)                                                                                                                             | 6.489(67%)                                                                                                              |
| Clock Skew                |              -0.130 |                                                                                                                                 -0.087 |                                                                                                                  -0.137 |
| Slack                     |               2.443 |                                                                                                                                 -7.131 |                                                                                                                  -6.580 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                         |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                               | 10% x 1%                                                                                                                |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                                                                                                                  |
| Cumulative Fanout         |                   1 |                                                                                                                                    167 |                                                                                                                     157 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                            |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                      22 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                      22 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                    | clk                                                                                                                     |
| End Point Clock           | clk                 | clk                                                                                                                                    | clk                                                                                                                     |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                    |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                    |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                      15 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                       0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                  |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                  |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                    | sr_p.sr_1_9.pt_ret_357/C                                                                                                |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_9.pt_ret_357/D                                                                                                               | sr_p.sr_2_15.sector_ret_99/D                                                                                            |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #4
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #4                                                              |                                                              WorstPath from Dst                                                             |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                             3.125 |                                                                                                                                       3.125 |
| Path Delay                |               0.544 |                                                                                                                            10.160 |                                                                                                                                      10.037 |
| Logic Delay               | 0.096(18%)          | 3.011(30%)                                                                                                                        | 3.079(31%)                                                                                                                                  |
| Net Delay                 | 0.448(82%)          | 7.149(70%)                                                                                                                        | 6.958(69%)                                                                                                                                  |
| Clock Skew                |              -0.130 |                                                                                                                            -0.086 |                                                                                                                                      -0.137 |
| Slack                     |               2.443 |                                                                                                                            -7.129 |                                                                                                                                      -7.057 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                                             |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                          | 11% x 1%                                                                                                                                    |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                   1 |                                                                                                                               162 |                                                                                                                                         169 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                                |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                                          26 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT4 LUT6 FDRE | FDRE LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                               | clk                                                                                                                                         |
| End Point Clock           | clk                 | clk                                                                                                                               | clk                                                                                                                                         |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                                                        |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                                                        |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| High Fanout               |                   1 |                                                                                                                                31 |                                                                                                                                          17 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                               | sr_p.sr_1_15.pt_ret_2874/C                                                                                                                  |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_15.pt_ret_2874/D                                                                                                        | sr_p.sr_2_15.sector_ret_99/D                                                                                                                |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #5
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #5                                                              |                                                              WorstPath from Dst                                                             |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                             3.125 |                                                                                                                                       3.125 |
| Path Delay                |               0.544 |                                                                                                                            10.157 |                                                                                                                                      10.077 |
| Logic Delay               | 0.096(18%)          | 2.764(28%)                                                                                                                        | 3.093(31%)                                                                                                                                  |
| Net Delay                 | 0.448(82%)          | 7.393(72%)                                                                                                                        | 6.984(69%)                                                                                                                                  |
| Clock Skew                |              -0.130 |                                                                                                                            -0.083 |                                                                                                                                      -0.141 |
| Slack                     |               2.443 |                                                                                                                            -7.123 |                                                                                                                                      -7.101 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                                             |
| Bounding Box Size         | 1% x 0%             | 11% x 1%                                                                                                                          | 9% x 1%                                                                                                                                     |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                                                      |
| Cumulative Fanout         |                   1 |                                                                                                                               154 |                                                                                                                                         182 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                                |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                                          26 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                                          26 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT5 LUT6 LUT6 LUT5 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                               | clk                                                                                                                                         |
| End Point Clock           | clk                 | clk                                                                                                                               | clk                                                                                                                                         |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                                                        |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                                                        |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| High Fanout               |                   1 |                                                                                                                                31 |                                                                                                                                          17 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                                           0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                      |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                      |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                               | sr_p.sr_1_15.pt_ret_2921/C                                                                                                                  |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_15.pt_ret_2921/D                                                                                                        | sr_p.sr_2_15.sector_ret_99/D                                                                                                                |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #6
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #6                                                                |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                  3.125 |                                                                                                                                  3.125 |
| Path Delay                |               0.544 |                                                                                                                                 10.229 |                                                                                                                                  9.508 |
| Logic Delay               | 0.096(18%)          | 3.236(32%)                                                                                                                             | 3.036(32%)                                                                                                                             |
| Net Delay                 | 0.448(82%)          | 6.993(68%)                                                                                                                             | 6.472(68%)                                                                                                                             |
| Clock Skew                |              -0.130 |                                                                                                                                 -0.010 |                                                                                                                                 -0.231 |
| Slack                     |               2.443 |                                                                                                                                 -7.122 |                                                                                                                                 -6.622 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                               | 9% x 1%                                                                                                                                |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                    167 |                                                                                                                                    165 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                     25 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                    | clk                                                                                                                                    |
| End Point Clock           | clk                 | clk                                                                                                                                    | clk                                                                                                                                    |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                                     17 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                    | sr_p.sr_1_9.roi_ret_418/C                                                                                                              |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_9.roi_ret_418/D                                                                                                              | sr_p.sr_2_15.sector_ret_99/D                                                                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #7
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                 Path #7                                                                |      WorstPath from Dst      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
| Requirement               |               3.125 |                                                                                                                                  3.125 |                        3.125 |
| Path Delay                |               0.544 |                                                                                                                                 10.101 |                        2.011 |
| Logic Delay               | 0.096(18%)          | 3.133(32%)                                                                                                                             | 0.310(16%)                   |
| Net Delay                 | 0.448(82%)          | 6.968(68%)                                                                                                                             | 1.701(84%)                   |
| Clock Skew                |              -0.130 |                                                                                                                                 -0.132 |                       -0.097 |
| Slack                     |               2.443 |                                                                                                                                 -7.116 |                        1.008 |
| Timing Exception          |                     |                                                                                                                                        |                              |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                               | 7% x 2%                      |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                       |
| Cumulative Fanout         |                   1 |                                                                                                                                    173 |                           11 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                            0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                            0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                            0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                            0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                 |
| Logic Levels              |                   0 |                                                                                                                                     25 |                            2 |
| Routes                    |                   1 |                                                                                                                                     25 |                            2 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT6 LUT6 FDRE          |
| Start Point Clock         | clk                 | clk                                                                                                                                    | clk                          |
| End Point Clock           | clk                 | clk                                                                                                                                    | clk                          |
| DSP Block                 | None                | None                                                                                                                                   | None                         |
| BRAM                      | None                | None                                                                                                                                   | None                         |
| IO Crossings              |                   0 |                                                                                                                                      0 |                            3 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                            0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                            0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                            9 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                            0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                            0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                       |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                       |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                    | sr_p.sr_1_15.pt_ret_3074_1/C |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_15.pt_ret_3074_1/D                                                                                                           | sr_p.sr_2_7.sector[1]/D      |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #8
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #8                                                              |    WorstPath from Dst    |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------+
| Requirement               |               3.125 |                                                                                                                             3.125 |                    3.125 |
| Path Delay                |               0.544 |                                                                                                                            10.086 |                    3.957 |
| Logic Delay               | 0.096(18%)          | 2.977(30%)                                                                                                                        | 0.457(12%)               |
| Net Delay                 | 0.448(82%)          | 7.109(70%)                                                                                                                        | 3.500(88%)               |
| Clock Skew                |              -0.130 |                                                                                                                            -0.141 |                   -0.089 |
| Slack                     |               2.443 |                                                                                                                            -7.110 |                   -0.930 |
| Timing Exception          |                     |                                                                                                                                   |                          |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                          | 6% x 1%                  |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                   |
| Cumulative Fanout         |                   1 |                                                                                                                               161 |                       19 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                        0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                        0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                        0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                        0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed             |
| Logic Levels              |                   0 |                                                                                                                                24 |                        3 |
| Routes                    |                   1 |                                                                                                                                24 |                        3 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT4 FDRE | FDRE LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                               | clk                      |
| End Point Clock           | clk                 | clk                                                                                                                               | clk                      |
| DSP Block                 | None                | None                                                                                                                              | None                     |
| BRAM                      | None                | None                                                                                                                              | None                     |
| IO Crossings              |                   0 |                                                                                                                                 0 |                        3 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                        0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                        0 |
| High Fanout               |                   1 |                                                                                                                                31 |                       16 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                        0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                        0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                   |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                   |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                               | sr_p.sr_1_7.pt_ret_109/C |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_7.pt_ret_109/D                                                                                                          | sr_p.sr_2_7.pt[3]/D      |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+--------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #9
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                              Path #9                                                              |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                             3.125 |                                                                                                                                  3.125 |
| Path Delay                |               0.544 |                                                                                                                            10.148 |                                                                                                                                  9.526 |
| Logic Delay               | 0.096(18%)          | 2.983(30%)                                                                                                                        | 3.145(34%)                                                                                                                             |
| Net Delay                 | 0.448(82%)          | 7.165(70%)                                                                                                                        | 6.381(66%)                                                                                                                             |
| Clock Skew                |              -0.130 |                                                                                                                            -0.077 |                                                                                                                                 -0.147 |
| Slack                     |               2.443 |                                                                                                                            -7.108 |                                                                                                                                 -6.556 |
| Timing Exception          |                     |                                                                                                                                   |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                          | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                            | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                               162 |                                                                                                                                    155 |
| Fixed Loc                 |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                      | Safely Timed                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                24 |                                                                                                                                     25 |
| Routes                    |                   1 |                                                                                                                                24 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT6 LUT5 LUT5 LUT6 LUT6 LUT6 LUT5 LUT6 LUT5 LUT6 LUT6 FDRE | FDRE LUT5 LUT5 LUT6 LUT5 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                               | clk                                                                                                                                    |
| End Point Clock           | clk                 | clk                                                                                                                               | clk                                                                                                                                    |
| DSP Block                 | None                | None                                                                                                                              | None                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                              | None                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                31 |                                                                                                                                     17 |
| Dont Touch                |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                 0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                            | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                            | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                               | sr_p.sr_1_7.pt_ret_104_1/C                                                                                                             |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_7.pt_ret_104_1/D                                                                                                        | sr_p.sr_2_15.sector_ret_99/D                                                                                                           |
+---------------------------+---------------------+-----------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


Setup Characteristics for Path #10
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |   WorstPath to Src  |                                                                Path #10                                                                |                                                           WorstPath from Dst                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               |               3.125 |                                                                                                                                  3.125 |                                                                                                                                  3.125 |
| Path Delay                |               0.544 |                                                                                                                                 10.090 |                                                                                                                                  9.686 |
| Logic Delay               | 0.096(18%)          | 3.079(31%)                                                                                                                             | 2.979(31%)                                                                                                                             |
| Net Delay                 | 0.448(82%)          | 7.011(69%)                                                                                                                             | 6.707(69%)                                                                                                                             |
| Clock Skew                |              -0.130 |                                                                                                                                 -0.128 |                                                                                                                                 -0.104 |
| Slack                     |               2.443 |                                                                                                                                 -7.101 |                                                                                                                                 -6.674 |
| Timing Exception          |                     |                                                                                                                                        |                                                                                                                                        |
| Bounding Box Size         | 1% x 0%             | 10% x 1%                                                                                                                               | 11% x 1%                                                                                                                               |
| Clock Region Distance     | (0, 0)              | (0, 1)                                                                                                                                 | (0, 0)                                                                                                                                 |
| Cumulative Fanout         |                   1 |                                                                                                                                    170 |                                                                                                                                    163 |
| Fixed Loc                 |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Fixed Route               |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Hold Fix Detour           |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Combined LUT Pairs        |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Clock Relationship        | Safely Timed        | Safely Timed                                                                                                                           | Safely Timed                                                                                                                           |
| Logic Levels              |                   0 |                                                                                                                                     25 |                                                                                                                                     25 |
| Routes                    |                   1 |                                                                                                                                     25 |                                                                                                                                     25 |
| Logical Path              | FDRE FDRE           | FDRE LUT4 LUT5 LUT6 LUT6 LUT6 LUT5 LUT3 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT4 LUT6 LUT4 LUT5 LUT6 LUT5 LUT6 LUT5 LUT5 LUT6 FDRE | FDRE LUT6 LUT4 LUT5 LUT6 LUT6 LUT4 LUT5 LUT5 LUT5 LUT3 LUT6 LUT3 LUT6 LUT6 LUT5 LUT6 LUT6 LUT6 LUT2 LUT6 LUT6 LUT6 LUT6 LUT6 LUT6 FDRE |
| Start Point Clock         | clk                 | clk                                                                                                                                    | clk                                                                                                                                    |
| End Point Clock           | clk                 | clk                                                                                                                                    | clk                                                                                                                                    |
| DSP Block                 | None                | None                                                                                                                                   | None                                                                                                                                   |
| BRAM                      | None                | None                                                                                                                                   | None                                                                                                                                   |
| IO Crossings              |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| SLR Crossings             |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| PBlocks                   |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| High Fanout               |                   1 |                                                                                                                                     31 |                                                                                                                                     17 |
| Dont Touch                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Mark Debug                |                   0 |                                                                                                                                      0 |                                                                                                                                      0 |
| Start Point Pin Primitive | FDRE/C              | FDRE/C                                                                                                                                 | FDRE/C                                                                                                                                 |
| End Point Pin Primitive   | FDRE/D              | FDRE/D                                                                                                                                 | FDRE/D                                                                                                                                 |
| Start Point Pin           | sr_p.sr_15[68]/C    | muon_cand_4.pt[0]/C                                                                                                                    | sr_p.sr_1_15.pt_ret_3074_1_1/C                                                                                                         |
| End Point Pin             | muon_cand_4.pt[0]/D | sr_p.sr_1_15.pt_ret_3074_1_1/D                                                                                                         | sr_p.sr_2_15.sector_ret_99/D                                                                                                           |
+---------------------------+---------------------+----------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (3842, 1864)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+---+----+----+---+----+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+
| End Point Clock | Requirement |  0  | 1 |  2 |  3 | 4 |  5 |  6 |  7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | 17 | 18 | 19 | 20 | 21 |  22 |  23 | 24 | 25 | 26 |
+-----------------+-------------+-----+---+----+----+---+----+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+
| clk             | 3.125ns     | 367 | 8 | 10 | 27 | 2 | 14 | 13 | 13 | 7 | 9 |  5 | 26 |  4 |  6 |  5 | 16 |  7 |  5 | 26 |  3 | 18 | 50 | 115 | 122 | 72 | 37 | 13 |
+-----------------+-------------+-----+---+----+----+---+----+----+----+---+---+----+----+----+----+----+----+----+----+----+----+----+----+-----+-----+----+----+----+
* Columns represents the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Complexity Characteristics (Cells)
-------------------------------------

+------------------+--------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
|     Instance     |                      Module                      | Rent | Average Fanout | Total Instances |   LUT1  |   LUT2   |    LUT3   |    LUT4    |     LUT5    |     LUT6    | Memory LUT | DSP | RAMB | MUXF | URAM |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
| (top)            |                                          wrapper | 0.34 |           2.70 |           16000 | 0(0.0%) | 74(1.2%) | 179(2.9%) | 666(10.8%) | 1563(25.3%) | 3705(59.9%) |          0 |   0 |    0 |    0 |    0 |
|  muon_sorter_1   | muon_sorter_I016_O016_D002-freq320retfan16_rev_1 | 0.83 |           4.23 |            7377 | 0(0.0%) | 73(1.2%) | 179(2.9%) |  581(9.5%) | 1563(25.6%) | 3705(60.7%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_i |                              shift_reg_tap_256_4 | 0.00 |           1.00 |            3840 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
|  shift_reg_tap_o |                            shift_reg_tap_256_4_0 | 0.00 |           1.00 |            3840 | 0(0.0%) |  0(0.0%) |   0(0.0%) |    0(0.0%) |     0(0.0%) |     0(0.0%) |          0 |   0 |    0 |    0 |    0 |
+------------------+--------------------------------------------------+------+----------------+-----------------+---------+----------+-----------+------------+-------------+-------------+------------+-----+------+------+------+
* Complexity Ranges 
** 0.0 - 0.3 -> Very Low, 0.3 - 0.5 -> low, 0.5 - 0.65 -> normal,  0.65 - 0.85 -> high, 0.85 - 1.0 -> very high
*** -* -> Not computable as cell size is very small


4. Placed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |       Congestion Window       |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     |                3 |       109% | (CLEM_X67Y375,CLEL_R_X70Y382) | wrapper(100%) |            0% |       5.34115 | 98%          | 0%         |   3% |   0% | 0%   | NA   | 0%  |    0% |  0% |
| East      |                2 |       133% | (CLEM_X65Y371,CLEL_R_X66Y374) | wrapper(100%) |            0% |       5.17188 | 97%          | 0%         |  26% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                3 |       101% | (CLEM_X63Y359,CLEL_R_X66Y366) | wrapper(100%) |            0% |       5.26563 | 99%          | 0%         |   2% |   0% | NA   | NA   | 0%  |    0% |  0% |
| West      |                3 |       102% | (CLEM_X60Y358,CLEM_X64Y365)   | wrapper(100%) |            0% |       5.20089 | 97%          | 0%         |   0% |   0% | NA   | 0%   | NA  |    0% |  0% |
+-----------+------------------+------------+-------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


5. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction |  Type  | Congestion Level | Percentage Tiles |        Congestion Window        |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| North     | Global |                3 |           0.038% | (CLEM_X64Y360,CLEM_X67Y367)     | wrapper(100%) |            0% |       5.22917 | 100%         | 0%         |   4% |   0% | NA   | NA   | 0%  |    0% |  0% |
| South     | Global |                4 |           0.163% | (CLEM_X60Y360,CLEM_X67Y383)     | wrapper(100%) |            0% |        5.2947 | 99%          | 0%         |   8% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| East      | Global |                4 |           0.130% | (CLEM_X58Y363,CLEM_X65Y378)     | wrapper(100%) |            0% |       5.22443 | 96%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| West      | Global |                4 |           0.175% | (CLEM_X61Y355,CLEL_R_X68Y386)   | wrapper(100%) |            0% |       4.98351 | 93%          | 0%         |  13% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| South     | Long   |                1 |           0.006% | (CLEM_X64Y359,CLEM_X64Y360)     | wrapper(100%) |            0% |        5.5625 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
| East      | Long   |                2 |           0.028% | (CLEM_X60Y371,CLEM_X61Y376)     | wrapper(100%) |            0% |       5.36806 | 100%         | 0%         |   7% |   0% | NA   | NA   | NA  |    0% |  0% |
| West      | Long   |                1 |           0.003% | (CLEM_X65Y371,CLEM_X65Y372)     | wrapper(100%) |            0% |           5.5 | 100%         | 0%         |  15% |   0% | NA   | NA   | NA  |    0% |  0% |
| North     | Short  |                4 |           0.120% | (CLEM_X60Y356,CLEM_X67Y379)     | wrapper(100%) |            0% |        5.0691 | 95%          | 0%         |  10% |   0% | NA   | 0%   | 0%  |    0% |  0% |
| South     | Short  |                5 |           0.319% | (NULL_X354Y369,CLEM_X73Y387)    | wrapper(100%) |            0% |       4.25576 | 79%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| East      | Short  |                5 |           0.285% | (CLEL_R_X53Y356,CLEL_R_X68Y387) | wrapper(100%) |            0% |       3.50888 | 65%          | 0%         |   9% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
| West      | Short  |                5 |           0.321% | (CLEM_X57Y355,CLEL_R_X72Y386)   | wrapper(100%) |            0% |       4.02658 | 75%          | 0%         |  14% |   0% | 0%   | 0%   | 0%  |    0% |  0% |
+-----------+--------+------------------+------------------+---------------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+


6. Routed Maximum Level Congestion Reporting
--------------------------------------------

+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| Direction | Congestion Level | Congestion |      Congestion Window      |   Cell Names  | Combined LUTs | Avg LUT Input | LUT as logic | Lut Memory | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
| South     |                0 |        91% | (CLEM_X67Y362,CLEM_X67Y362) | wrapper(100%) |            0% |         5.125 | 100%         | 0%         |  12% |   0% | NA   | NA   | NA  |    0% |  0% |
| South     |                0 |        85% | (CLEM_X66Y361,CLEM_X66Y361) | wrapper(100%) |            0% |         4.875 | 100%         | 0%         |   0% |   0% | NA   | NA   | NA  |    0% |  0% |
+-----------+------------------+------------+-----------------------------+---------------+---------------+---------------+--------------+------------+------+------+------+------+-----+-------+-----+
* Congested regions with less than 85% congestion are not reported.


7. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+-------------+-------------+-------------+
| Cell Names | Number of Nets crossing SLR | 0 - 1 Cuts  | 0 - 2 Cuts  | 1 - 2 Cuts  |
+------------+-----------------------------+-------------+-------------+-------------+
* Information not available. There are no nets crossing SLRs.


8. Placed Tile Based Congestion Metric (Vertical)
-------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X65Y382 | 386             | 536          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y360   | 384             | 558          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y361   | 384             | 557          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X65Y362   | 384             | 556          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X64Y362   | 380             | 556          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y361 | 379             | 557          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X66Y381   | 389             | 537          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X66Y382   | 389             | 536          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y362 | 379             | 556          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X64Y361   | 380             | 557          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


9. Placed Tile Based Congestion Metric (Horizontal)
---------------------------------------------------

+----------------+-----------------+--------------+----------------------+---------------+---------------------+
|    Tile Name   | RPM Grid Column | RPM Grid Row | Congestion in Window |   Cell Names  | Placer Max Overlap? |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+
| CLEL_R_X66Y370 | 391             | 548          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y372 | 391             | 546          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X63Y373 | 379             | 545          | 41%                  | wrapper(100%) | Y                   |
| CLEM_X66Y372   | 389             | 546          | 41%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y369 | 391             | 549          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X66Y373 | 391             | 545          | 40%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y373 | 386             | 545          | 40%                  | wrapper(100%) | Y                   |
| CLEM_X64Y372   | 380             | 546          | 39%                  | wrapper(100%) | Y                   |
| CLEL_R_X65Y372 | 386             | 546          | 39%                  | wrapper(100%) | Y                   |
| CLEM_X60Y385   | 363             | 533          | 39%                  | wrapper(100%) | Y                   |
+----------------+-----------------+--------------+----------------------+---------------+---------------------+


