# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_microblaze_0_0/sim/mbdesign_microblaze_0_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_dlmb_v10_0/sim/mbdesign_dlmb_v10_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_ilmb_v10_0/sim/mbdesign_ilmb_v10_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_dlmb_bram_if_cntlr_0/sim/mbdesign_dlmb_bram_if_cntlr_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_ilmb_bram_if_cntlr_0/sim/mbdesign_ilmb_bram_if_cntlr_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_microblaze_0_axi_intc_0/sim/mbdesign_microblaze_0_axi_intc_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_mdm_1_0/sim/mbdesign_mdm_1_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_rst_clk_wiz_1_100M_0/sim/mbdesign_rst_clk_wiz_1_100M_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_mii_to_rmii_0_0/sim/mbdesign_mii_to_rmii_0_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_axi_uartlite_0_0/sim/mbdesign_axi_uartlite_0_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_axi_ethernetlite_0_0/sim/mbdesign_axi_ethernetlite_0_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_axi_timer_0_0/sim/mbdesign_axi_timer_0_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_axi_smc_0/bd_0/ip/ip_1/sim/bd_226e_psr0_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_axi_smc_0/bd_0/ip/ip_2/sim/bd_226e_psr_aclk_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_axi_smc_0/bd_0/ip/ip_3/sim/bd_226e_psr_aclk1_0.vhd" \
"../../../../majorproject.ip_user_files/bd/mbdesign/ip/mbdesign_rst_mig_7series_0_81M_0/sim/mbdesign_rst_mig_7series_0_81M_0.vhd" \

# Do not sort compile order
nosort
