Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Sun Aug  2 12:13:17 2020
| Host         : DESKTOP-CLO8L8L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a200t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    49 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              96 |           27 |
| No           | No                    | Yes                    |              17 |            6 |
| No           | Yes                   | No                     |              25 |           14 |
| Yes          | No                    | No                     |               3 |            1 |
| Yes          | No                    | Yes                    |              50 |           18 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|            Clock Signal            |                 Enable Signal                 |             Set/Reset Signal            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+
|  Inst_clock_manager/inst/clk_pixel | Inst_hdmi/Inst_timing_memory/Inst_ram_R/en_rd |                                         |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                     |                                               |                                         |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG                     |                                               | Inst_hdmi/Inst_timing_memory/rst        |                2 |              4 |         2.00 |
|  Inst_clock_manager/inst/clk_dvi   |                                               | Inst_hdmi/Inst_dvi/shift_red[9]_i_1_n_0 |                4 |              6 |         1.50 |
|  Inst_clock_manager/inst/clk_pixel | Inst_hdmi/Inst_timing_memory/n[vCounter]      | Inst_hdmi/Inst_timing_memory/rst        |                4 |             10 |         2.50 |
|  Inst_clock_manager/inst/clk_pixel |                                               | Inst_hdmi/Inst_timing_memory/rst        |                4 |             13 |         3.25 |
|  clk_IBUF_BUFG                     | tCount                                        | Inst_hdmi/Inst_timing_memory/rst        |                5 |             14 |         2.80 |
|  Inst_clock_manager/inst/clk_pixel |                                               | Inst_hdmi/Inst_timing_memory/p_1_in[0]  |               10 |             19 |         1.90 |
|  clk_IBUF_BUFG                     | addr[18]_i_1_n_0                              | Inst_hdmi/Inst_timing_memory/rst        |                9 |             26 |         2.89 |
|  Inst_clock_manager/inst/clk_dvi   |                                               |                                         |                7 |             34 |         4.86 |
|  Inst_clock_manager/inst/clk_pixel |                                               |                                         |               18 |             59 |         3.28 |
+------------------------------------+-----------------------------------------------+-----------------------------------------+------------------+----------------+--------------+


