PADS Layout ECO Generator (Version 6.4v) 2/5/2015 4:12:02 PM
Copyright (c) 2003 - 2008 Mentor Graphics Corp. - All rights reserved
Command line arguments:  -e C:\Users\kyler.callahan\Documents\work\MCollar_v1\0Schematic\MCollar_v1\Log Files\ECOGEN.ERR -r p -a PCB,PART,NET,PIN
3 msec
1 msec
Reading the OLD DESIGN
There are 87 parts in the design
There are 49 signals in the design
There are 255 pins in the design
6 msec
Reading the NEW DESIGN
WARNING: Signal TXD_GPS_TO_FPGA has 1 pins
WARNING: Signal TIMEPULSE_GPS_TO_FPGA has 1 pins
WARNING: Signal SOLAR_PGOOD_TO_CPLD has 1 pins
WARNING: Signal SOLAR_CTRL_SHDN_N has 1 pins
WARNING: Signal SOLAR_CTRL_ON_TO_CPLD has 1 pins
WARNING: Signal SDCARD_DI_DAT2_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DI_DAT1_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DI_DAT0_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DI_CMD_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DI_CLK_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DI_CD_DAT3_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DAT2_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DAT1_TO_FPGA has 1 pins
WARNING: Signal SDCARD_DAT0_TO_FPGA has 1 pins
WARNING: Signal SDCARD_CMD_TO_FPGA has 1 pins
WARNING: Signal SDCARD_CLK_TO_FPGA has 1 pins
WARNING: Signal SDCARD_CD_DAT3_TO_FPGA has 1 pins
WARNING: Signal RXD_GPS_TO_FPGA has 1 pins
WARNING: Signal RTC_ALARM_TO_CPLD has 1 pins
WARNING: Signal MRAM_WP_N_TO_FPGA has 1 pins
WARNING: Signal MRAM_SO_TO_FPGA has 1 pins
WARNING: Signal MRAM_SI_TO_FPGA has 1 pins
WARNING: Signal MRAM_SCK_TO_FPGA has 1 pins
WARNING: Signal MRAM_CS_N_TO_FPGA has 1 pins
WARNING: Signal MRAM_CNTRL_TO_CPLD has 1 pins
WARNING: Signal MIC_R_CNTRL_TO_CPLD has 1 pins
WARNING: Signal MIC_L_CNTRL_TO_CPLD has 1 pins
WARNING: Signal MIC_DATA_R has 1 pins
WARNING: Signal MIC_DATA_L has 1 pins
WARNING: Signal LS_3P3V_CNTRL_TO_CPLD has 1 pins
WARNING: Signal LS_1P8V_CNTRL_TO_CPLD has 1 pins
WARNING: Signal INTERNAL_THERM has 1 pins
WARNING: Signal IM_SPI_SDI_TO_FPGA has 1 pins
WARNING: Signal IM_SPI_SCLK_TO_FPGA has 1 pins
WARNING: Signal IM_SDO_M_TO_FPGA has 1 pins
WARNING: Signal IM_SDO_A_G_TO_FPGA has 1 pins
WARNING: Signal IM_INT_M_TO_FPGA has 1 pins
WARNING: Signal IM_INT2_A_G_TO_FPGA has 1 pins
WARNING: Signal IM_INT1_A_G_TO_FPGA has 1 pins
WARNING: Signal IM_DRDY_M_TO_FPGA has 1 pins
WARNING: Signal IM_CS_M_TO_FPGA has 1 pins
WARNING: Signal IM_CS_A_G_TO_FPGA has 1 pins
WARNING: Signal IM_2P5V_TO_CPLD has 1 pins
WARNING: Signal IM_1P8V_TO_CPLD has 1 pins
WARNING: Signal GPS_CNTRL_TO_CPLD has 1 pins
WARNING: Signal EXTINT_GPS_TO_FPGA has 1 pins
WARNING: Signal DATA_TX_CNTRL_TO_CPLD has 1 pins
WARNING: Signal BAT_LOW_TO_CPLD has 1 pins
WARNING: Signal BAT_HIGH_TO_CPLD has 1 pins
WARNING: Signal BATT_GD_N_TO_CPLD has 1 pins
WARNING: Signal AUX_VCC has 1 pins
There are 87 parts in the design
There are 100 signals in the design
There are 306 pins in the design
2 msec
Final cost=880
Partitioning - 2 msec
Final Matching - 1 msec
Deleted pins: 0,  Added pins: 51
