{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1751465685823 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1751465685823 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1751465686077 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1751465686077 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv " "Source file: C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1751465686343 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1751465686343 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1751465686735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751465686740 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 11:14:46 2025 " "Processing started: Wed Jul 02 11:14:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751465686740 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465686740 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465686740 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testevram.qip " "Tcl Script File testevram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testevram.qip " "set_global_assignment -name QIP_FILE testevram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1751465686934 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1751465686934 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1751465687413 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ULA.v " "Can't analyze file -- file ULA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694561 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "BancoRegistradores.v " "Can't analyze file -- file BancoRegistradores.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694566 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "dados_RAM.v " "Can't analyze file -- file dados_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694571 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "instrucoes_RAM.v " "Can't analyze file -- file instrucoes_RAM.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694576 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "PC.v " "Can't analyze file -- file PC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694582 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "UC.v " "Can't analyze file -- file UC.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694587 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "extensor_Bit.v " "Can't analyze file -- file extensor_Bit.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694592 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "controle_ULA.v " "Can't analyze file -- file controle_ULA.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694600 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mux_Mem.v " "Can't analyze file -- file mux_Mem.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694605 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste\[.v " "Can't analyze file -- file teste\[.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694612 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.v " "Can't analyze file -- file teste.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694618 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "teste.vhd " "Can't analyze file -- file teste.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694623 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "saidaDados.v " "Can't analyze file -- file saidaDados.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694628 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "entradaDados.v " "Can't analyze file -- file entradaDados.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694633 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "display7seg.v " "Can't analyze file -- file display7seg.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465694638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contato1.vhd 0 0 " "Found 0 design units, including 0 entities, in source file contato1.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465695007 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "contato1.v " "Can't analyze file -- file contato1.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695012 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "displayLCD.v " "Can't analyze file -- file displayLCD.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695017 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "Reset_Delay.v " "Can't analyze file -- file Reset_Delay.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695022 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LCD_TEST.v " "Can't analyze file -- file LCD_TEST.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695027 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_sync.v " "Can't analyze file -- file vga_sync.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695032 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "vga_test.v " "Can't analyze file -- file vga_test.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695037 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "ps2_receiver.v " "Can't analyze file -- file ps2_receiver.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465695059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "framebuffer.v 1 1 " "Found 1 design units, including 1 entities, in source file framebuffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBuffer " "Found entity 1: FrameBuffer" {  } { { "FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465695067 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "red_screen.v " "Can't analyze file -- file red_screen.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.v 1 1 " "Found 1 design units, including 1 entities, in source file vram.v" { { "Info" "ISGN_ENTITY_NAME" "1 VRAM " "Found entity 1: VRAM" {  } { { "VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465695079 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "game_process.v " "Can't analyze file -- file game_process.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1751465695084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "random_enemy.sv 1 1 " "Found 1 design units, including 1 entities, in source file random_enemy.sv" { { "Info" "ISGN_ENTITY_NAME" "1 random_enemy " "Found entity 1: random_enemy" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465695090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronizer.sv 1 1 " "Found 1 design units, including 1 entities, in source file synchronizer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 synchronizer " "Found entity 1: synchronizer" {  } { { "synchronizer.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/synchronizer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465695096 ""}
{ "Warning" "WSGN_SEARCH_FILE" "teste.sv 1 1 " "Using design file teste.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 teste " "Found entity 1: teste" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695401 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "teste.sv(97) " "Verilog HDL Instantiation warning at teste.sv(97): instance has no name" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 97 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1751465695401 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "teste " "Elaborating entity \"teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1751465695405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "synchronizer synchronizer:sync_inst " "Elaborating entity \"synchronizer\" for hierarchy \"synchronizer:sync_inst\"" {  } { { "teste.sv" "sync_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695430 ""}
{ "Warning" "WSGN_SEARCH_FILE" "contato1.sv 1 1 " "Using design file contato1.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 contato1 " "Found entity 1: contato1" {  } { { "contato1.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695452 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695452 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "contato1 " "Found the following files while searching for definition of entity \"contato1\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "contato1.vhd " "File: contato1.vhd" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1751465695452 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1751465695452 "|teste|contato1:C1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contato1 contato1:C1 " "Elaborating entity \"contato1\" for hierarchy \"contato1:C1\"" {  } { { "teste.sv" "C1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695454 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 contato1.sv(15) " "Verilog HDL assignment warning at contato1.sv(15): truncated value with size 32 to match size of target (28)" {  } { { "contato1.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695455 "|teste|contato1:C1"}
{ "Warning" "WSGN_SEARCH_FILE" "pc.sv 1 1 " "Using design file pc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "pc.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/pc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695484 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "teste.sv" "PC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695488 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "programaAtual pc.sv(23) " "Verilog HDL or VHDL warning at pc.sv(23): object \"programaAtual\" assigned a value but never read" {  } { { "pc.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/pc.sv" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695492 "|teste|PC:PC"}
{ "Warning" "WSGN_SEARCH_FILE" "entradadados.sv 1 1 " "Using design file entradadados.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 entradaDados " "Found entity 1: entradaDados" {  } { { "entradadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/entradadados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695517 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "entradaDados entradaDados:comb_5 " "Elaborating entity \"entradaDados\" for hierarchy \"entradaDados:comb_5\"" {  } { { "teste.sv" "comb_5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695519 ""}
{ "Warning" "WSGN_SEARCH_FILE" "instrucoes_ram.sv 1 1 " "Using design file instrucoes_ram.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 instrucoes_RAM " "Found entity 1: instrucoes_RAM" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695542 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instrucoes_RAM instrucoes_RAM:INST " "Elaborating entity \"instrucoes_RAM\" for hierarchy \"instrucoes_RAM:INST\"" {  } { { "teste.sv" "INST" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695572 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "65 0 199 instrucoes_ram.sv(26) " "Verilog HDL warning at instrucoes_ram.sv(26): number of words (65) in memory file does not match the number of elements in the address range \[0:199\]" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 26 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751465695573 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "99 200 399 instrucoes_ram.sv(28) " "Verilog HDL warning at instrucoes_ram.sv(28): number of words (99) in memory file does not match the number of elements in the address range \[200:399\]" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 28 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751465695573 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 400 599 instrucoes_ram.sv(30) " "Verilog HDL warning at instrucoes_ram.sv(30): number of words (20) in memory file does not match the number of elements in the address range \[400:599\]" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 30 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751465695574 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 600 799 instrucoes_ram.sv(32) " "Verilog HDL warning at instrucoes_ram.sv(32): number of words (20) in memory file does not match the number of elements in the address range \[600:799\]" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 32 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1751465695574 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 instrucoes_ram.sv(13) " "Net \"rom.data_a\" at instrucoes_ram.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751465695574 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 instrucoes_ram.sv(13) " "Net \"rom.waddr_a\" at instrucoes_ram.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751465695574 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 instrucoes_ram.sv(13) " "Net \"rom.we_a\" at instrucoes_ram.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "instrucoes_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/instrucoes_ram.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1751465695574 "|teste|instrucoes_RAM:INST"}
{ "Warning" "WSGN_SEARCH_FILE" "uc.sv 1 1 " "Using design file uc.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UC " "Found entity 1: UC" {  } { { "uc.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/uc.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695623 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC UC:UC " "Elaborating entity \"UC\" for hierarchy \"UC:UC\"" {  } { { "teste.sv" "UC" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695626 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "uc.sv(47) " "Verilog HDL Case Statement warning at uc.sv(47): incomplete case statement has no default case item" {  } { { "uc.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/uc.sv" 47 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1751465695627 "|teste|UC:UC"}
{ "Warning" "WSGN_SEARCH_FILE" "bancoregistradores.sv 1 1 " "Using design file bancoregistradores.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "bancoregistradores.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/bancoregistradores.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695650 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:BR " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:BR\"" {  } { { "teste.sv" "BR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695653 ""}
{ "Warning" "WSGN_SEARCH_FILE" "extensor_bit.sv 1 1 " "Using design file extensor_bit.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 extensor_Bit " "Found entity 1: extensor_Bit" {  } { { "extensor_bit.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/extensor_bit.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695682 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extensor_Bit extensor_Bit:BIT " "Elaborating entity \"extensor_Bit\" for hierarchy \"extensor_Bit:BIT\"" {  } { { "teste.sv" "BIT" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695684 ""}
{ "Warning" "WSGN_SEARCH_FILE" "controle_ula.sv 1 1 " "Using design file controle_ula.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 controle_ULA " "Found entity 1: controle_ULA" {  } { { "controle_ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/controle_ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695709 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controle_ULA controle_ULA:cULA " "Elaborating entity \"controle_ULA\" for hierarchy \"controle_ULA:cULA\"" {  } { { "teste.sv" "cULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ula.sv 1 1 " "Using design file ula.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695737 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA\"" {  } { { "teste.sv" "ULA" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695739 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ula.sv(29) " "Verilog HDL Case Statement information at ula.sv(29): all case item expressions in this case statement are onehot" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 29 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751465695741 "|teste|ULA:ULA"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "ula.sv(37) " "Verilog HDL Case Statement information at ula.sv(37): all case item expressions in this case statement are onehot" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 37 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1751465695741 "|teste|ULA:ULA"}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "dados_ram.sv(39) " "Verilog HDL Event Control warning at dados_ram.sv(39): event expression contains \"\|\" or \"\|\|\"" {  } { { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 39 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695761 ""}
{ "Warning" "WSGN_SEARCH_FILE" "dados_ram.sv 1 1 " "Using design file dados_ram.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 dados_RAM " "Found entity 1: dados_RAM" {  } { { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695765 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dados_RAM dados_RAM:DADO " "Elaborating entity \"dados_RAM\" for hierarchy \"dados_RAM:DADO\"" {  } { { "teste.sv" "DADO" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695767 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux_mem.sv 1 1 " "Using design file mux_mem.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mux_Mem " "Found entity 1: mux_Mem" {  } { { "mux_mem.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/mux_mem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695793 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_Mem mux_Mem:MUX " "Elaborating entity \"mux_Mem\" for hierarchy \"mux_Mem:MUX\"" {  } { { "teste.sv" "MUX" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695795 ""}
{ "Warning" "WSGN_SEARCH_FILE" "saidadados.sv 1 1 " "Using design file saidadados.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 saidaDados " "Found entity 1: saidaDados" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695832 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695832 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "saidadados.sv(24) " "Verilog HDL or VHDL warning at saidadados.sv(24): conditional expression evaluates to a constant" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 24 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1751465695833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "saidaDados saidaDados:SaidaDados " "Elaborating entity \"saidaDados\" for hierarchy \"saidaDados:SaidaDados\"" {  } { { "teste.sv" "SaidaDados" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695836 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentos saidadados.sv(12) " "Verilog HDL or VHDL warning at saidadados.sv(12): object \"ultSegmentos\" assigned a value but never read" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 12 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "ultSegmentosPrograma saidadados.sv(13) " "Verilog HDL or VHDL warning at saidadados.sv(13): object \"ultSegmentosPrograma\" assigned a value but never read" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidadados.sv(44) " "Verilog HDL assignment warning at saidadados.sv(44): truncated value with size 33 to match size of target (32)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(36) " "Verilog HDL assignment warning at saidadados.sv(36): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(37) " "Verilog HDL assignment warning at saidadados.sv(37): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(38) " "Verilog HDL assignment warning at saidadados.sv(38): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(39) " "Verilog HDL assignment warning at saidadados.sv(39): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(40) " "Verilog HDL assignment warning at saidadados.sv(40): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(41) " "Verilog HDL assignment warning at saidadados.sv(41): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(42) " "Verilog HDL assignment warning at saidadados.sv(42): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(43) " "Verilog HDL assignment warning at saidadados.sv(43): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidadados.sv(69) " "Verilog HDL assignment warning at saidadados.sv(69): truncated value with size 33 to match size of target (32)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(61) " "Verilog HDL assignment warning at saidadados.sv(61): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(62) " "Verilog HDL assignment warning at saidadados.sv(62): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(63) " "Verilog HDL assignment warning at saidadados.sv(63): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(64) " "Verilog HDL assignment warning at saidadados.sv(64): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(65) " "Verilog HDL assignment warning at saidadados.sv(65): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(66) " "Verilog HDL assignment warning at saidadados.sv(66): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(67) " "Verilog HDL assignment warning at saidadados.sv(67): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(68) " "Verilog HDL assignment warning at saidadados.sv(68): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695845 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidadados.sv(87) " "Verilog HDL assignment warning at saidadados.sv(87): truncated value with size 33 to match size of target (32)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(79) " "Verilog HDL assignment warning at saidadados.sv(79): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(80) " "Verilog HDL assignment warning at saidadados.sv(80): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(81) " "Verilog HDL assignment warning at saidadados.sv(81): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(82) " "Verilog HDL assignment warning at saidadados.sv(82): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(83) " "Verilog HDL assignment warning at saidadados.sv(83): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(84) " "Verilog HDL assignment warning at saidadados.sv(84): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(85) " "Verilog HDL assignment warning at saidadados.sv(85): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(86) " "Verilog HDL assignment warning at saidadados.sv(86): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 saidadados.sv(104) " "Verilog HDL assignment warning at saidadados.sv(104): truncated value with size 33 to match size of target (32)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(96) " "Verilog HDL assignment warning at saidadados.sv(96): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(97) " "Verilog HDL assignment warning at saidadados.sv(97): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(98) " "Verilog HDL assignment warning at saidadados.sv(98): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(99) " "Verilog HDL assignment warning at saidadados.sv(99): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(100) " "Verilog HDL assignment warning at saidadados.sv(100): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(101) " "Verilog HDL assignment warning at saidadados.sv(101): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(102) " "Verilog HDL assignment warning at saidadados.sv(102): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 saidadados.sv(103) " "Verilog HDL assignment warning at saidadados.sv(103): truncated value with size 32 to match size of target (4)" {  } { { "saidadados.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/saidadados.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695846 "|teste|saidaDados:SaidaDados"}
{ "Warning" "WSGN_SEARCH_FILE" "display7seg.sv 1 1 " "Using design file display7seg.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695870 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:Display " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:Display\"" {  } { { "teste.sv" "Display" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695873 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.sv(28) " "Verilog HDL Case Statement warning at display7seg.sv(28): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 28 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751465695874 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.sv(42) " "Verilog HDL Case Statement warning at display7seg.sv(42): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 42 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751465695875 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.sv(56) " "Verilog HDL Case Statement warning at display7seg.sv(56): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 56 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751465695875 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.sv(70) " "Verilog HDL Case Statement warning at display7seg.sv(70): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 70 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751465695875 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.sv(84) " "Verilog HDL Case Statement warning at display7seg.sv(84): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 84 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751465695875 "|teste|display7seg:Display"}
{ "Warning" "WVRFX_L2_VERI_CASE_COND_XZ" "display7seg.sv(98) " "Verilog HDL Case Statement warning at display7seg.sv(98): case item expression never matches the case expression because it contains an 'x' or 'z' value" {  } { { "display7seg.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/display7seg.sv" 98 0 0 } }  } 0 10059 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression because it contains an 'x' or 'z' value" 0 0 "Analysis & Synthesis" 0 -1 1751465695875 "|teste|display7seg:Display"}
{ "Warning" "WSGN_SEARCH_FILE" "red_screen.sv 1 1 " "Using design file red_screen.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 red_screen " "Found entity 1: red_screen" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695899 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "red_screen red_screen:rs " "Elaborating entity \"red_screen\" for hierarchy \"red_screen:rs\"" {  } { { "teste.sv" "rs" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695901 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_X_d red_screen.sv(37) " "Verilog HDL or VHDL warning at red_screen.sv(37): object \"inicio_X_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 37 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695903 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "inicio_Y_d red_screen.sv(38) " "Verilog HDL or VHDL warning at red_screen.sv(38): object \"inicio_Y_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 38 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695903 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_X_d red_screen.sv(39) " "Verilog HDL or VHDL warning at red_screen.sv(39): object \"FB_X_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 39 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695903 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "FB_Y_d red_screen.sv(40) " "Verilog HDL or VHDL warning at red_screen.sv(40): object \"FB_Y_d\" assigned a value but never read" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 40 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465695903 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 8 red_screen.sv(44) " "Verilog HDL assignment warning at red_screen.sv(44): truncated value with size 10 to match size of target (8)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695903 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 red_screen.sv(45) " "Verilog HDL assignment warning at red_screen.sv(45): truncated value with size 10 to match size of target (9)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695903 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.sv(86) " "Verilog HDL assignment warning at red_screen.sv(86): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695904 "|teste|red_screen:rs"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 red_screen.sv(89) " "Verilog HDL assignment warning at red_screen.sv(89): truncated value with size 32 to match size of target (10)" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695904 "|teste|red_screen:rs"}
{ "Warning" "WSGN_SEARCH_FILE" "game_process.sv 1 1 " "Using design file game_process.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 game_process " "Found entity 1: game_process" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465695937 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465695937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game_process red_screen:rs\|game_process:game_process " "Elaborating entity \"game_process\" for hierarchy \"red_screen:rs\|game_process:game_process\"" {  } { { "red_screen.sv" "game_process" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695942 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(138) " "Verilog HDL assignment warning at game_process.sv(138): truncated value with size 32 to match size of target (2)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695948 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 game_process.sv(140) " "Verilog HDL assignment warning at game_process.sv(140): truncated value with size 32 to match size of target (2)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(142) " "Verilog HDL assignment warning at game_process.sv(142): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(167) " "Verilog HDL assignment warning at game_process.sv(167): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(180) " "Verilog HDL assignment warning at game_process.sv(180): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(189) " "Verilog HDL assignment warning at game_process.sv(189): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(191) " "Verilog HDL assignment warning at game_process.sv(191): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(193) " "Verilog HDL assignment warning at game_process.sv(193): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 game_process.sv(199) " "Verilog HDL assignment warning at game_process.sv(199): truncated value with size 32 to match size of target (3)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(201) " "Verilog HDL assignment warning at game_process.sv(201): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(208) " "Verilog HDL assignment warning at game_process.sv(208): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 game_process.sv(219) " "Verilog HDL assignment warning at game_process.sv(219): truncated value with size 32 to match size of target (8)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 game_process.sv(222) " "Verilog HDL assignment warning at game_process.sv(222): truncated value with size 32 to match size of target (26)" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "game_process.sv(231) " "Verilog HDL Case Statement warning at game_process.sv(231): can't check case statement for completeness because the case expression has too many possible states" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 231 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 "|teste|red_screen:rs|game_process:game_process"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "vram_enemy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"vram_enemy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fb_number " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fb_number\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "fb_enemy " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"fb_enemy\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1751465695949 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_enemy red_screen:rs\|game_process:game_process\|random_enemy:re " "Elaborating entity \"random_enemy\" for hierarchy \"red_screen:rs\|game_process:game_process\|random_enemy:re\"" {  } { { "game_process.sv" "re" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695954 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 random_enemy.sv(15) " "Verilog HDL assignment warning at random_enemy.sv(15): truncated value with size 32 to match size of target (8)" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695954 "|teste|red_screen:rs|game_process:game_process|random_enemy:re"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 2 random_enemy.sv(19) " "Verilog HDL assignment warning at random_enemy.sv(19): truncated value with size 8 to match size of target (2)" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465695955 "|teste|red_screen:rs|game_process:game_process|random_enemy:re"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VRAM red_screen:rs\|VRAM:VR " "Elaborating entity \"VRAM\" for hierarchy \"red_screen:rs\|VRAM:VR\"" {  } { { "red_screen.sv" "VR" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465695963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "altsyncram_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696054 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\"" {  } { { "VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696055 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component " "Instantiated megafunction \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file framebuffer_red.mif " "Parameter \"init_file\" = \"framebuffer_red.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 65536 " "Parameter \"numwords_a\" = \"65536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696056 ""}  } { { "VRAM.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/VRAM.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465696056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r9a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r9a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r9a1 " "Found entity 1: altsyncram_r9a1" {  } { { "db/altsyncram_r9a1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696118 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r9a1 red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated " "Elaborating entity \"altsyncram_r9a1\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_k8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_k8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_k8a " "Found entity 1: decode_k8a" {  } { { "db/decode_k8a.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_k8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_k8a red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|decode_k8a:rden_decode " "Elaborating entity \"decode_k8a\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|decode_k8a:rden_decode\"" {  } { { "db/altsyncram_r9a1.tdf" "rden_decode" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_cnb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_cnb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_cnb " "Found entity 1: mux_cnb" {  } { { "db/mux_cnb.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_cnb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696225 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_cnb red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|mux_cnb:mux2 " "Elaborating entity \"mux_cnb\" for hierarchy \"red_screen:rs\|VRAM:VR\|altsyncram:altsyncram_component\|altsyncram_r9a1:auto_generated\|mux_cnb:mux2\"" {  } { { "db/altsyncram_r9a1.tdf" "mux2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_r9a1.tdf" 41 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696230 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vga_test.sv 1 1 " "Using design file vga_test.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_test " "Found entity 1: vga_test" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696434 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465696434 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_test vga_test:inst_vga_test " "Elaborating entity \"vga_test\" for hierarchy \"vga_test:inst_vga_test\"" {  } { { "teste.sv" "inst_vga_test" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Inv_VGA_Clk vga_test.sv(32) " "Verilog HDL or VHDL warning at vga_test.sv(32): object \"Inv_VGA_Clk\" assigned a value but never read" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465696438 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Inv_Slow_Clock vga_test.sv(33) " "Verilog HDL or VHDL warning at vga_test.sv(33): object \"Inv_Slow_Clock\" assigned a value but never read" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465696438 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.sv(102) " "Verilog HDL assignment warning at vga_test.sv(102): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465696438 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.sv(103) " "Verilog HDL assignment warning at vga_test.sv(103): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465696438 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 vga_test.sv(104) " "Verilog HDL assignment warning at vga_test.sv(104): truncated value with size 9 to match size of target (8)" {  } { { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1751465696438 "|teste|vga_test:inst_vga_test"}
{ "Warning" "WSGN_SEARCH_FILE" "vga_sync.sv 1 1 " "Using design file vga_sync.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 vga_sync " "Found entity 1: vga_sync" {  } { { "vga_sync.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696464 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465696464 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_sync vga_test:inst_vga_test\|vga_sync:vga_sync_inst " "Elaborating entity \"vga_sync\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\"" {  } { { "vga_test.sv" "vga_sync_inst" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\"" {  } { { "vga_sync.sv" "vga_pll" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696555 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696556 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component " "Instantiated megafunction \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 143 " "Parameter \"clk0_divide_by\" = \"143\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 49 " "Parameter \"clk0_duty_cycle\" = \"49\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 72 " "Parameter \"clk0_multiply_by\" = \"72\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696557 ""}  } { { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465696557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrameBuffer vga_test:inst_vga_test\|FrameBuffer:FB " "Elaborating entity \"FrameBuffer\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\"" {  } { { "vga_test.sv" "FB" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696653 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\"" {  } { { "FrameBuffer.v" "altsyncram_component" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696668 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\"" {  } { { "FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 90 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696669 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component " "Instantiated megafunction \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 9 " "Parameter \"width_b\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465696669 ""}  } { { "FrameBuffer.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/FrameBuffer.v" 90 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465696669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_aoj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_aoj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_aoj1 " "Found entity 1: altsyncram_aoj1" {  } { { "db/altsyncram_aoj1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_aoj1 vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated " "Elaborating entity \"altsyncram_aoj1\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_lsa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_lsa " "Found entity 1: decode_lsa" {  } { { "db/decode_lsa.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_lsa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_lsa vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_lsa:decode2 " "Elaborating entity \"decode_lsa\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_lsa:decode2\"" {  } { { "db/altsyncram_aoj1.tdf" "decode2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_e8a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_e8a " "Found entity 1: decode_e8a" {  } { { "db/decode_e8a.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/decode_e8a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_e8a vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_e8a:rden_decode_b " "Elaborating entity \"decode_e8a\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|decode_e8a:rden_decode_b\"" {  } { { "db/altsyncram_aoj1.tdf" "rden_decode_b" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696860 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_6nb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_6nb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_6nb " "Found entity 1: mux_6nb" {  } { { "db/mux_6nb.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mux_6nb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465696923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_6nb vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|mux_6nb:mux3 " "Elaborating entity \"mux_6nb\" for hierarchy \"vga_test:inst_vga_test\|FrameBuffer:FB\|altsyncram:altsyncram_component\|altsyncram_aoj1:auto_generated\|mux_6nb:mux3\"" {  } { { "db/altsyncram_aoj1.tdf" "mux3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_aoj1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696928 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ps2_receiver.sv(13) " "Verilog HDL information at ps2_receiver.sv(13): always construct contains both blocking and non-blocking assignments" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1751465696962 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ps2_receiver.sv 1 1 " "Using design file ps2_receiver.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ps2_receiver " "Found entity 1: ps2_receiver" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465696968 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1751465696968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2_receiver ps2_receiver:PS2 " "Elaborating entity \"ps2_receiver\" for hierarchy \"ps2_receiver:PS2\"" {  } { { "teste.sv" "PS2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465696971 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_code ps2_receiver.sv(6) " "Verilog HDL or VHDL warning at ps2_receiver.sv(6): object \"scan_code\" assigned a value but never read" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 6 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465696972 "|teste|ps2_receiver:PS2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scan_ready ps2_receiver.sv(7) " "Verilog HDL or VHDL warning at ps2_receiver.sv(7): object \"scan_ready\" assigned a value but never read" {  } { { "ps2_receiver.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ps2_receiver.sv" 7 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1751465696972 "|teste|ps2_receiver:PS2"}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dados_RAM:DADO\|ram_rtl_0 " "Inferred dual-clock RAM node \"dados_RAM:DADO\|ram_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1751465698378 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "dados_RAM:DADO\|ram_rtl_1 " "Inferred dual-clock RAM node \"dados_RAM:DADO\|ram_rtl_1\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1751465698378 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "instrucoes_RAM:INST\|rom_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"instrucoes_RAM:INST\|rom_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Parameter INIT_FILE set to db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dados_RAM:DADO\|ram_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"dados_RAM:DADO\|ram_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "dados_RAM:DADO\|ram_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"dados_RAM:DADO\|ram_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 10 " "Parameter WIDTHAD_A set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 800 " "Parameter NUMWORDS_A set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 10 " "Parameter WIDTHAD_B set to 10" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 800 " "Parameter NUMWORDS_B set to 800" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "ps2_receiver:PS2\|acoes_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ps2_receiver:PS2\|acoes_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 4 " "Parameter WIDTH_A set to 4" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE CPU.teste0.rtl.mif " "Parameter INIT_FILE set to CPU.teste0.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1751465701119 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701119 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751465701119 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ULA:ULA\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ULA:ULA\|Div0\"" {  } { { "ula.sv" "Div0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "ULA:ULA\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"ULA:ULA\|Mult0\"" {  } { { "ula.sv" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dados_RAM:DADO\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dados_RAM:DADO\|Mult2\"" {  } { { "dados_ram.sv" "Mult2" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "dados_RAM:DADO\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"dados_RAM:DADO\|Mult1\"" {  } { { "dados_ram.sv" "Mult1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 51 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "PC:PC\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"PC:PC\|Mult0\"" {  } { { "pc.sv" "Mult0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/pc.sv" 42 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod9\"" {  } { { "game_process.sv" "Mod9" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 338 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div9\"" {  } { { "game_process.sv" "Div9" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 330 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div7\"" {  } { { "game_process.sv" "Div7" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 314 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod5\"" {  } { { "game_process.sv" "Mod5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 306 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div5\"" {  } { { "game_process.sv" "Div5" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 298 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod3\"" {  } { { "game_process.sv" "Mod3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 290 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div3\"" {  } { { "game_process.sv" "Div3" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 282 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod1\"" {  } { { "game_process.sv" "Mod1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 274 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Div1\"" {  } { { "game_process.sv" "Div1" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 266 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|Mod7\"" {  } { { "game_process.sv" "Mod7" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 322 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|Mod0\"" {  } { { "red_screen.sv" "Mod0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 84 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|random_enemy:re\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|random_enemy:re\|Mod0\"" {  } { { "random_enemy.sv" "Mod0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "red_screen:rs\|game_process:game_process\|random_enemy:re\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"red_screen:rs\|game_process:game_process\|random_enemy:re\|Div0\"" {  } { { "random_enemy.sv" "Div0" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465701122 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1751465701122 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "instrucoes_RAM:INST\|altsyncram:rom_rtl_0 " "Elaborated megafunction instantiation \"instrucoes_RAM:INST\|altsyncram:rom_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465701156 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "instrucoes_RAM:INST\|altsyncram:rom_rtl_0 " "Instantiated megafunction \"instrucoes_RAM:INST\|altsyncram:rom_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif " "Parameter \"INIT_FILE\" = \"db/CPU.ram0_instrucoes_RAM_436a63f4.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701156 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465701156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ea71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ea71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ea71 " "Found entity 1: altsyncram_ea71" {  } { { "db/altsyncram_ea71.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_ea71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|altsyncram:ram_rtl_0 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|altsyncram:ram_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465701264 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|altsyncram:ram_rtl_0 " "Instantiated megafunction \"dados_RAM:DADO\|altsyncram:ram_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701265 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465701265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i5d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i5d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i5d1 " "Found entity 1: altsyncram_i5d1" {  } { { "db/altsyncram_i5d1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_i5d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701323 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|altsyncram:ram_rtl_1 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|altsyncram:ram_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465701365 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|altsyncram:ram_rtl_1 " "Instantiated megafunction \"dados_RAM:DADO\|altsyncram:ram_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 10 " "Parameter \"WIDTHAD_A\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 800 " "Parameter \"NUMWORDS_A\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 10 " "Parameter \"WIDTHAD_B\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 800 " "Parameter \"NUMWORDS_B\" = \"800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701365 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465701365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2vd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2vd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2vd1 " "Found entity 1: altsyncram_2vd1" {  } { { "db/altsyncram_2vd1.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_2vd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701431 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ps2_receiver:PS2\|altsyncram:acoes_rtl_0 " "Elaborated megafunction instantiation \"ps2_receiver:PS2\|altsyncram:acoes_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465701477 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ps2_receiver:PS2\|altsyncram:acoes_rtl_0 " "Instantiated megafunction \"ps2_receiver:PS2\|altsyncram:acoes_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 4 " "Parameter \"WIDTH_A\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE CPU.teste0.rtl.mif " "Parameter \"INIT_FILE\" = \"CPU.teste0.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701477 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465701477 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_fpv.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_fpv.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_fpv " "Found entity 1: altsyncram_fpv" {  } { { "db/altsyncram_fpv.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/altsyncram_fpv.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_divide:Div0\"" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 20 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465701679 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_divide:Div0 " "Instantiated megafunction \"ULA:ULA\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701679 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465701679 ""}  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 20 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465701679 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hkm " "Found entity 1: lpm_divide_hkm" {  } { { "db/lpm_divide_hkm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701789 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_6af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_6af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_6af " "Found entity 1: alt_u_div_6af" {  } { { "db/alt_u_div_6af.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_6af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701890 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701890 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465701991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465701991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465702063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465702063 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ULA:ULA\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"ULA:ULA\|lpm_mult:Mult0\"" {  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ULA:ULA\|lpm_mult:Mult0 " "Instantiated megafunction \"ULA:ULA\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702225 ""}  } { { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465702225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_7dt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_7dt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_7dt " "Found entity 1: mult_7dt" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465702291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465702291 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702370 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|lpm_mult:Mult2 " "Instantiated megafunction \"dados_RAM:DADO\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 10 " "Parameter \"LPM_WIDTHA\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465702370 ""}  } { { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465702370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702501 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702588 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lgh " "Found entity 1: add_sub_lgh" {  } { { "db/add_sub_lgh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_lgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465702750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465702750 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702800 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/mpar_add.tdf" 78 8 0 } } { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702849 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_pgh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_pgh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_pgh " "Found entity 1: add_sub_pgh" {  } { { "db/add_sub_pgh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/add_sub_pgh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465702912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465702912 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "dados_RAM:DADO\|lpm_mult:Mult2\|altshift:external_latency_ffs dados_RAM:DADO\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult2\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 53 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465702996 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "dados_RAM:DADO\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"dados_RAM:DADO\|lpm_mult:Mult1\"" {  } { { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 51 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465703020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "dados_RAM:DADO\|lpm_mult:Mult1 " "Instantiated megafunction \"dados_RAM:DADO\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 40 " "Parameter \"LPM_WIDTHP\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 40 " "Parameter \"LPM_WIDTHR\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703020 ""}  } { { "dados_ram.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/dados_ram.sv" 51 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465703020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_8ft.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_8ft.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_8ft " "Found entity 1: mult_8ft" {  } { { "db/mult_8ft.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_8ft.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465703077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465703077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PC:PC\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"PC:PC\|lpm_mult:Mult0\"" {  } { { "pc.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/pc.sv" 42 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465703120 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PC:PC\|lpm_mult:Mult0 " "Instantiated megafunction \"PC:PC\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 9 " "Parameter \"LPM_WIDTHB\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 41 " "Parameter \"LPM_WIDTHP\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 41 " "Parameter \"LPM_WIDTHR\" = \"41\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703120 ""}  } { { "pc.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/pc.sv" 42 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465703120 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_78t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_78t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_78t " "Found entity 1: mult_78t" {  } { { "db/mult_78t.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_78t.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465703180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465703180 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod9 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod9\"" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 338 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465703242 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod9 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703242 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703242 ""}  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 338 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465703242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465703305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465703305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465703350 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465703350 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465703402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465703402 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Div9 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Div9\"" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 330 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465703498 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Div9 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703498 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465703498 ""}  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 330 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465703498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_jhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465703557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465703557 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod1\"" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 274 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465704059 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Mod1 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704059 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704059 ""}  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 274 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465704059 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|lpm_divide:Div1\"" {  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 266 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465704147 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|lpm_divide:Div1 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704147 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704147 ""}  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 266 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465704147 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"red_screen:rs\|lpm_divide:Mod0\"" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 84 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465704321 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|lpm_divide:Mod0 " "Instantiated megafunction \"red_screen:rs\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 33 " "Parameter \"LPM_WIDTHN\" = \"33\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 15 " "Parameter \"LPM_WIDTHD\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704321 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704321 ""}  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 84 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465704321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mcm " "Found entity 1: lpm_divide_mcm" {  } { { "db/lpm_divide_mcm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_mcm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_bnh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_baf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_baf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_baf " "Found entity 1: alt_u_div_baf" {  } { { "db/alt_u_div_baf.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0\"" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465704630 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 9 " "Parameter \"LPM_WIDTHN\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704630 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704630 ""}  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465704630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_l9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_l9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_l9m " "Found entity 1: lpm_divide_l9m" {  } { { "db/lpm_divide_l9m.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_l9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_akh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_84f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_84f " "Found entity 1: alt_u_div_84f" {  } { { "db/alt_u_div_84f.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_84f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704782 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704782 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0\"" {  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465704875 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0 " "Instantiated megafunction \"red_screen:rs\|game_process:game_process\|random_enemy:re\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 2 " "Parameter \"LPM_WIDTHD\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704875 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1751465704875 ""}  } { { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1751465704875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hhm " "Found entity 1: lpm_divide_hhm" {  } { { "db/lpm_divide_hhm.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/lpm_divide_hhm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9kh " "Found entity 1: sign_div_unsign_9kh" {  } { { "db/sign_div_unsign_9kh.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/sign_div_unsign_9kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465704977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465704977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_64f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_64f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_64f " "Found entity 1: alt_u_div_64f" {  } { { "db/alt_u_div_64f.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_64f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1751465705034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465705034 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_mult7\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 66 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } } { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465705316 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8 " "Synthesized away node \"ULA:ULA\|lpm_mult:Mult0\|mult_7dt:auto_generated\|mac_out8\"" {  } { { "db/mult_7dt.tdf" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/mult_7dt.tdf" 90 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/lpm_mult.tdf" 376 4 0 } } { "ula.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/ula.sv" 19 -1 0 } } { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 109 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465705316 "|teste|ULA:ULA|lpm_mult:Mult0|mult_7dt:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1751465705316 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1751465705316 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1751465706423 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "169 " "Ignored 169 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "169 " "Ignored 169 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1751465706534 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1751465706534 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "red_screen.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/red_screen.sv" 76 -1 0 } } { "random_enemy.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/random_enemy.sv" 15 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1751465706574 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1751465706574 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[0\] VCC " "Pin \"seg7\[0\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|seg7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[1\] VCC " "Pin \"seg7\[1\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|seg7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[2\] VCC " "Pin \"seg7\[2\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|seg7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[3\] VCC " "Pin \"seg7\[3\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|seg7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[4\] VCC " "Pin \"seg7\[4\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|seg7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "seg7\[5\] VCC " "Pin \"seg7\[5\]\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|seg7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[0\] GND " "Pin \"red\[0\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "red\[1\] GND " "Pin \"red\[1\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 65 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[0\] GND " "Pin \"green\[0\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|green[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "green\[1\] GND " "Pin \"green\[1\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|green[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[0\] GND " "Pin \"blue\[0\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "blue\[1\] GND " "Pin \"blue\[1\]\" is stuck at GND" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync VCC " "Pin \"vga_sync\" is stuck at VCC" {  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 70 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1751465712764 "|teste|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1751465712764 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1751465713028 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "41 " "41 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1751465717602 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[4\]~24 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[4\]~24\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[4\]~24" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465717644 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[3\]~26 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[3\]~26\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[3\]~26" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465717644 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[2\]~28 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[2\]~28\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[2\]~28" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465717644 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[1\]~30 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_31_result_int\[1\]~30\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_31_result_int\[1\]~30" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 151 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465717644 ""} { "Info" "ISCL_SCL_CELL_NAME" "red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_32_result_int\[0\]~32 " "Logic cell \"red_screen:rs\|lpm_divide:Mod0\|lpm_divide_mcm:auto_generated\|sign_div_unsign_bnh:divider\|alt_u_div_baf:divider\|add_sub_32_result_int\[0\]~32\"" {  } { { "db/alt_u_div_baf.tdf" "add_sub_32_result_int\[0\]~32" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/alt_u_div_baf.tdf" 156 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1751465717644 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1751465717644 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465717897 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1751465718660 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1751465718660 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "9406 " "Implemented 9406 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Implemented 23 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1751465719072 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1751465719072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "9080 " "Implemented 9080 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1751465719072 ""} { "Info" "ICUT_CUT_TM_RAMS" "199 " "Implemented 199 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1751465719072 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1751465719072 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "14 " "Implemented 14 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1751465719072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1751465719072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 155 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 155 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4946 " "Peak virtual memory: 4946 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751465719108 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 11:15:19 2025 " "Processing ended: Wed Jul 02 11:15:19 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751465719108 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751465719108 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751465719108 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1751465719108 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testevram.qip " "Tcl Script File testevram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testevram.qip " "set_global_assignment -name QIP_FILE testevram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1751465720253 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Analysis & Synthesis" 0 -1 1751465720253 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1751465720297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751465720297 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 11:15:19 2025 " "Processing started: Wed Jul 02 11:15:19 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751465720297 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1751465720297 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1751465720297 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1751465720430 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1751465720430 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1751465720431 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1751465720576 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1751465720617 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751465720655 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1751465720655 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 74 147 0 0 " "Implementing clock multiplication of 74, clock division of 147, and phase shift of 0 degrees (0 ps) for vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1751465720701 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 43 -1 0 } } { "" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1751465720701 ""}
{ "Info" "IFITCC_FITCC_INFO_FAST_FIT_COMPILATION_ON" "" "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" {  } {  } 0 171001 "Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1751465720941 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1751465720948 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1751465721267 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1751465721267 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 18641 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751465721279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 18643 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751465721279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 18645 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751465721279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 18647 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751465721279 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/17.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 18649 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1751465721279 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1751465721279 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1751465721282 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1751465722091 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 112 " "No exact pin location assignment(s) for 5 pins of 112 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1751465722712 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1751465723422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "generated clocks " "No user constrained generated clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751465723422 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1751465723437 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1751465723480 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1751465723481 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1751465723482 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1751465723482 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000        clock " "  20.000        clock" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 contato1:C1\|count\[5\] " "   1.000 contato1:C1\|count\[5\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.729 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  39.729 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000      ps2_clk " "   1.000      ps2_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 red_screen:rs\|game_process:game_process\|trigger " "   1.000 red_screen:rs\|game_process:game_process\|trigger" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1751465723482 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1751465723482 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node clock~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751465724010 ""}  } { { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 3 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 18632 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751465724010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751465724010 ""}  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751465724010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contato1:C1\|count\[5\]  " "Automatically promoted node contato1:C1\|count\[5\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751465724010 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contato1:C1\|count\[5\]~35 " "Destination node contato1:C1\|count\[5\]~35" {  } { { "contato1.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 10964 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1751465724010 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1751465724010 ""}  } { { "contato1.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/contato1.sv" 15 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 2770 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751465724010 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "red_screen:rs\|game_process:game_process\|trigger  " "Automatically promoted node red_screen:rs\|game_process:game_process\|trigger " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1751465724010 ""}  } { { "game_process.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/game_process.sv" 114 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 0 { 0 ""} 0 801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1751465724010 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1751465724624 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751465724629 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1751465724630 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751465724637 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1751465724645 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1751465724652 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1751465725024 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1751465725028 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1751465725028 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "5 unused 2.5V 1 4 0 " "Number of I/O pins in group: 5 (unused VREF, 2.5V VCCIO, 1 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1751465725050 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1751465725050 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1751465725050 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 6 50 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 6 total pin(s) used --  50 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 62 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  62 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 72 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 2.5V 32 39 " "I/O bank number 4 does not use VREF pins and has 2.5V VCCIO pins. 32 total pin(s) used --  39 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 2.5V 34 31 " "I/O bank number 5 does not use VREF pins and has 2.5V VCCIO pins. 34 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 2.5V 6 52 " "I/O bank number 6 does not use VREF pins and has 2.5V VCCIO pins. 6 total pin(s) used --  52 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 2.5V 3 69 " "I/O bank number 7 does not use VREF pins and has 2.5V VCCIO pins. 3 total pin(s) used --  69 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 2.5V 29 42 " "I/O bank number 8 does not use VREF pins and has 2.5V VCCIO pins. 29 total pin(s) used --  42 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1751465725051 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1751465725051 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1751465725051 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1 clk\[0\] vga_clock~output " "PLL \"vga_test:inst_vga_test\|vga_sync:vga_sync_inst\|vga_pll:vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"vga_clock~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/vga_pll_altpll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/db/vga_pll_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "vga_pll.v" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_pll.v" 90 0 0 } } { "vga_sync.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_sync.sv" 42 0 0 } } { "vga_test.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/vga_test.sv" 73 0 0 } } { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 138 0 0 } } { "teste.sv" "" { Text "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/teste.sv" 69 0 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1751465725116 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "acoes_d " "Node \"acoes_d\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/17.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "acoes_d" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1751465725934 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1751465725934 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751465725934 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1751465725944 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1751465727694 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751465728816 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1751465728886 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1751465731649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751465731649 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1751465732616 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "63 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/" { { 1 { 0 "Router estimated peak interconnect usage is 63% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1751465739625 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1751465739625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:27 " "Fitter routing operations ending: elapsed time is 00:00:27" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751465761565 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.47 " "Total time spent on timing analysis during the Fitter is 4.47 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1751465761821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751465761864 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751465762475 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1751465762478 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1751465763106 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1751465764304 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1751465765431 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/rafae/OneDrive/Documents/Workspace/Faculdade/Processador/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1751465765815 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "6323 " "Peak virtual memory: 6323 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751465767417 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 11:16:07 2025 " "Processing ended: Wed Jul 02 11:16:07 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751465767417 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:48 " "Elapsed time: 00:00:48" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751465767417 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:09 " "Total CPU time (on all processors): 00:01:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751465767417 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1751465767417 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1751465768420 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751465768425 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 11:16:08 2025 " "Processing started: Wed Jul 02 11:16:08 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751465768425 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1751465768425 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1751465768425 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testevram.qip " "Tcl Script File testevram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testevram.qip " "set_global_assignment -name QIP_FILE testevram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1751465768593 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1751465768593 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1751465771078 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1751465771153 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4718 " "Peak virtual memory: 4718 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751465771609 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 11:16:11 2025 " "Processing ended: Wed Jul 02 11:16:11 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751465771609 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751465771609 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751465771609 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1751465771609 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1751465772377 ""}
{ "Warning" "WACF_MISSING_TCL_FILE" "testevram.qip " "Tcl Script File testevram.qip not found" { { "Info" "IACF_ACF_ASSIGNMENT_INFO" "set_global_assignment -name QIP_FILE testevram.qip " "set_global_assignment -name QIP_FILE testevram.qip" {  } {  } 0 125063 "%1!s!" 0 0 "Design Software" 0 -1 1751465772950 ""}  } {  } 0 125092 "Tcl Script File %1!s! not found" 0 0 "Assembler" 0 -1 1751465772950 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1751465772996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1751465772996 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 02 11:16:12 2025 " "Processing started: Wed Jul 02 11:16:12 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1751465772996 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465772996 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465772996 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "TimeQuest Timing Analyzer" 0 0 1751465773139 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465773848 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465773887 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465773887 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774514 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774514 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock " "create_clock -period 20.000 -waveform \{0.000 10.000\} -name clock clock" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1751465774534 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 147 -multiply_by 74 -duty_cycle 50.00 -name \{inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1751465774534 ""}  } {  } 0 332110 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774534 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774534 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name contato1:C1\|count\[5\] contato1:C1\|count\[5\] " "create_clock -period 1.000 -name contato1:C1\|count\[5\] contato1:C1\|count\[5\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751465774538 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ps2_clk ps2_clk " "create_clock -period 1.000 -name ps2_clk ps2_clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751465774538 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name red_screen:rs\|game_process:game_process\|trigger red_screen:rs\|game_process:game_process\|trigger " "create_clock -period 1.000 -name red_screen:rs\|game_process:game_process\|trigger red_screen:rs\|game_process:game_process\|trigger" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1751465774538 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774538 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774583 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465774584 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1751465774585 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1751465774604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1751465776889 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465776889 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -179.082 " "Worst-case setup slack is -179.082" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -179.082         -122179.856 contato1:C1\|count\[5\]  " " -179.082         -122179.856 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -139.990            -637.809 clock  " " -139.990            -637.809 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -25.455             -50.909 red_screen:rs\|game_process:game_process\|trigger  " "  -25.455             -50.909 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.835            -165.917 ps2_clk  " "   -7.835            -165.917 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.276             -89.105 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.276             -89.105 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465776891 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.292 " "Worst-case hold slack is 0.292" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.292               0.000 clock  " "    0.292               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 contato1:C1\|count\[5\]  " "    0.402               0.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.404               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 ps2_clk  " "    0.416               0.000 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.613               0.000 red_screen:rs\|game_process:game_process\|trigger  " "    1.613               0.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776935 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465776935 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.000 " "Worst-case recovery slack is -5.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000             -99.786 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -5.000             -99.786 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.243              -2.486 red_screen:rs\|game_process:game_process\|trigger  " "   -1.243              -2.486 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776943 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.245               0.000 clock  " "   15.245               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776943 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465776943 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.434 " "Worst-case removal slack is 1.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.434               0.000 red_screen:rs\|game_process:game_process\|trigger  " "    1.434               0.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.825               0.000 clock  " "    2.825               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776950 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.173               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.173               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776950 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465776950 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.373 ps2_clk  " "   -3.000             -67.373 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.693           -1780.107 contato1:C1\|count\[5\]  " "   -2.693           -1780.107 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 red_screen:rs\|game_process:game_process\|trigger  " "   -1.285              -2.570 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.622               0.000 clock  " "    9.622               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.574               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.574               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465776953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465776953 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751465794660 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465794660 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1751465794671 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465794701 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795371 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795706 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1751465795812 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795812 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -162.152 " "Worst-case setup slack is -162.152" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -162.152         -110700.164 contato1:C1\|count\[5\]  " " -162.152         -110700.164 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" " -126.501            -560.815 clock  " " -126.501            -560.815 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.954             -45.906 red_screen:rs\|game_process:game_process\|trigger  " "  -22.954             -45.906 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.117            -145.279 ps2_clk  " "   -7.117            -145.279 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.683             -79.339 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.683             -79.339 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795816 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.298 " "Worst-case hold slack is 0.298" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.298               0.000 clock  " "    0.298               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 contato1:C1\|count\[5\]  " "    0.353               0.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.356               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.356               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.382               0.000 ps2_clk  " "    0.382               0.000 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.419               0.000 red_screen:rs\|game_process:game_process\|trigger  " "    1.419               0.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795882 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795882 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -4.413 " "Worst-case recovery slack is -4.413" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.413             -88.080 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -4.413             -88.080 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.995              -1.990 red_screen:rs\|game_process:game_process\|trigger  " "   -0.995              -1.990 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795892 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.672               0.000 clock  " "   15.672               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795892 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.345 " "Worst-case removal slack is 1.345" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.345               0.000 red_screen:rs\|game_process:game_process\|trigger  " "    1.345               0.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.603               0.000 clock  " "    2.603               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.702               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.702               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -67.329 ps2_clk  " "   -3.000             -67.329 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.649           -1779.051 contato1:C1\|count\[5\]  " "   -2.649           -1779.051 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.285              -2.570 red_screen:rs\|game_process:game_process\|trigger  " "   -1.285              -2.570 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.644               0.000 clock  " "    9.644               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.575               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.575               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465795907 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465795907 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751465813549 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813549 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1751465813557 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813757 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Design Software" 0 -1 1751465813802 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813802 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -89.353 " "Worst-case setup slack is -89.353" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -89.353          -60282.575 contato1:C1\|count\[5\]  " "  -89.353          -60282.575 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -69.635            -300.130 clock  " "  -69.635            -300.130 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.510             -23.019 red_screen:rs\|game_process:game_process\|trigger  " "  -11.510             -23.019 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.361             -56.865 ps2_clk  " "   -3.361             -56.865 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.773             -47.080 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.773             -47.080 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813808 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813808 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.078 " "Worst-case hold slack is 0.078" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.078               0.000 clock  " "    0.078               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.169               0.000 ps2_clk  " "    0.169               0.000 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 contato1:C1\|count\[5\]  " "    0.180               0.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.183               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.687               0.000 red_screen:rs\|game_process:game_process\|trigger  " "    0.687               0.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813864 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813864 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -2.607 " "Worst-case recovery slack is -2.607" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.607             -52.032 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   -2.607             -52.032 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.207              -0.414 red_screen:rs\|game_process:game_process\|trigger  " "   -0.207              -0.414 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.455               0.000 clock  " "   17.455               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813875 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.622 " "Worst-case removal slack is 0.622" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.622               0.000 red_screen:rs\|game_process:game_process\|trigger  " "    0.622               0.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.339               0.000 clock  " "    1.339               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813888 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.161               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.161               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813888 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813888 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -65.090 ps2_clk  " "   -3.000             -65.090 ps2_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000           -1359.000 contato1:C1\|count\[5\]  " "   -1.000           -1359.000 contato1:C1\|count\[5\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.000              -2.000 red_screen:rs\|game_process:game_process\|trigger  " "   -1.000              -2.000 red_screen:rs\|game_process:game_process\|trigger " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.371               0.000 clock  " "    9.371               0.000 clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.619               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   19.619               0.000 inst_vga_test\|vga_sync_inst\|vga_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1751465813895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465813895 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 8 synchronizer chains. " "Report Metastability: Found 8 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Design MTBF is not calculated because the design doesn't meet its timing requirements. " "Design MTBF is not calculated because the design doesn't meet its timing requirements." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1751465831821 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465831821 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465832183 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465832185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5098 " "Peak virtual memory: 5098 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1751465832342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 02 11:17:12 2025 " "Processing ended: Wed Jul 02 11:17:12 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1751465832342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1751465832342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:00 " "Total CPU time (on all processors): 00:01:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1751465832342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465832342 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 170 s " "Quartus Prime Full Compilation was successful. 0 errors, 170 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1751465833108 ""}
