// Seed: 1147111482
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_8;
  assign id_6 = 1 + id_5;
endmodule
module module_1 (
    output tri1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri id_4,
    output tri1 id_5,
    output tri1 id_6
    , id_14,
    input supply0 id_7,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    input wor id_11,
    output wor id_12
);
  wire id_15, id_16, id_17;
  wire id_18;
  id_19(
      id_3, id_17, id_6
  );
  assign id_15 = 1;
  module_0(
      id_18, id_14, id_18, id_18, id_18, id_18, id_18
  );
endmodule
