

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     256:128:4,L:L:m:N:L,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_ne8Ycd
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_XIfqkV"
Running: cat _ptx_XIfqkV | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_17FvJD
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_17FvJD --output-file  /dev/null 2> _ptx_XIfqkVinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_XIfqkV _ptx2_17FvJD _ptx_XIfqkVinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=46080 (inst/sec) elapsed = 0:0:00:02 / Sun Mar  6 05:31:34 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=157645 (inst/sec) elapsed = 0:0:00:03 / Sun Mar  6 05:31:35 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=185052 (inst/sec) elapsed = 0:0:00:04 / Sun Mar  6 05:31:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 917334 (ipc=366.9) sim_rate=183466 (inst/sec) elapsed = 0:0:00:05 / Sun Mar  6 05:31:37 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7fdb900e5870 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1180 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=182794 (inst/sec) elapsed = 0:0:00:07 / Sun Mar  6 05:31:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=183028 (inst/sec) elapsed = 0:0:00:09 / Sun Mar  6 05:31:41 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 8904  inst.: 1835709 (ipc=306.0) sim_rate=183570 (inst/sec) elapsed = 0:0:00:10 / Sun Mar  6 05:31:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=183675

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7fdb9050a9a0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 10 sec (10 sec)
gpgpu_simulation_rate = 183675 (inst/sec)
gpgpu_simulation_rate = 1177 (cycle/sec)
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=183084 (inst/sec) elapsed = 0:0:00:12 / Sun Mar  6 05:31:44 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (957,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(958,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2550967 (ipc=714.2) sim_rate=196228 (inst/sec) elapsed = 0:0:00:13 / Sun Mar  6 05:31:45 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1178,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(197,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1251,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1257,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1263,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1301,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1341,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1353,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1393,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1395,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1432,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1473,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1479,11774), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13274  inst.: 2753523 (ipc=611.2) sim_rate=196680 (inst/sec) elapsed = 0:0:00:14 / Sun Mar  6 05:31:46 2016
GPGPU-Sim uArch: cycles simulated: 14274  inst.: 2755721 (ipc=367.6) sim_rate=183714 (inst/sec) elapsed = 0:0:00:15 / Sun Mar  6 05:31:47 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2638,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2653,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2697,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3089,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3201,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3269,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3308,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3447,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3628,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3634,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3773,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3848,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3928,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3963,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4102,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4157,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4338,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4407,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4552,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4602,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4626,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4687,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4722,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4748,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4765,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4770,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5088,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5195,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5453,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 17274  inst.: 2762946 (ipc=168.4) sim_rate=172684 (inst/sec) elapsed = 0:0:00:16 / Sun Mar  6 05:31:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5648,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5863,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5897,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5947,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6017,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6147,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6165,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6627,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6628
gpu_sim_insn = 926846
gpu_ipc =     139.8380
gpu_tot_sim_cycle = 18402
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.1792
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 888
gpu_total_sim_rate=172724

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 224, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 197, Miss_rate = 0.324, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 215, Miss_rate = 0.341, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 279, Miss_rate = 0.367, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 278, Miss_rate = 0.371, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 268, Miss_rate = 0.366, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 630, Miss = 220, Miss_rate = 0.349, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 217, Miss_rate = 0.339, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 155, Miss_rate = 0.297, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 168, Miss_rate = 0.307, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 484, Miss = 129, Miss_rate = 0.267, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3082
	L1D_total_cache_miss_rate = 0.3315
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 120
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1047
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2035
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8949	W0_Idle:76215	W0_Scoreboard:130582	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16280 {8:2035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276760 {136:2035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18401 
mrq_lat_table:1231 	49 	85 	115 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2229 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3257 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1478 	532 	38 	2 	0 	0 	0 	2 	9 	38 	944 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2770      1513      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2294      2726      1404      3501      4194      3022      2126      2706       953      3251      1692      2628      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3022      2577      2641      5116      2334      4281      2783       907      1761      2028      2147      3860 
dram[3]:      1960      3229      2296      5079      1841      4679      2554      3174      4435      4213      2154       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3104      1360      1047      5478      2804      1459      4500      2775      1250      4445      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1526      3449      3504      1161       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       149       168       183       124       139       158       184       156       174       528       547       660       617       360       327
dram[1]:        112       124       159       130       159       138       127       184       187       123       511       595       600       575       326       477
dram[2]:        148       159       148       173       177       178       124       172       135       195       510       681       606       619       311       343
dram[3]:        188       143       174       174       186       187       141       184       172       132       557       638       597       546       353       332
dram[4]:        142       188       126       155       155       168       152       137       195       156      2432       512       555       618       473       347
dram[5]:        153       197       168       183       177       142       167       143       134       174       578       645       516       587       416       314
maximum mf latency per bank:
dram[0]:        282       281       282       280       261       267       268       283       270       277       294       284       321       301       268       277
dram[1]:        277       253       271       261       275       252       264       278       277       251       294       284       288       292       268       281
dram[2]:        268       251       287       279       270       277       252       295       267       282       277       282       313       288       268       268
dram[3]:        280       260       277       279       270       279       251       277       283       268       289       287       282       280       268       268
dram[4]:        259       278       257       277       278       292       251       269       277       262       281       285       317       319       282       287
dram[5]:        270       277       282       277       279       272       253       277       256       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23760 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03804
n_activity=3642 dram_eff=0.2537
bk0: 18a 24063i bk1: 14a 24094i bk2: 16a 24071i bk3: 10a 24149i bk4: 12a 24138i bk5: 10a 24186i bk6: 10a 24186i bk7: 10a 24156i bk8: 14a 24137i bk9: 12a 24139i bk10: 46a 24107i bk11: 56a 23959i bk12: 54a 24108i bk13: 48a 24104i bk14: 34a 24206i bk15: 40a 24117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23764 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03771
n_activity=3761 dram_eff=0.2436
bk0: 10a 24187i bk1: 6a 24228i bk2: 10a 24157i bk3: 2a 24251i bk4: 14a 24147i bk5: 10a 24206i bk6: 10a 24155i bk7: 32a 23920i bk8: 20a 24088i bk9: 14a 24167i bk10: 50a 24033i bk11: 50a 24005i bk12: 64a 24060i bk13: 56a 24017i bk14: 26a 24210i bk15: 28a 24168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23780 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03623
n_activity=3702 dram_eff=0.2377
bk0: 8a 24205i bk1: 8a 24223i bk2: 14a 24138i bk3: 16a 24087i bk4: 4a 24236i bk5: 14a 24138i bk6: 6a 24233i bk7: 16a 24084i bk8: 12a 24138i bk9: 32a 23935i bk10: 44a 24109i bk11: 46a 24077i bk12: 56a 24060i bk13: 50a 24050i bk14: 28a 24210i bk15: 32a 24206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23782 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03541
n_activity=3747 dram_eff=0.2295
bk0: 16a 24081i bk1: 8a 24194i bk2: 10a 24163i bk3: 10a 24170i bk4: 6a 24199i bk5: 6a 24202i bk6: 8a 24222i bk7: 12a 24151i bk8: 20a 24081i bk9: 20a 24095i bk10: 50a 24073i bk11: 50a 24023i bk12: 54a 24148i bk13: 60a 23982i bk14: 30a 24204i bk15: 24a 24228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0229331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23723 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03961
n_activity=3976 dram_eff=0.242
bk0: 14a 24152i bk1: 12a 24095i bk2: 4a 24229i bk3: 16a 24133i bk4: 18a 24091i bk5: 20a 24012i bk6: 10a 24204i bk7: 14a 24139i bk8: 12a 24104i bk9: 10a 24157i bk10: 52a 24055i bk11: 52a 24002i bk12: 58a 24006i bk13: 54a 24018i bk14: 40a 24121i bk15: 38a 24133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23748 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0387
n_activity=3680 dram_eff=0.2554
bk0: 12a 24181i bk1: 20a 24055i bk2: 20a 24069i bk3: 14a 24137i bk4: 16a 24097i bk5: 10a 24176i bk6: 10a 24199i bk7: 18a 24086i bk8: 14a 24148i bk9: 10a 24176i bk10: 50a 24082i bk11: 44a 24091i bk12: 52a 24113i bk13: 50a 24071i bk14: 34a 24155i bk15: 38a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0261034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 237, Miss = 104, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 102, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3277
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3680
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11687
icnt_total_pkts_simt_to_mem=4444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97733
	minimum = 6
	maximum = 26
Network latency average = 7.75064
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.74446
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Accepted packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Injected flit rate average = 0.0486321
	minimum = 0.0140314 (at node 14)
	maximum = 0.123114 (at node 23)
Accepted flit rate average= 0.0486321
	minimum = 0.0248944 (at node 19)
	maximum = 0.119946 (at node 23)
Injected packet length average = 2.24189
Accepted packet length average = 2.24189
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21282 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.72962 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.6443 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Accepted packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Injected flit rate average = 0.0317911 (3 samples)
	minimum = 0.00835677 (3 samples)
	maximum = 0.0777799 (3 samples)
Accepted flit rate average = 0.0317911 (3 samples)
	minimum = 0.0134519 (3 samples)
	maximum = 0.072945 (3 samples)
Injected packet size average = 2.4767 (3 samples)
Accepted packet size average = 2.4767 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 16 sec (16 sec)
gpgpu_simulation_rate = 172724 (inst/sec)
gpgpu_simulation_rate = 1150 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18402)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(83,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(352,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(358,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(358,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(360,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(362,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(403,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(410,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (421,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,18402)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(67,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (433,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(434,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (448,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(449,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(474,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (483,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (483,18402), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(485,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(489,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (493,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(494,18402)
GPGPU-Sim uArch: cycles simulated: 18902  inst.: 3115330 (ipc=703.5) sim_rate=183254 (inst/sec) elapsed = 0:0:00:17 / Sun Mar  6 05:31:49 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (505,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(506,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (507,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(508,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (510,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(511,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (519,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,18402), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(520,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (541,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(542,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,18402)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (627,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(628,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (677,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(678,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (686,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(687,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (692,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(693,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (696,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(697,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (700,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(701,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (714,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(715,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (793,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(794,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (794,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(795,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (849,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(850,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (867,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(868,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (959,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(960,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (967,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(968,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (976,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(977,18402)
GPGPU-Sim uArch: cycles simulated: 19402  inst.: 3243939 (ipc=480.3) sim_rate=180218 (inst/sec) elapsed = 0:0:00:18 / Sun Mar  6 05:31:50 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1045,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1046,18402)
GPGPU-Sim uArch: cycles simulated: 19902  inst.: 3261643 (ipc=332.0) sim_rate=171665 (inst/sec) elapsed = 0:0:00:19 / Sun Mar  6 05:31:51 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1975,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1976,18402)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2256,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2257,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2469,18402)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2469,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2766,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2767,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2829,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2830,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2864,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2865,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2903,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2904,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2958,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2959,18402)
GPGPU-Sim uArch: cycles simulated: 21402  inst.: 3300656 (ipc=179.0) sim_rate=165032 (inst/sec) elapsed = 0:0:00:20 / Sun Mar  6 05:31:52 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3046,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3047,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3072,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3073,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3088,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3089,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3106,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3107,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3178,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3179,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3209,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3210,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3257,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3258,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3259,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3260,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3324,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3325,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3382,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3383,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3465,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3466,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3495,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3496,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3503,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3504,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3572,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3573,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3581,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3582,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3644,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3645,18402)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(161,0,0) tid=(102,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3682,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3683,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3818,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3819,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3928,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3929,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (3986,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3987,18402)
GPGPU-Sim uArch: cycles simulated: 22402  inst.: 3377556 (ipc=153.5) sim_rate=160836 (inst/sec) elapsed = 0:0:00:21 / Sun Mar  6 05:31:53 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4003,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(4004,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4152,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4153,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4169,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4170,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4181,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4182,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4225,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4226,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4239,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4240,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4291,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4292,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4348,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4349,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4372,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4373,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4396,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4397,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4432,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4433,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4439,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4440,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4453,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4454,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4491,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4492,18402)
GPGPU-Sim uArch: cycles simulated: 22902  inst.: 3424691 (ipc=146.9) sim_rate=155667 (inst/sec) elapsed = 0:0:00:22 / Sun Mar  6 05:31:54 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4534,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4535,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4582,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4583,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4628,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4629,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4638,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4639,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4735,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4736,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4769,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4770,18402)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4824,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4825,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4849,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4850,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4877,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4878,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4972,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4973,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5078,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5079,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (5130,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(5131,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5136,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5137,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5244,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5245,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5352,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5370,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5371,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5424,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5425,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5442,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(5443,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5474,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5475,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5476,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5484,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5485,18402)
GPGPU-Sim uArch: cycles simulated: 23902  inst.: 3502037 (ipc=134.3) sim_rate=152262 (inst/sec) elapsed = 0:0:00:23 / Sun Mar  6 05:31:55 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5534,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5535,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5612,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5613,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5628,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5629,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5740,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5741,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5812,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5813,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (5832,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(5833,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5836,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5837,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (5838,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(5839,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (5942,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5943,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5944,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5945,18402)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(212,0,0) tid=(80,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6012,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6013,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6026,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6027,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (6042,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(6043,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6096,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6097,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (6193,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(6194,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6219,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6220,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6467,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6468,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (6470,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(6471,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6489,18402)
GPGPU-Sim uArch: cycles simulated: 24902  inst.: 3578738 (ipc=125.4) sim_rate=149114 (inst/sec) elapsed = 0:0:00:24 / Sun Mar  6 05:31:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (6535,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6536,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6708,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6709,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6740,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6741,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6762,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6763,18402)
GPGPU-Sim uArch: cycles simulated: 25402  inst.: 3607505 (ipc=120.6) sim_rate=144300 (inst/sec) elapsed = 0:0:00:25 / Sun Mar  6 05:31:57 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7082,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7083,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7153,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7154,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (7237,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(7238,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7563,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7564,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (7917,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(7918,18402)
GPGPU-Sim uArch: cycles simulated: 26402  inst.: 3631448 (ipc=108.5) sim_rate=139671 (inst/sec) elapsed = 0:0:00:26 / Sun Mar  6 05:31:58 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8116,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8117,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8179,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8180,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8193,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8194,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8213,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8214,18402)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(232,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8352,18402)
GPGPU-Sim uArch: cycles simulated: 26902  inst.: 3653136 (ipc=104.7) sim_rate=135301 (inst/sec) elapsed = 0:0:00:27 / Sun Mar  6 05:31:59 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (8830,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(8831,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9196,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9197,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (9433,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(9434,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (9476,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(9477,18402)
GPGPU-Sim uArch: cycles simulated: 27902  inst.: 3672656 (ipc=95.7) sim_rate=131166 (inst/sec) elapsed = 0:0:00:28 / Sun Mar  6 05:32:00 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9771,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(9772,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10050,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10051,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10393,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(10394,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10428,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(10429,18402)
GPGPU-Sim uArch: cycles simulated: 28902  inst.: 3697486 (ipc=88.9) sim_rate=127499 (inst/sec) elapsed = 0:0:00:29 / Sun Mar  6 05:32:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10512,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10513,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10611,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(10612,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10615,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(10616,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10805,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10806,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (10933,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(10934,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11228,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11229,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11377,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(11378,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11383,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(11384,18402)
GPGPU-Sim uArch: cycles simulated: 29902  inst.: 3732382 (ipc=84.2) sim_rate=124412 (inst/sec) elapsed = 0:0:00:30 / Sun Mar  6 05:32:02 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(234,0,0) tid=(29,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11785,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11786,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11835,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11836,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (11988,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(11989,18402)
GPGPU-Sim uArch: cycles simulated: 30402  inst.: 3745034 (ipc=81.8) sim_rate=120807 (inst/sec) elapsed = 0:0:00:31 / Sun Mar  6 05:32:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (12166,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(12167,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12210,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12296,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12409,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12798,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (12846,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12863,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12905,18402), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31402  inst.: 3768441 (ipc=77.3) sim_rate=117763 (inst/sec) elapsed = 0:0:00:32 / Sun Mar  6 05:32:04 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13095,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (13097,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (13120,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13139,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (13147,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13277,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13392,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13499,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (13616,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (13708,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13821,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13909,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (13966,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13996,18402), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 32402  inst.: 3780986 (ipc=72.7) sim_rate=114575 (inst/sec) elapsed = 0:0:00:33 / Sun Mar  6 05:32:05 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (14009,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (14114,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (14258,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (14301,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14369,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14371,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14517,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14706,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (14775,18402), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33402  inst.: 3792109 (ipc=68.6) sim_rate=111532 (inst/sec) elapsed = 0:0:00:34 / Sun Mar  6 05:32:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15052,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (15086,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (15127,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15195,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (15532,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (15756,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (15763,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (15861,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15876,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15975,18402), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 34402  inst.: 3804045 (ipc=65.0) sim_rate=108687 (inst/sec) elapsed = 0:0:00:35 / Sun Mar  6 05:32:07 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (16175,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16183,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16215,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (16221,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16440,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16520,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (16756,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (16907,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (16908,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (17276,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (17285,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (17308,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (17351,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (17374,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17468,18402), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 35902  inst.: 3820110 (ipc=60.4) sim_rate=106114 (inst/sec) elapsed = 0:0:00:36 / Sun Mar  6 05:32:08 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (17508,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (17531,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17567,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17767,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17885,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (18010,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (18118,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18155,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (18163,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (18337,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (18381,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18383,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18398,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(250,0,0) tid=(147,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (18539,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (18567,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18608,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (18720,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (18886,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (18916,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (18977,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19180,18402), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 37902  inst.: 3837932 (ipc=55.1) sim_rate=103727 (inst/sec) elapsed = 0:0:00:37 / Sun Mar  6 05:32:09 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19553,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19592,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19715,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19817,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (19827,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (20035,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20082,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20116,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20139,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20518,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (20738,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (21012,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21345,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22190,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 22191
gpu_sim_insn = 1077832
gpu_ipc =      48.5707
gpu_tot_sim_cycle = 40593
gpu_tot_sim_insn = 3841430
gpu_tot_ipc =      94.6328
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 2996
gpu_stall_icnt2sh    = 10729
gpu_total_sim_rate=103822

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 149151
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3112, Miss = 1403, Miss_rate = 0.451, Pending_hits = 351, Reservation_fails = 6933
	L1D_cache_core[1]: Access = 3329, Miss = 1493, Miss_rate = 0.448, Pending_hits = 348, Reservation_fails = 7867
	L1D_cache_core[2]: Access = 4414, Miss = 1991, Miss_rate = 0.451, Pending_hits = 369, Reservation_fails = 7894
	L1D_cache_core[3]: Access = 3619, Miss = 1630, Miss_rate = 0.450, Pending_hits = 385, Reservation_fails = 6818
	L1D_cache_core[4]: Access = 2863, Miss = 1256, Miss_rate = 0.439, Pending_hits = 351, Reservation_fails = 4546
	L1D_cache_core[5]: Access = 3615, Miss = 1631, Miss_rate = 0.451, Pending_hits = 338, Reservation_fails = 7942
	L1D_cache_core[6]: Access = 3983, Miss = 1831, Miss_rate = 0.460, Pending_hits = 352, Reservation_fails = 8609
	L1D_cache_core[7]: Access = 3755, Miss = 1693, Miss_rate = 0.451, Pending_hits = 352, Reservation_fails = 8502
	L1D_cache_core[8]: Access = 3469, Miss = 1568, Miss_rate = 0.452, Pending_hits = 350, Reservation_fails = 8147
	L1D_cache_core[9]: Access = 2809, Miss = 1249, Miss_rate = 0.445, Pending_hits = 336, Reservation_fails = 5340
	L1D_cache_core[10]: Access = 3008, Miss = 1343, Miss_rate = 0.446, Pending_hits = 341, Reservation_fails = 6468
	L1D_cache_core[11]: Access = 3667, Miss = 1622, Miss_rate = 0.442, Pending_hits = 395, Reservation_fails = 8378
	L1D_cache_core[12]: Access = 3410, Miss = 1554, Miss_rate = 0.456, Pending_hits = 365, Reservation_fails = 8560
	L1D_cache_core[13]: Access = 3969, Miss = 1778, Miss_rate = 0.448, Pending_hits = 374, Reservation_fails = 8207
	L1D_cache_core[14]: Access = 4163, Miss = 1872, Miss_rate = 0.450, Pending_hits = 318, Reservation_fails = 9012
	L1D_total_cache_accesses = 53185
	L1D_total_cache_misses = 23914
	L1D_total_cache_miss_rate = 0.4496
	L1D_total_cache_pending_hits = 5325
	L1D_total_cache_reservation_fails = 113223
	L1D_cache_data_port_util = 0.053
	L1D_cache_fill_port_util = 0.019
L1C_cache:
	L1C_total_cache_accesses = 27256
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0176
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 22730
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5319
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 8496
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 52855
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26776
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 6
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15418
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60368
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 148153
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
150, 281, 264, 150, 365, 150, 432, 236, 180, 361, 490, 350, 378, 490, 180, 395, 210, 210, 210, 210, 578, 481, 492, 307, 165, 503, 419, 589, 165, 165, 279, 408, 294, 266, 518, 311, 746, 462, 406, 180, 755, 135, 774, 417, 389, 249, 445, 221, 
gpgpu_n_tot_thrd_icount = 8518752
gpgpu_n_tot_w_icount = 266211
gpgpu_n_stall_shd_mem = 122019
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8496
gpgpu_n_mem_write_global = 16640
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292990
gpgpu_n_store_insn = 18106
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537852
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 118862
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:198752	W0_Idle:98254	W0_Scoreboard:336247	W1:113911	W2:23450	W3:5151	W4:819	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 67968 {8:8496,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 665696 {40:16639,136:1,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1155456 {136:8496,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 133120 {8:16640,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 89 
maxdqlatency = 0 
maxmflatency = 795 
averagemflatency = 303 
max_icnt2mem_latency = 546 
max_icnt2sh_latency = 40592 
mrq_lat_table:5002 	176 	250 	624 	446 	90 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8364 	15532 	1255 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6332 	934 	1244 	3649 	9427 	3613 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4716 	3048 	736 	11 	0 	0 	0 	2 	9 	38 	944 	10780 	4867 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        14        18        24        18        18        24        30        27        20        22        27        24        17        17 
dram[1]:        16        16        24        16        21        12        22        14        18        20        20        22        25        23        17        12 
dram[2]:        16        25        22        18        20        16        22        16        22        18        20        22        22        22        14        16 
dram[3]:        28        10        14        18        16        22        24        16        28        18        20        22        27        20        15        12 
dram[4]:        23        14        15        20        12        16        12        14        24        27        22        22        22        23        10        14 
dram[5]:         8        10        12        24        20        22        14        18        18        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2732      3572      5885      3991      3344      3468      4894      4312      6259      4100      4561      5460      4729      5238      2709      5699 
dram[1]:      2465      3055      3720      3501      4194      3139      3434      6023      3963      3753      5518      4402      3265      5397      5828      3946 
dram[2]:      2946      5710      4001      4312      3526      4106      3797      5116      3606      4281      5618      6168      5259      3408      2665      5525 
dram[3]:      1960      3297      2530      5079      2799      4679      4469      3174      4435      4213      4802      3860      2559      2120      2366      2901 
dram[4]:      3826      4087      3104      5478      3181      5478      3555      3956      4500      4143      3792      4445      2613      3364      3295      3222 
dram[5]:      2522      2397      3526      3464      3297      2904      3922      4941      4078      3504      3894      5100      2531      1785      5557      3117 
average row accesses per activate:
dram[0]:  6.090909  4.857143  4.294117  2.741935  5.125000  4.421052  4.368421  3.695652  4.150000  4.555555  3.916667  3.470588  6.285714  4.888889  3.545455  4.600000 
dram[1]:  4.500000  5.076923  4.933333  4.687500  5.166667  3.608696  3.360000  2.735294  3.538461  4.421052  3.444444  3.812500  5.428571  5.285714  5.250000  3.833333 
dram[2]:  5.923077  7.875000  3.416667  3.952381  3.409091  3.434783  3.541667  3.400000  4.684210  3.956522  5.800000  3.923077  3.461539  4.363636  5.375000  6.000000 
dram[3]:  5.333333  3.684211  3.148148  4.095238  6.600000  3.954545  6.750000  3.541667  3.913043  3.000000  3.875000  3.500000  5.285714  3.214286  4.500000  5.857143 
dram[4]:  4.222222  3.565217  6.727273  3.153846  3.772727  3.947368  5.294117  5.214286  3.100000  3.541667  3.941176  3.600000  3.214286  3.461539  4.100000  3.700000 
dram[5]:  4.294117  3.272727  4.777778  4.875000  3.260870  3.500000  3.310345  3.695652  4.777778  2.696970  5.250000  6.250000  4.333333  4.200000  5.375000  4.000000 
average row locality = 6594/1632 = 4.040441
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        39        45        56        53        53        53        56        54        51        38        51        44        44        39        46 
dram[1]:        42        38        44        47        58        53        52        62        59        56        50        50        38        37        42        46 
dram[2]:        45        34        52        52        46        50        52        56        56        60        46        45        45        47        43        42 
dram[3]:        47        40        54        55        37        55        51        54        60        71        51        47        37        45        45        41 
dram[4]:        43        52        42        53        54        47        58        45        62        55        56        44        45        45        41        37 
dram[5]:        45        47        52        49        46        52        66        53        56        60        52        42        39        42        43        44 
total reads: 4663
bank skew: 71/34 = 2.09
chip skew: 790/761 = 1.04
number of total write accesses:
dram[0]:        28        29        28        29        29        31        30        29        29        31         9         8         0         0         0         0 
dram[1]:        30        28        30        28        35        30        32        31        33        28        12        11         0         0         0         0 
dram[2]:        32        29        30        31        29        29        33        29        33        31        12         6         0         1         0         0 
dram[3]:        33        30        31        31        29        32        30        31        30        31        11         9         0         0         0         0 
dram[4]:        33        30        32        29        29        28        32        28        31        30        11        10         0         0         0         0 
dram[5]:        28        25        34        29        29        32        30        32        30        29        11         8         0         0         0         0 
total reads: 1931
min_bank_accesses = 0!
chip skew: 328/310 = 1.06
average mf latency per bank:
dram[0]:        491       420       472       441       461       455       455       468       544       560      1681      1714      2670      2807      2527      2119
dram[1]:        413       391       425       408       434       419       496       403       522       535      1471      1588      3526      3362      2053      2150
dram[2]:        493       504       454       459       421       438       522       453       522       527      1573      1762      2738      2772      2012      2451
dram[3]:        451       435       499       421       389       424       462       472       533       487      1414      1702      3301      2532      2144      2210
dram[4]:        560       448       542       499       530       440       549       530       617       507     24482      1668      3272      2594      2886      2574
dram[5]:        433       460       390       434       440       409       567       472       577       486      1451      1833      2932      2990      2346      2239
maximum mf latency per bank:
dram[0]:        705       642       679       697       606       634       667       686       668       664       611       608       633       607       583       607
dram[1]:        613       774       545       749       558       561       632       601       617       590       594       642       589       601       539       636
dram[2]:        644       682       700       649       658       697       646       636       675       707       582       620       617       593       612       674
dram[3]:        634       641       607       580       627       565       567       749       696       684       606       573       615       607       674       648
dram[4]:        774       649       765       673       700       678       684       704       778       629       762       597       795       590       691       592
dram[5]:        603       739       576       680       660       661       594       672       637       715       650       575       597       642       714       718

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53579 n_nop=51255 n_act=254 n_pre=238 n_req=1071 n_rd=1522 n_write=310 bw_util=0.06839
n_activity=15296 dram_eff=0.2395
bk0: 78a 52673i bk1: 78a 52617i bk2: 90a 52441i bk3: 112a 52079i bk4: 106a 52431i bk5: 106a 52114i bk6: 106a 52252i bk7: 112a 52242i bk8: 108a 52364i bk9: 102a 52393i bk10: 76a 52944i bk11: 102a 52765i bk12: 88a 53099i bk13: 88a 53022i bk14: 78a 53048i bk15: 92a 53040i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0849213
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53579 n_nop=51173 n_act=273 n_pre=257 n_req=1102 n_rd=1548 n_write=328 bw_util=0.07003
n_activity=16077 dram_eff=0.2334
bk0: 84a 52480i bk1: 76a 52663i bk2: 88a 52552i bk3: 94a 52518i bk4: 116a 52326i bk5: 106a 52292i bk6: 104a 52123i bk7: 124a 51961i bk8: 118a 52151i bk9: 112a 52384i bk10: 100a 52667i bk11: 100a 52724i bk12: 76a 53171i bk13: 74a 53168i bk14: 84a 53165i bk15: 92a 53071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0809086
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53579 n_nop=51200 n_act=264 n_pre=248 n_req=1096 n_rd=1542 n_write=325 bw_util=0.06969
n_activity=15887 dram_eff=0.235
bk0: 90a 52536i bk1: 68a 52881i bk2: 104a 52280i bk3: 104a 52227i bk4: 92a 52273i bk5: 100a 52339i bk6: 104a 52227i bk7: 112a 52202i bk8: 112a 52280i bk9: 120a 52253i bk10: 92a 52853i bk11: 90a 52869i bk12: 90a 52970i bk13: 94a 53022i bk14: 86a 53134i bk15: 84a 53173i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0845107
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53579 n_nop=51133 n_act=277 n_pre=261 n_req=1118 n_rd=1580 n_write=328 bw_util=0.07122
n_activity=16486 dram_eff=0.2315
bk0: 94a 52450i bk1: 80a 52514i bk2: 108a 52098i bk3: 110a 52319i bk4: 74a 52511i bk5: 110a 52222i bk6: 102a 52522i bk7: 108a 52162i bk8: 120a 52323i bk9: 142a 51960i bk10: 102a 52733i bk11: 94a 52727i bk12: 74a 53224i bk13: 90a 52970i bk14: 90a 53089i bk15: 82a 53243i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0977435
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53579 n_nop=51148 n_act=283 n_pre=267 n_req=1102 n_rd=1558 n_write=323 bw_util=0.07021
n_activity=16598 dram_eff=0.2267
bk0: 86a 52538i bk1: 104a 52323i bk2: 84a 52608i bk3: 106a 52328i bk4: 108a 52309i bk5: 94a 52379i bk6: 116a 52424i bk7: 90a 52486i bk8: 124a 52077i bk9: 110a 52144i bk10: 112a 52725i bk11: 88a 52790i bk12: 90a 52993i bk13: 90a 52935i bk14: 82a 53128i bk15: 74a 53178i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0978555
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53579 n_nop=51140 n_act=281 n_pre=265 n_req=1105 n_rd=1576 n_write=317 bw_util=0.07066
n_activity=15827 dram_eff=0.2392
bk0: 90a 52479i bk1: 94a 52370i bk2: 104a 52432i bk3: 98a 52534i bk4: 92a 52277i bk5: 104a 52243i bk6: 132a 51943i bk7: 106a 52222i bk8: 112a 52338i bk9: 120a 52123i bk10: 104a 52853i bk11: 84a 52915i bk12: 78a 53139i bk13: 84a 53080i bk14: 86a 53158i bk15: 88a 53088i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.102913

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1714, Miss = 365, Miss_rate = 0.213, Pending_hits = 9, Reservation_fails = 224
L2_cache_bank[1]: Access = 1775, Miss = 396, Miss_rate = 0.223, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[2]: Access = 1773, Miss = 385, Miss_rate = 0.217, Pending_hits = 10, Reservation_fails = 109
L2_cache_bank[3]: Access = 1691, Miss = 389, Miss_rate = 0.230, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1723, Miss = 385, Miss_rate = 0.223, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[5]: Access = 1757, Miss = 386, Miss_rate = 0.220, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[6]: Access = 1701, Miss = 382, Miss_rate = 0.225, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 1684, Miss = 408, Miss_rate = 0.242, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[8]: Access = 6221, Miss = 401, Miss_rate = 0.064, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 378, Miss_rate = 0.219, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[10]: Access = 1750, Miss = 399, Miss_rate = 0.228, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1697, Miss = 389, Miss_rate = 0.229, Pending_hits = 2, Reservation_fails = 0
L2_total_cache_accesses = 25211
L2_total_cache_misses = 4663
L2_total_cache_miss_rate = 0.1850
L2_total_cache_pending_hits = 70
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5708
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 23
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2765
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14709
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 38
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1893
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.078
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=59465
icnt_total_pkts_simt_to_mem=41854
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 55.4295
	minimum = 6
	maximum = 437
Network latency average = 32.0935
	minimum = 6
	maximum = 335
Slowest packet = 16329
Flit latency average = 27.8205
	minimum = 6
	maximum = 335
Slowest flit = 45759
Fragmentation average = 0.0203565
	minimum = 0
	maximum = 143
Injected packet rate average = 0.0732162
	minimum = 0.0500653 (at node 9)
	maximum = 0.253031 (at node 23)
Accepted packet rate average = 0.0732162
	minimum = 0.0500653 (at node 9)
	maximum = 0.253031 (at node 23)
Injected flit rate average = 0.14218
	minimum = 0.0848092 (at node 9)
	maximum = 0.348024 (at node 23)
Accepted flit rate average= 0.14218
	minimum = 0.104592 (at node 15)
	maximum = 0.482313 (at node 23)
Injected packet length average = 1.94192
Accepted packet length average = 1.94192
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.767 (4 samples)
	minimum = 6 (4 samples)
	maximum = 139.25 (4 samples)
Network latency average = 14.5706 (4 samples)
	minimum = 6 (4 samples)
	maximum = 105.75 (4 samples)
Flit latency average = 12.6883 (4 samples)
	minimum = 6 (4 samples)
	maximum = 102.75 (4 samples)
Fragmentation average = 0.00508913 (4 samples)
	minimum = 0 (4 samples)
	maximum = 35.75 (4 samples)
Injected packet rate average = 0.0279311 (4 samples)
	minimum = 0.0178409 (4 samples)
	maximum = 0.0877797 (4 samples)
Accepted packet rate average = 0.0279311 (4 samples)
	minimum = 0.0178409 (4 samples)
	maximum = 0.0877797 (4 samples)
Injected flit rate average = 0.0593883 (4 samples)
	minimum = 0.0274699 (4 samples)
	maximum = 0.145341 (4 samples)
Accepted flit rate average = 0.0593883 (4 samples)
	minimum = 0.0362369 (4 samples)
	maximum = 0.175287 (4 samples)
Injected packet size average = 2.12624 (4 samples)
Accepted packet size average = 2.12624 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 103822 (inst/sec)
gpgpu_simulation_rate = 1097 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40593)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40593)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40593)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40593)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40593)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40593)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40593)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(17,0,0) tid=(171,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(35,0,0) tid=(43,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(21,0,0) tid=(149,0,0)
GPGPU-Sim uArch: cycles simulated: 41093  inst.: 4145070 (ipc=607.3) sim_rate=109080 (inst/sec) elapsed = 0:0:00:38 / Sun Mar  6 05:32:10 2016
GPGPU-Sim uArch: cycles simulated: 41593  inst.: 4155976 (ipc=314.5) sim_rate=106563 (inst/sec) elapsed = 0:0:00:39 / Sun Mar  6 05:32:11 2016
GPGPU-Sim uArch: cycles simulated: 42093  inst.: 4161632 (ipc=213.5) sim_rate=104040 (inst/sec) elapsed = 0:0:00:40 / Sun Mar  6 05:32:12 2016
GPGPU-Sim uArch: cycles simulated: 42593  inst.: 4167588 (ipc=163.1) sim_rate=101648 (inst/sec) elapsed = 0:0:00:41 / Sun Mar  6 05:32:13 2016
GPGPU-Sim uArch: cycles simulated: 43593  inst.: 4179732 (ipc=112.8) sim_rate=99517 (inst/sec) elapsed = 0:0:00:42 / Sun Mar  6 05:32:14 2016
GPGPU-Sim uArch: cycles simulated: 44093  inst.: 4185937 (ipc=98.4) sim_rate=97347 (inst/sec) elapsed = 0:0:00:43 / Sun Mar  6 05:32:15 2016
GPGPU-Sim uArch: cycles simulated: 45093  inst.: 4199456 (ipc=79.6) sim_rate=95442 (inst/sec) elapsed = 0:0:00:44 / Sun Mar  6 05:32:16 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(0,0,0) tid=(180,0,0)
GPGPU-Sim uArch: cycles simulated: 45593  inst.: 4207007 (ipc=73.1) sim_rate=93489 (inst/sec) elapsed = 0:0:00:45 / Sun Mar  6 05:32:17 2016
GPGPU-Sim uArch: cycles simulated: 46593  inst.: 4221729 (ipc=63.4) sim_rate=91776 (inst/sec) elapsed = 0:0:00:46 / Sun Mar  6 05:32:18 2016
GPGPU-Sim uArch: cycles simulated: 47093  inst.: 4229006 (ipc=59.6) sim_rate=89978 (inst/sec) elapsed = 0:0:00:47 / Sun Mar  6 05:32:19 2016
GPGPU-Sim uArch: cycles simulated: 48093  inst.: 4243168 (ipc=53.6) sim_rate=88399 (inst/sec) elapsed = 0:0:00:48 / Sun Mar  6 05:32:20 2016
GPGPU-Sim uArch: cycles simulated: 48593  inst.: 4250118 (ipc=51.1) sim_rate=86737 (inst/sec) elapsed = 0:0:00:49 / Sun Mar  6 05:32:21 2016
GPGPU-Sim uArch: cycles simulated: 49593  inst.: 4264276 (ipc=47.0) sim_rate=85285 (inst/sec) elapsed = 0:0:00:50 / Sun Mar  6 05:32:22 2016
GPGPU-Sim uArch: cycles simulated: 50093  inst.: 4270840 (ipc=45.2) sim_rate=83741 (inst/sec) elapsed = 0:0:00:51 / Sun Mar  6 05:32:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9723,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9724,40593)
GPGPU-Sim uArch: cycles simulated: 51093  inst.: 4286077 (ipc=42.3) sim_rate=82424 (inst/sec) elapsed = 0:0:00:52 / Sun Mar  6 05:32:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10904,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10905,40593)
GPGPU-Sim uArch: cycles simulated: 51593  inst.: 4293962 (ipc=41.1) sim_rate=81018 (inst/sec) elapsed = 0:0:00:53 / Sun Mar  6 05:32:25 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(26,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11444,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11445,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11502,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11503,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11655,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11656,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (11682,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(11683,40593)
GPGPU-Sim uArch: cycles simulated: 52593  inst.: 4313101 (ipc=39.3) sim_rate=79872 (inst/sec) elapsed = 0:0:00:54 / Sun Mar  6 05:32:26 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12028,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12029,40593)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12030,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12031,40593)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12264,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12265,40593)
GPGPU-Sim uArch: cycles simulated: 53093  inst.: 4322570 (ipc=38.5) sim_rate=78592 (inst/sec) elapsed = 0:0:00:55 / Sun Mar  6 05:32:27 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13006,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13007,40593)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13043,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(13044,40593)
GPGPU-Sim uArch: cycles simulated: 54093  inst.: 4340716 (ipc=37.0) sim_rate=77512 (inst/sec) elapsed = 0:0:00:56 / Sun Mar  6 05:32:28 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (13803,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(13804,40593)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13900,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13901,40593)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13950,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13951,40593)
GPGPU-Sim uArch: cycles simulated: 54593  inst.: 4352289 (ipc=36.5) sim_rate=76355 (inst/sec) elapsed = 0:0:00:57 / Sun Mar  6 05:32:29 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14030,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14031,40593)
GPGPU-Sim uArch: cycles simulated: 55093  inst.: 4363274 (ipc=36.0) sim_rate=75228 (inst/sec) elapsed = 0:0:00:58 / Sun Mar  6 05:32:30 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14550,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14551,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15174,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(15175,40593)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15350,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(15351,40593)
GPGPU-Sim uArch: cycles simulated: 56093  inst.: 4388842 (ipc=35.3) sim_rate=74387 (inst/sec) elapsed = 0:0:00:59 / Sun Mar  6 05:32:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (15553,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(15554,40593)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (15592,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(15593,40593)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15615,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15616,40593)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(110,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (15643,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(15644,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15700,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15701,40593)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (15974,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(15975,40593)
GPGPU-Sim uArch: cycles simulated: 56593  inst.: 4404918 (ipc=35.2) sim_rate=73415 (inst/sec) elapsed = 0:0:01:00 / Sun Mar  6 05:32:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (16032,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(16033,40593)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16354,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16355,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (16488,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(16489,40593)
GPGPU-Sim uArch: cycles simulated: 57093  inst.: 4417386 (ipc=34.9) sim_rate=72416 (inst/sec) elapsed = 0:0:01:01 / Sun Mar  6 05:32:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17049,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17050,40593)
GPGPU-Sim uArch: cycles simulated: 58093  inst.: 4439732 (ipc=34.2) sim_rate=71608 (inst/sec) elapsed = 0:0:01:02 / Sun Mar  6 05:32:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (17652,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(17653,40593)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17704,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(17705,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (18118,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(18119,40593)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (18331,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(18332,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (18425,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(18426,40593)
GPGPU-Sim uArch: cycles simulated: 59093  inst.: 4465806 (ipc=33.8) sim_rate=70885 (inst/sec) elapsed = 0:0:01:03 / Sun Mar  6 05:32:35 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (18604,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(18605,40593)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (18965,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(18966,40593)
GPGPU-Sim uArch: cycles simulated: 59593  inst.: 4478369 (ipc=33.5) sim_rate=69974 (inst/sec) elapsed = 0:0:01:04 / Sun Mar  6 05:32:36 2016
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(33,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (19548,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(19549,40593)
GPGPU-Sim uArch: cycles simulated: 60593  inst.: 4501712 (ipc=33.0) sim_rate=69257 (inst/sec) elapsed = 0:0:01:05 / Sun Mar  6 05:32:37 2016
GPGPU-Sim uArch: cycles simulated: 61093  inst.: 4509239 (ipc=32.6) sim_rate=68321 (inst/sec) elapsed = 0:0:01:06 / Sun Mar  6 05:32:38 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (20947,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(20948,40593)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (20953,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(20954,40593)
GPGPU-Sim uArch: cycles simulated: 62093  inst.: 4530310 (ipc=32.0) sim_rate=67616 (inst/sec) elapsed = 0:0:01:07 / Sun Mar  6 05:32:39 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21899,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(21900,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (22015,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(22016,40593)
GPGPU-Sim uArch: cycles simulated: 63093  inst.: 4554013 (ipc=31.7) sim_rate=66970 (inst/sec) elapsed = 0:0:01:08 / Sun Mar  6 05:32:40 2016
GPGPU-Sim uArch: cycles simulated: 63593  inst.: 4565294 (ipc=31.5) sim_rate=66163 (inst/sec) elapsed = 0:0:01:09 / Sun Mar  6 05:32:41 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (23226,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(23227,40593)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23613,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(23614,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (23802,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(23803,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (23891,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(23892,40593)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(65,0,0) tid=(239,0,0)
GPGPU-Sim uArch: cycles simulated: 64593  inst.: 4585857 (ipc=31.0) sim_rate=65512 (inst/sec) elapsed = 0:0:01:10 / Sun Mar  6 05:32:42 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (24044,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(24045,40593)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (24223,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(24224,40593)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24381,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(24382,40593)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24463,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(24464,40593)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24494,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(24495,40593)
GPGPU-Sim uArch: cycles simulated: 65093  inst.: 4600713 (ipc=31.0) sim_rate=64798 (inst/sec) elapsed = 0:0:01:11 / Sun Mar  6 05:32:43 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (25371,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(25372,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25393,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25394,40593)
GPGPU-Sim uArch: cycles simulated: 66093  inst.: 4639522 (ipc=31.3) sim_rate=64437 (inst/sec) elapsed = 0:0:01:12 / Sun Mar  6 05:32:44 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (25519,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(25520,40593)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25728,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25729,40593)
GPGPU-Sim uArch: cycles simulated: 67093  inst.: 4670713 (ipc=31.3) sim_rate=63982 (inst/sec) elapsed = 0:0:01:13 / Sun Mar  6 05:32:45 2016
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(111,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 67593  inst.: 4681112 (ipc=31.1) sim_rate=63258 (inst/sec) elapsed = 0:0:01:14 / Sun Mar  6 05:32:46 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (27261,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(27262,40593)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (27269,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(27270,40593)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27622,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27623,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27695,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(27696,40593)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (27897,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(27898,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (27980,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(27981,40593)
GPGPU-Sim uArch: cycles simulated: 68593  inst.: 4712249 (ipc=31.1) sim_rate=62829 (inst/sec) elapsed = 0:0:01:15 / Sun Mar  6 05:32:47 2016
GPGPU-Sim uArch: cycles simulated: 69593  inst.: 4743286 (ipc=31.1) sim_rate=62411 (inst/sec) elapsed = 0:0:01:16 / Sun Mar  6 05:32:48 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29028,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(29029,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (29209,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(29210,40593)
GPGPU-Sim uArch: cycles simulated: 70093  inst.: 4758144 (ipc=31.1) sim_rate=61794 (inst/sec) elapsed = 0:0:01:17 / Sun Mar  6 05:32:49 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (29865,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(29866,40593)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(97,0,0) tid=(123,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (30078,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(30079,40593)
GPGPU-Sim uArch: cycles simulated: 71093  inst.: 4789272 (ipc=31.1) sim_rate=61400 (inst/sec) elapsed = 0:0:01:18 / Sun Mar  6 05:32:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (30856,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(30857,40593)
GPGPU-Sim uArch: cycles simulated: 71593  inst.: 4806170 (ipc=31.1) sim_rate=60837 (inst/sec) elapsed = 0:0:01:19 / Sun Mar  6 05:32:51 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (31124,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(31125,40593)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (31544,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(31545,40593)
GPGPU-Sim uArch: cycles simulated: 72593  inst.: 4835687 (ipc=31.1) sim_rate=60446 (inst/sec) elapsed = 0:0:01:20 / Sun Mar  6 05:32:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (32724,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(32725,40593)
GPGPU-Sim uArch: cycles simulated: 73593  inst.: 4862765 (ipc=30.9) sim_rate=60034 (inst/sec) elapsed = 0:0:01:21 / Sun Mar  6 05:32:53 2016
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(147,0,0) tid=(16,0,0)
GPGPU-Sim uArch: cycles simulated: 74093  inst.: 4874187 (ipc=30.8) sim_rate=59441 (inst/sec) elapsed = 0:0:01:22 / Sun Mar  6 05:32:54 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (34464,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(34465,40593)
GPGPU-Sim uArch: cycles simulated: 75093  inst.: 4899396 (ipc=30.7) sim_rate=59028 (inst/sec) elapsed = 0:0:01:23 / Sun Mar  6 05:32:55 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (34700,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(34701,40593)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (34899,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(34900,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (34926,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(34927,40593)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (34949,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(34950,40593)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (34993,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(34994,40593)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (35086,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(35087,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (35182,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(35183,40593)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (35188,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(35189,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (35198,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(35199,40593)
GPGPU-Sim uArch: cycles simulated: 76093  inst.: 4940087 (ipc=30.9) sim_rate=58810 (inst/sec) elapsed = 0:0:01:24 / Sun Mar  6 05:32:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (35994,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(35995,40593)
GPGPU-Sim uArch: cycles simulated: 76593  inst.: 4955952 (ipc=31.0) sim_rate=58305 (inst/sec) elapsed = 0:0:01:25 / Sun Mar  6 05:32:57 2016
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(131,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (36481,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(36482,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (36954,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(36955,40593)
GPGPU-Sim uArch: cycles simulated: 77593  inst.: 4990309 (ipc=31.1) sim_rate=58026 (inst/sec) elapsed = 0:0:01:26 / Sun Mar  6 05:32:58 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (37434,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(37435,40593)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (37838,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(37839,40593)
GPGPU-Sim uArch: cycles simulated: 78593  inst.: 5024107 (ipc=31.1) sim_rate=57748 (inst/sec) elapsed = 0:0:01:27 / Sun Mar  6 05:32:59 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (38073,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(38074,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (38092,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(38093,40593)
GPGPU-Sim uArch: cycles simulated: 79093  inst.: 5040590 (ipc=31.1) sim_rate=57279 (inst/sec) elapsed = 0:0:01:28 / Sun Mar  6 05:33:00 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (38730,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(38731,40593)
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(97,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (39203,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(39204,40593)
GPGPU-Sim uArch: cycles simulated: 80093  inst.: 5072926 (ipc=31.2) sim_rate=56999 (inst/sec) elapsed = 0:0:01:29 / Sun Mar  6 05:33:01 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (40436,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(40437,40593)
GPGPU-Sim uArch: cycles simulated: 81093  inst.: 5099402 (ipc=31.1) sim_rate=56660 (inst/sec) elapsed = 0:0:01:30 / Sun Mar  6 05:33:02 2016
GPGPU-Sim uArch: cycles simulated: 82093  inst.: 5124347 (ipc=30.9) sim_rate=56311 (inst/sec) elapsed = 0:0:01:31 / Sun Mar  6 05:33:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (41530,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(41531,40593)
GPGPU-Sim uArch: cycles simulated: 82593  inst.: 5139897 (ipc=30.9) sim_rate=55868 (inst/sec) elapsed = 0:0:01:32 / Sun Mar  6 05:33:04 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (42308,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(42309,40593)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(99,0,0) tid=(103,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (42628,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(42629,40593)
GPGPU-Sim uArch: cycles simulated: 83593  inst.: 5172251 (ipc=30.9) sim_rate=55615 (inst/sec) elapsed = 0:0:01:33 / Sun Mar  6 05:33:05 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (43345,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(43346,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (43886,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(43887,40593)
GPGPU-Sim uArch: cycles simulated: 84593  inst.: 5203446 (ipc=31.0) sim_rate=55355 (inst/sec) elapsed = 0:0:01:34 / Sun Mar  6 05:33:06 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (44489,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(44490,40593)
GPGPU-Sim uArch: cycles simulated: 85093  inst.: 5218830 (ipc=31.0) sim_rate=54935 (inst/sec) elapsed = 0:0:01:35 / Sun Mar  6 05:33:07 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(172,0,0) tid=(159,0,0)
GPGPU-Sim uArch: cycles simulated: 86093  inst.: 5252624 (ipc=31.0) sim_rate=54714 (inst/sec) elapsed = 0:0:01:36 / Sun Mar  6 05:33:08 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (45642,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(45643,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (45720,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(45721,40593)
GPGPU-Sim uArch: cycles simulated: 87093  inst.: 5286767 (ipc=31.1) sim_rate=54502 (inst/sec) elapsed = 0:0:01:37 / Sun Mar  6 05:33:09 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (46654,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(46655,40593)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (47177,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(47178,40593)
GPGPU-Sim uArch: cycles simulated: 88093  inst.: 5319984 (ipc=31.1) sim_rate=54285 (inst/sec) elapsed = 0:0:01:38 / Sun Mar  6 05:33:10 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (47605,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(47606,40593)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (47955,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(47956,40593)
GPGPU-Sim uArch: cycles simulated: 88593  inst.: 5341208 (ipc=31.2) sim_rate=53951 (inst/sec) elapsed = 0:0:01:39 / Sun Mar  6 05:33:11 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(106,0,0) tid=(176,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (48402,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(48403,40593)
GPGPU-Sim uArch: cycles simulated: 89593  inst.: 5374076 (ipc=31.3) sim_rate=53740 (inst/sec) elapsed = 0:0:01:40 / Sun Mar  6 05:33:12 2016
GPGPU-Sim uArch: cycles simulated: 90593  inst.: 5403643 (ipc=31.2) sim_rate=53501 (inst/sec) elapsed = 0:0:01:41 / Sun Mar  6 05:33:13 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (50392,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(50393,40593)
GPGPU-Sim uArch: cycles simulated: 91093  inst.: 5419000 (ipc=31.2) sim_rate=53127 (inst/sec) elapsed = 0:0:01:42 / Sun Mar  6 05:33:14 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (50524,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(50525,40593)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (50699,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(50700,40593)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(180,0,0) tid=(208,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (51078,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(51079,40593)
GPGPU-Sim uArch: cycles simulated: 92093  inst.: 5458953 (ipc=31.4) sim_rate=52999 (inst/sec) elapsed = 0:0:01:43 / Sun Mar  6 05:33:15 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (51751,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(51752,40593)
GPGPU-Sim uArch: cycles simulated: 93093  inst.: 5491546 (ipc=31.4) sim_rate=52803 (inst/sec) elapsed = 0:0:01:44 / Sun Mar  6 05:33:16 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (53159,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(53160,40593)
GPGPU-Sim uArch: cycles simulated: 94093  inst.: 5524217 (ipc=31.5) sim_rate=52611 (inst/sec) elapsed = 0:0:01:45 / Sun Mar  6 05:33:17 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (53538,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(53539,40593)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (53611,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(53612,40593)
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(140,0,0) tid=(53,0,0)
GPGPU-Sim uArch: cycles simulated: 94593  inst.: 5546825 (ipc=31.6) sim_rate=52328 (inst/sec) elapsed = 0:0:01:46 / Sun Mar  6 05:33:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (54602,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(54603,40593)
GPGPU-Sim uArch: cycles simulated: 95593  inst.: 5585565 (ipc=31.7) sim_rate=52201 (inst/sec) elapsed = 0:0:01:47 / Sun Mar  6 05:33:19 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (55244,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(55245,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (55393,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(55394,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (55583,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(55584,40593)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (55650,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(55651,40593)
GPGPU-Sim uArch: cycles simulated: 96593  inst.: 5626019 (ipc=31.9) sim_rate=52092 (inst/sec) elapsed = 0:0:01:48 / Sun Mar  6 05:33:20 2016
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(124,0,0) tid=(50,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (56016,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(56017,40593)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (56387,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(56388,40593)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (56401,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(56402,40593)
GPGPU-Sim uArch: cycles simulated: 97593  inst.: 5668526 (ipc=32.1) sim_rate=52004 (inst/sec) elapsed = 0:0:01:49 / Sun Mar  6 05:33:21 2016
GPGPU-Sim uArch: cycles simulated: 98093  inst.: 5684126 (ipc=32.0) sim_rate=51673 (inst/sec) elapsed = 0:0:01:50 / Sun Mar  6 05:33:22 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (57627,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(57628,40593)
GPGPU-Sim uArch: cycles simulated: 99093  inst.: 5719003 (ipc=32.1) sim_rate=51522 (inst/sec) elapsed = 0:0:01:51 / Sun Mar  6 05:33:23 2016
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(200,0,0) tid=(14,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (58891,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(58892,40593)
GPGPU-Sim uArch: cycles simulated: 100093  inst.: 5757619 (ipc=32.2) sim_rate=51407 (inst/sec) elapsed = 0:0:01:52 / Sun Mar  6 05:33:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (59884,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(59885,40593)
GPGPU-Sim uArch: cycles simulated: 101093  inst.: 5794671 (ipc=32.3) sim_rate=51280 (inst/sec) elapsed = 0:0:01:53 / Sun Mar  6 05:33:25 2016
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(204,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 102593  inst.: 5845441 (ipc=32.3) sim_rate=51275 (inst/sec) elapsed = 0:0:01:54 / Sun Mar  6 05:33:26 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (62172,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(62173,40593)
GPGPU-Sim uArch: cycles simulated: 103593  inst.: 5883927 (ipc=32.4) sim_rate=51164 (inst/sec) elapsed = 0:0:01:55 / Sun Mar  6 05:33:27 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (63006,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(63007,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (63087,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(63088,40593)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (63654,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(63655,40593)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(132,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (63931,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(63932,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (63971,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(63972,40593)
GPGPU-Sim uArch: cycles simulated: 104593  inst.: 5928160 (ipc=32.6) sim_rate=51104 (inst/sec) elapsed = 0:0:01:56 / Sun Mar  6 05:33:28 2016
GPGPU-Sim uArch: cycles simulated: 105093  inst.: 5949337 (ipc=32.7) sim_rate=50849 (inst/sec) elapsed = 0:0:01:57 / Sun Mar  6 05:33:29 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (64598,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(64599,40593)
GPGPU-Sim uArch: cycles simulated: 106093  inst.: 5990065 (ipc=32.8) sim_rate=50763 (inst/sec) elapsed = 0:0:01:58 / Sun Mar  6 05:33:30 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(178,0,0) tid=(175,0,0)
GPGPU-Sim uArch: cycles simulated: 107093  inst.: 6026485 (ipc=32.9) sim_rate=50642 (inst/sec) elapsed = 0:0:01:59 / Sun Mar  6 05:33:31 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (66753,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(66754,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (67054,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(67055,40593)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (67113,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(67114,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (67329,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(67330,40593)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (67336,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(67337,40593)
GPGPU-Sim uArch: cycles simulated: 108093  inst.: 6073102 (ipc=33.1) sim_rate=50609 (inst/sec) elapsed = 0:0:02:00 / Sun Mar  6 05:33:32 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (67713,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(67714,40593)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(221,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (68214,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(68215,40593)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (68271,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(68272,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (68384,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(68385,40593)
GPGPU-Sim uArch: cycles simulated: 109093  inst.: 6122679 (ipc=33.3) sim_rate=50600 (inst/sec) elapsed = 0:0:02:01 / Sun Mar  6 05:33:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (68956,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(68957,40593)
GPGPU-Sim uArch: cycles simulated: 110093  inst.: 6166799 (ipc=33.5) sim_rate=50547 (inst/sec) elapsed = 0:0:02:02 / Sun Mar  6 05:33:34 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (69813,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(69814,40593)
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(152,0,0) tid=(164,0,0)
GPGPU-Sim uArch: cycles simulated: 111093  inst.: 6203764 (ipc=33.5) sim_rate=50437 (inst/sec) elapsed = 0:0:02:03 / Sun Mar  6 05:33:35 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (71080,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(71081,40593)
GPGPU-Sim uArch: cycles simulated: 112093  inst.: 6243132 (ipc=33.6) sim_rate=50347 (inst/sec) elapsed = 0:0:02:04 / Sun Mar  6 05:33:36 2016
GPGPU-Sim uArch: cycles simulated: 113093  inst.: 6278846 (ipc=33.6) sim_rate=50230 (inst/sec) elapsed = 0:0:02:05 / Sun Mar  6 05:33:37 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(227,0,0) tid=(153,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (73174,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(73175,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (73283,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(73284,40593)
GPGPU-Sim uArch: cycles simulated: 114093  inst.: 6317331 (ipc=33.7) sim_rate=50137 (inst/sec) elapsed = 0:0:02:06 / Sun Mar  6 05:33:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (73863,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(73864,40593)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (73999,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(74000,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (74187,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(74188,40593)
GPGPU-Sim uArch: cycles simulated: 115093  inst.: 6359517 (ipc=33.8) sim_rate=50074 (inst/sec) elapsed = 0:0:02:07 / Sun Mar  6 05:33:39 2016
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(220,0,0) tid=(193,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (75445,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(75446,40593)
GPGPU-Sim uArch: cycles simulated: 116093  inst.: 6394387 (ipc=33.8) sim_rate=49956 (inst/sec) elapsed = 0:0:02:08 / Sun Mar  6 05:33:40 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (76127,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(76128,40593)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (76462,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(76463,40593)
GPGPU-Sim uArch: cycles simulated: 117093  inst.: 6434076 (ipc=33.9) sim_rate=49876 (inst/sec) elapsed = 0:0:02:09 / Sun Mar  6 05:33:41 2016
GPGPU-Sim uArch: cycles simulated: 117593  inst.: 6456819 (ipc=34.0) sim_rate=49667 (inst/sec) elapsed = 0:0:02:10 / Sun Mar  6 05:33:42 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(226,0,0) tid=(221,0,0)
GPGPU-Sim uArch: cycles simulated: 118593  inst.: 6494482 (ipc=34.0) sim_rate=49576 (inst/sec) elapsed = 0:0:02:11 / Sun Mar  6 05:33:43 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (78214,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(78215,40593)
GPGPU-Sim uArch: cycles simulated: 119593  inst.: 6531699 (ipc=34.1) sim_rate=49482 (inst/sec) elapsed = 0:0:02:12 / Sun Mar  6 05:33:44 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (79615,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(79616,40593)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (79912,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(79913,40593)
GPGPU-Sim uArch: cycles simulated: 120593  inst.: 6572367 (ipc=34.1) sim_rate=49416 (inst/sec) elapsed = 0:0:02:13 / Sun Mar  6 05:33:45 2016
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(149,0,0) tid=(36,0,0)
GPGPU-Sim uArch: cycles simulated: 121593  inst.: 6615270 (ipc=34.2) sim_rate=49367 (inst/sec) elapsed = 0:0:02:14 / Sun Mar  6 05:33:46 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (81064,40593), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(81065,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (81160,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(81161,40593)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (81950,40593), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(81951,40593)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (81960,40593), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(81961,40593)
GPGPU-Sim uArch: cycles simulated: 122593  inst.: 6658652 (ipc=34.4) sim_rate=49323 (inst/sec) elapsed = 0:0:02:15 / Sun Mar  6 05:33:47 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(240,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (82801,40593), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(82802,40593)
GPGPU-Sim uArch: cycles simulated: 123593  inst.: 6701819 (ipc=34.5) sim_rate=49278 (inst/sec) elapsed = 0:0:02:16 / Sun Mar  6 05:33:48 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (83358,40593), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(83359,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (83593,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(83594,40593)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (83605,40593), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(83606,40593)
GPGPU-Sim uArch: cycles simulated: 124593  inst.: 6746439 (ipc=34.6) sim_rate=49244 (inst/sec) elapsed = 0:0:02:17 / Sun Mar  6 05:33:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (84012,40593), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(84013,40593)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (84059,40593), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(84060,40593)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (84093,40593), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(84094,40593)
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(160,0,0) tid=(62,0,0)
GPGPU-Sim uArch: cycles simulated: 125593  inst.: 6795990 (ipc=34.8) sim_rate=49246 (inst/sec) elapsed = 0:0:02:18 / Sun Mar  6 05:33:50 2016
GPGPU-Sim uArch: cycles simulated: 126593  inst.: 6838534 (ipc=34.9) sim_rate=49198 (inst/sec) elapsed = 0:0:02:19 / Sun Mar  6 05:33:51 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(175,0,0) tid=(34,0,0)
GPGPU-Sim uArch: cycles simulated: 127593  inst.: 6877981 (ipc=34.9) sim_rate=49128 (inst/sec) elapsed = 0:0:02:20 / Sun Mar  6 05:33:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (87332,40593), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(87333,40593)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (87550,40593), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(87551,40593)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (87979,40593), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(87980,40593)
GPGPU-Sim uArch: cycles simulated: 128593  inst.: 6918782 (ipc=35.0) sim_rate=49069 (inst/sec) elapsed = 0:0:02:21 / Sun Mar  6 05:33:53 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (88771,40593), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(88772,40593)
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(252,0,0) tid=(14,0,0)
GPGPU-Sim uArch: cycles simulated: 129593  inst.: 6961873 (ipc=35.1) sim_rate=49027 (inst/sec) elapsed = 0:0:02:22 / Sun Mar  6 05:33:54 2016
GPGPU-Sim uArch: cycles simulated: 130093  inst.: 6982970 (ipc=35.1) sim_rate=48831 (inst/sec) elapsed = 0:0:02:23 / Sun Mar  6 05:33:55 2016
GPGPU-Sim uArch: cycles simulated: 131093  inst.: 7017956 (ipc=35.1) sim_rate=48735 (inst/sec) elapsed = 0:0:02:24 / Sun Mar  6 05:33:56 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (90521,40593), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(90522,40593)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (90607,40593), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(90608,40593)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(209,0,0) tid=(39,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (91303,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (91305,40593), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 132093  inst.: 7062317 (ipc=35.2) sim_rate=48705 (inst/sec) elapsed = 0:0:02:25 / Sun Mar  6 05:33:57 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (92026,40593), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 133093  inst.: 7103216 (ipc=35.3) sim_rate=48652 (inst/sec) elapsed = 0:0:02:26 / Sun Mar  6 05:33:58 2016
GPGPU-Sim uArch: Shader 3 finished CTA #5 (92567,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (92881,40593), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 134093  inst.: 7144353 (ipc=35.3) sim_rate=48601 (inst/sec) elapsed = 0:0:02:27 / Sun Mar  6 05:33:59 2016
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(196,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (94321,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (94594,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (94605,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (94825,40593), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 135593  inst.: 7205456 (ipc=35.4) sim_rate=48685 (inst/sec) elapsed = 0:0:02:28 / Sun Mar  6 05:34:00 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (95303,40593), 5 CTAs running
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(205,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 136593  inst.: 7247957 (ipc=35.5) sim_rate=48644 (inst/sec) elapsed = 0:0:02:29 / Sun Mar  6 05:34:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (96229,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (96770,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (96896,40593), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 137593  inst.: 7289300 (ipc=35.5) sim_rate=48595 (inst/sec) elapsed = 0:0:02:30 / Sun Mar  6 05:34:02 2016
GPGPU-Sim uArch: cycles simulated: 138593  inst.: 7327003 (ipc=35.6) sim_rate=48523 (inst/sec) elapsed = 0:0:02:31 / Sun Mar  6 05:34:03 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (98001,40593), 5 CTAs running
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(189,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (98722,40593), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 139593  inst.: 7369010 (ipc=35.6) sim_rate=48480 (inst/sec) elapsed = 0:0:02:32 / Sun Mar  6 05:34:04 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (99524,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (99740,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (100187,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (100265,40593), 4 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(191,0,0) tid=(165,0,0)
GPGPU-Sim uArch: cycles simulated: 141093  inst.: 7435093 (ipc=35.8) sim_rate=48595 (inst/sec) elapsed = 0:0:02:33 / Sun Mar  6 05:34:05 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (100763,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (101224,40593), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (101257,40593), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 142093  inst.: 7477103 (ipc=35.8) sim_rate=48552 (inst/sec) elapsed = 0:0:02:34 / Sun Mar  6 05:34:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (101631,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (101708,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (102160,40593), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 143093  inst.: 7524405 (ipc=35.9) sim_rate=48544 (inst/sec) elapsed = 0:0:02:35 / Sun Mar  6 05:34:07 2016
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(225,0,0) tid=(161,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (102790,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (103456,40593), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 144093  inst.: 7567601 (ipc=36.0) sim_rate=48510 (inst/sec) elapsed = 0:0:02:36 / Sun Mar  6 05:34:08 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (103583,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (103814,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (104612,40593), 3 CTAs running
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(225,0,0) tid=(172,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (104968,40593), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 145593  inst.: 7637836 (ipc=36.2) sim_rate=48648 (inst/sec) elapsed = 0:0:02:37 / Sun Mar  6 05:34:09 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105555,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (105808,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (105814,40593), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 146593  inst.: 7679127 (ipc=36.2) sim_rate=48602 (inst/sec) elapsed = 0:0:02:38 / Sun Mar  6 05:34:10 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (106428,40593), 3 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(211,0,0) tid=(224,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (106978,40593), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (107006,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (107414,40593), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 148093  inst.: 7742406 (ipc=36.3) sim_rate=48694 (inst/sec) elapsed = 0:0:02:39 / Sun Mar  6 05:34:11 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (107638,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (108251,40593), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 149093  inst.: 7786199 (ipc=36.4) sim_rate=48663 (inst/sec) elapsed = 0:0:02:40 / Sun Mar  6 05:34:12 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (108503,40593), 2 CTAs running
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(231,0,0) tid=(189,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (109408,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109734,40593), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 150593  inst.: 7847880 (ipc=36.4) sim_rate=48744 (inst/sec) elapsed = 0:0:02:41 / Sun Mar  6 05:34:13 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (110297,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (110662,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (110779,40593), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 151593  inst.: 7885016 (ipc=36.4) sim_rate=48672 (inst/sec) elapsed = 0:0:02:42 / Sun Mar  6 05:34:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (111074,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (111335,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (111492,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (111672,40593), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(211,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (111878,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (112192,40593), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 153093  inst.: 7943407 (ipc=36.5) sim_rate=48732 (inst/sec) elapsed = 0:0:02:43 / Sun Mar  6 05:34:15 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (112689,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (113315,40593), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 154093  inst.: 7982279 (ipc=36.5) sim_rate=48672 (inst/sec) elapsed = 0:0:02:44 / Sun Mar  6 05:34:16 2016
GPGPU-Sim uArch: Shader 13 finished CTA #2 (113838,40593), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (113947,40593), 1 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(234,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (114709,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (114800,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (114991,40593), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 155593  inst.: 8036843 (ipc=36.5) sim_rate=48708 (inst/sec) elapsed = 0:0:02:45 / Sun Mar  6 05:34:17 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (115238,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (115325,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (115622,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (115728,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (115753,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (115817,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (115996,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (116158,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (116255,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116299,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (116317,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 157593  inst.: 8100579 (ipc=36.4) sim_rate=48798 (inst/sec) elapsed = 0:0:02:46 / Sun Mar  6 05:34:18 2016
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(255,0,0) tid=(61,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (117241,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (117385,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (117608,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (117647,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (117755,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (117887,40593), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (118233,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (118340,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (118451,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (118675,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (118742,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (118811,40593), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 160093  inst.: 8152176 (ipc=36.1) sim_rate=48815 (inst/sec) elapsed = 0:0:02:47 / Sun Mar  6 05:34:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (119635,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (119682,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (120238,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (120717,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120767,40593), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (121506,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (121796,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (122226,40593), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 9.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 122227
gpu_sim_insn = 4324940
gpu_ipc =      35.3845
gpu_tot_sim_cycle = 162820
gpu_tot_sim_insn = 8166370
gpu_tot_ipc =      50.1558
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 15133
gpu_stall_icnt2sh    = 67793
gpu_total_sim_rate=48900

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 479338
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 36645, Miss = 16870, Miss_rate = 0.460, Pending_hits = 431, Reservation_fails = 83528
	L1D_cache_core[1]: Access = 38624, Miss = 17763, Miss_rate = 0.460, Pending_hits = 433, Reservation_fails = 85959
	L1D_cache_core[2]: Access = 38799, Miss = 17679, Miss_rate = 0.456, Pending_hits = 443, Reservation_fails = 85298
	L1D_cache_core[3]: Access = 36920, Miss = 16800, Miss_rate = 0.455, Pending_hits = 474, Reservation_fails = 81723
	L1D_cache_core[4]: Access = 37157, Miss = 17090, Miss_rate = 0.460, Pending_hits = 425, Reservation_fails = 80567
	L1D_cache_core[5]: Access = 37895, Miss = 17411, Miss_rate = 0.459, Pending_hits = 434, Reservation_fails = 85344
	L1D_cache_core[6]: Access = 37335, Miss = 17105, Miss_rate = 0.458, Pending_hits = 431, Reservation_fails = 84134
	L1D_cache_core[7]: Access = 39907, Miss = 18237, Miss_rate = 0.457, Pending_hits = 439, Reservation_fails = 86946
	L1D_cache_core[8]: Access = 38586, Miss = 17827, Miss_rate = 0.462, Pending_hits = 437, Reservation_fails = 86440
	L1D_cache_core[9]: Access = 39559, Miss = 18236, Miss_rate = 0.461, Pending_hits = 434, Reservation_fails = 84515
	L1D_cache_core[10]: Access = 38622, Miss = 17713, Miss_rate = 0.459, Pending_hits = 427, Reservation_fails = 84409
	L1D_cache_core[11]: Access = 37663, Miss = 17170, Miss_rate = 0.456, Pending_hits = 482, Reservation_fails = 85716
	L1D_cache_core[12]: Access = 37564, Miss = 17203, Miss_rate = 0.458, Pending_hits = 447, Reservation_fails = 86454
	L1D_cache_core[13]: Access = 40430, Miss = 18603, Miss_rate = 0.460, Pending_hits = 498, Reservation_fails = 86686
	L1D_cache_core[14]: Access = 38542, Miss = 17623, Miss_rate = 0.457, Pending_hits = 392, Reservation_fails = 85585
	L1D_total_cache_accesses = 574248
	L1D_total_cache_misses = 263330
	L1D_total_cache_miss_rate = 0.4586
	L1D_total_cache_pending_hits = 6627
	L1D_total_cache_reservation_fails = 1273304
	L1D_cache_data_port_util = 0.137
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 75981
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 299290
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6558
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30856
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 230067
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75501
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 5001
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 69
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 232474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1043237
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 478340
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1002, 1060, 1144, 1041, 1273, 980, 1357, 1116, 1049, 1207, 1426, 1191, 1286, 1460, 1200, 1135, 1107, 797, 1021, 1230, 1447, 1238, 1344, 1232, 1185, 1400, 1383, 1368, 1146, 1336, 1226, 1243, 1236, 1208, 1600, 965, 1811, 1331, 1135, 1189, 1056, 662, 1385, 994, 888, 905, 1000, 815, 
gpgpu_n_tot_thrd_icount = 28424608
gpgpu_n_tot_w_icount = 888269
gpgpu_n_stall_shd_mem = 1636225
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30856
gpgpu_n_mem_write_global = 237544
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 968351
gpgpu_n_store_insn = 356243
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 928647
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1633068
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2628900	W0_Idle:419252	W0_Scoreboard:515381	W1:252629	W2:110524	W3:65563	W4:43395	W5:32597	W6:27954	W7:24791	W8:21386	W9:19309	W10:17511	W11:15669	W12:15722	W13:13307	W14:12013	W15:10663	W16:9500	W17:7369	W18:6574	W19:5195	W20:4696	W21:4013	W22:3223	W23:3238	W24:2641	W25:1769	W26:1560	W27:1002	W28:629	W29:134	W30:93	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 246848 {8:30856,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9512320 {40:237408,72:39,136:97,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4196416 {136:30856,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1900352 {8:237544,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 233 
maxdqlatency = 0 
maxmflatency = 913 
averagemflatency = 267 
max_icnt2mem_latency = 741 
max_icnt2sh_latency = 162819 
mrq_lat_table:15572 	1374 	493 	1135 	1660 	276 	113 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	150610 	114443 	3362 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	8435 	2831 	15288 	156918 	73952 	11023 	28 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13403 	12094 	5096 	277 	1 	0 	0 	2 	9 	38 	944 	10780 	32127 	128003 	65641 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	165 	161 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        24        30        25        22        27        23        22        24        30        27        27        24        27        25        22        27 
dram[1]:        24        31        26        22        21        19        30        32        32        26        24        22        28        29        17        18 
dram[2]:        22        25        22        18        24        26        31        31        22        23        20        22        22        22        20        16 
dram[3]:        28        13        23        26        32        23        30        32        28        26        20        22        27        20        16        19 
dram[4]:        32        30        26        20        26        30        22        19        32        30        22        22        28        23        15        14 
dram[5]:        28        12        26        24        24        22        28        32        27        18        22        22        25        21        16        25 
maximum service time to same row:
dram[0]:     23781     19175     25352     20157     13994     23778     15691     20245     20560     16647     34944     29953     19675     24059     26071     20928 
dram[1]:     17268     25566     12057     31024     20078     21412     15404     35297     25804     53326     48804     37262     20901     24738     24907     18894 
dram[2]:     23817     24935     25160     24386     18880     18248     20522     24475     24134     16747     27360     23526     19757     21310     21892     13766 
dram[3]:     24906     18478     22960     20134     28327     23193     20908     37236     25690     25522     20840     21055     26201     23716     25363     22413 
dram[4]:     27687     29383     25969     17376     19114     20409     13963     18294     25204     18939     24058     28072     25891     19809     25538     25004 
dram[5]:     17502     22002     24401     37970     21611     20052     41697     42300     30551     25062     20521     22805     17880     20456     24090     36236 
average row accesses per activate:
dram[0]:  5.617647  4.466667  5.357143  3.529412  5.500000  5.585366  5.577778  4.921568  4.316667  4.169491  4.243902  3.978723  4.685714  4.675676  4.921052  4.945946 
dram[1]:  6.354839  7.629630  4.791667  4.458333  4.607843  3.950000  4.472727  4.666667  4.666667  4.803922  3.750000  4.000000  4.095238  4.342105  3.416667  3.296875 
dram[2]:  4.904762  5.447369  3.671875  4.169811  4.140351  4.588235  4.736842  5.977273  4.636364  3.873240  4.523809  4.133333  3.888889  4.142857  4.000000  3.795918 
dram[3]:  4.333333  4.925000  4.681818  5.916667  6.733333  4.739130  6.023809  5.534883  3.779412  4.448276  3.283333  4.000000  5.413793  3.777778  3.622642  4.152174 
dram[4]:  6.411765  5.837838  5.261905  4.458333  4.862745  5.871795  5.617021  6.600000  5.448979  5.120000  4.020000  4.717949  3.553191  3.600000  2.971429  3.196429 
dram[5]:  5.000000  3.524590  5.666667  4.863636  4.500000  4.547170  5.270833  5.704545  5.300000  3.597222  4.369565  4.564103  3.235294  3.339623  3.596491  3.719298 
average row locality = 20672/4591 = 4.502723
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       158       165       189       198       205       192       218       212       214       206       162       170       152       163       162       167 
dram[1]:       164       172       185       179       197       201       209       225       217       212       178       163       164       155       179       182 
dram[2]:       170       169       194       179       191       195       219       216       218       228       178       176       166       162       171       165 
dram[3]:       161       164       174       181       169       183       215       203       223       226       185       180       149       159       174       169 
dram[4]:       181       179       181       180       200       192       221       197       227       217       188       170       156       153       184       161 
dram[5]:       182       176       186       182       199       202       215       214       227       221       186       168       155       165       177       176 
total reads: 17845
bank skew: 228/149 = 1.53
chip skew: 3031/2915 = 1.04
number of total write accesses:
dram[0]:        33        36        36        42        37        37        33        39        45        40        12        17        12        10        25        16 
dram[1]:        33        34        45        35        38        36        37        41        35        33        17        13         8        10        26        29 
dram[2]:        36        38        41        42        45        39        51        47        37        47        12        10         9        12        17        21 
dram[3]:        34        33        32        32        33        35        38        35        34        32        12        12         8        11        18        22 
dram[4]:        37        37        40        34        48        37        43        34        40        39        13        14        11         9        24        18 
dram[5]:        33        39        35        32        44        39        38        37        38        38        15        10        10        12        28        36 
total reads: 2827
bank skew: 51/8 = 6.38
chip skew: 504/421 = 1.20
average mf latency per bank:
dram[0]:       2776      2617      2413      2207      2068      2038      1804      1844      1791      1891      7752      7534      7298      7002      1566      1602
dram[1]:       2627      2564      2253      2514      2025      2065      1884      1776      1860      1911      6911      8174      6929      7310      1409      1380
dram[2]:       2577      2564      2269      2415      2044      2087      1686      1772      1838      1730      7108      7665      6881      6477      1562      1627
dram[3]:       2588      2639      2621      2564      2321      2177      1857      1879      1863      1867      6865      7467      7494      6498      1502      1522
dram[4]:       2611      2402      2657      2463      2216      2107      1970      1924      1921      1790     43893      7827      8158      6890      1721      1590
dram[5]:       2430      2443      2383      2420      1956      1936      1798      1762      1747      1802      7162      7982      7273      6384      1392      1361
maximum mf latency per bank:
dram[0]:        705       674       679       748       658       696       678       686       740       664       764       739       832       913       876       668
dram[1]:        689       774       620       749       594       665       632       621       758       590       594       714       631       603       557       636
dram[2]:        679       682       700       691       759       715       715       636       675       707       755       735       855       806       750       674
dram[3]:        724       688       607       592       723       623       716       749       696       684       639       667       615       611       674       669
dram[4]:        798       652       765       673       710       691       780       704       778       629       884       731       835       661       906       620
dram[5]:        603       739       642       680       660       661       610       672       637       739       650       672       648       642       714       718

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=214918 n_nop=207067 n_act=724 n_pre=708 n_req=3403 n_rd=5866 n_write=553 bw_util=0.05973
n_activity=49827 dram_eff=0.2577
bk0: 316a 212780i bk1: 330a 212461i bk2: 378a 212262i bk3: 396a 211539i bk4: 410a 212083i bk5: 384a 212079i bk6: 436a 211952i bk7: 424a 211779i bk8: 428a 211649i bk9: 412a 211796i bk10: 324a 212689i bk11: 340a 212603i bk12: 304a 212856i bk13: 326a 212770i bk14: 324a 212645i bk15: 334a 212748i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0855908
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=214918 n_nop=206860 n_act=782 n_pre=766 n_req=3452 n_rd=5964 n_write=546 bw_util=0.06058
n_activity=52537 dram_eff=0.2478
bk0: 328a 212720i bk1: 344a 212909i bk2: 370a 212177i bk3: 358a 212313i bk4: 394a 212052i bk5: 402a 211802i bk6: 418a 211665i bk7: 450a 211646i bk8: 434a 211973i bk9: 424a 212112i bk10: 356a 212426i bk11: 326a 212736i bk12: 328a 212821i bk13: 310a 212871i bk14: 358a 212135i bk15: 364a 211893i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0608279
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=214918 n_nop=206738 n_act=802 n_pre=786 n_req=3501 n_rd=5994 n_write=598 bw_util=0.06134
n_activity=51717 dram_eff=0.2549
bk0: 340a 212395i bk1: 338a 212595i bk2: 388a 211649i bk3: 358a 211800i bk4: 382a 211672i bk5: 390a 211983i bk6: 438a 210784i bk7: 432a 211568i bk8: 436a 211792i bk9: 456a 210770i bk10: 356a 212576i bk11: 352a 212370i bk12: 332a 212393i bk13: 324a 212522i bk14: 342a 212286i bk15: 330a 212367i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.121842
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=214918 n_nop=207155 n_act=733 n_pre=717 n_req=3336 n_rd=5830 n_write=483 bw_util=0.05875
n_activity=51260 dram_eff=0.2463
bk0: 322a 212377i bk1: 328a 212620i bk2: 348a 212374i bk3: 362a 212661i bk4: 338a 212706i bk5: 366a 212285i bk6: 430a 212270i bk7: 406a 212174i bk8: 446a 211750i bk9: 452a 211919i bk10: 370a 212260i bk11: 360a 212534i bk12: 298a 213343i bk13: 318a 212811i bk14: 348a 212397i bk15: 338a 212688i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0566216
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=214918 n_nop=206926 n_act=739 n_pre=723 n_req=3465 n_rd=5974 n_write=556 bw_util=0.06077
n_activity=53241 dram_eff=0.2453
bk0: 362a 212605i bk1: 358a 212166i bk2: 362a 212348i bk3: 360a 212305i bk4: 400a 212014i bk5: 384a 212067i bk6: 442a 212020i bk7: 394a 212182i bk8: 454a 212094i bk9: 434a 211813i bk10: 376a 212491i bk11: 340a 212655i bk12: 312a 212745i bk13: 306a 212494i bk14: 368a 211796i bk15: 322a 212080i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.101964
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=214918 n_nop=206679 n_act=811 n_pre=795 n_req=3515 n_rd=6062 n_write=571 bw_util=0.06173
n_activity=53635 dram_eff=0.2473
bk0: 364a 212286i bk1: 352a 211837i bk2: 372a 212513i bk3: 364a 212361i bk4: 398a 211882i bk5: 404a 211939i bk6: 430a 211871i bk7: 428a 212096i bk8: 454a 211993i bk9: 442a 211591i bk10: 372a 212580i bk11: 336a 212794i bk12: 310a 212595i bk13: 330a 212505i bk14: 354a 212231i bk15: 352a 211966i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0701896

========= L2 cache stats =========
L2_cache_bank[0]: Access = 20295, Miss = 1460, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 232
L2_cache_bank[1]: Access = 20626, Miss = 1473, Miss_rate = 0.071, Pending_hits = 6, Reservation_fails = 96
L2_cache_bank[2]: Access = 20127, Miss = 1493, Miss_rate = 0.074, Pending_hits = 14, Reservation_fails = 109
L2_cache_bank[3]: Access = 20731, Miss = 1489, Miss_rate = 0.072, Pending_hits = 10, Reservation_fails = 0
L2_cache_bank[4]: Access = 20150, Miss = 1507, Miss_rate = 0.075, Pending_hits = 2, Reservation_fails = 95
L2_cache_bank[5]: Access = 20314, Miss = 1490, Miss_rate = 0.073, Pending_hits = 13, Reservation_fails = 56
L2_cache_bank[6]: Access = 20345, Miss = 1450, Miss_rate = 0.071, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[7]: Access = 20421, Miss = 1465, Miss_rate = 0.072, Pending_hits = 4, Reservation_fails = 0
L2_cache_bank[8]: Access = 44267, Miss = 1538, Miss_rate = 0.035, Pending_hits = 16, Reservation_fails = 147
L2_cache_bank[9]: Access = 20336, Miss = 1449, Miss_rate = 0.071, Pending_hits = 8, Reservation_fails = 115
L2_cache_bank[10]: Access = 20644, Miss = 1527, Miss_rate = 0.074, Pending_hits = 13, Reservation_fails = 0
L2_cache_bank[11]: Access = 20219, Miss = 1504, Miss_rate = 0.074, Pending_hits = 11, Reservation_fails = 0
L2_total_cache_accesses = 268475
L2_total_cache_misses = 17845
L2_total_cache_miss_rate = 0.0665
L2_total_cache_pending_hits = 113
L2_total_cache_reservation_fails = 850
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 15259
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15570
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 517
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 235197
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2270
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.153
L2_cache_fill_port_util = 0.037

icnt_total_pkts_mem_to_simt=392169
icnt_total_pkts_simt_to_mem=506349
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 37.9905
	minimum = 6
	maximum = 477
Network latency average = 22.0963
	minimum = 6
	maximum = 425
Slowest packet = 56971
Flit latency average = 22.8765
	minimum = 6
	maximum = 424
Slowest flit = 116919
Fragmentation average = 0.00382506
	minimum = 0
	maximum = 264
Injected packet rate average = 0.147427
	minimum = 0.12611 (at node 3)
	maximum = 0.311273 (at node 23)
Accepted packet rate average = 0.147427
	minimum = 0.12611 (at node 3)
	maximum = 0.311273 (at node 23)
Injected flit rate average = 0.241566
	minimum = 0.211582 (at node 15)
	maximum = 0.373682 (at node 23)
Accepted flit rate average= 0.241566
	minimum = 0.173211 (at node 6)
	maximum = 0.607223 (at node 23)
Injected packet length average = 1.63855
Accepted packet length average = 1.63855
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 24.2117 (5 samples)
	minimum = 6 (5 samples)
	maximum = 206.8 (5 samples)
Network latency average = 16.0757 (5 samples)
	minimum = 6 (5 samples)
	maximum = 169.6 (5 samples)
Flit latency average = 14.726 (5 samples)
	minimum = 6 (5 samples)
	maximum = 167 (5 samples)
Fragmentation average = 0.00483632 (5 samples)
	minimum = 0 (5 samples)
	maximum = 81.4 (5 samples)
Injected packet rate average = 0.0518303 (5 samples)
	minimum = 0.0394947 (5 samples)
	maximum = 0.132478 (5 samples)
Accepted packet rate average = 0.0518303 (5 samples)
	minimum = 0.0394947 (5 samples)
	maximum = 0.132478 (5 samples)
Injected flit rate average = 0.0958238 (5 samples)
	minimum = 0.0642922 (5 samples)
	maximum = 0.191009 (5 samples)
Accepted flit rate average = 0.0958238 (5 samples)
	minimum = 0.0636316 (5 samples)
	maximum = 0.261674 (5 samples)
Injected packet size average = 1.8488 (5 samples)
Accepted packet size average = 1.8488 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 47 sec (167 sec)
gpgpu_simulation_rate = 48900 (inst/sec)
GPGPU-Sim API: Stream Manager State
gpgpu_simulation_rate = 974 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,162820)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,162820)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,162820)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,162820)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,162820)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,162820)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,162820)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,0,0) tid=(5,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(54,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(64,0,0) tid=(101,0,0)
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(5,0,0) tid=(177,0,0)
GPGPU-Sim uArch: cycles simulated: 163320  inst.: 8504132 (ipc=675.5) sim_rate=50320 (inst/sec) elapsed = 0:0:02:49 / Sun Mar  6 05:34:21 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(11,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 164320  inst.: 8594156 (ipc=285.2) sim_rate=50553 (inst/sec) elapsed = 0:0:02:50 / Sun Mar  6 05:34:22 2016
GPGPU-Sim uArch: cycles simulated: 165320  inst.: 8638323 (ipc=188.8) sim_rate=50516 (inst/sec) elapsed = 0:0:02:51 / Sun Mar  6 05:34:23 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(25,0,0) tid=(77,0,0)
GPGPU-Sim uArch: cycles simulated: 166320  inst.: 8676234 (ipc=145.7) sim_rate=50443 (inst/sec) elapsed = 0:0:02:52 / Sun Mar  6 05:34:24 2016
GPGPU-Sim uArch: cycles simulated: 167320  inst.: 8722298 (ipc=123.5) sim_rate=50417 (inst/sec) elapsed = 0:0:02:53 / Sun Mar  6 05:34:25 2016
GPGPU-Sim uArch: cycles simulated: 167820  inst.: 8742434 (ipc=115.2) sim_rate=50243 (inst/sec) elapsed = 0:0:02:54 / Sun Mar  6 05:34:26 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(1,0,0) tid=(81,0,0)
GPGPU-Sim uArch: cycles simulated: 169320  inst.: 8807719 (ipc=98.7) sim_rate=50329 (inst/sec) elapsed = 0:0:02:55 / Sun Mar  6 05:34:27 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 170320  inst.: 8854300 (ipc=91.7) sim_rate=50308 (inst/sec) elapsed = 0:0:02:56 / Sun Mar  6 05:34:28 2016
GPGPU-Sim uArch: cycles simulated: 171820  inst.: 8916516 (ipc=83.3) sim_rate=50375 (inst/sec) elapsed = 0:0:02:57 / Sun Mar  6 05:34:29 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(12,0,0) tid=(201,0,0)
GPGPU-Sim uArch: cycles simulated: 173320  inst.: 8972644 (ipc=76.8) sim_rate=50408 (inst/sec) elapsed = 0:0:02:58 / Sun Mar  6 05:34:30 2016
GPGPU-Sim uArch: cycles simulated: 174820  inst.: 9031515 (ipc=72.1) sim_rate=50455 (inst/sec) elapsed = 0:0:02:59 / Sun Mar  6 05:34:31 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(25,0,0) tid=(78,0,0)
GPGPU-Sim uArch: cycles simulated: 175820  inst.: 9066428 (ipc=69.2) sim_rate=50369 (inst/sec) elapsed = 0:0:03:00 / Sun Mar  6 05:34:32 2016
GPGPU-Sim uArch: cycles simulated: 177320  inst.: 9127009 (ipc=66.3) sim_rate=50425 (inst/sec) elapsed = 0:0:03:01 / Sun Mar  6 05:34:33 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(3,0,0) tid=(162,0,0)
GPGPU-Sim uArch: cycles simulated: 178820  inst.: 9186970 (ipc=63.8) sim_rate=50477 (inst/sec) elapsed = 0:0:03:02 / Sun Mar  6 05:34:34 2016
GPGPU-Sim uArch: cycles simulated: 179820  inst.: 9224218 (ipc=62.2) sim_rate=50405 (inst/sec) elapsed = 0:0:03:03 / Sun Mar  6 05:34:35 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(31,0,0) tid=(4,0,0)
GPGPU-Sim uArch: cycles simulated: 181320  inst.: 9282911 (ipc=60.4) sim_rate=50450 (inst/sec) elapsed = 0:0:03:04 / Sun Mar  6 05:34:36 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(43,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 182820  inst.: 9342326 (ipc=58.8) sim_rate=50499 (inst/sec) elapsed = 0:0:03:05 / Sun Mar  6 05:34:37 2016
GPGPU-Sim uArch: cycles simulated: 183820  inst.: 9385037 (ipc=58.0) sim_rate=50457 (inst/sec) elapsed = 0:0:03:06 / Sun Mar  6 05:34:38 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21499,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21500,162820)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(16,0,0) tid=(184,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22116,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22117,162820)
GPGPU-Sim uArch: cycles simulated: 185320  inst.: 9447787 (ipc=57.0) sim_rate=50522 (inst/sec) elapsed = 0:0:03:07 / Sun Mar  6 05:34:39 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22813,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22814,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22996,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22997,162820)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23120,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23121,162820)
GPGPU-Sim uArch: cycles simulated: 186320  inst.: 9498949 (ipc=56.7) sim_rate=50526 (inst/sec) elapsed = 0:0:03:08 / Sun Mar  6 05:34:40 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23509,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23510,162820)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(21,0,0) tid=(240,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24160,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24161,162820)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (24297,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(24298,162820)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24621,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24622,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24740,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24741,162820)
GPGPU-Sim uArch: cycles simulated: 187820  inst.: 9572118 (ipc=56.2) sim_rate=50646 (inst/sec) elapsed = 0:0:03:09 / Sun Mar  6 05:34:41 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25170,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25171,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25725,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25726,162820)
GPGPU-Sim uArch: cycles simulated: 188820  inst.: 9614070 (ipc=55.7) sim_rate=50600 (inst/sec) elapsed = 0:0:03:10 / Sun Mar  6 05:34:42 2016
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(60,0,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26214,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26215,162820)
GPGPU-Sim uArch: cycles simulated: 189820  inst.: 9661639 (ipc=55.4) sim_rate=50584 (inst/sec) elapsed = 0:0:03:11 / Sun Mar  6 05:34:43 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (27007,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(27008,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (27241,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(27242,162820)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(29,0,0) tid=(104,0,0)
GPGPU-Sim uArch: cycles simulated: 191320  inst.: 9733104 (ipc=55.0) sim_rate=50693 (inst/sec) elapsed = 0:0:03:12 / Sun Mar  6 05:34:44 2016
GPGPU-Sim uArch: cycles simulated: 192820  inst.: 9797445 (ipc=54.4) sim_rate=50763 (inst/sec) elapsed = 0:0:03:13 / Sun Mar  6 05:34:45 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(64,0,0) tid=(82,0,0)
GPGPU-Sim uArch: cycles simulated: 193820  inst.: 9840402 (ipc=54.0) sim_rate=50723 (inst/sec) elapsed = 0:0:03:14 / Sun Mar  6 05:34:46 2016
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(19,0,0) tid=(244,0,0)
GPGPU-Sim uArch: cycles simulated: 195320  inst.: 9910633 (ipc=53.7) sim_rate=50823 (inst/sec) elapsed = 0:0:03:15 / Sun Mar  6 05:34:47 2016
GPGPU-Sim uArch: cycles simulated: 196820  inst.: 9982675 (ipc=53.4) sim_rate=50932 (inst/sec) elapsed = 0:0:03:16 / Sun Mar  6 05:34:48 2016
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(36,0,0) tid=(190,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (34418,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(34419,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (34670,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(34671,162820)
GPGPU-Sim uArch: cycles simulated: 198320  inst.: 10056816 (ipc=53.3) sim_rate=51049 (inst/sec) elapsed = 0:0:03:17 / Sun Mar  6 05:34:49 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(100,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (36535,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(36536,162820)
GPGPU-Sim uArch: cycles simulated: 199820  inst.: 10125123 (ipc=52.9) sim_rate=51136 (inst/sec) elapsed = 0:0:03:18 / Sun Mar  6 05:34:50 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (37164,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(37165,162820)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (37251,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(37252,162820)
GPGPU-Sim uArch: cycles simulated: 200820  inst.: 10175676 (ipc=52.9) sim_rate=51134 (inst/sec) elapsed = 0:0:03:19 / Sun Mar  6 05:34:51 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (38076,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(38077,162820)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (38188,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(38189,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (38235,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(38236,162820)
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(35,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (38321,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(38322,162820)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (38682,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(38683,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (38751,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(38752,162820)
GPGPU-Sim uArch: cycles simulated: 202320  inst.: 10260732 (ipc=53.0) sim_rate=51303 (inst/sec) elapsed = 0:0:03:20 / Sun Mar  6 05:34:52 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (39604,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(39605,162820)
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(30,0,0) tid=(107,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (40478,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(40479,162820)
GPGPU-Sim uArch: cycles simulated: 203320  inst.: 10312270 (ipc=53.0) sim_rate=51304 (inst/sec) elapsed = 0:0:03:21 / Sun Mar  6 05:34:53 2016
GPGPU-Sim uArch: Shader 8 finished CTA #1 (40720,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(40721,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (40735,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(40736,162820)
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(40,0,0) tid=(184,0,0)
GPGPU-Sim uArch: cycles simulated: 204820  inst.: 10392989 (ipc=53.0) sim_rate=51450 (inst/sec) elapsed = 0:0:03:22 / Sun Mar  6 05:34:54 2016
GPGPU-Sim uArch: cycles simulated: 205820  inst.: 10445597 (ipc=53.0) sim_rate=51456 (inst/sec) elapsed = 0:0:03:23 / Sun Mar  6 05:34:55 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(90,0,0) tid=(92,0,0)
GPGPU-Sim uArch: cycles simulated: 207320  inst.: 10517708 (ipc=52.8) sim_rate=51557 (inst/sec) elapsed = 0:0:03:24 / Sun Mar  6 05:34:56 2016
GPGPU-Sim uArch: cycles simulated: 208820  inst.: 10571179 (ipc=52.3) sim_rate=51566 (inst/sec) elapsed = 0:0:03:25 / Sun Mar  6 05:34:57 2016
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(91,0,0) tid=(204,0,0)
GPGPU-Sim uArch: cycles simulated: 210320  inst.: 10644100 (ipc=52.2) sim_rate=51670 (inst/sec) elapsed = 0:0:03:26 / Sun Mar  6 05:34:58 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(112,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 211820  inst.: 10715297 (ipc=52.0) sim_rate=51764 (inst/sec) elapsed = 0:0:03:27 / Sun Mar  6 05:34:59 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (49501,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(49502,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (49616,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(49617,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (49661,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(49662,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (49821,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(49822,162820)
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(52,0,0) tid=(108,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (50128,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(50129,162820)
GPGPU-Sim uArch: cycles simulated: 213320  inst.: 10786888 (ipc=51.9) sim_rate=51860 (inst/sec) elapsed = 0:0:03:28 / Sun Mar  6 05:35:00 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (50822,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(50823,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (50888,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(50889,162820)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (51087,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(51088,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (51333,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(51334,162820)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (51513,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(51514,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (51521,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(51522,162820)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (51532,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(51533,162820)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(63,0,0) tid=(96,0,0)
GPGPU-Sim uArch: cycles simulated: 214820  inst.: 10874778 (ipc=52.1) sim_rate=52032 (inst/sec) elapsed = 0:0:03:29 / Sun Mar  6 05:35:01 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (52895,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(52896,162820)
GPGPU-Sim uArch: cycles simulated: 215820  inst.: 10930536 (ipc=52.2) sim_rate=52050 (inst/sec) elapsed = 0:0:03:30 / Sun Mar  6 05:35:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (53124,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(53125,162820)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (53502,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(53503,162820)
GPGPU-Sim uArch: cycles simulated: 217320  inst.: 11017748 (ipc=52.3) sim_rate=52216 (inst/sec) elapsed = 0:0:03:31 / Sun Mar  6 05:35:03 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(126,0,0) tid=(219,0,0)
GPGPU-Sim uArch: cycles simulated: 218820  inst.: 11091148 (ipc=52.2) sim_rate=52316 (inst/sec) elapsed = 0:0:03:32 / Sun Mar  6 05:35:04 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(121,0,0) tid=(0,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (57370,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(57371,162820)
GPGPU-Sim uArch: cycles simulated: 220320  inst.: 11166545 (ipc=52.2) sim_rate=52425 (inst/sec) elapsed = 0:0:03:33 / Sun Mar  6 05:35:05 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (57852,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(57853,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (58118,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(58119,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (58397,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(58398,162820)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (58410,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(58411,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (58893,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(58894,162820)
GPGPU-Sim uArch: cycles simulated: 221820  inst.: 11248116 (ipc=52.2) sim_rate=52561 (inst/sec) elapsed = 0:0:03:34 / Sun Mar  6 05:35:06 2016
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(98,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (59089,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(59090,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (59384,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(59385,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (59425,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(59426,162820)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (59569,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(59570,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (59723,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(59724,162820)
GPGPU-Sim uArch: cycles simulated: 222820  inst.: 11315308 (ipc=52.5) sim_rate=52629 (inst/sec) elapsed = 0:0:03:35 / Sun Mar  6 05:35:07 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (60375,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(60376,162820)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(146,0,0) tid=(139,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (61005,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(61006,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (61489,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(61490,162820)
GPGPU-Sim uArch: cycles simulated: 224320  inst.: 11399299 (ipc=52.6) sim_rate=52774 (inst/sec) elapsed = 0:0:03:36 / Sun Mar  6 05:35:08 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(69,0,0) tid=(251,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (62543,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(62544,162820)
GPGPU-Sim uArch: cycles simulated: 225820  inst.: 11487525 (ipc=52.7) sim_rate=52937 (inst/sec) elapsed = 0:0:03:37 / Sun Mar  6 05:35:09 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(138,0,0) tid=(11,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (64317,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(64318,162820)
GPGPU-Sim uArch: cycles simulated: 227320  inst.: 11564505 (ipc=52.7) sim_rate=53048 (inst/sec) elapsed = 0:0:03:38 / Sun Mar  6 05:35:10 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (64922,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(64923,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (64927,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(64928,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (65345,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(65346,162820)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (65372,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(65373,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (65447,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(65448,162820)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(94,0,0) tid=(238,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (65848,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(65849,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (65872,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(65873,162820)
GPGPU-Sim uArch: cycles simulated: 228820  inst.: 11652797 (ipc=52.8) sim_rate=53209 (inst/sec) elapsed = 0:0:03:39 / Sun Mar  6 05:35:11 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (66163,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(66164,162820)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (66338,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(66339,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (66540,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(66541,162820)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (66603,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(66604,162820)
GPGPU-Sim uArch: cycles simulated: 229820  inst.: 11718427 (ipc=53.0) sim_rate=53265 (inst/sec) elapsed = 0:0:03:40 / Sun Mar  6 05:35:12 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(79,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (67343,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(67344,162820)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (67353,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(67354,162820)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (67946,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(67947,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (68118,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(68119,162820)
GPGPU-Sim uArch: cycles simulated: 231320  inst.: 11805892 (ipc=53.1) sim_rate=53420 (inst/sec) elapsed = 0:0:03:41 / Sun Mar  6 05:35:13 2016
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(156,0,0) tid=(83,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (69405,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(69406,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (69678,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(69679,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (69718,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(69719,162820)
GPGPU-Sim uArch: cycles simulated: 232820  inst.: 11888702 (ipc=53.2) sim_rate=53552 (inst/sec) elapsed = 0:0:03:42 / Sun Mar  6 05:35:14 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (70097,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(70098,162820)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(111,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (70493,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(70494,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (71444,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(71445,162820)
GPGPU-Sim uArch: cycles simulated: 234320  inst.: 11977680 (ipc=53.3) sim_rate=53711 (inst/sec) elapsed = 0:0:03:43 / Sun Mar  6 05:35:15 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (71906,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(71907,162820)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (72047,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(72048,162820)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(158,0,0) tid=(157,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (72075,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(72076,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (72252,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(72253,162820)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (72321,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(72322,162820)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (72366,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(72367,162820)
GPGPU-Sim uArch: cycles simulated: 235320  inst.: 12046047 (ipc=53.5) sim_rate=53776 (inst/sec) elapsed = 0:0:03:44 / Sun Mar  6 05:35:16 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(95,0,0) tid=(254,0,0)
GPGPU-Sim uArch: cycles simulated: 236820  inst.: 12121703 (ipc=53.5) sim_rate=53874 (inst/sec) elapsed = 0:0:03:45 / Sun Mar  6 05:35:17 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (74117,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(74118,162820)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (74763,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(74764,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (75039,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(75040,162820)
GPGPU-Sim uArch: cycles simulated: 238320  inst.: 12194973 (ipc=53.4) sim_rate=53960 (inst/sec) elapsed = 0:0:03:46 / Sun Mar  6 05:35:18 2016
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(176,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (76314,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(76315,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (76617,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(76618,162820)
GPGPU-Sim uArch: cycles simulated: 239820  inst.: 12278774 (ipc=53.4) sim_rate=54091 (inst/sec) elapsed = 0:0:03:47 / Sun Mar  6 05:35:19 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77308,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(77309,162820)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(175,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (77690,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(77691,162820)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (77771,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(77772,162820)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (78000,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(78001,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (78016,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(78017,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (78033,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(78034,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (78349,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(78350,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (78487,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(78488,162820)
GPGPU-Sim uArch: cycles simulated: 241320  inst.: 12357677 (ipc=53.4) sim_rate=54200 (inst/sec) elapsed = 0:0:03:48 / Sun Mar  6 05:35:20 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (78561,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(78562,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (78596,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(78597,162820)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (78938,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(78939,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (78988,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(78989,162820)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(193,0,0) tid=(68,0,0)
GPGPU-Sim uArch: cycles simulated: 242320  inst.: 12422942 (ipc=53.5) sim_rate=54248 (inst/sec) elapsed = 0:0:03:49 / Sun Mar  6 05:35:21 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79739,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79740,162820)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(133,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 243820  inst.: 12496818 (ipc=53.5) sim_rate=54333 (inst/sec) elapsed = 0:0:03:50 / Sun Mar  6 05:35:22 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (81039,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(81040,162820)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (81608,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(81609,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (81705,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(81706,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (81772,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(81773,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (82033,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(82034,162820)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (82408,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(82409,162820)
GPGPU-Sim uArch: cycles simulated: 245320  inst.: 12579159 (ipc=53.5) sim_rate=54455 (inst/sec) elapsed = 0:0:03:51 / Sun Mar  6 05:35:23 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(195,0,0) tid=(82,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (82749,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(82750,162820)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (82846,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(82847,162820)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (83065,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(83066,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (83125,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(83126,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (83202,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(83203,162820)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (83852,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(83853,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (83922,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(83923,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (83945,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(83946,162820)
GPGPU-Sim uArch: cycles simulated: 246820  inst.: 12668442 (ipc=53.6) sim_rate=54605 (inst/sec) elapsed = 0:0:03:52 / Sun Mar  6 05:35:24 2016
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(159,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (84973,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(84974,162820)
GPGPU-Sim uArch: cycles simulated: 247820  inst.: 12720941 (ipc=53.6) sim_rate=54596 (inst/sec) elapsed = 0:0:03:53 / Sun Mar  6 05:35:25 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (85733,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(85734,162820)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (85868,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(85869,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (85872,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(85873,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (86015,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(86016,162820)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(140,0,0) tid=(232,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (86030,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(86031,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (86104,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(86105,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (86442,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(86443,162820)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (86474,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(86475,162820)
GPGPU-Sim uArch: cycles simulated: 249320  inst.: 12805256 (ipc=53.6) sim_rate=54723 (inst/sec) elapsed = 0:0:03:54 / Sun Mar  6 05:35:26 2016
GPGPU-Sim uArch: Shader 7 finished CTA #2 (86599,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(86600,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (86654,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(86655,162820)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (87167,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(87168,162820)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(198,0,0) tid=(131,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (87900,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(87901,162820)
GPGPU-Sim uArch: cycles simulated: 250820  inst.: 12893237 (ipc=53.7) sim_rate=54864 (inst/sec) elapsed = 0:0:03:55 / Sun Mar  6 05:35:27 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (88473,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(88474,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (88895,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(88896,162820)
GPGPU-Sim uArch: cycles simulated: 251820  inst.: 12955075 (ipc=53.8) sim_rate=54894 (inst/sec) elapsed = 0:0:03:56 / Sun Mar  6 05:35:28 2016
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(183,0,0) tid=(49,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (89491,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(89492,162820)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (89505,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(89506,162820)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (89713,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(89714,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (89939,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(89940,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (89984,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(89985,162820)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (90405,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(90406,162820)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (90450,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(90451,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (90457,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(90458,162820)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (90491,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(90492,162820)
GPGPU-Sim uArch: cycles simulated: 253320  inst.: 13052185 (ipc=54.0) sim_rate=55072 (inst/sec) elapsed = 0:0:03:57 / Sun Mar  6 05:35:29 2016
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(167,0,0) tid=(250,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (90596,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(90597,162820)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (90614,162820), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(90615,162820)
GPGPU-Sim uArch: cycles simulated: 254320  inst.: 13114197 (ipc=54.1) sim_rate=55101 (inst/sec) elapsed = 0:0:03:58 / Sun Mar  6 05:35:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (91508,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(91509,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (91591,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(91592,162820)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (91891,162820), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(91892,162820)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (91968,162820), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(91969,162820)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (92081,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(92082,162820)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(195,0,0) tid=(119,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (92451,162820), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(92452,162820)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (92656,162820), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(92657,162820)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (92727,162820), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(92728,162820)
GPGPU-Sim uArch: cycles simulated: 255820  inst.: 13225016 (ipc=54.4) sim_rate=55334 (inst/sec) elapsed = 0:0:03:59 / Sun Mar  6 05:35:31 2016
GPGPU-Sim uArch: Shader 11 finished CTA #4 (93004,162820), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(93005,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (93052,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(93053,162820)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(223,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (93405,162820), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(93406,162820)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (93487,162820), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(93488,162820)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (93658,162820), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(93659,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (93801,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(93802,162820)
GPGPU-Sim uArch: cycles simulated: 256820  inst.: 13299026 (ipc=54.6) sim_rate=55412 (inst/sec) elapsed = 0:0:04:00 / Sun Mar  6 05:35:32 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (94211,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(94212,162820)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (94214,162820), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(94215,162820)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (94401,162820), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(94402,162820)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (94728,162820), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(94729,162820)
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(250,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (94820,162820), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(94821,162820)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (94880,162820), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(94881,162820)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (95074,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (95111,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (95140,162820), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 258320  inst.: 13386741 (ipc=54.7) sim_rate=55546 (inst/sec) elapsed = 0:0:04:01 / Sun Mar  6 05:35:33 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (95704,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (95989,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (96103,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (96167,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (96243,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (96265,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (96275,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (96436,162820), 4 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(247,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (96649,162820), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 259820  inst.: 13464567 (ipc=54.6) sim_rate=55638 (inst/sec) elapsed = 0:0:04:02 / Sun Mar  6 05:35:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #5 (97003,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (97060,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (97085,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (97103,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (97211,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (97393,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (97497,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (97516,162820), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (97601,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (97955,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (98197,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (98277,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (98328,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (98400,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (98425,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98495,162820), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 261320  inst.: 13534082 (ipc=54.5) sim_rate=55695 (inst/sec) elapsed = 0:0:04:03 / Sun Mar  6 05:35:35 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (98544,162820), 4 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(250,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (98649,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (98769,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (98789,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (98791,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (98832,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98845,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (98952,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (99019,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (99065,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (99097,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (99209,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (99226,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (99357,162820), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (99435,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (99456,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (99466,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (99527,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (99624,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (99637,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (99643,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (99650,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (99673,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (99692,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (99741,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (99851,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (99922,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (100059,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (100129,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (100145,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (100147,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (100176,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (100188,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (100193,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (100301,162820), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (100308,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (100327,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (100336,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (100414,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (100475,162820), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 263320  inst.: 13607879 (ipc=54.1) sim_rate=55769 (inst/sec) elapsed = 0:0:04:04 / Sun Mar  6 05:35:36 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (100596,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (100597,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (100623,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (100638,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (100746,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (100820,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (100856,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (100946,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (100982,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (101053,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (101103,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (101154,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (101241,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (101254,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (101296,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (101427,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (101457,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (101559,162820), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (101703,162820), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (101834,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (101838,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (101877,162820), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 8.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 101878
gpu_sim_insn = 5453541
gpu_ipc =      53.5301
gpu_tot_sim_cycle = 264698
gpu_tot_sim_insn = 13619911
gpu_tot_ipc =      51.4545
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 34686
gpu_stall_icnt2sh    = 152268
gpu_total_sim_rate=55819

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 787248
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 75232, Miss = 29665, Miss_rate = 0.394, Pending_hits = 545, Reservation_fails = 140163
	L1D_cache_core[1]: Access = 77813, Miss = 30735, Miss_rate = 0.395, Pending_hits = 575, Reservation_fails = 142086
	L1D_cache_core[2]: Access = 78142, Miss = 30554, Miss_rate = 0.391, Pending_hits = 549, Reservation_fails = 142198
	L1D_cache_core[3]: Access = 76579, Miss = 29841, Miss_rate = 0.390, Pending_hits = 569, Reservation_fails = 137389
	L1D_cache_core[4]: Access = 77219, Miss = 30196, Miss_rate = 0.391, Pending_hits = 541, Reservation_fails = 135466
	L1D_cache_core[5]: Access = 77298, Miss = 30432, Miss_rate = 0.394, Pending_hits = 535, Reservation_fails = 140412
	L1D_cache_core[6]: Access = 76035, Miss = 29815, Miss_rate = 0.392, Pending_hits = 523, Reservation_fails = 140558
	L1D_cache_core[7]: Access = 79340, Miss = 31181, Miss_rate = 0.393, Pending_hits = 547, Reservation_fails = 143638
	L1D_cache_core[8]: Access = 78020, Miss = 30745, Miss_rate = 0.394, Pending_hits = 552, Reservation_fails = 143256
	L1D_cache_core[9]: Access = 79031, Miss = 31318, Miss_rate = 0.396, Pending_hits = 559, Reservation_fails = 139491
	L1D_cache_core[10]: Access = 77542, Miss = 30491, Miss_rate = 0.393, Pending_hits = 532, Reservation_fails = 140637
	L1D_cache_core[11]: Access = 76863, Miss = 30059, Miss_rate = 0.391, Pending_hits = 597, Reservation_fails = 141470
	L1D_cache_core[12]: Access = 76018, Miss = 30336, Miss_rate = 0.399, Pending_hits = 606, Reservation_fails = 141274
	L1D_cache_core[13]: Access = 80512, Miss = 31695, Miss_rate = 0.394, Pending_hits = 633, Reservation_fails = 142754
	L1D_cache_core[14]: Access = 78142, Miss = 30807, Miss_rate = 0.394, Pending_hits = 551, Reservation_fails = 141713
	L1D_total_cache_accesses = 1163786
	L1D_total_cache_misses = 457870
	L1D_total_cache_miss_rate = 0.3934
	L1D_total_cache_pending_hits = 8414
	L1D_total_cache_reservation_fails = 2112505
	L1D_cache_data_port_util = 0.186
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 117161
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 690074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 8254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 53920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 379644
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116681
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 7428
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 403950
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1732861
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 786250
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1982, 1855, 1990, 1881, 2253, 1797, 2287, 1971, 1934, 2112, 2339, 2019, 2321, 2282, 2107, 2124, 1942, 1569, 1872, 1974, 2164, 1971, 2217, 2032, 2159, 2238, 2190, 2063, 2014, 2013, 1965, 1976, 2097, 1935, 2434, 1792, 2713, 2124, 1857, 1899, 1716, 1187, 1878, 1653, 1532, 1510, 1633, 1397, 
gpgpu_n_tot_thrd_icount = 46670304
gpgpu_n_tot_w_icount = 1458447
gpgpu_n_stall_shd_mem = 2918712
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 53920
gpgpu_n_mem_write_global = 411538
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1828402
gpgpu_n_store_insn = 670472
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1337510
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2915555
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4854656	W0_Idle:453769	W0_Scoreboard:713318	W1:353097	W2:165161	W3:105663	W4:75891	W5:60539	W6:52879	W7:46841	W8:42560	W9:39148	W10:36792	W11:32886	W12:31189	W13:25505	W14:23412	W15:21399	W16:17555	W17:14857	W18:13336	W19:12154	W20:12314	W21:12287	W22:12286	W23:13324	W24:13469	W25:12058	W26:10937	W27:8095	W28:5359	W29:2226	W30:640	W31:268	W32:184320
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 431360 {8:53920,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16482864 {40:411257,72:88,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 7333120 {136:53920,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3292304 {8:411538,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 486 
maxdqlatency = 0 
maxmflatency = 1140 
averagemflatency = 269 
max_icnt2mem_latency = 741 
max_icnt2sh_latency = 264687 
mrq_lat_table:28815 	3031 	1130 	2214 	4193 	1001 	471 	282 	107 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	261005 	197290 	7170 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	11691 	4944 	28811 	277130 	124556 	18351 	50 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	20366 	21592 	11151 	821 	5 	0 	0 	2 	9 	38 	944 	10780 	32127 	128003 	238633 	1002 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	263 	267 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        25        25        31        27        32        32        30        30        27        24        32        32        22        32 
dram[1]:        32        32        30        22        31        29        30        32        32        26        28        29        28        32        17        18 
dram[2]:        22        34        32        31        32        26        32        32        26        32        26        27        32        32        21        16 
dram[3]:        28        30        31        27        32        23        30        32        28        29        22        28        27        32        16        19 
dram[4]:        32        32        32        32        31        32        32        32        32        31        22        26        28        33        17        24 
dram[5]:        31        31        32        29        32        33        31        32        27        30        32        32        28        32        30        25 
maximum service time to same row:
dram[0]:     23781     19175     25352     30021     24137     24743     28763     39033     21185     26825     34944     29953     22783     24059     26071     20928 
dram[1]:     29775     25974     34118     31024     33200     34475     27803     35297     25804     53326     48804     37262     25952     28357     24907     18894 
dram[2]:     23817     24935     33081     24386     33222     23459     26850     26913     28783     36542     27360     23526     22283     21310     21892     15223 
dram[3]:     24906     21756     26624     23793     32966     23193     28689     37236     25690     25522     20840     21055     26201     23716     25363     22413 
dram[4]:     27687     29383     25969     22481     30136     28044     26606     38728     33930     22003     24058     28072     25891     22094     25538     25004 
dram[5]:     25585     26434     33022     37970     30687     41830     41697     42300     30551     25062     20521     22805     29455     23935     24654     36236 
average row accesses per activate:
dram[0]:  4.686047  4.297029  4.377551  3.828829  4.757895  4.943820  4.885417  4.419048  4.824742  4.358490  4.113636  4.122222  5.123288  5.507042  4.460784  5.390805 
dram[1]:  5.808824  6.548387  5.156627  5.285714  3.846154  3.661290  4.466667  4.298245  3.850000  3.923077  4.554217  4.305882  4.241379  5.108108  3.376712  3.845528 
dram[2]:  4.049505  4.468085  4.200000  4.577320  3.973684  4.384615  5.265957  5.741177  4.327103  4.041322  4.086021  4.290698  4.617284  4.822785  3.862069  3.182432 
dram[3]:  4.370787  4.309278  4.904762  4.786517  5.085366  4.386138  5.541176  4.509804  3.819672  4.411215  3.275000  4.279070  5.042253  4.287356  3.230216  3.760331 
dram[4]:  5.845070  7.600000  4.766667  3.866667  4.528846  4.872340  5.096774  5.576923  6.391892  5.290323  4.244444  5.338235  4.317647  4.529412  3.394161  3.583333 
dram[5]:  4.795181  4.226804  4.790698  4.228261  3.897436  4.323529  4.914894  5.213483  4.440367  3.635659  4.787500  4.931507  4.010638  3.598131  4.523365  3.983193 
average row locality = 41244/9314 = 4.428173
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       334       349       361       364       376       365       408       403       409       403       338       345       331       346       373       381 
dram[1]:       335       343       358       361       373       379       404       421       412       408       354       337       339       338       397       385 
dram[2]:       343       347       370       359       369       375       420       415       411       425       353       348       343       340       373       379 
dram[3]:       328       341       345       354       344       362       405       398       410       418       362       348       319       333       382       374 
dram[4]:       348       349       352       343       376       374       409       384       415       421       361       340       328       338       391       362 
dram[5]:       344       339       349       342       372       371       400       405       423       412       359       342       335       345       393       385 
total reads: 35430
bank skew: 425/319 = 1.33
chip skew: 5970/5823 = 1.03
number of total write accesses:
dram[0]:        69        85        68        61        76        75        61        61        59        59        24        26        43        45        82        88 
dram[1]:        60        63        70        83        77        75        65        69        50        51        24        29        30        40        96        88 
dram[2]:        66        73        71        85        84        81        75        73        52        64        27        21        31        41        75        92 
dram[3]:        61        77        67        72        73        81        66        62        56        54        31        20        39        40        67        81 
dram[4]:        67        69        77        63        95        84        65        51        58        71        21        23        39        47        74        68 
dram[5]:        54        71        63        47        84        70        62        59        61        57        24        18        42        40        91        89 
total reads: 5814
bank skew: 96/18 = 5.33
chip skew: 1011/932 = 1.08
average mf latency per bank:
dram[0]:       1929      1758      2168      2233      2072      2034      2023      2013      1774      1838      6075      6250      5964      5820       994       981
dram[1]:       1945      1929      2235      2196      2074      2060      2008      1941      1839      1889      5848      6521      5902      5880       946       968
dram[2]:       1917      1785      2150      2067      2065      2028      1878      1863      1889      1840      5817      6460      5938      5527      1022       999
dram[3]:       1992      1802      2274      2220      2162      2008      2000      1976      1801      1851      5553      6365      6100      5461      1022      1012
dram[4]:       2113      1908      2340      2326      2221      2022      2294      2093      2108      1745     38087      6493      6956      5426      1213      1057
dram[5]:       1883      1894      2216      2434      1984      2040      1980      1968      1725      1838      6079      6504      6016      5494       934       952
maximum mf latency per bank:
dram[0]:        705       674       778       752       658       696       678       699       740       796       764       763       969       913       876      1134
dram[1]:        689       774       725       749       753       694       779       621       766       779       674       714       703       715       750       636
dram[2]:        775       698       723       760       759       715       817       696       696       741       755       735       855      1011       750       745
dram[3]:        724       688       645       655       723       628       778       749       696       690       726       667       727       678       765       796
dram[4]:        798       821       984       745       755       781       780       704       778       843       884       731       854       926      1140      1106
dram[5]:        612       739       678       810       660       661       637       677       637       739       702       693       694       666       827       790

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=349396 n_nop=333282 n_act=1495 n_pre=1479 n_req=6868 n_rd=11772 n_write=1368 bw_util=0.07522
n_activity=93744 dram_eff=0.2803
bk0: 668a 344115i bk1: 698a 343436i bk2: 722a 343585i bk3: 728a 343272i bk4: 752a 343473i bk5: 730a 343430i bk6: 816a 343385i bk7: 806a 342939i bk8: 818a 343738i bk9: 806a 343329i bk10: 676a 344406i bk11: 690a 344325i bk12: 662a 343849i bk13: 692a 343329i bk14: 746a 342590i bk15: 762a 342560i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.209164
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=349396 n_nop=332982 n_act=1592 n_pre=1576 n_req=6914 n_rd=11888 n_write=1358 bw_util=0.07582
n_activity=94983 dram_eff=0.2789
bk0: 670a 344697i bk1: 686a 344843i bk2: 716a 344207i bk3: 722a 343099i bk4: 746a 342823i bk5: 758a 342262i bk6: 808a 342489i bk7: 842a 342290i bk8: 824a 343304i bk9: 816a 343081i bk10: 708a 344753i bk11: 674a 344881i bk12: 678a 344382i bk13: 676a 344442i bk14: 794a 341715i bk15: 770a 342638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.151315
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=349396 n_nop=332828 n_act=1625 n_pre=1609 n_req=6981 n_rd=11940 n_write=1394 bw_util=0.07633
n_activity=97094 dram_eff=0.2747
bk0: 686a 343726i bk1: 694a 343664i bk2: 740a 343382i bk3: 718a 343173i bk4: 738a 342867i bk5: 750a 342864i bk6: 840a 342300i bk7: 830a 342785i bk8: 822a 343202i bk9: 850a 342153i bk10: 706a 344352i bk11: 696a 344275i bk12: 686a 343735i bk13: 680a 343584i bk14: 746a 341922i bk15: 758a 341257i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.20275
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=349396 n_nop=333274 n_act=1582 n_pre=1566 n_req=6770 n_rd=11646 n_write=1328 bw_util=0.07427
n_activity=96267 dram_eff=0.2695
bk0: 656a 344057i bk1: 682a 343668i bk2: 690a 344013i bk3: 708a 343802i bk4: 688a 343827i bk5: 724a 343169i bk6: 810a 343648i bk7: 796a 343190i bk8: 820a 343449i bk9: 836a 343562i bk10: 724a 343875i bk11: 696a 344662i bk12: 638a 344516i bk13: 666a 344123i bk14: 764a 342280i bk15: 748a 342729i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.139624
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=349396 n_nop=333402 n_act=1442 n_pre=1426 n_req=6863 n_rd=11782 n_write=1344 bw_util=0.07514
n_activity=97826 dram_eff=0.2684
bk0: 696a 344728i bk1: 698a 344158i bk2: 704a 343990i bk3: 686a 343784i bk4: 752a 343355i bk5: 748a 342978i bk6: 818a 343556i bk7: 768a 343801i bk8: 830a 343866i bk9: 842a 343216i bk10: 722a 344702i bk11: 680a 344845i bk12: 656a 343566i bk13: 676a 342990i bk14: 782a 341932i bk15: 724a 342073i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.219175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=349396 n_nop=333119 n_act=1578 n_pre=1562 n_req=6848 n_rd=11832 n_write=1305 bw_util=0.0752
n_activity=96081 dram_eff=0.2735
bk0: 688a 344453i bk1: 678a 343544i bk2: 698a 344386i bk3: 684a 344291i bk4: 744a 342994i bk5: 742a 343391i bk6: 800a 343434i bk7: 810a 343249i bk8: 846a 343029i bk9: 824a 343009i bk10: 718a 344907i bk11: 684a 345130i bk12: 670a 343857i bk13: 690a 343270i bk14: 786a 341934i bk15: 770a 341692i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.171138

========= L2 cache stats =========
L2_cache_bank[0]: Access = 35229, Miss = 2930, Miss_rate = 0.083, Pending_hits = 35, Reservation_fails = 266
L2_cache_bank[1]: Access = 35858, Miss = 2956, Miss_rate = 0.082, Pending_hits = 32, Reservation_fails = 691
L2_cache_bank[2]: Access = 35198, Miss = 2972, Miss_rate = 0.084, Pending_hits = 28, Reservation_fails = 109
L2_cache_bank[3]: Access = 36326, Miss = 2972, Miss_rate = 0.082, Pending_hits = 38, Reservation_fails = 1
L2_cache_bank[4]: Access = 35199, Miss = 2982, Miss_rate = 0.085, Pending_hits = 25, Reservation_fails = 142
L2_cache_bank[5]: Access = 35262, Miss = 2988, Miss_rate = 0.085, Pending_hits = 41, Reservation_fails = 380
L2_cache_bank[6]: Access = 35274, Miss = 2895, Miss_rate = 0.082, Pending_hits = 28, Reservation_fails = 0
L2_cache_bank[7]: Access = 35313, Miss = 2928, Miss_rate = 0.083, Pending_hits = 29, Reservation_fails = 0
L2_cache_bank[8]: Access = 75195, Miss = 2980, Miss_rate = 0.040, Pending_hits = 36, Reservation_fails = 962
L2_cache_bank[9]: Access = 35456, Miss = 2911, Miss_rate = 0.082, Pending_hits = 36, Reservation_fails = 983
L2_cache_bank[10]: Access = 35796, Miss = 2975, Miss_rate = 0.083, Pending_hits = 36, Reservation_fails = 191
L2_cache_bank[11]: Access = 35427, Miss = 2941, Miss_rate = 0.083, Pending_hits = 28, Reservation_fails = 0
L2_total_cache_accesses = 465533
L2_total_cache_misses = 35430
L2_total_cache_miss_rate = 0.0761
L2_total_cache_pending_hits = 392
L2_total_cache_reservation_fails = 3725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21643
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 32235
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3360
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408007
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3190
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.159
L2_cache_fill_port_util = 0.045

icnt_total_pkts_mem_to_simt=681483
icnt_total_pkts_simt_to_mem=877738
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 39.7648
	minimum = 6
	maximum = 508
Network latency average = 23.105
	minimum = 6
	maximum = 369
Slowest packet = 544139
Flit latency average = 23.6469
	minimum = 6
	maximum = 368
Slowest flit = 1531306
Fragmentation average = 0.00703346
	minimum = 0
	maximum = 171
Injected packet rate average = 0.143278
	minimum = 0.126386 (at node 6)
	maximum = 0.303579 (at node 23)
Accepted packet rate average = 0.143278
	minimum = 0.126386 (at node 6)
	maximum = 0.303579 (at node 23)
Injected flit rate average = 0.240194
	minimum = 0.220087 (at node 15)
	maximum = 0.377157 (at node 23)
Accepted flit rate average= 0.240194
	minimum = 0.182061 (at node 6)
	maximum = 0.58894 (at node 23)
Injected packet length average = 1.67642
Accepted packet length average = 1.67642
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.8039 (6 samples)
	minimum = 6 (6 samples)
	maximum = 257 (6 samples)
Network latency average = 17.2473 (6 samples)
	minimum = 6 (6 samples)
	maximum = 202.833 (6 samples)
Flit latency average = 16.2128 (6 samples)
	minimum = 6 (6 samples)
	maximum = 200.5 (6 samples)
Fragmentation average = 0.00520251 (6 samples)
	minimum = 0 (6 samples)
	maximum = 96.3333 (6 samples)
Injected packet rate average = 0.0670716 (6 samples)
	minimum = 0.0539766 (6 samples)
	maximum = 0.160995 (6 samples)
Accepted packet rate average = 0.0670716 (6 samples)
	minimum = 0.0539766 (6 samples)
	maximum = 0.160995 (6 samples)
Injected flit rate average = 0.119886 (6 samples)
	minimum = 0.090258 (6 samples)
	maximum = 0.222034 (6 samples)
Accepted flit rate average = 0.119886 (6 samples)
	minimum = 0.0833698 (6 samples)
	maximum = 0.316218 (6 samples)
Injected packet size average = 1.78743 (6 samples)
Accepted packet size average = 1.78743 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 4 sec (244 sec)
gpgpu_simulation_rate = 55819 (inst/sec)
gpgpu_simulation_rate = 1084 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,264698)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,264698)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,264698)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,264698)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,264698)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,264698)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,264698)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(36,0,0) tid=(174,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(24,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(56,0,0) tid=(206,0,0)
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(60,0,0) tid=(111,0,0)
GPGPU-Sim uArch: cycles simulated: 265198  inst.: 13924950 (ipc=610.1) sim_rate=56836 (inst/sec) elapsed = 0:0:04:05 / Sun Mar  6 05:35:37 2016
GPGPU-Sim uArch: cycles simulated: 266198  inst.: 13949469 (ipc=219.7) sim_rate=56705 (inst/sec) elapsed = 0:0:04:06 / Sun Mar  6 05:35:38 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(11,0,0) tid=(48,0,0)
GPGPU-Sim uArch: cycles simulated: 267698  inst.: 14012450 (ipc=130.8) sim_rate=56730 (inst/sec) elapsed = 0:0:04:07 / Sun Mar  6 05:35:39 2016
GPGPU-Sim uArch: cycles simulated: 268698  inst.: 14063463 (ipc=110.9) sim_rate=56707 (inst/sec) elapsed = 0:0:04:08 / Sun Mar  6 05:35:40 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (4165,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(4166,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (4496,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(4497,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4687,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4688,264698)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(62,0,0) tid=(16,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (4724,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(4725,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4731,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(4732,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (4741,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(4742,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4750,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4751,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (4780,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(4781,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (4796,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(4797,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (4825,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(4826,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4850,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4851,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4902,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4903,264698)
GPGPU-Sim uArch: cycles simulated: 269698  inst.: 14139208 (ipc=103.9) sim_rate=56783 (inst/sec) elapsed = 0:0:04:09 / Sun Mar  6 05:35:41 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5019,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5019,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5020,264698)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5020,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (5039,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(5040,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5048,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5049,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5096,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (5096,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(5097,264698)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(5097,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5112,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5113,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (5166,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(5167,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (5182,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(5183,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5312,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(5313,264698)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (5359,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(5360,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5362,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5363,264698)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(109,0,0) tid=(54,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (5381,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(5382,264698)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5468,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5469,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (5470,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(5471,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5482,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(5483,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (5625,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(5626,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (5861,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(5862,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (5953,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(5954,264698)
GPGPU-Sim uArch: cycles simulated: 270698  inst.: 14283084 (ipc=110.5) sim_rate=57132 (inst/sec) elapsed = 0:0:04:10 / Sun Mar  6 05:35:42 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (6006,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(6007,264698)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(116,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6317,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(6318,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (6318,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(6319,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (6411,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(6412,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (6418,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(6419,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (6423,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(6424,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (6524,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(6525,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (6527,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(6528,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (6565,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(6566,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (6576,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(6577,264698)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (6578,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(6579,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (6623,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(6624,264698)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(116,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (6768,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(6769,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (6796,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(6797,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (6872,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(6873,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6922,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6923,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (6959,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(6960,264698)
GPGPU-Sim uArch: cycles simulated: 271698  inst.: 14422081 (ipc=114.6) sim_rate=57458 (inst/sec) elapsed = 0:0:04:11 / Sun Mar  6 05:35:43 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (7042,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(7043,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (7055,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(7056,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (7062,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(7063,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (7080,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(7081,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (7082,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(7083,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (7099,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(7100,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (7100,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(7101,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (7127,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(7128,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7153,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7154,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (7222,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(7223,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (7232,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(7233,264698)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (7292,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(7293,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7328,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7329,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (7334,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(7335,264698)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(149,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (7387,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(7388,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (7388,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(7389,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7396,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7397,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (7398,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(7399,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (7414,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(7415,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (7425,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(7426,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (7435,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(7436,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (7453,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(7454,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (7487,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(7488,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (7618,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(7619,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (7710,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(7711,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (7720,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(7721,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (7753,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(7754,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (7767,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(7768,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (7788,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (7788,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(7789,264698)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(7789,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (7817,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(7818,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (7836,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(7837,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (7857,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(7858,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7861,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7862,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7876,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7877,264698)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(168,0,0) tid=(170,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7917,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7918,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (7956,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(7957,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (7980,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(7981,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (7984,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(7985,264698)
GPGPU-Sim uArch: cycles simulated: 272698  inst.: 14594147 (ipc=121.8) sim_rate=57913 (inst/sec) elapsed = 0:0:04:12 / Sun Mar  6 05:35:44 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (8009,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(8010,264698)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (8028,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(8029,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (8032,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(8033,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (8041,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(8042,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (8081,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(8082,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8083,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8084,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (8127,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(8128,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (8184,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(8185,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8248,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8249,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8261,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8262,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8262,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8263,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (8281,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(8282,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (8306,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(8307,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (8354,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(8355,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (8405,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(8406,264698)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(173,0,0) tid=(128,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8457,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8458,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8470,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8471,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (8490,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(8491,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (8491,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(8492,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8510,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8511,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (8527,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(8528,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (8546,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(8547,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (8570,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(8571,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (8628,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(8629,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (8650,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(8651,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (8692,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(8693,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8698,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8699,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (8701,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(8702,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (8711,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(8712,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8751,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8752,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (8767,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(8768,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8773,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8773,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (8773,264698), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8774,264698)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8774,264698)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(8775,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8795,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8796,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8798,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8799,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (8809,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(8810,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (8875,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(8876,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (8885,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(8886,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (8915,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(8916,264698)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(215,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (8971,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(8972,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (8984,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(8985,264698)
GPGPU-Sim uArch: cycles simulated: 273698  inst.: 14770966 (ipc=127.9) sim_rate=58383 (inst/sec) elapsed = 0:0:04:13 / Sun Mar  6 05:35:45 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (9010,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(9011,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (9080,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(9081,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (9115,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(9116,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (9124,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(9125,264698)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (9145,264698), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(9146,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (9235,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(9236,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (9260,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(9261,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (9263,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(9264,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (9300,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(9301,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (9309,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(9310,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (9316,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(9317,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (9333,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(9334,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (9335,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(9336,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (9355,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(9356,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (9370,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(9371,264698)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (9401,264698), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(9402,264698)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (9413,264698), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(9414,264698)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (9420,264698), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(9421,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (9425,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(9426,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (9463,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(9464,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (9479,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(9480,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (9482,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(9483,264698)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(234,0,0) tid=(210,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (9514,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(9515,264698)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (9546,264698), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(9547,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (9584,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(9585,264698)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (9670,264698), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(9671,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (9690,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (9690,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(9691,264698)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(9691,264698)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (9712,264698), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(9713,264698)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (9732,264698), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(9733,264698)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (9737,264698), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(9738,264698)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (9744,264698), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(9745,264698)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (9750,264698), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(9751,264698)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (9767,264698), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(9768,264698)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9782,264698), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9783,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (9791,264698), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(9792,264698)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (9792,264698), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(9793,264698)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (9801,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (9845,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (9864,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (9865,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (9876,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (9898,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9939,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (9953,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (9966,264698), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 274698  inst.: 14939380 (ipc=131.9) sim_rate=58816 (inst/sec) elapsed = 0:0:04:14 / Sun Mar  6 05:35:46 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (10000,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (10026,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (10039,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (10039,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (10044,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (10062,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (10064,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (10080,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10087,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (10111,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (10130,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (10136,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (10175,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10189,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10190,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (10191,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (10208,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10232,264698), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(217,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10253,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (10254,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (10261,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10310,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (10342,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10356,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (10370,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10387,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (10410,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (10412,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (10440,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (10444,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (10449,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (10466,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (10472,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (10494,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (10521,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (10530,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (10558,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (10560,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (10598,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10627,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (10669,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (10687,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (10694,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (10734,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (10737,264698), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (10741,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (10763,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10765,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10794,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (10796,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (10820,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (10826,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (10829,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10836,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (10868,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10870,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (10872,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (10942,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (10973,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (10984,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #1 (10986,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (10993,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (10995,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (10996,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (11018,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (11024,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11047,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (11071,264698), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (11086,264698), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11102,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11138,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (11149,264698), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (11165,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (11231,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (11319,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (11396,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11446,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11451,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (11474,264698), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (11519,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (11751,264698), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 11752
gpu_sim_insn = 1345725
gpu_ipc =     114.5103
gpu_tot_sim_cycle = 276450
gpu_tot_sim_insn = 14965636
gpu_tot_ipc =      54.1351
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 44618
gpu_stall_icnt2sh    = 188310
gpu_total_sim_rate=58919

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 887471
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 79536, Miss = 30446, Miss_rate = 0.383, Pending_hits = 665, Reservation_fails = 143051
	L1D_cache_core[1]: Access = 82129, Miss = 31495, Miss_rate = 0.383, Pending_hits = 709, Reservation_fails = 144819
	L1D_cache_core[2]: Access = 82232, Miss = 31339, Miss_rate = 0.381, Pending_hits = 666, Reservation_fails = 145358
	L1D_cache_core[3]: Access = 80750, Miss = 30568, Miss_rate = 0.379, Pending_hits = 686, Reservation_fails = 140652
	L1D_cache_core[4]: Access = 81276, Miss = 30912, Miss_rate = 0.380, Pending_hits = 656, Reservation_fails = 138599
	L1D_cache_core[5]: Access = 81242, Miss = 31151, Miss_rate = 0.383, Pending_hits = 671, Reservation_fails = 143392
	L1D_cache_core[6]: Access = 80014, Miss = 30525, Miss_rate = 0.381, Pending_hits = 636, Reservation_fails = 143644
	L1D_cache_core[7]: Access = 83310, Miss = 31895, Miss_rate = 0.383, Pending_hits = 657, Reservation_fails = 146741
	L1D_cache_core[8]: Access = 82526, Miss = 31523, Miss_rate = 0.382, Pending_hits = 677, Reservation_fails = 146151
	L1D_cache_core[9]: Access = 83097, Miss = 32109, Miss_rate = 0.386, Pending_hits = 660, Reservation_fails = 142571
	L1D_cache_core[10]: Access = 81829, Miss = 31251, Miss_rate = 0.382, Pending_hits = 655, Reservation_fails = 143340
	L1D_cache_core[11]: Access = 81336, Miss = 30802, Miss_rate = 0.379, Pending_hits = 719, Reservation_fails = 144156
	L1D_cache_core[12]: Access = 80383, Miss = 31052, Miss_rate = 0.386, Pending_hits = 711, Reservation_fails = 144078
	L1D_cache_core[13]: Access = 85018, Miss = 32491, Miss_rate = 0.382, Pending_hits = 746, Reservation_fails = 145433
	L1D_cache_core[14]: Access = 82512, Miss = 31589, Miss_rate = 0.383, Pending_hits = 672, Reservation_fails = 144580
	L1D_total_cache_accesses = 1227190
	L1D_total_cache_misses = 469148
	L1D_total_cache_miss_rate = 0.3823
	L1D_total_cache_pending_hits = 10186
	L1D_total_cache_reservation_fails = 2156565
	L1D_cache_data_port_util = 0.191
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 126089
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 739406
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9972
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 62557
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 422060
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 125609
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8450
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1734505
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 886473
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2164, 2276, 2319, 2253, 2356, 2207, 2560, 2299, 2075, 2478, 2683, 2212, 2525, 2453, 2254, 2367, 2072, 1812, 2197, 2137, 2352, 2321, 2515, 2280, 2413, 2486, 2411, 2350, 2111, 2223, 2276, 2202, 2296, 2260, 2704, 2107, 2928, 2479, 2146, 2158, 1931, 1380, 2071, 1827, 1673, 1684, 1947, 1730, 
gpgpu_n_tot_thrd_icount = 52102464
gpgpu_n_tot_w_icount = 1628202
gpgpu_n_stall_shd_mem = 2997250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 62557
gpgpu_n_mem_write_global = 415255
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1966525
gpgpu_n_store_insn = 683013
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1486656
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2994093
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4957118	W0_Idle:458372	W0_Scoreboard:771292	W1:410923	W2:189404	W3:119672	W4:87665	W5:69163	W6:59390	W7:51398	W8:45413	W9:41183	W10:37899	W11:33656	W12:31964	W13:26111	W14:23881	W15:21835	W16:18054	W17:15566	W18:13678	W19:12384	W20:12484	W21:12402	W22:12330	W23:13417	W24:13603	W25:12058	W26:10970	W27:8125	W28:5400	W29:2226	W30:640	W31:268	W32:215040
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 500456 {8:62557,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16631544 {40:414974,72:88,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8507752 {136:62557,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3322040 {8:415255,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 491 
maxdqlatency = 0 
maxmflatency = 1141 
averagemflatency = 271 
max_icnt2mem_latency = 741 
max_icnt2sh_latency = 275722 
mrq_lat_table:33212 	3358 	1465 	2769 	5237 	1945 	1299 	740 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	264553 	204095 	9166 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18841 	5633 	29738 	279031 	125471 	19102 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22313 	26106 	13223 	925 	5 	0 	0 	2 	9 	38 	944 	10780 	32127 	128003 	238633 	4719 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	274 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        25        25        31        27        32        32        30        30        27        24        32        32        22        32 
dram[1]:        32        32        30        41        31        29        30        32        32        26        28        29        34        32        18        18 
dram[2]:        22        34        32        31        32        26        32        32        26        32        26        27        32        34        21        16 
dram[3]:        28        30        31        27        32        23        30        32        28        29        22        28        27        32        16        19 
dram[4]:        32        32        32        32        31        32        32        32        32        31        22        26        28        33        17        24 
dram[5]:        31        31        32        29        32        33        31        32        27        30        32        32        28        32        30        25 
maximum service time to same row:
dram[0]:     23781     19175     25352     30021     24137     24743     28763     39033     21185     26825     34944     29953     22783     24059     26071     20928 
dram[1]:     29775     25974     34118     31024     33200     34475     27803     35297     25804     53326     48804     37262     25952     28357     24907     18894 
dram[2]:     23817     24935     33081     24386     33222     23459     26850     26913     28783     36542     27360     23526     22283     21310     21892     15223 
dram[3]:     24906     21756     26624     23793     32966     23193     28689     37236     25690     25522     20840     21055     26201     23716     25363     22413 
dram[4]:     27687     29383     25969     22481     30136     28044     26606     38728     33930     22003     24058     28072     25891     22094     25538     25004 
dram[5]:     25585     26434     33022     37970     30687     41830     41697     42300     30551     25062     20521     22805     29455     23935     24654     36236 
average row accesses per activate:
dram[0]:  4.182609  4.285714  4.233333  3.597122  4.508621  4.950980  4.685950  4.236641  4.535433  4.072993  3.651163  3.603053  4.486726  5.059406  4.140741  4.720339 
dram[1]:  4.801980  5.244681  4.513762  5.130000  3.707143  3.648276  4.460318  4.227941  3.493750  3.743243  4.179487  3.625000  4.080645  4.527778  3.444444  3.751678 
dram[2]:  4.000000  4.245614  3.984848  4.589286  3.946154  4.355372  5.051282  5.453704  4.074074  4.047297  3.613636  3.764228  4.089431  4.364407  3.789116  3.211429 
dram[3]:  4.149123  3.853846  4.445455  4.568807  4.638095  4.341667  5.245283  4.322834  3.642857  4.085106  3.156863  3.957983  4.088710  3.716418  3.134503  3.529032 
dram[4]:  5.263158  7.382353  4.358974  3.522059  4.322834  4.637931  4.973451  5.280000  5.780000  4.845529  3.661538  4.407407  3.750000  4.219512  3.403615  3.709460 
dram[5]:  4.315315  3.943089  4.321739  3.974576  3.778571  4.178862  4.724138  4.860869  4.041958  3.426829  3.850394  3.898305  3.785714  3.380000  4.547619  3.666667 
average row locality = 50182/12116 = 4.141796
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       391       412       418       419       434       422       489       480       489       475       423       423       426       436       455       460 
dram[1]:       402       414       401       414       430       446       483       495       489       481       443       419       436       428       481       463 
dram[2]:       395       396       429       414       425       438       497       499       471       508       432       426       442       434       462       459 
dram[3]:       391       405       405       409       404       430       477       473       479       496       438       432       433       425       457       453 
dram[4]:       409       415       410       401       445       441       480       459       489       498       435       430       437       434       479       451 
dram[5]:       406       395       409       399       434       436       472       484       492       478       441       422       422       439       469       474 
total reads: 42496
bank skew: 508/391 = 1.30
chip skew: 7127/7007 = 1.02
number of total write accesses:
dram[0]:        90        98        90        81        89        83        78        75        87        83        48        49        81        75       104        97 
dram[1]:        83        79        91        99        89        83        79        80        70        73        46        45        70        61       108        96 
dram[2]:        81        88        97       100        88        89        94        90        79        91        45        37        61        81        95       103 
dram[3]:        82        96        84        89        83        91        79        76        82        80        45        39        74        73        79        94 
dram[4]:        91        87       100        78       104        97        82        69        89        98        41        46        73        85        86        98 
dram[5]:        73        90        88        70        95        78        76        75        86        84        48        38        55        68       104       109 
total reads: 7686
bank skew: 109/37 = 2.95
chip skew: 1324/1237 = 1.07
average mf latency per bank:
dram[0]:       1664      1547      1880      1950      1835      1819      1739      1740      1503      1579      4816      5049      4539      4580       926       940
dram[1]:       1637      1640      1983      1940      1843      1813      1730      1703      1577      1615      4646      5272      4435      4653       904       925
dram[2]:       1692      1596      1852      1837      1866      1800      1628      1607      1641      1568      4761      5301      4549      4224       943       948
dram[3]:       1689      1551      1973      1944      1902      1755      1740      1705      1543      1570      4651      5095      4449      4218       988       952
dram[4]:       1826      1654      2027      2027      1969      1778      2000      1791      1795      1503     31028      5110      5191      4180      1163       969
dram[5]:       1611      1647      1882      2078      1750      1792      1721      1693      1489      1579      4898      5231      4875      4293       893       889
maximum mf latency per bank:
dram[0]:        705       674       778       752       658       696       706       699       740       796       764       763       969       913       876      1134
dram[1]:        725       774       868       749       753       694       779       746       768       779       734       725       738       715       750       678
dram[2]:        775       698       723       831       759       715       817       696       696       741       755       758       883      1011       757       864
dram[3]:        724       688       798       906       835       716       778       749       874       942       878       773       727       740       931       796
dram[4]:        861       821      1033       841       957       781       881       727       855       843      1141       823       979      1100      1140      1106
dram[5]:        718       739       726       913       715       661       771       904       724       759       996       840       733       741       827       790

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=364908 n_nop=344974 n_act=1954 n_pre=1938 n_req=8360 n_rd=14104 n_write=1938 bw_util=0.08792
n_activity=105788 dram_eff=0.3033
bk0: 782a 357437i bk1: 824a 356906i bk2: 836a 356434i bk3: 838a 356121i bk4: 868a 356593i bk5: 844a 357167i bk6: 978a 356108i bk7: 960a 355732i bk8: 978a 355824i bk9: 950a 356128i bk10: 846a 356730i bk11: 846a 356403i bk12: 852a 354751i bk13: 872a 355313i bk14: 910a 354900i bk15: 920a 354879i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.370389
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=364908 n_nop=344707 n_act=2056 n_pre=2040 n_req=8377 n_rd=14250 n_write=1855 bw_util=0.08827
n_activity=106779 dram_eff=0.3017
bk0: 804a 357786i bk1: 828a 358240i bk2: 802a 357542i bk3: 828a 357034i bk4: 860a 356391i bk5: 892a 355881i bk6: 966a 355699i bk7: 990a 355386i bk8: 978a 356150i bk9: 962a 355830i bk10: 886a 357501i bk11: 838a 357380i bk12: 872a 356589i bk13: 856a 357058i bk14: 962a 354920i bk15: 926a 355784i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.248633
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=364908 n_nop=344616 n_act=2054 n_pre=2038 n_req=8446 n_rd=14254 n_write=1946 bw_util=0.08879
n_activity=108793 dram_eff=0.2978
bk0: 790a 357451i bk1: 792a 357448i bk2: 858a 356330i bk3: 828a 356905i bk4: 850a 356877i bk5: 876a 356503i bk6: 994a 355344i bk7: 998a 355440i bk8: 942a 356235i bk9: 1016a 354820i bk10: 864a 357176i bk11: 852a 357087i bk12: 884a 354667i bk13: 868a 355158i bk14: 924a 353956i bk15: 918a 353644i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.345051
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=364908 n_nop=344908 n_act=2072 n_pre=2056 n_req=8253 n_rd=14014 n_write=1858 bw_util=0.08699
n_activity=108210 dram_eff=0.2934
bk0: 782a 357223i bk1: 810a 356702i bk2: 810a 357353i bk3: 818a 356978i bk4: 808a 357471i bk5: 860a 356624i bk6: 954a 357068i bk7: 946a 356303i bk8: 958a 356174i bk9: 992a 356173i bk10: 876a 356846i bk11: 864a 357542i bk12: 866a 355805i bk13: 850a 355501i bk14: 914a 354802i bk15: 906a 354738i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.25889
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=364908 n_nop=344915 n_act=1906 n_pre=1890 n_req=8437 n_rd=14226 n_write=1971 bw_util=0.08877
n_activity=109835 dram_eff=0.2949
bk0: 818a 357544i bk1: 830a 357765i bk2: 820a 356887i bk3: 802a 356927i bk4: 890a 357079i bk5: 882a 356254i bk6: 960a 356333i bk7: 918a 357186i bk8: 978a 356421i bk9: 996a 355294i bk10: 870a 356959i bk11: 860a 357107i bk12: 874a 354432i bk13: 868a 353788i bk14: 958a 354300i bk15: 902a 353908i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.406061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=364908 n_nop=344770 n_act=2074 n_pre=2058 n_req=8309 n_rd=14144 n_write=1862 bw_util=0.08773
n_activity=107962 dram_eff=0.2965
bk0: 812a 358076i bk1: 790a 356799i bk2: 818a 356895i bk3: 798a 357216i bk4: 868a 356790i bk5: 872a 357095i bk6: 944a 356821i bk7: 968a 356321i bk8: 984a 355639i bk9: 956a 355743i bk10: 882a 357327i bk11: 844a 357334i bk12: 844a 356607i bk13: 878a 354886i bk14: 938a 355132i bk15: 948a 353641i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.283302

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36225, Miss = 3525, Miss_rate = 0.097, Pending_hits = 54, Reservation_fails = 357
L2_cache_bank[1]: Access = 36868, Miss = 3527, Miss_rate = 0.096, Pending_hits = 47, Reservation_fails = 1215
L2_cache_bank[2]: Access = 36187, Miss = 3565, Miss_rate = 0.099, Pending_hits = 48, Reservation_fails = 126
L2_cache_bank[3]: Access = 37352, Miss = 3560, Miss_rate = 0.095, Pending_hits = 44, Reservation_fails = 1
L2_cache_bank[4]: Access = 36173, Miss = 3553, Miss_rate = 0.098, Pending_hits = 41, Reservation_fails = 381
L2_cache_bank[5]: Access = 36264, Miss = 3574, Miss_rate = 0.099, Pending_hits = 63, Reservation_fails = 632
L2_cache_bank[6]: Access = 36312, Miss = 3484, Miss_rate = 0.096, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[7]: Access = 36333, Miss = 3523, Miss_rate = 0.097, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[8]: Access = 76465, Miss = 3584, Miss_rate = 0.047, Pending_hits = 46, Reservation_fails = 1255
L2_cache_bank[9]: Access = 36487, Miss = 3529, Miss_rate = 0.097, Pending_hits = 63, Reservation_fails = 1852
L2_cache_bank[10]: Access = 36788, Miss = 3545, Miss_rate = 0.096, Pending_hits = 42, Reservation_fails = 242
L2_cache_bank[11]: Access = 36433, Miss = 3527, Miss_rate = 0.097, Pending_hits = 34, Reservation_fails = 0
L2_total_cache_accesses = 477887
L2_total_cache_misses = 42496
L2_total_cache_miss_rate = 0.0889
L2_total_cache_pending_hits = 571
L2_total_cache_reservation_fails = 6061
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23446
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39050
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5591
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411313
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.157
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=728385
icnt_total_pkts_simt_to_mem=893809
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 32.1909
	minimum = 6
	maximum = 509
Network latency average = 21.7529
	minimum = 6
	maximum = 492
Slowest packet = 938411
Flit latency average = 16.7017
	minimum = 6
	maximum = 490
Slowest flit = 1577189
Fragmentation average = 0.0539501
	minimum = 0
	maximum = 466
Injected packet rate average = 0.0778685
	minimum = 0.0655208 (at node 6)
	maximum = 0.108067 (at node 23)
Accepted packet rate average = 0.0778685
	minimum = 0.0655208 (at node 6)
	maximum = 0.108067 (at node 23)
Injected flit rate average = 0.198463
	minimum = 0.0850919 (at node 6)
	maximum = 0.35143 (at node 23)
Accepted flit rate average= 0.198463
	minimum = 0.106195 (at node 19)
	maximum = 0.282335 (at node 13)
Injected packet length average = 2.54869
Accepted packet length average = 2.54869
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 27.5734 (7 samples)
	minimum = 6 (7 samples)
	maximum = 293 (7 samples)
Network latency average = 17.8909 (7 samples)
	minimum = 6 (7 samples)
	maximum = 244.143 (7 samples)
Flit latency average = 16.2826 (7 samples)
	minimum = 6 (7 samples)
	maximum = 241.857 (7 samples)
Fragmentation average = 0.0121665 (7 samples)
	minimum = 0 (7 samples)
	maximum = 149.143 (7 samples)
Injected packet rate average = 0.068614 (7 samples)
	minimum = 0.0556258 (7 samples)
	maximum = 0.153434 (7 samples)
Accepted packet rate average = 0.068614 (7 samples)
	minimum = 0.0556258 (7 samples)
	maximum = 0.153434 (7 samples)
Injected flit rate average = 0.131111 (7 samples)
	minimum = 0.08952 (7 samples)
	maximum = 0.240519 (7 samples)
Accepted flit rate average = 0.131111 (7 samples)
	minimum = 0.0866305 (7 samples)
	maximum = 0.311378 (7 samples)
Injected packet size average = 1.91085 (7 samples)
Accepted packet size average = 1.91085 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 14 sec (254 sec)
gpgpu_simulation_rate = 58919 (inst/sec)
gpgpu_simulation_rate = 1088 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,276450)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,276450)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,276450)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,276450)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,276450)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,276450)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,276450)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(20,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(39,0,0) tid=(190,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(57,0,0) tid=(207,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (393,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(394,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (397,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(398,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (404,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(405,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (406,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(407,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (478,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(479,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (483,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(484,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (492,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(493,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (493,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(494,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (494,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(495,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (496,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(497,276450)
GPGPU-Sim uArch: cycles simulated: 276950  inst.: 15254397 (ipc=577.5) sim_rate=59821 (inst/sec) elapsed = 0:0:04:15 / Sun Mar  6 05:35:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (500,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (500,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(501,276450)
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(501,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (520,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(521,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (525,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(526,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (530,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(531,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (538,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(539,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (539,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(540,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (540,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(541,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (541,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(542,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (544,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(545,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (545,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(546,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (548,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(549,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (553,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (553,276450), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(554,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (554,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(555,276450)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(555,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (556,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(557,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (560,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (560,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(561,276450)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(561,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (563,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(564,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (564,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (564,276450), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(565,276450)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(566,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (567,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(568,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (568,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(569,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (574,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(575,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (577,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (577,276450), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(578,276450)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(579,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (589,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(590,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (591,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(592,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (595,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(596,276450)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(97,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (599,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(600,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (600,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (600,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(601,276450)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(601,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (606,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(607,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (609,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(610,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (625,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(626,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (664,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(665,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (699,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(700,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (704,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(705,276450)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(104,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (792,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (792,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(793,276450)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(793,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (802,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(803,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (803,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(804,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (824,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(825,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (828,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(829,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (834,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(835,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (841,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(842,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (842,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(843,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (843,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (843,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(844,276450)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(844,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (847,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(848,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (862,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(863,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (869,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(870,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (870,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(871,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (885,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(886,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (888,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(889,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (895,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(896,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (896,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(897,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (898,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(899,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (914,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(915,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (915,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (915,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(916,276450)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(916,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (938,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(939,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (940,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(941,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (942,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(943,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (944,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(945,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (949,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (949,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(950,276450)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(950,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (950,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(951,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (951,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (951,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(952,276450)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(952,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (953,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(954,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (957,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(958,276450)
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(169,0,0) tid=(36,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (974,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(975,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (976,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(977,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (983,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(984,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (985,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(986,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (996,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(997,276450)
GPGPU-Sim uArch: cycles simulated: 277450  inst.: 15525892 (ipc=560.3) sim_rate=60648 (inst/sec) elapsed = 0:0:04:16 / Sun Mar  6 05:35:48 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1009,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1010,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1011,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1012,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1039,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1040,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1043,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1044,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1045,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1046,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1055,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1056,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1056,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1057,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1071,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1072,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1084,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1085,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1092,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1093,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1097,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1098,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1105,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1106,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1108,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1108,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1109,276450)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1109,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1113,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1114,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1122,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1123,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1125,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1126,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1138,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1139,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1142,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1143,276450)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(184,0,0) tid=(183,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1174,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1175,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1175,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1176,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1183,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1184,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1185,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1186,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1187,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1188,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1188,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1189,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1198,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1199,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1201,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1202,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1208,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1209,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1210,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1211,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1215,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1216,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1222,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1223,276450)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1228,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1229,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1235,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1236,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1237,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1238,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1239,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1240,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1253,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1254,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1255,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1256,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1266,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1267,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1269,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1270,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1271,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1272,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1272,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1273,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1285,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1285,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1286,276450)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1286,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1291,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1292,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1294,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1295,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1299,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1300,276450)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(213,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1327,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1328,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1338,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1339,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1342,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1343,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1346,276450), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1347,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1354,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1355,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1362,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1363,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1365,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1366,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1380,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1381,276450)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1385,276450), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1386,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1386,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1387,276450)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1388,276450), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1389,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1396,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1397,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1401,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1402,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1408,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1409,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1410,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1410,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1411,276450)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1411,276450)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1414,276450), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1415,276450)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1420,276450), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1421,276450)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1431,276450), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1432,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1448,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1449,276450)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1454,276450), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1455,276450)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1472,276450), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1473,276450)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1473,276450), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1474,276450)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1476,276450), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1477,276450)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1479,276450), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1480,276450)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(200,0,0) tid=(102,0,0)
GPGPU-Sim uArch: cycles simulated: 277950  inst.: 15793031 (ipc=551.6) sim_rate=61451 (inst/sec) elapsed = 0:0:04:17 / Sun Mar  6 05:35:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1503,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1503,276450), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1504,276450)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1504,276450)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1505,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1505,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1505,276450), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1506,276450)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1506,276450)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1506,276450)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1509,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1510,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1516,276450), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1517,276450)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1518,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1518,276450), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1519,276450)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1519,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1521,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1527,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1527,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1528,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1550,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1556,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1558,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1562,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1563,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1567,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1572,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1588,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1590,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1596,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1598,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1601,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1603,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1603,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1604,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1605,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1609,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1613,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1618,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1619,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1621,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1623,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1634,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1636,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1638,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1642,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1646,276450), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1652,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1654,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1656,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1656,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1658,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1663,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1667,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1675,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1680,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1680,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1680,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1682,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1682,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1683,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1686,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1689,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1694,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1694,276450), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1705,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1714,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1722,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1723,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1728,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1736,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1744,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1751,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1755,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1758,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1762,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1764,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1764,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1766,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1766,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1766,276450), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1770,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1775,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1780,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1781,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1785,276450), 1 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(255,0,0) tid=(77,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1806,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1810,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1820,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1826,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1829,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1834,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1869,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1871,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1892,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1913,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1940,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1990,276450), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2005,276450), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2043,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2077,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2084,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2215,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2228,276450), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 11.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2229
gpu_sim_insn = 924573
gpu_ipc =     414.7927
gpu_tot_sim_cycle = 278679
gpu_tot_sim_insn = 15890209
gpu_tot_ipc =      57.0198
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 44618
gpu_stall_icnt2sh    = 188675
gpu_total_sim_rate=61829

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 909665
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 79762, Miss = 30497, Miss_rate = 0.382, Pending_hits = 761, Reservation_fails = 143051
	L1D_cache_core[1]: Access = 82357, Miss = 31545, Miss_rate = 0.383, Pending_hits = 794, Reservation_fails = 144819
	L1D_cache_core[2]: Access = 82456, Miss = 31396, Miss_rate = 0.381, Pending_hits = 783, Reservation_fails = 145358
	L1D_cache_core[3]: Access = 81031, Miss = 30633, Miss_rate = 0.378, Pending_hits = 776, Reservation_fails = 140652
	L1D_cache_core[4]: Access = 81504, Miss = 30967, Miss_rate = 0.380, Pending_hits = 770, Reservation_fails = 138599
	L1D_cache_core[5]: Access = 81470, Miss = 31208, Miss_rate = 0.383, Pending_hits = 773, Reservation_fails = 143392
	L1D_cache_core[6]: Access = 80230, Miss = 30571, Miss_rate = 0.381, Pending_hits = 732, Reservation_fails = 143644
	L1D_cache_core[7]: Access = 83514, Miss = 31947, Miss_rate = 0.383, Pending_hits = 741, Reservation_fails = 146741
	L1D_cache_core[8]: Access = 82740, Miss = 31570, Miss_rate = 0.382, Pending_hits = 785, Reservation_fails = 146151
	L1D_cache_core[9]: Access = 83321, Miss = 32163, Miss_rate = 0.386, Pending_hits = 756, Reservation_fails = 142571
	L1D_cache_core[10]: Access = 82035, Miss = 31299, Miss_rate = 0.382, Pending_hits = 757, Reservation_fails = 143340
	L1D_cache_core[11]: Access = 81574, Miss = 30861, Miss_rate = 0.378, Pending_hits = 821, Reservation_fails = 144156
	L1D_cache_core[12]: Access = 80599, Miss = 31105, Miss_rate = 0.386, Pending_hits = 825, Reservation_fails = 144078
	L1D_cache_core[13]: Access = 85250, Miss = 32546, Miss_rate = 0.382, Pending_hits = 866, Reservation_fails = 145433
	L1D_cache_core[14]: Access = 82758, Miss = 31644, Miss_rate = 0.382, Pending_hits = 774, Reservation_fails = 144580
	L1D_total_cache_accesses = 1230601
	L1D_total_cache_misses = 469952
	L1D_total_cache_miss_rate = 0.3819
	L1D_total_cache_pending_hits = 11714
	L1D_total_cache_reservation_fails = 2156565
	L1D_cache_data_port_util = 0.190
	L1D_cache_fill_port_util = 0.016
L1C_cache:
	L1C_total_cache_accesses = 130467
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 740341
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 11500
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 63317
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 422060
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 129987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 8594
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 214
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 406635
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1734505
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 908667
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2239, 2351, 2394, 2328, 2431, 2282, 2635, 2374, 2150, 2553, 2758, 2287, 2600, 2528, 2329, 2442, 2087, 1827, 2212, 2152, 2367, 2336, 2530, 2413, 2443, 2516, 2441, 2380, 2141, 2316, 2306, 2295, 2326, 2290, 2734, 2244, 2958, 2509, 2176, 2188, 1946, 1395, 2086, 1842, 1762, 1699, 1962, 1841, 
gpgpu_n_tot_thrd_icount = 53294016
gpgpu_n_tot_w_icount = 1665438
gpgpu_n_stall_shd_mem = 2997377
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 63317
gpgpu_n_mem_write_global = 415443
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2033249
gpgpu_n_store_insn = 683227
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1618049
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2994220
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4957933	W0_Idle:460921	W0_Scoreboard:788418	W1:416628	W2:190152	W3:119735	W4:87665	W5:69163	W6:59390	W7:51398	W8:45413	W9:41183	W10:37899	W11:33656	W12:31964	W13:26111	W14:23881	W15:21835	W16:18054	W17:15566	W18:13678	W19:12384	W20:12484	W21:12402	W22:12330	W23:13417	W24:13603	W25:12058	W26:10970	W27:8125	W28:5400	W29:2226	W30:640	W31:268	W32:245760
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 506536 {8:63317,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16639064 {40:415162,72:88,136:193,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8611112 {136:63317,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3323544 {8:415443,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 491 
maxdqlatency = 0 
maxmflatency = 1141 
averagemflatency = 271 
max_icnt2mem_latency = 741 
max_icnt2sh_latency = 278182 
mrq_lat_table:33281 	3363 	1471 	2778 	5254 	1974 	1300 	740 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	265373 	204223 	9166 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19780 	5642 	29738 	279031 	125471 	19102 	71 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	22842 	26319 	13241 	925 	5 	0 	0 	2 	9 	38 	944 	10780 	32127 	128003 	238633 	4907 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	278 	280 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        32        30        25        25        31        27        32        32        30        30        27        24        32        32        22        32 
dram[1]:        32        32        30        41        31        29        30        32        32        26        28        29        34        32        18        18 
dram[2]:        22        34        32        31        32        26        32        32        26        32        26        27        32        34        21        16 
dram[3]:        28        30        31        27        32        23        30        32        28        29        22        28        27        32        16        19 
dram[4]:        32        32        32        32        31        32        32        32        32        31        22        26        28        33        17        24 
dram[5]:        31        31        32        29        32        33        31        32        27        30        32        32        28        32        30        25 
maximum service time to same row:
dram[0]:     23781     19175     25352     30021     24137     24743     28763     39033     21185     26825     34944     29953     22783     24059     26071     20928 
dram[1]:     29775     25974     34118     31024     33200     34475     27803     35297     25804     53326     48804     37262     25952     28357     24907     18894 
dram[2]:     23817     24935     33081     24386     33222     23459     26850     26913     28783     36542     27360     23526     22283     21310     21892     15223 
dram[3]:     24906     21756     26624     23793     32966     23193     28689     37236     25690     25522     20840     21055     26201     23716     25363     22413 
dram[4]:     27687     29383     25969     22481     30136     28044     26606     38728     33930     22003     24058     28072     25891     22094     25538     25004 
dram[5]:     25585     26434     33022     37970     30687     41830     41697     42300     30551     25062     20521     22805     29455     23935     24654     36236 
average row accesses per activate:
dram[0]:  4.155172  4.285714  4.241667  3.597122  4.478632  4.950980  4.685950  4.236641  4.535433  4.072993  3.676923  3.666667  4.456141  5.059406  4.140741  4.689075 
dram[1]:  4.801980  5.200000  4.481818  5.130000  3.707143  3.648276  4.460318  4.227941  3.493750  3.724832  4.203390  3.658915  4.080645  4.495413  3.444444  3.751678 
dram[2]:  4.000000  4.254386  3.984848  4.589286  3.946154  4.355372  5.016949  5.412844  4.051471  4.026845  3.659091  3.806452  4.089431  4.364407  3.789116  3.186441 
dram[3]:  4.149123  3.853846  4.414414  4.545455  4.638095  4.314050  5.245283  4.322834  3.642857  4.063380  3.153846  3.958678  4.064000  3.716418  3.134503  3.512820 
dram[4]:  5.263158  7.382353  4.358974  3.510949  4.322834  4.637931  4.973451  5.280000  5.780000  4.845529  3.702290  4.427273  3.750000  4.219512  3.403615  3.709460 
dram[5]:  4.315315  3.943089  4.321739  3.974576  3.778571  4.178862  4.692307  4.860869  4.041958  3.426829  3.891473  3.932773  3.763780  3.380000  4.519685  3.650000 
average row locality = 50318/12157 = 4.139015
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       392       412       418       419       435       422       489       480       489       475       430       435       427       436       455       461 
dram[1]:       402       415       401       414       430       446       483       495       489       482       450       427       436       429       481       463 
dram[2]:       395       396       429       414       425       438       498       500       472       509       438       435       442       434       462       461 
dram[3]:       391       405       405       410       404       431       477       473       479       497       447       440       434       425       457       454 
dram[4]:       409       415       410       401       445       441       480       459       489       498       444       441       437       434       479       451 
dram[5]:       406       395       409       399       434       436       473       484       492       478       454       430       423       439       469       475 
total reads: 42624
bank skew: 509/391 = 1.30
chip skew: 7148/7029 = 1.02
number of total write accesses:
dram[0]:        90        98        91        81        89        83        78        75        87        83        48        49        81        75       104        97 
dram[1]:        83        79        92        99        89        83        79        80        70        73        46        45        70        61       108        96 
dram[2]:        81        89        97       100        88        89        94        90        79        91        45        37        61        81        95       103 
dram[3]:        82        96        85        90        83        91        79        76        82        80        45        39        74        73        79        94 
dram[4]:        91        87       100        80       104        97        82        69        89        98        41        46        73        85        86        98 
dram[5]:        73        90        88        70        95        78        76        75        86        84        48        38        55        68       105       109 
total reads: 7694
bank skew: 109/37 = 2.95
chip skew: 1326/1238 = 1.07
average mf latency per bank:
dram[0]:       1661      1548      1876      1950      1832      1819      1740      1741      1504      1579      4756      4938      4538      4590       929       940
dram[1]:       1637      1637      1979      1940      1843      1814      1730      1703      1578      1614      4591      5197      4444      4652       907       926
dram[2]:       1693      1593      1852      1838      1866      1800      1625      1605      1639      1567      4712      5213      4557      4233       945       947
dram[3]:       1689      1551      1969      1937      1902      1752      1740      1705      1544      1568      4579      5024      4449      4226       991       954
dram[4]:       1827      1656      2027      2018      1969      1779      2000      1792      1796      1503     30465      5008      5199      4187      1166       972
dram[5]:       1611      1648      1882      2078      1750      1792      1719      1694      1489      1580      4785      5155      4873      4302       892       890
maximum mf latency per bank:
dram[0]:        705       674       778       752       658       696       706       699       740       796       764       763       969       913       876      1134
dram[1]:        725       774       868       749       753       694       779       746       768       779       734       725       738       715       750       678
dram[2]:        775       698       723       831       759       715       817       696       696       741       755       758       883      1011       757       864
dram[3]:        724       688       798       906       835       716       778       749       874       942       878       773       727       740       931       796
dram[4]:        861       821      1033       841       957       781       881       727       855       843      1141       823       979      1100      1140      1106
dram[5]:        718       739       726       913       715       661       771       904       724       759       996       840       733       741       827       790

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=367849 n_nop=347855 n_act=1960 n_pre=1944 n_req=8384 n_rd=14150 n_write=1940 bw_util=0.08748
n_activity=106154 dram_eff=0.3031
bk0: 784a 360351i bk1: 824a 359845i bk2: 836a 359314i bk3: 838a 359062i bk4: 870a 359505i bk5: 844a 360106i bk6: 978a 359048i bk7: 960a 358672i bk8: 978a 358764i bk9: 950a 359068i bk10: 860a 359611i bk11: 870a 359226i bk12: 854a 357664i bk13: 872a 358254i bk14: 910a 357843i bk15: 922a 357794i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.368203
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=367849 n_nop=347598 n_act=2062 n_pre=2046 n_req=8396 n_rd=14286 n_write=1857 bw_util=0.08777
n_activity=107158 dram_eff=0.3013
bk0: 804a 360729i bk1: 830a 361154i bk2: 802a 360430i bk3: 828a 359972i bk4: 860a 359330i bk5: 892a 358820i bk6: 966a 358639i bk7: 990a 358327i bk8: 978a 359091i bk9: 964a 358744i bk10: 900a 360380i bk11: 854a 360222i bk12: 872a 359530i bk13: 858a 359971i bk14: 962a 357860i bk15: 926a 358725i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.246922
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=367849 n_nop=347499 n_act=2061 n_pre=2045 n_req=8468 n_rd=14296 n_write=1948 bw_util=0.08832
n_activity=109165 dram_eff=0.2976
bk0: 790a 360391i bk1: 792a 360380i bk2: 858a 359271i bk3: 828a 359846i bk4: 850a 359818i bk5: 876a 359444i bk6: 996a 358256i bk7: 1000a 358352i bk8: 944a 359146i bk9: 1018a 357729i bk10: 876a 360081i bk11: 870a 359920i bk12: 884a 357607i bk13: 868a 358099i bk14: 924a 356898i bk15: 922a 356517i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.342885
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=367849 n_nop=347779 n_act=2083 n_pre=2067 n_req=8277 n_rd=14058 n_write=1862 bw_util=0.08656
n_activity=108709 dram_eff=0.2929
bk0: 782a 360166i bk1: 810a 359646i bk2: 810a 360200i bk3: 820a 359885i bk4: 808a 360409i bk5: 862a 359535i bk6: 954a 360006i bk7: 946a 359242i bk8: 958a 359115i bk9: 994a 359088i bk10: 894a 359664i bk11: 880a 360346i bk12: 868a 358713i bk13: 850a 358442i bk14: 914a 357745i bk15: 908a 357654i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.258174
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=367849 n_nop=347804 n_act=1910 n_pre=1894 n_req=8459 n_rd=14266 n_write=1975 bw_util=0.0883
n_activity=110037 dram_eff=0.2952
bk0: 818a 360485i bk1: 830a 360706i bk2: 820a 359829i bk3: 802a 359726i bk4: 890a 360020i bk5: 882a 359195i bk6: 960a 359274i bk7: 918a 360127i bk8: 978a 359362i bk9: 996a 358236i bk10: 888a 359813i bk11: 882a 359883i bk12: 874a 357369i bk13: 868a 356728i bk14: 958a 357241i bk15: 902a 356849i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.405125
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=367849 n_nop=347647 n_act=2081 n_pre=2065 n_req=8334 n_rd=14192 n_write=1864 bw_util=0.0873
n_activity=108363 dram_eff=0.2963
bk0: 812a 361013i bk1: 790a 359737i bk2: 818a 359835i bk3: 798a 360157i bk4: 868a 359732i bk5: 872a 360038i bk6: 946a 359735i bk7: 968a 359263i bk8: 984a 358582i bk9: 956a 358686i bk10: 908a 360153i bk11: 860a 360183i bk12: 846a 359518i bk13: 878a 357825i bk14: 938a 358031i bk15: 950a 356551i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.282108

========= L2 cache stats =========
L2_cache_bank[0]: Access = 36304, Miss = 3535, Miss_rate = 0.097, Pending_hits = 54, Reservation_fails = 357
L2_cache_bank[1]: Access = 36954, Miss = 3540, Miss_rate = 0.096, Pending_hits = 47, Reservation_fails = 1215
L2_cache_bank[2]: Access = 36261, Miss = 3572, Miss_rate = 0.099, Pending_hits = 48, Reservation_fails = 126
L2_cache_bank[3]: Access = 37436, Miss = 3571, Miss_rate = 0.095, Pending_hits = 44, Reservation_fails = 1
L2_cache_bank[4]: Access = 36241, Miss = 3561, Miss_rate = 0.098, Pending_hits = 41, Reservation_fails = 381
L2_cache_bank[5]: Access = 36349, Miss = 3587, Miss_rate = 0.099, Pending_hits = 63, Reservation_fails = 632
L2_cache_bank[6]: Access = 36392, Miss = 3494, Miss_rate = 0.096, Pending_hits = 45, Reservation_fails = 0
L2_cache_bank[7]: Access = 36416, Miss = 3535, Miss_rate = 0.097, Pending_hits = 44, Reservation_fails = 0
L2_cache_bank[8]: Access = 76543, Miss = 3593, Miss_rate = 0.047, Pending_hits = 46, Reservation_fails = 1255
L2_cache_bank[9]: Access = 36564, Miss = 3540, Miss_rate = 0.097, Pending_hits = 63, Reservation_fails = 1852
L2_cache_bank[10]: Access = 36861, Miss = 3560, Miss_rate = 0.097, Pending_hits = 42, Reservation_fails = 242
L2_cache_bank[11]: Access = 36514, Miss = 3536, Miss_rate = 0.097, Pending_hits = 34, Reservation_fails = 0
L2_total_cache_accesses = 478835
L2_total_cache_misses = 42624
L2_total_cache_miss_rate = 0.0890
L2_total_cache_pending_hits = 571
L2_total_cache_reservation_fails = 6061
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24078
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 39178
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 5591
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 411501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 501
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3441
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 137
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.156
L2_cache_fill_port_util = 0.051

icnt_total_pkts_mem_to_simt=732373
icnt_total_pkts_simt_to_mem=894945
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.40454
	minimum = 6
	maximum = 34
Network latency average = 8.90928
	minimum = 6
	maximum = 32
Slowest packet = 956095
Flit latency average = 7.68852
	minimum = 6
	maximum = 28
Slowest flit = 1624651
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0315039
	minimum = 0.0242261 (at node 10)
	maximum = 0.0385823 (at node 16)
Accepted packet rate average = 0.0315039
	minimum = 0.0242261 (at node 10)
	maximum = 0.0385823 (at node 16)
Injected flit rate average = 0.0851403
	minimum = 0.0287124 (at node 10)
	maximum = 0.162405 (at node 16)
Accepted flit rate average= 0.0851403
	minimum = 0.0367878 (at node 19)
	maximum = 0.141319 (at node 3)
Injected packet length average = 2.70253
Accepted packet length average = 2.70253
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 25.3023 (8 samples)
	minimum = 6 (8 samples)
	maximum = 260.625 (8 samples)
Network latency average = 16.7682 (8 samples)
	minimum = 6 (8 samples)
	maximum = 217.625 (8 samples)
Flit latency average = 15.2084 (8 samples)
	minimum = 6 (8 samples)
	maximum = 215.125 (8 samples)
Fragmentation average = 0.0106456 (8 samples)
	minimum = 0 (8 samples)
	maximum = 130.5 (8 samples)
Injected packet rate average = 0.0639753 (8 samples)
	minimum = 0.0517008 (8 samples)
	maximum = 0.139078 (8 samples)
Accepted packet rate average = 0.0639753 (8 samples)
	minimum = 0.0517008 (8 samples)
	maximum = 0.139078 (8 samples)
Injected flit rate average = 0.125365 (8 samples)
	minimum = 0.081919 (8 samples)
	maximum = 0.230755 (8 samples)
Accepted flit rate average = 0.125365 (8 samples)
	minimum = 0.0804002 (8 samples)
	maximum = 0.29012 (8 samples)
Injected packet size average = 1.95958 (8 samples)
Accepted packet size average = 1.95958 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 17 sec (257 sec)
gpgpu_simulation_rate = 61829 (inst/sec)
gpgpu_simulation_rate = 1084 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 256143.703125 (ms)
Result stored in result.txt
