0.6
2016.4
Jan 23 2017
19:37:30
C:/Users/Raynara Lima/Documents/Capitulo 1/not16_GATE/not16_GATE.sim/sim_1/impl/timing/st_or16_time_impl.v,1491611028,verilog,,,,glbl;not16_GATE,,,,,,,,
C:/Users/Raynara Lima/Documents/Capitulo 1/not16_GATE/not16_GATE.srcs/sim_1/new/st_no16.vhd,1491407252,vhdl,,,,st_or16,,,,,,,,
