# ğŸ…¿ï¸ Automated Smart Parking System (ASPS)

## ğŸ¯ Overview
The Automated Smart Parking System (ASPS) is a Verilog-based FPGA implementation of a smart parking management system. This system provides automated entry/exit management, real-time car counting, parking duration tracking, and cost calculation functionalities.

## â­ Key Features
- ğŸš— Real-time car entry and exit detection using IR sensors
- ğŸ¯ Support for up to 3 cars simultaneously
- â±ï¸ Automatic parking duration calculation
- ğŸ’° Dynamic cost computation based on parking duration
- ğŸ”‘ Car ID tracking system
- ğŸš¦ Full and empty parking status indicators
- ğŸ“… Timestamp-based parking management
- ğŸ›¡ï¸ Debounced input handling for reliable operation

## ğŸ—ï¸ System Architecture
The system consists of several key modules:

### ğŸ”· Core Modules
1. **ASPS_Top**: ğŸ® Main system integration module
2. **FSMController**: ğŸ§  Finite State Machine for system control
3. **EntryExitDetector**: ğŸ‘ï¸ Handles car entry/exit detection
4. **CarCounter**: ğŸ”¢ Manages vehicle counting and capacity tracking
5. **TimestampBuffer**: â° Handles timestamp storage and duration calculation
6. **CostCalculator**: ğŸ§® Computes parking fees
7. **TimeCounter**: âŒš Global time management
8. **SevenSegDecoder**: ğŸ“Ÿ Display interface for FPGA implementation

### ğŸ”¶ Supporting Modules
- **ClockDivider**: âš¡ Clock signal management
- **Debouncer**: ğŸ› ï¸ Input signal debouncing
- **EdgeDetector**: ğŸ“Š Signal edge detection

## ğŸ’» Hardware Requirements
- ğŸ›ï¸ FPGA Development Board
- ğŸ“¡ IR Sensors (2x)
- ğŸ“º Seven-segment displays
- ğŸ”˜ Basic input switches
- â° Clock source

## ğŸ“Œ Pin Assignments
Key input/output pins:
- âš¡ Clock input
- ğŸ”„ Reset button
- ğŸ‘ï¸ IR sensor inputs (entry and exit)
- ğŸ”‘ Car ID input switches
- ğŸ“º Display outputs
- ğŸ’¡ Status indicator LEDs

## ğŸš€ Getting Started
1. ğŸ“¥ Clone this repository
2. ğŸ’¿ Open the project in your preferred FPGA development environment
3. âš™ï¸ Configure pin assignments according to your board
4. ğŸ”¨ Compile and program your FPGA
5. ğŸ”Œ Connect the required peripherals

## ğŸ§ª Testing
The project includes a comprehensive testbench (`ASPS_tb_detailed.v`) for system verification. The testbench simulates:
- ğŸš— Car entry/exit scenarios
- ğŸ¯ Edge cases
- â±ï¸ Timing calculations
- ğŸ”„ System state transitions

## ğŸ› ï¸ Implementation Details
- ğŸ“ Written in Verilog HDL
- ğŸ§© Modular design for easy maintenance and modification
- âš¡ Synchronous design with clock-driven state machines
- ğŸ›¡ï¸ Robust error handling and edge case management

## ğŸ¤ Contributing
Contributions are welcome! Please feel free to submit a Pull Request. We appreciate your help in making this project better!

## ğŸ“œ License
[Your chosen license]

## ğŸ‘¥ Authors
[Your name/team]

## ğŸ™ Acknowledgments
- [Any acknowledgments or references]

## ğŸ“« Contact
[Your contact information]

---
*Note: This project is part of [Your Institution/Course details if applicable]* 

### ğŸŒŸ Star this repository if you find it helpful!
