-a "iCE40UP"
-p iCE40UP5K
-t SG48
-sp "High-Performance_1.2V"

-optimization_goal Area
-bram_utilization 100
-ramstyle Auto
-romstyle auto
-dsp_utilization 100
-use_dsp 1
-use_carry_chain 1
-carry_chain_length 0

-resource_sharing 1
-propagate_constants 1
-remove_duplicate_regs 1

-max_fanout 1000
-fsm_encoding_style Auto
-twr_paths 3
-fix_gated_clocks 1
-loop_limit 1950




-use_io_reg auto


-sethld


-use_io_insertion 1
-resolve_mixed_drivers 0
-sdc "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/timing_constraints.ldc"
-path "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M"
-path "/opt/latticesemi/radiant/1.1/ispfpga/ice40tp/data" "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1" "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k"
-ver "/opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.v"
-lib pmi -vhd "/opt/latticesemi/radiant/1.1/ip/pmi/pmi_iCE40UP.vhd"
-ver "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/LED_control.v"
-lib "work" -vhd "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/source/impl_1/rgb_led_top.vhd"
-ver "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k/impl_1/pll_24M/rtl/pll_24M.v"


-path "/home/ronan/perso/github/verilog_examples/ledtest_ice40up5k"
-top led_top
-udb "ledtest_ice40up5k_impl_1.udb"
-output_hdl "ledtest_ice40up5k_impl_1.vm"

