--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml pwm.twx pwm.ncd -o pwm.twr pwm.pcf -ucf pwm.ucf

Design file:              pwm.ncd
Physical constraint file: pwm.pcf
Device,package,speed:     xc6slx4,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
d1          |  101.245(R)|      SLOW  |   -3.883(R)|      FAST  |clk_BUFGP         |   0.000|
d2          |  100.095(R)|      SLOW  |   -4.044(R)|      FAST  |clk_BUFGP         |   0.000|
d3          |  102.161(R)|      SLOW  |   -3.969(R)|      FAST  |clk_BUFGP         |   0.000|
d4          |  100.331(R)|      SLOW  |   -3.732(R)|      FAST  |clk_BUFGP         |   0.000|
f1          |  236.246(R)|      SLOW  |   -2.510(R)|      FAST  |clk_BUFGP         |   0.000|
f2          |  235.916(R)|      SLOW  |   -2.816(R)|      FAST  |clk_BUFGP         |   0.000|
f3          |  234.735(R)|      SLOW  |   -2.905(R)|      FAST  |clk_BUFGP         |   0.000|
f4          |  235.724(R)|      SLOW  |   -2.247(R)|      FAST  |clk_BUFGP         |   0.000|
reset       |    6.612(R)|      SLOW  |   -1.066(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
digs<0>     |        27.835(R)|      SLOW  |         6.469(R)|      FAST  |clk_BUFGP         |   0.000|
digs<1>     |        27.709(R)|      SLOW  |         6.370(R)|      FAST  |clk_BUFGP         |   0.000|
digs<2>     |        27.550(R)|      SLOW  |         6.481(R)|      FAST  |clk_BUFGP         |   0.000|
digs<3>     |        27.760(R)|      SLOW  |         6.708(R)|      FAST  |clk_BUFGP         |   0.000|
digs<4>     |        27.183(R)|      SLOW  |         6.067(R)|      FAST  |clk_BUFGP         |   0.000|
digs<5>     |        27.057(R)|      SLOW  |         5.978(R)|      FAST  |clk_BUFGP         |   0.000|
digs<6>     |        27.229(R)|      SLOW  |         6.045(R)|      FAST  |clk_BUFGP         |   0.000|
digs<7>     |        27.201(R)|      SLOW  |         6.090(R)|      FAST  |clk_BUFGP         |   0.000|
pwm_out     |        11.833(R)|      SLOW  |         5.290(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.668|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
reset          |digs<0>        |   16.268|
reset          |digs<1>        |   16.142|
reset          |digs<2>        |   16.185|
reset          |digs<3>        |   16.395|
reset          |digs<4>        |   15.870|
reset          |digs<5>        |   15.744|
reset          |digs<6>        |   15.940|
reset          |digs<7>        |   15.912|
---------------+---------------+---------+


Analysis completed Fri May 25 18:59:22 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 243 MB



