{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1641557571890 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1641557571890 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 07 15:12:51 2022 " "Processing started: Fri Jan 07 15:12:51 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1641557571890 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1641557571890 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off finalProject -c finalProject --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1641557571890 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1641557572341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/xorgate_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/xorgate_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 xorgate_testbench " "Found entity 1: xorgate_testbench" {  } { { "../xorgate_testbench.v" "" { Text "C:/altera/13.1/xorgate_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/xor_gate.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/xor_gate.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_gate " "Found entity 1: xor_gate" {  } { { "../xor_gate.v" "" { Text "C:/altera/13.1/xor_gate.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/xor_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/xor_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32_bit_testbench " "Found entity 1: xor_32_bit_testbench" {  } { { "../xor_32_bit_testbench.v" "" { Text "C:/altera/13.1/xor_32_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/xor_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/xor_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 xor_32_bit " "Found entity 1: xor_32_bit" {  } { { "../xor_32_bit.v" "" { Text "C:/altera/13.1/xor_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572434 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572434 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/set_less_than_32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/set_less_than_32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_less_than_32_testbench " "Found entity 1: set_less_than_32_testbench" {  } { { "../set_less_than_32_testbench.v" "" { Text "C:/altera/13.1/set_less_than_32_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/set_less_than_32.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/set_less_than_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 set_less_than_32 " "Found entity 1: set_less_than_32" {  } { { "../set_less_than_32.v" "" { Text "C:/altera/13.1/set_less_than_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/or_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/or_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32_bit_testbench " "Found entity 1: or_32_bit_testbench" {  } { { "../or_32_bit_testbench.v" "" { Text "C:/altera/13.1/or_32_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/or_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/or_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 or_32_bit " "Found entity 1: or_32_bit" {  } { { "../or_32_bit.v" "" { Text "C:/altera/13.1/or_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/not_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/not_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit_testbench " "Found entity 1: not_32_bit_testbench" {  } { { "../not_32_bit_testbench.v" "" { Text "C:/altera/13.1/not_32_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/not_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/not_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 not_32_bit " "Found entity 1: not_32_bit" {  } { { "../not_32_bit.v" "" { Text "C:/altera/13.1/not_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/nor_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/nor_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32_bit_testbench " "Found entity 1: nor_32_bit_testbench" {  } { { "../nor_32_bit_testbench.v" "" { Text "C:/altera/13.1/nor_32_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/nor_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/nor_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nor_32_bit " "Found entity 1: nor_32_bit" {  } { { "../nor_32_bit.v" "" { Text "C:/altera/13.1/nor_32_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_8x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_8x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_testbench " "Found entity 1: mux_8x1_testbench" {  } { { "../mux_8x1_testbench.v" "" { Text "C:/altera/13.1/mux_8x1_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_8x1_32bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_8x1_32bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit_testbench " "Found entity 1: mux_8x1_32bit_testbench" {  } { { "../mux_8x1_32bit_testbench.v" "" { Text "C:/altera/13.1/mux_8x1_32bit_testbench.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_8x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_8x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1_32bit " "Found entity 1: mux_8x1_32bit" {  } { { "../mux_8x1_32bit.v" "" { Text "C:/altera/13.1/mux_8x1_32bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_8x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_8x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8x1 " "Found entity 1: mux_8x1" {  } { { "../mux_8x1.v" "" { Text "C:/altera/13.1/mux_8x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_4x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_4x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1_testbench " "Found entity 1: mux_4x1_testbench" {  } { { "../mux_4x1_testbench.v" "" { Text "C:/altera/13.1/mux_4x1_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4x1 " "Found entity 1: mux_4x1" {  } { { "../mux_4x1.v" "" { Text "C:/altera/13.1/mux_4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_2x1_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_2x1_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_testbench " "Found entity 1: mux_2x1_testbench" {  } { { "../mux_2x1_testbench.v" "" { Text "C:/altera/13.1/mux_2x1_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/mux_2x1.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/mux_2x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1 " "Found entity 1: mux_2x1" {  } { { "../mux_2x1.v" "" { Text "C:/altera/13.1/mux_2x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/and_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/and_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_bit_testbench " "Found entity 1: and_32_bit_testbench" {  } { { "../and_32_bit_testbench.v" "" { Text "C:/altera/13.1/and_32_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/and_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/and_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_32_bit " "Found entity 1: and_32_bit" {  } { { "../and_32_bit.v" "" { Text "C:/altera/13.1/and_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/alu32_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/alu32_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32_testbench " "Found entity 1: alu32_testbench" {  } { { "../alu32_testbench.v" "" { Text "C:/altera/13.1/alu32_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/alu32.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/alu32.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu32 " "Found entity 1: alu32" {  } { { "../alu32.v" "" { Text "C:/altera/13.1/alu32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/adder_32_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/adder_32_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit_testbench " "Found entity 1: adder_32_bit_testbench" {  } { { "../adder_32_bit_testbench.v" "" { Text "C:/altera/13.1/adder_32_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/adder_32_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/adder_32_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_32_bit " "Found entity 1: adder_32_bit" {  } { { "../adder_32_bit.v" "" { Text "C:/altera/13.1/adder_32_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/adder_1_bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/adder_1_bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1_bit_testbench " "Found entity 1: adder_1_bit_testbench" {  } { { "../adder_1_bit_testbench.v" "" { Text "C:/altera/13.1/adder_1_bit_testbench.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/adder_1_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/adder_1_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_1_bit " "Found entity 1: adder_1_bit" {  } { { "../adder_1_bit.v" "" { Text "C:/altera/13.1/adder_1_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers " "Found entity 1: mips_registers" {  } { { "mips_registers.v" "" { Text "C:/altera/13.1/Final/mips_registers.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_32bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_32bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_32bit " "Found entity 1: mux_2x1_32bit" {  } { { "mux_2x1_32bit.v" "" { Text "C:/altera/13.1/Final/mux_2x1_32bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_4bit " "Found entity 1: and_4bit" {  } { { "and_4bit.v" "" { Text "C:/altera/13.1/Final/and_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BNE Bne control.v(1) " "Verilog HDL Declaration information at control.v(1): object \"BNE\" differs only in case from object \"Bne\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 1 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "not1 NOT1 control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"not1\" differs only in case from object \"NOT1\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "not2 NOT2 control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"not2\" differs only in case from object \"NOT2\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "not3 NOT3 control.v(4) " "Verilog HDL Declaration information at control.v(4): object \"not3\" differs only in case from object \"NOT3\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or1 OR1 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or1\" differs only in case from object \"OR1\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or2 OR2 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or2\" differs only in case from object \"OR2\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or3 OR3 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or3\" differs only in case from object \"OR3\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or4 OR4 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or4\" differs only in case from object \"OR4\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or5 OR5 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or5\" differs only in case from object \"OR5\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or6 OR6 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or6\" differs only in case from object \"OR6\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or7 OR7 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or7\" differs only in case from object \"OR7\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or8 OR8 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or8\" differs only in case from object \"OR8\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or9 OR9 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or9\" differs only in case from object \"OR9\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or10 OR10 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or10\" differs only in case from object \"OR10\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or11 OR11 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or11\" differs only in case from object \"OR11\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or12 OR12 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or12\" differs only in case from object \"OR12\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or13 OR13 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or13\" differs only in case from object \"OR13\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or14 OR14 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or14\" differs only in case from object \"OR14\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or15 OR15 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or15\" differs only in case from object \"OR15\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or16 OR16 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or16\" differs only in case from object \"OR16\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "or17 OR17 control.v(5) " "Verilog HDL Declaration information at control.v(5): object \"or17\" differs only in case from object \"OR17\" in the same scope" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.v 1 1 " "Found 1 design units, including 1 entities, in source file control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "control.v" "" { Text "C:/altera/13.1/Final/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrol.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrol.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControl " "Found entity 1: AluControl" {  } { { "AluControl.v" "" { Text "C:/altera/13.1/Final/AluControl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_3bit " "Found entity 1: and_3bit" {  } { { "and_3bit.v" "" { Text "C:/altera/13.1/Final/and_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_6bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_6bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_6bit " "Found entity 1: and_6bit" {  } { { "and_6bit.v" "" { Text "C:/altera/13.1/Final/and_6bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_5bit.v 1 1 " "Found 1 design units, including 1 entities, in source file and_5bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 and_5bit " "Found entity 1: and_5bit" {  } { { "and_5bit.v" "" { Text "C:/altera/13.1/Final/and_5bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sign_extend.v 1 1 " "Found 1 design units, including 1 entities, in source file sign_extend.v" { { "Info" "ISGN_ENTITY_NAME" "1 sign_extend " "Found entity 1: sign_extend" {  } { { "sign_extend.v" "" { Text "C:/altera/13.1/Final/sign_extend.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions.v 1 1 " "Found 1 design units, including 1 entities, in source file instructions.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructions " "Found entity 1: instructions" {  } { { "instructions.v" "" { Text "C:/altera/13.1/Final/instructions.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/altera/13.1/Final/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "AluCtrl ALUCTRL mips_16bit.v(9) " "Verilog HDL Declaration information at mips_16bit.v(9): object \"AluCtrl\" differs only in case from object \"ALUCTRL\" in the same scope" {  } { { "mips_16bit.v" "" { Text "C:/altera/13.1/Final/mips_16bit.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_16bit " "Found entity 1: mips_16bit" {  } { { "mips_16bit.v" "" { Text "C:/altera/13.1/Final/mips_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2x1_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2x1_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2x1_3bit " "Found entity 1: mux_2x1_3bit" {  } { { "mux_2x1_3bit.v" "" { Text "C:/altera/13.1/Final/mux_2x1_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "DataMemory.v(10) " "Verilog HDL information at DataMemory.v(10): always construct contains both blocking and non-blocking assignments" {  } { { "DataMemory.v" "" { Text "C:/altera/13.1/Final/DataMemory.v" 10 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "C:/altera/13.1/Final/DataMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemorytestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemorytestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryTestBench " "Found entity 1: DataMemoryTestBench" {  } { { "DataMemoryTestBench.v" "" { Text "C:/altera/13.1/Final/DataMemoryTestBench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_registers_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_registers_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_registers_testbench " "Found entity 1: mips_registers_testbench" {  } { { "mips_registers_testbench.v" "" { Text "C:/altera/13.1/Final/mips_registers_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572563 ""}
{ "Warning" "WVRFX_L2_VERI_MACRO_REDEFINITION" "DELAY2 DataMemoryTestBench.v 2 instruction_memory_testbench.v(2) " "Verilog HDL macro warning at instruction_memory_testbench.v(2): overriding existing definition for macro \"DELAY2\", which was defined in \"DataMemoryTestBench.v\", line 2" {  } { { "instruction_memory_testbench.v" "" { Text "C:/altera/13.1/Final/instruction_memory_testbench.v" 2 0 0 } }  } 0 10274 "Verilog HDL macro warning at %4!s!: overriding existing definition for macro \"%1!s!\", which was defined in \"%2!s!\", line %3!d!" 0 0 "Quartus II" 0 -1 1641557572563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_memory_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_memory_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_memory_testbench " "Found entity 1: instruction_memory_testbench" {  } { { "instruction_memory_testbench.v" "" { Text "C:/altera/13.1/Final/instruction_memory_testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_16bit_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file mips_16bit_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 mips_16bit_testbench " "Found entity 1: mips_16bit_testbench" {  } { { "mips_16bit_testbench.v" "" { Text "C:/altera/13.1/Final/mips_16bit_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcountertestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file programcountertestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounterTestBench " "Found entity 1: ProgramCounterTestBench" {  } { { "ProgramCounterTestBench.v" "" { Text "C:/altera/13.1/Final/ProgramCounterTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file control_testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_testbench " "Found entity 1: control_testbench" {  } { { "control_testbench.v" "" { Text "C:/altera/13.1/Final/control_testbench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572571 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572571 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alucontrltestbench.v 1 1 " "Found 1 design units, including 1 entities, in source file alucontrltestbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 AluControlTestBench " "Found entity 1: AluControlTestBench" {  } { { "AluContrlTestBench.v" "" { Text "C:/altera/13.1/Final/AluContrlTestBench.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1641557572579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1641557572579 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "control " "Elaborating entity \"control\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1641557572619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_4bit and_4bit:AND_4_1 " "Elaborating entity \"and_4bit\" for hierarchy \"and_4bit:AND_4_1\"" {  } { { "control.v" "AND_4_1" { Text "C:/altera/13.1/Final/control.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1641557572619 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.1/Final/output_files/finalProject.map.smsg " "Generated suppressed messages file C:/altera/13.1/Final/output_files/finalProject.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1641557572729 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Elaboration was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4598 " "Peak virtual memory: 4598 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1641557572745 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 07 15:12:52 2022 " "Processing ended: Fri Jan 07 15:12:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1641557572745 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1641557572745 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1641557572745 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1641557572745 ""}
