set_property DIRECTION OUT [get_ports {AUX_A[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AUX_A[0]}]
set_property DRIVE 12 [get_ports {AUX_A[0]}]
set_property SLEW SLOW [get_ports {AUX_A[0]}]
set_property DIRECTION OUT [get_ports {AUX_B[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {AUX_B[0]}]
set_property DRIVE 12 [get_ports {AUX_B[0]}]
set_property SLEW SLOW [get_ports {AUX_B[0]}]
set_property DIRECTION OUT [get_ports {SO2515[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SO2515[0]}]
set_property DRIVE 12 [get_ports {SO2515[0]}]
set_property SLEW SLOW [get_ports {SO2515[0]}]
set_property DIRECTION OUT [get_ports {INHIB_12V[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {INHIB_12V[0]}]
set_property DRIVE 12 [get_ports {INHIB_12V[0]}]
set_property SLEW SLOW [get_ports {INHIB_12V[0]}]
set_property DIRECTION OUT [get_ports {OSC2515[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {OSC2515[0]}]
set_property DRIVE 12 [get_ports {OSC2515[0]}]
set_property SLEW SLOW [get_ports {OSC2515[0]}]
set_property DIRECTION OUT [get_ports {FPGA_LED_N[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {FPGA_LED_N[0]}]
set_property DRIVE 12 [get_ports {FPGA_LED_N[0]}]
set_property SLEW SLOW [get_ports {FPGA_LED_N[0]}]
set_property DIRECTION OUT [get_ports {PWRHOLD[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {PWRHOLD[0]}]
set_property DRIVE 12 [get_ports {PWRHOLD[0]}]
set_property SLEW SLOW [get_ports {PWRHOLD[0]}]
set_property DIRECTION OUT [get_ports {CS2515[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CS2515[0]}]
set_property DRIVE 12 [get_ports {CS2515[0]}]
set_property SLEW SLOW [get_ports {CS2515[0]}]
set_property DIRECTION OUT [get_ports {REF_EN_N[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {REF_EN_N[0]}]
set_property DRIVE 12 [get_ports {REF_EN_N[0]}]
set_property SLEW SLOW [get_ports {REF_EN_N[0]}]
set_property DIRECTION IN [get_ports BAT_LOW_N]
set_property IOSTANDARD LVCMOS33 [get_ports BAT_LOW_N]
set_property DIRECTION IN [get_ports SW_ON]
set_property IOSTANDARD LVCMOS33 [get_ports SW_ON]
set_property DIRECTION IN [get_ports DC_IN_OK_N]
set_property IOSTANDARD LVCMOS33 [get_ports DC_IN_OK_N]
set_property DIRECTION OUT [get_ports CH2_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH2_DAC_SCLK]
set_property DRIVE 12 [get_ports CH2_DAC_SCLK]
set_property SLEW SLOW [get_ports CH2_DAC_SCLK]
set_property DIRECTION IN [get_ports sys_clock]
set_property IOSTANDARD LVCMOS33 [get_ports sys_clock]
set_property DIRECTION IN [get_ports SI2515]
set_property IOSTANDARD LVCMOS33 [get_ports SI2515]
set_property DIRECTION OUT [get_ports {SCK2515[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {SCK2515[0]}]
set_property DRIVE 12 [get_ports {SCK2515[0]}]
set_property SLEW SLOW [get_ports {SCK2515[0]}]
set_property DIRECTION OUT [get_ports {RST2515[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {RST2515[0]}]
set_property DRIVE 12 [get_ports {RST2515[0]}]
set_property SLEW SLOW [get_ports {RST2515[0]}]
set_property DIRECTION OUT [get_ports {READ_WRITE_tri_o[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {READ_WRITE_tri_o[0]}]
set_property DRIVE 12 [get_ports {READ_WRITE_tri_o[0]}]
set_property SLEW SLOW [get_ports {READ_WRITE_tri_o[0]}]
set_property DIRECTION OUT [get_ports {ENABLE_tri_o[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {ENABLE_tri_o[0]}]
set_property DRIVE 12 [get_ports {ENABLE_tri_o[0]}]
set_property SLEW SLOW [get_ports {ENABLE_tri_o[0]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[10]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[10]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[10]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[10]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[9]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[9]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[9]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[9]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[8]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[8]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[8]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[8]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[7]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[7]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[7]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[6]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[6]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[6]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[5]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[5]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[5]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[4]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[4]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[4]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[3]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[3]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[3]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[2]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[2]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[2]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[1]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[1]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[1]}]
set_property DIRECTION OUT [get_ports {DIGITAL_OUTPUT_BUS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DIGITAL_OUTPUT_BUS[0]}]
set_property DRIVE 4 [get_ports {DIGITAL_OUTPUT_BUS[0]}]
set_property SLEW SLOW [get_ports {DIGITAL_OUTPUT_BUS[0]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[7]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[7]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[7]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[6]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[6]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[6]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[5]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[5]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[5]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[4]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[4]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[4]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[3]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[3]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[3]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[2]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[2]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[2]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[1]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[1]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[1]}]
set_property DIRECTION OUT [get_ports {DATABUS_OUT_tri_o[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DATABUS_OUT_tri_o[0]}]
set_property DRIVE 12 [get_ports {DATABUS_OUT_tri_o[0]}]
set_property SLEW SLOW [get_ports {DATABUS_OUT_tri_o[0]}]
set_property DIRECTION OUT [get_ports CH8_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH8_DAC_SCLK]
set_property DRIVE 4 [get_ports CH8_DAC_SCLK]
set_property SLEW SLOW [get_ports CH8_DAC_SCLK]
set_property DIRECTION OUT [get_ports CH8_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH8_DAC_DAT]
set_property DRIVE 4 [get_ports CH8_DAC_DAT]
set_property SLEW SLOW [get_ports CH8_DAC_DAT]
set_property DIRECTION OUT [get_ports {CH8_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH8_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH8_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH8_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports {REGISTER_SELECT_tri_o[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {REGISTER_SELECT_tri_o[0]}]
set_property DRIVE 12 [get_ports {REGISTER_SELECT_tri_o[0]}]
set_property SLEW SLOW [get_ports {REGISTER_SELECT_tri_o[0]}]
set_property DIRECTION OUT [get_ports CH7_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH7_DAC_SCLK]
set_property DRIVE 12 [get_ports CH7_DAC_SCLK]
set_property SLEW SLOW [get_ports CH7_DAC_SCLK]
set_property DIRECTION OUT [get_ports CH7_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH7_DAC_DAT]
set_property DRIVE 4 [get_ports CH7_DAC_DAT]
set_property SLEW SLOW [get_ports CH7_DAC_DAT]
set_property DIRECTION OUT [get_ports CH6_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH6_DAC_SCLK]
set_property DRIVE 4 [get_ports CH6_DAC_SCLK]
set_property SLEW SLOW [get_ports CH6_DAC_SCLK]
set_property DIRECTION OUT [get_ports CH6_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH6_DAC_DAT]
set_property DRIVE 4 [get_ports CH6_DAC_DAT]
set_property SLEW SLOW [get_ports CH6_DAC_DAT]
set_property DIRECTION OUT [get_ports CH5_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH5_DAC_SCLK]
set_property DRIVE 4 [get_ports CH5_DAC_SCLK]
set_property SLEW SLOW [get_ports CH5_DAC_SCLK]
set_property DIRECTION OUT [get_ports CH5_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH5_DAC_DAT]
set_property DRIVE 4 [get_ports CH5_DAC_DAT]
set_property SLEW SLOW [get_ports CH5_DAC_DAT]
set_property DIRECTION OUT [get_ports {CH5_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH5_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH5_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH5_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports CH4_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH4_DAC_SCLK]
set_property DRIVE 4 [get_ports CH4_DAC_SCLK]
set_property SLEW SLOW [get_ports CH4_DAC_SCLK]
set_property DIRECTION OUT [get_ports CH4_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH4_DAC_DAT]
set_property DRIVE 4 [get_ports CH4_DAC_DAT]
set_property SLEW SLOW [get_ports CH4_DAC_DAT]
set_property DIRECTION OUT [get_ports {CH4_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH4_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH4_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH4_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports {CH7_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH7_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH7_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH7_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports CH3_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH3_DAC_SCLK]
set_property DRIVE 4 [get_ports CH3_DAC_SCLK]
set_property SLEW SLOW [get_ports CH3_DAC_SCLK]
set_property DIRECTION OUT [get_ports {CH3_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH3_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH3_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH3_DAC_CS[0]}]
set_property DIRECTION IN [get_ports reset]
set_property IOSTANDARD LVCMOS33 [get_ports reset]
set_property DIRECTION IN [get_ports usb_uart_rxd]
set_property IOSTANDARD LVCMOS33 [get_ports usb_uart_rxd]
set_property DIRECTION OUT [get_ports usb_uart_txd]
set_property IOSTANDARD LVCMOS33 [get_ports usb_uart_txd]
set_property DRIVE 12 [get_ports usb_uart_txd]
set_property SLEW SLOW [get_ports usb_uart_txd]
set_property DIRECTION OUT [get_ports {CH6_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH6_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH6_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH6_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports CH2_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH2_DAC_DAT]
set_property DRIVE 4 [get_ports CH2_DAC_DAT]
set_property SLEW SLOW [get_ports CH2_DAC_DAT]
set_property DIRECTION OUT [get_ports CH1_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH1_DAC_DAT]
set_property DRIVE 4 [get_ports CH1_DAC_DAT]
set_property SLEW SLOW [get_ports CH1_DAC_DAT]
set_property DIRECTION OUT [get_ports CH1_DAC_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH1_DAC_SCLK]
set_property DRIVE 4 [get_ports CH1_DAC_SCLK]
set_property SLEW SLOW [get_ports CH1_DAC_SCLK]
set_property DIRECTION OUT [get_ports {CH2_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH2_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH2_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH2_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports {CH1_DAC_CS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {CH1_DAC_CS[0]}]
set_property DRIVE 12 [get_ports {CH1_DAC_CS[0]}]
set_property SLEW SLOW [get_ports {CH1_DAC_CS[0]}]
set_property DIRECTION OUT [get_ports CH3_DAC_DAT]
set_property IOSTANDARD LVCMOS33 [get_ports CH3_DAC_DAT]
set_property DRIVE 4 [get_ports CH3_DAC_DAT]
set_property SLEW SLOW [get_ports CH3_DAC_DAT]
set_property DIRECTION OUT [get_ports BL_EN_N]
set_property IOSTANDARD LVCMOS33 [get_ports BL_EN_N]
set_property DRIVE 12 [get_ports BL_EN_N]
set_property SLEW SLOW [get_ports BL_EN_N]
set_property PACKAGE_PIN N14 [get_ports CH2_DAC_SCLK]
set_property PACKAGE_PIN V14 [get_ports {AUX_B[0]}]
set_property PACKAGE_PIN R18 [get_ports {FPGA_LED_N[0]}]
set_property PACKAGE_PIN U17 [get_ports {CH8_DAC_CS[0]}]
set_property PACKAGE_PIN H18 [get_ports {DIGITAL_OUTPUT_BUS[3]}]
set_property PACKAGE_PIN L14 [get_ports usb_uart_rxd]
set_property PACKAGE_PIN K18 [get_ports CH7_DAC_SCLK]
set_property PACKAGE_PIN D15 [get_ports CH8_DAC_SCLK]
set_property PACKAGE_PIN D18 [get_ports SI2515]
set_property PACKAGE_PIN P18 [get_ports BL_EN_N]
set_property PACKAGE_PIN N18 [get_ports CH2_DAC_DAT]
set_property PACKAGE_PIN K16 [get_ports reset]
set_property PACKAGE_PIN V12 [get_ports {AUX_A[0]}]
set_property PACKAGE_PIN F18 [get_ports {REF_EN_N[0]}]
set_property PACKAGE_PIN R13 [get_ports {CH3_DAC_CS[0]}]
set_property PACKAGE_PIN V17 [get_ports {CH4_DAC_CS[0]}]
set_property PACKAGE_PIN T13 [get_ports {CH2_DAC_CS[0]}]
set_property PACKAGE_PIN H17 [get_ports {DIGITAL_OUTPUT_BUS[4]}]
set_property PACKAGE_PIN U12 [get_ports {DATABUS_OUT_tri_o[5]}]
set_property PACKAGE_PIN U11 [get_ports {DATABUS_OUT_tri_o[4]}]
set_property PACKAGE_PIN U9 [get_ports {DATABUS_OUT_tri_o[2]}]
set_property PACKAGE_PIN V9 [get_ports {DATABUS_OUT_tri_o[1]}]
set_property PACKAGE_PIN P16 [get_ports {SCK2515[0]}]
set_property PACKAGE_PIN U10 [get_ports {DATABUS_OUT_tri_o[0]}]
set_property PACKAGE_PIN F14 [get_ports {DIGITAL_OUTPUT_BUS[5]}]
set_property PACKAGE_PIN T14 [get_ports {READ_WRITE_tri_o[0]}]
set_property PACKAGE_PIN T15 [get_ports {PWRHOLD[0]}]
set_property PACKAGE_PIN R17 [get_ports {INHIB_12V[0]}]
set_property PACKAGE_PIN U15 [get_ports {CH7_DAC_CS[0]}]
set_property PACKAGE_PIN G16 [get_ports {DIGITAL_OUTPUT_BUS[9]}]
set_property PACKAGE_PIN R15 [get_ports {REGISTER_SELECT_tri_o[0]}]
set_property PACKAGE_PIN V11 [get_ports {DATABUS_OUT_tri_o[3]}]
set_property PACKAGE_PIN G17 [get_ports {SO2515[0]}]
set_property PACKAGE_PIN G14 [get_ports {DIGITAL_OUTPUT_BUS[6]}]
set_property PACKAGE_PIN V13 [get_ports {DATABUS_OUT_tri_o[7]}]
set_property PACKAGE_PIN T12 [get_ports {DATABUS_OUT_tri_o[6]}]
set_property PACKAGE_PIN E18 [get_ports {DIGITAL_OUTPUT_BUS[1]}]
set_property PACKAGE_PIN M14 [get_ports CH4_DAC_DAT]
set_property PACKAGE_PIN K17 [get_ports CH8_DAC_DAT]
set_property PACKAGE_PIN J15 [get_ports usb_uart_txd]
set_property PACKAGE_PIN P15 [get_ports sys_clock]
set_property PACKAGE_PIN N16 [get_ports CH3_DAC_DAT]
set_property PACKAGE_PIN M16 [get_ports CH5_DAC_DAT]
set_property PACKAGE_PIN E15 [get_ports CH6_DAC_DAT]
set_property PACKAGE_PIN T18 [get_ports {ENABLE_tri_o[0]}]
set_property PACKAGE_PIN U14 [get_ports {CH1_DAC_CS[0]}]
set_property PACKAGE_PIN R16 [get_ports {OSC2515[0]}]
set_property PACKAGE_PIN F15 [get_ports {DIGITAL_OUTPUT_BUS[7]}]
set_property PACKAGE_PIN H14 [get_ports {DIGITAL_OUTPUT_BUS[0]}]
set_property PACKAGE_PIN F17 [get_ports {DIGITAL_OUTPUT_BUS[2]}]
set_property PACKAGE_PIN P14 [get_ports {RST2515[0]}]
set_property PACKAGE_PIN V16 [get_ports {CH5_DAC_CS[0]}]
set_property PACKAGE_PIN U16 [get_ports {CH6_DAC_CS[0]}]
set_property PACKAGE_PIN T17 [get_ports {CS2515[0]}]
set_property PACKAGE_PIN G15 [get_ports {DIGITAL_OUTPUT_BUS[8]}]
set_property PACKAGE_PIN H16 [get_ports {DIGITAL_OUTPUT_BUS[10]}]
set_property PACKAGE_PIN V8 [get_ports SW_ON]

set_property PACKAGE_PIN R18 [get_ports FPGA_LED_N]
set_property PACKAGE_PIN R17 [get_ports INHIB_12V]
set_property PACKAGE_PIN R16 [get_ports PWRHOLD]
set_property PACKAGE_PIN T14 [get_ports REF_EN_N]
set_property PACKAGE_PIN R6 [get_ports {DISP_E[0]}]
set_property PACKAGE_PIN V6 [get_ports BAT_LOW_N]
set_property PACKAGE_PIN V13 [get_ports {DISP_DB[7]}]
set_property PACKAGE_PIN T12 [get_ports {DISP_DB[6]}]
set_property PACKAGE_PIN U12 [get_ports {DISP_DB[5]}]
set_property PACKAGE_PIN U11 [get_ports {DISP_DB[4]}]
set_property PACKAGE_PIN V11 [get_ports {DISP_DB[3]}]
set_property PACKAGE_PIN U9 [get_ports {DISP_DB[2]}]
set_property PACKAGE_PIN V9 [get_ports {DISP_DB[1]}]
set_property PACKAGE_PIN U10 [get_ports {DISP_DB[0]}]
set_property PACKAGE_PIN R15 [get_ports {DISP_RS[0]}]
set_property PACKAGE_PIN V12 [get_ports AUX_A]
set_property PACKAGE_PIN V14 [get_ports AUX_B]
set_property PACKAGE_PIN U14 [get_ports CH1_DAC_CS]
set_property PACKAGE_PIN T13 [get_ports CH2_DAC_CS]
set_property PACKAGE_PIN N17 [get_ports CH2_DAT_SCLK]
set_property PACKAGE_PIN P18 [get_ports CH1_DAC_SCLK]
set_property PACKAGE_PIN R13 [get_ports CH3_DAC_CS]
set_property PACKAGE_PIN V17 [get_ports CH4_DAC_CS]
set_property PACKAGE_PIN V16 [get_ports CH5_DAC_CS]
set_property PACKAGE_PIN U16 [get_ports CH6_DAC_CS]
set_property PACKAGE_PIN U15 [get_ports CH7_DAC_CS]
set_property PACKAGE_PIN L18 [get_ports CH7_DAT_SCLK]
set_property PACKAGE_PIN K15 [get_ports CH6_DAC_SCLK]
set_property PACKAGE_PIN M15 [get_ports CH5_DAC_SCLK]
set_property PACKAGE_PIN M17 [get_ports CH4_DAC_SCLK]
set_property PACKAGE_PIN N14 [get_ports CH3_DAC_SCLK]
set_property PACKAGE_PIN U17 [get_ports CH8_DAC_CS]
set_property PACKAGE_PIN T17 [get_ports CS2515]
set_property PACKAGE_PIN F18 [get_ports OSC2515]
set_property PACKAGE_PIN G17 [get_ports RST2515]
set_property PACKAGE_PIN C18 [get_ports SCK2515]
set_property PACKAGE_PIN C17 [get_ports SO2515]
set_property PACKAGE_PIN B17 [get_ports SWITCH_1]
set_property PACKAGE_PIN C16 [get_ports SWITCH_2]
set_property PACKAGE_PIN A17 [get_ports SWITCH_3]
set_property PACKAGE_PIN B16 [get_ports SWITCH_4]
set_property PACKAGE_PIN D16 [get_ports SWITCH_5]
set_property PACKAGE_PIN E16 [get_ports SWITCH_6]
set_property PACKAGE_PIN L14 [get_ports USB_UART_RXD]
set_property PACKAGE_PIN V7 [get_ports USB_UART_TXD]
set_property PACKAGE_PIN U7 [get_ports DC_IN_OK_N]
set_property PACKAGE_PIN P14 [get_ports MB_RESET_IN]
set_property IOSTANDARD LVCMOS33 [get_ports AUX_A]
set_property IOSTANDARD LVCMOS33 [get_ports AUX_B]
set_property IOSTANDARD LVCMOS33 [get_ports CH1_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH2_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH2_DAT_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH3_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH4_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH5_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH6_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH7_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CH7_DAT_SCLK]
set_property IOSTANDARD LVCMOS33 [get_ports CH8_DAC_CS]
set_property IOSTANDARD LVCMOS33 [get_ports CS2515]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[1]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[2]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[3]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[4]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[5]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[6]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_DB[7]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_E[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_RS[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports {DISP_RW[0]}]
set_property IOSTANDARD LVCMOS33 [get_ports FPGA_LED_N]
set_property IOSTANDARD LVCMOS33 [get_ports INHIB_12V]
set_property IOSTANDARD LVCMOS33 [get_ports MB_RESET_IN]
set_property IOSTANDARD LVCMOS33 [get_ports OSC2515]
set_property IOSTANDARD LVCMOS33 [get_ports PWRHOLD]
set_property IOSTANDARD LVCMOS33 [get_ports REF_EN_N]
set_property IOSTANDARD LVCMOS33 [get_ports RST2515]
set_property IOSTANDARD LVCMOS33 [get_ports SCK2515]
set_property IOSTANDARD LVCMOS33 [get_ports SO2515]
set_property IOSTANDARD LVCMOS33 [get_ports SWITCH_1]
set_property IOSTANDARD LVCMOS33 [get_ports SWITCH_2]
set_property IOSTANDARD LVCMOS33 [get_ports SWITCH_3]
set_property IOSTANDARD LVCMOS33 [get_ports SWITCH_4]
set_property IOSTANDARD LVCMOS33 [get_ports SWITCH_5]
set_property IOSTANDARD LVCMOS33 [get_ports SWITCH_6]
set_property IOSTANDARD LVCMOS33 [get_ports USB_UART_RXD]
set_property IOSTANDARD LVCMOS33 [get_ports USB_UART_TXD]
set_property DRIVE 4 [get_ports AUX_A]
set_property DRIVE 4 [get_ports AUX_B]
set_property DRIVE 4 [get_ports CH1_DAC_CS]
set_property DRIVE 4 [get_ports CH2_DAC_CS]
set_property DRIVE 4 [get_ports CH2_DAT_SCLK]
set_property DRIVE 4 [get_ports CH3_DAC_CS]
set_property DRIVE 4 [get_ports CH4_DAC_CS]
set_property DRIVE 4 [get_ports CH5_DAC_CS]
set_property DRIVE 4 [get_ports CH6_DAC_CS]
set_property DRIVE 4 [get_ports CH7_DAC_CS]
set_property DRIVE 4 [get_ports CH7_DAT_SCLK]
set_property DRIVE 4 [get_ports CH8_DAC_CS]
set_property DRIVE 4 [get_ports CS2515]
set_property DRIVE 4 [get_ports {DISP_DB[0]}]
set_property DRIVE 4 [get_ports {DISP_DB[1]}]
set_property DRIVE 4 [get_ports {DISP_DB[2]}]
set_property DRIVE 4 [get_ports {DISP_DB[3]}]
set_property DRIVE 4 [get_ports {DISP_DB[4]}]
set_property DRIVE 4 [get_ports {DISP_DB[5]}]
set_property DRIVE 4 [get_ports {DISP_DB[6]}]
set_property DRIVE 4 [get_ports {DISP_DB[7]}]
set_property DRIVE 4 [get_ports {DISP_E[0]}]
set_property DRIVE 4 [get_ports {DISP_RS[0]}]
set_property DRIVE 4 [get_ports {DISP_RW[0]}]
set_property DRIVE 4 [get_ports FPGA_LED_N]
set_property DRIVE 4 [get_ports INHIB_12V]
set_property DRIVE 4 [get_ports OSC2515]
set_property DRIVE 4 [get_ports PWRHOLD]
set_property DRIVE 4 [get_ports REF_EN_N]
set_property DRIVE 4 [get_ports RST2515]
set_property DRIVE 4 [get_ports SCK2515]
set_property DRIVE 4 [get_ports SI2515]
set_property DRIVE 4 [get_ports USB_UART_RXD]
set_property SLEW SLOW [get_ports AUX_A]
set_property SLEW SLOW [get_ports AUX_B]
set_property SLEW SLOW [get_ports CH1_DAC_CS]
set_property SLEW SLOW [get_ports CH2_DAC_CS]
set_property SLEW SLOW [get_ports CH2_DAT_SCLK]
set_property SLEW SLOW [get_ports CH3_DAC_CS]
set_property SLEW SLOW [get_ports CH4_DAC_CS]
set_property SLEW SLOW [get_ports CH5_DAC_CS]
set_property SLEW SLOW [get_ports CH6_DAC_CS]
set_property SLEW SLOW [get_ports CH7_DAC_CS]
set_property SLEW SLOW [get_ports CH7_DAT_SCLK]
set_property SLEW SLOW [get_ports CH8_DAC_CS]
set_property SLEW SLOW [get_ports CS2515]
set_property SLEW SLOW [get_ports {DISP_DB[0]}]
set_property SLEW SLOW [get_ports {DISP_DB[1]}]
set_property SLEW SLOW [get_ports {DISP_DB[2]}]
set_property SLEW SLOW [get_ports {DISP_DB[3]}]
set_property SLEW SLOW [get_ports {DISP_DB[4]}]
set_property SLEW SLOW [get_ports {DISP_DB[5]}]
set_property SLEW SLOW [get_ports {DISP_DB[6]}]
set_property SLEW SLOW [get_ports {DISP_DB[7]}]
set_property SLEW SLOW [get_ports {DISP_E[0]}]
set_property SLEW SLOW [get_ports {DISP_RS[0]}]
set_property SLEW SLOW [get_ports {DISP_RW[0]}]
set_property SLEW SLOW [get_ports FPGA_LED_N]
set_property SLEW SLOW [get_ports INHIB_12V]
set_property SLEW SLOW [get_ports OSC2515]
set_property SLEW SLOW [get_ports PWRHOLD]
set_property SLEW SLOW [get_ports REF_EN_N]
set_property SLEW SLOW [get_ports RST2515]
set_property SLEW SLOW [get_ports SCK2515]
set_property SLEW SLOW [get_ports SI2515]
set_property SLEW SLOW [get_ports USB_UART_RXD]
set_property PACKAGE_PIN P16 [get_ports CH1_DAC_DAT]
set_property PACKAGE_PIN J14 [get_ports CH7_DAC_DAT]
set_property PACKAGE_PIN T15 [get_ports {DISP_RW[0]}]

set_property DONT_TOUCH true [get_cells {TopLevel_i/wave_generation/AD5443_Proc_1/U0/DAC_Counter[4]_i_1}]
