EESchema Schematic File Version 4
EELAYER 30 0
EELAYER END
$Descr A3 16535 11693
encoding utf-8
Sheet 1 16
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Sheet
S 14350 650  1150 8400
U 5DCED2F4
F0 "Connector" 50
F1 "Connector.sch" 50
F2 "RX+" B L 14350 1750 50 
F3 "TX+" B L 14350 1550 50 
F4 "RX-" B L 14350 1850 50 
F5 "TX-" B L 14350 1650 50 
F6 "EXT_TRIG" B L 14350 2900 50 
F7 "A" B L 14350 750 50 
F8 "B" B L 14350 850 50 
F9 "C" B L 14350 950 50 
F10 "E" B L 14350 1150 50 
F11 "F" B L 14350 1250 50 
$EndSheet
$Sheet
S 11550 1450 1550 1750
U 5DCED281
F0 "MCU1" 50
F1 "MCU_Main.sch" 50
F2 "RMII_TXD1" B R 13100 1550 50 
F3 "RMII_TXD0" B R 13100 1650 50 
F4 "RMII_TXEN" B R 13100 1750 50 
F5 "RMII_RXD0" B R 13100 1850 50 
F6 "RMII_RXD1" B R 13100 1950 50 
F7 "RMII_CRS_DV" B R 13100 2050 50 
F8 "RMII_MDIO" B R 13100 2150 50 
F9 "RMII_MDC" B R 13100 2250 50 
F10 "REF_CLK" B R 13100 2350 50 
F11 "NRST" B R 13100 2450 50 
F12 "TRIG_EN" O R 13100 2900 50 
F13 "TRIG_OUT" O R 13100 3000 50 
F14 "TRIG_IN" I R 13100 3100 50 
F15 "MCU1_STATUS_IN" I L 11550 1950 50 
F16 "MCU1_GPIO_OUT2" O L 11550 2050 50 
F17 "MCU1_GPIO_OUT1" O L 11550 2150 50 
F18 "MCU1_~MSS" O L 11550 1850 50 
F19 "MCU1_MISO" I L 11550 1750 50 
F20 "MCU1_MOSI" O L 11550 1650 50 
F21 "MCU1_MCLK" O L 11550 1550 50 
$EndSheet
$Sheet
S 13250 1450 950  1100
U 5DD0AEA4
F0 "Ethernet" 50
F1 "Ethernet.sch" 50
F2 "TX+" B R 14200 1550 50 
F3 "TX-" B R 14200 1650 50 
F4 "RX+" B R 14200 1750 50 
F5 "RX-" B R 14200 1850 50 
F6 "RMII_TXD1" B L 13250 1550 50 
F7 "RMII_TXD0" B L 13250 1650 50 
F8 "RMII_TXEN" B L 13250 1750 50 
F9 "RMII_RXD0" B L 13250 1850 50 
F10 "RMII_RXD1" B L 13250 1950 50 
F11 "RMII_CRS_DV" B L 13250 2050 50 
F12 "RMII_MDIO" B L 13250 2150 50 
F13 "RMII_MDC" B L 13250 2250 50 
F14 "NRST" B L 13250 2450 50 
F15 "REF_CLK" B L 13250 2350 50 
$EndSheet
$Sheet
S 11250 5350 1450 3700
U 5DD0B0B8
F0 "Power base" 50
F1 "Power_Base.sch" 50
$EndSheet
$Sheet
S 12850 5350 1400 3700
U 5DD0DBE6
F0 "Power float" 50
F1 "Power_Float.sch" 50
$EndSheet
$Sheet
S 6500 1450 1250 700 
U 5DF36C0B
F0 "DC source" 50
F1 "DC_Source.sch" 50
F2 "DC_FOURCE" O L 6500 1550 50 
F3 "DC_DAC_~CLR" I R 7750 1550 50 
F4 "DC_DAC_~LDAC" I R 7750 1650 50 
F5 "DC_DAC_SDO" O R 7750 1750 50 
F6 "DC_DAC_~SYNC" I R 7750 1850 50 
F7 "DC_DAC_SCLK" I R 7750 1950 50 
F8 "DC_DAC_SDIN" I R 7750 2050 50 
$EndSheet
Wire Wire Line
	13250 2450 13100 2450
Wire Wire Line
	13100 2350 13250 2350
Wire Wire Line
	13250 2250 13100 2250
Wire Wire Line
	13100 2150 13250 2150
Wire Wire Line
	13250 2050 13100 2050
Wire Wire Line
	13100 1950 13250 1950
Wire Wire Line
	13250 1850 13100 1850
Wire Wire Line
	13100 1750 13250 1750
Wire Wire Line
	13100 1650 13250 1650
Wire Wire Line
	13250 1550 13100 1550
$Sheet
S 13250 2800 950  400 
U 5DD52C08
F0 "Trigger" 50
F1 "Trigger.sch" 50
F2 "EXT_TRIG" B R 14200 2900 50 
F3 "TRIG_EN" I L 13250 2900 50 
F4 "TRIG_OUT" I L 13250 3000 50 
F5 "TRIG_IN" O L 13250 3100 50 
$EndSheet
Wire Wire Line
	13250 2900 13100 2900
Wire Wire Line
	13100 3000 13250 3000
Wire Wire Line
	13250 3100 13100 3100
Wire Wire Line
	14350 2900 14200 2900
Wire Wire Line
	14350 1850 14200 1850
Wire Wire Line
	14200 1750 14350 1750
Wire Wire Line
	14350 1650 14200 1650
Wire Wire Line
	14350 1550 14200 1550
Wire Wire Line
	6500 1550 3350 1550
Wire Wire Line
	11550 1550 11400 1550
Wire Wire Line
	11400 1650 11550 1650
Wire Wire Line
	11550 1750 11400 1750
Wire Wire Line
	11400 1850 11550 1850
Wire Wire Line
	11550 1950 11400 1950
Wire Wire Line
	11400 2050 11550 2050
Wire Wire Line
	11550 2150 11400 2150
Wire Wire Line
	3050 1250 14350 1250
Wire Wire Line
	14350 1150 3050 1150
Wire Wire Line
	3050 950  14350 950 
Wire Wire Line
	14350 850  3050 850 
Wire Wire Line
	3050 750  14350 750 
Connection ~ 3350 1550
Wire Wire Line
	3350 1550 3050 1550
Wire Wire Line
	3050 1650 3250 1650
Wire Wire Line
	9750 1550 9550 1550
Wire Wire Line
	9550 1650 9750 1650
Wire Wire Line
	9750 1750 9550 1750
Wire Wire Line
	9550 1850 9750 1850
Wire Wire Line
	9750 1950 9550 1950
Wire Wire Line
	9550 2050 9750 2050
Wire Wire Line
	9750 2150 9550 2150
$Sheet
S 6500 2400 1250 1200
U 5DF36C38
F0 "ADC" 50
F1 "ADC.sch" 50
F2 "ADC_SDOA" O R 7750 2500 50 
F3 "ADC_RD" I R 7750 2600 50 
F4 "ADC_SDI" I R 7750 2700 50 
F5 "ADC_BUSY" O R 7750 2800 50 
F6 "ADC_CLOCK" I R 7750 2900 50 
F7 "ADC_~CS" I R 7750 3000 50 
F8 "DC_FOURCE" I L 6500 3400 50 
F9 "AC_FOURCE" I L 6500 3500 50 
F10 "ADC_MUX_DIN" I R 7750 3200 50 
F11 "ADC_MUX_~SYNC" I R 7750 3300 50 
F12 "ADC_MUX_SCLK" I R 7750 3400 50 
F13 "ADC_MUX_SDO" O R 7750 3500 50 
F14 "ADC_CONVST" I R 7750 3100 50 
F15 "PMU_MEASV_GAIN" I L 6500 2500 50 
F16 "PMU_MEASI_GAIN" I L 6500 2600 50 
F17 "PMU_MEAS_GAIN" I L 6500 2700 50 
$EndSheet
$Sheet
S 9750 1450 1650 800 
U 5DD672F1
F0 "Isolation" 50
F1 "Isolation.sch" 50
F2 "MCU1_GPIO_OUT1" I R 11400 2150 50 
F3 "MCU1_~MSS" I R 11400 1850 50 
F4 "MCU1_MISO" O R 11400 1750 50 
F5 "MCU1_MOSI" I R 11400 1650 50 
F6 "MCU1_MCLK" I R 11400 1550 50 
F7 "MCU1_STATUS_IN" O R 11400 1950 50 
F8 "MCU1_GPIO_OUT2" I R 11400 2050 50 
F9 "MCU2_~SSS" O L 9750 1850 50 
F10 "MCU2_MISO" I L 9750 1750 50 
F11 "MCU2_MOSI" O L 9750 1650 50 
F12 "MCU2_SCLK" O L 9750 1550 50 
F13 "MCU2_GPIO_OUT1" O L 9750 2050 50 
F14 "MCU2_STATUS_IN" I L 9750 1950 50 
F15 "MCU2_GPIO_OUT2" O L 9750 2150 50 
$EndSheet
Wire Wire Line
	7750 5250 7900 5250
Wire Wire Line
	7750 5150 7900 5150
Wire Wire Line
	7750 5050 7900 5050
Wire Wire Line
	7750 4950 7900 4950
$Sheet
S 6500 4850 1250 2800
U 5E29C232
F0 "MCU3" 50
F1 "MCU_Third.sch" 50
F2 "DDS_FGEN_~FSYNC" O L 6500 6150 50 
F3 "DDS_FGEN_SDATA" O L 6500 6250 50 
F4 "DDS_FGEN_SCLK" O L 6500 6350 50 
F5 "DDS_MDAC_~SYNC" O L 6500 5750 50 
F6 "DDS_MDAC_SCLK" O L 6500 5850 50 
F7 "DDS_MDAC_DIN" O L 6500 5950 50 
F8 "DDS_MEAS_CLK" O L 6500 6850 50 
F9 "DDS_MEAS_CONV" O L 6500 6950 50 
F10 "DDS_MEAS_DATA" O L 6500 7050 50 
F11 "DDS_DAC_~SYNC" O L 6500 4950 50 
F12 "DDS_DAC_SCLK" O L 6500 5050 50 
F13 "DDS_DAC_SDIN" O L 6500 5150 50 
F14 "MCU3_SCLK" I R 7750 4950 50 
F15 "MCU3_MISO" O R 7750 5050 50 
F16 "MCU3_MOSI" I R 7750 5150 50 
F17 "MCU3_NSS" I R 7750 5250 50 
F18 "DDS_DAC_~RESET" O L 6500 5450 50 
F19 "DDS_DAC_~LDAC" O L 6500 5350 50 
F20 "DDS_DAC_RSTSEL" O L 6500 5250 50 
F21 "DDS_MEAS_A0" O L 6500 7150 50 
F22 "DDS_MEAS_A1" O L 6500 7250 50 
F23 "DDS_MEAS_A2" O L 6500 7350 50 
F24 "DDS_DAC_SDO" I L 6500 5550 50 
F25 "DDS_FGEN_PSEL0" O L 6500 6450 50 
F26 "DDS_FGEN_PSEL1" O L 6500 6550 50 
F27 "DDS_FGEN_FSELECT" O L 6500 6650 50 
F28 "AC_RELAY" O L 6500 7550 50 
$EndSheet
Wire Wire Line
	4950 6650 6500 6650
Wire Wire Line
	6500 5550 4950 5550
Wire Wire Line
	4950 7350 6500 7350
Wire Wire Line
	6500 7250 4950 7250
Wire Wire Line
	4950 7150 6500 7150
Wire Wire Line
	6500 7050 4950 7050
Wire Wire Line
	4950 6950 6500 6950
Wire Wire Line
	6500 6850 4950 6850
Wire Wire Line
	6500 6350 4950 6350
Wire Wire Line
	6500 6550 4950 6550
Wire Wire Line
	4950 6450 6500 6450
Wire Wire Line
	6500 6250 4950 6250
Wire Wire Line
	4950 6150 6500 6150
Wire Wire Line
	6500 5250 4950 5250
Wire Wire Line
	4950 5350 6500 5350
Wire Wire Line
	6500 5450 4950 5450
Wire Wire Line
	4950 5950 6500 5950
Wire Wire Line
	6500 5850 4950 5850
Wire Wire Line
	4950 5750 6500 5750
Wire Wire Line
	6500 5150 4950 5150
Wire Wire Line
	4950 5050 6500 5050
Wire Wire Line
	6500 4950 4950 4950
Wire Wire Line
	3750 4950 3250 4950
$Sheet
S 3750 4850 1200 2800
U 5DF36C25
F0 "AC source" 50
F1 "AC_Source.sch" 50
F2 "AC_FOURCE" O L 3750 4950 50 
F3 "DDS_DAC_~SYNC" I R 4950 4950 50 
F4 "DDS_DAC_SCLK" I R 4950 5050 50 
F5 "DDS_DAC_SDIN" I R 4950 5150 50 
F6 "DDS_MDAC_~SYNC" I R 4950 5750 50 
F7 "DDS_MDAC_SCLK" I R 4950 5850 50 
F8 "DDS_MDAC_DIN" I R 4950 5950 50 
F9 "DDS_DAC_~RESET" I R 4950 5450 50 
F10 "DDS_DAC_~LDAC" I R 4950 5350 50 
F11 "DDS_DAC_RSTSEL" I R 4950 5250 50 
F12 "DDS_FGEN_~FSYNC" I R 4950 6150 50 
F13 "DDS_FGEN_SDATA" I R 4950 6250 50 
F14 "DDS_FGEN_PSEL0" I R 4950 6450 50 
F15 "DDS_FGEN_PSEL1" I R 4950 6550 50 
F16 "DDS_FGEN_SCLK" I R 4950 6350 50 
F17 "DDS_MEAS_CLK" I R 4950 6850 50 
F18 "DDS_MEAS_CONV" I R 4950 6950 50 
F19 "DDS_MEAS_DATA" I R 4950 7050 50 
F20 "DDS_MEAS_A0" I R 4950 7150 50 
F21 "DDS_MEAS_A1" I R 4950 7250 50 
F22 "DDS_MEAS_A2" I R 4950 7350 50 
F23 "DDS_DAC_SDO" O R 4950 5550 50 
F24 "DDS_FGEN_FSELECT" I R 4950 6650 50 
F25 "AC_RELAY" I R 4950 7550 50 
$EndSheet
Wire Wire Line
	7900 8700 3050 8700
Wire Wire Line
	3050 8800 7900 8800
Wire Wire Line
	3050 8900 7900 8900
Wire Wire Line
	3050 9000 7900 9000
Wire Wire Line
	3050 9100 7900 9100
Wire Wire Line
	3050 9200 7900 9200
Wire Wire Line
	3050 9300 7900 9300
Wire Wire Line
	3050 9400 7900 9400
Wire Wire Line
	3050 9500 7900 9500
Wire Wire Line
	7900 9600 3050 9600
Wire Wire Line
	3050 9700 7900 9700
Wire Wire Line
	7900 9800 3050 9800
Wire Wire Line
	3050 9900 7900 9900
Wire Wire Line
	7900 10000 3050 10000
Wire Wire Line
	3050 10100 7900 10100
Wire Wire Line
	3050 10200 7900 10200
Wire Wire Line
	3050 10300 7900 10300
Wire Wire Line
	7900 10400 3050 10400
Wire Wire Line
	3050 10500 7900 10500
Wire Wire Line
	7900 10600 3050 10600
Wire Wire Line
	3050 10700 7900 10700
Wire Wire Line
	7900 10800 3050 10800
Wire Wire Line
	3050 10900 7900 10900
$Sheet
S 1650 600  1400 10400
U 5DF36410
F0 "PMU" 50
F1 "PMU.sch" 50
F2 "PMU_STANDBY" I R 3050 10900 50 
F3 "PMU_~STB" I R 3050 10800 50 
F4 "PMU_CPCK" I R 3050 10700 50 
F5 "PMU_~MOE" I R 3050 10600 50 
F6 "PMU_~CS" I R 3050 10500 50 
F7 "PMU_AM0" I R 3050 10400 50 
F8 "PMU_AM1" I R 3050 10300 50 
F9 "PMU_AM2" I R 3050 10200 50 
F10 "PMU_MSEL" I R 3050 10100 50 
F11 "PMU_AC0" I R 3050 10000 50 
F12 "PMU_AC1" I R 3050 9900 50 
F13 "PMU_CPOH" O R 3050 9800 50 
F14 "PMU_CPOL" O R 3050 9700 50 
F15 "PMU_CLHDETECT" O R 3050 9600 50 
F16 "PMU_CLLDETECT" O R 3050 9500 50 
F17 "A" B R 3050 750 50 
F18 "F" B R 3050 1250 50 
F19 "B" B R 3050 850 50 
F20 "E" B R 3050 1150 50 
F21 "C" B R 3050 950 50 
F22 "R_MEASIL" I R 3050 9400 50 
F23 "R_MEASHV" I R 3050 9300 50 
F24 "R_MEASVL" I R 3050 9200 50 
F25 "R_GUARDIN" I R 3050 9100 50 
F26 "R_GUARD" I R 3050 9000 50 
F27 "R_GND" I R 3050 8900 50 
F28 "PMU_MEASVOUT" O R 3050 1800 50 
F29 "PMU_MEASIOUT" O R 3050 1900 50 
F30 "DC_FOURCE" I R 3050 1550 50 
F31 "AC_FOURCE" I R 3050 1650 50 
F32 "FOURCE_SELECT" I R 3050 8800 50 
F33 "PMU_CPSEL" I R 3050 8700 50 
F34 "PMU_MEASOUT" O R 3050 2000 50 
F35 "PMU_CPH" I R 3050 4200 50 
F36 "PMU_CLH" I R 3050 4300 50 
$EndSheet
Wire Wire Line
	6500 4200 3050 4200
Wire Wire Line
	3050 4300 6500 4300
Wire Wire Line
	6500 7550 4950 7550
$Sheet
S 3750 1700 1450 1600
U 5DED09C5
F0 "PGA" 50
F1 "PGA.sch" 50
F2 "PMU_MEASV_GAIN" O R 5200 1800 50 
F3 "PMU_MEASI_GAIN" O R 5200 1900 50 
F4 "PMU_MEASVOUT" I L 3750 1800 50 
F5 "PMU_MEASIOUT" I L 3750 1900 50 
F6 "G1A0_CTR" I R 5200 2700 50 
F7 "G1A1_CTR" I R 5200 2800 50 
F8 "G2A0_CTR" I R 5200 2900 50 
F9 "G2A1_CTR" I R 5200 3000 50 
F10 "PMU_MEAS_GAIN" O R 5200 2000 50 
F11 "PMU_MEASOUT" I L 3750 2000 50 
F12 "G3A0_CTR" I R 5200 3100 50 
F13 "G3A1_CTR" I R 5200 3200 50 
F14 "OFFSET1" I R 5200 2200 50 
F15 "OFFSET2" I R 5200 2300 50 
$EndSheet
$Sheet
S 6500 3800 1250 800 
U 5DF36C70
F0 "DAC" 50
F1 "DAC.sch" 50
F2 "PMU_CPH" O L 6500 4200 50 
F3 "PMU_CLH" O L 6500 4300 50 
F4 "OFFSET1" O L 6500 3900 50 
F5 "OFFSET2" O L 6500 4000 50 
F6 "DAC_~SYNC" I R 7750 3900 50 
F7 "DAC_SCLK" I R 7750 4000 50 
F8 "DAC_DIN" I R 7750 4100 50 
$EndSheet
Wire Wire Line
	7750 3900 7900 3900
Wire Wire Line
	7750 4000 7900 4000
Wire Wire Line
	7900 4100 7750 4100
Wire Wire Line
	7750 1550 7900 1550
Wire Wire Line
	7900 1650 7750 1650
Wire Wire Line
	7750 1750 7900 1750
Wire Wire Line
	7900 1850 7750 1850
Wire Wire Line
	7750 1950 7900 1950
Wire Wire Line
	7900 2050 7750 2050
$Sheet
S 7900 1450 1650 9550
U 5DF35BC8
F0 "MCU2" 50
F1 "MCU_Second.sch" 50
F2 "DC_DAC_~CLR" O L 7900 1550 50 
F3 "DC_DAC_~LDAC" O L 7900 1650 50 
F4 "DC_DAC_SDO" I L 7900 1750 50 
F5 "DC_DAC_~SYNC" O L 7900 1850 50 
F6 "DC_DAC_SCLK" O L 7900 1950 50 
F7 "DC_DAC_SDIN" O L 7900 2050 50 
F8 "ADC_SDOA" I L 7900 2500 50 
F9 "ADC_RD" O L 7900 2600 50 
F10 "ADC_SDI" O L 7900 2700 50 
F11 "ADC_BUSY" I L 7900 2800 50 
F12 "ADC_CLOCK" O L 7900 2900 50 
F13 "ADC_~CS" O L 7900 3000 50 
F14 "ADC_MUX_DIN" O L 7900 3200 50 
F15 "ADC_MUX_~SYNC" O L 7900 3300 50 
F16 "ADC_MUX_SCLK" O L 7900 3400 50 
F17 "ADC_MUX_SDO" I L 7900 3500 50 
F18 "PMU_STANDBY" O L 7900 10900 50 
F19 "PMU_~STB" O L 7900 10800 50 
F20 "PMU_CPCK" O L 7900 10700 50 
F21 "PMU_~MOE" O L 7900 10600 50 
F22 "PMU_~CS" O L 7900 10500 50 
F23 "PMU_AM0" O L 7900 10400 50 
F24 "PMU_AM1" O L 7900 10300 50 
F25 "PMU_AM2" O L 7900 10200 50 
F26 "PMU_CPSEL" O L 7900 8700 50 
F27 "PMU_MSEL" O L 7900 10100 50 
F28 "PMU_AC0" O L 7900 10000 50 
F29 "PMU_AC1" O L 7900 9900 50 
F30 "PMU_CPOH" I L 7900 9800 50 
F31 "PMU_CPOL" I L 7900 9700 50 
F32 "PMU_CLHDETECT" I L 7900 9600 50 
F33 "PMU_CLLDETECT" I L 7900 9500 50 
F34 "R_MEASIL" O L 7900 9400 50 
F35 "R_MEASVL" O L 7900 9200 50 
F36 "R_GUARD" O L 7900 9000 50 
F37 "R_MEASHV" O L 7900 9300 50 
F38 "R_GUARDIN" O L 7900 9100 50 
F39 "R_GND" O L 7900 8900 50 
F40 "FOURCE_SELECT" O L 7900 8800 50 
F41 "MCU2_~SSS" I R 9550 1850 50 
F42 "MCU2_MISO" O R 9550 1750 50 
F43 "MCU2_MOSI" I R 9550 1650 50 
F44 "MCU2_SCLK" I R 9550 1550 50 
F45 "MCU2_GPIO_OUT1" I R 9550 2050 50 
F46 "MCU2_STATUS_IN" O R 9550 1950 50 
F47 "MCU2_GPIO_OUT2" I R 9550 2150 50 
F48 "DAC_SCLK" O L 7900 4000 50 
F49 "DAC_~SYNC" O L 7900 3900 50 
F50 "MCU3_NSS" O L 7900 5250 50 
F51 "MCU3_SCLK" O L 7900 4950 50 
F52 "MCU3_MISO" I L 7900 5050 50 
F53 "MCU3_MOSI" O L 7900 5150 50 
F54 "ADC_CONVST" O L 7900 3100 50 
F55 "DAC_DIN" O L 7900 4100 50 
F56 "G1A0_CTR" O L 7900 8000 50 
F57 "G1A1_CTR" O L 7900 8100 50 
F58 "G3A0_CTR" O L 7900 8400 50 
F59 "G3A1_CTR" O L 7900 8500 50 
F60 "G2A0_CTR" O L 7900 8200 50 
F61 "G2A1_CTR" O L 7900 8300 50 
$EndSheet
Wire Wire Line
	3250 1650 3250 3500
Wire Wire Line
	6500 3500 3250 3500
Connection ~ 3250 3500
Wire Wire Line
	3250 3500 3250 4950
Wire Wire Line
	6500 3400 3350 3400
Wire Wire Line
	3350 1550 3350 3400
Wire Wire Line
	7900 2500 7750 2500
Wire Wire Line
	7750 2600 7900 2600
Wire Wire Line
	7900 2700 7750 2700
Wire Wire Line
	7750 2800 7900 2800
Wire Wire Line
	7900 2900 7750 2900
Wire Wire Line
	7750 3000 7900 3000
Wire Wire Line
	7900 3100 7750 3100
Wire Wire Line
	7750 3200 7900 3200
Wire Wire Line
	7900 3300 7750 3300
Wire Wire Line
	7750 3400 7900 3400
Wire Wire Line
	7900 3500 7750 3500
Wire Wire Line
	5200 1800 6400 1800
Wire Wire Line
	6400 1800 6400 2500
Wire Wire Line
	6400 2500 6500 2500
Wire Wire Line
	5200 1900 6300 1900
Wire Wire Line
	6300 1900 6300 2600
Wire Wire Line
	6300 2600 6500 2600
Wire Wire Line
	5200 2000 6200 2000
Wire Wire Line
	6200 2000 6200 2700
Wire Wire Line
	6200 2700 6500 2700
Wire Wire Line
	3050 1800 3750 1800
Wire Wire Line
	3050 1900 3750 1900
Wire Wire Line
	3750 2000 3050 2000
Wire Wire Line
	7900 8000 5800 8000
Wire Wire Line
	5800 8000 5800 2700
Wire Wire Line
	5800 2700 5200 2700
Wire Wire Line
	7900 8100 5700 8100
Wire Wire Line
	5700 8100 5700 2800
Wire Wire Line
	5700 2800 5200 2800
Wire Wire Line
	7900 8200 5600 8200
Wire Wire Line
	5600 8200 5600 2900
Wire Wire Line
	5600 2900 5200 2900
Wire Wire Line
	7900 8300 5500 8300
Wire Wire Line
	5500 8300 5500 3000
Wire Wire Line
	5500 3000 5200 3000
Wire Wire Line
	7900 8400 5400 8400
Wire Wire Line
	5400 8400 5400 3100
Wire Wire Line
	5400 3100 5200 3100
Wire Wire Line
	7900 8500 5300 8500
Wire Wire Line
	5300 8500 5300 3200
Wire Wire Line
	5300 3200 5200 3200
Wire Wire Line
	6500 3900 6100 3900
Wire Wire Line
	6100 3900 6100 2200
Wire Wire Line
	6100 2200 5200 2200
Wire Wire Line
	6500 4000 6000 4000
Wire Wire Line
	6000 4000 6000 2300
Wire Wire Line
	6000 2300 5200 2300
$EndSCHEMATC
