## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Sun Oct 21 04:32:51 PM EDT 2018
##
vlib work
vlog +acc  "fir31.v"
vlog +acc  "fir31_test.v"
vlog +acc  "/afs/csail.mit.edu/proj/redsocs/Xilinx10.1/ISE/verilog/src/glbl.v"
vsim -t 1ps   -L xilinxcorelib_ver -L unisims_ver -L unimacro_ver -lib work fir31_test glbl
do {fir31_test_wave.fdo}
view wave
view structure
view signals
run 1000ns
do {fir31_test.udo}
