// Seed: 3073906297
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  input wire id_1;
  assign {1} = 1;
endmodule
module module_1 ();
  wire id_1;
  wire id_3;
  module_0(
      id_3, id_1
  );
endmodule
module module_0 (
    input wor id_0,
    input uwire id_1,
    output tri1 sample,
    input tri1 id_3,
    output supply1 id_4,
    input wire id_5,
    input wire id_6,
    input tri1 id_7,
    input tri1 id_8,
    output supply1 id_9,
    input wor module_2,
    input wor id_11,
    input supply0 id_12,
    output tri id_13,
    output tri0 id_14,
    input tri0 id_15,
    output tri0 id_16,
    output wire id_17,
    output wor id_18,
    input wire id_19,
    output uwire id_20,
    input tri0 id_21
);
endmodule
module module_3 (
    input wor id_0,
    input uwire id_1
    , id_7,
    input supply1 id_2,
    output wor id_3,
    inout wor id_4,
    output wire id_5
);
  always @(posedge 1) begin
    id_7 <= id_4 == id_2;
    #(1 == 1);
    if ({id_4{1}} || 1) begin
      cover (1 ** id_2);
    end
  end
  module_2(
      id_0,
      id_1,
      id_5,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_2,
      id_5,
      id_0,
      id_2,
      id_4,
      id_4,
      id_3,
      id_1,
      id_3,
      id_3,
      id_3,
      id_0,
      id_3,
      id_0
  );
endmodule
