# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v failed with 2 errors.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v failed with 1 errors.
# Compile of ForwardUnit.v failed with 1 errors.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 5 failed with 9 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v failed with 3 errors.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v failed with 1 errors.
# Compile of ForwardUnit.v failed with 1 errors.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 5 failed with 10 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v failed with 2 errors.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v failed with 1 errors.
# Compile of ForwardUnit.v failed with 1 errors.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 5 failed with 9 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v failed with 1 errors.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v failed with 1 errors.
# Compile of ForwardUnit.v failed with 1 errors.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 5 failed with 8 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v failed with 1 errors.
# Compile of ForwardUnit.v failed with 1 errors.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 4 failed with 7 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v failed with 1 errors.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 3 failed with 6 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v failed with 2 errors.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 2 failed with 5 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 3 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 1 failed with 3 errors.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 1 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v failed with 1 errors.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 1 failed with 1 error.
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:26:44 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
# ** Error (suppressible): (vsim-3389) Port 'forwardA' not found in the connected module (4th connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/alu_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 165
# ** Error (suppressible): (vsim-3389) Port 'forwardB' not found in the connected module (5th connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/alu_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 165
# ** Error (suppressible): (vsim-3389) Port 'SRC1_EX_MEM' not found in the connected module (12th connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/alu_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 165
# ** Error (suppressible): (vsim-3389) Port 'SRC2_EX_MEM' not found in the connected module (13th connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/alu_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 165
# ** Error (suppressible): (vsim-3389) Port 'SRC1_MEM_WB' not found in the connected module (14th connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/alu_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 165
# ** Error (suppressible): (vsim-3389) Port 'SRC2_MEM_WB' not found in the connected module (15th connection).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/alu_unit File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 165
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'updatedAddr'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'nextPc'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# Error loading design
# End time: 19:26:45 on Jan 28,2022, Elapsed time: 0:00:01
# Errors: 6, Warnings: 18
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:34:29 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'updatedAddr'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'nextPc'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (32) for port 'updatedAddr'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(8).
#    Time: 0 ps  Iteration: 0  Instance: /TB_RISCV/riscv_top1/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'nextPc'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /TB_RISCV/riscv_top1/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
add wave -position insertpoint sim:/RISCV_TOP/*
add wave -position insertpoint sim:/RISCV_TOP/control_unit/*
add wave -position insertpoint sim:/RISCV_TOP/btb/*
add wave -position insertpoint sim:/RISCV_TOP/forward_unit/*
run -all
# Break key hit
# Break in Module BTB at C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v line 31
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:39:25 on Jan 28,2022, Elapsed time: 0:04:56
# Errors: 0, Warnings: 7
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:39:25 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'nextPc'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /RISCV_TOP/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# ** Warning: (vsim-3015) [PCDPC] - Port size (12) does not match connection size (1) for port 'nextPc'. The port definition is at: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v(9).
#    Time: 0 ps  Iteration: 0  Instance: /TB_RISCV/riscv_top1/btb File: C:/Users/W24937/Desktop/modelsim_project/Lab5/template/RISCV_TOP.v Line: 228
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:40:36 on Jan 28,2022, Elapsed time: 0:01:11
# Errors: 0, Warnings: 4
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:40:36 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
run -all
# A time value could not be extracted from the current line
# A time value could not be extracted from the current line
# Break key hit
# Break in Module BTB at C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v line 31
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:44:31 on Jan 28,2022, Elapsed time: 0:03:55
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:44:31 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
run -all
# Break key hit
# Break in Module BTB at C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v line 31
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:48:19 on Jan 28,2022, Elapsed time: 0:03:48
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:48:19 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# Break key hit
# Break in Module BTB at C:/Users/W24937/Desktop/modelsim_project/Lab5/template/BTB.v line 31
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:50:27 on Jan 28,2022, Elapsed time: 0:02:08
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:50:27 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# Test #    1 has been failed!
# output_port = 0xx (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 115 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:51:10 on Jan 28,2022, Elapsed time: 0:00:43
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:51:10 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# Test #    1 has been failed!
# output_port = 0xx (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 115 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
# WARNING: No extended dataflow license exists
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Error: invalid command name "::.main_pane.dataflow.interior.cs.body.pw.df.c"
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:54:43 on Jan 28,2022, Elapsed time: 0:03:33
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:54:43 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
run -all
# Test #    1 has been failed!
# output_port = 0xx (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 115 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:55:00 on Jan 28,2022, Elapsed time: 0:00:17
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:55:00 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# Test #    1 has been failed!
# output_port = 0xx (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 115 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 19:56:59 on Jan 28,2022, Elapsed time: 0:01:59
# Errors: 0, Warnings: 1
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 19:56:59 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# Test #    1 has been failed!
# output_port = 0xx (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 115 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:01:57 on Jan 28,2022, Elapsed time: 0:04:58
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:01:57 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(117)
#    Time: 1 ms  Iteration: 0  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 117
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:07:41 on Jan 28,2022, Elapsed time: 0:05:44
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:07:41 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# Test #    1 has been passed
# Test #    2 has been passed
# Test #    3 has been passed
# Test #    4 has been passed
# Test #    5 has been passed
# Test #    6 has been failed!
# output_port = 0x0 (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
# Compile of AluUnit.v was successful.
# Compile of BranchComp.v was successful.
# Compile of BTB.v was successful with warnings.
# Compile of ControlUnit.v was successful.
# Compile of DetectionUnit.v was successful.
# Compile of ForwardUnit.v was successful.
# Compile of ImmGen.v was successful.
# Compile of Mem_Model.v was successful.
# Compile of REG_FILE.v was successful.
# Compile of RISCV_CLKRST.v was successful.
# Compile of RISCV_TOP.v was successful.
# Compile of TB_RISCV_inst.v was successful.
# 12 compiles, 0 failed with no errors.
vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV
# End time: 20:39:41 on Jan 28,2022, Elapsed time: 0:32:00
# Errors: 0, Warnings: 2
# vsim -gui work.AluUnit work.BranchComp work.BTB work.ControlUnit work.DetectionUnit work.ForwardUnit work.ImmGen work.REG_FILE work.RISCV_CLKRST work.RISCV_TOP work.SP_SRAM work.TB_RISCV 
# Start time: 20:39:41 on Jan 28,2022
# Loading work.AluUnit
# Loading work.BranchComp
# Loading work.BTB
# Loading work.ControlUnit
# Loading work.DetectionUnit
# Loading work.ForwardUnit
# Loading work.ImmGen
# Loading work.REG_FILE
# Loading work.RISCV_CLKRST
# Loading work.RISCV_TOP
# Loading work.SP_SRAM
# Loading work.TB_RISCV
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/alu_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/control_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/detection_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/forward_unit/*
add wave -position insertpoint sim:/TB_RISCV/riscv_top1/btb/*
run -all
# Test #    1 has been passed
# Test #    2 has been passed
# Test #    3 has been passed
# Test #    4 has been passed
# Test #    5 has been passed
# Test #    6 has been failed!
# output_port = 0x0 (Ans : 0x5)
# ** Note: $finish    : C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v(165)
#    Time: 235 ns  Iteration: 1  Instance: /TB_RISCV
# 1
# Break in Module TB_RISCV at C:/Users/W24937/Desktop/modelsim_project/Lab5/testbench/TB_RISCV_inst.v line 165
