// Seed: 1206910632
module module_0 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  tri1 id_4;
  always @(1 or posedge id_4) begin
    #1;
    if (id_3[~1+(1)]) if (id_1) disable id_5;
    id_4 = id_5;
  end
  assign id_2 = id_1;
  wire id_6;
  assign id_3[1] = id_4;
  module_0(
      id_4, id_4
  ); id_7(
      .id_0(id_2), .id_1(1)
  );
endmodule
