Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date             : Tue May  8 14:57:31 2018
| Host             : pc833s.cs.york.ac.uk running 64-bit Ubuntu 16.04.4 LTS
| Command          : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
| Design           : design_1_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------+
| Total On-Chip Power (W)  | 1.932  |
| Dynamic (W)              | 1.794  |
| Device Static (W)        | 0.138  |
| Effective TJA (C/W)      | 11.5   |
| Max Ambient (C)          | 62.7   |
| Junction Temperature (C) | 47.3   |
| Confidence Level         | Medium |
| Setting File             | ---    |
| Simulation Activity File | ---    |
| Design Nets Matched      | NA     |
+--------------------------+--------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.032 |        6 |       --- |             --- |
| Slice Logic              |     0.033 |    21326 |       --- |             --- |
|   LUT as Logic           |     0.027 |     6907 |     17600 |           39.24 |
|   CARRY4                 |     0.003 |      635 |      4400 |           14.43 |
|   Register               |     0.003 |    10638 |     35200 |           30.22 |
|   LUT as Shift Register  |    <0.001 |      359 |      6000 |            5.98 |
|   F7/F8 Muxes            |    <0.001 |      140 |     17600 |            0.80 |
|   LUT as Distributed RAM |    <0.001 |       20 |      6000 |            0.33 |
|   Others                 |     0.000 |     1214 |       --- |             --- |
| Signals                  |     0.043 |    15986 |       --- |             --- |
| Block RAM                |     0.005 |      6.5 |        60 |           10.83 |
| MMCM                     |     0.107 |        1 |         2 |           50.00 |
| DSPs                     |     0.008 |       10 |        80 |           12.50 |
| I/O                      |     0.001 |       18 |       100 |           18.00 |
| PS7                      |     1.565 |        1 |       --- |             --- |
| Static Power             |     0.138 |          |           |                 |
| Total                    |     1.932 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.130 |       0.122 |      0.008 |
| Vccaux    |       1.800 |     0.071 |       0.059 |      0.012 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.001 |       0.000 |      0.001 |
| Vcco15    |       1.500 |     0.001 |       0.000 |      0.001 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.001 |       0.000 |      0.001 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.745 |       0.712 |      0.033 |
| Vccpaux   |       1.800 |     0.085 |       0.074 |      0.010 |
| Vccpll    |       1.800 |     0.017 |       0.014 |      0.003 |
| Vcco_ddr  |       1.500 |     0.458 |       0.456 |      0.002 |
| Vcco_mio0 |       3.300 |     0.003 |       0.002 |      0.001 |
| Vcco_mio1 |       1.800 |     0.004 |       0.003 |      0.001 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+------------------------+---------------------------------------------------------------+-----------------+
| Clock                  | Domain                                                        | Constraint (ns) |
+------------------------+---------------------------------------------------------------+-----------------+
| I                      | design_1_i/vga/axi_dynclk_0/U0/Inst_mmcme2_drp/I              |             2.0 |
| axi_dynclk_0_PXL_CLK_O | design_1_i/vga/axi_dynclk_0/U0/PXL_CLK_O                      |            10.0 |
| clk_fpga_0             | design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]   |            10.0 |
| mmcm_fbclk_out         | design_1_i/vga/axi_dynclk_0/U0/Inst_mmcme2_drp/mmcm_fbclk_out |            10.0 |
+------------------------+---------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+--------------------------------------------------------------------------------------------+-----------+
| Name                                                                                       | Power (W) |
+--------------------------------------------------------------------------------------------+-----------+
| design_1_wrapper                                                                           |     1.794 |
|   design_1_i                                                                               |     1.792 |
|     axi_mem_intercon                                                                       |     0.004 |
|       s00_couplers                                                                         |     0.004 |
|         auto_pc                                                                            |     0.001 |
|           inst                                                                             |     0.001 |
|             gen_axi4_axi3.axi3_conv_inst                                                   |     0.001 |
|               USE_READ.USE_SPLIT_R.read_addr_inst                                          |    <0.001 |
|                 USE_R_CHANNEL.cmd_queue                                                    |    <0.001 |
|                   inst                                                                     |    <0.001 |
|                     fifo_gen_inst                                                          |    <0.001 |
|                       inst_fifo_gen                                                        |    <0.001 |
|                         gconvfifo.rf                                                       |    <0.001 |
|                           grf.rf                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                               gr1.gr1_int.rfwft                                            |    <0.001 |
|                               grss.rsts                                                    |    <0.001 |
|                               rpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                               gwss.wsts                                                    |    <0.001 |
|                               wpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                          |    <0.001 |
|                               gdm.dm_gen.dm                                                |    <0.001 |
|                                 RAM_reg_0_31_0_0                                           |    <0.001 |
|                             rstblk                                                         |    <0.001 |
|               USE_READ.USE_SPLIT_R.read_data_inst                                          |    <0.001 |
|               USE_WRITE.USE_SPLIT_W.write_resp_inst                                        |    <0.001 |
|               USE_WRITE.write_addr_inst                                                    |    <0.001 |
|                 USE_BURSTS.cmd_queue                                                       |    <0.001 |
|                   inst                                                                     |    <0.001 |
|                     fifo_gen_inst                                                          |    <0.001 |
|                       inst_fifo_gen                                                        |    <0.001 |
|                         gconvfifo.rf                                                       |    <0.001 |
|                           grf.rf                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                               gr1.gr1_int.rfwft                                            |    <0.001 |
|                               grss.rsts                                                    |    <0.001 |
|                               rpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                               gwss.wsts                                                    |    <0.001 |
|                               wpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                          |    <0.001 |
|                               gdm.dm_gen.dm                                                |    <0.001 |
|                                 RAM_reg_0_31_0_4                                           |    <0.001 |
|                             rstblk                                                         |    <0.001 |
|                 USE_B_CHANNEL.cmd_b_queue                                                  |    <0.001 |
|                   inst                                                                     |    <0.001 |
|                     fifo_gen_inst                                                          |    <0.001 |
|                       inst_fifo_gen                                                        |    <0.001 |
|                         gconvfifo.rf                                                       |    <0.001 |
|                           grf.rf                                                           |    <0.001 |
|                             gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                               gr1.gr1_int.rfwft                                            |    <0.001 |
|                               grss.rsts                                                    |    <0.001 |
|                               rpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                               gwss.wsts                                                    |    <0.001 |
|                               wpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                          |    <0.001 |
|                               gdm.dm_gen.dm                                                |    <0.001 |
|                                 RAM_reg_0_31_0_4                                           |    <0.001 |
|                             rstblk                                                         |    <0.001 |
|               USE_WRITE.write_data_inst                                                    |    <0.001 |
|         auto_us                                                                            |     0.003 |
|           inst                                                                             |     0.003 |
|             gen_upsizer.gen_full_upsizer.axi_upsizer_inst                                  |     0.003 |
|               USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst                       |    <0.001 |
|                 r_pipe                                                                     |    <0.001 |
|               USE_READ.gen_non_fifo_r_upsizer.read_data_inst                               |    <0.001 |
|               USE_READ.read_addr_inst                                                      |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                    |    <0.001 |
|               USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst                             |    <0.001 |
|               USE_WRITE.write_addr_inst                                                    |    <0.001 |
|                 GEN_CMD_QUEUE.cmd_queue                                                    |    <0.001 |
|               si_register_slice_inst                                                       |    <0.001 |
|                 ar_pipe                                                                    |    <0.001 |
|                 aw_pipe                                                                    |    <0.001 |
|     processing_system7_0                                                                   |     1.566 |
|       inst                                                                                 |     1.566 |
|     processing_system7_0_axi_periph                                                        |     0.005 |
|       s00_couplers                                                                         |     0.004 |
|         auto_pc                                                                            |     0.004 |
|           inst                                                                             |     0.004 |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                           |     0.004 |
|               RD.ar_channel_0                                                              |    <0.001 |
|                 ar_cmd_fsm_0                                                               |    <0.001 |
|                 cmd_translator_0                                                           |    <0.001 |
|                   incr_cmd_0                                                               |    <0.001 |
|                   wrap_cmd_0                                                               |    <0.001 |
|               RD.r_channel_0                                                               |     0.001 |
|                 rd_data_fifo_0                                                             |    <0.001 |
|                 transaction_fifo_0                                                         |    <0.001 |
|               SI_REG                                                                       |     0.001 |
|                 ar_pipe                                                                    |    <0.001 |
|                 aw_pipe                                                                    |    <0.001 |
|                 b_pipe                                                                     |    <0.001 |
|                 r_pipe                                                                     |    <0.001 |
|               WR.aw_channel_0                                                              |    <0.001 |
|                 aw_cmd_fsm_0                                                               |    <0.001 |
|                 cmd_translator_0                                                           |    <0.001 |
|                   incr_cmd_0                                                               |    <0.001 |
|                   wrap_cmd_0                                                               |    <0.001 |
|               WR.b_channel_0                                                               |    <0.001 |
|                 bid_fifo_0                                                                 |    <0.001 |
|                 bresp_fifo_0                                                               |    <0.001 |
|       xbar                                                                                 |    <0.001 |
|         inst                                                                               |    <0.001 |
|           gen_sasd.crossbar_sasd_0                                                         |    <0.001 |
|             addr_arbiter_inst                                                              |    <0.001 |
|             gen_decerr.decerr_slave_inst                                                   |    <0.001 |
|             reg_slice_r                                                                    |    <0.001 |
|             splitter_ar                                                                    |    <0.001 |
|             splitter_aw                                                                    |    <0.001 |
|     rst_processing_system7_0_50M                                                           |    <0.001 |
|       U0                                                                                   |    <0.001 |
|         EXT_LPF                                                                            |    <0.001 |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                        |    <0.001 |
|         SEQ                                                                                |    <0.001 |
|           SEQ_COUNTER                                                                      |    <0.001 |
|     toplevel_0                                                                             |     0.083 |
|       inst                                                                                 |     0.083 |
|         toplevel_AXILiteS_s_axi_U                                                          |    <0.001 |
|         toplevel_MAXI_m_axi_U                                                              |     0.009 |
|           bus_read                                                                         |     0.005 |
|             buff_rdata                                                                     |     0.002 |
|             fifo_rctl                                                                      |    <0.001 |
|             fifo_rreq                                                                      |    <0.001 |
|             rs_rdata                                                                       |     0.001 |
|           bus_write                                                                        |     0.004 |
|             buff_wdata                                                                     |     0.002 |
|             bus_equal_gen.fifo_burst                                                       |    <0.001 |
|             fifo_resp                                                                      |    <0.001 |
|             fifo_resp_to_user                                                              |    <0.001 |
|             fifo_wreq                                                                      |    <0.001 |
|           rreq_throttl                                                                     |    <0.001 |
|           wreq_throttl                                                                     |    <0.001 |
|         toplevel_fadd_32ns_32ns_32_5_full_dsp_U2                                           |     0.008 |
|           toplevel_ap_fadd_3_full_dsp_32_u                                                 |     0.007 |
|             U0                                                                             |     0.007 |
|               i_synth                                                                      |     0.007 |
|                 ADDSUB_OP.ADDSUB                                                           |     0.007 |
|                   SPEED_OP.DSP.OP                                                          |     0.007 |
|                     A_IP_DELAY                                                             |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     B_IP_DELAY                                                             |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                                 |     0.001 |
|                       DSP2                                                                 |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                                |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                                 |    <0.001 |
|                         CARRY_ZERO_DET                                                     |    <0.001 |
|                       Z_14_LZD_DELAY                                                       |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                     DSP48E1_BODY.EXP                                                       |     0.002 |
|                       A_EXP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       A_SIGN_DELAY                                                         |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       BMA_EXP_DELAY                                                        |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       B_EXP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       B_SIGN_DELAY                                                         |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       CANCELLATION_DELAY                                                   |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       COND_DET_A                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                        |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                       |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                                   |    <0.001 |
|                       COND_DET_B                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                        |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                       |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                                   |    <0.001 |
|                       DET_SIGN_DELAY                                                       |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                   |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                             |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       NUMB_CMP                                                             |    <0.001 |
|                         NOT_FAST.CMP                                                       |    <0.001 |
|                           C_CHAIN                                                          |    <0.001 |
|                       STATE_DELAY                                                          |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       SUB_DELAY                                                            |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                            |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                                  |     0.001 |
|                       FULL_USAGE_DSP.LOD                                                   |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                            |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                                       |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                             |     0.001 |
|         toplevel_faddfsub_32ns_32ns_32_5_full_dsp_U1                                       |     0.008 |
|           toplevel_ap_faddfsub_3_full_dsp_32_u                                             |     0.007 |
|             U0                                                                             |     0.007 |
|               i_synth                                                                      |     0.007 |
|                 ADDSUB_OP.ADDSUB                                                           |     0.007 |
|                   SPEED_OP.DSP.OP                                                          |     0.007 |
|                     A_IP_DELAY                                                             |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     B_IP_DELAY                                                             |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     DSP48E1_BODY.ALIGN_ADD                                                 |     0.001 |
|                       DSP2                                                                 |     0.001 |
|                       ZERO_14_DET.CARRY_MUX                                                |     0.000 |
|                       ZERO_14_DET.ZERO_DET                                                 |    <0.001 |
|                         CARRY_ZERO_DET                                                     |    <0.001 |
|                       Z_14_LZD_DELAY                                                       |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                     DSP48E1_BODY.EXP                                                       |     0.003 |
|                       A_EXP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       A_SIGN_DELAY                                                         |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       BMA_EXP_DELAY                                                        |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       B_EXP_DELAY                                                          |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       B_SIGN_DELAY                                                         |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       CANCELLATION_DELAY                                                   |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       COND_DET_A                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                        |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                       |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                                   |    <0.001 |
|                       COND_DET_B                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ONE_DEL                                        |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         EXP_DET_LUT.EXP_ALL_ZERO_DEL                                       |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                         MANT_CARRY.MANT_ALL_ZERO_DET                                       |    <0.001 |
|                           CARRY_ZERO_DET                                                   |    <0.001 |
|                       DET_SIGN_DELAY                                                       |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       EXP_OFF.LRG_EXP_DELAY                                                |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       EXP_OFF.STRUCT_ADD                                                   |    <0.001 |
|                       NOT_LOW_LATENCY_NORM_DIST.NORM_EXP_DELAY                             |     0.001 |
|                         i_pipe                                                             |     0.001 |
|                       NUMB_CMP                                                             |    <0.001 |
|                         NOT_FAST.CMP                                                       |    <0.001 |
|                           C_CHAIN                                                          |    <0.001 |
|                       STATE_DELAY                                                          |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       SUB_DELAY                                                            |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       merged_sub_mux.STRUCT_ADD                                            |    <0.001 |
|                     DSP48E1_BODY.NORM_RND                                                  |     0.001 |
|                       FULL_USAGE_DSP.LOD                                                   |    <0.001 |
|                       FULL_USAGE_DSP.MSBS_DELAY                                            |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       FULL_USAGE_DSP.ROUND_BIT_DELAY                                       |    <0.001 |
|                         i_pipe                                                             |    <0.001 |
|                       FULL_USAGE_DSP.SHIFT_RND                                             |     0.001 |
|         toplevel_fcmp_32ns_32ns_1_1_U6                                                     |    <0.001 |
|           toplevel_ap_fcmp_0_no_dsp_32_u                                                   |    <0.001 |
|             U0                                                                             |    <0.001 |
|               i_synth                                                                      |    <0.001 |
|                 COMP_OP.SPD.OP                                                             |    <0.001 |
|                   STRUCT_CMP.A_EQ_B_DET                                                    |    <0.001 |
|                     WIDE_AND                                                               |    <0.001 |
|                   STRUCT_CMP.A_EXP_ALL_ONE_DET                                             |    <0.001 |
|                     CARRY_ZERO_DET                                                         |    <0.001 |
|                   STRUCT_CMP.A_FRAC_NOT_ZERO_DET                                           |    <0.001 |
|                     WIDE_NOR                                                               |    <0.001 |
|                   STRUCT_CMP.A_GT_B_DET                                                    |    <0.001 |
|                     C_CHAIN                                                                |    <0.001 |
|                   STRUCT_CMP.B_EXP_ALL_ONE_DET                                             |    <0.001 |
|                     CARRY_ZERO_DET                                                         |    <0.001 |
|                   STRUCT_CMP.B_FRAC_NOT_ZERO_DET                                           |    <0.001 |
|                     WIDE_NOR                                                               |    <0.001 |
|                   STRUCT_CMP.EXP_ALL_ZERO_DET                                              |    <0.001 |
|                     CARRY_ZERO_DET                                                         |    <0.001 |
|         toplevel_fdiv_32ns_32ns_32_16_U5                                                   |     0.024 |
|           toplevel_ap_fdiv_14_no_dsp_32_u                                                  |     0.023 |
|             U0                                                                             |     0.023 |
|               i_synth                                                                      |     0.023 |
|                 DIV_OP.SPD.OP                                                              |     0.023 |
|                   EXP                                                                      |    <0.001 |
|                     DIV_BY_ZERO_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     EXP_PRE_RND_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     EXP_SIG_DEL                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     FLOW_DEC_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     INV_OP_DEL                                                             |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     IP_SIGN_DELAY                                                          |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     SIGN_UP_DELAY                                                          |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     STATE_DELAY                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     STATE_UP_DELAY                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                   MANT_DIV                                                                 |     0.021 |
|                     RT[0].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[10].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[11].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[11].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[12].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[13].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[13].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[14].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[15].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[15].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[16].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[17].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[17].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[18].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[19].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[19].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[1].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[1].MANT_DEL                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[1].Q_DEL                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[20].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[21].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[21].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[22].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[23].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[23].MANT_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[23].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[24].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[25].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[25].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[2].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[3].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[3].MANT_DEL                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[4].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[5].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[5].MANT_DEL                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[6].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[7].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[7].MANT_DEL                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[8].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[9].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[9].MANT_DEL                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                   OP                                                                       |    <0.001 |
|                   ROUND                                                                    |    <0.001 |
|                     EXP_ADD.ADD                                                            |    <0.001 |
|                     LOGIC.RND1                                                             |    <0.001 |
|                     LOGIC.RND2                                                             |    <0.001 |
|                     RND_BIT_GEN                                                            |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.GENERAL.RND1                                  |    <0.001 |
|         toplevel_fmul_32ns_32ns_32_4_max_dsp_U3                                            |     0.006 |
|           toplevel_ap_fmul_2_max_dsp_32_u                                                  |     0.005 |
|             U0                                                                             |     0.005 |
|               i_synth                                                                      |     0.005 |
|                 MULT.OP                                                                    |     0.005 |
|                   EXP                                                                      |    <0.001 |
|                     COND_DET_A                                                             |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                     |    <0.001 |
|                     COND_DET_B                                                             |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                     |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                        |    <0.001 |
|                     EXP_PRE_RND_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     IP_SIGN_DELAY                                                          |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     SIG_DELAY                                                              |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     STATE_DELAY                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                   MULT                                                                     |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                       |     0.003 |
|                       DSP1                                                                 |     0.001 |
|                       DSP2                                                                 |     0.002 |
|                   OP                                                                       |    <0.001 |
|                   R_AND_R                                                                  |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                                   |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                       |    <0.001 |
|         toplevel_fmul_32ns_32ns_32_4_max_dsp_U4                                            |     0.006 |
|           toplevel_ap_fmul_2_max_dsp_32_u                                                  |     0.005 |
|             U0                                                                             |     0.005 |
|               i_synth                                                                      |     0.005 |
|                 MULT.OP                                                                    |     0.005 |
|                   EXP                                                                      |    <0.001 |
|                     COND_DET_A                                                             |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                     |    <0.001 |
|                     COND_DET_B                                                             |    <0.001 |
|                       MANT_CARRY.MANT_ALL_ZERO_DET                                         |    <0.001 |
|                         CARRY_ZERO_DET                                                     |    <0.001 |
|                     EXP_ADD.C_CHAIN                                                        |    <0.001 |
|                     EXP_PRE_RND_DEL                                                        |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     IP_SIGN_DELAY                                                          |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     SIG_DELAY                                                              |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     STATE_DELAY                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                   MULT                                                                     |     0.003 |
|                     DSP48E1_SPD_SGL_VARIANT.FIX_MULT                                       |     0.003 |
|                       DSP1                                                                 |     0.001 |
|                       DSP2                                                                 |     0.002 |
|                   OP                                                                       |    <0.001 |
|                   R_AND_R                                                                  |    <0.001 |
|                     LAT_OPT.FULL.R_AND_R                                                   |    <0.001 |
|                       DSP48E1_SGL_EXP_IP.OLD_ADD.ADD                                       |    <0.001 |
|         toplevel_fsqrt_32ns_32ns_32_12_U7                                                  |     0.013 |
|           toplevel_ap_fsqrt_10_no_dsp_32_u                                                 |     0.012 |
|             U0                                                                             |     0.012 |
|               i_synth                                                                      |     0.012 |
|                 SQRT_OP.SPD.OP                                                             |     0.012 |
|                   i_mant_calc.EXP                                                          |    <0.001 |
|                     EXP_SIG_DEL                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     SIGN_DET_DELAY                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     STATE_DELAY                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                   i_mant_calc.MANT_SQRT                                                    |     0.012 |
|                     Q_MANT_LP_DEL                                                          |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RM_MANT_LP_DEL                                                         |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[0].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[10].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[11].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[11].MA_DEL.MANT_DEL                                                 |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[11].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[12].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[13].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[14].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[14].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[15].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[16].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[17].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[17].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[18].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[19].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[1].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[20].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[20].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[21].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[22].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[23].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[23].Q_DEL                                                           |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[24].ADDSUB                                                          |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[2].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[2].MA_DEL.MANT_DEL                                                  |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[2].Q_DEL                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[3].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[4].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[5].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[5].MA_DEL.MANT_DEL                                                  |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[5].Q_DEL                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[6].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[7].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                     RT[8].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                         Q_DEL                                                              |    <0.001 |
|                           i_pipe                                                           |    <0.001 |
|                     RT[8].MA_DEL.MANT_DEL                                                  |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[8].Q_DEL                                                            |    <0.001 |
|                       i_pipe                                                               |    <0.001 |
|                     RT[9].ADDSUB                                                           |    <0.001 |
|                       ADDSUB                                                               |    <0.001 |
|                   i_mant_calc.OP                                                           |    <0.001 |
|                   i_mant_calc.ROUND                                                        |    <0.001 |
|                     LOGIC.RND1                                                             |    <0.001 |
|                     LOGIC.RND2                                                             |    <0.001 |
|                     RND_BIT_GEN                                                            |    <0.001 |
|                       NORM_1_OR_0.STRUCT_REQ.SPECIAL.RND_CHAIN                             |    <0.001 |
|     vga                                                                                    |     0.134 |
|       axi_dynclk_0                                                                         |     0.109 |
|         U0                                                                                 |     0.109 |
|           Inst_mmcme2_drp                                                                  |     0.108 |
|           axi_dynclk_S00_AXI_inst                                                          |     0.001 |
|       axi_mem_intercon                                                                     |     0.002 |
|         m00_couplers                                                                       |     0.001 |
|           auto_pc                                                                          |     0.001 |
|             inst                                                                           |     0.001 |
|               gen_axi4_axi3.axi3_conv_inst                                                 |     0.001 |
|                 USE_READ.USE_SPLIT_R.read_addr_inst                                        |    <0.001 |
|                   USE_R_CHANNEL.cmd_queue                                                  |    <0.001 |
|                     inst                                                                   |    <0.001 |
|                       fifo_gen_inst                                                        |    <0.001 |
|                         inst_fifo_gen                                                      |    <0.001 |
|                           gconvfifo.rf                                                     |    <0.001 |
|                             grf.rf                                                         |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                                 gr1.gr1_int.rfwft                                          |    <0.001 |
|                                 grss.rsts                                                  |    <0.001 |
|                                 rpntr                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                                 gwss.wsts                                                  |    <0.001 |
|                                 wpntr                                                      |    <0.001 |
|                               gntv_or_sync_fifo.mem                                        |    <0.001 |
|                                 gdm.dm_gen.dm                                              |    <0.001 |
|                                   RAM_reg_0_31_0_0                                         |    <0.001 |
|                               rstblk                                                       |    <0.001 |
|                 USE_WRITE.USE_SPLIT_W.write_resp_inst                                      |    <0.001 |
|                 USE_WRITE.write_addr_inst                                                  |    <0.001 |
|                   USE_BURSTS.cmd_queue                                                     |    <0.001 |
|                     inst                                                                   |    <0.001 |
|                       fifo_gen_inst                                                        |    <0.001 |
|                         inst_fifo_gen                                                      |    <0.001 |
|                           gconvfifo.rf                                                     |    <0.001 |
|                             grf.rf                                                         |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                                 gr1.gr1_int.rfwft                                          |    <0.001 |
|                                 grss.rsts                                                  |    <0.001 |
|                                 rpntr                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                                 gwss.wsts                                                  |    <0.001 |
|                                 wpntr                                                      |    <0.001 |
|                               gntv_or_sync_fifo.mem                                        |    <0.001 |
|                                 gdm.dm_gen.dm                                              |    <0.001 |
|                                   RAM_reg_0_31_0_5                                         |    <0.001 |
|                               rstblk                                                       |    <0.001 |
|                   USE_B_CHANNEL.cmd_b_queue                                                |    <0.001 |
|                     inst                                                                   |    <0.001 |
|                       fifo_gen_inst                                                        |    <0.001 |
|                         inst_fifo_gen                                                      |    <0.001 |
|                           gconvfifo.rf                                                     |    <0.001 |
|                             grf.rf                                                         |    <0.001 |
|                               gntv_or_sync_fifo.gl0.rd                                     |    <0.001 |
|                                 gr1.gr1_int.rfwft                                          |    <0.001 |
|                                 grss.rsts                                                  |    <0.001 |
|                                 rpntr                                                      |    <0.001 |
|                               gntv_or_sync_fifo.gl0.wr                                     |    <0.001 |
|                                 gwss.wsts                                                  |    <0.001 |
|                                 wpntr                                                      |    <0.001 |
|                               gntv_or_sync_fifo.mem                                        |    <0.001 |
|                                 gdm.dm_gen.dm                                              |    <0.001 |
|                                   RAM_reg_0_31_0_4                                         |    <0.001 |
|                               rstblk                                                       |    <0.001 |
|                 USE_WRITE.write_data_inst                                                  |    <0.001 |
|         xbar                                                                               |    <0.001 |
|           inst                                                                             |    <0.001 |
|             gen_samd.crossbar_samd                                                         |    <0.001 |
|               addr_arbiter_ar                                                              |    <0.001 |
|               gen_decerr_slave.decerr_slave_inst                                           |    <0.001 |
|               gen_master_slots[0].gen_mi_write.wdata_mux_w                                 |     0.000 |
|                 gen_wmux.wmux_aw_fifo                                                      |     0.000 |
|               gen_master_slots[0].reg_slice_mi                                             |    <0.001 |
|                 b_pipe                                                                     |    <0.001 |
|                 r_pipe                                                                     |    <0.001 |
|               gen_master_slots[1].reg_slice_mi                                             |    <0.001 |
|                 b_pipe                                                                     |    <0.001 |
|               gen_master_slots[2].reg_slice_mi                                             |    <0.001 |
|                 r_pipe                                                                     |    <0.001 |
|               gen_slave_slots[0].gen_si_read.si_transactor_ar                              |    <0.001 |
|       axi_vdma_0                                                                           |     0.008 |
|         U0                                                                                 |     0.008 |
|           AXI_LITE_REG_INTERFACE_I                                                         |     0.002 |
|             GEN_AXI_LITE_IF.AXI_LITE_IF_I                                                  |     0.002 |
|               GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR                                         |    <0.001 |
|             I_CMDSTS                                                                       |    <0.001 |
|             I_SM                                                                           |    <0.001 |
|             I_STS_MNGR                                                                     |    <0.001 |
|             VIDEO_GENLOCK_I                                                                |    <0.001 |
|             VIDEO_REG_I                                                                    |    <0.001 |
|               GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I                         |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_FSYNC_I                                                   |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I                                              |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.ALL_LINES_XFRED_P_S_CDC_I                     |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I                                    |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.SHUTDOWN_RST_CDC_I                            |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO |    <0.001 |
|               fg_builtin_fifo_inst                                                         |    <0.001 |
|                 inst_fifo_gen                                                              |    <0.001 |
|                   gconvfifo.rf                                                             |    <0.001 |
|                     gbi.bi                                                                 |    <0.001 |
|                       g7ser_birst.rstbt                                                    |    <0.001 |
|                       v7_bi_fifo.fblk                                                      |    <0.001 |
|                         gextw[1].gnll_fifo.inst_extd                                       |    <0.001 |
|                           gonep.inst_prim                                                  |    <0.001 |
|                         gextw[2].gnll_fifo.inst_extd                                       |    <0.001 |
|                           gonep.inst_prim                                                  |    <0.001 |
|                         gextw[3].gnll_fifo.inst_extd                                       |    <0.001 |
|                           gonep.inst_prim                                                  |    <0.001 |
|                         gextw[4].gnll_fifo.inst_extd                                       |    <0.001 |
|                           gonep.inst_prim                                                  |    <0.001 |
|             GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID                                  |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I                                         |    <0.001 |
|             GEN_REG_DIRECT_MODE.REGDIRECT_I                                                |    <0.001 |
|             I_DMA_REGISTER                                                                 |    <0.001 |
|             LITE_READ_MUX_I                                                                |     0.000 |
|           GEN_SPRT_FOR_MM2S.MM2S_SOF_I                                                     |    <0.001 |
|           GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I                                                 |    <0.001 |
|             GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I                                              |    <0.001 |
|             GEN_CDC_FOR_ASYNC.SOF_CDC_I                                                    |    <0.001 |
|           I_AXI_DMA_INTRPT                                                                 |    <0.001 |
|           I_PRMRY_DATAMOVER                                                                |     0.004 |
|             GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER                                              |     0.004 |
|               GEN_INCLUDE_MM2S_SF.I_RD_SF                                                  |     0.002 |
|                 I_DATA_FIFO                                                                |     0.002 |
|                   BLK_MEM.I_SYNC_FIFOGEN_FIFO                                              |     0.002 |
|                     FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM                                      |     0.002 |
|                       inst_fifo_gen                                                        |     0.002 |
|                         gconvfifo.rf                                                       |     0.002 |
|                           grf.rf                                                           |     0.002 |
|                             gntv_or_sync_fifo.gl0.rd                                       |    <0.001 |
|                               gr1.gr1_int.rfwft                                            |    <0.001 |
|                               grss.gdc.dc                                                  |    <0.001 |
|                                 gsym_dc.dc                                                 |    <0.001 |
|                               grss.rsts                                                    |    <0.001 |
|                               rpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.gl0.wr                                       |    <0.001 |
|                               gwss.wsts                                                    |    <0.001 |
|                               wpntr                                                        |    <0.001 |
|                             gntv_or_sync_fifo.mem                                          |     0.002 |
|                               gbm.gbmg.gbmgb.ngecc.bmg                                     |     0.002 |
|                                 inst_blk_mem_gen                                           |     0.002 |
|                                   gnbram.gnativebmg.native_blk_mem_gen                     |     0.002 |
|                                     valid.cstr                                             |     0.002 |
|                                       ramloop[0].ram.r                                     |     0.002 |
|                                         prim_noinit.ram                                    |     0.002 |
|                 OMIT_DRE_CNTL.I_DRE_CNTL_FIFO                                              |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                       DYNSHREG_F_I                                                         |    <0.001 |
|               I_ADDR_CNTL                                                                  |    <0.001 |
|                 GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO                                             |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                       DYNSHREG_F_I                                                         |    <0.001 |
|               I_CMD_STATUS                                                                 |    <0.001 |
|                 GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO                                         |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                       DYNSHREG_F_I                                                         |    <0.001 |
|                 I_CMD_FIFO                                                                 |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                       DYNSHREG_F_I                                                         |    <0.001 |
|               I_MSTR_PCC                                                                   |    <0.001 |
|               I_RD_DATA_CNTL                                                               |    <0.001 |
|                 GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO                                        |    <0.001 |
|                   USE_SRL_FIFO.I_SYNC_FIFO                                                 |    <0.001 |
|                     I_SRL_FIFO_RBU_F                                                       |    <0.001 |
|                       CNTR_INCR_DECR_ADDN_F_I                                              |    <0.001 |
|                       DYNSHREG_F_I                                                         |    <0.001 |
|               I_RD_STATUS_CNTLR                                                            |    <0.001 |
|               I_RESET                                                                      |    <0.001 |
|           I_RST_MODULE                                                                     |    <0.001 |
|             GEN_RESET_FOR_MM2S.RESET_I                                                     |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I                                             |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_IDLE_CDC_I                                            |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_MIN_CDC_I                                             |    <0.001 |
|               GEN_MIN_FOR_ASYNC.AXIS_RESET_CDC_I                                           |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I                                             |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_IDLE_CDC_I                                            |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I                                             |    <0.001 |
|               GEN_MIN_FOR_ASYNC.LITE_RESET_CDC_I                                           |    <0.001 |
|               GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I                                         |    <0.001 |
|               GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I                                         |    <0.001 |
|       rgb2vga_0                                                                            |    <0.001 |
|         U0                                                                                 |    <0.001 |
|       v_axi4s_vid_out_0                                                                    |    <0.001 |
|         inst                                                                               |    <0.001 |
|           COUPLER_INST                                                                     |    <0.001 |
|             FIFO_INST                                                                      |    <0.001 |
|               inst_fifo_gen                                                                |    <0.001 |
|                 gconvfifo.rf                                                               |    <0.001 |
|                   grf.rf                                                                   |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                               |    <0.001 |
|                       gr1.gdcf.dc                                                          |    <0.001 |
|                         dc                                                                 |    <0.001 |
|                       gr1.rfwft                                                            |    <0.001 |
|                       grss.rsts                                                            |    <0.001 |
|                       rpntr                                                                |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                               |    <0.001 |
|                       gwss.wsts                                                            |    <0.001 |
|                       wpntr                                                                |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                  |    <0.001 |
|                       gbm.gbmg.gbmgb.ngecc.bmg                                             |    <0.001 |
|                         inst_blk_mem_gen                                                   |    <0.001 |
|                           gnbram.gnativebmg.native_blk_mem_gen                             |    <0.001 |
|                             valid.cstr                                                     |    <0.001 |
|                               ramloop[0].ram.r                                             |    <0.001 |
|                                 prim_noinit.ram                                            |    <0.001 |
|           FORMATTER_INST                                                                   |    <0.001 |
|           SYNC_INST                                                                        |    <0.001 |
|       v_tc_0                                                                               |     0.014 |
|         U0                                                                                 |     0.014 |
|           U_TC_TOP                                                                         |     0.001 |
|             GEN_GENERATOR.U_TC_GEN                                                         |     0.001 |
|           U_VIDEO_CTRL                                                                     |     0.013 |
|             AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I                                            |    <0.001 |
|               I_SLAVE_ATTACHMENT                                                           |    <0.001 |
|                 I_DECODER                                                                  |    <0.001 |
|             AXI4_LITE_INTERFACE.CORE_MUX0                                                  |     0.001 |
|             AXI4_LITE_INTERFACE.GENR_MUX0                                                  |     0.003 |
|             AXI4_LITE_INTERFACE.SYNC2PROCCLK_I                                             |    <0.001 |
|             AXI4_LITE_INTERFACE.SYNC2VIDCLK_I                                              |     0.002 |
|       xlslice_0                                                                            |     0.000 |
+--------------------------------------------------------------------------------------------+-----------+


