Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2023.2_AR000035847 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date             : Tue Feb  6 11:22:18 2024
| Host             : ETSB-153 running 64-bit major release  (build 9200)
| Command          : report_power -file mipi_block_top_wrapper_power_routed.rpt -pb mipi_block_top_wrapper_power_summary_routed.pb -rpx mipi_block_top_wrapper_power_routed.rpx
| Design           : mipi_block_top_wrapper
| Device           : xcau25p-ffvb676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.170        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.714        |
| Device Static (W)        | 0.456        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.168 |       14 |       --- |             --- |
| CLB Logic                |     0.037 |    27424 |       --- |             --- |
|   LUT as Logic           |     0.022 |     7900 |    141000 |            5.60 |
|   LUT as Shift Register  |     0.008 |      382 |     99840 |            0.38 |
|   Register               |     0.004 |    14354 |    282000 |            5.09 |
|   LUT as Distributed RAM |     0.002 |      552 |     99840 |            0.55 |
|   CARRY8                 |    <0.001 |      129 |     27120 |            0.48 |
|   Others                 |     0.000 |     1714 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |      249 |    216960 |            0.11 |
| Signals                  |     0.044 |    22735 |       --- |             --- |
| Block RAM                |     0.111 |       66 |       300 |           22.00 |
| MMCM                     |     0.230 |        0 |       --- |             --- |
| PLL                      |     0.058 |        1 |       --- |             --- |
| I/O                      |     0.065 |       15 |       280 |            5.36 |
| Static Power             |     0.456 |          |           |                 |
| Total                    |     1.170 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.850 |     0.564 |       0.419 |      0.145 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.850 |     0.095 |       0.059 |      0.036 |       NA    | Unspecified | NA         |
| Vccbram    |       0.850 |     0.011 |       0.009 |      0.002 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.286 |       0.158 |      0.128 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.038 |       0.006 |      0.031 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.002 |       0.002 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                                                                                                                                                                                  | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
| GEN_PLL_IN_IP_USP.pll0_clkout0                                                                      | mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/GEN_PLL_IN_IP_USP.pll0_clkout0                   |             3.2 |
| axi_clk_mipi_block_top_clk_wiz_0_0                                                                  | mipi_block_top_i/clk_wiz_0/inst/axi_clk_mipi_block_top_clk_wiz_0_0                                                                                                                                                      |             3.3 |
| clk_rst_top_inst_n_19                                                                               | mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_hssio_i/inst/top_inst/clk_rst_top_inst/clk_scheme_inst/pll0_clkoutphy_out                               |             0.4 |
| clk_rst_top_inst_n_19_DIV                                                                           | mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_hssio_i/inst/top_inst/bs_ctrl_top_inst/n0_tx_bit_ctrl_out2[26]                                          |             3.2 |
| dbg_clk_mipi_block_top_clk_wiz_0_0                                                                  | mipi_block_top_i/clk_wiz_0/inst/dbg_clk_mipi_block_top_clk_wiz_0_0                                                                                                                                                      |             2.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/DRCK                                                                                                                                                      |            50.0 |
| dphy_mipi_block_top_clk_wiz_0_0                                                                     | mipi_block_top_i/clk_wiz_0/inst/dphy_mipi_block_top_clk_wiz_0_0                                                                                                                                                         |             5.0 |
| fixed_fabric_100mhz_clk_p                                                                           | fixed_fabric_100mhz_clk_p                                                                                                                                                                                               |            10.0 |
| mipi_phy_if_clk_p                                                                                   | mipi_phy_if_clk_p                                                                                                                                                                                                       |             0.8 |
| mipi_phy_if_clk_p_FIFO_WRCLK_OUT                                                                    | mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_hssio_i/inst/top_inst/bs_top_inst/u_rx_bs/fifo_wr_clk_19                                                |             3.2 |
| mmcm_clk_out0_bd_782c_phy_0_clock_module_rx                                                         | mipi_block_top_i/mipi_csi2_rx_subsyst_0/inst/phy/inst/inst/bd_782c_phy_0_rx_support_i/slave_rx.bd_782c_phy_0_rx_clock_module_support_i/bd_782c_phy_0_clock_module_rx_i/inst/mmcm_clk_out0_bd_782c_phy_0_clock_module_rx |             3.2 |
| vid_clk_mipi_block_top_clk_wiz_0_0                                                                  | mipi_block_top_i/clk_wiz_0/inst/vid_clk_mipi_block_top_clk_wiz_0_0                                                                                                                                                      |             2.0 |
+-----------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------+-----------+
| Name                       | Power (W) |
+----------------------------+-----------+
| mipi_block_top_wrapper     |     0.714 |
|   dbg_hub                  |     0.007 |
|     inst                   |     0.007 |
|       BSCANID.u_xsdbm_id   |     0.007 |
|   mipi_block_top_i         |     0.645 |
|     axi_traffic_gen_0      |     0.005 |
|       inst                 |     0.005 |
|     clk_wiz_0              |     0.117 |
|       inst                 |     0.117 |
|     jtag_axi_0             |     0.022 |
|       inst                 |     0.022 |
|     mipi_csi2_rx_subsyst_0 |     0.403 |
|       inst                 |     0.403 |
|     mipi_top_0             |     0.005 |
|       inst                 |     0.005 |
|     proc_sys_reset_1       |     0.001 |
|       U0                   |     0.001 |
|     smartconnect_0         |     0.007 |
|       inst                 |     0.007 |
|     system_ila_0           |     0.082 |
|       inst                 |     0.082 |
|     vio_0                  |     0.003 |
|       inst                 |     0.003 |
|   u_ila_0                  |     0.042 |
|     inst                   |     0.042 |
|       ila_core_inst        |     0.042 |
|   u_ila_1                  |     0.019 |
|     inst                   |     0.019 |
|       ila_core_inst        |     0.019 |
+----------------------------+-----------+


