#![allow(non_snake_case, non_upper_case_globals)]
#![allow(non_camel_case_types)]
//! ECC controller is associated to each RAM area
//!
//! Used by: stm32h747cm7, stm32h757cm7

#[cfg(not(feature = "nosync"))]
pub use crate::stm32h7::peripherals::ramecc1::Instance;
pub use crate::stm32h7::peripherals::ramecc1::{RegisterBlock, ResetValues};
pub use crate::stm32h7::peripherals::ramecc1::{
    IER, M1CR, M1FAR, M1FDRH, M1FDRL, M1FECR, M1SR, M2CR, M2FAR, M2FDRH, M2FDRL, M2FECR, M2SR,
    M3CR, M3FAR, M3FDRH, M3FDRL, M3FECR, M3SR, M4CR, M4F, M4FAR, M4FDRL, M4SR, M5CR, M5FAR, M5FDRH,
    M5FDRL, M5FECR, M5SR,
};

/// Access functions for the RAMECC1 peripheral instance
pub mod RAMECC1 {
    use super::ResetValues;

    #[cfg(not(feature = "nosync"))]
    use super::Instance;

    #[cfg(not(feature = "nosync"))]
    const INSTANCE: Instance = Instance {
        addr: 0x52009000,
        _marker: ::core::marker::PhantomData,
    };

    /// Reset values for each field in RAMECC1
    pub const reset: ResetValues = ResetValues {
        IER: 0x00000000,
        M1CR: 0x00000000,
        M1SR: 0x00000000,
        M1FAR: 0x00000000,
        M1FDRL: 0x00000000,
        M1FDRH: 0x00000000,
        M1FECR: 0x00000000,
        M2CR: 0x00000000,
        M2SR: 0x00000000,
        M2FAR: 0x00000000,
        M2FDRL: 0x00000000,
        M2FDRH: 0x00000000,
        M2FECR: 0x00000000,
        M3CR: 0x00000000,
        M3SR: 0x00000000,
        M3FAR: 0x00000000,
        M3FDRL: 0x00000000,
        M3FDRH: 0x00000000,
        M3FECR: 0x00000000,
        M4CR: 0x00000000,
        M4SR: 0x00000000,
        M4FAR: 0x00000000,
        M4FDRL: 0x00000000,
        M4F: 0x00000000,
        M5CR: 0x00000000,
        M5SR: 0x00000000,
        M5FAR: 0x00000000,
        M5FDRL: 0x00000000,
        M5FDRH: 0x00000000,
        M5FECR: 0x00000000,
    };

    #[cfg(not(feature = "nosync"))]
    #[allow(renamed_and_removed_lints)]
    #[allow(private_no_mangle_statics)]
    #[no_mangle]
    static mut RAMECC1_TAKEN: bool = false;

    /// Safe access to RAMECC1
    ///
    /// This function returns `Some(Instance)` if this instance is not
    /// currently taken, and `None` if it is. This ensures that if you
    /// do get `Some(Instance)`, you are ensured unique access to
    /// the peripheral and there cannot be data races (unless other
    /// code uses `unsafe`, of course). You can then pass the
    /// `Instance` around to other functions as required. When you're
    /// done with it, you can call `release(instance)` to return it.
    ///
    /// `Instance` itself dereferences to a `RegisterBlock`, which
    /// provides access to the peripheral's registers.
    #[cfg(not(feature = "nosync"))]
    #[inline]
    pub fn take() -> Option<Instance> {
        external_cortex_m::interrupt::free(|_| unsafe {
            if RAMECC1_TAKEN {
                None
            } else {
                RAMECC1_TAKEN = true;
                Some(INSTANCE)
            }
        })
    }

    /// Release exclusive access to RAMECC1
    ///
    /// This function allows you to return an `Instance` so that it
    /// is available to `take()` again. This function will panic if
    /// you return a different `Instance` or if this instance is not
    /// already taken.
    #[cfg(not(feature = "nosync"))]
    #[inline]
    pub fn release(inst: Instance) {
        external_cortex_m::interrupt::free(|_| unsafe {
            if RAMECC1_TAKEN && inst.addr == INSTANCE.addr {
                RAMECC1_TAKEN = false;
            } else {
                panic!("Released a peripheral which was not taken");
            }
        });
    }

    /// Unsafely steal RAMECC1
    ///
    /// This function is similar to take() but forcibly takes the
    /// Instance, marking it as taken irregardless of its previous
    /// state.
    #[cfg(not(feature = "nosync"))]
    #[inline]
    pub unsafe fn steal() -> Instance {
        RAMECC1_TAKEN = true;
        INSTANCE
    }
}

/// Raw pointer to RAMECC1
///
/// Dereferencing this is unsafe because you are not ensured unique
/// access to the peripheral, so you may encounter data races with
/// other users of this peripheral. It is up to you to ensure you
/// will not cause data races.
///
/// This constant is provided for ease of use in unsafe code: you can
/// simply call for example `write_reg!(gpio, GPIOA, ODR, 1);`.
pub const RAMECC1: *const RegisterBlock = 0x52009000 as *const _;
