`timescale 1ns / 1ps

module SAD #(parameter N = 4, parameter WIDTH = 8)(
    input clk,  
    input rst,  
    input valid,  
    input [N*N*WIDTH-1:0] A,  // Packed input vector
    input [N*N*WIDTH-1:0] B,  // Packed input vector
    output reg [WIDTH+N-1:0] SAD_out,  
    output reg done
);

    integer i;
    reg [WIDTH-1:0] a_elem;
    reg [WIDTH-1:0] b_elem;
    reg [WIDTH:0] diff;
    reg [WIDTH+N-1:0] sum;

    // Combinational logic for SAD computation using direct indexed part-selects.
    // Eliminates module-level unpacked reg arrays (A_matrix, B_matrix) assigned
    // inside always @(*), preventing lint warnings or risks of latch inference.
    always @(*) begin
        sum = 0;
        for (i = 0; i < N*N; i = i + 1) begin
            a_elem = A[i*WIDTH +: WIDTH];
            b_elem = B[i*WIDTH +: WIDTH];
            diff = (a_elem > b_elem) ? (a_elem - b_elem) : (b_elem - a_elem);
            sum = sum + diff;
        end
    end

    // Sequential logic for registering the output
    always @(posedge clk or posedge rst) begin
        if (rst) begin
            SAD_out <= 0;
            done <= 0;
        end else if (valid) begin
            SAD_out <= sum;
            done <= 1'b1;
        end
    end

endmodule
