# vhdl-coding
This repo contains implementation of test bench, pulse width modulation, and finite state machine in VHDL. The board used here is the DE1-SoC board which belongs to the Cyclone V Family. The software used is Intel's Quartus Prime Lite Edition 22.1. The simulation tool used is  the Questa software tool.
