{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669580321720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669580321720 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:48:41 2022 " "Processing started: Mon Nov 28 01:48:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669580321720 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580321720 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580321720 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669580322012 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669580322012 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 62 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 73 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 84 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 95 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 107 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 118 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 58 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 80 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 114 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "Gates.vhdl" "" { Text "C:/Users/aryav/Desktop/CPU/Gates.vhdl" 125 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "components.vhd 29 14 " "Found 29 design units, including 14 entities, in source file components.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Components " "Found design unit 1: Components" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Temp_reg3-bhv " "Found design unit 2: Temp_reg3-bhv" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 126 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 T_reg-bhv " "Found design unit 3: T_reg-bhv" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 151 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 flag_reg-bhv " "Found design unit 4: flag_reg-bhv" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 176 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 DEMUX_4-struct " "Found design unit 5: DEMUX_4-struct" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 207 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ALU_unit_cell-unit " "Found design unit 6: ALU_unit_cell-unit" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 226 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ALU-addsubnand " "Found design unit 7: ALU-addsubnand" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 261 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 T1_reg-bhv " "Found design unit 8: T1_reg-bhv" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 prog_reg-pr " "Found design unit 9: prog_reg-pr" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 347 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 Priority-bhv " "Found design unit 10: Priority-bhv" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 432 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 decoder_3to8-dec " "Found design unit 11: decoder_3to8-dec" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 452 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 Lshifter7-sidehoja " "Found design unit 12: Lshifter7-sidehoja" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 479 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 extender8-sidehojana " "Found design unit 13: extender8-sidehojana" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 497 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 signed_extender-ext " "Found design unit 14: signed_extender-ext" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 511 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 Memory-memorykakaam " "Found design unit 15: Memory-memorykakaam" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 536 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "1 Temp_reg3 " "Found entity 1: Temp_reg3" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "2 T_reg " "Found entity 2: T_reg" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 145 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "3 flag_reg " "Found entity 3: flag_reg" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "4 DEMUX_4 " "Found entity 4: DEMUX_4" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 201 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "5 ALU_unit_cell " "Found entity 5: ALU_unit_cell" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 219 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "7 T1_reg " "Found entity 7: T1_reg" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "8 prog_reg " "Found entity 8: prog_reg" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "9 Priority " "Found entity 9: Priority" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "10 decoder_3to8 " "Found entity 10: decoder_3to8" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 447 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "11 Lshifter7 " "Found entity 11: Lshifter7" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 474 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "12 extender8 " "Found entity 12: extender8" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "13 signed_extender " "Found entity 13: signed_extender" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 506 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""} { "Info" "ISGN_ENTITY_NAME" "14 Memory " "Found entity 14: Memory" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 528 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 6 3 " "Found 6 design units, including 3 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FSM-shatranj " "Found design unit 1: FSM-shatranj" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 DataPath-trivial " "Found design unit 2: DataPath-trivial" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 192 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330826 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CPU-completete " "Found design unit 3: CPU-completete" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 689 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330826 ""} { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330826 ""} { "Info" "ISGN_ENTITY_NAME" "2 DataPath " "Found entity 2: DataPath" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330826 ""} { "Info" "ISGN_ENTITY_NAME" "3 CPU " "Found entity 3: CPU" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 685 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_tb-bhv " "Found design unit 1: CPU_tb-bhv" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU_tb.vhd" 7 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330829 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU_tb " "Found entity 1: CPU_tb" {  } { { "CPU_tb.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU_tb.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669580330829 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330829 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU " "Elaborating entity \"CPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "DataPath DataPath:Main_Data A:trivial " "Elaborating entity \"DataPath\" using architecture \"A:trivial\" for hierarchy \"DataPath:Main_Data\"" {  } { { "CPU.vhd" "Main_Data" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 717 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a1 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"a1\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_a CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"m_a\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_a CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"alu_a\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s5_0 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"s5_0\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s1_0 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"s1_0\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "alu_b CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"alu_b\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "d3 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"d3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a3 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"a3\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "a2 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"a2\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s2_0 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"s2_0\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s3_0 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"s3_0\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s6_0 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"s6_0\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "s4_0 CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"s4_0\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "m_in CPU.vhd(305) " "VHDL Process Statement warning at CPU.vhd(305): inferring latch(es) for signal or variable \"m_in\", which holds its previous value in one or more paths through the process" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[0\] CPU.vhd(305) " "Inferred latch for \"m_in\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[1\] CPU.vhd(305) " "Inferred latch for \"m_in\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[2\] CPU.vhd(305) " "Inferred latch for \"m_in\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[3\] CPU.vhd(305) " "Inferred latch for \"m_in\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[4\] CPU.vhd(305) " "Inferred latch for \"m_in\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[5\] CPU.vhd(305) " "Inferred latch for \"m_in\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[6\] CPU.vhd(305) " "Inferred latch for \"m_in\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[7\] CPU.vhd(305) " "Inferred latch for \"m_in\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[8\] CPU.vhd(305) " "Inferred latch for \"m_in\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[9\] CPU.vhd(305) " "Inferred latch for \"m_in\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[10\] CPU.vhd(305) " "Inferred latch for \"m_in\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[11\] CPU.vhd(305) " "Inferred latch for \"m_in\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[12\] CPU.vhd(305) " "Inferred latch for \"m_in\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[13\] CPU.vhd(305) " "Inferred latch for \"m_in\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[14\] CPU.vhd(305) " "Inferred latch for \"m_in\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_in\[15\] CPU.vhd(305) " "Inferred latch for \"m_in\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[0\] CPU.vhd(305) " "Inferred latch for \"s4_0\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[1\] CPU.vhd(305) " "Inferred latch for \"s4_0\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[2\] CPU.vhd(305) " "Inferred latch for \"s4_0\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[3\] CPU.vhd(305) " "Inferred latch for \"s4_0\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[4\] CPU.vhd(305) " "Inferred latch for \"s4_0\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[5\] CPU.vhd(305) " "Inferred latch for \"s4_0\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[6\] CPU.vhd(305) " "Inferred latch for \"s4_0\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[7\] CPU.vhd(305) " "Inferred latch for \"s4_0\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[8\] CPU.vhd(305) " "Inferred latch for \"s4_0\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[9\] CPU.vhd(305) " "Inferred latch for \"s4_0\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[10\] CPU.vhd(305) " "Inferred latch for \"s4_0\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[11\] CPU.vhd(305) " "Inferred latch for \"s4_0\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[12\] CPU.vhd(305) " "Inferred latch for \"s4_0\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[13\] CPU.vhd(305) " "Inferred latch for \"s4_0\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[14\] CPU.vhd(305) " "Inferred latch for \"s4_0\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s4_0\[15\] CPU.vhd(305) " "Inferred latch for \"s4_0\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s6_0\[0\] CPU.vhd(305) " "Inferred latch for \"s6_0\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s6_0\[1\] CPU.vhd(305) " "Inferred latch for \"s6_0\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s6_0\[2\] CPU.vhd(305) " "Inferred latch for \"s6_0\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[0\] CPU.vhd(305) " "Inferred latch for \"s3_0\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[1\] CPU.vhd(305) " "Inferred latch for \"s3_0\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[2\] CPU.vhd(305) " "Inferred latch for \"s3_0\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[3\] CPU.vhd(305) " "Inferred latch for \"s3_0\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[4\] CPU.vhd(305) " "Inferred latch for \"s3_0\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[5\] CPU.vhd(305) " "Inferred latch for \"s3_0\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[6\] CPU.vhd(305) " "Inferred latch for \"s3_0\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[7\] CPU.vhd(305) " "Inferred latch for \"s3_0\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[8\] CPU.vhd(305) " "Inferred latch for \"s3_0\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[9\] CPU.vhd(305) " "Inferred latch for \"s3_0\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[10\] CPU.vhd(305) " "Inferred latch for \"s3_0\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[11\] CPU.vhd(305) " "Inferred latch for \"s3_0\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[12\] CPU.vhd(305) " "Inferred latch for \"s3_0\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[13\] CPU.vhd(305) " "Inferred latch for \"s3_0\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[14\] CPU.vhd(305) " "Inferred latch for \"s3_0\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s3_0\[15\] CPU.vhd(305) " "Inferred latch for \"s3_0\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[0\] CPU.vhd(305) " "Inferred latch for \"s2_0\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[1\] CPU.vhd(305) " "Inferred latch for \"s2_0\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[2\] CPU.vhd(305) " "Inferred latch for \"s2_0\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[3\] CPU.vhd(305) " "Inferred latch for \"s2_0\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[4\] CPU.vhd(305) " "Inferred latch for \"s2_0\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[5\] CPU.vhd(305) " "Inferred latch for \"s2_0\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[6\] CPU.vhd(305) " "Inferred latch for \"s2_0\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[7\] CPU.vhd(305) " "Inferred latch for \"s2_0\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[8\] CPU.vhd(305) " "Inferred latch for \"s2_0\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[9\] CPU.vhd(305) " "Inferred latch for \"s2_0\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[10\] CPU.vhd(305) " "Inferred latch for \"s2_0\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[11\] CPU.vhd(305) " "Inferred latch for \"s2_0\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[12\] CPU.vhd(305) " "Inferred latch for \"s2_0\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[13\] CPU.vhd(305) " "Inferred latch for \"s2_0\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[14\] CPU.vhd(305) " "Inferred latch for \"s2_0\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2_0\[15\] CPU.vhd(305) " "Inferred latch for \"s2_0\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[0\] CPU.vhd(305) " "Inferred latch for \"a2\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[1\] CPU.vhd(305) " "Inferred latch for \"a2\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a2\[2\] CPU.vhd(305) " "Inferred latch for \"a2\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[0\] CPU.vhd(305) " "Inferred latch for \"a3\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[1\] CPU.vhd(305) " "Inferred latch for \"a3\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a3\[2\] CPU.vhd(305) " "Inferred latch for \"a3\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[0\] CPU.vhd(305) " "Inferred latch for \"d3\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[1\] CPU.vhd(305) " "Inferred latch for \"d3\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[2\] CPU.vhd(305) " "Inferred latch for \"d3\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[3\] CPU.vhd(305) " "Inferred latch for \"d3\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[4\] CPU.vhd(305) " "Inferred latch for \"d3\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[5\] CPU.vhd(305) " "Inferred latch for \"d3\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[6\] CPU.vhd(305) " "Inferred latch for \"d3\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[7\] CPU.vhd(305) " "Inferred latch for \"d3\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[8\] CPU.vhd(305) " "Inferred latch for \"d3\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[9\] CPU.vhd(305) " "Inferred latch for \"d3\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[10\] CPU.vhd(305) " "Inferred latch for \"d3\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[11\] CPU.vhd(305) " "Inferred latch for \"d3\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[12\] CPU.vhd(305) " "Inferred latch for \"d3\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[13\] CPU.vhd(305) " "Inferred latch for \"d3\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[14\] CPU.vhd(305) " "Inferred latch for \"d3\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d3\[15\] CPU.vhd(305) " "Inferred latch for \"d3\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[0\] CPU.vhd(305) " "Inferred latch for \"alu_b\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[1\] CPU.vhd(305) " "Inferred latch for \"alu_b\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[2\] CPU.vhd(305) " "Inferred latch for \"alu_b\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[3\] CPU.vhd(305) " "Inferred latch for \"alu_b\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[4\] CPU.vhd(305) " "Inferred latch for \"alu_b\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[5\] CPU.vhd(305) " "Inferred latch for \"alu_b\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[6\] CPU.vhd(305) " "Inferred latch for \"alu_b\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[7\] CPU.vhd(305) " "Inferred latch for \"alu_b\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[8\] CPU.vhd(305) " "Inferred latch for \"alu_b\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[9\] CPU.vhd(305) " "Inferred latch for \"alu_b\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[10\] CPU.vhd(305) " "Inferred latch for \"alu_b\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[11\] CPU.vhd(305) " "Inferred latch for \"alu_b\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[12\] CPU.vhd(305) " "Inferred latch for \"alu_b\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[13\] CPU.vhd(305) " "Inferred latch for \"alu_b\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[14\] CPU.vhd(305) " "Inferred latch for \"alu_b\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_b\[15\] CPU.vhd(305) " "Inferred latch for \"alu_b\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[0\] CPU.vhd(305) " "Inferred latch for \"s1_0\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[1\] CPU.vhd(305) " "Inferred latch for \"s1_0\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[2\] CPU.vhd(305) " "Inferred latch for \"s1_0\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[3\] CPU.vhd(305) " "Inferred latch for \"s1_0\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[4\] CPU.vhd(305) " "Inferred latch for \"s1_0\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[5\] CPU.vhd(305) " "Inferred latch for \"s1_0\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[6\] CPU.vhd(305) " "Inferred latch for \"s1_0\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[7\] CPU.vhd(305) " "Inferred latch for \"s1_0\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[8\] CPU.vhd(305) " "Inferred latch for \"s1_0\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[9\] CPU.vhd(305) " "Inferred latch for \"s1_0\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[10\] CPU.vhd(305) " "Inferred latch for \"s1_0\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[11\] CPU.vhd(305) " "Inferred latch for \"s1_0\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[12\] CPU.vhd(305) " "Inferred latch for \"s1_0\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[13\] CPU.vhd(305) " "Inferred latch for \"s1_0\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[14\] CPU.vhd(305) " "Inferred latch for \"s1_0\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1_0\[15\] CPU.vhd(305) " "Inferred latch for \"s1_0\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[0\] CPU.vhd(305) " "Inferred latch for \"s5_0\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[1\] CPU.vhd(305) " "Inferred latch for \"s5_0\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[2\] CPU.vhd(305) " "Inferred latch for \"s5_0\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[3\] CPU.vhd(305) " "Inferred latch for \"s5_0\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[4\] CPU.vhd(305) " "Inferred latch for \"s5_0\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[5\] CPU.vhd(305) " "Inferred latch for \"s5_0\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[6\] CPU.vhd(305) " "Inferred latch for \"s5_0\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[7\] CPU.vhd(305) " "Inferred latch for \"s5_0\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[8\] CPU.vhd(305) " "Inferred latch for \"s5_0\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[9\] CPU.vhd(305) " "Inferred latch for \"s5_0\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[10\] CPU.vhd(305) " "Inferred latch for \"s5_0\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[11\] CPU.vhd(305) " "Inferred latch for \"s5_0\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[12\] CPU.vhd(305) " "Inferred latch for \"s5_0\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[13\] CPU.vhd(305) " "Inferred latch for \"s5_0\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[14\] CPU.vhd(305) " "Inferred latch for \"s5_0\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s5_0\[15\] CPU.vhd(305) " "Inferred latch for \"s5_0\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[0\] CPU.vhd(305) " "Inferred latch for \"alu_a\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[1\] CPU.vhd(305) " "Inferred latch for \"alu_a\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[2\] CPU.vhd(305) " "Inferred latch for \"alu_a\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[3\] CPU.vhd(305) " "Inferred latch for \"alu_a\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[4\] CPU.vhd(305) " "Inferred latch for \"alu_a\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[5\] CPU.vhd(305) " "Inferred latch for \"alu_a\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[6\] CPU.vhd(305) " "Inferred latch for \"alu_a\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[7\] CPU.vhd(305) " "Inferred latch for \"alu_a\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[8\] CPU.vhd(305) " "Inferred latch for \"alu_a\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[9\] CPU.vhd(305) " "Inferred latch for \"alu_a\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[10\] CPU.vhd(305) " "Inferred latch for \"alu_a\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[11\] CPU.vhd(305) " "Inferred latch for \"alu_a\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[12\] CPU.vhd(305) " "Inferred latch for \"alu_a\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[13\] CPU.vhd(305) " "Inferred latch for \"alu_a\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[14\] CPU.vhd(305) " "Inferred latch for \"alu_a\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_a\[15\] CPU.vhd(305) " "Inferred latch for \"alu_a\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[0\] CPU.vhd(305) " "Inferred latch for \"m_a\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[1\] CPU.vhd(305) " "Inferred latch for \"m_a\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[2\] CPU.vhd(305) " "Inferred latch for \"m_a\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[3\] CPU.vhd(305) " "Inferred latch for \"m_a\[3\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[4\] CPU.vhd(305) " "Inferred latch for \"m_a\[4\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[5\] CPU.vhd(305) " "Inferred latch for \"m_a\[5\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[6\] CPU.vhd(305) " "Inferred latch for \"m_a\[6\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[7\] CPU.vhd(305) " "Inferred latch for \"m_a\[7\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[8\] CPU.vhd(305) " "Inferred latch for \"m_a\[8\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[9\] CPU.vhd(305) " "Inferred latch for \"m_a\[9\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[10\] CPU.vhd(305) " "Inferred latch for \"m_a\[10\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[11\] CPU.vhd(305) " "Inferred latch for \"m_a\[11\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[12\] CPU.vhd(305) " "Inferred latch for \"m_a\[12\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[13\] CPU.vhd(305) " "Inferred latch for \"m_a\[13\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[14\] CPU.vhd(305) " "Inferred latch for \"m_a\[14\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "m_a\[15\] CPU.vhd(305) " "Inferred latch for \"m_a\[15\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[0\] CPU.vhd(305) " "Inferred latch for \"a1\[0\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[1\] CPU.vhd(305) " "Inferred latch for \"a1\[1\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a1\[2\] CPU.vhd(305) " "Inferred latch for \"a1\[2\]\" at CPU.vhd(305)" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 305 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "T1_reg DataPath:Main_Data\|T1_reg:T1 A:bhv " "Elaborating entity \"T1_reg\" using architecture \"A:bhv\" for hierarchy \"DataPath:Main_Data\|T1_reg:T1\"" {  } { { "CPU.vhd" "T1" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 255 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Components.vhd(312) " "VHDL Process Statement warning at Components.vhd(312): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 312 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|T1_reg:T1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage Components.vhd(315) " "VHDL Process Statement warning at Components.vhd(315): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 315 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|T1_reg:T1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "T_reg DataPath:Main_Data\|T_reg:T2 A:bhv " "Elaborating entity \"T_reg\" using architecture \"A:bhv\" for hierarchy \"DataPath:Main_Data\|T_reg:T2\"" {  } { { "CPU.vhd" "T2" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 258 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Components.vhd(157) " "VHDL Process Statement warning at Components.vhd(157): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|T_reg:T2"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage Components.vhd(160) " "VHDL Process Statement warning at Components.vhd(160): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 160 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|T_reg:T2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Temp_reg3 DataPath:Main_Data\|Temp_reg3:T6 A:bhv " "Elaborating entity \"Temp_reg3\" using architecture \"A:bhv\" for hierarchy \"DataPath:Main_Data\|Temp_reg3:T6\"" {  } { { "CPU.vhd" "T6" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 271 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "w_enable Components.vhd(132) " "VHDL Process Statement warning at Components.vhd(132): signal \"w_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|Temp_reg3:T6"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage Components.vhd(135) " "VHDL Process Statement warning at Components.vhd(135): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|Temp_reg3:T6"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "flag_reg DataPath:Main_Data\|flag_reg:flag A:bhv " "Elaborating entity \"flag_reg\" using architecture \"A:bhv\" for hierarchy \"DataPath:Main_Data\|flag_reg:flag\"" {  } { { "CPU.vhd" "flag" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 274 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "c_enable Components.vhd(183) " "VHDL Process Statement warning at Components.vhd(183): signal \"c_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 183 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|flag_reg:flag"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage Components.vhd(186) " "VHDL Process Statement warning at Components.vhd(186): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 186 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|flag_reg:flag"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "z_enable Components.vhd(188) " "VHDL Process Statement warning at Components.vhd(188): signal \"z_enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 188 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|flag_reg:flag"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "storage Components.vhd(191) " "VHDL Process Statement warning at Components.vhd(191): signal \"storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 191 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 "|CPU|DataPath:Main_Data|flag_reg:flag"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "prog_reg DataPath:Main_Data\|prog_reg:reg_file A:pr " "Elaborating entity \"prog_reg\" using architecture \"A:pr\" for hierarchy \"DataPath:Main_Data\|prog_reg:reg_file\"" {  } { { "CPU.vhd" "reg_file" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 279 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330863 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prog_storage Components.vhd(410) " "VHDL Process Statement warning at Components.vhd(410): signal \"prog_storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 410 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330879 "|CPU|DataPath:Main_Data|prog_reg:reg_file"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "prog_storage Components.vhd(411) " "VHDL Process Statement warning at Components.vhd(411): signal \"prog_storage\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 411 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330879 "|CPU|DataPath:Main_Data|prog_reg:reg_file"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Priority DataPath:Main_Data\|Priority:priori_enc A:bhv " "Elaborating entity \"Priority\" using architecture \"A:bhv\" for hierarchy \"DataPath:Main_Data\|Priority:priori_enc\"" {  } { { "CPU.vhd" "priori_enc" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 283 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "decoder_3to8 DataPath:Main_Data\|decoder_3to8:decoder A:dec " "Elaborating entity \"decoder_3to8\" using architecture \"A:dec\" for hierarchy \"DataPath:Main_Data\|decoder_3to8:decoder\"" {  } { { "CPU.vhd" "decoder" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 286 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "extender8 DataPath:Main_Data\|extender8:e8 A:sidehojana " "Elaborating entity \"extender8\" using architecture \"A:sidehojana\" for hierarchy \"DataPath:Main_Data\|extender8:e8\"" {  } { { "CPU.vhd" "e8" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 289 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Lshifter7 DataPath:Main_Data\|Lshifter7:lshift7 A:sidehoja " "Elaborating entity \"Lshifter7\" using architecture \"A:sidehoja\" for hierarchy \"DataPath:Main_Data\|Lshifter7:lshift7\"" {  } { { "CPU.vhd" "lshift7" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 292 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signed_extender DataPath:Main_Data\|signed_extender:se6 " "Elaborating entity \"signed_extender\" for hierarchy \"DataPath:Main_Data\|signed_extender:se6\"" {  } { { "CPU.vhd" "se6" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "Memory DataPath:Main_Data\|Memory:mem A:memorykakaam " "Elaborating entity \"Memory\" using architecture \"A:memorykakaam\" for hierarchy \"DataPath:Main_Data\|Memory:mem\"" {  } { { "CPU.vhd" "mem" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 298 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "memorykagyaan Components.vhd(566) " "VHDL Process Statement warning at Components.vhd(566): signal \"memorykagyaan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 566 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "mem_out Components.vhd(563) " "VHDL Process Statement warning at Components.vhd(563): inferring latch(es) for signal or variable \"mem_out\", which holds its previous value in one or more paths through the process" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[0\] Components.vhd(563) " "Inferred latch for \"mem_out\[0\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[1\] Components.vhd(563) " "Inferred latch for \"mem_out\[1\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[2\] Components.vhd(563) " "Inferred latch for \"mem_out\[2\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[3\] Components.vhd(563) " "Inferred latch for \"mem_out\[3\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[4\] Components.vhd(563) " "Inferred latch for \"mem_out\[4\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[5\] Components.vhd(563) " "Inferred latch for \"mem_out\[5\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[6\] Components.vhd(563) " "Inferred latch for \"mem_out\[6\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[7\] Components.vhd(563) " "Inferred latch for \"mem_out\[7\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[8\] Components.vhd(563) " "Inferred latch for \"mem_out\[8\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[9\] Components.vhd(563) " "Inferred latch for \"mem_out\[9\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[10\] Components.vhd(563) " "Inferred latch for \"mem_out\[10\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[11\] Components.vhd(563) " "Inferred latch for \"mem_out\[11\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[12\] Components.vhd(563) " "Inferred latch for \"mem_out\[12\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[13\] Components.vhd(563) " "Inferred latch for \"mem_out\[13\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[14\] Components.vhd(563) " "Inferred latch for \"mem_out\[14\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_out\[15\] Components.vhd(563) " "Inferred latch for \"mem_out\[15\]\" at Components.vhd(563)" {  } { { "Components.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 563 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 "|CPU|DataPath:Main_Data|Memory:mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "ALU DataPath:Main_Data\|ALU:alu_comp A:addsubnand " "Elaborating entity \"ALU\" using architecture \"A:addsubnand\" for hierarchy \"DataPath:Main_Data\|ALU:alu_comp\"" {  } { { "CPU.vhd" "alu_comp" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 301 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_unit_cell DataPath:Main_Data\|ALU:alu_comp\|ALU_unit_cell:\\unit_cell_generate:0:unit " "Elaborating entity \"ALU_unit_cell\" for hierarchy \"DataPath:Main_Data\|ALU:alu_comp\|ALU_unit_cell:\\unit_cell_generate:0:unit\"" {  } { { "Components.vhd" "\\unit_cell_generate:0:unit" { Text "C:/Users/aryav/Desktop/CPU/Components.vhd" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "FSM FSM:Main_FSM A:shatranj " "Elaborating entity \"FSM\" using architecture \"A:shatranj\" for hierarchy \"FSM:Main_FSM\"" {  } { { "CPU.vhd" "Main_FSM" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 720 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580330883 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669580331315 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669580331315 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "CPU.vhd" "" { Text "C:/Users/aryav/Desktop/CPU/CPU.vhd" 686 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1669580331358 "|CPU|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1669580331358 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1 " "Implemented 1 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669580331358 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669580331358 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669580331358 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4789 " "Peak virtual memory: 4789 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669580331387 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:48:51 2022 " "Processing ended: Mon Nov 28 01:48:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669580331387 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669580331387 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669580331387 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669580331387 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1669580332584 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669580332584 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:48:52 2022 " "Processing started: Mon Nov 28 01:48:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669580332584 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1669580332584 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1669580332584 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1669580332666 ""}
{ "Info" "0" "" "Project  = CPU" {  } {  } 0 0 "Project  = CPU" 0 0 "Fitter" 0 0 1669580332666 ""}
{ "Info" "0" "" "Revision = CPU" {  } {  } 0 0 "Revision = CPU" 0 0 "Fitter" 0 0 1669580332666 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1669580332741 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1669580332741 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPU 10M25SAE144C8G " "Selected device 10M25SAE144C8G for design \"CPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1669580332741 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669580332774 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1669580332774 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1669580332929 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1669580332936 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8G " "Device 10M08SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SAE144C8GES " "Device 10M08SAE144C8GES is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SAE144C8G " "Device 10M04SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SAE144C8G " "Device 10M16SAE144C8G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1669580333001 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ 16 " "Pin ~ALTERA_TMS~ is reserved at location 16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ 18 " "Pin ~ALTERA_TCK~ is reserved at location 18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ 19 " "Pin ~ALTERA_TDI~ is reserved at location 19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ 20 " "Pin ~ALTERA_TDO~ is reserved at location 20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1669580333001 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1669580333001 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 1 " "No exact pin location assignment(s) for 1 pins of 1 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1669580333132 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1669580333305 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 2.5V 1 0 0 " "Number of I/O pins in group: 1 (unused VREF, 2.5V VCCIO, 1 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1669580333305 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1669580333305 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1A does not use undetermined 0 8 " "I/O bank number 1A does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1B does not use undetermined 4 6 " "I/O bank number 1B does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 18 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 7 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 12 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 15 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 7 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 4 13 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1669580333305 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1669580333305 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669580333305 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1669580333319 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1669580334105 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669580334138 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1669580334153 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1669580334342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669580334342 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1669580334700 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X24_Y24 X35_Y36 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36" {  } { { "loc" "" { Generic "C:/Users/aryav/Desktop/CPU/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X24_Y24 to location X35_Y36"} { { 12 { 0 ""} 24 24 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1669580335367 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1669580335367 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1669580335412 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1669580335412 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1669580335412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669580335412 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1669580335579 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669580335595 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669580335769 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1669580335769 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1669580335991 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1669580336371 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/aryav/Desktop/CPU/output_files/CPU.fit.smsg " "Generated suppressed messages file C:/Users/aryav/Desktop/CPU/output_files/CPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1669580336549 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 7 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5578 " "Peak virtual memory: 5578 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669580336937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:48:56 2022 " "Processing ended: Mon Nov 28 01:48:56 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669580336937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669580336937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669580336937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1669580336937 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1669580337997 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669580337998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:48:57 2022 " "Processing started: Mon Nov 28 01:48:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669580337998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1669580337998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1669580337998 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1669580338315 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1669580339358 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1669580339422 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669580339963 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:48:59 2022 " "Processing ended: Mon Nov 28 01:48:59 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669580339963 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669580339963 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669580339963 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1669580339963 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1669580341006 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Power Analyzer Quartus Prime " "Running Quartus Prime Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669580341006 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:49:00 2022 " "Processing started: Mon Nov 28 01:49:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669580341006 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Power Analyzer" 0 -1 1669580341006 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_pow --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Power Analyzer" 0 -1 1669580341006 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Power Analyzer" 0 -1 1669580341252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669580341252 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Power Analyzer" 0 -1 1669580341252 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Power Analyzer" 0 -1 1669580341672 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Power Analyzer" 0 -1 1669580341672 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669580341676 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "Power Analyzer" 0 -1 1669580341676 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "Power Analyzer" 0 -1 1669580341676 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "Power Analyzer" 0 -1 1669580341856 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Power Analyzer" 0 -1 1669580341882 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Power Analyzer" 0 -1 1669580342162 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "0.000 millions of transitions / sec " "Average toggle rate for this design is 0.000 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669580342340 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "229.80 mW " "Total thermal power estimate for the design is 229.80 mW" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "" { Report "c:/intelfpga_lite/20.1/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "Power Analyzer" 0 -1 1669580342393 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Power Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Power Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4834 " "Peak virtual memory: 4834 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669580342599 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:49:02 2022 " "Processing ended: Mon Nov 28 01:49:02 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669580342599 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669580342599 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669580342599 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Power Analyzer" 0 -1 1669580342599 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Power Analyzer" 0 -1 1669580343782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669580343784 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:49:03 2022 " "Processing started: Mon Nov 28 01:49:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669580343784 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1669580343784 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta CPU -c CPU " "Command: quartus_sta CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1669580343784 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1669580343874 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1669580344002 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1669580344002 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669580344039 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1669580344039 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPU.sdc " "Synopsys Design Constraints File file not found: 'CPU.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1669580344201 ""}
{ "Info" "ISTA_NO_CLOCKS_TO_REPORT" "" "No clocks to report" {  } {  } 0 332159 "No clocks to report" 0 0 "Timing Analyzer" 0 -1 1669580344201 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1669580344211 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344213 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1669580344215 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344224 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344226 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344228 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669580344230 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1669580344248 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1669580344512 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669580344576 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669580344576 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669580344576 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669580344576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "fmax " "No fmax paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344578 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344589 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344591 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344594 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344596 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1669580344600 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1669580344776 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_FOUND_NO_CLOCKS" "" "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." {  } {  } 0 332096 "The command derive_clocks did not find any clocks to derive.  No clocks were created or changed." 0 0 "Timing Analyzer" 0 -1 1669580344776 ""}
{ "Warning" "WSTA_NO_CLOCKS_DEFINED" "" "No clocks defined in design." {  } {  } 0 332068 "No clocks defined in design." 0 0 "Timing Analyzer" 0 -1 1669580344776 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Timing Analyzer" 0 -1 1669580344776 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Setup " "No Setup paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344783 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Hold " "No Hold paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344786 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344789 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344792 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Minimum Pulse Width " "No Minimum Pulse Width paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1669580344794 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669580345580 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1669580345580 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 5 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669580345622 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:49:05 2022 " "Processing ended: Mon Nov 28 01:49:05 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669580345622 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669580345622 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669580345622 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1669580345622 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1669580346637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669580346640 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 28 01:49:06 2022 " "Processing started: Mon Nov 28 01:49:06 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669580346640 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669580346640 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off CPU -c CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1669580346640 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1669580346951 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "CPU.vho C:/Users/aryav/Desktop/CPU/simulation/modelsim/ simulation " "Generated file CPU.vho in folder \"C:/Users/aryav/Desktop/CPU/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1669580346984 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4641 " "Peak virtual memory: 4641 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669580347013 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 28 01:49:07 2022 " "Processing ended: Mon Nov 28 01:49:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669580347013 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669580347013 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669580347013 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669580347013 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 49 s " "Quartus Prime Full Compilation was successful. 0 errors, 49 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1669580347663 ""}
