if {![file exists "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/sim_div/sim_div.mpf"]} { 
	project new "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/sim_div" sim_div
	project addfile "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clock.vhd"
	project addfile "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clk_tb.vhd"
	vlib  work
	vdel -lib work -all 
	vlib work
	vcom -work work "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clock.vhd"
	vcom -work work "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/div_clk_tb.vhd"
} else {
	project open "D:/RTL_FPGA/SD2/VERILOG/aula7-divisor/sim_div/sim_div"
	project compileoutofdate
}
vsim -voptargs=+acc -L work -L pmi_work -L ovi_ecp5u  div_clk_tb
view wave
add wave /*
run 1000ns
