vendor_name = ModelSim
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/MEDTH.sdc
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_out_SDA.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/reg_in_SDA.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/RAM_DP_256x8.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/periferico_i2c.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_periferico.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/interfaz_i2c.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/gen_SCL.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/filtro_SDA.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/FIFO_dp_256x8.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/fifo_256x8_dp.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/periferico_i2c/control_i2c.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/pll/pll_100MHz.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/procesador_t_h/procesador_medida.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/timer/timer.vhd
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/hdl/MEDTH.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/scfifo.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_regfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_dpfifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_i2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_fffifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_f2fifo.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/aglobal160.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/scfifo_h531.tdf
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/a_dpfifo_4t21.tdf
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_95b1.tdf
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cmpr_b78.tdf
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_o2b.tdf
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_537.tdf
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/cntr_p2b.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/altsyncram_utn3.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/altpll.tdf
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratix_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/stratixii_pll.inc
source_file = 1, c:/altera_lite/16.0/quartus/libraries/megafunctions/cycloneii_pll.inc
source_file = 1, C:/Users/crisa/OneDrive/Documentos/UNIVERSIDAD/ISE 2021/BLOQUE 2/Fase 1/ise_max1000_lpc1768/quartus/db/pll_100mhz_altpll.v
design_name = MEDTH
instance = comp, \SDA~output , SDA~output, MEDTH, 1
instance = comp, \SCL~output , SCL~output, MEDTH, 1
instance = comp, \clk~input , clk~input, MEDTH, 1
instance = comp, \sintesis:PLL|altpll_component|auto_generated|pll1 , \sintesis:PLL|altpll_component|auto_generated|pll1, MEDTH, 1
instance = comp, \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl , \sintesis:PLL|altpll_component|auto_generated|wire_pll1_clk[0]~clkctrl, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[0]~8 , I2C|U1|U0|cnt_SCL[0]~8, MEDTH, 1
instance = comp, \~GND , ~GND, MEDTH, 1
instance = comp, \nRst~input , nRst~input, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[2]~14 , I2C|U1|U0|cnt_SCL[2]~14, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[3]~16 , I2C|U1|U0|cnt_SCL[3]~16, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[3] , I2C|U1|U0|cnt_SCL[3], MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[4]~18 , I2C|U1|U0|cnt_SCL[4]~18, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[4] , I2C|U1|U0|cnt_SCL[4], MEDTH, 1
instance = comp, \I2C|U1|U0|Equal3~0 , I2C|U1|U0|Equal3~0, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[5]~20 , I2C|U1|U0|cnt_SCL[5]~20, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[5] , I2C|U1|U0|cnt_SCL[5], MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[6]~22 , I2C|U1|U0|cnt_SCL[6]~22, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[6] , I2C|U1|U0|cnt_SCL[6], MEDTH, 1
instance = comp, \I2C|U1|U0|Equal3~1 , I2C|U1|U0|Equal3~1, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[7]~24 , I2C|U1|U0|cnt_SCL[7]~24, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[7] , I2C|U1|U0|cnt_SCL[7], MEDTH, 1
instance = comp, \I2C|U1|U0|Equal3~2 , I2C|U1|U0|Equal3~2, MEDTH, 1
instance = comp, \I2C|U1|U0|LessThan0~0 , I2C|U1|U0|LessThan0~0, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL~10 , I2C|U1|U0|cnt_SCL~10, MEDTH, 1
instance = comp, \TIMER|Add2~1 , TIMER|Add2~1, MEDTH, 1
instance = comp, \TIMER|Add0~0 , TIMER|Add0~0, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[0] , TIMER|cnt_div_1ms[0], MEDTH, 1
instance = comp, \TIMER|Add0~2 , TIMER|Add0~2, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[1] , TIMER|cnt_div_1ms[1], MEDTH, 1
instance = comp, \TIMER|Add0~4 , TIMER|Add0~4, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[2] , TIMER|cnt_div_1ms[2], MEDTH, 1
instance = comp, \TIMER|Add0~6 , TIMER|Add0~6, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[3] , TIMER|cnt_div_1ms[3], MEDTH, 1
instance = comp, \TIMER|Add0~8 , TIMER|Add0~8, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[4] , TIMER|cnt_div_1ms[4], MEDTH, 1
instance = comp, \TIMER|Add0~10 , TIMER|Add0~10, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms~5 , TIMER|cnt_div_1ms~5, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[5] , TIMER|cnt_div_1ms[5], MEDTH, 1
instance = comp, \TIMER|Add0~12 , TIMER|Add0~12, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[6] , TIMER|cnt_div_1ms[6], MEDTH, 1
instance = comp, \TIMER|Add0~14 , TIMER|Add0~14, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms~4 , TIMER|cnt_div_1ms~4, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[7] , TIMER|cnt_div_1ms[7], MEDTH, 1
instance = comp, \TIMER|Add0~16 , TIMER|Add0~16, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[8] , TIMER|cnt_div_1ms[8], MEDTH, 1
instance = comp, \TIMER|Add0~18 , TIMER|Add0~18, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms~3 , TIMER|cnt_div_1ms~3, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[9] , TIMER|cnt_div_1ms[9], MEDTH, 1
instance = comp, \TIMER|Add0~20 , TIMER|Add0~20, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms~2 , TIMER|cnt_div_1ms~2, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[10] , TIMER|cnt_div_1ms[10], MEDTH, 1
instance = comp, \TIMER|Add0~22 , TIMER|Add0~22, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[11] , TIMER|cnt_div_1ms[11], MEDTH, 1
instance = comp, \TIMER|Add0~24 , TIMER|Add0~24, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[12] , TIMER|cnt_div_1ms[12], MEDTH, 1
instance = comp, \TIMER|Add0~26 , TIMER|Add0~26, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[13] , TIMER|cnt_div_1ms[13], MEDTH, 1
instance = comp, \TIMER|Add0~28 , TIMER|Add0~28, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[14] , TIMER|cnt_div_1ms[14], MEDTH, 1
instance = comp, \TIMER|Add0~30 , TIMER|Add0~30, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms~1 , TIMER|cnt_div_1ms~1, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[15] , TIMER|cnt_div_1ms[15], MEDTH, 1
instance = comp, \TIMER|Add0~32 , TIMER|Add0~32, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms~0 , TIMER|cnt_div_1ms~0, MEDTH, 1
instance = comp, \TIMER|cnt_div_1ms[16] , TIMER|cnt_div_1ms[16], MEDTH, 1
instance = comp, \TIMER|Equal0~0 , TIMER|Equal0~0, MEDTH, 1
instance = comp, \TIMER|Equal0~1 , TIMER|Equal0~1, MEDTH, 1
instance = comp, \TIMER|Equal0~3 , TIMER|Equal0~3, MEDTH, 1
instance = comp, \TIMER|Equal0~2 , TIMER|Equal0~2, MEDTH, 1
instance = comp, \TIMER|Equal0~4 , TIMER|Equal0~4, MEDTH, 1
instance = comp, \TIMER|cnt_div_5ms[0]~3 , TIMER|cnt_div_5ms[0]~3, MEDTH, 1
instance = comp, \TIMER|cnt_div_5ms[0] , TIMER|cnt_div_5ms[0], MEDTH, 1
instance = comp, \TIMER|cnt_div_5ms[1]~4 , TIMER|cnt_div_5ms[1]~4, MEDTH, 1
instance = comp, \TIMER|cnt_div_5ms[1] , TIMER|cnt_div_5ms[1], MEDTH, 1
instance = comp, \TIMER|Equal0~5 , TIMER|Equal0~5, MEDTH, 1
instance = comp, \TIMER|cnt_div_5ms[2]~2 , TIMER|cnt_div_5ms[2]~2, MEDTH, 1
instance = comp, \TIMER|cnt_div_5ms[2] , TIMER|cnt_div_5ms[2], MEDTH, 1
instance = comp, \TIMER|tic_5ms~0 , TIMER|tic_5ms~0, MEDTH, 1
instance = comp, \TIMER|tic_5ms , TIMER|tic_5ms, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[0]~4 , TIMER|cnt_div_125ms[0]~4, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[0] , TIMER|cnt_div_125ms[0], MEDTH, 1
instance = comp, \TIMER|Add2~3 , TIMER|Add2~3, MEDTH, 1
instance = comp, \TIMER|tic_125ms~1 , TIMER|tic_125ms~1, MEDTH, 1
instance = comp, \TIMER|Add2~0 , TIMER|Add2~0, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[1]~3 , TIMER|cnt_div_125ms[1]~3, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[1] , TIMER|cnt_div_125ms[1], MEDTH, 1
instance = comp, \TIMER|Add2~5 , TIMER|Add2~5, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[2]~2 , TIMER|cnt_div_125ms[2]~2, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[2] , TIMER|cnt_div_125ms[2], MEDTH, 1
instance = comp, \TIMER|Add2~7 , TIMER|Add2~7, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[3]~1 , TIMER|cnt_div_125ms[3]~1, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[3] , TIMER|cnt_div_125ms[3], MEDTH, 1
instance = comp, \TIMER|Add2~9 , TIMER|Add2~9, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[4]~0 , TIMER|cnt_div_125ms[4]~0, MEDTH, 1
instance = comp, \TIMER|cnt_div_125ms[4] , TIMER|cnt_div_125ms[4], MEDTH, 1
instance = comp, \TIMER|tic_125ms~0 , TIMER|tic_125ms~0, MEDTH, 1
instance = comp, \TIMER|toggle_div_025s~0 , TIMER|toggle_div_025s~0, MEDTH, 1
instance = comp, \TIMER|toggle_div_025s , TIMER|toggle_div_025s, MEDTH, 1
instance = comp, \THPROC|estado.comando_escritura , THPROC|estado.comando_escritura, MEDTH, 1
instance = comp, \THPROC|estado.chequeo_fin_escr , THPROC|estado.chequeo_fin_escr, MEDTH, 1
instance = comp, \TIMER|tic_125ms , TIMER|tic_125ms, MEDTH, 1
instance = comp, \THPROC|Selector11~0 , THPROC|Selector11~0, MEDTH, 1
instance = comp, \THPROC|estado.espera_tic , THPROC|estado.espera_tic, MEDTH, 1
instance = comp, \THPROC|estado~18 , THPROC|estado~18, MEDTH, 1
instance = comp, \THPROC|estado.escritura1 , THPROC|estado.escritura1, MEDTH, 1
instance = comp, \THPROC|estado.escritura2 , THPROC|estado.escritura2, MEDTH, 1
instance = comp, \THPROC|estado.escritura3 , THPROC|estado.escritura3, MEDTH, 1
instance = comp, \THPROC|estado.escritura4 , THPROC|estado.escritura4, MEDTH, 1
instance = comp, \THPROC|WideOr1~0 , THPROC|WideOr1~0, MEDTH, 1
instance = comp, \THPROC|Selector8~0 , THPROC|Selector8~0, MEDTH, 1
instance = comp, \THPROC|Selector10~0 , THPROC|Selector10~0, MEDTH, 1
instance = comp, \THPROC|dato_w[0] , THPROC|dato_w[0], MEDTH, 1
instance = comp, \I2C|U1|U0|Equal4~0 , I2C|U1|U0|Equal4~0, MEDTH, 1
instance = comp, \I2C|U1|U0|start~0 , I2C|U1|U0|start~0, MEDTH, 1
instance = comp, \I2C|U1|U0|start , I2C|U1|U0|start, MEDTH, 1
instance = comp, \I2C|U1|U0|Equal4~1 , I2C|U1|U0|Equal4~1, MEDTH, 1
instance = comp, \I2C|U1|U0|SCL_up , I2C|U1|U0|SCL_up, MEDTH, 1
instance = comp, \I2C|U1|U0|ena_in_SDA~0 , I2C|U1|U0|ena_in_SDA~0, MEDTH, 1
instance = comp, \I2C|U1|U0|ena_in_SDA , I2C|U1|U0|ena_in_SDA, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL~3 , I2C|U1|U1|cnt_pulsos_SCL~3, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[0]~8 , I2C|U0|fifo_wr|num_bytes[0]~8, MEDTH, 1
instance = comp, \I2C|U0|fin_tx_i , I2C|U0|fin_tx_i, MEDTH, 1
instance = comp, \THPROC|add[0]~0 , THPROC|add[0]~0, MEDTH, 1
instance = comp, \THPROC|add[0] , THPROC|add[0], MEDTH, 1
instance = comp, \THPROC|add[1] , THPROC|add[1], MEDTH, 1
instance = comp, \THPROC|Selector3~0 , THPROC|Selector3~0, MEDTH, 1
instance = comp, \THPROC|Selector0~0 , THPROC|Selector0~0, MEDTH, 1
instance = comp, \THPROC|we , THPROC|we, MEDTH, 1
instance = comp, \I2C|U0|we_fifo_wr~0 , I2C|U0|we_fifo_wr~0, MEDTH, 1
instance = comp, \I2C|U0|status[3]~0 , I2C|U0|status[3]~0, MEDTH, 1
instance = comp, \I2C|U0|status[3] , I2C|U0|status[3], MEDTH, 1
instance = comp, \I2C|U1|U1|Selector4~3 , I2C|U1|U1|Selector4~3, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector13~0 , I2C|U1|U1|Selector13~0, MEDTH, 1
instance = comp, \SDA~input , SDA~input, MEDTH, 1
instance = comp, \I2C|U1|U3|SDA_sync[0]~0 , I2C|U1|U3|SDA_sync[0]~0, MEDTH, 1
instance = comp, \I2C|U1|U3|SDA_sync[0] , I2C|U1|U3|SDA_sync[0], MEDTH, 1
instance = comp, \I2C|U1|U3|SDA_sync[1] , I2C|U1|U3|SDA_sync[1], MEDTH, 1
instance = comp, \I2C|U1|U3|SDA_sync[2]~feeder , I2C|U1|U3|SDA_sync[2]~feeder, MEDTH, 1
instance = comp, \I2C|U1|U3|SDA_sync[2] , I2C|U1|U3|SDA_sync[2], MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[1] , I2C|U1|U3|filtro[1], MEDTH, 1
instance = comp, \I2C|U1|U3|filtro~1 , I2C|U1|U3|filtro~1, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[2] , I2C|U1|U3|filtro[2], MEDTH, 1
instance = comp, \I2C|U1|U3|filtro~2 , I2C|U1|U3|filtro~2, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[3] , I2C|U1|U3|filtro[3], MEDTH, 1
instance = comp, \I2C|U1|U3|Equal0~0 , I2C|U1|U3|Equal0~0, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro~3 , I2C|U1|U3|filtro~3, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[4] , I2C|U1|U3|filtro[4], MEDTH, 1
instance = comp, \I2C|U1|U3|Equal0~1 , I2C|U1|U3|Equal0~1, MEDTH, 1
instance = comp, \I2C|U1|U3|process_0~0 , I2C|U1|U3|process_0~0, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro~4 , I2C|U1|U3|filtro~4, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[5] , I2C|U1|U3|filtro[5], MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[6]~0 , I2C|U1|U3|filtro[6]~0, MEDTH, 1
instance = comp, \I2C|U1|U3|filtro[6] , I2C|U1|U3|filtro[6], MEDTH, 1
instance = comp, \I2C|U1|U1|Selector13~1 , I2C|U1|U1|Selector13~1, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector13~2 , I2C|U1|U1|Selector13~2, MEDTH, 1
instance = comp, \I2C|U1|U1|fin_byte , I2C|U1|U1|fin_byte, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|rd_mem , I2C|U0|fifo_wr|rd_mem, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[1]~10 , I2C|U0|fifo_wr|num_bytes[1]~10, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|full~1 , I2C|U0|fifo_wr|full~1, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[1] , I2C|U0|fifo_wr|num_bytes[1], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[2]~12 , I2C|U0|fifo_wr|num_bytes[2]~12, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[2] , I2C|U0|fifo_wr|num_bytes[2], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[3]~14 , I2C|U0|fifo_wr|num_bytes[3]~14, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[3] , I2C|U0|fifo_wr|num_bytes[3], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[4]~16 , I2C|U0|fifo_wr|num_bytes[4]~16, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[4] , I2C|U0|fifo_wr|num_bytes[4], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[5]~18 , I2C|U0|fifo_wr|num_bytes[5]~18, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[5] , I2C|U0|fifo_wr|num_bytes[5], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[6]~20 , I2C|U0|fifo_wr|num_bytes[6]~20, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[7]~22 , I2C|U0|fifo_wr|num_bytes[7]~22, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[7] , I2C|U0|fifo_wr|num_bytes[7], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|full~2 , I2C|U0|fifo_wr|full~2, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|full , I2C|U0|fifo_wr|full, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|process_1~0 , I2C|U0|fifo_wr|process_1~0, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[6] , I2C|U0|fifo_wr|num_bytes[6], MEDTH, 1
instance = comp, \I2C|U0|Equal4~1 , I2C|U0|Equal4~1, MEDTH, 1
instance = comp, \I2C|U0|Equal4~0 , I2C|U0|Equal4~0, MEDTH, 1
instance = comp, \I2C|U0|Equal4~2 , I2C|U0|Equal4~2, MEDTH, 1
instance = comp, \I2C|U0|we_fifo_wr~1 , I2C|U0|we_fifo_wr~1, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|we_mem , I2C|U0|fifo_wr|we_mem, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[0]~8 , I2C|U0|fifo_wr|add_rd[0]~8, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[0]~10 , I2C|U0|fifo_wr|add_rd[0]~10, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[0] , I2C|U0|fifo_wr|add_rd[0], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[0]~0 , I2C|U0|fifo_wr|add_wr[0]~0, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[1]~11 , I2C|U0|fifo_wr|add_rd[1]~11, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[1] , I2C|U0|fifo_wr|add_rd[1], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[1]~2 , I2C|U0|fifo_wr|add_wr[1]~2, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[2]~13 , I2C|U0|fifo_wr|add_rd[2]~13, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[2] , I2C|U0|fifo_wr|add_rd[2], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[2]~4 , I2C|U0|fifo_wr|add_wr[2]~4, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[3]~15 , I2C|U0|fifo_wr|add_rd[3]~15, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[3] , I2C|U0|fifo_wr|add_rd[3], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[3]~6 , I2C|U0|fifo_wr|add_wr[3]~6, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[4]~17 , I2C|U0|fifo_wr|add_rd[4]~17, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[4] , I2C|U0|fifo_wr|add_rd[4], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[4]~8 , I2C|U0|fifo_wr|add_wr[4]~8, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[5]~19 , I2C|U0|fifo_wr|add_rd[5]~19, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[5] , I2C|U0|fifo_wr|add_rd[5], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[5]~10 , I2C|U0|fifo_wr|add_wr[5]~10, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[6]~21 , I2C|U0|fifo_wr|add_rd[6]~21, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[6] , I2C|U0|fifo_wr|add_rd[6], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[6]~12 , I2C|U0|fifo_wr|add_wr[6]~12, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[7]~23 , I2C|U0|fifo_wr|add_rd[7]~23, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_rd[7] , I2C|U0|fifo_wr|add_rd[7], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|add_wr[7]~14 , I2C|U0|fifo_wr|add_wr[7]~14, MEDTH, 1
instance = comp, \THPROC|Selector8~1 , THPROC|Selector8~1, MEDTH, 1
instance = comp, \THPROC|dato_w[2] , THPROC|dato_w[2], MEDTH, 1
instance = comp, \THPROC|Selector3~1 , THPROC|Selector3~1, MEDTH, 1
instance = comp, \THPROC|dato_w[7] , THPROC|dato_w[7], MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0 , I2C|U0|fifo_wr|U_MEM|altsyncram_component|auto_generated|ram_block1a0, MEDTH, 1
instance = comp, \I2C|U1|U1|nWR_1~0 , I2C|U1|U1|nWR_1~0, MEDTH, 1
instance = comp, \I2C|U1|U1|nWR_1 , I2C|U1|U1|nWR_1, MEDTH, 1
instance = comp, \I2C|U1|U1|nWR~3 , I2C|U1|U1|nWR~3, MEDTH, 1
instance = comp, \I2C|U1|U1|nWR~2 , I2C|U1|U1|nWR~2, MEDTH, 1
instance = comp, \I2C|U1|U1|nWR , I2C|U1|U1|nWR, MEDTH, 1
instance = comp, \I2C|U1|U1|tx_ok~0 , I2C|U1|U1|tx_ok~0, MEDTH, 1
instance = comp, \I2C|U1|U1|tx_ok~1 , I2C|U1|U1|tx_ok~1, MEDTH, 1
instance = comp, \I2C|U1|U1|tx_ok , I2C|U1|U1|tx_ok, MEDTH, 1
instance = comp, \I2C|U0|NACK_1_T~0 , I2C|U0|NACK_1_T~0, MEDTH, 1
instance = comp, \I2C|U0|fifo_wr|num_bytes[0] , I2C|U0|fifo_wr|num_bytes[0], MEDTH, 1
instance = comp, \I2C|U0|process_1~0 , I2C|U0|process_1~0, MEDTH, 1
instance = comp, \I2C|U0|we_reg_ctrl~0 , I2C|U0|we_reg_ctrl~0, MEDTH, 1
instance = comp, \I2C|U0|status[2]~1 , I2C|U0|status[2]~1, MEDTH, 1
instance = comp, \I2C|U0|status[2] , I2C|U0|status[2], MEDTH, 1
instance = comp, \I2C|U0|ena_wr_byte~0 , I2C|U0|ena_wr_byte~0, MEDTH, 1
instance = comp, \I2C|U0|ena_wr_byte~1 , I2C|U0|ena_wr_byte~1, MEDTH, 1
instance = comp, \I2C|U0|ena_wr_byte , I2C|U0|ena_wr_byte, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita0, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|_~0, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[0], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita1, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita2, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[2], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita3, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[3], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~1, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita4, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[4], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita5, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[5], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita6, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[6], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~0, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_comb_bita7, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[7], MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~2, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff~3, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|full_dff, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~0, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1 , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|valid_wreq~1, MEDTH, 1
instance = comp, \I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1] , I2C|U0|fifo_rd|scfifo_component|auto_generated|dpfifo|usedw_counter|counter_reg_bit[1], MEDTH, 1
instance = comp, \I2C|U0|ena_byte~2 , I2C|U0|ena_byte~2, MEDTH, 1
instance = comp, \I2C|U0|reg_rd[2]~feeder , I2C|U0|reg_rd[2]~feeder, MEDTH, 1
instance = comp, \I2C|U0|reg_rd[2] , I2C|U0|reg_rd[2], MEDTH, 1
instance = comp, \I2C|U0|ena_byte~0 , I2C|U0|ena_byte~0, MEDTH, 1
instance = comp, \I2C|U0|reg_rd[7] , I2C|U0|reg_rd[7], MEDTH, 1
instance = comp, \I2C|U0|ena_byte~1 , I2C|U0|ena_byte~1, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~3 , I2C|U0|ena_byte~3, MEDTH, 1
instance = comp, \I2C|U0|Equal5~0 , I2C|U0|Equal5~0, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~6 , I2C|U0|ena_byte~6, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~5 , I2C|U0|ena_byte~5, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~4 , I2C|U0|ena_byte~4, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~7 , I2C|U0|ena_byte~7, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~8 , I2C|U0|ena_byte~8, MEDTH, 1
instance = comp, \I2C|U0|ena_byte~9 , I2C|U0|ena_byte~9, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector4~2 , I2C|U1|U1|Selector4~2, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector1~0 , I2C|U1|U1|Selector1~0, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.cargar_byte , I2C|U1|U1|estado.cargar_byte, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector12~0 , I2C|U1|U1|Selector12~0, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[0] , I2C|U1|U1|cnt_pulsos_SCL[0], MEDTH, 1
instance = comp, \I2C|U1|U1|Add0~2 , I2C|U1|U1|Add0~2, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[1]~2 , I2C|U1|U1|cnt_pulsos_SCL[1]~2, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector11~0 , I2C|U1|U1|Selector11~0, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[1] , I2C|U1|U1|cnt_pulsos_SCL[1], MEDTH, 1
instance = comp, \I2C|U1|U1|Add0~1 , I2C|U1|U1|Add0~1, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[2]~1 , I2C|U1|U1|cnt_pulsos_SCL[2]~1, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector10~0 , I2C|U1|U1|Selector10~0, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[2] , I2C|U1|U1|cnt_pulsos_SCL[2], MEDTH, 1
instance = comp, \I2C|U1|U1|Add0~0 , I2C|U1|U1|Add0~0, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[3]~0 , I2C|U1|U1|cnt_pulsos_SCL[3]~0, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector9~0 , I2C|U1|U1|Selector9~0, MEDTH, 1
instance = comp, \I2C|U1|U1|cnt_pulsos_SCL[3] , I2C|U1|U1|cnt_pulsos_SCL[3], MEDTH, 1
instance = comp, \I2C|U1|U1|Selector5~2 , I2C|U1|U1|Selector5~2, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector3~0 , I2C|U1|U1|Selector3~0, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector3~1 , I2C|U1|U1|Selector3~1, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.ACK , I2C|U1|U1|estado.ACK, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector4~5 , I2C|U1|U1|Selector4~5, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector4~4 , I2C|U1|U1|Selector4~4, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector4~6 , I2C|U1|U1|Selector4~6, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector4~7 , I2C|U1|U1|Selector4~7, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.inhabilitar_SCL , I2C|U1|U1|estado.inhabilitar_SCL, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.stop~0 , I2C|U1|U1|estado.stop~0, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.stop , I2C|U1|U1|estado.stop, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector5~0 , I2C|U1|U1|Selector5~0, MEDTH, 1
instance = comp, \I2C|U1|U1|fin_tx~2 , I2C|U1|U1|fin_tx~2, MEDTH, 1
instance = comp, \I2C|U1|U1|fin_tx , I2C|U1|U1|fin_tx, MEDTH, 1
instance = comp, \I2C|U0|status~2 , I2C|U0|status~2, MEDTH, 1
instance = comp, \I2C|U0|status[0] , I2C|U0|status[0], MEDTH, 1
instance = comp, \I2C|U0|we_reg_rd~0 , I2C|U0|we_reg_rd~0, MEDTH, 1
instance = comp, \I2C|U0|reg_rd[0] , I2C|U0|reg_rd[0], MEDTH, 1
instance = comp, \I2C|U0|ini_i~0 , I2C|U0|ini_i~0, MEDTH, 1
instance = comp, \I2C|U0|ini_i~1 , I2C|U0|ini_i~1, MEDTH, 1
instance = comp, \I2C|U0|ini_i~2 , I2C|U0|ini_i~2, MEDTH, 1
instance = comp, \I2C|U0|ini , I2C|U0|ini, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector0~0 , I2C|U1|U1|Selector0~0, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector0~1 , I2C|U1|U1|Selector0~1, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.libre , I2C|U1|U1|estado.libre, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector5~1 , I2C|U1|U1|Selector5~1, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector2~0 , I2C|U1|U1|Selector2~0, MEDTH, 1
instance = comp, \I2C|U1|U1|Selector2~1 , I2C|U1|U1|Selector2~1, MEDTH, 1
instance = comp, \I2C|U1|U1|estado.tx_byte , I2C|U1|U1|estado.tx_byte, MEDTH, 1
instance = comp, \I2C|U1|U1|ena_SCL~0 , I2C|U1|U1|ena_SCL~0, MEDTH, 1
instance = comp, \I2C|U1|U0|Equal4~2 , I2C|U1|U0|Equal4~2, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL~11 , I2C|U1|U0|cnt_SCL~11, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[0] , I2C|U1|U0|cnt_SCL[0], MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[1]~12 , I2C|U1|U0|cnt_SCL[1]~12, MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[1] , I2C|U1|U0|cnt_SCL[1], MEDTH, 1
instance = comp, \I2C|U1|U0|cnt_SCL[2] , I2C|U1|U0|cnt_SCL[2], MEDTH, 1
instance = comp, \I2C|U1|U0|ena_out_SDA~0 , I2C|U1|U0|ena_out_SDA~0, MEDTH, 1
instance = comp, \I2C|U1|U0|ena_out_SDA~1 , I2C|U1|U0|ena_out_SDA~1, MEDTH, 1
instance = comp, \I2C|U1|U0|ena_out_SDA , I2C|U1|U0|ena_out_SDA, MEDTH, 1
instance = comp, \I2C|U1|U1|reset_SDA~1 , I2C|U1|U1|reset_SDA~1, MEDTH, 1
instance = comp, \I2C|U1|U1|reset_SDA~0 , I2C|U1|U1|reset_SDA~0, MEDTH, 1
instance = comp, \I2C|U1|U1|preset_SDA~0 , I2C|U1|U1|preset_SDA~0, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[0]~4 , I2C|U1|U2|reg_SDA[0]~4, MEDTH, 1
instance = comp, \I2C|U1|U1|ena_SCL~1 , I2C|U1|U1|ena_SCL~1, MEDTH, 1
instance = comp, \I2C|U1|U1|carga_reg_out_SDA~0 , I2C|U1|U1|carga_reg_out_SDA~0, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[0]~12 , I2C|U1|U2|reg_SDA[0]~12, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[0]~13 , I2C|U1|U2|reg_SDA[0]~13, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[0] , I2C|U1|U2|reg_SDA[0], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~11 , I2C|U1|U2|reg_SDA~11, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[7]~5 , I2C|U1|U2|reg_SDA[7]~5, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[1] , I2C|U1|U2|reg_SDA[1], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~10 , I2C|U1|U2|reg_SDA~10, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[2] , I2C|U1|U2|reg_SDA[2], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~9 , I2C|U1|U2|reg_SDA~9, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[3] , I2C|U1|U2|reg_SDA[3], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~8 , I2C|U1|U2|reg_SDA~8, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[4] , I2C|U1|U2|reg_SDA[4], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~7 , I2C|U1|U2|reg_SDA~7, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[5] , I2C|U1|U2|reg_SDA[5], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~6 , I2C|U1|U2|reg_SDA~6, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[6] , I2C|U1|U2|reg_SDA[6], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~3 , I2C|U1|U2|reg_SDA~3, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[7] , I2C|U1|U2|reg_SDA[7], MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~0 , I2C|U1|U2|reg_SDA~0, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~1 , I2C|U1|U2|reg_SDA~1, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA~2 , I2C|U1|U2|reg_SDA~2, MEDTH, 1
instance = comp, \I2C|U1|U2|reg_SDA[8] , I2C|U1|U2|reg_SDA[8], MEDTH, 1
instance = comp, \I2C|U1|U0|n_ctrl_SCL~0 , I2C|U1|U0|n_ctrl_SCL~0, MEDTH, 1
instance = comp, \I2C|U1|U0|n_ctrl_SCL~1 , I2C|U1|U0|n_ctrl_SCL~1, MEDTH, 1
instance = comp, \I2C|U1|U0|n_ctrl_SCL_reg , I2C|U1|U0|n_ctrl_SCL_reg, MEDTH, 1
instance = comp, \SCL~input , SCL~input, MEDTH, 1
instance = comp, \~QUARTUS_CREATED_UNVM~ , ~QUARTUS_CREATED_UNVM~, MEDTH, 1
instance = comp, \~QUARTUS_CREATED_ADC1~ , ~QUARTUS_CREATED_ADC1~, MEDTH, 1
