Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov  3 16:02:40 2023
| Host         : DESKTOP-DOLA5FQ running 64-bit major release  (build 9200)
| Command      : report_methodology -file ShiftRegister4bit_methodology_drc_routed.rpt -pb ShiftRegister4bit_methodology_drc_routed.pb -rpx ShiftRegister4bit_methodology_drc_routed.rpx
| Design       : ShiftRegister4bit
| Device       : xc7a35tfgg484-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 6
+-----------+----------+--------------------------+------------+
| Rule      | Severity | Description              | Violations |
+-----------+----------+--------------------------+------------+
| TIMING-23 | Warning  | Combinational loop found | 6          |
+-----------+----------+--------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-23#1 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between S0_OBUF_inst_i_1/I0 and S0_OBUF_inst_i_1/O to disable the timing loop
Related violations: <none>

TIMING-23#2 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between S0_OBUF_inst_i_12/I2 and S0_OBUF_inst_i_12/O to disable the timing loop
Related violations: <none>

TIMING-23#3 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between S0_OBUF_inst_i_14/I3 and S0_OBUF_inst_i_14/O to disable the timing loop
Related violations: <none>

TIMING-23#4 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between S0_OBUF_inst_i_17/I2 and S0_OBUF_inst_i_17/O to disable the timing loop
Related violations: <none>

TIMING-23#5 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between S0_OBUF_inst_i_2/I3 and S0_OBUF_inst_i_2/O to disable the timing loop
Related violations: <none>

TIMING-23#6 Warning
Combinational loop found  
A timing loop has been detected on a combinational path. A timing arc has been disabled between S0_OBUF_inst_i_8/I3 and S0_OBUF_inst_i_8/O to disable the timing loop
Related violations: <none>


