read -sv run_verilog_mid/adder_32b_10_95_bfb24f968b20ee9643de59a781301eeb.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_95_bfb24f968b20ee9643de59a781301eeb_yosys.v
