---
course: "cpsc313"
title: "Multiple Cores and Processors"
---

Suppose we are sending an invalidation message to other cores, but
no other cache has the same cache line
*this is the most common case*

**This is expensive!**

## MESI
```
M: Modified
E: Exclusive - The data does not live in any other cache
S: Shared
I: Invalid
```

<<<<<<< HEAD:courses/cpsc313/caching/Multiple Cores and Processors (MESI).md
![[Pasted image 20220307143729.png|600]]

## MSI
![[Pasted image 20220306212247.png|500]]
=======
![[Pasted image 20220307143729.png|700]]

![[Pasted image 20220319223156.png]]

>>>>>>> 51afbf9 (updates):courses/cpsc313/Multiple Cores and Processors (MESI).md
