Detected [rhel7.4i] setup

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

                 Version N-2017.09 for linux64 - Aug 17, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Loading Design Compiler Setup
Initializing gui preferences from file  /home/msc18h28/.synopsys_dv_prefs.tcl
dc_shell> 
dc_shell> 
dc_shell> set NAME {}
dc_shell> set PATH {/home/msc18h28/ma/sourcecode/tree_serializer}
/home/msc18h28/ma/sourcecode/tree_serializer
dc_shell> 
dc_shell> remove_design -all
1
dc_shell> exec rm -rf WORK/*
dc_shell> 
dc_shell> set CELL_LIB sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
dc_shell> set PAD_LIB io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c
dc_shell> 
dc_shell> 
dc_shell> 
dc_shell> # set std cell library
dc_shell> dz_set_pvt [list $CELL_LIB $PAD_LIB]
sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db
dc_shell> 
dc_shell> # ------------------------------------------------------------------------------
dc_shell> # Analyze Design
dc_shell> # ------------------------------------------------------------------------------
dc_shell> analyze -library WORK -format sverilog $PATH/toplevel_tree_serializer.sv 
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv
Opening include file /home/msc18h28/ma/sourcecode/tree_serializer/parameters.vh
Presto compilation completed successfully.
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/dw_foundation.sldb'
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'
1
dc_shell> analyze -library WORK -format sverilog $PATH/tree_serializer_plane.sv 
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_plane.sv
Presto compilation completed successfully.
1
dc_shell> analyze -library WORK -format sverilog $PATH/Clock_divider.sv
Running PRESTO HDLC
Compiling source file /home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv
Presto compilation completed successfully.
1
dc_shell> 
dc_shell> set TOP_ENTITY {toplevel_tree_serializer}
toplevel_tree_serializer
dc_shell> set ENTITY {Serializer}
Serializer
dc_shell> 
dc_shell> # ------------------------------------------------------------------------------
dc_shell> # Elaborate Design
dc_shell> # ------------------------------------------------------------------------------
dc_shell> elaborate $TOP_ENTITY
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/gtech.db'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/standard.sldb'
  Loading link library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs'
  Loading link library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv:25: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine toplevel_tree_serializer line 32 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/toplevel_tree_serializer.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   dataOut_SP_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'toplevel_tree_serializer'.
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 13 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clkB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel_tree_serializer' with
	the parameters "32'h00000002,32'h00000001,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000001_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_plane.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000002_00000001_0' with
	the parameters "32'h00000002". (HDL-193)
Presto compilation completed successfully.
1
dc_shell> write -f ddc -o DDC/${ENTITY}_${NAME}_elab.ddc
Writing ddc file 'DDC/Serializer__elab.ddc'.
1
dc_shell> 
dc_shell> #-------------------------------------------------------------------------------
dc_shell> #for different clocks
dc_shell> #-------------------------------------------------------------------------------
dc_shell> #foreach MAXDELAY {1} {
dc_shell> set MAXDELAY 1
1
dc_shell> 
dc_shell>   puts ""

dc_shell>   puts "---------------------------------------------------------"
---------------------------------------------------------
dc_shell>   puts "|              Working on serializer                    |"
|              Working on serializer                    |
dc_shell>   puts "|               Max. Delay is ~$MAXDELAY~               |"
|               Max. Delay is ~1~               |
dc_shell>   puts "---------------------------------------------------------"
---------------------------------------------------------
dc_shell>   puts ""

dc_shell> 
dc_shell> remove_design -design
Removing design 'toplevel_tree_serializer'
Removing design 'Clock_divider'
Removing design 'Serializer_00000002_00000001_0'
Removing design 'mux_00000002'
1
dc_shell> read_ddc DDC/${ENTITY}_${NAME}_elab.ddc
Reading ddc file '/home/msc18h28/ma/synopsys/DDC/Serializer__elab.ddc'.
Loaded 1 design.
Current design is 'toplevel_tree_serializer'.
toplevel_tree_serializer
dc_shell> 
dc_shell> # commands found in documentation
dc_shell> 
dc_shell> #create_clock : for synchronous paths
dc_shell> 
dc_shell> #set_max_delay, set _min_delay: for asynchronous paths (beruecksichtigt verschiedene clockdomains, 
dc_shell> # nur most critical path wird verbessert, wird durch group_path beinflusst)
dc_shell> 
dc_shell> # set-fix-hold auf true setzen, um hold violations zu korrigieren
dc_shell> 
dc_shell> #set_driving_cell
dc_shell> #set_load
dc_shell> 
dc_shell> 
dc_shell> # create clocks
dc_shell> set HIGH_SPEED_CLK_PIN clk
clk
dc_shell> create_clock -period ${MAXDELAY} $HIGH_SPEED_CLK_PIN
Information: Building the design 'Clock_divider'. (HDL-193)

Inferred memory devices in process
	in routine Clock_divider line 13 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/Clock_divider.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      clkB_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'Serializer' instantiated from design 'toplevel_tree_serializer' with
	the parameters "32'h00000002,32'h00000001,0". (HDL-193)

Inferred memory devices in process
	in routine Serializer_00000002_00000001_0 line 24 in file
		'/home/msc18h28/ma/sourcecode/tree_serializer/tree_serializer_plane.sv'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     reg_SP_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'mux' instantiated from design 'Serializer_00000002_00000001_0' with
	the parameters "32'h00000002". (HDL-193)
Presto compilation completed successfully.
1
dc_shell> # set CLK_DIV2 [get_pin genblk1[0].Clock_divider/clkB_reg/Q]
dc_shell> # set CLK_DIV2 [get_nets clk[1]]
dc_shell> create_generated_clock -name CLK_DIV2 -divide_by 2 -source $HIGH_SPEED_CLK_PIN [get_pin clock[0].divider/clkB_ reg/Q]
1
dc_shell> 
dc_shell> # drivers 
dc_shell> #set_driving_cell -no_design_rule -lib_cell ${CELL_LIB} -pin ${PAD_LIB} [remove_from_collection [all_inputs] c lk]
dc_shell> #gives the error: Error: Cannot find the specified driving cell in memory.   (UID-993)
dc_shell> 
dc_shell> # load of the output is the modulator, worst case it is 10fF. This command will insert a Buffer that represent s the 
dc_shell> # set load.
dc_shell> set_load 0.01 data_o
1
dc_shell> # since the output is however not constrained no timing violation will come from this applied load
dc_shell> # U8 is the buffer that has been inserted by synopsys
dc_shell> #set_max_delay ${MAXDELAY} -to U8/Y 
dc_shell> # to check the influence of the load you can use
dc_shell> #report_timing -from dataOut_SP_reg/Q -to data_o
dc_shell> compile_ultra -no_autoungroup
Information: Performing power optimization. (PWR-850)
Alib files are up-to-date.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.0 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.0 |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
  Simplifying Design 'toplevel_tree_serializer'

Warning: The trip points for the library named io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB differ from those in the library named sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs. (TIM-164)
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Loaded alib file './alib/alib-52/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db.alib'
Loaded alib file './alib/alib-52/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db.alib' (placeholder)
Warning: Operating condition ss_nominal_max_0p90v_125c set on design toplevel_tree_serializer has different process,
voltage and temperatures parameters than the parameters at which target library 
io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB is characterized. Delays may be inaccurate as a result. (OPT-998)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'toplevel_tree_serializer'
  Processing 'Serializer_00000002_00000001_0'
  Processing 'Clock_divider'
  Processing 'mux_00000002'

  Updating timing information
Information: Updating design information... (UID-85)
Information: The library cell 'TIELO_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'TIEHI_X1M_A9TS' in the library 'sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKANALOG_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRKOSC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PBRK_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL10_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL5_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL2_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PFILL1NC_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PCORNER_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PVDDI_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PDVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVSS_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_V' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The library cell 'PAVDD_18_PL_H' in the library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB' is not characterized for internal power. (PWR-536)
Information: The target library(s) contains cell(s), other than black boxes, that are not characterized for internal power. (PWR-24)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Mapping Optimization (Phase 1)

  Beginning Constant Register Removal
  -----------------------------------

  Beginning Global Optimizations
  ------------------------------
  Numerical Synthesis (Phase 1)
  Numerical Synthesis (Phase 2)
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      20.8      0.00       0.0       0.0                              0.7384
    0:00:09      20.8      0.00       0.0       0.0                              0.7384
    0:00:09      20.8      0.00       0.0       0.0                              0.7384
    0:00:09      20.8      0.00       0.0       0.0                              0.7384

  Beginning WLM Backend Optimization
  --------------------------------------
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
    0:00:09      20.8      0.00       0.0       0.0                              0.7323


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:09      20.8      0.00       0.0       0.0                              0.7323
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
    0:00:09      20.8      0.00       0.0       0.0                              0.7281
    0:00:09      20.8      0.00       0.0       0.0                              0.7281
    0:00:09      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
    0:00:10      20.8      0.00       0.0       0.0                              0.7281
Loading db file '/home/msc18h28/ma/technology/db/sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs.db'
Loading db file '/home/msc18h28/ma/technology/db/io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
  Loading target library 'io_gppr_soi12s0_t18_mv10_mv18_avt_pl_tt_cnom_1p00v_1p80v_25c_3_20_30_00_00_02_LB'
Information: State dependent leakage is now switched from off to on.
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
1
dc_shell> gui)[K_start 
dc_shell> Current design is 'toplevel_tree_serializer'.
4.1
Current design is 'toplevel_tree_serializer'.
dc_shell> Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_hvt/r0p0/sdb/sc9_soi12s0_base_hvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_svt/r0p0/sdb/sc9_soi12s0_base_svt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/sc9_base_uvt/r0p0/sdb/sc9_soi12s0_base_uvt.sdb'
Loading db file '/usr/pack/gf-45soi-kgf/arm/gf/45rfsoi/io_gppr_t18_mv10_mv18_avt_pl/r0p0/sdb/io_gppr_soi12s0_t18_mv10_mv18_avt_pl.sdb'
Loading db file '/usr/pack/synopsys-2017.09-kgf/syn/libraries/syn/generic.sdb'
gui_start
dc_shell> 
dc_shell> 
dc_shell> report_timi
report_timing              report_timing_derate       report_timing_requirements 
dc_shell> report_timing -from [K[K[K[K[K
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel_tree_serializer
Version: N-2017.09
Date   : Mon Jan 14 14:19:44 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_DIV2)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV2 (rise edge)                            0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg[1]/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg[1]/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/mux/mux_i[1] (mux_00000002)                0.0000     0.0818 f
  Serializer/mux/U2/Y (AO22_X0P7M_A9TS)                 0.0443     0.1261 f
  Serializer/mux/mux_o[0] (mux_00000002)                0.0000     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


1
dc_shell> report_timing -through Seriai[Klizer/mux/mux[K[K[KUs[K2'[K/Y
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel_tree_serializer
Version: N-2017.09
Date   : Mon Jan 14 14:22:04 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: Serializer/reg_SP_reg[1]
              (rising edge-triggered flip-flop clocked by CLK_DIV2)
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV2 (rise edge)                            0.0000     0.0000
  clock network delay (ideal)                           0.0000     0.0000
  Serializer/reg_SP_reg[1]/CK (DFFRPQ_X0P5M_A9TS)       0.0000     0.0000 r
  Serializer/reg_SP_reg[1]/Q (DFFRPQ_X0P5M_A9TS)        0.0818     0.0818 f
  Serializer/mux/mux_i[1] (mux_00000002)                0.0000     0.0818 f
  Serializer/mux/U2/Y (AO22_X0P7M_A9TS) <-              0.0443     0.1261 f
  Serializer/mux/mux_o[0] (mux_00000002)                0.0000     0.1261 f
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     0.1261 f
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     0.1261 f
  data arrival time                                                0.1261

  clock clk (rise edge)                                 1.0000     1.0000
  clock network delay (ideal)                           0.0000     1.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     1.0000 r
  library setup time                                   -0.0100     0.9900
  data required time                                               0.9900
  --------------------------------------------------------------------------
  data required time                                               0.9900
  data arrival time                                               -0.1261
  --------------------------------------------------------------------------
  slack (MET)                                                      0.8639


1
dc_shell> report_timing[K[K[K[K[K[K[K[K[K[K[K[K[Kreport_timing -from clock[0].divider/clkB_reg/Q -to dataOut_SP_reg/Q
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel_tree_serializer
Version: N-2017.09
Date   : Mon Jan 14 14:27:31 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top
No paths.

1
dc_shell> report_timing -from clock[0].divider/clkB_reg/Q -to dataOut_SP_reg/D
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : toplevel_tree_serializer
Version: N-2017.09
Date   : Mon Jan 14 14:27:45 2019
****************************************

Operating Conditions: ss_nominal_max_0p90v_125c   Library: sc9_soi12s0_base_svt_ss_nominal_max_0p90v_125c_mxs
Wire Load Model Mode: top

  Startpoint: clock[0].divider/clkB_reg/Q
              (clock source 'CLK_DIV2')
  Endpoint: dataOut_SP_reg
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLK_DIV2 (fall edge)                            1.0000     1.0000
  clock[0].divider/clkB_reg/Q (DFFRPQ_X0P5M_A9TS)       0.0000     1.0000 f
  clock[0].divider/io_clkB (Clock_divider)              0.0000     1.0000 f
  Serializer/io_clk[1] (Serializer_00000002_00000001_0)
                                                        0.0000     1.0000 f
  Serializer/mux/mux_control_S (mux_00000002)           0.0000     1.0000 f
  Serializer/mux/U1/Y (INV_X0P8M_A9TS)                  0.0060     1.0060 r
  Serializer/mux/U2/Y (AO22_X0P7M_A9TS)                 0.0355     1.0415 r
  Serializer/mux/mux_o[0] (mux_00000002)                0.0000     1.0415 r
  Serializer/io_dataOut (Serializer_00000002_00000001_0)
                                                        0.0000     1.0415 r
  dataOut_SP_reg/D (DFFRPQ_X0P5M_A9TS)                  0.0000     1.0415 r
  data arrival time                                                1.0415

  clock clk (rise edge)                                 2.0000     2.0000
  clock network delay (ideal)                           0.0000     2.0000
  dataOut_SP_reg/CK (DFFRPQ_X0P5M_A9TS)                 0.0000     2.0000 r
  library setup time                                   -0.0244     1.9756
  data required time                                               1.9756
  --------------------------------------------------------------------------
  data required time                                               1.9756
  data arrival time                                               -1.0415
  --------------------------------------------------------------------------
  slack (MET)                                                      0.9340


1
dc_shell> 