  **** HLS Build v2025.1 6135595
Sourcing Tcl script 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Demo/tb.tcl'
INFO: [HLS 200-1510] Running: open_project llama_layer_prj 
WARNING: [HLS 200-2182] The 'llama_layer_prj' project will not automatically appear within Vitis IDE workspaces and is meant only for TCL batch use.  Please use open_component instead of open_project/open_solution to generate Vitis IDE compatible component files and directory structure.
Resolution: For help on HLS 200-2182 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-2182.html
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Demo/llama_layer_prj'.
INFO: [HLS 200-1510] Running: set_top llama_layer 
INFO: [HLS 200-1510] Running: add_files llama_layer.cpp 
INFO: [HLS 200-10] Adding design file 'llama_layer.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MHSA.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MHSA.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Rope.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Rope.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_MatMul.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_MatMul.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_Softmax.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_Softmax.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_RMS_Norm.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_RMS_Norm.hpp' to the project
INFO: [HLS 200-1510] Running: add_files tensor.hpp 
INFO: [HLS 200-10] Adding design file 'tensor.hpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.cpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.cpp' to the project
INFO: [HLS 200-1510] Running: add_files kernel_FFN.hpp 
INFO: [HLS 200-10] Adding design file 'kernel_FFN.hpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb tb.cpp 
INFO: [HLS 200-10] Adding test bench file 'tb.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution 'C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Demo/llama_layer_prj/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
   Compiling ../../../../kernel_MHSA.cpp in debug mode
csim.mk:124: recipe for target 'obj/kernel_MHSA.o' failed
In file included from ../../../../kernel_MHSA.cpp:1:
In file included from ../../../../kernel_Rope.hpp:5:
In file included from C:/Xilinx2025/2025.1/Vitis/include/hls_math.h:27:
In file included from C:/Xilinx2025/2025.1/Vitis/include/hls_half.h:26:
In file included from C:/Xilinx2025/2025.1/Vitis/include/etc/hls_half_fpo.h:19:
In file included from C:/Xilinx2025/2025.1/Vitis/include/hls_fpo.h:140:
In file included from C:/Xilinx2025/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:150:
C:/Xilinx2025/2025.1/Vitis/include/gmp.h:58:9: warning: '__GMP_LIBGMP_DLL' macro redefined [-Wmacro-redefined]
#define __GMP_LIBGMP_DLL  0
        ^
C:/Xilinx2025/2025.1/Vitis/include/floating_point_v7_1_bitacc_cmodel.h:142:9: note: previous definition is here
#define __GMP_LIBGMP_DLL 1
        ^
../../../../kernel_MHSA.cpp:62:9: error: use of undeclared identifier 'softmax'
        softmax(att[h].data(), position + 1);
        ^
1 warning and 1 error generated.
make: *** [obj/kernel_MHSA.o] Error 1
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:05; Allocated memory: 0.297 MB.
4
    while executing
"source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Demo/tb.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel \#0 [list source $tclfile] "

INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 2 seconds. Total elapsed time: 9.13 seconds; peak allocated memory: 583.832 MB.
INFO: [vitis-run 60-1662] Stopping dispatch session having empty uuid.
