
*** Running vivado
    with args -log bd_1361_fanout_aresetn_kernel_01_slr0_1_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_1361_fanout_aresetn_kernel_01_slr0_1_0.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source bd_1361_fanout_aresetn_kernel_01_slr0_1_0.tcl -notrace
INFO: Dispatch client connection id - 32860
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1845.633 ; gain = 21.016 ; free physical = 86962 ; free virtual = 110669
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/int/xo/ip_repo/xilinx_com_hls_topKQueryScores_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2022.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axis_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axis_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axis_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:pipeline_reg:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/pipeline_reg_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/pipeline_reg_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:shell_utils_build_info:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/shell_utils_build_info_v1_0' will take precedence over the same IP in the Xilinx installed IP.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:axi_clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/axi_clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/axi_clk_metadata_adapter_v1_0
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:ip:clk_metadata_adapter:1.0'. The one found in IP location '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/shell_subsystem_ipdefs/clk_metadata_adapter_v1_0' will take precedence over the same IP in location /home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/.local/hw_platform/iprepo/ip_repo/pxi_ii_infra/clk_metadata_adapter_v1_0
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_1361_fanout_aresetn_kernel_01_slr0_1_0
Command: synth_design -top bd_1361_fanout_aresetn_kernel_01_slr0_1_0 -part xcu250-figd2104-2L-e -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3196
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3425.453 ; gain = 352.789 ; free physical = 84198 ; free virtual = 107926
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 129.442
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4742.676; parent = 3431.395; children = 1311.281
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_1361_fanout_aresetn_kernel_01_slr0_1_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_91/synth/bd_1361_fanout_aresetn_kernel_01_slr0_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'pipeline_reg_v1_0_0' [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3290/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'pipeline_reg_v1_0_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ipshared/3290/hdl/pipeline_reg_v1_0_vl_rfs.v:48]
INFO: [Synth 8-6155] done synthesizing module 'bd_1361_fanout_aresetn_kernel_01_slr0_1_0' (0#1) [/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.gen/my_rm/bd/ulp/ip/ulp_ss_ucs_0/bd_0/ip/ip_91/synth/bd_1361_fanout_aresetn_kernel_01_slr0_1_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 3499.367 ; gain = 426.703 ; free physical = 84034 ; free virtual = 107782
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 129.442
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4810.645; parent = 3499.363; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.176 ; gain = 444.512 ; free physical = 84034 ; free virtual = 107784
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 129.442
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4828.457; parent = 3517.176; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3517.176 ; gain = 444.512 ; free physical = 84014 ; free virtual = 107764
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 129.442
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4828.457; parent = 3517.176; children = 1311.281
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3517.176 ; gain = 0.000 ; free physical = 84000 ; free virtual = 107751
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3554.949 ; gain = 0.000 ; free physical = 83855 ; free virtual = 107595
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3569.828 ; gain = 14.879 ; free physical = 83856 ; free virtual = 107597
INFO: [Designutils 20-5008] Incremental synthesis strategy off
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3569.828 ; gain = 497.164 ; free physical = 86454 ; free virtual = 110194
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 130.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4881.109; parent = 3569.828; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3569.828 ; gain = 497.164 ; free physical = 86438 ; free virtual = 110179
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 130.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4881.109; parent = 3569.828; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 3569.828 ; gain = 497.164 ; free physical = 86438 ; free virtual = 110179
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 130.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4881.109; parent = 3569.828; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 3569.832 ; gain = 497.168 ; free physical = 86439 ; free virtual = 110180
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 130.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4881.109; parent = 3569.828; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 3569.832 ; gain = 497.168 ; free physical = 86330 ; free virtual = 110075
Synthesis current peak Physical Memory [PSS] (MB): peak = 2496.172; parent = 2366.729; children = 130.083
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4881.109; parent = 3569.828; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3884.258 ; gain = 811.594 ; free physical = 88352 ; free virtual = 112097
Synthesis current peak Physical Memory [PSS] (MB): peak = 2931.952; parent = 2801.805; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5195.539; parent = 3884.258; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3884.258 ; gain = 811.594 ; free physical = 88345 ; free virtual = 112089
Synthesis current peak Physical Memory [PSS] (MB): peak = 2931.980; parent = 2801.833; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5195.539; parent = 3884.258; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 3903.285 ; gain = 830.621 ; free physical = 88336 ; free virtual = 112081
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5214.570; parent = 3903.289; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88249 ; free virtual = 111994
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88251 ; free virtual = 111996
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88283 ; free virtual = 112028
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88311 ; free virtual = 112057
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88358 ; free virtual = 112103
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88396 ; free virtual = 112141
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |FDRE |     1|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 3909.227 ; gain = 836.562 ; free physical = 88436 ; free virtual = 112181
Synthesis current peak Physical Memory [PSS] (MB): peak = 2932.177; parent = 2802.029; children = 130.487
Synthesis current peak Virtual Memory [VSS] (MB): peak = 5220.508; parent = 3909.227; children = 1311.281
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:31 ; elapsed = 00:00:37 . Memory (MB): peak = 3909.227 ; gain = 783.910 ; free physical = 88573 ; free virtual = 112319
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:41 . Memory (MB): peak = 3909.230 ; gain = 836.562 ; free physical = 88631 ; free virtual = 112377
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3917.164 ; gain = 0.000 ; free physical = 88883 ; free virtual = 112629
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3995.734 ; gain = 0.000 ; free physical = 90363 ; free virtual = 114108
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 297992a1
INFO: [Common 17-83] Releasing license: Synthesis
27 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:56 . Memory (MB): peak = 3995.734 ; gain = 2041.504 ; free physical = 90506 ; free virtual = 114252
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_1361_fanout_aresetn_kernel_01_slr0_1_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP bd_1361_fanout_aresetn_kernel_01_slr0_1_0, cache-ID = 980bd5f45edec065
INFO: [Common 17-1381] The checkpoint '/home/nmath018/topK_feature/hls_catch22/_x.hw.xilinx_u250_gen3x16_xdma_4_1_202210_1/link/vivado/vpl/prj/prj.runs/bd_1361_fanout_aresetn_kernel_01_slr0_1_0_synth_1/bd_1361_fanout_aresetn_kernel_01_slr0_1_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_1361_fanout_aresetn_kernel_01_slr0_1_0_utilization_synth.rpt -pb bd_1361_fanout_aresetn_kernel_01_slr0_1_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Nov 27 18:25:54 2023...
