# VP1-VEDIC-MULTIPLIER
A simple Verilog HDL project implementing a 2-bit Vedic Multiplier using Urdhva Tiryakbhyam Sutra. The design uses half adders to compute partial products efficiently. Includes a testbench for simulation in JDoodle/other online compilers. Demonstrates basic digital design and Vedic math concepts.
