// Seed: 705096088
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  tri0 id_3;
  assign id_3 = id_1;
  wire id_4;
  assign id_3 = 1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  tri1 id_1,
    input  tri1 id_2,
    input  tri0 id_3,
    output tri  id_4,
    input  tri  id_5
);
  wire id_7;
  assign id_4 = "" - id_2;
  always @(id_7 or posedge 1) id_4 = 1'h0;
  module_0 modCall_1 (
      id_7,
      id_7
  );
  wand id_8 = id_0, id_9;
endmodule
