<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p698" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_698{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_698{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_698{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t4_698{left:69px;bottom:1084px;letter-spacing:-0.09px;}
#t5_698{left:154px;bottom:1084px;letter-spacing:-0.11px;word-spacing:0.02px;}
#t6_698{left:69px;bottom:1060px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t7_698{left:69px;bottom:1043px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#t8_698{left:69px;bottom:1027px;letter-spacing:-0.19px;word-spacing:-0.41px;}
#t9_698{left:69px;bottom:1010px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#ta_698{left:69px;bottom:993px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_698{left:69px;bottom:976px;letter-spacing:-0.12px;word-spacing:-0.44px;}
#tc_698{left:69px;bottom:952px;letter-spacing:-0.18px;word-spacing:-1.35px;}
#td_698{left:69px;bottom:925px;}
#te_698{left:95px;bottom:929px;letter-spacing:-0.15px;word-spacing:-0.99px;}
#tf_698{left:95px;bottom:912px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#tg_698{left:95px;bottom:895px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#th_698{left:69px;bottom:577px;}
#ti_698{left:95px;bottom:580px;letter-spacing:-0.18px;word-spacing:-1.16px;}
#tj_698{left:95px;bottom:564px;letter-spacing:-0.14px;word-spacing:-0.78px;}
#tk_698{left:95px;bottom:547px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_698{left:69px;bottom:522px;letter-spacing:-0.15px;word-spacing:-0.37px;}
#tm_698{left:69px;bottom:276px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tn_698{left:69px;bottom:251px;letter-spacing:-0.15px;word-spacing:-0.94px;}
#to_698{left:69px;bottom:234px;letter-spacing:-0.15px;word-spacing:-0.49px;}
#tp_698{left:69px;bottom:217px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#tq_698{left:69px;bottom:167px;letter-spacing:-0.09px;}
#tr_698{left:154px;bottom:167px;letter-spacing:-0.1px;}
#ts_698{left:69px;bottom:143px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tt_698{left:69px;bottom:127px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tu_698{left:69px;bottom:110px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tv_698{left:263px;bottom:625px;letter-spacing:0.13px;word-spacing:-0.08px;}
#tw_698{left:364px;bottom:625px;letter-spacing:0.15px;word-spacing:0.02px;}
#tx_698{left:328px;bottom:320px;letter-spacing:0.13px;word-spacing:-0.08px;}
#ty_698{left:429px;bottom:320px;letter-spacing:0.16px;word-spacing:0.01px;}
#tz_698{left:611px;bottom:836px;}
#t10_698{left:488px;bottom:835px;letter-spacing:-0.16px;}
#t11_698{left:205px;bottom:836px;letter-spacing:-0.16px;}
#t12_698{left:540px;bottom:815px;letter-spacing:-0.23px;}
#t13_698{left:506px;bottom:835px;}
#t14_698{left:422px;bottom:815px;letter-spacing:-0.17px;}
#t15_698{left:651px;bottom:817px;letter-spacing:-0.21px;}
#t16_698{left:653px;bottom:677px;letter-spacing:-0.19px;}
#t17_698{left:611px;bottom:767px;}
#t18_698{left:416px;bottom:767px;letter-spacing:-0.16px;}
#t19_698{left:205px;bottom:767px;letter-spacing:-0.16px;}
#t1a_698{left:282px;bottom:747px;letter-spacing:-0.17px;}
#t1b_698{left:652px;bottom:748px;letter-spacing:-0.19px;}
#t1c_698{left:402px;bottom:767px;letter-spacing:-0.25px;}
#t1d_698{left:489px;bottom:746px;letter-spacing:-0.16px;}
#t1e_698{left:391px;bottom:837px;letter-spacing:-0.25px;}
#t1f_698{left:275px;bottom:814px;letter-spacing:-0.26px;}
#t1g_698{left:345px;bottom:712px;letter-spacing:-0.09px;}
#t1h_698{left:611px;bottom:700px;}
#t1i_698{left:416px;bottom:700px;letter-spacing:-0.16px;}
#t1j_698{left:205px;bottom:700px;letter-spacing:-0.16px;}
#t1k_698{left:282px;bottom:680px;letter-spacing:-0.17px;}
#t1l_698{left:402px;bottom:700px;letter-spacing:-0.25px;}
#t1m_698{left:489px;bottom:678px;letter-spacing:-0.16px;}
#t1n_698{left:653px;bottom:372px;letter-spacing:-0.19px;}
#t1o_698{left:611px;bottom:462px;}
#t1p_698{left:416px;bottom:462px;letter-spacing:-0.16px;}
#t1q_698{left:205px;bottom:462px;letter-spacing:-0.16px;}
#t1r_698{left:282px;bottom:442px;letter-spacing:-0.17px;}
#t1s_698{left:652px;bottom:442px;letter-spacing:-0.19px;}
#t1t_698{left:402px;bottom:462px;letter-spacing:-0.25px;}
#t1u_698{left:489px;bottom:441px;letter-spacing:-0.16px;}
#t1v_698{left:345px;bottom:407px;letter-spacing:-0.09px;}
#t1w_698{left:611px;bottom:395px;}
#t1x_698{left:416px;bottom:395px;letter-spacing:-0.16px;}
#t1y_698{left:205px;bottom:395px;letter-spacing:-0.16px;}
#t1z_698{left:282px;bottom:374px;letter-spacing:-0.17px;}
#t20_698{left:402px;bottom:395px;letter-spacing:-0.25px;}
#t21_698{left:489px;bottom:373px;letter-spacing:-0.16px;}

.s1_698{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_698{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_698{font-size:17px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s4_698{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s5_698{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s6_698{font-size:15px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s7_698{font-size:11px;font-family:Arial_3ed;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts698" type="text/css" >

@font-face {
	font-family: Arial_3ed;
	src: url("fonts/Arial_3ed.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg698Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg698" style="-webkit-user-select: none;"><object width="935" height="1210" data="698/698.svg" type="image/svg+xml" id="pdf698" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_698" class="t s1_698">18-60 </span><span id="t2_698" class="t s1_698">Vol. 3B </span>
<span id="t3_698" class="t s2_698">DEBUG, BRANCH PROFILE, TSC, AND INTEL® RESOURCE DIRECTOR TECHNOLOGY (INTEL® RDT) FEATURES </span>
<span id="t4_698" class="t s3_698">18.19.4.3 </span><span id="t5_698" class="t s3_698">Cache Allocation Technology: Cache Mask Configuration </span>
<span id="t6_698" class="t s4_698">After determining the length of the capacity bitmasks (CBM) and number of COS supported using CPUID (see </span>
<span id="t7_698" class="t s4_698">Section 18.19.4.2), each COS needs to be programmed with a CBM to dictate its available cache via a write to the </span>
<span id="t8_698" class="t s4_698">corresponding IA32_resourceType_MASK_n register, where 'n' corresponds to a number within the supported </span>
<span id="t9_698" class="t s4_698">range of COS, i.e., the range between 0 and CPUID.(EAX=10H, ECX=ResID):EDX[15:0], inclusive, and 'resource- </span>
<span id="ta_698" class="t s4_698">Type' corresponds to a specific resource as enumerated by the set bits of CPUID.(EAX=10H, ECX=0):EBX[31:1], </span>
<span id="tb_698" class="t s4_698">for instance, ‘L2’ or ‘L3’ cache. </span>
<span id="tc_698" class="t s4_698">A hierarchy of MSRs is reserved for Cache Allocation Technology registers of the form IA32_resourceType_MASK_n: </span>
<span id="td_698" class="t s5_698">• </span><span id="te_698" class="t s4_698">From 0C90H through 0D8FH (inclusive), providing support for multiple sub-ranges to support varying resource </span>
<span id="tf_698" class="t s4_698">types. The first supported resourceType is 'L3', corresponding to the L3 cache in a platform. The MSRs range </span>
<span id="tg_698" class="t s4_698">from 0C90H through 0D0FH (inclusive), enables support for up to 128 L3 CAT Classes of Service. </span>
<span id="th_698" class="t s5_698">• </span><span id="ti_698" class="t s4_698">Within the same CAT range hierarchy, another set of registers is defined for resourceType 'L2', corresponding to </span>
<span id="tj_698" class="t s4_698">the L2 cache in a platform, and MSRs IA32_L2_MASK_n are defined for n=[0,63] at addresses 0D10H through </span>
<span id="tk_698" class="t s4_698">0D4FH (inclusive). </span>
<span id="tl_698" class="t s4_698">Figure 18-34 and Figure 18-35 provide an overview of the relevant registers. </span>
<span id="tm_698" class="t s4_698">All CAT configuration registers can be accessed using the standard RDMSR / WRMSR instructions. </span>
<span id="tn_698" class="t s4_698">Note that once L3 or L2 CAT masks are configured, threads can be grouped into Classes of Service (COS) using the </span>
<span id="to_698" class="t s4_698">IA32_PQR_ASSOC MSR as described in Section 18.19.4.4, “Class of Service to Cache Mask Association: Common </span>
<span id="tp_698" class="t s4_698">Across Allocation Features.” </span>
<span id="tq_698" class="t s3_698">18.19.4.4 </span><span id="tr_698" class="t s3_698">Class of Service to Cache Mask Association: Common Across Allocation Features </span>
<span id="ts_698" class="t s4_698">After configuring the available classes of service with the preferred set of capacity bitmasks, the OS/VMM can set </span>
<span id="tt_698" class="t s4_698">the IA32_PQR_ASSOC.COS of a logical processor to the class of service with the desired CBM when a thread </span>
<span id="tu_698" class="t s4_698">context switch occurs. This allows the OS/VMM to indicate which class of service an executing thread/VM belongs </span>
<span id="tv_698" class="t s6_698">Figure 18-34. </span><span id="tw_698" class="t s6_698">IA32_PQR_ASSOC, IA32_L3_MASK_n MSRs </span>
<span id="tx_698" class="t s6_698">Figure 18-35. </span><span id="ty_698" class="t s6_698">IA32_L2_MASK_n MSRs </span>
<span id="tz_698" class="t s7_698">0 </span><span id="t10_698" class="t s7_698">10 </span><span id="t11_698" class="t s7_698">63 </span>
<span id="t12_698" class="t s7_698">RMID </span>
<span id="t13_698" class="t s7_698">9 </span>
<span id="t14_698" class="t s7_698">Reserved </span>
<span id="t15_698" class="t s7_698">IA32_PQR_ASSOC </span>
<span id="t16_698" class="t s7_698">IA32_L3_MASK_n </span>
<span id="t17_698" class="t s7_698">0 </span><span id="t18_698" class="t s7_698">31 </span><span id="t19_698" class="t s7_698">63 </span>
<span id="t1a_698" class="t s7_698">Reserved </span><span id="t1b_698" class="t s7_698">IA32_L3_MASK_0 </span>
<span id="t1c_698" class="t s7_698">32 </span>
<span id="t1d_698" class="t s7_698">Bit_Mask </span>
<span id="t1e_698" class="t s7_698">31 </span>
<span id="t1f_698" class="t s7_698">COS </span>
<span id="t1g_698" class="t s7_698">.... </span>
<span id="t1h_698" class="t s7_698">0 </span><span id="t1i_698" class="t s7_698">31 </span><span id="t1j_698" class="t s7_698">63 </span>
<span id="t1k_698" class="t s7_698">Reserved </span>
<span id="t1l_698" class="t s7_698">32 </span>
<span id="t1m_698" class="t s7_698">Bit_Mask </span>
<span id="t1n_698" class="t s7_698">IA32_L2_MASK_n </span>
<span id="t1o_698" class="t s7_698">0 </span><span id="t1p_698" class="t s7_698">31 </span><span id="t1q_698" class="t s7_698">63 </span>
<span id="t1r_698" class="t s7_698">Reserved </span><span id="t1s_698" class="t s7_698">IA32_L2_MASK_0 </span>
<span id="t1t_698" class="t s7_698">32 </span>
<span id="t1u_698" class="t s7_698">Bit_Mask </span>
<span id="t1v_698" class="t s7_698">.... </span>
<span id="t1w_698" class="t s7_698">0 </span><span id="t1x_698" class="t s7_698">31 </span><span id="t1y_698" class="t s7_698">63 </span>
<span id="t1z_698" class="t s7_698">Reserved </span>
<span id="t20_698" class="t s7_698">32 </span>
<span id="t21_698" class="t s7_698">Bit_Mask </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
