// Seed: 3088774058
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input tri1 id_2,
    output tri id_3,
    output supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri id_8,
    output tri1 id_9,
    output supply1 id_10
    , id_17,
    input wor id_11,
    input uwire id_12,
    input tri1 id_13,
    output tri id_14,
    input wor id_15
);
  wire id_18;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1
);
  assign id_1 = 1;
  module_0(
      id_0, id_0, id_0, id_1, id_1, id_0, id_0, id_1, id_0, id_1, id_1, id_0, id_0, id_0, id_1, id_0
  );
endmodule
