<profile>
  <RunData>
    <RUN_TYPE>synth</RUN_TYPE>
    <VIVADO_VERSION>v.2022.2</VIVADO_VERSION>
    <ROOT_MODULE_CELL>bd_0_i/hls_inst</ROOT_MODULE_CELL>
  </RunData>
  <TimingReport>
    <TargetClockPeriod>10.000</TargetClockPeriod>
    <AchievedClockPeriod>1.841</AchievedClockPeriod>
    <CLOCK_NAME>ap_clk</CLOCK_NAME>
    <CP_FINAL>1.841</CP_FINAL>
    <CP_ROUTE>NA</CP_ROUTE>
    <CP_SYNTH>1.841</CP_SYNTH>
    <CP_TARGET>10.000</CP_TARGET>
    <SLACK_FINAL>8.159</SLACK_FINAL>
    <SLACK_ROUTE/>
    <SLACK_SYNTH>8.159</SLACK_SYNTH>
    <TIMING_MET>TRUE</TIMING_MET>
    <TNS_FINAL>0.000</TNS_FINAL>
    <TNS_ROUTE>NA</TNS_ROUTE>
    <TNS_SYNTH>0.000</TNS_SYNTH>
    <WNS_FINAL>8.159</WNS_FINAL>
    <WNS_ROUTE>NA</WNS_ROUTE>
    <WNS_SYNTH>8.159</WNS_SYNTH>
  </TimingReport>
  <AreaReport>
    <Resources>
      <BRAM>36</BRAM>
      <CLB>0</CLB>
      <DSP>0</DSP>
      <FF>2704</FF>
      <LATCH>0</LATCH>
      <LUT>1809</LUT>
      <SRL>269</SRL>
      <URAM>0</URAM>
    </Resources>
    <AvailableResources>
      <BRAM>624</BRAM>
      <CLB>0</CLB>
      <DSP>1728</DSP>
      <FF>460800</FF>
      <LUT>230400</LUT>
      <URAM>96</URAM>
    </AvailableResources>
  </AreaReport>
  <RtlModules>
    <RtlModule CELL="inst" DEPTH="0" IS_TOP="1" TYPE="function" MODULENAME="corr_accel" DISPNAME="inst" RTLNAME="corr_accel">
      <SubModules count="21">control_s_axi_U data_m_axi_U grp_compute_fu_208 grp_recv_data_burst_fu_185 grp_send_data_burst_fu_216 reg_file_10_U reg_file_11_U reg_file_12_U reg_file_13_U reg_file_14_U reg_file_15_U reg_file_1_U reg_file_2_U reg_file_3_U reg_file_4_U reg_file_5_U reg_file_6_U reg_file_7_U reg_file_8_U reg_file_9_U reg_file_U</SubModules>
      <Resources BRAM="36" FF="2704" LUT="1809"/>
      <LocalResources FF="262" LUT="1"/>
    </RtlModule>
    <RtlModule CELL="inst/control_s_axi_U" BINDMODULE="corr_accel_control_s_axi" DEPTH="1" TYPE="rtl" MODULENAME="control_s_axi" DISPNAME="control_s_axi_U" RTLNAME="corr_accel_control_s_axi">
      <Resources FF="312" LUT="201"/>
    </RtlModule>
    <RtlModule CELL="inst/data_m_axi_U" BINDMODULE="corr_accel_data_m_axi" DEPTH="1" TYPE="rtl" MODULENAME="data_m_axi" DISPNAME="data_m_axi_U" RTLNAME="corr_accel_data_m_axi">
      <Resources BRAM="4" FF="1752" LUT="1240"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_208" DEPTH="1" TYPE="function" MODULENAME="compute" DISPNAME="grp_compute_fu_208" RTLNAME="corr_accel_compute">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="16" LUT="19"/>
      <LocalResources FF="14" LUT="3"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_compute_fu_208/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="2" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="16"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_recv_data_burst_fu_185" DEPTH="1" TYPE="function" MODULENAME="recv_data_burst" DISPNAME="grp_recv_data_burst_fu_185" RTLNAME="corr_accel_recv_data_burst">
      <SubModules count="1">grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87</SubModules>
      <Resources FF="178" LUT="110"/>
      <LocalResources FF="10" LUT="33"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_recv_data_burst_fu_185/grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87" DEPTH="2" TYPE="function" MODULENAME="recv_data_burst_Pipeline_VITIS_LOOP_40_1" DISPNAME="grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87" RTLNAME="corr_accel_recv_data_burst_Pipeline_VITIS_LOOP_40_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="168" LUT="77"/>
      <LocalResources FF="166" LUT="45"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_recv_data_burst_fu_185/grp_recv_data_burst_Pipeline_VITIS_LOOP_40_1_fu_87/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="32"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_send_data_burst_fu_216" DEPTH="1" TYPE="function" MODULENAME="send_data_burst" DISPNAME="grp_send_data_burst_fu_216" RTLNAME="corr_accel_send_data_burst">
      <SubModules count="1">grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90</SubModules>
      <Resources FF="184" LUT="206"/>
      <LocalResources FF="9" LUT="6"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_send_data_burst_fu_216/grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90" DEPTH="2" TYPE="function" MODULENAME="send_data_burst_Pipeline_VITIS_LOOP_85_1" DISPNAME="grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90" RTLNAME="corr_accel_send_data_burst_Pipeline_VITIS_LOOP_85_1">
      <SubModules count="1">flow_control_loop_pipe_sequential_init_U</SubModules>
      <Resources FF="175" LUT="200"/>
      <LocalResources FF="173" LUT="193"/>
    </RtlModule>
    <RtlModule CELL="inst/grp_send_data_burst_fu_216/grp_send_data_burst_Pipeline_VITIS_LOOP_85_1_fu_90/flow_control_loop_pipe_sequential_init_U" BINDMODULE="corr_accel_flow_control_loop_pipe_sequential_init" DEPTH="3" TYPE="rtl" MODULENAME="flow_control_loop_pipe_sequential_init" DISPNAME="flow_control_loop_pipe_sequential_init_U" RTLNAME="corr_accel_flow_control_loop_pipe_sequential_init">
      <Resources FF="2" LUT="7"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_10_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_10_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_10_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_10"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_11_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_11_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_11_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_11"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_12_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_12_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_12_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_12"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_13_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_13_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_13_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_13"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_14_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_14_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_14_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_14"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_15_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_15_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_15_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_15"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_1_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_1_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_1_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_1"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_2_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_2_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_2_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_2"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_3_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_3_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_3_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_3"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_4_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_4_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_4_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_4"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_5_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_5_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2" LUT="32"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_5_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_5"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_6_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_6_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_6_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_6"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_7_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_7_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_7_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_7"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_8_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_8_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_8_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_8"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_9_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_9_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_9_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file_9"/>
    </RtlModule>
    <RtlModule CELL="inst/reg_file_U" BINDMODULE="corr_accel_reg_file_RAM_T2P_BRAM_1R1W" DEPTH="1" TYPE="resource" MODULENAME="reg_file_RAM_T2P_BRAM_1R1W" DISPNAME="reg_file_U" RTLNAME="corr_accel_reg_file_RAM_T2P_BRAM_1R1W">
      <Resources BRAM="2"/>
      <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_t2p" DSP="0" ID="" IMPL="bram" LATENCY="1" LOOP="" OPTYPE="ram_t2p" PRAGMA="yes" RTLNAME="reg_file_U" SOURCE="copy-max-sharing/src/correlation.cpp:154" URAM="0" VARIABLE="reg_file"/>
    </RtlModule>
  </RtlModules>
  <TimingPaths>
    <TPATH DATAPATH_DELAY="1.494" DATAPATH_LOGIC_DELAY="1.092" DATAPATH_NET_DELAY="0.402" ENDPOINT_PIN="reg_file_6_U/ram_reg_bram_0/DINBDIN[0]" LOGIC_LEVELS="1" MAX_FANOUT="3" SLACK="8.159" STARTPOINT_PIN="reg_file_5_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="reg_file_5_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="reg_file_5_U/ram_reg_bram_0_i_23" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="663"/>
      <CELL NAME="reg_file_6_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.494" DATAPATH_LOGIC_DELAY="1.092" DATAPATH_NET_DELAY="0.402" ENDPOINT_PIN="reg_file_7_U/ram_reg_bram_0/DINBDIN[0]" LOGIC_LEVELS="1" MAX_FANOUT="3" SLACK="8.159" STARTPOINT_PIN="reg_file_5_U/ram_reg_bram_0/CLKBWRCLK">
      <CELL NAME="reg_file_5_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
      <CELL NAME="reg_file_5_U/ram_reg_bram_0_i_16__0" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="663"/>
      <CELL NAME="reg_file_7_U/ram_reg_bram_0" PRIMITIVE_TYPE="BLOCKRAM.BRAM.RAMB36E2" LINE_NUMBER="38"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.708" DATAPATH_LOGIC_DELAY="0.441" DATAPATH_NET_DELAY="1.267" ENDPOINT_PIN="data_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]/CE" LOGIC_LEVELS="5" MAX_FANOUT="182" SLACK="8.187" STARTPOINT_PIN="data_m_axi_U/bus_read/sect_len_buf_reg[8]/C">
      <CELL NAME="data_m_axi_U/bus_read/sect_len_buf_reg[8]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1530"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/data_p1_reg[10]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="2481"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.708" DATAPATH_LOGIC_DELAY="0.441" DATAPATH_NET_DELAY="1.267" ENDPOINT_PIN="data_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]/CE" LOGIC_LEVELS="5" MAX_FANOUT="182" SLACK="8.187" STARTPOINT_PIN="data_m_axi_U/bus_read/sect_len_buf_reg[8]/C">
      <CELL NAME="data_m_axi_U/bus_read/sect_len_buf_reg[8]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1530"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/data_p1_reg[11]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="2481"/>
    </TPATH>
    <TPATH DATAPATH_DELAY="1.708" DATAPATH_LOGIC_DELAY="0.441" DATAPATH_NET_DELAY="1.267" ENDPOINT_PIN="data_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]/CE" LOGIC_LEVELS="5" MAX_FANOUT="182" SLACK="8.187" STARTPOINT_PIN="data_m_axi_U/bus_read/sect_len_buf_reg[8]/C">
      <CELL NAME="data_m_axi_U/bus_read/sect_len_buf_reg[8]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="1530"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_4" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/could_multi_bursts.arlen_buf[3]_i_3" PRIMITIVE_TYPE="CLB.LUT.LUT5" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/fifo_rctl/sect_len_buf[8]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT6" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/fifo_rctl/start_addr[63]_i_1" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/data_p1[95]_i_1__0" PRIMITIVE_TYPE="CLB.LUT.LUT4" LINE_NUMBER="446"/>
      <CELL NAME="data_m_axi_U/bus_read/rs_rreq/data_p1_reg[12]" PRIMITIVE_TYPE="REGISTER.SDR.FDRE" LINE_NUMBER="2481"/>
    </TPATH>
  </TimingPaths>
  <VivadoReportFiles>
    <ReportFile TYPE="design_analysis" PATH="verilog/report/corr_accel_design_analysis_synth.rpt"/>
    <ReportFile TYPE="failfast" PATH="verilog/report/corr_accel_failfast_synth.rpt"/>
    <ReportFile TYPE="timing" PATH="verilog/report/corr_accel_timing_synth.rpt"/>
    <ReportFile TYPE="timing_paths" PATH="verilog/report/corr_accel_timing_paths_synth.rpt"/>
    <ReportFile TYPE="utilization" PATH="verilog/report/corr_accel_utilization_synth.rpt"/>
    <ReportFile TYPE="utilization_hierarchical" PATH="verilog/report/corr_accel_utilization_hierarchical_synth.rpt"/>
  </VivadoReportFiles>
  <GeneralInfo NAME="General Information">
    <item NAME="Date" VALUE="Thu Jan 12 15:34:36 CET 2023"/>
    <item NAME="Version" VALUE="2022.2 (Build 3670227 on Oct 13 2022)"/>
    <item NAME="Project" VALUE="copy-max-sharing"/>
    <item NAME="Solution" VALUE="zcu104 (Vivado IP Flow Target)"/>
    <item NAME="Product family" VALUE="zynquplus"/>
    <item NAME="Target device" VALUE="xczu7ev-ffvc1156-2-e"/>
  </GeneralInfo>
  <RunOptions NAME="Run Constraints &amp; Options">
    <General NAME="Design Constraints &amp; Options">
      <item NAME="RTL Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis target clock" VALUE="10 ns"/>
      <item NAME="C-Synthesis uncertainty" VALUE="27%"/>
      <item NAME="config_export -ip_xdc_file" VALUE=""/>
      <item NAME="config_export -ip_xdc_ooc_file" VALUE=""/>
    </General>
    <Syn NAME="RTL Synthesis Options">
      <item NAME="config_export -vivado_synth_strategy" VALUE="default"/>
      <item NAME="config_export -vivado_synth_design_args" VALUE="-directive sdx_optimization_effort_high"/>
    </Syn>
    <Reporting NAME="Reporting Options">
      <item NAME="config_export -vivado_report_level" VALUE="2"/>
      <item NAME="config_export -vivado_max_timing_paths" VALUE="10"/>
    </Reporting>
  </RunOptions>
</profile>

