vhdl-sources += fpga_io.vhd
constraint-sources += arty_a7_35.xdc

deps += main.func
deps += nsl_hwdep.reset
deps += nsl_smi.smi
deps += nsl_clocking.pll
deps += nsl_io.clock

