# compile vhdl design source files
vhdl xil_defaultlib  "../../../lab5_1_1.srcs/sources_1/new/lab5_1_1.vhd"
vhdl xil_defaultlib  "../../../lab5_1_1.srcs/sim_1/imports/new/lab5_1_1_tb.vhd"

# Do not sort compile order
nosort
