\hypertarget{group___r_c_c___p_l_l___clock___source}{}\doxysection{PLL Clock Source}
\label{group___r_c_c___p_l_l___clock___source}\index{PLL Clock Source@{PLL Clock Source}}
Collaboration diagram for PLL Clock Source\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=337pt]{group___r_c_c___p_l_l___clock___source}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+\_\+\+DIV2}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}{RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE}}~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}\label{group___r_c_c___p_l_l___clock___source_ga197cea7fe5c2db26fe7fcdb0f99dd4d7}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}}
\index{RCC\_PLLSOURCE\_HSE@{RCC\_PLLSOURCE\_HSE}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSE}{RCC\_PLLSOURCE\_HSE}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+HSE~\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaba4a5dbbd286f07a97f5aa6e6f3f6a57}{RCC\+\_\+\+CFGR\+\_\+\+PLLSRC}}}

HSE clock selected as PLL entry clock source 

Definition at line 96 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

\mbox{\Hypertarget{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}\label{group___r_c_c___p_l_l___clock___source_ga09fff12a4e92f4da5980321b7f99b632}} 
\index{PLL Clock Source@{PLL Clock Source}!RCC\_PLLSOURCE\_HSI\_DIV2@{RCC\_PLLSOURCE\_HSI\_DIV2}}
\index{RCC\_PLLSOURCE\_HSI\_DIV2@{RCC\_PLLSOURCE\_HSI\_DIV2}!PLL Clock Source@{PLL Clock Source}}
\doxysubsubsection{\texorpdfstring{RCC\_PLLSOURCE\_HSI\_DIV2}{RCC\_PLLSOURCE\_HSI\_DIV2}}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PLLSOURCE\+\_\+\+HSI\+\_\+\+DIV2~0x00000000U}

HSI clock divided by 2 selected as PLL entry clock source 

Definition at line 95 of file stm32f1xx\+\_\+hal\+\_\+rcc.\+h.

