#-----------------------------------------------------------
# Vivado v2014.4 (64-bit)
# SW Build 1071353 on Tue Nov 18 18:29:27 MST 2014
# IP Build 1070531 on Tue Nov 18 01:10:18 MST 2014
# Start of session at: Tue Jul 28 16:07:36 2020
# Process ID: 21992
# Log file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.runs/AXI_FIFO_BRIDGE_synth_1/AXI_FIFO_BRIDGE.vds
# Journal file: E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.runs/AXI_FIFO_BRIDGE_synth_1\vivado.jou
#-----------------------------------------------------------
source AXI_FIFO_BRIDGE.tcl
# set_param gui.test TreeTableDev
# debug::add_scope template.lib 1
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z020clg400-2
# set_param project.compositeFile.enableAutoGeneration 0
# set_param synth.vivado.isSynthRun true
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property webtalk.parent_dir E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.cache/wt [current_project]
# set_property parent.project_path E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.xpr [current_project]
# set_property default_lib xil_defaultlib [current_project]
# set_property target_language Verilog [current_project]
# set_property ip_repo_paths {
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0
#   E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0
#   e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0
# } [current_project]
# read_ip e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave2_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave1_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_slave_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/ip_repo/axi_full_master_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/install/Xilinx/Vivado/2014.4/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO_BRIDGE' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.dcp'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO_BRIDGE' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE_stub.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'AXI_FIFO_BRIDGE' generated file not found 'e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE_stub.vhdl'. Please regenerate to continue.
# set_property is_locked true [get_files e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.xci]
# catch { write_hwdef -file AXI_FIFO_BRIDGE.hwdef }
INFO: [Vivado_Tcl 4-279] hardware handoff file cannot be generated as there is no block diagram instance in the design
# synth_design -top AXI_FIFO_BRIDGE -part xc7z020clg400-2 -mode out_of_context
Command: synth_design -top AXI_FIFO_BRIDGE -part xc7z020clg400-2 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-1223] The version limit for your license is '2015.06' and will expire in -1855 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
WARNING: [Synth 8-2507] parameter declaration becomes local in axi_full_master_v1_0_M00_AXI with formal parameter declaration list [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0_M00_AXI.v:192]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 256.148 ; gain = 97.148
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'AXI_FIFO_BRIDGE' [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/synth/AXI_FIFO_BRIDGE.v:57]
INFO: [Synth 8-638] synthesizing module 'axi_full_master_v1_0' [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0.v:4]
	Parameter C_M00_AXI_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M00_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M00_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M00_AXI_BUSER_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'axi_full_master_v1_0_M00_AXI' [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0_M00_AXI.v:4]
	Parameter C_M_TARGET_SLAVE_BASE_ADDR bound to: 1073741824 - type: integer 
	Parameter C_M_AXI_BURST_LEN bound to: 16 - type: integer 
	Parameter C_M_AXI_ID_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_M_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_TRANSACTIONS_NUM bound to: 4 - type: integer 
	Parameter C_MASTER_LENGTH bound to: 10 - type: integer 
	Parameter C_NO_BURSTS_REQ bound to: 4 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter INIT_WRITE bound to: 2'b01 
	Parameter INIT_READ bound to: 2'b10 
	Parameter INIT_COMPARE bound to: 2'b11 
INFO: [Synth 8-226] default block is never used [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0_M00_AXI.v:753]
INFO: [Synth 8-256] done synthesizing module 'axi_full_master_v1_0_M00_AXI' (1#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0_M00_AXI.v:4]
INFO: [Synth 8-256] done synthesizing module 'axi_full_master_v1_0' (2#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/hdl/axi_full_master_v1_0.v:4]
INFO: [Synth 8-256] done synthesizing module 'AXI_FIFO_BRIDGE' (3#1) [e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/synth/AXI_FIFO_BRIDGE.v:57]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 274.102 ; gain = 115.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 274.102 ; gain = 115.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 274.102 ; gain = 115.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 283.914 ; gain = 124.914
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module AXI_FIFO_BRIDGE 
Detailed RTL Component Info : 
Module axi_full_master_v1_0_M00_AXI 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      5 Bit       Adders := 4     
+---Registers : 
	                5 Bit    Registers := 4     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
	   4 Input      1 Bit        Muxes := 4     
Module axi_full_master_v1_0 
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Loading clock regions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockRegion.xml
Loading clock buffers from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/ClockBuffers.xml
Loading clock placement rules from D:/install/Xilinx/Vivado/2014.4/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from D:/install/Xilinx/Vivado/2014.4/data\parts/xilinx/zynq/zynq/xc7z020/clg400/Package.xml
Loading io standards from D:/install/Xilinx/Vivado/2014.4/data\./parts/xilinx/zynq/IOStandards.xml
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 437.695 ; gain = 278.695
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awid[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[7] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[6] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[5] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[4] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[3] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[2] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlen[0] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awsize[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awsize[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awsize[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awburst[1] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awburst[0] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awlock driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awcache[3] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awcache[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awcache[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awcache[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awprot[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awprot[1] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awprot[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awqos[3] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awqos[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awqos[1] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_awqos[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_wstrb[3] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_wstrb[2] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_wstrb[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_wstrb[0] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arid[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[7] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[6] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[5] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[4] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[3] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[2] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlen[0] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arsize[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arsize[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arsize[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arburst[1] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arburst[0] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arlock driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arcache[3] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arcache[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arcache[1] driven by constant 1
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arcache[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arprot[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arprot[1] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arprot[0] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arqos[3] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arqos[2] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arqos[1] driven by constant 0
INFO: [Synth 8-3917] design AXI_FIFO_BRIDGE has port m00_axi_arqos[0] driven by constant 0
WARNING: [Synth 8-3331] design AXI_FIFO_BRIDGE has unconnected port m00_axi_bid[0]
WARNING: [Synth 8-3331] design AXI_FIFO_BRIDGE has unconnected port m00_axi_bresp[0]
WARNING: [Synth 8-3331] design AXI_FIFO_BRIDGE has unconnected port m00_axi_rid[0]
WARNING: [Synth 8-3331] design AXI_FIFO_BRIDGE has unconnected port m00_axi_rresp[0]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 437.695 ; gain = 278.695
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 437.695 ; gain = 278.695

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_11/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_9/\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5] )
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[0] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[1] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[2] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[3] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[4] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_awaddr_reg[5] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[0] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[1] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[2] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[3] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[4] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
INFO: [Synth 8-3332] Sequential element (\inst/axi_full_master_v1_0_M00_AXI_inst/axi_araddr_reg[5] ) is unused and will be removed from module AXI_FIFO_BRIDGE.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    35|
|2     |LUT1   |   127|
|3     |LUT2   |    12|
|4     |LUT3   |     9|
|5     |LUT4   |     9|
|6     |LUT5   |    11|
|7     |LUT6   |    18|
|8     |FDRE   |   154|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------------+-----------------------------+------+
|      |Instance                              |Module                       |Cells |
+------+--------------------------------------+-----------------------------+------+
|1     |top                                   |                             |   377|
|2     |  inst                                |axi_full_master_v1_0         |   377|
|3     |    axi_full_master_v1_0_M00_AXI_inst |axi_full_master_v1_0_M00_AXI |   377|
+------+--------------------------------------+-----------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 457.531 ; gain = 259.262
Synthesis Optimization Complete : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 457.531 ; gain = 298.531
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 35 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
96 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 518.719 ; gain = 320.449
# rename_ref -prefix_all AXI_FIFO_BRIDGE_
INFO: [Coretcl 2-1174] Renamed 2 cell refs.
# write_checkpoint -noxdef AXI_FIFO_BRIDGE.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 962.797 ; gain = 444.078
# catch { report_utilization -file AXI_FIFO_BRIDGE_utilization_synth.rpt -pb AXI_FIFO_BRIDGE_utilization_synth.pb }
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 962.797 ; gain = 0.000
# if { [catch {
#   file copy -force E:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.runs/AXI_FIFO_BRIDGE_synth_1/AXI_FIFO_BRIDGE.dcp e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE.dcp
# } _RESULT ] } { 
#   error "ERROR: Unable to successfully create or copy the sub-design checkpoint file."
# }
# if { [catch {
#   write_verilog -force -mode synth_stub e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE_stub.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a Verilog synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode synth_stub e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE_stub.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create a VHDL synthesis stub for the sub-design. This may lead to errors in top level synthesis of the design. Error reported: $_RESULT"
# }
# if { [catch {
#   write_verilog -force -mode funcsim e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE_funcsim.v
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the Verilog functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
# if { [catch {
#   write_vhdl -force -mode funcsim e:/UV/FPGA/VERIFY/vry_AXI_DMA/vry_AXI_DMA/vry_AXI_DMA.srcs/sources_1/ip/AXI_FIFO_BRIDGE/AXI_FIFO_BRIDGE_funcsim.vhdl
# } _RESULT ] } { 
#   puts "CRITICAL WARNING: Unable to successfully create the VHDL functional simulation sub-design file. Post-Synthesis Functional Simulation with this file may not be possible or may give incorrect results. Error reported: $_RESULT"
# }
INFO: [Common 17-206] Exiting Vivado at Tue Jul 28 16:08:04 2020...
