Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Sep  3 20:06:34 2024
| Host         : Naboo running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file bd_0_wrapper_control_sets_placed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    13 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     9 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           10 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |           13 |
| Yes          | No                    | No                     |             877 |          301 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              96 |           26 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------+-------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
| Clock Signal |                                 Enable Signal                                 |                      Set/Reset Signal                     | Slice Load Count | Bel Load Count | Bels / Slice |
+--------------+-------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+
|  ap_clk      |                                                                               |                                                           |               10 |             15 |         1.50 |
|  ap_clk      | bd_0_i/hls_inst/inst/grp_decode_fu_96/Q[0]                                    |                                                           |                6 |             16 |         2.67 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_CS_fsm_pp0_stage1                                     |                                                           |                5 |             16 |         3.20 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/aw_hs                                    |                                                           |                7 |             17 |         2.43 |
|  ap_clk      |                                                                               | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0]                |               13 |             31 |         2.38 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/int_start_pc[31]_i_1_n_0                 | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0]                |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/rdata[31]_i_1_n_0                        |                                                           |               18 |             32 |         1.78 |
|  ap_clk      | bd_0_i/hls_inst/inst/control_s_axi_U/nb_instruction_ap_vld                    | bd_0_i/hls_inst/inst/control_s_axi_U/SR[0]                |                9 |             32 |         3.56 |
|  ap_clk      | bd_0_i/hls_inst/inst/ap_enable_reg_pp0_iter10                                 | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/clear |                8 |             32 |         4.00 |
|  ap_clk      | bd_0_i/hls_inst/inst/flow_control_loop_delay_pipe_U/rewind_ap_ready_reg_reg_0 |                                                           |              265 |            796 |         3.00 |
+--------------+-------------------------------------------------------------------------------+-----------------------------------------------------------+------------------+----------------+--------------+


