<stg><name>example_Block_codeRepl951_proc</name>


<trans_list>

<trans id="380" from="1" to="2">
<condition id="244">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="387" from="2" to="3">
<condition id="253">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="388" from="3" to="3">
<condition id="255">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="390" from="3" to="4">
<condition id="257">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="391" from="4" to="4">
<condition id="259">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:0  call void (...)* @_ssdm_op_SpecInterface(i12* %mlx2sbu_V_user_V, i3* %mlx2sbu_V_id_V, i1* %mlx2sbu_V_last_V, i32* %mlx2sbu_V_keep_V, i256* %mlx2sbu_V_data_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:1  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2mlx_V_user_V, i3* %sbu2mlx_V_id_V, i1* %sbu2mlx_V_last_V, i32* %sbu2mlx_V_keep_V, i256* %sbu2mlx_V_data_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:2  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_cx_V_user_V, i3* %sbu2prt_cx_V_id_V, i1* %sbu2prt_cx_V_last_V, i32* %sbu2prt_cx_V_keep_V, i256* %sbu2prt_cx_V_data_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:3  call void (...)* @_ssdm_op_SpecInterface(i12* %sbu2prt_nw_V_user_V, i3* %sbu2prt_nw_V_id_V, i1* %sbu2prt_nw_V_last_V, i32* %sbu2prt_nw_V_keep_V, i256* %sbu2prt_nw_V_data_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:4  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_cx2sbu_V_user_V, i3* %prt_cx2sbu_V_id_V, i1* %prt_cx2sbu_V_last_V, i32* %prt_cx2sbu_V_keep_V, i256* %prt_cx2sbu_V_data_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="3" op_3_bw="1" op_4_bw="32" op_5_bw="256" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0">
<![CDATA[
newFuncRoot:5  call void (...)* @_ssdm_op_SpecInterface(i12* %prt_nw2sbu_V_user_V, i3* %prt_nw2sbu_V_id_V, i1* %prt_nw2sbu_V_last_V, i32* %prt_nw2sbu_V_keep_V, i256* %prt_nw2sbu_V_data_V, [5 x i8]* @p_str11, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:6  %merger_host_1_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_host_1_V_data_V"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:7  %empty = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_1_V_data_V, i256* %merger_host_1_V_data_V)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:8  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:9  %merger_host_1_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_host_1_V_keep_V"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="51" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:10  %empty_36 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_1_V_keep_V, i32* %merger_host_1_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_36"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="52" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:11  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:12  %merger_host_1_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_host_1_V_last_V"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:13  %empty_37 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_1_V_last_V, i1* %merger_host_1_V_last_V)

]]></node>
<StgValue><ssdm name="empty_37"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:14  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:15  %merger_host_1_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_host_1_V_id_V"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:16  %empty_38 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_1_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_1_V_id_V, i3* %merger_host_1_V_id_V)

]]></node>
<StgValue><ssdm name="empty_38"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:17  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:18  %merger_host_1_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_host_1_V_user_V"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:19  %empty_39 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_1_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_1_V_user_V, i12* %merger_host_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_39"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:20  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:21  %merger_network_0_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_network_0_V_data_V"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:22  %empty_40 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_0_V_data_V, i256* %merger_network_0_V_data_V)

]]></node>
<StgValue><ssdm name="empty_40"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="64" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:23  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="65" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:24  %merger_network_0_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_network_0_V_keep_V"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:25  %empty_41 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_0_V_keep_V, i32* %merger_network_0_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_41"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:26  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:27  %merger_network_0_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_network_0_V_last_V"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:28  %empty_42 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_0_V_last_V, i1* %merger_network_0_V_last_V)

]]></node>
<StgValue><ssdm name="empty_42"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:29  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:30  %merger_network_0_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_network_0_V_id_V"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:31  %empty_43 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_0_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_0_V_id_V, i3* %merger_network_0_V_id_V)

]]></node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:32  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:33  %merger_network_0_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_network_0_V_user_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:34  %empty_44 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_0_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_0_V_user_V, i12* %merger_network_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:35  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:36  %merger_host_0_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_host_0_V_data_V"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:37  %empty_45 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_d, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_host_0_V_data_V, i256* %merger_host_0_V_data_V)

]]></node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:38  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_host_0_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:39  %merger_host_0_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_host_0_V_keep_V"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:40  %empty_46 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_k, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_host_0_V_keep_V, i32* %merger_host_0_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:41  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_host_0_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:42  %merger_host_0_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_host_0_V_last_V"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:43  %empty_47 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_l, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_host_0_V_last_V, i1* %merger_host_0_V_last_V)

]]></node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:44  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_host_0_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:45  %merger_host_0_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_host_0_V_id_V"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:46  %empty_48 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @merger_host_LF_0_NF_OC_V_OC_i, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_host_0_V_id_V, i3* %merger_host_0_V_id_V)

]]></node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:47  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_host_0_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:48  %merger_host_0_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_host_0_V_user_V"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:49  %empty_49 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @merger_host_LF_0_NF_OC_V_OC_u, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_host_0_V_user_V, i12* %merger_host_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:50  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_host_0_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="256" op_0_bw="64">
<![CDATA[
newFuncRoot:51  %merger_network_1_V_data_V = alloca i256, align 8

]]></node>
<StgValue><ssdm name="merger_network_1_V_data_V"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="256" op_8_bw="256">
<![CDATA[
newFuncRoot:52  %empty_50 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i256* %merger_network_1_V_data_V, i256* %merger_network_1_V_data_V)

]]></node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:53  call void (...)* @_ssdm_op_SpecInterface(i256* %merger_network_1_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="64">
<![CDATA[
newFuncRoot:54  %merger_network_1_V_keep_V = alloca i32, align 4

]]></node>
<StgValue><ssdm name="merger_network_1_V_keep_V"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
newFuncRoot:55  %empty_51 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i32* %merger_network_1_V_keep_V, i32* %merger_network_1_V_keep_V)

]]></node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:56  call void (...)* @_ssdm_op_SpecInterface(i32* %merger_network_1_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="1" op_0_bw="64">
<![CDATA[
newFuncRoot:57  %merger_network_1_V_last_V = alloca i1, align 1

]]></node>
<StgValue><ssdm name="merger_network_1_V_last_V"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="99" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
newFuncRoot:58  %empty_52 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i1* %merger_network_1_V_last_V, i1* %merger_network_1_V_last_V)

]]></node>
<StgValue><ssdm name="empty_52"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:59  call void (...)* @_ssdm_op_SpecInterface(i1* %merger_network_1_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="3" op_0_bw="64">
<![CDATA[
newFuncRoot:60  %merger_network_1_V_id_V = alloca i3, align 1

]]></node>
<StgValue><ssdm name="merger_network_1_V_id_V"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
newFuncRoot:61  %empty_53 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @merger_network_LF_1_NF_OC_V_O_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i3* %merger_network_1_V_id_V, i3* %merger_network_1_V_id_V)

]]></node>
<StgValue><ssdm name="empty_53"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:62  call void (...)* @_ssdm_op_SpecInterface(i3* %merger_network_1_V_id_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="12" op_0_bw="64">
<![CDATA[
newFuncRoot:63  %merger_network_1_V_user_V = alloca i12, align 2

]]></node>
<StgValue><ssdm name="merger_network_1_V_user_V"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="12" op_8_bw="12">
<![CDATA[
newFuncRoot:64  %empty_54 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @merger_network_LF_1_NF_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 16, i32 16, i12* %merger_network_1_V_user_V, i12* %merger_network_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_54"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="0" op_0_bw="0" op_1_bw="12" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="0">
<![CDATA[
newFuncRoot:65  call void (...)* @_ssdm_op_SpecInterface(i12* %merger_network_1_V_user_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="2" op_0_bw="2">
<![CDATA[
newFuncRoot:66  %DetectState_load = load i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name="DetectState_load"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1">
<![CDATA[
newFuncRoot:67  %reply_load = load i1* @reply, align 1

]]></node>
<StgValue><ssdm name="reply_load"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
newFuncRoot:68  switch i2 %DetectState_load, label %axi_stream_pass_nw.exit [
    i2 0, label %0
    i2 1, label %1
    i2 -2, label %2
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_2 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_2, label %7, label %._crit_edge237.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_58 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_58"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_2 = extractvalue { i256, i32, i1, i3, i12 } %empty_58, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_load, label %13, label %14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V_2, i32 %tmp_keep_V_2, i1 %tmp_last_V_2, i3 %tmp_id_V_2, i12 %tmp_user_V_2)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="reply_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_2, label %31, label %._crit_edge238.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
<literal name="tmp_last_V_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge238.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i:0  br label %._crit_edge237.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="DetectState_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge237.i:0  br label %axi_stream_pass_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_1 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_1, label %_ifconv, label %._crit_edge234.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
_ifconv:0  %empty_56 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_56"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="256" op_0_bw="304">
<![CDATA[
_ifconv:1  %tmp_data_V_23 = extractvalue { i256, i32, i1, i3, i12 } %empty_56, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_23"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="32" op_0_bw="304">
<![CDATA[
_ifconv:2  %tmp_keep_V = extractvalue { i256, i32, i1, i3, i12 } %empty_56, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="1" op_0_bw="304">
<![CDATA[
_ifconv:3  %tmp_last_V = extractvalue { i256, i32, i1, i3, i12 } %empty_56, 2

]]></node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="3" op_0_bw="304">
<![CDATA[
_ifconv:4  %tmp_id_V = extractvalue { i256, i32, i1, i3, i12 } %empty_56, 3

]]></node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="12" op_0_bw="304">
<![CDATA[
_ifconv:5  %tmp_user_V = extractvalue { i256, i32, i1, i3, i12 } %empty_56, 4

]]></node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:6  %p_Result_13 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_23, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_13"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:7  %p_Result_14 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_13, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_14"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32">
<![CDATA[
_ifconv:8  %t_V = load i32* @count_V_1, align 4

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:9  %p_Val2_s = add i32 %t_V, 1

]]></node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="151" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ifconv:10  %p_Result_s_57 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_23, i32 208, i32 223)

]]></node>
<StgValue><ssdm name="p_Result_s_57"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="152" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
_ifconv:11  %tmp_8 = icmp eq i16 %p_Result_s_57, 5002

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="153" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
_ifconv:12  %p_Result_15 = call i256 @llvm.part.set.i256.i32(i256 %p_Result_14, i32 %p_Val2_s, i32 144, i32 175)

]]></node>
<StgValue><ssdm name="p_Result_15"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="154" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
_ifconv:13  %storemerge1 = select i1 %tmp_8, i32 0, i32 %p_Val2_s

]]></node>
<StgValue><ssdm name="storemerge1"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="155" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
_ifconv:14  %buff_data_V = select i1 %tmp_8, i256 %p_Result_15, i256 %p_Result_14

]]></node>
<StgValue><ssdm name="buff_data_V"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="156" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ifconv:15  store i32 %storemerge1, i32* @count_V_1, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="168" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="169" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp, label %6, label %._crit_edge231.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="171" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_55 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_nw2sbu_V_data_V, i32* %prt_nw2sbu_V_keep_V, i1* %prt_nw2sbu_V_last_V, i3* %prt_nw2sbu_V_id_V, i12* %prt_nw2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_55"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_22 = extractvalue { i256, i32, i1, i3, i12 } %empty_55, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_22"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_55, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_55, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_55, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_3 = extractvalue { i256, i32, i1, i3, i12 } %empty_55, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_s = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_22, i32 144, i32 159)

]]></node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_5 = icmp eq i16 %p_Result_s, 2048

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="179" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_5, label %12, label %._crit_edge232.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="181" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_9 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V_22, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_9"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="182" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_s = icmp eq i8 %p_Result_9, 17

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="183" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_s, label %21, label %._crit_edge232.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<node id="185" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge232.i:0  br label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_17 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V_22, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_17"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_18 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_17, i96 11308328290305249705890216434, i32 160, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_18"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @reply, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="tmp_5" val="1"/>
<literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="130" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="157" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
_ifconv:16  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %buff_data_V, i32 %tmp_keep_V, i1 %tmp_last_V, i3 %tmp_id_V, i12 %tmp_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="158" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
_ifconv:17  br i1 %tmp_last_V, label %23, label %._crit_edge236.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="160" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @reply, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="133" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  store i2 0, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="134" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
<literal name="tmp_last_V" val="1"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge236.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="tmp_1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge236.i:0  br label %._crit_edge234.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="DetectState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="166" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge234.i:0  br label %axi_stream_pass_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="192" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reply_loc = phi i1 [ true, %21 ], [ %reply_load, %._crit_edge232.i ]

]]></node>
<StgValue><ssdm name="reply_loc"/></StgValue>
</operation>

<operation id="138" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="193" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:1  %tmp_data_V_3 = phi i256 [ %p_Result_18, %21 ], [ %tmp_data_V_22, %._crit_edge232.i ]

]]></node>
<StgValue><ssdm name="tmp_data_V_3"/></StgValue>
</operation>

<operation id="139" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="194" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %storemerge_i = phi i2 [ 1, %21 ], [ -2, %._crit_edge232.i ]

]]></node>
<StgValue><ssdm name="storemerge_i"/></StgValue>
</operation>

<operation id="140" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="195" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %storemerge_i, i2* @DetectState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %reply_loc, label %29, label %30

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i256 %tmp_data_V_3, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i256 %tmp_data_V_3, i32 %tmp_keep_V_3, i1 %tmp_last_V_3, i3 %tmp_id_V_3, i12 %tmp_user_V_3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
<literal name="reply_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="202" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %36

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="146" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge231.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="147" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="206" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge231.i:0  br label %axi_stream_pass_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="148" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="2" op_0_bw="2">
<![CDATA[
axi_stream_pass_nw.exit:0  %DetectState_1_load = load i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name="DetectState_1_load"/></StgValue>
</operation>

<operation id="149" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="1" op_0_bw="1">
<![CDATA[
axi_stream_pass_nw.exit:1  %reply_1_load = load i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name="reply_1_load"/></StgValue>
</operation>

<operation id="150" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="210" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
axi_stream_pass_nw.exit:2  switch i2 %DetectState_1_load, label %axi_stream_pass_host.exit [
    i2 0, label %3
    i2 1, label %4
    i2 -2, label %5
  ]

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="212" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_6 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="152" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_6, label %11, label %._crit_edge237.i35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="215" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_62 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_62"/></StgValue>
</operation>

<operation id="154" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="216" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_8"/></StgValue>
</operation>

<operation id="155" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_8"/></StgValue>
</operation>

<operation id="156" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="218" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_8"/></StgValue>
</operation>

<operation id="157" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="219" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_8"/></StgValue>
</operation>

<operation id="158" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="220" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_8 = extractvalue { i256, i32, i1, i3, i12 } %empty_62, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_8"/></StgValue>
</operation>

<operation id="159" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="221" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %reply_1_load, label %19, label %20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="223" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_8, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="161" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="224" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="162" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_8, i32 %tmp_keep_V_8, i1 %tmp_last_V_8, i3 %tmp_id_V_8, i12 %tmp_user_V_8)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="163" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="reply_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="227" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %28

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="164" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_last_V_8, label %35, label %._crit_edge238.i34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="165" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="231" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="166" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="232" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
<literal name="tmp_last_V_8" val="1"/>
</and_exp></or_exp>
</condition>

<node id="233" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge238.i34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="168" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="tmp_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge238.i34:0  br label %._crit_edge237.i35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="169" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge237.i35:0  br label %axi_stream_pass_host.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="170" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_4 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="171" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_4, label %10, label %._crit_edge234.i32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_61 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_61"/></StgValue>
</operation>

<operation id="173" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V_24 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_24"/></StgValue>
</operation>

<operation id="174" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_6"/></StgValue>
</operation>

<operation id="175" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="245" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_6"/></StgValue>
</operation>

<operation id="176" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_6"/></StgValue>
</operation>

<operation id="177" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_6 = extractvalue { i256, i32, i1, i3, i12 } %empty_61, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_6"/></StgValue>
</operation>

<operation id="178" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="248" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:6  %p_Result_16 = call i256 @llvm.part.set.i256.i16(i256 %tmp_data_V_24, i16 0, i32 176, i32 191)

]]></node>
<StgValue><ssdm name="p_Result_16"/></StgValue>
</operation>

<operation id="179" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="249" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="16" op_3_bw="32" op_4_bw="32">
<![CDATA[
:7  %p_Val2_11 = call i256 @llvm.part.set.i256.i16(i256 %p_Result_16, i16 259, i32 240, i32 255)

]]></node>
<StgValue><ssdm name="p_Val2_11"/></StgValue>
</operation>

<operation id="180" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:8  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %p_Val2_11, i32 %tmp_keep_V_6, i1 %tmp_last_V_6, i3 %tmp_id_V_6, i12 %tmp_user_V_6)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="181" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:9  br i1 %tmp_last_V_6, label %18, label %._crit_edge235.i27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="182" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="253" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 0, i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="254" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:1  store i1 false, i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
<literal name="tmp_last_V_6" val="1"/>
</and_exp></or_exp>
</condition>

<node id="255" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %._crit_edge235.i27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="185" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="257" bw="32" op_0_bw="32">
<![CDATA[
._crit_edge235.i27:0  %t_V_1 = load i32* @count_V, align 4

]]></node>
<StgValue><ssdm name="t_V_1"/></StgValue>
</operation>

<operation id="186" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="258" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge235.i27:1  %p_Val2_10 = add i32 %t_V_1, 1

]]></node>
<StgValue><ssdm name="p_Val2_10"/></StgValue>
</operation>

<operation id="187" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="259" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
._crit_edge235.i27:2  %p_Result_8 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V_24, i32 208, i32 223)

]]></node>
<StgValue><ssdm name="p_Result_8"/></StgValue>
</operation>

<operation id="188" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
._crit_edge235.i27:3  %tmp_10 = icmp eq i16 %p_Result_8, 5002

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="189" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
._crit_edge235.i27:4  %p_Val2_s_64 = select i1 %tmp_10, i32 0, i32 %p_Val2_10

]]></node>
<StgValue><ssdm name="p_Val2_s_64"/></StgValue>
</operation>

<operation id="190" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="262" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge235.i27:5  store i32 %p_Val2_s_64, i32* @count_V, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="191" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge235.i27:6  br label %._crit_edge234.i32

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="265" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge234.i32:0  br label %axi_stream_pass_host.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="193" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="267" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
:0  %tmp_3 = call i1 @_ssdm_op_NbReadReq.axis.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="194" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_3, label %9, label %._crit_edge231.i21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="195" st_id="2" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="270" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
:0  %empty_60 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %prt_cx2sbu_V_data_V, i32* %prt_cx2sbu_V_keep_V, i1* %prt_cx2sbu_V_last_V, i3* %prt_cx2sbu_V_id_V, i12* %prt_cx2sbu_V_user_V)

]]></node>
<StgValue><ssdm name="empty_60"/></StgValue>
</operation>

<operation id="196" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="256" op_0_bw="304">
<![CDATA[
:1  %tmp_data_V = extractvalue { i256, i32, i1, i3, i12 } %empty_60, 0

]]></node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="197" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="272" bw="32" op_0_bw="304">
<![CDATA[
:2  %tmp_keep_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_60, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_9"/></StgValue>
</operation>

<operation id="198" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="273" bw="1" op_0_bw="304">
<![CDATA[
:3  %tmp_last_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_60, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_9"/></StgValue>
</operation>

<operation id="199" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="274" bw="3" op_0_bw="304">
<![CDATA[
:4  %tmp_id_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_60, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_9"/></StgValue>
</operation>

<operation id="200" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="275" bw="12" op_0_bw="304">
<![CDATA[
:5  %tmp_user_V_9 = extractvalue { i256, i32, i1, i3, i12 } %empty_60, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_9"/></StgValue>
</operation>

<operation id="201" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="276" bw="16" op_0_bw="16" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:6  %p_Result_4 = call i16 @_ssdm_op_PartSelect.i16.i256.i32.i32(i256 %tmp_data_V, i32 144, i32 159)

]]></node>
<StgValue><ssdm name="p_Result_4"/></StgValue>
</operation>

<operation id="202" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="277" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:7  %tmp_7 = icmp eq i16 %p_Result_4, 2048

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="203" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="278" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_7, label %17, label %._crit_edge232.i19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="280" bw="8" op_0_bw="8" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
:0  %p_Result_7 = call i8 @_ssdm_op_PartSelect.i8.i256.i32.i32(i256 %tmp_data_V, i32 64, i32 71)

]]></node>
<StgValue><ssdm name="p_Result_7"/></StgValue>
</operation>

<operation id="205" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="281" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %tmp_9 = icmp eq i8 %p_Result_7, 17

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="206" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="282" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_9, label %26, label %._crit_edge232.i19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_9" val="0"/>
</and_exp></or_exp>
</condition>

<node id="284" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge232.i19:0  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="286" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
:0  %p_Result_19 = call i256 @llvm.part.set.i256.i32(i256 %tmp_data_V, i32 -1062731518, i32 16, i32 47)

]]></node>
<StgValue><ssdm name="p_Result_19"/></StgValue>
</operation>

<operation id="209" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="287" bw="256" op_0_bw="256" op_1_bw="256" op_2_bw="96" op_3_bw="32" op_4_bw="32">
<![CDATA[
:1  %p_Result_20 = call i256 @_ssdm_op_PartSet.i256.i256.i96.i32.i32(i256 %p_Result_19, i96 11308328290305249705890216434, i32 160, i32 255)

]]></node>
<StgValue><ssdm name="p_Result_20"/></StgValue>
</operation>

<operation id="210" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="288" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2  store i1 true, i1* @reply_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="tmp_7" val="1"/>
<literal name="tmp_9" val="1"/>
</and_exp></or_exp>
</condition>

<node id="289" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="291" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:0  %reply_1_loc = phi i1 [ true, %26 ], [ %reply_1_load, %._crit_edge232.i19 ]

]]></node>
<StgValue><ssdm name="reply_1_loc"/></StgValue>
</operation>

<operation id="213" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="292" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:1  %tmp_data_V_9 = phi i256 [ %p_Result_20, %26 ], [ %tmp_data_V, %._crit_edge232.i19 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_9"/></StgValue>
</operation>

<operation id="214" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="293" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:2  %storemerge_i1 = phi i2 [ 1, %26 ], [ -2, %._crit_edge232.i19 ]

]]></node>
<StgValue><ssdm name="storemerge_i1"/></StgValue>
</operation>

<operation id="215" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="294" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3  store i2 %storemerge_i1, i2* @DetectState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="295" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %reply_1_loc, label %33, label %34

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="217" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="297" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i256 %tmp_data_V_9, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="218" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="0"/>
</and_exp></or_exp>
</condition>

<node id="298" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="219" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="300" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:0  call void @_ssdm_op_Write.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i256 %tmp_data_V_9, i32 %tmp_keep_V_9, i1 %tmp_last_V_9, i3 %tmp_id_V_9, i12 %tmp_user_V_9)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="220" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
<literal name="reply_1_loc" val="1"/>
</and_exp></or_exp>
</condition>

<node id="301" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %39

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="221" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<node id="303" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %._crit_edge231.i21

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="305" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge231.i21:0  br label %axi_stream_pass_host.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="223" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="307" bw="1" op_0_bw="1">
<![CDATA[
axi_stream_pass_host.exit:0  %mergeState_load = load i1* @mergeState, align 1

]]></node>
<StgValue><ssdm name="mergeState_load"/></StgValue>
</operation>

<operation id="224" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="308" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
axi_stream_pass_host.exit:1  br i1 %mergeState_load, label %8, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="225" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="362" bw="2" op_0_bw="2">
<![CDATA[
:0  %streamSource_V_1_load = load i2* @streamSource_V_1, align 1

]]></node>
<StgValue><ssdm name="streamSource_V_1_load"/></StgValue>
</operation>

<operation id="226" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="363" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_12 = trunc i2 %streamSource_V_1_load to i1

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="227" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="0"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="0"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="1"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="1"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="2"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="2"/>
<literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="DetectState_load" val="3"/>
<literal name="DetectState_1_load" val="3"/>
<literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="364" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_12, label %branch485, label %branch474

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="228" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="310" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i:0  %val_assign = phi i2 [ %i, %branch56245 ], [ 0, %axi_stream_pass_host.exit ]

]]></node>
<StgValue><ssdm name="val_assign"/></StgValue>
</operation>

<operation id="229" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="311" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i:1  %tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %val_assign, i32 1)

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="230" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="312" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i:2  %empty_59 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name="empty_59"/></StgValue>
</operation>

<operation id="231" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="313" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader.i:3  %i = add i2 %val_assign, 1

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="232" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="314" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:4  br i1 %tmp_18, label %.loopexit.i, label %16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="316" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_25 = trunc i2 %val_assign to i1

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="234" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="317" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_25, label %branch389, label %branch378

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="319" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch378:0  %tmp_16 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="236" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="320" bw="0" op_0_bw="0">
<![CDATA[
branch378:1  br label %branch56245

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="322" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch389:0  %tmp_15 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="238" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
</and_exp></or_exp>
</condition>

<node id="323" bw="0" op_0_bw="0">
<![CDATA[
branch389:1  br label %branch56245

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="325" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch56245:0  %tmp_17 = phi i1 [ %tmp_15, %branch389 ], [ %tmp_16, %branch378 ]

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="240" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
</and_exp></or_exp>
</condition>

<node id="326" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch56245:1  br i1 %tmp_17, label %38, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="328" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %val_assign, i2* @streamSource_V_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="329" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_25, label %branch421, label %branch410

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="331" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch410:0  %empty_70 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_70"/></StgValue>
</operation>

<operation id="244" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="332" bw="256" op_0_bw="304">
<![CDATA[
branch410:1  %tmp_data_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_14"/></StgValue>
</operation>

<operation id="245" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="333" bw="32" op_0_bw="304">
<![CDATA[
branch410:2  %tmp_keep_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_14"/></StgValue>
</operation>

<operation id="246" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="334" bw="1" op_0_bw="304">
<![CDATA[
branch410:3  %tmp_last_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_14"/></StgValue>
</operation>

<operation id="247" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="335" bw="3" op_0_bw="304">
<![CDATA[
branch410:4  %tmp_id_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_14"/></StgValue>
</operation>

<operation id="248" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="336" bw="12" op_0_bw="304">
<![CDATA[
branch410:5  %tmp_user_V_14 = extractvalue { i256, i32, i1, i3, i12 } %empty_70, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_14"/></StgValue>
</operation>

<operation id="249" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="337" bw="0" op_0_bw="0">
<![CDATA[
branch410:6  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="339" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch421:0  %empty_69 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_69"/></StgValue>
</operation>

<operation id="251" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="340" bw="256" op_0_bw="304">
<![CDATA[
branch421:1  %tmp_data_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_13"/></StgValue>
</operation>

<operation id="252" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="341" bw="32" op_0_bw="304">
<![CDATA[
branch421:2  %tmp_keep_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_13"/></StgValue>
</operation>

<operation id="253" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="342" bw="1" op_0_bw="304">
<![CDATA[
branch421:3  %tmp_last_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_13"/></StgValue>
</operation>

<operation id="254" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="343" bw="3" op_0_bw="304">
<![CDATA[
branch421:4  %tmp_id_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_13"/></StgValue>
</operation>

<operation id="255" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="344" bw="12" op_0_bw="304">
<![CDATA[
branch421:5  %tmp_user_V_13 = extractvalue { i256, i32, i1, i3, i12 } %empty_69, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_13"/></StgValue>
</operation>

<operation id="256" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_25" val="1"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="345" bw="0" op_0_bw="0">
<![CDATA[
branch421:6  br label %44

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="257" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="347" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_15 = phi i12 [ %tmp_user_V_14, %branch410 ], [ %tmp_user_V_13, %branch421 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_15"/></StgValue>
</operation>

<operation id="258" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="348" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_15 = phi i3 [ %tmp_id_V_14, %branch410 ], [ %tmp_id_V_13, %branch421 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_15"/></StgValue>
</operation>

<operation id="259" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="349" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_15 = phi i1 [ %tmp_last_V_14, %branch410 ], [ %tmp_last_V_13, %branch421 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_15"/></StgValue>
</operation>

<operation id="260" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="350" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_15 = phi i32 [ %tmp_keep_V_14, %branch410 ], [ %tmp_keep_V_13, %branch421 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_15"/></StgValue>
</operation>

<operation id="261" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="351" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_15 = phi i256 [ %tmp_data_V_14, %branch410 ], [ %tmp_data_V_13, %branch421 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_15"/></StgValue>
</operation>

<operation id="262" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="352" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_15, i32 %tmp_keep_V_15, i1 %tmp_last_V_15, i3 %tmp_id_V_15, i12 %tmp_user_V_15)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="263" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="353" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_15, label %._crit_edge39.i, label %48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="264" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_last_V_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="355" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @mergeState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="265" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
<literal name="tmp_last_V_15" val="0"/>
</and_exp></or_exp>
</condition>

<node id="356" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge39.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="266" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="358" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge39.i:0  br label %.loopexit.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="267" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="159">
<or_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_18" val="1"/>
</and_exp><and_exp><literal name="mergeState_load" val="0"/>
<literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="360" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i:0  br label %merger_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="268" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="366" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch474:0  %tmp_14 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="269" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="161">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="367" bw="0" op_0_bw="0">
<![CDATA[
branch474:1  br label %branch62259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="270" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="369" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch485:0  %tmp_13 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="271" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="163">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="370" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %branch62259

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="272" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="372" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch62259:0  %tmp_11 = phi i1 [ %tmp_13, %branch485 ], [ %tmp_14, %branch474 ]

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="273" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="166">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="373" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch62259:1  br i1 %tmp_11, label %32, label %._crit_edge40.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="168">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="375" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_12, label %branch453, label %branch442

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="275" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="377" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch442:0  %empty_66 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_0_V_data_V, i32* %merger_network_0_V_keep_V, i1* %merger_network_0_V_last_V, i3* %merger_network_0_V_id_V, i12* %merger_network_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_66"/></StgValue>
</operation>

<operation id="276" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="378" bw="256" op_0_bw="304">
<![CDATA[
branch442:1  %tmp_data_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_66, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_11"/></StgValue>
</operation>

<operation id="277" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="379" bw="32" op_0_bw="304">
<![CDATA[
branch442:2  %tmp_keep_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_66, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_11"/></StgValue>
</operation>

<operation id="278" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="380" bw="1" op_0_bw="304">
<![CDATA[
branch442:3  %tmp_last_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_66, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_11"/></StgValue>
</operation>

<operation id="279" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="381" bw="3" op_0_bw="304">
<![CDATA[
branch442:4  %tmp_id_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_66, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_11"/></StgValue>
</operation>

<operation id="280" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="382" bw="12" op_0_bw="304">
<![CDATA[
branch442:5  %tmp_user_V_11 = extractvalue { i256, i32, i1, i3, i12 } %empty_66, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_11"/></StgValue>
</operation>

<operation id="281" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="170">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="0"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="383" bw="0" op_0_bw="0">
<![CDATA[
branch442:6  br label %42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="282" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="385" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch453:0  %empty_65 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_network_1_V_data_V, i32* %merger_network_1_V_keep_V, i1* %merger_network_1_V_last_V, i3* %merger_network_1_V_id_V, i12* %merger_network_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_65"/></StgValue>
</operation>

<operation id="283" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="386" bw="256" op_0_bw="304">
<![CDATA[
branch453:1  %tmp_data_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_10"/></StgValue>
</operation>

<operation id="284" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="387" bw="32" op_0_bw="304">
<![CDATA[
branch453:2  %tmp_keep_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_10"/></StgValue>
</operation>

<operation id="285" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="388" bw="1" op_0_bw="304">
<![CDATA[
branch453:3  %tmp_last_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_10"/></StgValue>
</operation>

<operation id="286" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="389" bw="3" op_0_bw="304">
<![CDATA[
branch453:4  %tmp_id_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_10"/></StgValue>
</operation>

<operation id="287" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="390" bw="12" op_0_bw="304">
<![CDATA[
branch453:5  %tmp_user_V_10 = extractvalue { i256, i32, i1, i3, i12 } %empty_65, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_10"/></StgValue>
</operation>

<operation id="288" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="172">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_12" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="391" bw="0" op_0_bw="0">
<![CDATA[
branch453:6  br label %42

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="393" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_12 = phi i12 [ %tmp_user_V_11, %branch442 ], [ %tmp_user_V_10, %branch453 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_12"/></StgValue>
</operation>

<operation id="290" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="394" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_12 = phi i3 [ %tmp_id_V_11, %branch442 ], [ %tmp_id_V_10, %branch453 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_12"/></StgValue>
</operation>

<operation id="291" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="395" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_12 = phi i1 [ %tmp_last_V_11, %branch442 ], [ %tmp_last_V_10, %branch453 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_12"/></StgValue>
</operation>

<operation id="292" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="396" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_12 = phi i32 [ %tmp_keep_V_11, %branch442 ], [ %tmp_keep_V_10, %branch453 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_12"/></StgValue>
</operation>

<operation id="293" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="397" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_12 = phi i256 [ %tmp_data_V_11, %branch442 ], [ %tmp_data_V_10, %branch453 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_12"/></StgValue>
</operation>

<operation id="294" st_id="3" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="398" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_nw_V_data_V, i32* %sbu2prt_nw_V_keep_V, i1* %sbu2prt_nw_V_last_V, i3* %sbu2prt_nw_V_id_V, i12* %sbu2prt_nw_V_user_V, i256 %tmp_data_V_12, i32 %tmp_keep_V_12, i1 %tmp_last_V_12, i3 %tmp_id_V_12, i12 %tmp_user_V_12)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="295" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="175">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="399" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_12, label %45, label %._crit_edge41.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_last_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="401" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @mergeState, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="297" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="177">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
<literal name="tmp_last_V_12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="402" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge41.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="298" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="180">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="tmp_11" val="1"/>
</and_exp></or_exp>
</condition>

<node id="404" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge41.i:0  br label %._crit_edge40.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="299" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="183">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="406" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge40.i:0  br label %merger_nw.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="300" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="408" bw="1" op_0_bw="1">
<![CDATA[
merger_nw.exit:0  %mergeState_1_load = load i1* @mergeState_1, align 1

]]></node>
<StgValue><ssdm name="mergeState_1_load"/></StgValue>
</operation>

<operation id="301" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="186">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
</and_exp></or_exp>
</condition>

<node id="409" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
merger_nw.exit:1  br i1 %mergeState_1_load, label %15, label %.preheader.i45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="302" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="465" bw="2" op_0_bw="2">
<![CDATA[
:0  %streamSource_V_load = load i2* @streamSource_V, align 1

]]></node>
<StgValue><ssdm name="streamSource_V_load"/></StgValue>
</operation>

<operation id="303" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="466" bw="1" op_0_bw="2">
<![CDATA[
:1  %tmp_26 = trunc i2 %streamSource_V_load to i1

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="304" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="188">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="467" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_26, label %branch293, label %branch282

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="305" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="469" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch282:0  %tmp_20 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_20"/></StgValue>
</operation>

<operation id="306" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="190">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="470" bw="0" op_0_bw="0">
<![CDATA[
branch282:1  br label %branch668

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="307" st_id="3" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="472" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch293:0  %tmp_19 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_19"/></StgValue>
</operation>

<operation id="308" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="192">
<or_exp><and_exp><literal name="mergeState_load" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp><and_exp><literal name="tmp_18" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp><and_exp><literal name="tmp_17" val="1"/>
<literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
</and_exp></or_exp>
</condition>

<node id="473" bw="0" op_0_bw="0">
<![CDATA[
branch293:1  br label %branch668

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="309" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="411" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader.i45:0  %val_assign_1 = phi i2 [ %i_1, %41 ], [ 1, %merger_nw.exit ]

]]></node>
<StgValue><ssdm name="val_assign_1"/></StgValue>
</operation>

<operation id="310" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="412" bw="1" op_0_bw="1" op_1_bw="2" op_2_bw="32">
<![CDATA[
.preheader.i45:1  %tmp_27 = call i1 @_ssdm_op_BitSelect.i1.i2.i32(i2 %val_assign_1, i32 1)

]]></node>
<StgValue><ssdm name="tmp_27"/></StgValue>
</operation>

<operation id="311" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="413" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader.i45:2  %empty_63 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1, i64 2, i64 1)

]]></node>
<StgValue><ssdm name="empty_63"/></StgValue>
</operation>

<operation id="312" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="194">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
</and_exp></or_exp>
</condition>

<node id="414" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i45:3  br i1 %tmp_27, label %.loopexit.i48, label %25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="313" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="416" bw="1" op_0_bw="2">
<![CDATA[
:0  %tmp_28 = trunc i2 %val_assign_1 to i1

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="314" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="196">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="417" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_28, label %branch197, label %branch186

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="315" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="419" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch186:0  %tmp_23 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_23"/></StgValue>
</operation>

<operation id="316" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="198">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="420" bw="0" op_0_bw="0">
<![CDATA[
branch186:1  br label %branch054

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="317" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="422" bw="1" op_0_bw="1" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="32">
<![CDATA[
branch197:0  %tmp_22 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V, i32 1)

]]></node>
<StgValue><ssdm name="tmp_22"/></StgValue>
</operation>

<operation id="318" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="200">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
</and_exp></or_exp>
</condition>

<node id="423" bw="0" op_0_bw="0">
<![CDATA[
branch197:1  br label %branch054

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="319" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="425" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch054:0  %tmp_24 = phi i1 [ %tmp_22, %branch197 ], [ %tmp_23, %branch186 ]

]]></node>
<StgValue><ssdm name="tmp_24"/></StgValue>
</operation>

<operation id="320" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="203">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
</and_exp></or_exp>
</condition>

<node id="426" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch054:1  br i1 %tmp_24, label %40, label %41

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="321" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="428" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  %i_1 = add i2 %val_assign_1, -1

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="322" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="205">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="0"/>
</and_exp></or_exp>
</condition>

<node id="429" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader.i45

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="323" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="431" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
:0  store i2 %val_assign_1, i2* @streamSource_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="324" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="207">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="432" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:1  br i1 %tmp_28, label %branch229, label %branch218

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="325" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="434" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch218:0  %empty_72 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_72"/></StgValue>
</operation>

<operation id="326" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="435" bw="256" op_0_bw="304">
<![CDATA[
branch218:1  %tmp_data_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_20"/></StgValue>
</operation>

<operation id="327" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="436" bw="32" op_0_bw="304">
<![CDATA[
branch218:2  %tmp_keep_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_20"/></StgValue>
</operation>

<operation id="328" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="437" bw="1" op_0_bw="304">
<![CDATA[
branch218:3  %tmp_last_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_20"/></StgValue>
</operation>

<operation id="329" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="438" bw="3" op_0_bw="304">
<![CDATA[
branch218:4  %tmp_id_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_20"/></StgValue>
</operation>

<operation id="330" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="439" bw="12" op_0_bw="304">
<![CDATA[
branch218:5  %tmp_user_V_20 = extractvalue { i256, i32, i1, i3, i12 } %empty_72, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_20"/></StgValue>
</operation>

<operation id="331" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="209">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="440" bw="0" op_0_bw="0">
<![CDATA[
branch218:6  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="332" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="442" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch229:0  %empty_71 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_71"/></StgValue>
</operation>

<operation id="333" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="443" bw="256" op_0_bw="304">
<![CDATA[
branch229:1  %tmp_data_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_19"/></StgValue>
</operation>

<operation id="334" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="444" bw="32" op_0_bw="304">
<![CDATA[
branch229:2  %tmp_keep_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_19"/></StgValue>
</operation>

<operation id="335" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="445" bw="1" op_0_bw="304">
<![CDATA[
branch229:3  %tmp_last_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_19"/></StgValue>
</operation>

<operation id="336" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="446" bw="3" op_0_bw="304">
<![CDATA[
branch229:4  %tmp_id_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_19"/></StgValue>
</operation>

<operation id="337" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="447" bw="12" op_0_bw="304">
<![CDATA[
branch229:5  %tmp_user_V_19 = extractvalue { i256, i32, i1, i3, i12 } %empty_71, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_19"/></StgValue>
</operation>

<operation id="338" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="211">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_28" val="1"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="448" bw="0" op_0_bw="0">
<![CDATA[
branch229:6  br label %46

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="339" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="450" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_21 = phi i12 [ %tmp_user_V_20, %branch218 ], [ %tmp_user_V_19, %branch229 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_21"/></StgValue>
</operation>

<operation id="340" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="451" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_21 = phi i3 [ %tmp_id_V_20, %branch218 ], [ %tmp_id_V_19, %branch229 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_21"/></StgValue>
</operation>

<operation id="341" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="452" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_21 = phi i1 [ %tmp_last_V_20, %branch218 ], [ %tmp_last_V_19, %branch229 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_21"/></StgValue>
</operation>

<operation id="342" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="453" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_21 = phi i32 [ %tmp_keep_V_20, %branch218 ], [ %tmp_keep_V_19, %branch229 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_21"/></StgValue>
</operation>

<operation id="343" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="454" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_21 = phi i256 [ %tmp_data_V_20, %branch218 ], [ %tmp_data_V_19, %branch229 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_21"/></StgValue>
</operation>

<operation id="344" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="455" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_21, i32 %tmp_keep_V_21, i1 %tmp_last_V_21, i3 %tmp_id_V_21, i12 %tmp_user_V_21)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="345" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="214">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="456" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_21, label %._crit_edge39.i47, label %49

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="346" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_last_V_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="458" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 true, i1* @mergeState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="347" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="216">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
<literal name="tmp_last_V_21" val="0"/>
</and_exp></or_exp>
</condition>

<node id="459" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge39.i47

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="348" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="219">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="461" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge39.i47:0  br label %.loopexit.i48

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="349" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="222">
<or_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_27" val="1"/>
</and_exp><and_exp><literal name="mergeState_1_load" val="0"/>
<literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="463" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.i48:0  br label %merger_host_func.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="350" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="475" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
branch668:0  %tmp_21 = phi i1 [ %tmp_19, %branch293 ], [ %tmp_20, %branch282 ]

]]></node>
<StgValue><ssdm name="tmp_21"/></StgValue>
</operation>

<operation id="351" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="223">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="476" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch668:1  br i1 %tmp_21, label %37, label %._crit_edge40.i51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="352" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="225">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="478" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0  br i1 %tmp_26, label %branch261411, label %branch250

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="480" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch250:0  %empty_68 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_0_V_data_V, i32* %merger_host_0_V_keep_V, i1* %merger_host_0_V_last_V, i3* %merger_host_0_V_id_V, i12* %merger_host_0_V_user_V)

]]></node>
<StgValue><ssdm name="empty_68"/></StgValue>
</operation>

<operation id="354" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="481" bw="256" op_0_bw="304">
<![CDATA[
branch250:1  %tmp_data_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_17"/></StgValue>
</operation>

<operation id="355" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="482" bw="32" op_0_bw="304">
<![CDATA[
branch250:2  %tmp_keep_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_17"/></StgValue>
</operation>

<operation id="356" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="483" bw="1" op_0_bw="304">
<![CDATA[
branch250:3  %tmp_last_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_17"/></StgValue>
</operation>

<operation id="357" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="484" bw="3" op_0_bw="304">
<![CDATA[
branch250:4  %tmp_id_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_17"/></StgValue>
</operation>

<operation id="358" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="485" bw="12" op_0_bw="304">
<![CDATA[
branch250:5  %tmp_user_V_17 = extractvalue { i256, i32, i1, i3, i12 } %empty_68, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_17"/></StgValue>
</operation>

<operation id="359" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="227">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="0"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="486" bw="0" op_0_bw="0">
<![CDATA[
branch250:6  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="360" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="488" bw="304" op_0_bw="304" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12">
<![CDATA[
branch261411:0  %empty_67 = call { i256, i32, i1, i3, i12 } @_ssdm_op_Read.ap_fifo.volatile.i256P.i32P.i1P.i3P.i12P(i256* %merger_host_1_V_data_V, i32* %merger_host_1_V_keep_V, i1* %merger_host_1_V_last_V, i3* %merger_host_1_V_id_V, i12* %merger_host_1_V_user_V)

]]></node>
<StgValue><ssdm name="empty_67"/></StgValue>
</operation>

<operation id="361" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="489" bw="256" op_0_bw="304">
<![CDATA[
branch261411:1  %tmp_data_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 0

]]></node>
<StgValue><ssdm name="tmp_data_V_16"/></StgValue>
</operation>

<operation id="362" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="490" bw="32" op_0_bw="304">
<![CDATA[
branch261411:2  %tmp_keep_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 1

]]></node>
<StgValue><ssdm name="tmp_keep_V_16"/></StgValue>
</operation>

<operation id="363" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="491" bw="1" op_0_bw="304">
<![CDATA[
branch261411:3  %tmp_last_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 2

]]></node>
<StgValue><ssdm name="tmp_last_V_16"/></StgValue>
</operation>

<operation id="364" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="492" bw="3" op_0_bw="304">
<![CDATA[
branch261411:4  %tmp_id_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 3

]]></node>
<StgValue><ssdm name="tmp_id_V_16"/></StgValue>
</operation>

<operation id="365" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="493" bw="12" op_0_bw="304">
<![CDATA[
branch261411:5  %tmp_user_V_16 = extractvalue { i256, i32, i1, i3, i12 } %empty_67, 4

]]></node>
<StgValue><ssdm name="tmp_user_V_16"/></StgValue>
</operation>

<operation id="366" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="229">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_26" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="494" bw="0" op_0_bw="0">
<![CDATA[
branch261411:6  br label %43

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="367" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="496" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
:0  %tmp_user_V_18 = phi i12 [ %tmp_user_V_17, %branch250 ], [ %tmp_user_V_16, %branch261411 ]

]]></node>
<StgValue><ssdm name="tmp_user_V_18"/></StgValue>
</operation>

<operation id="368" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="497" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:1  %tmp_id_V_18 = phi i3 [ %tmp_id_V_17, %branch250 ], [ %tmp_id_V_16, %branch261411 ]

]]></node>
<StgValue><ssdm name="tmp_id_V_18"/></StgValue>
</operation>

<operation id="369" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="498" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
:2  %tmp_last_V_18 = phi i1 [ %tmp_last_V_17, %branch250 ], [ %tmp_last_V_16, %branch261411 ]

]]></node>
<StgValue><ssdm name="tmp_last_V_18"/></StgValue>
</operation>

<operation id="370" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="499" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:3  %tmp_keep_V_18 = phi i32 [ %tmp_keep_V_17, %branch250 ], [ %tmp_keep_V_16, %branch261411 ]

]]></node>
<StgValue><ssdm name="tmp_keep_V_18"/></StgValue>
</operation>

<operation id="371" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="500" bw="256" op_0_bw="256" op_1_bw="0">
<![CDATA[
:4  %tmp_data_V_18 = phi i256 [ %tmp_data_V_17, %branch250 ], [ %tmp_data_V_16, %branch261411 ]

]]></node>
<StgValue><ssdm name="tmp_data_V_18"/></StgValue>
</operation>

<operation id="372" st_id="4" stage="1" lat="1">
<core>AXI4Stream</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="501" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
:5  call void @_ssdm_op_Write.axis.volatile.i256P.i32P.i1P.i3P.i12P(i256* %sbu2prt_cx_V_data_V, i32* %sbu2prt_cx_V_keep_V, i1* %sbu2prt_cx_V_last_V, i3* %sbu2prt_cx_V_id_V, i12* %sbu2prt_cx_V_user_V, i256 %tmp_data_V_18, i32 %tmp_keep_V_18, i1 %tmp_last_V_18, i3 %tmp_id_V_18, i12 %tmp_user_V_18)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="373" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="232">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="502" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_last_V_18, label %47, label %._crit_edge41.i50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="374" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="504" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
:0  store i1 false, i1* @mergeState_1, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="375" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="234">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
<literal name="tmp_last_V_18" val="1"/>
</and_exp></or_exp>
</condition>

<node id="505" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %._crit_edge41.i50

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="376" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="237">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
<literal name="tmp_21" val="1"/>
</and_exp></or_exp>
</condition>

<node id="507" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge41.i50:0  br label %._crit_edge40.i51

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="377" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="240">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp></or_exp>
</condition>

<node id="509" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge40.i51:0  br label %merger_host_func.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="378" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="511" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="32" op_3_bw="1" op_4_bw="3" op_5_bw="12" op_6_bw="256" op_7_bw="32" op_8_bw="1" op_9_bw="3" op_10_bw="12">
<![CDATA[
merger_host_func.exit:0  call fastcc void @example_axi_stream_pass_alt(i256* %mlx2sbu_V_data_V, i32* %mlx2sbu_V_keep_V, i1* %mlx2sbu_V_last_V, i3* %mlx2sbu_V_id_V, i12* %mlx2sbu_V_user_V, i256* %sbu2mlx_V_data_V, i32* %sbu2mlx_V_keep_V, i1* %sbu2mlx_V_last_V, i3* %sbu2mlx_V_id_V, i12* %sbu2mlx_V_user_V)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="379" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="243">
<or_exp><and_exp><literal name="mergeState_1_load" val="1"/>
</and_exp><and_exp><literal name="tmp_27" val="1"/>
</and_exp><and_exp><literal name="tmp_24" val="1"/>
</and_exp></or_exp>
</condition>

<node id="512" bw="0">
<![CDATA[
merger_host_func.exit:1  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
