{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1610440676998 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1610440676998 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 12 16:37:56 2021 " "Processing started: Tue Jan 12 16:37:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1610440676998 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1610440676998 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab22 -c lab22" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1610440676998 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1610440677363 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab22.v(313) " "Verilog HDL information at lab22.v(313): always construct contains both blocking and non-blocking assignments" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 313 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1610440677403 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lab22.v(439) " "Verilog HDL information at lab22.v(439): always construct contains both blocking and non-blocking assignments" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 439 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1610440677403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab22.v 5 5 " "Found 5 design units, including 5 entities, in source file lab22.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab22 " "Found entity 1: lab22" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440677405 ""} { "Info" "ISGN_ENTITY_NAME" "2 divfreq " "Found entity 2: divfreq" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 516 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440677405 ""} { "Info" "ISGN_ENTITY_NAME" "3 divfreq2 " "Found entity 3: divfreq2" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 531 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440677405 ""} { "Info" "ISGN_ENTITY_NAME" "4 divfreq_change " "Found entity 4: divfreq_change" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 546 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440677405 ""} { "Info" "ISGN_ENTITY_NAME" "5 lcd " "Found entity 5: lcd" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 560 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440677405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610440677405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div lab22.v(271) " "Verilog HDL Implicit Net warning at lab22.v(271): created implicit net for \"CLK_div\"" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 271 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610440677405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div2 lab22.v(272) " "Verilog HDL Implicit Net warning at lab22.v(272): created implicit net for \"CLK_div2\"" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 272 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610440677405 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLK_div_change lab22.v(273) " "Verilog HDL Implicit Net warning at lab22.v(273): created implicit net for \"CLK_div_change\"" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 273 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610440677405 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lab22 " "Elaborating entity \"lab22\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1610440677436 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "now lab22.v(20) " "Verilog HDL or VHDL warning at lab22.v(20): object \"now\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank lab22.v(23) " "Verilog HDL or VHDL warning at lab22.v(23): object \"blank\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "blank_Char lab22.v(32) " "Verilog HDL or VHDL warning at lab22.v(32): object \"blank_Char\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "backup_Char lab22.v(84) " "Verilog HDL or VHDL warning at lab22.v(84): object \"backup_Char\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 84 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_x lab22.v(286) " "Verilog HDL or VHDL warning at lab22.v(286): object \"tmp_x\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 286 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp_y lab22.v(287) " "Verilog HDL or VHDL warning at lab22.v(287): object \"tmp_y\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 287 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag1 lab22.v(288) " "Verilog HDL or VHDL warning at lab22.v(288): object \"flag1\" assigned a value but never read" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 288 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab22.v(307) " "Verilog HDL assignment warning at lab22.v(307): truncated value with size 32 to match size of target (3)" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610440677450 "|lab22"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "s lab22.v(294) " "Verilog HDL warning at lab22.v(294): initial value for variable s should be constant" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 294 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1610440677451 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 lab22.v(318) " "Verilog HDL assignment warning at lab22.v(318): truncated value with size 32 to match size of target (8)" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610440677451 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 3 lab22.v(319) " "Verilog HDL assignment warning at lab22.v(319): truncated value with size 8 to match size of target (3)" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610440677451 "|lab22"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 lab22.v(326) " "Verilog HDL assignment warning at lab22.v(326): truncated value with size 32 to match size of target (3)" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1610440677451 "|lab22"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "testled lab22.v(9) " "Output port \"testled\" at lab22.v(9) has no driver" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1610440677451 "|lab22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq divfreq:F0 " "Elaborating entity \"divfreq\" for hierarchy \"divfreq:F0\"" {  } { { "lab22.v" "F0" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440677452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq2 divfreq2:F1 " "Elaborating entity \"divfreq2\" for hierarchy \"divfreq2:F1\"" {  } { { "lab22.v" "F1" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440677453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divfreq_change divfreq_change:F4 " "Elaborating entity \"divfreq_change\" for hierarchy \"divfreq_change:F4\"" {  } { { "lab22.v" "F4" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440677455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:F5 " "Elaborating entity \"lcd\" for hierarchy \"lcd:F5\"" {  } { { "lab22.v" "F5" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440677456 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "lcd:F5\|Ram0 " "RAM logic \"lcd:F5\|Ram0\" is uninferred due to inappropriate RAM size" {  } { { "lab22.v" "Ram0" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 633 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Quartus II" 0 -1 1610440678594 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1610440678594 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "lab22.v" "Mod0" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 326 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610440680521 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1610440680521 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 326 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610440680555 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 3 " "Parameter \"LPM_WIDTHN\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440680555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 3 " "Parameter \"LPM_WIDTHD\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440680555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440680555 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1610440680555 ""}  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 326 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1610440680555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_78m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_78m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_78m " "Found entity 1: lpm_divide_78m" {  } { { "db/lpm_divide_78m.tdf" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/db/lpm_divide_78m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440680605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610440680605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5kh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5kh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5kh " "Found entity 1: sign_div_unsign_5kh" {  } { { "db/sign_div_unsign_5kh.tdf" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/db/sign_div_unsign_5kh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440680616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610440680616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_l2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_l2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_l2f " "Found entity 1: alt_u_div_l2f" {  } { { "db/alt_u_div_l2f.tdf" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/db/alt_u_div_l2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440680627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610440680627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_unc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_unc " "Found entity 1: add_sub_unc" {  } { { "db/add_sub_unc.tdf" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/db/add_sub_unc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440680680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610440680680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vnc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vnc " "Found entity 1: add_sub_vnc" {  } { { "db/add_sub_vnc.tdf" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/db/add_sub_vnc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1610440680731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1610440680731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "enable VCC " "Pin \"enable\" is stuck at VCC" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610440682427 "|lab22|enable"} { "Warning" "WMLS_MLS_STUCK_PIN" "IH GND " "Pin \"IH\" is stuck at GND" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610440682427 "|lab22|IH"} { "Warning" "WMLS_MLS_STUCK_PIN" "testled GND " "Pin \"testled\" is stuck at GND" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610440682427 "|lab22|testled"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw GND " "Pin \"lcd_rw\" is stuck at GND" {  } { { "lab22.v" "" { Text "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/lab22.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1610440682427 "|lab22|lcd_rw"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1610440682427 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1610440682717 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "169 " "169 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1610440685752 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/output_files/lab22.map.smsg " "Generated suppressed messages file C:/Users/Jerry/Downloads/Tetris-master/Tetris-master/output_files/lab22.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1610440685833 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1610440686052 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1610440686052 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2645 " "Implemented 2645 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1610440686337 ""} { "Info" "ICUT_CUT_TM_OPINS" "62 " "Implemented 62 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1610440686337 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2577 " "Implemented 2577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1610440686337 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1610440686337 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 22 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 22 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4669 " "Peak virtual memory: 4669 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1610440686381 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 12 16:38:06 2021 " "Processing ended: Tue Jan 12 16:38:06 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1610440686381 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1610440686381 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1610440686381 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1610440686381 ""}
