Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'controller'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx50-ff676-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -u -lc off -power off -o controller_map.ncd controller.ngd controller.pcf 
Target Device  : xc5vlx50
Target Package : ff676
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Tue Oct 10 12:43:30 2017

Mapping design into LUTs...
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00001
   of frag REGCLKAU connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00001_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00001
   of frag REGCLKAL connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00001_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00002
   of frag REGCLKAU connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00002_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00002
   of frag REGCLKAL connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00002_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00003
   of frag REGCLKAU connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00003_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00003
   of frag REGCLKAL connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00003_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00004
   of frag REGCLKAU connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00004_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00004
   of frag REGCLKAL connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00004_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00005
   of frag REGCLKAU connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00005_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00005
   of frag REGCLKAL connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00005_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00006
   of frag REGCLKAU connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00006_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinea/Mrom_Look_Up_Table_out1_rom00006
   of frag REGCLKAL connected to power/ground net
   u_cosinea/Mrom_Look_Up_Table_out1_rom00006_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00001
   of frag REGCLKAU connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00001_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00001
   of frag REGCLKAL connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00001_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00002
   of frag REGCLKAU connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00002_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00002
   of frag REGCLKAL connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00002_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00003
   of frag REGCLKAU connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00003_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00003
   of frag REGCLKAL connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00003_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00004
   of frag REGCLKAU connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00004_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00004
   of frag REGCLKAL connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00004_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00005
   of frag REGCLKAU connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00005_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00005
   of frag REGCLKAL connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00005_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00006
   of frag REGCLKAU connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00006_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosineb/Mrom_Look_Up_Table_out1_rom00006
   of frag REGCLKAL connected to power/ground net
   u_cosineb/Mrom_Look_Up_Table_out1_rom00006_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00001
   of frag REGCLKAU connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00001_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00001
   of frag REGCLKAL connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00001_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00002
   of frag REGCLKAU connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00002_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00002
   of frag REGCLKAL connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00002_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00003
   of frag REGCLKAU connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00003_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00003
   of frag REGCLKAL connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00003_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00004
   of frag REGCLKAU connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00004_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00004
   of frag REGCLKAL connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00004_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00005
   of frag REGCLKAU connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00005_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00005
   of frag REGCLKAL connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00005_REGCLKAL_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00006
   of frag REGCLKAU connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00006_REGCLKAU_tiesig
WARNING:Pack:2874 - Trimming timing constraints from pin
   u_cosinec/Mrom_Look_Up_Table_out1_rom00006
   of frag REGCLKAL connected to power/ground net
   u_cosinec/Mrom_Look_Up_Table_out1_rom00006_REGCLKAL_tiesig
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 11 secs 
Total CPU  time at the beginning of Placer: 10 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:207c7d) REAL time: 11 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:207c7d) REAL time: 11 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:207c7d) REAL time: 11 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:207c7d) REAL time: 11 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:207c7d) REAL time: 16 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:207c7d) REAL time: 16 secs 

Phase 7.2  Initial Clock and IO Placement
Phase 7.2  Initial Clock and IO Placement (Checksum:207c7d) REAL time: 16 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:207c7d) REAL time: 16 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:207c7d) REAL time: 16 secs 

Phase 10.3  Local Placement Optimization
Phase 10.3  Local Placement Optimization (Checksum:207c7d) REAL time: 16 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:207c7d) REAL time: 16 secs 

Phase 12.8  Global Placement
...............................................................................................................................................
.....
Phase 12.8  Global Placement (Checksum:44e1d8c6) REAL time: 17 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:44e1d8c6) REAL time: 17 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:44e1d8c6) REAL time: 17 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:e938108a) REAL time: 18 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:e938108a) REAL time: 18 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:e938108a) REAL time: 18 secs 

Total REAL time to Placer completion: 18 secs 
Total CPU  time to Placer completion: 17 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   36
Slice Logic Utilization:
  Number of Slice Registers:                   559 out of  28,800    1%
    Number used as Flip Flops:                 559
  Number of Slice LUTs:                        709 out of  28,800    2%
    Number used as logic:                      705 out of  28,800    2%
      Number using O6 output only:             410
      Number using O5 output only:              66
      Number using O5 and O6:                  229
    Number used as exclusive route-thru:         4
  Number of route-thrus:                        70
    Number using O6 output only:                70

Slice Logic Distribution:
  Number of occupied Slices:                   261 out of   7,200    3%
  Number of LUT Flip Flop pairs used:          951
    Number with an unused Flip Flop:           392 out of     951   41%
    Number with an unused LUT:                 242 out of     951   25%
    Number of fully used LUT-FF pairs:         317 out of     951   33%
    Number of unique control sets:               1
    Number of slice register sites lost
      to control set restrictions:               1 out of  28,800    1%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:

Specific Feature Utilization:
  Number of BlockRAM/FIFO:                      18 out of      48   37%
    Number using BlockRAM only:                 18
    Total primitives used:
      Number of 36k BlockRAM used:              18
    Total Memory used (KB):                    648 out of   1,728   37%
  Number of DSP48Es:                            20 out of      48   41%

Average Fanout of Non-Clock Nets:                1.85

Peak Memory Usage:  532 MB
Total REAL time to MAP completion:  19 secs 
Total CPU time to MAP completion:   18 secs 

Mapping completed.
See MAP report file "controller_map.mrp" for details.
