#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Nov  9 13:07:15 2023
# Process ID: 13332
# Current directory: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab7_example
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23216 D:\_Code\verilog\interface_lab\RVfpga_SoC_lab7_example\RVfpga_SoC.xpr
# Log file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab7_example/vivado.log
# Journal file: D:/_Code/verilog/interface_lab/RVfpga_SoC_lab7_example\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/_Code/verilog/interface_lab/RVfpga_SoC_lab7_example/RVfpga_SoC.xpr
open_bd_design {D:/_Code/verilog/interface_lab/RVfpga_SoC_lab7_example/RVfpga_SoC.srcs/sources_1/bd/swerv_soc/swerv_soc.bd}
update_compile_order -fileset sources_1
startgroup
set_property -dict [list CONFIG.C_INTERRUPT_PRESENT {1}] [get_bd_cells axi_gpio_0]
endgroup
delete_bd_objs [get_bd_nets wb_gpio_wrapper_0_wb_inta_o]
connect_bd_net [get_bd_pins axi_gpio_0/ip2intc_irpt] [get_bd_pins syscon_wrapper_0/gpio_irq]
connect_bd_net [get_bd_pins wb_uart_wrapper_0/uart_irq] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins PWM_w_Int_v1_0_0/Interrupt_out] [get_bd_pins xlconcat_0/In1]
validate_bd_design
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
