#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Wed Oct 25 22:59:16 2017
# Process ID: 10028
# Current directory: /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1
# Command line: vivado -log red_pitaya_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source red_pitaya_top.tcl -notrace
# Log file: /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top.vdi
# Journal file: /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source red_pitaya_top.tcl -notrace
create_project: Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:06 . Memory (MB): peak = 1089.863 ; gain = 6.016 ; free physical = 1673 ; free virtual = 6202
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.1/data/ip'.
add_files: Time (s): cpu = 00:00:02 ; elapsed = 00:00:25 . Memory (MB): peak = 1118.887 ; gain = 21.023 ; free physical = 1599 ; free virtual = 6164
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_axi_protocol_converter_0_0/system_axi_protocol_converter_0_0.dcp' for cell 'ps/system_i/axi_protocol_converter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.dcp' for cell 'ps/system_i/proc_sys_reset'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.dcp' for cell 'ps/system_i/processing_system7'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.dcp' for cell 'ps/system_i/xadc'
INFO: [Project 1-454] Reading design checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_xlconstant_0/system_xlconstant_0.dcp' for cell 'ps/system_i/xlconstant'
INFO: [Netlist 29-17] Analyzing 1107 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0_board.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_proc_sys_reset_0/system_proc_sys_reset_0.xdc] for cell 'ps/system_i/proc_sys_reset/U0'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0/system_processing_system7_0.xdc] for cell 'ps/system_i/processing_system7/inst'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/sources_1/bd/system/ip/system_xadc_0/system_xadc_0.xdc] for cell 'ps/system_i/xadc/inst'
Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Timing 38-2] Deriving generated clocks [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1991.543 ; gain = 504.508 ; free physical = 763 ; free virtual = 5451
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_o]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:220]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:221]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:222]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_1x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:224]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:224]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_1x]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:224]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2x]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:225]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:226]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:226]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks dac_clk_2p]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:226]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'ser_clk'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:227]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:227]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks ser_clk]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:227]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'pdm_clk'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:228]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:228]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-to [get_clocks pdm_clk]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:228]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2x'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:229]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_o'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
WARNING: [Vivado 12-627] No clocks matched 'dac_clk_2p'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
INFO: [Vivado 12-626] No clocks found. Please use 'create_clock' or 'create_generated_clock' command to create clocks. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
CRITICAL WARNING: [Vivado 12-4739] set_false_path:No valid object(s) found for '-from [get_clocks dac_clk_o]'. [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:230]
Resolution: Check if the specified object(s) exists in the current design. If it does, ensure that the correct design hierarchy was specified for the object. If you are working with clocks, make sure create_clock was used to create the clock object before it is referenced.
Finished Parsing XDC File [/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 57 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 40 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:33 . Memory (MB): peak = 1991.547 ; gain = 872.660 ; free physical = 821 ; free virtual = 5485
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2023.559 ; gain = 32.012 ; free physical = 812 ; free virtual = 5477
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 11743b0b9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 812 ; free virtual = 5477
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 660 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 119780ea0

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 803 ; free virtual = 5468
INFO: [Opt 31-389] Phase Constant propagation created 5 cells and removed 13 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 131084dfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 803 ; free virtual = 5468
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 211 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 131084dfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 805 ; free virtual = 5470
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 131084dfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 805 ; free virtual = 5470
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 805 ; free virtual = 5470
Ending Logic Optimization Task | Checksum: 131084dfe

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2038.559 ; gain = 0.000 ; free physical = 805 ; free virtual = 5470

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 18 BRAM(s) out of a total of 72 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 68 Total Ports: 144
Number of Flops added for Enable Generation: 7

Ending PowerOpt Patch Enables Task | Checksum: ff20d71d

Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 752 ; free virtual = 5421
Ending Power Optimization Task | Checksum: ff20d71d

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2344.316 ; gain = 305.758 ; free physical = 771 ; free virtual = 5440
49 Infos, 15 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:23 . Memory (MB): peak = 2344.316 ; gain = 352.770 ; free physical = 771 ; free virtual = 5440
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.10 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 769 ; free virtual = 5441
INFO: [Common 17-1381] The checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top_opt.dcp' has been generated.
Command: report_drc -file red_pitaya_top_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 753 ; free virtual = 5426
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f9ac309f

Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.20 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 753 ; free virtual = 5426
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 759 ; free virtual = 5432

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 144d122d6

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 738 ; free virtual = 5414

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 15831053f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 712 ; free virtual = 5389

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 15831053f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 712 ; free virtual = 5389
Phase 1 Placer Initialization | Checksum: 15831053f

Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 2344.316 ; gain = 0.000 ; free physical = 711 ; free virtual = 5389

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: b64ef721

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 695 ; free virtual = 5374

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: b64ef721

Time (s): cpu = 00:00:58 ; elapsed = 00:00:32 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 695 ; free virtual = 5374

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 5ce1e6b7

Time (s): cpu = 00:01:07 ; elapsed = 00:00:37 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 690 ; free virtual = 5369

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1173bd734

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 690 ; free virtual = 5369

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 126780320

Time (s): cpu = 00:01:08 ; elapsed = 00:00:37 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 690 ; free virtual = 5369

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: c7f2e2d7

Time (s): cpu = 00:01:11 ; elapsed = 00:00:38 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 690 ; free virtual = 5369

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: efe129c9

Time (s): cpu = 00:01:11 ; elapsed = 00:00:39 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 690 ; free virtual = 5370

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: d5b02900

Time (s): cpu = 00:01:16 ; elapsed = 00:00:44 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 681 ; free virtual = 5360

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 155366a27

Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 681 ; free virtual = 5361

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 155366a27

Time (s): cpu = 00:01:17 ; elapsed = 00:00:45 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 681 ; free virtual = 5361

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: b05ab930

Time (s): cpu = 00:01:24 ; elapsed = 00:00:48 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 686 ; free virtual = 5366
Phase 3 Detail Placement | Checksum: b05ab930

Time (s): cpu = 00:01:24 ; elapsed = 00:00:49 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 686 ; free virtual = 5366

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 159d5681c

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 4 CPUs
INFO: [Place 46-38] Processed net i_scope/i_dfilt1_chb/aa_mult_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-41] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 159d5681c

Time (s): cpu = 00:01:35 ; elapsed = 00:00:53 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 686 ; free virtual = 5366
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.426. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1b3ee9bec

Time (s): cpu = 00:01:57 ; elapsed = 00:01:07 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 686 ; free virtual = 5366
Phase 4.1 Post Commit Optimization | Checksum: 1b3ee9bec

Time (s): cpu = 00:01:58 ; elapsed = 00:01:07 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 686 ; free virtual = 5366

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b3ee9bec

Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 686 ; free virtual = 5366

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b3ee9bec

Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 687 ; free virtual = 5367

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 24b3c3687

Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 687 ; free virtual = 5367
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 24b3c3687

Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 687 ; free virtual = 5367
Ending Placer Task | Checksum: 15bdd4f8f

Time (s): cpu = 00:01:58 ; elapsed = 00:01:08 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 696 ; free virtual = 5376
69 Infos, 18 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:05 ; elapsed = 00:01:12 . Memory (MB): peak = 2360.324 ; gain = 16.008 ; free physical = 696 ; free virtual = 5376
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 673 ; free virtual = 5372
INFO: [Common 17-1381] The checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 680 ; free virtual = 5365
report_utilization: Time (s): cpu = 00:00:00.30 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 686 ; free virtual = 5371
report_control_sets: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 686 ; free virtual = 5371
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 4 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: 8995eb67 ConstDB: 0 ShapeSum: d2476428 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 1cef6f52a

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 599 ; free virtual = 5285

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1cef6f52a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 599 ; free virtual = 5285

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1cef6f52a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 583 ; free virtual = 5270

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1cef6f52a

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 583 ; free virtual = 5270
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 30504e0e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:20 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 566 ; free virtual = 5252
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.554 | TNS=-107.283| WHS=-0.412 | THS=-297.750|

Phase 2 Router Initialization | Checksum: b9afcb62

Time (s): cpu = 00:00:39 ; elapsed = 00:00:23 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 566 ; free virtual = 5253

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1d3194c45

Time (s): cpu = 00:01:09 ; elapsed = 00:00:32 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 552 ; free virtual = 5239

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1443
 Number of Nodes with overlaps = 200
 Number of Nodes with overlaps = 46
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.422 | TNS=-293.314| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 131b31be5

Time (s): cpu = 00:02:35 ; elapsed = 00:01:16 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 545 ; free virtual = 5233

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 19
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.503 | TNS=-296.021| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 10d271f4f

Time (s): cpu = 00:02:40 ; elapsed = 00:01:19 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 545 ; free virtual = 5233
Phase 4 Rip-up And Reroute | Checksum: 10d271f4f

Time (s): cpu = 00:02:40 ; elapsed = 00:01:19 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 547 ; free virtual = 5235

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19463ad9e

Time (s): cpu = 00:02:42 ; elapsed = 00:01:20 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 548 ; free virtual = 5235
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.284 | TNS=-270.935| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1eade23a0

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 530 ; free virtual = 5218

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1eade23a0

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 530 ; free virtual = 5218
Phase 5 Delay and Skew Optimization | Checksum: 1eade23a0

Time (s): cpu = 00:03:13 ; elapsed = 00:01:29 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 530 ; free virtual = 5218

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 224baeb7f

Time (s): cpu = 00:03:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 531 ; free virtual = 5219
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.284 | TNS=-191.574| WHS=0.002  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 16c1e24af

Time (s): cpu = 00:03:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 531 ; free virtual = 5219
Phase 6 Post Hold Fix | Checksum: 16c1e24af

Time (s): cpu = 00:03:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 531 ; free virtual = 5219

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 12.646 %
  Global Horizontal Routing Utilization  = 13.349 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 64.7059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 61.7647%, No Congested Regions.
Phase 7 Route finalize | Checksum: 202819f4d

Time (s): cpu = 00:03:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 530 ; free virtual = 5218

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 202819f4d

Time (s): cpu = 00:03:16 ; elapsed = 00:01:30 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 529 ; free virtual = 5217

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 16eb3a3a2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:32 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 528 ; free virtual = 5216

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.284 | TNS=-191.574| WHS=0.002  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 16eb3a3a2

Time (s): cpu = 00:03:18 ; elapsed = 00:01:32 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 528 ; free virtual = 5216
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:18 ; elapsed = 00:01:32 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 570 ; free virtual = 5258

Routing Is Done.
82 Infos, 19 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:27 ; elapsed = 00:01:36 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 570 ; free virtual = 5258
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2360.324 ; gain = 0.000 ; free physical = 549 ; free virtual = 5259
INFO: [Common 17-1381] The checkpoint '/home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top_routed.dcp' has been generated.
Command: report_drc -file red_pitaya_top_drc_routed.rpt -pb red_pitaya_top_drc_routed.pb -rpx red_pitaya_top_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 2393.344 ; gain = 33.020 ; free physical = 549 ; free virtual = 5243
Command: report_methodology -file red_pitaya_top_methodology_drc_routed.rpt -rpx red_pitaya_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.runs/impl_1/red_pitaya_top_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:25 ; elapsed = 00:00:08 . Memory (MB): peak = 2393.344 ; gain = 0.000 ; free physical = 472 ; free virtual = 5166
Command: report_power -file red_pitaya_top_power_routed.rpt -pb red_pitaya_top_power_summary_routed.pb -rpx red_pitaya_top_power_routed.rpx
INFO: [Power 33-23] Power model is not available for i_DNA
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-3] User defined clock exists on pin pll/pll/CLKOUT0 [See /home/paul/developing/workspace/RedPitaya/Paul/labcontrol/fpga _external_clock/redpitaya.srcs/constrs_1/imports/sdc/red_pitaya.xdc:214] and will prevent any subsequent automatic derivation of generated clocks on that pin.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
90 Infos, 22 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2393.344 ; gain = 0.000 ; free physical = 446 ; free virtual = 5146
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Wed Oct 25 23:04:45 2017...
