;redcode
;assert 1
	SPL 0, <753
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 0, <702
	SUB -207, <-120
	CMP -100, -601
	CMP @1, @2
	SUB @177, @6
	MOV -1, <-20
	SUB @-127, 100
	ADD -1, <-20
	SUB @127, 106
	CMP @121, 106
	CMP @-121, 100
	SUB @0, @2
	JMP -207, @-120
	CMP @-127, 100
	CMP @-127, 100
	SUB 12, @10
	CMP @-127, 100
	ADD 210, 60
	ADD -1, <-20
	JMP -1, @-20
	SUB @124, 106
	MOV -1, <-20
	SUB @-127, 120
	ADD 271, 60
	SUB -207, <-120
	ADD #270, <0
	SUB -207, <-120
	SUB -207, <-120
	CMP @124, 106
	SUB -207, <-120
	CMP @124, 106
	MOV -1, <-20
	MOV -4, <-20
	CMP @624, 106
	MOV -4, <-20
	ADD -30, 9
	SUB -207, <-120
	MOV -4, <20
	SUB @124, 106
	ADD 240, 60
	SPL 0, #2
	DJN <-30, 9
	SLT <3, -0
	SPL 0, <753
	CMP -207, <-120
	CMP -207, <-120
	ADD 3, 532
