
rsense-micro-adc-dma.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d864  080001c0  080001c0  000101c0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000138ec  0800da24  0800da24  0001da24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08021310  08021310  000401f8  2**0
                  CONTENTS
  4 .ARM          00000008  08021310  08021310  00031310  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08021318  08021318  000401f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08021318  08021318  00031318  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0802131c  0802131c  0003131c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08021320  00040000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001f14  200001f8  08021518  000401f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000210c  08021518  0004210c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000401f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020af8  00000000  00000000  00040228  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00004246  00000000  00000000  00060d20  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001538  00000000  00000000  00064f68  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000013a8  00000000  00000000  000664a0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00035bb0  00000000  00000000  00067848  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015cce  00000000  00000000  0009d3f8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    001367fd  00000000  00000000  000b30c6  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      000000eb  00000000  00000000  001e98c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005c64  00000000  00000000  001e99b0  2**2
                  CONTENTS, READONLY, DEBUGGING
 21 .debug_loc    00003452  00000000  00000000  001ef614  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001c0 <__do_global_dtors_aux>:
 80001c0:	b510      	push	{r4, lr}
 80001c2:	4c05      	ldr	r4, [pc, #20]	; (80001d8 <__do_global_dtors_aux+0x18>)
 80001c4:	7823      	ldrb	r3, [r4, #0]
 80001c6:	b933      	cbnz	r3, 80001d6 <__do_global_dtors_aux+0x16>
 80001c8:	4b04      	ldr	r3, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x1c>)
 80001ca:	b113      	cbz	r3, 80001d2 <__do_global_dtors_aux+0x12>
 80001cc:	4804      	ldr	r0, [pc, #16]	; (80001e0 <__do_global_dtors_aux+0x20>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	2301      	movs	r3, #1
 80001d4:	7023      	strb	r3, [r4, #0]
 80001d6:	bd10      	pop	{r4, pc}
 80001d8:	200001f8 	.word	0x200001f8
 80001dc:	00000000 	.word	0x00000000
 80001e0:	0800da0c 	.word	0x0800da0c

080001e4 <frame_dummy>:
 80001e4:	b508      	push	{r3, lr}
 80001e6:	4b03      	ldr	r3, [pc, #12]	; (80001f4 <frame_dummy+0x10>)
 80001e8:	b11b      	cbz	r3, 80001f2 <frame_dummy+0xe>
 80001ea:	4903      	ldr	r1, [pc, #12]	; (80001f8 <frame_dummy+0x14>)
 80001ec:	4803      	ldr	r0, [pc, #12]	; (80001fc <frame_dummy+0x18>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	bd08      	pop	{r3, pc}
 80001f4:	00000000 	.word	0x00000000
 80001f8:	200001fc 	.word	0x200001fc
 80001fc:	0800da0c 	.word	0x0800da0c

08000200 <arm_bitreversal_32>:
 8000200:	1c4b      	adds	r3, r1, #1
 8000202:	2b01      	cmp	r3, #1
 8000204:	bf98      	it	ls
 8000206:	4770      	bxls	lr
 8000208:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 800020c:	1c91      	adds	r1, r2, #2
 800020e:	089b      	lsrs	r3, r3, #2

08000210 <arm_bitreversal_32_0>:
 8000210:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 8000214:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000218:	880a      	ldrh	r2, [r1, #0]
 800021a:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 800021e:	4480      	add	r8, r0
 8000220:	4481      	add	r9, r0
 8000222:	4402      	add	r2, r0
 8000224:	4484      	add	ip, r0
 8000226:	f8d9 7000 	ldr.w	r7, [r9]
 800022a:	f8d8 6000 	ldr.w	r6, [r8]
 800022e:	6815      	ldr	r5, [r2, #0]
 8000230:	f8dc 4000 	ldr.w	r4, [ip]
 8000234:	f8c9 6000 	str.w	r6, [r9]
 8000238:	f8c8 7000 	str.w	r7, [r8]
 800023c:	f8cc 5000 	str.w	r5, [ip]
 8000240:	6014      	str	r4, [r2, #0]
 8000242:	f8d9 7004 	ldr.w	r7, [r9, #4]
 8000246:	f8d8 6004 	ldr.w	r6, [r8, #4]
 800024a:	6855      	ldr	r5, [r2, #4]
 800024c:	f8dc 4004 	ldr.w	r4, [ip, #4]
 8000250:	f8c9 6004 	str.w	r6, [r9, #4]
 8000254:	f8c8 7004 	str.w	r7, [r8, #4]
 8000258:	f8cc 5004 	str.w	r5, [ip, #4]
 800025c:	6054      	str	r4, [r2, #4]
 800025e:	3108      	adds	r1, #8
 8000260:	3b01      	subs	r3, #1
 8000262:	d1d5      	bne.n	8000210 <arm_bitreversal_32_0>
 8000264:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 8000268:	4770      	bx	lr

0800026a <arm_bitreversal_16>:
 800026a:	1c4b      	adds	r3, r1, #1
 800026c:	2b01      	cmp	r3, #1
 800026e:	bf98      	it	ls
 8000270:	4770      	bxls	lr
 8000272:	e92d 03f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9}
 8000276:	1c91      	adds	r1, r2, #2
 8000278:	089b      	lsrs	r3, r3, #2

0800027a <arm_bitreversal_16_0>:
 800027a:	f8b1 8004 	ldrh.w	r8, [r1, #4]
 800027e:	f8b1 9002 	ldrh.w	r9, [r1, #2]
 8000282:	880a      	ldrh	r2, [r1, #0]
 8000284:	f831 cc02 	ldrh.w	ip, [r1, #-2]
 8000288:	eb00 0858 	add.w	r8, r0, r8, lsr #1
 800028c:	eb00 0959 	add.w	r9, r0, r9, lsr #1
 8000290:	eb00 0252 	add.w	r2, r0, r2, lsr #1
 8000294:	eb00 0c5c 	add.w	ip, r0, ip, lsr #1
 8000298:	f8d9 7000 	ldr.w	r7, [r9]
 800029c:	f8d8 6000 	ldr.w	r6, [r8]
 80002a0:	6815      	ldr	r5, [r2, #0]
 80002a2:	f8dc 4000 	ldr.w	r4, [ip]
 80002a6:	f8c9 6000 	str.w	r6, [r9]
 80002aa:	f8c8 7000 	str.w	r7, [r8]
 80002ae:	f8cc 5000 	str.w	r5, [ip]
 80002b2:	6014      	str	r4, [r2, #0]
 80002b4:	3108      	adds	r1, #8
 80002b6:	3b01      	subs	r3, #1
 80002b8:	d1df      	bne.n	800027a <arm_bitreversal_16_0>
 80002ba:	e8bd 03f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9}
 80002be:	4770      	bx	lr

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003fe:	f1a4 0401 	sub.w	r4, r4, #1
 8000402:	d1e9      	bne.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <AUDIO_FFT_Init>:
* @brief  Initialize the FFT processing depending on the desired configuration
* @param  AUDIO_FFT_instance_t* AUDIO_FFT_instance
* @retval None
*/
int32_t AUDIO_FFT_Init(AUDIO_FFT_instance_t* AUDIO_FFT_instance)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	6078      	str	r0, [r7, #4]
  /* Initialize FFT ARM structure */
  arm_rfft_fast_init_f32(&(AUDIO_FFT_instance->context.S), AUDIO_FFT_instance->FFT_len);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	f103 0214 	add.w	r2, r3, #20
 8000f96:	687b      	ldr	r3, [r7, #4]
 8000f98:	685b      	ldr	r3, [r3, #4]
 8000f9a:	b29b      	uxth	r3, r3
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	4610      	mov	r0, r2
 8000fa0:	f00a fb3a 	bl	800b618 <arm_rfft_fast_init_f32>

  /*Compute indexes to be used for overlap */
  AUDIO_FFT_instance->context.new_data_len = (uint32_t)((float)(AUDIO_FFT_instance->FFT_len) *  (1.0f - (float)(AUDIO_FFT_instance->overlap)));
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685b      	ldr	r3, [r3, #4]
 8000fa8:	ee07 3a90 	vmov	s15, r3
 8000fac:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fb0:	687b      	ldr	r3, [r7, #4]
 8000fb2:	edd3 7a02 	vldr	s15, [r3, #8]
 8000fb6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8000fba:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8000fbe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fc6:	ee17 2a90 	vmov	r2, s15
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	62da      	str	r2, [r3, #44]	; 0x2c
  AUDIO_FFT_instance->context.old_data_len = (uint32_t)((float)(AUDIO_FFT_instance->FFT_len) -  AUDIO_FFT_instance->context.new_data_len);
 8000fce:	687b      	ldr	r3, [r7, #4]
 8000fd0:	685b      	ldr	r3, [r3, #4]
 8000fd2:	ee07 3a90 	vmov	s15, r3
 8000fd6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000fde:	ee07 3a90 	vmov	s15, r3
 8000fe2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000fe6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8000fee:	ee17 2a90 	vmov	r2, s15
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	631a      	str	r2, [r3, #48]	; 0x30

  /* Initialize scratch buffer index */
  AUDIO_FFT_instance->context.scratch_idx = 0;
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	2200      	movs	r2, #0
 8000ffa:	635a      	str	r2, [r3, #52]	; 0x34

  /* Memory allocation */
  if(AUDIO_FFT_instance->win_type != AUDIO_FTT_RECT_WIN)
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	68db      	ldr	r3, [r3, #12]
 8001000:	2b00      	cmp	r3, #0
 8001002:	d009      	beq.n	8001018 <AUDIO_FFT_Init+0x90>
  {
    AUDIO_FFT_instance->context.win = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	685b      	ldr	r3, [r3, #4]
 8001008:	2104      	movs	r1, #4
 800100a:	4618      	mov	r0, r3
 800100c:	f00b fc06 	bl	800c81c <calloc>
 8001010:	4603      	mov	r3, r0
 8001012:	461a      	mov	r2, r3
 8001014:	687b      	ldr	r3, [r7, #4]
 8001016:	639a      	str	r2, [r3, #56]	; 0x38
  }
  AUDIO_FFT_instance->context.scratch = (float * )calloc(AUDIO_FFT_instance->context.new_data_len, sizeof(float));
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800101c:	2104      	movs	r1, #4
 800101e:	4618      	mov	r0, r3
 8001020:	f00b fbfc 	bl	800c81c <calloc>
 8001024:	4603      	mov	r3, r0
 8001026:	461a      	mov	r2, r3
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	63da      	str	r2, [r3, #60]	; 0x3c
  AUDIO_FFT_instance->context.dataIn = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	2104      	movs	r1, #4
 8001032:	4618      	mov	r0, r3
 8001034:	f00b fbf2 	bl	800c81c <calloc>
 8001038:	4603      	mov	r3, r0
 800103a:	461a      	mov	r2, r3
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	641a      	str	r2, [r3, #64]	; 0x40
  AUDIO_FFT_instance->context.fftIn = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	685b      	ldr	r3, [r3, #4]
 8001044:	2104      	movs	r1, #4
 8001046:	4618      	mov	r0, r3
 8001048:	f00b fbe8 	bl	800c81c <calloc>
 800104c:	4603      	mov	r3, r0
 800104e:	461a      	mov	r2, r3
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	645a      	str	r2, [r3, #68]	; 0x44
  if(AUDIO_FFT_instance->output == MAGNITUDE || AUDIO_FFT_instance->output == PHASE)
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	691b      	ldr	r3, [r3, #16]
 8001058:	2b01      	cmp	r3, #1
 800105a:	d003      	beq.n	8001064 <AUDIO_FFT_Init+0xdc>
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	691b      	ldr	r3, [r3, #16]
 8001060:	2b02      	cmp	r3, #2
 8001062:	d109      	bne.n	8001078 <AUDIO_FFT_Init+0xf0>
  {
  AUDIO_FFT_instance->context.fftOut = (float * )calloc(AUDIO_FFT_instance->FFT_len, sizeof(float));
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	685b      	ldr	r3, [r3, #4]
 8001068:	2104      	movs	r1, #4
 800106a:	4618      	mov	r0, r3
 800106c:	f00b fbd6 	bl	800c81c <calloc>
 8001070:	4603      	mov	r3, r0
 8001072:	461a      	mov	r2, r3
 8001074:	687b      	ldr	r3, [r7, #4]
 8001076:	649a      	str	r2, [r3, #72]	; 0x48
  }

  /* Create window depending on the user choice */
  switch(AUDIO_FFT_instance->win_type)
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	68db      	ldr	r3, [r3, #12]
 800107c:	2b05      	cmp	r3, #5
 800107e:	d847      	bhi.n	8001110 <AUDIO_FFT_Init+0x188>
 8001080:	a201      	add	r2, pc, #4	; (adr r2, 8001088 <AUDIO_FFT_Init+0x100>)
 8001082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001086:	bf00      	nop
 8001088:	08001111 	.word	0x08001111
 800108c:	080010a1 	.word	0x080010a1
 8001090:	080010b5 	.word	0x080010b5
 8001094:	080010cd 	.word	0x080010cd
 8001098:	080010e1 	.word	0x080010e1
 800109c:	080010f9 	.word	0x080010f9
  {
  case AUDIO_FTT_RECT_WIN:
    break;
  case AUDIO_FTT_HAMMING_WIN:
    HammingWin(AUDIO_FFT_instance->FFT_len, AUDIO_FFT_instance->context.win);
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	685b      	ldr	r3, [r3, #4]
 80010a4:	b29a      	uxth	r2, r3
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010aa:	4619      	mov	r1, r3
 80010ac:	4610      	mov	r0, r2
 80010ae:	f000 f9eb 	bl	8001488 <HammingWin>
    break;
 80010b2:	e02d      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_HANNING_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 1.0f, AUDIO_FFT_instance->context.win);
 80010b4:	687b      	ldr	r3, [r7, #4]
 80010b6:	685b      	ldr	r3, [r3, #4]
 80010b8:	b29a      	uxth	r2, r3
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010be:	4619      	mov	r1, r3
 80010c0:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 80010c4:	4610      	mov	r0, r2
 80010c6:	f000 f8df 	bl	8001288 <TukeyWin>
    break;
 80010ca:	e021      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_BLACKMAN_HARRIS_WIN:
    BlackmanHarrisWin(AUDIO_FFT_instance->FFT_len, AUDIO_FFT_instance->context.win);
 80010cc:	687b      	ldr	r3, [r7, #4]
 80010ce:	685b      	ldr	r3, [r3, #4]
 80010d0:	b29a      	uxth	r2, r3
 80010d2:	687b      	ldr	r3, [r7, #4]
 80010d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010d6:	4619      	mov	r1, r3
 80010d8:	4610      	mov	r0, r2
 80010da:	f000 fa39 	bl	8001550 <BlackmanHarrisWin>
    break;
 80010de:	e017      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_TUKEY_0_25_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 0.25f, AUDIO_FFT_instance->context.win);
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	685b      	ldr	r3, [r3, #4]
 80010e4:	b29a      	uxth	r2, r3
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80010ea:	4619      	mov	r1, r3
 80010ec:	eeb5 0a00 	vmov.f32	s0, #80	; 0x3e800000  0.250
 80010f0:	4610      	mov	r0, r2
 80010f2:	f000 f8c9 	bl	8001288 <TukeyWin>
    break;
 80010f6:	e00b      	b.n	8001110 <AUDIO_FFT_Init+0x188>
  case AUDIO_FTT_TUKEY_0_75_WIN:
    TukeyWin(AUDIO_FFT_instance->FFT_len, 0.75f, AUDIO_FFT_instance->context.win);
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	685b      	ldr	r3, [r3, #4]
 80010fc:	b29a      	uxth	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001102:	4619      	mov	r1, r3
 8001104:	eeb6 0a08 	vmov.f32	s0, #104	; 0x3f400000  0.750
 8001108:	4610      	mov	r0, r2
 800110a:	f000 f8bd 	bl	8001288 <TukeyWin>
    break;
 800110e:	bf00      	nop
  }

  return 0;
 8001110:	2300      	movs	r3, #0
}
 8001112:	4618      	mov	r0, r3
 8001114:	3708      	adds	r7, #8
 8001116:	46bd      	mov	sp, r7
 8001118:	bd80      	pop	{r7, pc}
 800111a:	bf00      	nop

0800111c <AUDIO_FFT_Data_Input>:
* @param  data: input data buffer
* @param  len: length of input data buffer
* @retval None
*/
int32_t AUDIO_FFT_Data_Input(int16_t * data, uint32_t len, AUDIO_FFT_instance_t* AUDIO_FFT_instance)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b08c      	sub	sp, #48	; 0x30
 8001120:	af00      	add	r7, sp, #0
 8001122:	60f8      	str	r0, [r7, #12]
 8001124:	60b9      	str	r1, [r7, #8]
 8001126:	607a      	str	r2, [r7, #4]
  int32_t ret = 0;
 8001128:	2300      	movs	r3, #0
 800112a:	62fb      	str	r3, [r7, #44]	; 0x2c
  int32_t index = 0;
 800112c:	2300      	movs	r3, #0
 800112e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t s_idx = AUDIO_FFT_instance->context.scratch_idx;
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001134:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t new_data_len = AUDIO_FFT_instance->context.new_data_len;
 8001136:	687b      	ldr	r3, [r7, #4]
 8001138:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800113a:	61fb      	str	r3, [r7, #28]

  float * scratch_ptr = &AUDIO_FFT_instance->context.scratch[s_idx];
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8001140:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001142:	009b      	lsls	r3, r3, #2
 8001144:	4413      	add	r3, r2
 8001146:	623b      	str	r3, [r7, #32]

  for (index = 0; index < len; index ++)
 8001148:	2300      	movs	r3, #0
 800114a:	62bb      	str	r3, [r7, #40]	; 0x28
 800114c:	e041      	b.n	80011d2 <AUDIO_FFT_Data_Input+0xb6>
  {
    *scratch_ptr++ = (float)data[index]/32768.0f;
 800114e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001150:	005b      	lsls	r3, r3, #1
 8001152:	68fa      	ldr	r2, [r7, #12]
 8001154:	4413      	add	r3, r2
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	ee07 3a90 	vmov	s15, r3
 800115e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001162:	6a3b      	ldr	r3, [r7, #32]
 8001164:	1d1a      	adds	r2, r3, #4
 8001166:	623a      	str	r2, [r7, #32]
 8001168:	eddf 6a20 	vldr	s13, [pc, #128]	; 80011ec <AUDIO_FFT_Data_Input+0xd0>
 800116c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001170:	edc3 7a00 	vstr	s15, [r3]
    s_idx++;
 8001174:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001176:	3301      	adds	r3, #1
 8001178:	627b      	str	r3, [r7, #36]	; 0x24
    if (s_idx == new_data_len)
 800117a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800117c:	69fb      	ldr	r3, [r7, #28]
 800117e:	429a      	cmp	r2, r3
 8001180:	d124      	bne.n	80011cc <AUDIO_FFT_Data_Input+0xb0>
    {
      float * data_in = AUDIO_FFT_instance->context.dataIn;
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001186:	61bb      	str	r3, [r7, #24]
      uint32_t old_data_len = AUDIO_FFT_instance->context.old_data_len;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800118c:	617b      	str	r3, [r7, #20]

      memcpy(data_in, &data_in[AUDIO_FFT_instance->FFT_len - old_data_len], old_data_len * sizeof(float));
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	685a      	ldr	r2, [r3, #4]
 8001192:	697b      	ldr	r3, [r7, #20]
 8001194:	1ad3      	subs	r3, r2, r3
 8001196:	009b      	lsls	r3, r3, #2
 8001198:	69ba      	ldr	r2, [r7, #24]
 800119a:	18d1      	adds	r1, r2, r3
 800119c:	697b      	ldr	r3, [r7, #20]
 800119e:	009b      	lsls	r3, r3, #2
 80011a0:	461a      	mov	r2, r3
 80011a2:	69b8      	ldr	r0, [r7, #24]
 80011a4:	f00b fb7c 	bl	800c8a0 <memcpy>
      memcpy(&data_in[old_data_len], AUDIO_FFT_instance->context.scratch, new_data_len * sizeof(float));
 80011a8:	697b      	ldr	r3, [r7, #20]
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	69ba      	ldr	r2, [r7, #24]
 80011ae:	18d0      	adds	r0, r2, r3
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	6bd9      	ldr	r1, [r3, #60]	; 0x3c
 80011b4:	69fb      	ldr	r3, [r7, #28]
 80011b6:	009b      	lsls	r3, r3, #2
 80011b8:	461a      	mov	r2, r3
 80011ba:	f00b fb71 	bl	800c8a0 <memcpy>

      ret = 1;
 80011be:	2301      	movs	r3, #1
 80011c0:	62fb      	str	r3, [r7, #44]	; 0x2c
      s_idx = 0;
 80011c2:	2300      	movs	r3, #0
 80011c4:	627b      	str	r3, [r7, #36]	; 0x24
      scratch_ptr = &AUDIO_FFT_instance->context.scratch[0];
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80011ca:	623b      	str	r3, [r7, #32]
  for (index = 0; index < len; index ++)
 80011cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011ce:	3301      	adds	r3, #1
 80011d0:	62bb      	str	r3, [r7, #40]	; 0x28
 80011d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80011d4:	68ba      	ldr	r2, [r7, #8]
 80011d6:	429a      	cmp	r2, r3
 80011d8:	d8b9      	bhi.n	800114e <AUDIO_FFT_Data_Input+0x32>
//      AUDIO_FFT_Process(AUDIO_FFT_instance, FFT_Out);
    }

  }

  AUDIO_FFT_instance->context.scratch_idx = s_idx;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80011de:	635a      	str	r2, [r3, #52]	; 0x34

  return ret;
 80011e0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 80011e2:	4618      	mov	r0, r3
 80011e4:	3730      	adds	r7, #48	; 0x30
 80011e6:	46bd      	mov	sp, r7
 80011e8:	bd80      	pop	{r7, pc}
 80011ea:	bf00      	nop
 80011ec:	47000000 	.word	0x47000000

080011f0 <AUDIO_FFT_Process>:
* @param  AUDIO_FFT_instance_t* AUDIO_FFT_instance
* @param  output: FFT amplitude buffer
* @retval None
*/
int32_t AUDIO_FFT_Process(AUDIO_FFT_instance_t* AUDIO_FFT_instance, float * output)
{
 80011f0:	b580      	push	{r7, lr}
 80011f2:	b086      	sub	sp, #24
 80011f4:	af00      	add	r7, sp, #0
 80011f6:	6078      	str	r0, [r7, #4]
 80011f8:	6039      	str	r1, [r7, #0]

  float * win = AUDIO_FFT_instance->context.win;
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80011fe:	617b      	str	r3, [r7, #20]
  float * dataIn = AUDIO_FFT_instance->context.dataIn;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001204:	613b      	str	r3, [r7, #16]
  float * fftIn = AUDIO_FFT_instance->context.fftIn;
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120a:	60fb      	str	r3, [r7, #12]

  if(AUDIO_FFT_instance->win_type != AUDIO_FTT_RECT_WIN)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	2b00      	cmp	r3, #0
 8001212:	d007      	beq.n	8001224 <AUDIO_FFT_Process+0x34>
  {
  arm_mult_f32(dataIn, win, fftIn, AUDIO_FFT_instance->FFT_len);
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	685b      	ldr	r3, [r3, #4]
 8001218:	68fa      	ldr	r2, [r7, #12]
 800121a:	6979      	ldr	r1, [r7, #20]
 800121c:	6938      	ldr	r0, [r7, #16]
 800121e:	f00a ffd5 	bl	800c1cc <arm_mult_f32>
 8001222:	e007      	b.n	8001234 <AUDIO_FFT_Process+0x44>
  }
  else
  {
    memcpy(fftIn, dataIn, sizeof(float) * AUDIO_FFT_instance->FFT_len);
 8001224:	687b      	ldr	r3, [r7, #4]
 8001226:	685b      	ldr	r3, [r3, #4]
 8001228:	009b      	lsls	r3, r3, #2
 800122a:	461a      	mov	r2, r3
 800122c:	6939      	ldr	r1, [r7, #16]
 800122e:	68f8      	ldr	r0, [r7, #12]
 8001230:	f00b fb36 	bl	800c8a0 <memcpy>
  }

  if(AUDIO_FFT_instance->output == COMPLEX)
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	691b      	ldr	r3, [r3, #16]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d107      	bne.n	800124c <AUDIO_FFT_Process+0x5c>
  {
  arm_rfft_fast_f32(&AUDIO_FFT_instance->context.S, fftIn, output, 0);
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	f103 0014 	add.w	r0, r3, #20
 8001242:	2300      	movs	r3, #0
 8001244:	683a      	ldr	r2, [r7, #0]
 8001246:	68f9      	ldr	r1, [r7, #12]
 8001248:	f00a fa6a 	bl	800b720 <arm_rfft_fast_f32>
  }

  if(AUDIO_FFT_instance->output == MAGNITUDE)
 800124c:	687b      	ldr	r3, [r7, #4]
 800124e:	691b      	ldr	r3, [r3, #16]
 8001250:	2b01      	cmp	r3, #1
 8001252:	d112      	bne.n	800127a <AUDIO_FFT_Process+0x8a>
  {
    float * fftOut = AUDIO_FFT_instance->context.fftOut;
 8001254:	687b      	ldr	r3, [r7, #4]
 8001256:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001258:	60bb      	str	r3, [r7, #8]
    arm_rfft_fast_f32(&AUDIO_FFT_instance->context.S, fftIn, fftOut, 0);
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	f103 0014 	add.w	r0, r3, #20
 8001260:	2300      	movs	r3, #0
 8001262:	68ba      	ldr	r2, [r7, #8]
 8001264:	68f9      	ldr	r1, [r7, #12]
 8001266:	f00a fa5b 	bl	800b720 <arm_rfft_fast_f32>
    arm_cmplx_mag_f32(fftOut, output, AUDIO_FFT_instance->FFT_len/ 2);
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	685b      	ldr	r3, [r3, #4]
 800126e:	085b      	lsrs	r3, r3, #1
 8001270:	461a      	mov	r2, r3
 8001272:	6839      	ldr	r1, [r7, #0]
 8001274:	68b8      	ldr	r0, [r7, #8]
 8001276:	f00a fec1 	bl	800bffc <arm_cmplx_mag_f32>
  if(AUDIO_FFT_instance->output == PHASE)
  {
    /*Not implemented in v1.0.0*/
  }

  return 0;
 800127a:	2300      	movs	r3, #0
}
 800127c:	4618      	mov	r0, r3
 800127e:	3718      	adds	r7, #24
 8001280:	46bd      	mov	sp, r7
 8001282:	bd80      	pop	{r7, pc}
 8001284:	0000      	movs	r0, r0
	...

08001288 <TukeyWin>:


static void TukeyWin(uint16_t len, float ratio, float * dest)
{
 8001288:	b5b0      	push	{r4, r5, r7, lr}
 800128a:	b086      	sub	sp, #24
 800128c:	af00      	add	r7, sp, #0
 800128e:	4603      	mov	r3, r0
 8001290:	ed87 0a02 	vstr	s0, [r7, #8]
 8001294:	6079      	str	r1, [r7, #4]
 8001296:	81fb      	strh	r3, [r7, #14]
  uint16_t x = 0;
 8001298:	2300      	movs	r3, #0
 800129a:	82fb      	strh	r3, [r7, #22]
  for ( x = 0; x < len * (ratio / 2) ; x++)
 800129c:	2300      	movs	r3, #0
 800129e:	82fb      	strh	r3, [r7, #22]
 80012a0:	e04f      	b.n	8001342 <TukeyWin+0xba>
  {
    dest[x] = 0.5f * (1.0f + cosf(2.0f * M_PI / ratio * ( (float)x/(len - 1.0f) - (ratio / 2))));
 80012a2:	68b8      	ldr	r0, [r7, #8]
 80012a4:	f7ff f970 	bl	8000588 <__aeabi_f2d>
 80012a8:	4603      	mov	r3, r0
 80012aa:	460c      	mov	r4, r1
 80012ac:	461a      	mov	r2, r3
 80012ae:	4623      	mov	r3, r4
 80012b0:	a173      	add	r1, pc, #460	; (adr r1, 8001480 <TukeyWin+0x1f8>)
 80012b2:	e9d1 0100 	ldrd	r0, r1, [r1]
 80012b6:	f7ff fae9 	bl	800088c <__aeabi_ddiv>
 80012ba:	4603      	mov	r3, r0
 80012bc:	460c      	mov	r4, r1
 80012be:	4625      	mov	r5, r4
 80012c0:	461c      	mov	r4, r3
 80012c2:	8afb      	ldrh	r3, [r7, #22]
 80012c4:	ee07 3a90 	vmov	s15, r3
 80012c8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80012cc:	89fb      	ldrh	r3, [r7, #14]
 80012ce:	ee07 3a90 	vmov	s15, r3
 80012d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80012d6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80012da:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80012de:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80012e2:	edd7 6a02 	vldr	s13, [r7, #8]
 80012e6:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 80012ea:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80012ee:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012f2:	ee17 0a90 	vmov	r0, s15
 80012f6:	f7ff f947 	bl	8000588 <__aeabi_f2d>
 80012fa:	4602      	mov	r2, r0
 80012fc:	460b      	mov	r3, r1
 80012fe:	4620      	mov	r0, r4
 8001300:	4629      	mov	r1, r5
 8001302:	f7ff f999 	bl	8000638 <__aeabi_dmul>
 8001306:	4603      	mov	r3, r0
 8001308:	460c      	mov	r4, r1
 800130a:	4618      	mov	r0, r3
 800130c:	4621      	mov	r1, r4
 800130e:	f7ff fc6b 	bl	8000be8 <__aeabi_d2f>
 8001312:	4603      	mov	r3, r0
 8001314:	ee00 3a10 	vmov	s0, r3
 8001318:	f00b fb9e 	bl	800ca58 <cosf>
 800131c:	eeb0 7a40 	vmov.f32	s14, s0
 8001320:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001324:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001328:	8afb      	ldrh	r3, [r7, #22]
 800132a:	009b      	lsls	r3, r3, #2
 800132c:	687a      	ldr	r2, [r7, #4]
 800132e:	4413      	add	r3, r2
 8001330:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8001334:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001338:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len * (ratio / 2) ; x++)
 800133c:	8afb      	ldrh	r3, [r7, #22]
 800133e:	3301      	adds	r3, #1
 8001340:	82fb      	strh	r3, [r7, #22]
 8001342:	8afb      	ldrh	r3, [r7, #22]
 8001344:	ee07 3a90 	vmov	s15, r3
 8001348:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800134c:	89fb      	ldrh	r3, [r7, #14]
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001356:	ed97 6a02 	vldr	s12, [r7, #8]
 800135a:	eef0 5a00 	vmov.f32	s11, #0	; 0x40000000  2.0
 800135e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8001362:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001366:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800136a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800136e:	d498      	bmi.n	80012a2 <TukeyWin+0x1a>
  }
  for( ; x <  len - len * (ratio / 2); x++)
 8001370:	e009      	b.n	8001386 <TukeyWin+0xfe>
  {
    dest[x] = 1.0f;
 8001372:	8afb      	ldrh	r3, [r7, #22]
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	687a      	ldr	r2, [r7, #4]
 8001378:	4413      	add	r3, r2
 800137a:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 800137e:	601a      	str	r2, [r3, #0]
  for( ; x <  len - len * (ratio / 2); x++)
 8001380:	8afb      	ldrh	r3, [r7, #22]
 8001382:	3301      	adds	r3, #1
 8001384:	82fb      	strh	r3, [r7, #22]
 8001386:	8afb      	ldrh	r3, [r7, #22]
 8001388:	ee07 3a90 	vmov	s15, r3
 800138c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001390:	89fb      	ldrh	r3, [r7, #14]
 8001392:	ee07 3a90 	vmov	s15, r3
 8001396:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800139a:	89fb      	ldrh	r3, [r7, #14]
 800139c:	ee07 3a90 	vmov	s15, r3
 80013a0:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 80013a4:	edd7 5a02 	vldr	s11, [r7, #8]
 80013a8:	eeb0 5a00 	vmov.f32	s10, #0	; 0x40000000  2.0
 80013ac:	eec5 7a85 	vdiv.f32	s15, s11, s10
 80013b0:	ee66 7a27 	vmul.f32	s15, s12, s15
 80013b4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80013b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013c0:	d4d7      	bmi.n	8001372 <TukeyWin+0xea>
  }
  for( ; x <  len; x++)
 80013c2:	e053      	b.n	800146c <TukeyWin+0x1e4>
  {
    dest[x] = 0.5f * (1.0f + cosf(2.0f * M_PI / ratio * ( (float)x/(len - 1.0f) - 1 + (ratio / 2))));
 80013c4:	68b8      	ldr	r0, [r7, #8]
 80013c6:	f7ff f8df 	bl	8000588 <__aeabi_f2d>
 80013ca:	4603      	mov	r3, r0
 80013cc:	460c      	mov	r4, r1
 80013ce:	461a      	mov	r2, r3
 80013d0:	4623      	mov	r3, r4
 80013d2:	a12b      	add	r1, pc, #172	; (adr r1, 8001480 <TukeyWin+0x1f8>)
 80013d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 80013d8:	f7ff fa58 	bl	800088c <__aeabi_ddiv>
 80013dc:	4603      	mov	r3, r0
 80013de:	460c      	mov	r4, r1
 80013e0:	4625      	mov	r5, r4
 80013e2:	461c      	mov	r4, r3
 80013e4:	8afb      	ldrh	r3, [r7, #22]
 80013e6:	ee07 3a90 	vmov	s15, r3
 80013ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80013ee:	89fb      	ldrh	r3, [r7, #14]
 80013f0:	ee07 3a90 	vmov	s15, r3
 80013f4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013f8:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013fc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 8001400:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001404:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001408:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800140c:	edd7 6a02 	vldr	s13, [r7, #8]
 8001410:	eeb0 6a00 	vmov.f32	s12, #0	; 0x40000000  2.0
 8001414:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	ee17 0a90 	vmov	r0, s15
 8001420:	f7ff f8b2 	bl	8000588 <__aeabi_f2d>
 8001424:	4602      	mov	r2, r0
 8001426:	460b      	mov	r3, r1
 8001428:	4620      	mov	r0, r4
 800142a:	4629      	mov	r1, r5
 800142c:	f7ff f904 	bl	8000638 <__aeabi_dmul>
 8001430:	4603      	mov	r3, r0
 8001432:	460c      	mov	r4, r1
 8001434:	4618      	mov	r0, r3
 8001436:	4621      	mov	r1, r4
 8001438:	f7ff fbd6 	bl	8000be8 <__aeabi_d2f>
 800143c:	4603      	mov	r3, r0
 800143e:	ee00 3a10 	vmov	s0, r3
 8001442:	f00b fb09 	bl	800ca58 <cosf>
 8001446:	eeb0 7a40 	vmov.f32	s14, s0
 800144a:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800144e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001452:	8afb      	ldrh	r3, [r7, #22]
 8001454:	009b      	lsls	r3, r3, #2
 8001456:	687a      	ldr	r2, [r7, #4]
 8001458:	4413      	add	r3, r2
 800145a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800145e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001462:	edc3 7a00 	vstr	s15, [r3]
  for( ; x <  len; x++)
 8001466:	8afb      	ldrh	r3, [r7, #22]
 8001468:	3301      	adds	r3, #1
 800146a:	82fb      	strh	r3, [r7, #22]
 800146c:	8afa      	ldrh	r2, [r7, #22]
 800146e:	89fb      	ldrh	r3, [r7, #14]
 8001470:	429a      	cmp	r2, r3
 8001472:	d3a7      	bcc.n	80013c4 <TukeyWin+0x13c>
  }
}
 8001474:	bf00      	nop
 8001476:	3718      	adds	r7, #24
 8001478:	46bd      	mov	sp, r7
 800147a:	bdb0      	pop	{r4, r5, r7, pc}
 800147c:	f3af 8000 	nop.w
 8001480:	54442d18 	.word	0x54442d18
 8001484:	401921fb 	.word	0x401921fb

08001488 <HammingWin>:

static void HammingWin(uint16_t len, float * dest)
{
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	80fb      	strh	r3, [r7, #6]
  uint16_t x = 0;
 8001494:	2300      	movs	r3, #0
 8001496:	82fb      	strh	r3, [r7, #22]
  float alpha0 = 0.53836f;
 8001498:	4b2b      	ldr	r3, [pc, #172]	; (8001548 <HammingWin+0xc0>)
 800149a:	613b      	str	r3, [r7, #16]
  float alpha1 = 1.0f - alpha0;
 800149c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80014a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80014a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80014a8:	edc7 7a03 	vstr	s15, [r7, #12]

  for ( x = 0; x < len ; x++)
 80014ac:	2300      	movs	r3, #0
 80014ae:	82fb      	strh	r3, [r7, #22]
 80014b0:	e03e      	b.n	8001530 <HammingWin+0xa8>
  {
    dest[x] = alpha0 - alpha1 * cosf(2.0f * M_PI * (float)x / (float)len);
 80014b2:	8afb      	ldrh	r3, [r7, #22]
 80014b4:	ee07 3a90 	vmov	s15, r3
 80014b8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014bc:	ee17 0a90 	vmov	r0, s15
 80014c0:	f7ff f862 	bl	8000588 <__aeabi_f2d>
 80014c4:	a31e      	add	r3, pc, #120	; (adr r3, 8001540 <HammingWin+0xb8>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	f7ff f8b5 	bl	8000638 <__aeabi_dmul>
 80014ce:	4603      	mov	r3, r0
 80014d0:	460c      	mov	r4, r1
 80014d2:	4625      	mov	r5, r4
 80014d4:	461c      	mov	r4, r3
 80014d6:	88fb      	ldrh	r3, [r7, #6]
 80014d8:	ee07 3a90 	vmov	s15, r3
 80014dc:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014e0:	ee17 0a90 	vmov	r0, s15
 80014e4:	f7ff f850 	bl	8000588 <__aeabi_f2d>
 80014e8:	4602      	mov	r2, r0
 80014ea:	460b      	mov	r3, r1
 80014ec:	4620      	mov	r0, r4
 80014ee:	4629      	mov	r1, r5
 80014f0:	f7ff f9cc 	bl	800088c <__aeabi_ddiv>
 80014f4:	4603      	mov	r3, r0
 80014f6:	460c      	mov	r4, r1
 80014f8:	4618      	mov	r0, r3
 80014fa:	4621      	mov	r1, r4
 80014fc:	f7ff fb74 	bl	8000be8 <__aeabi_d2f>
 8001500:	4603      	mov	r3, r0
 8001502:	ee00 3a10 	vmov	s0, r3
 8001506:	f00b faa7 	bl	800ca58 <cosf>
 800150a:	eeb0 7a40 	vmov.f32	s14, s0
 800150e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001512:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001516:	8afb      	ldrh	r3, [r7, #22]
 8001518:	009b      	lsls	r3, r3, #2
 800151a:	683a      	ldr	r2, [r7, #0]
 800151c:	4413      	add	r3, r2
 800151e:	ed97 7a04 	vldr	s14, [r7, #16]
 8001522:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001526:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len ; x++)
 800152a:	8afb      	ldrh	r3, [r7, #22]
 800152c:	3301      	adds	r3, #1
 800152e:	82fb      	strh	r3, [r7, #22]
 8001530:	8afa      	ldrh	r2, [r7, #22]
 8001532:	88fb      	ldrh	r3, [r7, #6]
 8001534:	429a      	cmp	r2, r3
 8001536:	d3bc      	bcc.n	80014b2 <HammingWin+0x2a>
  }
}
 8001538:	bf00      	nop
 800153a:	3718      	adds	r7, #24
 800153c:	46bd      	mov	sp, r7
 800153e:	bdb0      	pop	{r4, r5, r7, pc}
 8001540:	54442d18 	.word	0x54442d18
 8001544:	401921fb 	.word	0x401921fb
 8001548:	3f09d1f6 	.word	0x3f09d1f6
 800154c:	00000000 	.word	0x00000000

08001550 <BlackmanHarrisWin>:

static void BlackmanHarrisWin(uint16_t len, float * dest)
{
 8001550:	b5b0      	push	{r4, r5, r7, lr}
 8001552:	ed2d 8b02 	vpush	{d8}
 8001556:	b086      	sub	sp, #24
 8001558:	af00      	add	r7, sp, #0
 800155a:	4603      	mov	r3, r0
 800155c:	6039      	str	r1, [r7, #0]
 800155e:	80fb      	strh	r3, [r7, #6]
  uint16_t x = 0;
 8001560:	2300      	movs	r3, #0
 8001562:	82fb      	strh	r3, [r7, #22]
  float alpha0 = 0.42f;
 8001564:	4b48      	ldr	r3, [pc, #288]	; (8001688 <BlackmanHarrisWin+0x138>)
 8001566:	613b      	str	r3, [r7, #16]
  float alpha1 = 0.5;
 8001568:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 800156c:	60fb      	str	r3, [r7, #12]
  float alpha2 = 0.08f;
 800156e:	4b47      	ldr	r3, [pc, #284]	; (800168c <BlackmanHarrisWin+0x13c>)
 8001570:	60bb      	str	r3, [r7, #8]

  for ( x = 0; x < len ; x++)
 8001572:	2300      	movs	r3, #0
 8001574:	82fb      	strh	r3, [r7, #22]
 8001576:	e074      	b.n	8001662 <BlackmanHarrisWin+0x112>
  {
    dest[x] = alpha0 - alpha1 * cosf(2.0f * M_PI * (float)x / (float)len) + - alpha2 * cosf(4.0f * M_PI * (float)x / (float)len);
 8001578:	8afb      	ldrh	r3, [r7, #22]
 800157a:	ee07 3a90 	vmov	s15, r3
 800157e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001582:	ee17 0a90 	vmov	r0, s15
 8001586:	f7fe ffff 	bl	8000588 <__aeabi_f2d>
 800158a:	a33b      	add	r3, pc, #236	; (adr r3, 8001678 <BlackmanHarrisWin+0x128>)
 800158c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001590:	f7ff f852 	bl	8000638 <__aeabi_dmul>
 8001594:	4603      	mov	r3, r0
 8001596:	460c      	mov	r4, r1
 8001598:	4625      	mov	r5, r4
 800159a:	461c      	mov	r4, r3
 800159c:	88fb      	ldrh	r3, [r7, #6]
 800159e:	ee07 3a90 	vmov	s15, r3
 80015a2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015a6:	ee17 0a90 	vmov	r0, s15
 80015aa:	f7fe ffed 	bl	8000588 <__aeabi_f2d>
 80015ae:	4602      	mov	r2, r0
 80015b0:	460b      	mov	r3, r1
 80015b2:	4620      	mov	r0, r4
 80015b4:	4629      	mov	r1, r5
 80015b6:	f7ff f969 	bl	800088c <__aeabi_ddiv>
 80015ba:	4603      	mov	r3, r0
 80015bc:	460c      	mov	r4, r1
 80015be:	4618      	mov	r0, r3
 80015c0:	4621      	mov	r1, r4
 80015c2:	f7ff fb11 	bl	8000be8 <__aeabi_d2f>
 80015c6:	4603      	mov	r3, r0
 80015c8:	ee00 3a10 	vmov	s0, r3
 80015cc:	f00b fa44 	bl	800ca58 <cosf>
 80015d0:	eeb0 7a40 	vmov.f32	s14, s0
 80015d4:	edd7 7a03 	vldr	s15, [r7, #12]
 80015d8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015dc:	ed97 7a04 	vldr	s14, [r7, #16]
 80015e0:	ee37 8a67 	vsub.f32	s16, s14, s15
 80015e4:	edd7 7a02 	vldr	s15, [r7, #8]
 80015e8:	eef1 8a67 	vneg.f32	s17, s15
 80015ec:	8afb      	ldrh	r3, [r7, #22]
 80015ee:	ee07 3a90 	vmov	s15, r3
 80015f2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80015f6:	ee17 0a90 	vmov	r0, s15
 80015fa:	f7fe ffc5 	bl	8000588 <__aeabi_f2d>
 80015fe:	a320      	add	r3, pc, #128	; (adr r3, 8001680 <BlackmanHarrisWin+0x130>)
 8001600:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001604:	f7ff f818 	bl	8000638 <__aeabi_dmul>
 8001608:	4603      	mov	r3, r0
 800160a:	460c      	mov	r4, r1
 800160c:	4625      	mov	r5, r4
 800160e:	461c      	mov	r4, r3
 8001610:	88fb      	ldrh	r3, [r7, #6]
 8001612:	ee07 3a90 	vmov	s15, r3
 8001616:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800161a:	ee17 0a90 	vmov	r0, s15
 800161e:	f7fe ffb3 	bl	8000588 <__aeabi_f2d>
 8001622:	4602      	mov	r2, r0
 8001624:	460b      	mov	r3, r1
 8001626:	4620      	mov	r0, r4
 8001628:	4629      	mov	r1, r5
 800162a:	f7ff f92f 	bl	800088c <__aeabi_ddiv>
 800162e:	4603      	mov	r3, r0
 8001630:	460c      	mov	r4, r1
 8001632:	4618      	mov	r0, r3
 8001634:	4621      	mov	r1, r4
 8001636:	f7ff fad7 	bl	8000be8 <__aeabi_d2f>
 800163a:	4603      	mov	r3, r0
 800163c:	ee00 3a10 	vmov	s0, r3
 8001640:	f00b fa0a 	bl	800ca58 <cosf>
 8001644:	eef0 7a40 	vmov.f32	s15, s0
 8001648:	ee68 7aa7 	vmul.f32	s15, s17, s15
 800164c:	8afb      	ldrh	r3, [r7, #22]
 800164e:	009b      	lsls	r3, r3, #2
 8001650:	683a      	ldr	r2, [r7, #0]
 8001652:	4413      	add	r3, r2
 8001654:	ee78 7a27 	vadd.f32	s15, s16, s15
 8001658:	edc3 7a00 	vstr	s15, [r3]
  for ( x = 0; x < len ; x++)
 800165c:	8afb      	ldrh	r3, [r7, #22]
 800165e:	3301      	adds	r3, #1
 8001660:	82fb      	strh	r3, [r7, #22]
 8001662:	8afa      	ldrh	r2, [r7, #22]
 8001664:	88fb      	ldrh	r3, [r7, #6]
 8001666:	429a      	cmp	r2, r3
 8001668:	d386      	bcc.n	8001578 <BlackmanHarrisWin+0x28>
  }
}
 800166a:	bf00      	nop
 800166c:	3718      	adds	r7, #24
 800166e:	46bd      	mov	sp, r7
 8001670:	ecbd 8b02 	vpop	{d8}
 8001674:	bdb0      	pop	{r4, r5, r7, pc}
 8001676:	bf00      	nop
 8001678:	54442d18 	.word	0x54442d18
 800167c:	401921fb 	.word	0x401921fb
 8001680:	54442d18 	.word	0x54442d18
 8001684:	402921fb 	.word	0x402921fb
 8001688:	3ed70a3d 	.word	0x3ed70a3d
 800168c:	3da3d70a 	.word	0x3da3d70a

08001690 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001690:	b5b0      	push	{r4, r5, r7, lr}
 8001692:	f6ad 0d18 	subw	sp, sp, #2072	; 0x818
 8001696:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001698:	f000 ff13 	bl	80024c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800169c:	f000 f90a 	bl	80018b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016a0:	f000 fa5a 	bl	8001b58 <MX_GPIO_Init>
  MX_DMA_Init();
 80016a4:	f000 fa26 	bl	8001af4 <MX_DMA_Init>
  MX_ADC1_Init();
 80016a8:	f000 f972 	bl	8001990 <MX_ADC1_Init>
  MX_USART2_UART_Init();
 80016ac:	f000 f9d6 	bl	8001a5c <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80016b0:	f009 f9c4 	bl	800aa3c <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */
	//	HAL_DMA_RegisterCallback(&hdma_usart2_tx, HAL_DMA_XFER_CPLT_CB_ID, &DMATransferComplete);
	HAL_ADC_Start_DMA(&hadc1, (int32_t*)adc_buf, ADC_BUF_LEN);
 80016b4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80016b8:	4973      	ldr	r1, [pc, #460]	; (8001888 <main+0x1f8>)
 80016ba:	4874      	ldr	r0, [pc, #464]	; (800188c <main+0x1fc>)
 80016bc:	f001 fb0a 	bl	8002cd4 <HAL_ADC_Start_DMA>

	audio_fft_M1.sampling_frequency = 133333; 			//66667; //
 80016c0:	4b73      	ldr	r3, [pc, #460]	; (8001890 <main+0x200>)
 80016c2:	4a74      	ldr	r2, [pc, #464]	; (8001894 <main+0x204>)
 80016c4:	601a      	str	r2, [r3, #0]
	audio_fft_M1.FFT_len = 1024;
 80016c6:	4b72      	ldr	r3, [pc, #456]	; (8001890 <main+0x200>)
 80016c8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80016cc:	605a      	str	r2, [r3, #4]
	audio_fft_M1.overlap = 0.5f;
 80016ce:	4b70      	ldr	r3, [pc, #448]	; (8001890 <main+0x200>)
 80016d0:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 80016d4:	609a      	str	r2, [r3, #8]
	audio_fft_M1.win_type = AUDIO_FTT_HANNING_WIN;
 80016d6:	4b6e      	ldr	r3, [pc, #440]	; (8001890 <main+0x200>)
 80016d8:	2202      	movs	r2, #2
 80016da:	60da      	str	r2, [r3, #12]
	audio_fft_M1.output = MAGNITUDE;
 80016dc:	4b6c      	ldr	r3, [pc, #432]	; (8001890 <main+0x200>)
 80016de:	2201      	movs	r2, #1
 80016e0:	611a      	str	r2, [r3, #16]
	AUDIO_FFT_Init(&audio_fft_M1);
 80016e2:	486b      	ldr	r0, [pc, #428]	; (8001890 <main+0x200>)
 80016e4:	f7ff fc50 	bl	8000f88 <AUDIO_FFT_Init>

	/* Allocate output buffer */
	FFT_Out = calloc(audio_fft_M1.FFT_len / 2, sizeof(float));
 80016e8:	4b69      	ldr	r3, [pc, #420]	; (8001890 <main+0x200>)
 80016ea:	685b      	ldr	r3, [r3, #4]
 80016ec:	085b      	lsrs	r3, r3, #1
 80016ee:	2104      	movs	r1, #4
 80016f0:	4618      	mov	r0, r3
 80016f2:	f00b f893 	bl	800c81c <calloc>
 80016f6:	4603      	mov	r3, r0
 80016f8:	461a      	mov	r2, r3
 80016fa:	4b67      	ldr	r3, [pc, #412]	; (8001898 <main+0x208>)
 80016fc:	601a      	str	r2, [r3, #0]
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	int16_t FFT_filtrada[ADC_BUF_LEN];
	float alpha = 0.05;
 80016fe:	4b67      	ldr	r3, [pc, #412]	; (800189c <main+0x20c>)
 8001700:	f607 0208 	addw	r2, r7, #2056	; 0x808
 8001704:	6013      	str	r3, [r2, #0]
	while (1)
	{
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (completo==1)
 8001706:	4b66      	ldr	r3, [pc, #408]	; (80018a0 <main+0x210>)
 8001708:	781b      	ldrb	r3, [r3, #0]
 800170a:	2b01      	cmp	r3, #1
 800170c:	d1fb      	bne.n	8001706 <main+0x76>
		{

//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);

			HAL_ADC_Stop_DMA(&hadc1);
 800170e:	485f      	ldr	r0, [pc, #380]	; (800188c <main+0x1fc>)
 8001710:	f001 fb64 	bl	8002ddc <HAL_ADC_Stop_DMA>
			AUDIO_FFT_Data_Input(adc_buf, ADC_BUF_LEN, &audio_fft_M1);
 8001714:	4a5e      	ldr	r2, [pc, #376]	; (8001890 <main+0x200>)
 8001716:	f44f 7100 	mov.w	r1, #512	; 0x200
 800171a:	485b      	ldr	r0, [pc, #364]	; (8001888 <main+0x1f8>)
 800171c:	f7ff fcfe 	bl	800111c <AUDIO_FFT_Data_Input>
			AUDIO_FFT_Process(&audio_fft_M1, FFT_Out);
 8001720:	4b5d      	ldr	r3, [pc, #372]	; (8001898 <main+0x208>)
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	4619      	mov	r1, r3
 8001726:	485a      	ldr	r0, [pc, #360]	; (8001890 <main+0x200>)
 8001728:	f7ff fd62 	bl	80011f0 <AUDIO_FFT_Process>

			int j=0;
 800172c:	2300      	movs	r3, #0
 800172e:	f8c7 3804 	str.w	r3, [r7, #2052]	; 0x804
			for (int i = 0; i<(ADC_BUF_LEN); i++){
 8001732:	2300      	movs	r3, #0
 8001734:	f8c7 3814 	str.w	r3, [r7, #2068]	; 0x814
 8001738:	e05e      	b.n	80017f8 <main+0x168>
//				FFT_now[i] = 20 * log(FFT_Out[i]/256);
				FFT_filtrada[i] = (alpha *(20 * log(FFT_Out[i]/256))) + ((1 - alpha) * FFT_filtrada[i]);
 800173a:	f607 0308 	addw	r3, r7, #2056	; 0x808
 800173e:	6818      	ldr	r0, [r3, #0]
 8001740:	f7fe ff22 	bl	8000588 <__aeabi_f2d>
 8001744:	4604      	mov	r4, r0
 8001746:	460d      	mov	r5, r1
 8001748:	4b53      	ldr	r3, [pc, #332]	; (8001898 <main+0x208>)
 800174a:	681a      	ldr	r2, [r3, #0]
 800174c:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 8001750:	009b      	lsls	r3, r3, #2
 8001752:	4413      	add	r3, r2
 8001754:	edd3 7a00 	vldr	s15, [r3]
 8001758:	ed9f 7a52 	vldr	s14, [pc, #328]	; 80018a4 <main+0x214>
 800175c:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001760:	ee16 0a90 	vmov	r0, s13
 8001764:	f7fe ff10 	bl	8000588 <__aeabi_f2d>
 8001768:	4602      	mov	r2, r0
 800176a:	460b      	mov	r3, r1
 800176c:	ec43 2b10 	vmov	d0, r2, r3
 8001770:	f00b f9b2 	bl	800cad8 <log>
 8001774:	ec51 0b10 	vmov	r0, r1, d0
 8001778:	f04f 0200 	mov.w	r2, #0
 800177c:	4b4a      	ldr	r3, [pc, #296]	; (80018a8 <main+0x218>)
 800177e:	f7fe ff5b 	bl	8000638 <__aeabi_dmul>
 8001782:	4602      	mov	r2, r0
 8001784:	460b      	mov	r3, r1
 8001786:	4620      	mov	r0, r4
 8001788:	4629      	mov	r1, r5
 800178a:	f7fe ff55 	bl	8000638 <__aeabi_dmul>
 800178e:	4603      	mov	r3, r0
 8001790:	460c      	mov	r4, r1
 8001792:	4625      	mov	r5, r4
 8001794:	461c      	mov	r4, r3
 8001796:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 800179a:	f607 0308 	addw	r3, r7, #2056	; 0x808
 800179e:	edd3 7a00 	vldr	s15, [r3]
 80017a2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80017a6:	f207 4304 	addw	r3, r7, #1028	; 0x404
 80017aa:	f8d7 2814 	ldr.w	r2, [r7, #2068]	; 0x814
 80017ae:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80017b2:	ee07 3a90 	vmov	s15, r3
 80017b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017ba:	ee67 7a27 	vmul.f32	s15, s14, s15
 80017be:	ee17 0a90 	vmov	r0, s15
 80017c2:	f7fe fee1 	bl	8000588 <__aeabi_f2d>
 80017c6:	4602      	mov	r2, r0
 80017c8:	460b      	mov	r3, r1
 80017ca:	4620      	mov	r0, r4
 80017cc:	4629      	mov	r1, r5
 80017ce:	f7fe fd7d 	bl	80002cc <__adddf3>
 80017d2:	4603      	mov	r3, r0
 80017d4:	460c      	mov	r4, r1
 80017d6:	4618      	mov	r0, r3
 80017d8:	4621      	mov	r1, r4
 80017da:	f7ff f9dd 	bl	8000b98 <__aeabi_d2iz>
 80017de:	4603      	mov	r3, r0
 80017e0:	b219      	sxth	r1, r3
 80017e2:	f207 4304 	addw	r3, r7, #1028	; 0x404
 80017e6:	f8d7 2814 	ldr.w	r2, [r7, #2068]	; 0x814
 80017ea:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			for (int i = 0; i<(ADC_BUF_LEN); i++){
 80017ee:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 80017f2:	3301      	adds	r3, #1
 80017f4:	f8c7 3814 	str.w	r3, [r7, #2068]	; 0x814
 80017f8:	f8d7 3814 	ldr.w	r3, [r7, #2068]	; 0x814
 80017fc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001800:	db9b      	blt.n	800173a <main+0xaa>
			}
//			HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);


			//Genera el mensaje a enviar
			toSend[0] = 0x3e3e;											//CABECERA
 8001802:	463b      	mov	r3, r7
 8001804:	f643 623e 	movw	r2, #15934	; 0x3e3e
 8001808:	801a      	strh	r2, [r3, #0]
			memcpy(&toSend[1], &FFT_filtrada, sizeof(FFT_filtrada));	//PAYLOAD
 800180a:	463b      	mov	r3, r7
 800180c:	f207 4204 	addw	r2, r7, #1028	; 0x404
 8001810:	3302      	adds	r3, #2
 8001812:	4611      	mov	r1, r2
 8001814:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001818:	4618      	mov	r0, r3
 800181a:	f00b f841 	bl	800c8a0 <memcpy>
			int16_t BCC_CRC = 0;
 800181e:	2300      	movs	r3, #0
 8001820:	f8a7 3812 	strh.w	r3, [r7, #2066]	; 0x812
			for (int i = 1; i <= (ADC_BUF_LEN); i++)
 8001824:	2301      	movs	r3, #1
 8001826:	f8c7 380c 	str.w	r3, [r7, #2060]	; 0x80c
 800182a:	e00e      	b.n	800184a <main+0x1ba>
				BCC_CRC ^= toSend[i];									//CRC
 800182c:	463b      	mov	r3, r7
 800182e:	f8d7 280c 	ldr.w	r2, [r7, #2060]	; 0x80c
 8001832:	f933 2012 	ldrsh.w	r2, [r3, r2, lsl #1]
 8001836:	f8b7 3812 	ldrh.w	r3, [r7, #2066]	; 0x812
 800183a:	4053      	eors	r3, r2
 800183c:	f8a7 3812 	strh.w	r3, [r7, #2066]	; 0x812
			for (int i = 1; i <= (ADC_BUF_LEN); i++)
 8001840:	f8d7 380c 	ldr.w	r3, [r7, #2060]	; 0x80c
 8001844:	3301      	adds	r3, #1
 8001846:	f8c7 380c 	str.w	r3, [r7, #2060]	; 0x80c
 800184a:	f8d7 380c 	ldr.w	r3, [r7, #2060]	; 0x80c
 800184e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8001852:	ddeb      	ble.n	800182c <main+0x19c>
			toSend[ADC_BUF_LEN+1]=BCC_CRC;
 8001854:	463b      	mov	r3, r7
 8001856:	f8b7 2812 	ldrh.w	r2, [r7, #2066]	; 0x812
 800185a:	f8a3 2402 	strh.w	r2, [r3, #1026]	; 0x402
			HAL_UART_Transmit(&huart2, &toSend, sizeof(toSend), 100000000);
 800185e:	4639      	mov	r1, r7
 8001860:	4b12      	ldr	r3, [pc, #72]	; (80018ac <main+0x21c>)
 8001862:	f240 4204 	movw	r2, #1028	; 0x404
 8001866:	4812      	ldr	r0, [pc, #72]	; (80018b0 <main+0x220>)
 8001868:	f005 fcb0 	bl	80071cc <HAL_UART_Transmit>
			HAL_Delay(1);
 800186c:	2001      	movs	r0, #1
 800186e:	f000 fe9d 	bl	80025ac <HAL_Delay>


			HAL_ADC_Start_DMA(&hadc1, (int32_t*)adc_buf, ADC_BUF_LEN);
 8001872:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001876:	4904      	ldr	r1, [pc, #16]	; (8001888 <main+0x1f8>)
 8001878:	4804      	ldr	r0, [pc, #16]	; (800188c <main+0x1fc>)
 800187a:	f001 fa2b 	bl	8002cd4 <HAL_ADC_Start_DMA>
			completo = 0;
 800187e:	4b08      	ldr	r3, [pc, #32]	; (80018a0 <main+0x210>)
 8001880:	2200      	movs	r2, #0
 8001882:	701a      	strb	r2, [r3, #0]
		if (completo==1)
 8001884:	e73f      	b.n	8001706 <main+0x76>
 8001886:	bf00      	nop
 8001888:	200003a0 	.word	0x200003a0
 800188c:	20000228 	.word	0x20000228
 8001890:	20000350 	.word	0x20000350
 8001894:	000208d5 	.word	0x000208d5
 8001898:	2000039c 	.word	0x2000039c
 800189c:	3d4ccccd 	.word	0x3d4ccccd
 80018a0:	20000214 	.word	0x20000214
 80018a4:	43800000 	.word	0x43800000
 80018a8:	40340000 	.word	0x40340000
 80018ac:	05f5e100 	.word	0x05f5e100
 80018b0:	200007a0 	.word	0x200007a0

080018b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b0be      	sub	sp, #248	; 0xf8
 80018b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80018ba:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 80018be:	2244      	movs	r2, #68	; 0x44
 80018c0:	2100      	movs	r1, #0
 80018c2:	4618      	mov	r0, r3
 80018c4:	f00a fff7 	bl	800c8b6 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80018c8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80018cc:	2200      	movs	r2, #0
 80018ce:	601a      	str	r2, [r3, #0]
 80018d0:	605a      	str	r2, [r3, #4]
 80018d2:	609a      	str	r2, [r3, #8]
 80018d4:	60da      	str	r2, [r3, #12]
 80018d6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018d8:	1d3b      	adds	r3, r7, #4
 80018da:	229c      	movs	r2, #156	; 0x9c
 80018dc:	2100      	movs	r1, #0
 80018de:	4618      	mov	r0, r3
 80018e0:	f00a ffe9 	bl	800c8b6 <memset>

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80018e4:	f44f 7000 	mov.w	r0, #512	; 0x200
 80018e8:	f003 ff22 	bl	8005730 <HAL_PWREx_ControlVoltageScaling>
 80018ec:	4603      	mov	r3, r0
 80018ee:	2b00      	cmp	r3, #0
 80018f0:	d001      	beq.n	80018f6 <SystemClock_Config+0x42>
  {
    Error_Handler();
 80018f2:	f000 fc03 	bl	80020fc <Error_Handler>
  }
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI;
 80018f6:	2322      	movs	r3, #34	; 0x22
 80018f8:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80018fc:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001900:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 8001904:	2301      	movs	r3, #1
 8001906:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800190a:	2340      	movs	r3, #64	; 0x40
 800190c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001910:	2300      	movs	r3, #0
 8001912:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001916:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 800191a:	4618      	mov	r0, r3
 800191c:	f003 ffcc 	bl	80058b8 <HAL_RCC_OscConfig>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d001      	beq.n	800192a <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001926:	f000 fbe9 	bl	80020fc <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800192a:	230f      	movs	r3, #15
 800192c:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001930:	2301      	movs	r3, #1
 8001932:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001936:	2300      	movs	r3, #0
 8001938:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800193c:	2300      	movs	r3, #0
 800193e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001942:	2300      	movs	r3, #0
 8001944:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001948:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 800194c:	2100      	movs	r1, #0
 800194e:	4618      	mov	r0, r3
 8001950:	f004 fbd8 	bl	8006104 <HAL_RCC_ClockConfig>
 8001954:	4603      	mov	r3, r0
 8001956:	2b00      	cmp	r3, #0
 8001958:	d001      	beq.n	800195e <SystemClock_Config+0xaa>
  {
    Error_Handler();
 800195a:	f000 fbcf 	bl	80020fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_USB
 800195e:	f246 0302 	movw	r3, #24578	; 0x6002
 8001962:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8001964:	2300      	movs	r3, #0
 8001966:	647b      	str	r3, [r7, #68]	; 0x44
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8001968:	f04f 5340 	mov.w	r3, #805306368	; 0x30000000
 800196c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 8001970:	2300      	movs	r3, #0
 8001972:	67bb      	str	r3, [r7, #120]	; 0x78
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001974:	1d3b      	adds	r3, r7, #4
 8001976:	4618      	mov	r0, r3
 8001978:	f004 fe70 	bl	800665c <HAL_RCCEx_PeriphCLKConfig>
 800197c:	4603      	mov	r3, r0
 800197e:	2b00      	cmp	r3, #0
 8001980:	d001      	beq.n	8001986 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 8001982:	f000 fbbb 	bl	80020fc <Error_Handler>
  }
}
 8001986:	bf00      	nop
 8001988:	37f8      	adds	r7, #248	; 0xf8
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
	...

08001990 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001990:	b580      	push	{r7, lr}
 8001992:	b086      	sub	sp, #24
 8001994:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001996:	463b      	mov	r3, r7
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]
 80019a4:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 80019a6:	4b29      	ldr	r3, [pc, #164]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019a8:	4a29      	ldr	r2, [pc, #164]	; (8001a50 <MX_ADC1_Init+0xc0>)
 80019aa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV8;
 80019ac:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019ae:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80019b2:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80019b4:	4b25      	ldr	r3, [pc, #148]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80019ba:	4b24      	ldr	r3, [pc, #144]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019bc:	2200      	movs	r2, #0
 80019be:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 80019c0:	4b22      	ldr	r3, [pc, #136]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019c2:	2200      	movs	r2, #0
 80019c4:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80019c6:	4b21      	ldr	r3, [pc, #132]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019c8:	2204      	movs	r2, #4
 80019ca:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80019cc:	4b1f      	ldr	r3, [pc, #124]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019ce:	2200      	movs	r2, #0
 80019d0:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80019d2:	4b1e      	ldr	r3, [pc, #120]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019d4:	2201      	movs	r2, #1
 80019d6:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 80019d8:	4b1c      	ldr	r3, [pc, #112]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019da:	2201      	movs	r2, #1
 80019dc:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80019de:	4b1b      	ldr	r3, [pc, #108]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019e0:	2200      	movs	r2, #0
 80019e2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80019e6:	4b19      	ldr	r3, [pc, #100]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019e8:	2200      	movs	r2, #0
 80019ea:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019ee:	2200      	movs	r2, #0
 80019f0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80019f2:	4b16      	ldr	r3, [pc, #88]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019f4:	2201      	movs	r2, #1
 80019f6:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80019fa:	4b14      	ldr	r3, [pc, #80]	; (8001a4c <MX_ADC1_Init+0xbc>)
 80019fc:	2200      	movs	r2, #0
 80019fe:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001a00:	4b12      	ldr	r3, [pc, #72]	; (8001a4c <MX_ADC1_Init+0xbc>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a08:	4810      	ldr	r0, [pc, #64]	; (8001a4c <MX_ADC1_Init+0xbc>)
 8001a0a:	f001 f819 	bl	8002a40 <HAL_ADC_Init>
 8001a0e:	4603      	mov	r3, r0
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d001      	beq.n	8001a18 <MX_ADC1_Init+0x88>
  {
    Error_Handler();
 8001a14:	f000 fb72 	bl	80020fc <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001a18:	4b0e      	ldr	r3, [pc, #56]	; (8001a54 <MX_ADC1_Init+0xc4>)
 8001a1a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001a1c:	2306      	movs	r3, #6
 8001a1e:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001a20:	2300      	movs	r3, #0
 8001a22:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_DIFFERENTIAL_ENDED;
 8001a24:	4b0c      	ldr	r3, [pc, #48]	; (8001a58 <MX_ADC1_Init+0xc8>)
 8001a26:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001a28:	2304      	movs	r3, #4
 8001a2a:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001a2c:	2300      	movs	r3, #0
 8001a2e:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001a30:	463b      	mov	r3, r7
 8001a32:	4619      	mov	r1, r3
 8001a34:	4805      	ldr	r0, [pc, #20]	; (8001a4c <MX_ADC1_Init+0xbc>)
 8001a36:	f001 fa3d 	bl	8002eb4 <HAL_ADC_ConfigChannel>
 8001a3a:	4603      	mov	r3, r0
 8001a3c:	2b00      	cmp	r3, #0
 8001a3e:	d001      	beq.n	8001a44 <MX_ADC1_Init+0xb4>
  {
    Error_Handler();
 8001a40:	f000 fb5c 	bl	80020fc <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001a44:	bf00      	nop
 8001a46:	3718      	adds	r7, #24
 8001a48:	46bd      	mov	sp, r7
 8001a4a:	bd80      	pop	{r7, pc}
 8001a4c:	20000228 	.word	0x20000228
 8001a50:	50040000 	.word	0x50040000
 8001a54:	04300002 	.word	0x04300002
 8001a58:	407f0000 	.word	0x407f0000

08001a5c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001a60:	4b22      	ldr	r3, [pc, #136]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a62:	4a23      	ldr	r2, [pc, #140]	; (8001af0 <MX_USART2_UART_Init+0x94>)
 8001a64:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001a66:	4b21      	ldr	r3, [pc, #132]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a68:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001a6c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001a6e:	4b1f      	ldr	r3, [pc, #124]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a70:	2200      	movs	r2, #0
 8001a72:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001a74:	4b1d      	ldr	r3, [pc, #116]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a76:	2200      	movs	r2, #0
 8001a78:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001a7a:	4b1c      	ldr	r3, [pc, #112]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a7c:	2200      	movs	r2, #0
 8001a7e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001a80:	4b1a      	ldr	r3, [pc, #104]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a82:	220c      	movs	r2, #12
 8001a84:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001a86:	4b19      	ldr	r3, [pc, #100]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001a8c:	4b17      	ldr	r3, [pc, #92]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001a92:	4b16      	ldr	r3, [pc, #88]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8001a98:	4b14      	ldr	r3, [pc, #80]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001a9a:	2200      	movs	r2, #0
 8001a9c:	625a      	str	r2, [r3, #36]	; 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001a9e:	4b13      	ldr	r3, [pc, #76]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001aa4:	4811      	ldr	r0, [pc, #68]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001aa6:	f005 fb41 	bl	800712c <HAL_UART_Init>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	2b00      	cmp	r3, #0
 8001aae:	d001      	beq.n	8001ab4 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8001ab0:	f000 fb24 	bl	80020fc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ab4:	2100      	movs	r1, #0
 8001ab6:	480d      	ldr	r0, [pc, #52]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001ab8:	f006 f895 	bl	8007be6 <HAL_UARTEx_SetTxFifoThreshold>
 8001abc:	4603      	mov	r3, r0
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d001      	beq.n	8001ac6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8001ac2:	f000 fb1b 	bl	80020fc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8001ac6:	2100      	movs	r1, #0
 8001ac8:	4808      	ldr	r0, [pc, #32]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001aca:	f006 f8ca 	bl	8007c62 <HAL_UARTEx_SetRxFifoThreshold>
 8001ace:	4603      	mov	r3, r0
 8001ad0:	2b00      	cmp	r3, #0
 8001ad2:	d001      	beq.n	8001ad8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8001ad4:	f000 fb12 	bl	80020fc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8001ad8:	4804      	ldr	r0, [pc, #16]	; (8001aec <MX_USART2_UART_Init+0x90>)
 8001ada:	f006 f84b 	bl	8007b74 <HAL_UARTEx_DisableFifoMode>
 8001ade:	4603      	mov	r3, r0
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d001      	beq.n	8001ae8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8001ae4:	f000 fb0a 	bl	80020fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001ae8:	bf00      	nop
 8001aea:	bd80      	pop	{r7, pc}
 8001aec:	200007a0 	.word	0x200007a0
 8001af0:	40004400 	.word	0x40004400

08001af4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001afa:	4b16      	ldr	r3, [pc, #88]	; (8001b54 <MX_DMA_Init+0x60>)
 8001afc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001afe:	4a15      	ldr	r2, [pc, #84]	; (8001b54 <MX_DMA_Init+0x60>)
 8001b00:	f043 0304 	orr.w	r3, r3, #4
 8001b04:	6493      	str	r3, [r2, #72]	; 0x48
 8001b06:	4b13      	ldr	r3, [pc, #76]	; (8001b54 <MX_DMA_Init+0x60>)
 8001b08:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b0a:	f003 0304 	and.w	r3, r3, #4
 8001b0e:	607b      	str	r3, [r7, #4]
 8001b10:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001b12:	4b10      	ldr	r3, [pc, #64]	; (8001b54 <MX_DMA_Init+0x60>)
 8001b14:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b16:	4a0f      	ldr	r2, [pc, #60]	; (8001b54 <MX_DMA_Init+0x60>)
 8001b18:	f043 0301 	orr.w	r3, r3, #1
 8001b1c:	6493      	str	r3, [r2, #72]	; 0x48
 8001b1e:	4b0d      	ldr	r3, [pc, #52]	; (8001b54 <MX_DMA_Init+0x60>)
 8001b20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001b22:	f003 0301 	and.w	r3, r3, #1
 8001b26:	603b      	str	r3, [r7, #0]
 8001b28:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001b2a:	2200      	movs	r2, #0
 8001b2c:	2100      	movs	r1, #0
 8001b2e:	200b      	movs	r0, #11
 8001b30:	f002 f88f 	bl	8003c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001b34:	200b      	movs	r0, #11
 8001b36:	f002 f8a8 	bl	8003c8a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	2100      	movs	r1, #0
 8001b3e:	200c      	movs	r0, #12
 8001b40:	f002 f887 	bl	8003c52 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001b44:	200c      	movs	r0, #12
 8001b46:	f002 f8a0 	bl	8003c8a <HAL_NVIC_EnableIRQ>

}
 8001b4a:	bf00      	nop
 8001b4c:	3708      	adds	r7, #8
 8001b4e:	46bd      	mov	sp, r7
 8001b50:	bd80      	pop	{r7, pc}
 8001b52:	bf00      	nop
 8001b54:	40021000 	.word	0x40021000

08001b58 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b08e      	sub	sp, #56	; 0x38
 8001b5c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b5e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001b62:	2200      	movs	r2, #0
 8001b64:	601a      	str	r2, [r3, #0]
 8001b66:	605a      	str	r2, [r3, #4]
 8001b68:	609a      	str	r2, [r3, #8]
 8001b6a:	60da      	str	r2, [r3, #12]
 8001b6c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001b6e:	4bb5      	ldr	r3, [pc, #724]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001b70:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b72:	4ab4      	ldr	r2, [pc, #720]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001b74:	f043 0310 	orr.w	r3, r3, #16
 8001b78:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b7a:	4bb2      	ldr	r3, [pc, #712]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001b7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b7e:	f003 0310 	and.w	r3, r3, #16
 8001b82:	623b      	str	r3, [r7, #32]
 8001b84:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b86:	4baf      	ldr	r3, [pc, #700]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001b88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b8a:	4aae      	ldr	r2, [pc, #696]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001b8c:	f043 0302 	orr.w	r3, r3, #2
 8001b90:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001b92:	4bac      	ldr	r3, [pc, #688]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001b96:	f003 0302 	and.w	r3, r3, #2
 8001b9a:	61fb      	str	r3, [r7, #28]
 8001b9c:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b9e:	4ba9      	ldr	r3, [pc, #676]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001ba0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001ba2:	4aa8      	ldr	r2, [pc, #672]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001ba4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001ba8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001baa:	4ba6      	ldr	r3, [pc, #664]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001bb2:	61bb      	str	r3, [r7, #24]
 8001bb4:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001bb6:	4ba3      	ldr	r3, [pc, #652]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bb8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bba:	4aa2      	ldr	r2, [pc, #648]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bbc:	f043 0304 	orr.w	r3, r3, #4
 8001bc0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bc2:	4ba0      	ldr	r3, [pc, #640]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bc4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bc6:	f003 0304 	and.w	r3, r3, #4
 8001bca:	617b      	str	r3, [r7, #20]
 8001bcc:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001bce:	4b9d      	ldr	r3, [pc, #628]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bd0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bd2:	4a9c      	ldr	r2, [pc, #624]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bd4:	f043 0301 	orr.w	r3, r3, #1
 8001bd8:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bda:	4b9a      	ldr	r3, [pc, #616]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bdc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bde:	f003 0301 	and.w	r3, r3, #1
 8001be2:	613b      	str	r3, [r7, #16]
 8001be4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001be6:	4b97      	ldr	r3, [pc, #604]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001be8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bea:	4a96      	ldr	r2, [pc, #600]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bec:	f043 0308 	orr.w	r3, r3, #8
 8001bf0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001bf2:	4b94      	ldr	r3, [pc, #592]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001bf4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001bf6:	f003 0308 	and.w	r3, r3, #8
 8001bfa:	60fb      	str	r3, [r7, #12]
 8001bfc:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8001bfe:	4b91      	ldr	r3, [pc, #580]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001c00:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c02:	4a90      	ldr	r2, [pc, #576]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001c04:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8001c08:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c0a:	4b8e      	ldr	r3, [pc, #568]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001c0c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001c12:	60bb      	str	r3, [r7, #8]
 8001c14:	68bb      	ldr	r3, [r7, #8]
  HAL_PWREx_EnableVddIO2();
 8001c16:	f003 fe3f 	bl	8005898 <HAL_PWREx_EnableVddIO2>
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001c1a:	4b8a      	ldr	r3, [pc, #552]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001c1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c1e:	4a89      	ldr	r2, [pc, #548]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001c20:	f043 0320 	orr.w	r3, r3, #32
 8001c24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001c26:	4b87      	ldr	r3, [pc, #540]	; (8001e44 <MX_GPIO_Init+0x2ec>)
 8001c28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001c2a:	f003 0320 	and.w	r3, r3, #32
 8001c2e:	607b      	str	r3, [r7, #4]
 8001c30:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15|BLE_RST_Pin, GPIO_PIN_RESET);
 8001c32:	2200      	movs	r2, #0
 8001c34:	f44f 4101 	mov.w	r1, #33024	; 0x8100
 8001c38:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001c3c:	f002 fca0 	bl	8004580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, LED1_Pin|DCDC_2_EN_Pin, GPIO_PIN_RESET);
 8001c40:	2200      	movs	r2, #0
 8001c42:	f242 0102 	movw	r1, #8194	; 0x2002
 8001c46:	4880      	ldr	r0, [pc, #512]	; (8001e48 <MX_GPIO_Init+0x2f0>)
 8001c48:	f002 fc9a 	bl	8004580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LED2_Pin|WIFI_WAKEUP_Pin|CS_DH_Pin|EX_RESET_Pin, GPIO_PIN_RESET);
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	f648 0181 	movw	r1, #34945	; 0x8881
 8001c52:	487e      	ldr	r0, [pc, #504]	; (8001e4c <MX_GPIO_Init+0x2f4>)
 8001c54:	f002 fc94 	bl	8004580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|BLE_SPI_CS_Pin
 8001c58:	2200      	movs	r2, #0
 8001c5a:	f241 6121 	movw	r1, #5665	; 0x1621
 8001c5e:	487c      	ldr	r0, [pc, #496]	; (8001e50 <MX_GPIO_Init+0x2f8>)
 8001c60:	f002 fc8e 	bl	8004580 <HAL_GPIO_WritePin>
                          |SEL1_2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WIFI_RST_GPIO_Port, WIFI_RST_Pin, GPIO_PIN_RESET);
 8001c64:	2200      	movs	r2, #0
 8001c66:	2140      	movs	r1, #64	; 0x40
 8001c68:	487a      	ldr	r0, [pc, #488]	; (8001e54 <MX_GPIO_Init+0x2fc>)
 8001c6a:	f002 fc89 	bl	8004580 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, CS_WIFI_Pin|C_EN_Pin|CS_ADWB_Pin|STSAFE_RESET_Pin
 8001c6e:	2200      	movs	r2, #0
 8001c70:	f247 5128 	movw	r1, #29992	; 0x7528
 8001c74:	4878      	ldr	r0, [pc, #480]	; (8001e58 <MX_GPIO_Init+0x300>)
 8001c76:	f002 fc83 	bl	8004580 <HAL_GPIO_WritePin>
                          |WIFI_BOOT0_Pin|CS_DHC_Pin|SEL3_4_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_MOSI_p2_Pin|PB11_Pin, GPIO_PIN_RESET);
 8001c7a:	2200      	movs	r2, #0
 8001c7c:	f44f 4108 	mov.w	r1, #34816	; 0x8800
 8001c80:	4876      	ldr	r0, [pc, #472]	; (8001e5c <MX_GPIO_Init+0x304>)
 8001c82:	f002 fc7d 	bl	8004580 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : BOOT0_PE0_Pin BLE_TEST8_Pin */
  GPIO_InitStruct.Pin = BOOT0_PE0_Pin|BLE_TEST8_Pin;
 8001c86:	f240 4301 	movw	r3, #1025	; 0x401
 8001c8a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001c8c:	2300      	movs	r3, #0
 8001c8e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c90:	2300      	movs	r3, #0
 8001c92:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001c94:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001c98:	4619      	mov	r1, r3
 8001c9a:	486b      	ldr	r0, [pc, #428]	; (8001e48 <MX_GPIO_Init+0x2f0>)
 8001c9c:	f002 fade 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : PB9_Pin PB8_Pin PB14_Pin CHRGB0_Pin */
  GPIO_InitStruct.Pin = PB9_Pin|PB8_Pin|PB14_Pin|CHRGB0_Pin;
 8001ca0:	f244 3301 	movw	r3, #17153	; 0x4301
 8001ca4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001caa:	2300      	movs	r3, #0
 8001cac:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cae:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cb2:	4619      	mov	r1, r3
 8001cb4:	4869      	ldr	r0, [pc, #420]	; (8001e5c <MX_GPIO_Init+0x304>)
 8001cb6:	f002 fad1 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT0_PE0H3_Pin */
  GPIO_InitStruct.Pin = BOOT0_PE0H3_Pin;
 8001cba:	2308      	movs	r3, #8
 8001cbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001cbe:	2300      	movs	r3, #0
 8001cc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cc2:	2300      	movs	r3, #0
 8001cc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BOOT0_PE0H3_GPIO_Port, &GPIO_InitStruct);
 8001cc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cca:	4619      	mov	r1, r3
 8001ccc:	4864      	ldr	r0, [pc, #400]	; (8001e60 <MX_GPIO_Init+0x308>)
 8001cce:	f002 fac5 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI3_MISO_Pin SPI3_MOSI_Pin SPI3_CLK_Pin */
  GPIO_InitStruct.Pin = SPI3_MISO_Pin|SPI3_MOSI_Pin|SPI3_CLK_Pin;
 8001cd2:	2338      	movs	r3, #56	; 0x38
 8001cd4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cd6:	2302      	movs	r3, #2
 8001cd8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001cde:	2303      	movs	r3, #3
 8001ce0:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8001ce2:	2306      	movs	r3, #6
 8001ce4:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ce6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001cea:	4619      	mov	r1, r3
 8001cec:	485b      	ldr	r0, [pc, #364]	; (8001e5c <MX_GPIO_Init+0x304>)
 8001cee:	f002 fab5 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SDMMC_D3_Pin SDMMC_D2_Pin SDMMC_D1_Pin SDMMC_CK_Pin
                           SDMMC_D0_Pin */
  GPIO_InitStruct.Pin = SDMMC_D3_Pin|SDMMC_D2_Pin|SDMMC_D1_Pin|SDMMC_CK_Pin
 8001cf2:	f44f 53f8 	mov.w	r3, #7936	; 0x1f00
 8001cf6:	627b      	str	r3, [r7, #36]	; 0x24
                          |SDMMC_D0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001cf8:	2302      	movs	r3, #2
 8001cfa:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d00:	2303      	movs	r3, #3
 8001d02:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001d04:	230c      	movs	r3, #12
 8001d06:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001d08:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d0c:	4619      	mov	r1, r3
 8001d0e:	4851      	ldr	r0, [pc, #324]	; (8001e54 <MX_GPIO_Init+0x2fc>)
 8001d10:	f002 faa4 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : BLE_TEST9_Pin WIFI_DRDY_Pin INT1_DHC_Pin INT_STT_Pin
                           INT1_ADWB_Pin */
  GPIO_InitStruct.Pin = BLE_TEST9_Pin|WIFI_DRDY_Pin|INT1_DHC_Pin|INT_STT_Pin
 8001d14:	f64c 1308 	movw	r3, #51464	; 0xc908
 8001d18:	627b      	str	r3, [r7, #36]	; 0x24
                          |INT1_ADWB_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001d1a:	4b52      	ldr	r3, [pc, #328]	; (8001e64 <MX_GPIO_Init+0x30c>)
 8001d1c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d1e:	2300      	movs	r3, #0
 8001d20:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d22:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d26:	4619      	mov	r1, r3
 8001d28:	4847      	ldr	r0, [pc, #284]	; (8001e48 <MX_GPIO_Init+0x2f0>)
 8001d2a:	f002 fa97 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CLK_Pin */
  GPIO_InitStruct.Pin = SPI2_CLK_Pin;
 8001d2e:	2302      	movs	r3, #2
 8001d30:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d32:	2302      	movs	r3, #2
 8001d34:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d36:	2300      	movs	r3, #0
 8001d38:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d3a:	2303      	movs	r3, #3
 8001d3c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001d3e:	2305      	movs	r3, #5
 8001d40:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SPI2_CLK_GPIO_Port, &GPIO_InitStruct);
 8001d42:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d46:	4619      	mov	r1, r3
 8001d48:	4840      	ldr	r0, [pc, #256]	; (8001e4c <MX_GPIO_Init+0x2f4>)
 8001d4a:	f002 fa87 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA15 BLE_RST_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_15|BLE_RST_Pin;
 8001d4e:	f44f 4301 	mov.w	r3, #33024	; 0x8100
 8001d52:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d54:	2301      	movs	r3, #1
 8001d56:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d58:	2300      	movs	r3, #0
 8001d5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d5c:	2300      	movs	r3, #0
 8001d5e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d60:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d64:	4619      	mov	r1, r3
 8001d66:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d6a:	f002 fa77 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SAI1_SCK_A_Pin SAI1_MCLK_A_Pin SAI1_FS_A_DFSDM_D3_Pin SAI1_SD_A_Pin
                           SAI1_SD_B_Pin */
  GPIO_InitStruct.Pin = SAI1_SCK_A_Pin|SAI1_MCLK_A_Pin|SAI1_FS_A_DFSDM_D3_Pin|SAI1_SD_A_Pin
 8001d6e:	23f4      	movs	r3, #244	; 0xf4
 8001d70:	627b      	str	r3, [r7, #36]	; 0x24
                          |SAI1_SD_B_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d72:	2302      	movs	r3, #2
 8001d74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d76:	2300      	movs	r3, #0
 8001d78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF13_SAI1;
 8001d7e:	230d      	movs	r3, #13
 8001d80:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001d82:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001d86:	4619      	mov	r1, r3
 8001d88:	482f      	ldr	r0, [pc, #188]	; (8001e48 <MX_GPIO_Init+0x2f0>)
 8001d8a:	f002 fa67 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED1_Pin DCDC_2_EN_Pin */
  GPIO_InitStruct.Pin = LED1_Pin|DCDC_2_EN_Pin;
 8001d8e:	f242 0302 	movw	r3, #8194	; 0x2002
 8001d92:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001d94:	2301      	movs	r3, #1
 8001d96:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001d9c:	2300      	movs	r3, #0
 8001d9e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001da0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001da4:	4619      	mov	r1, r3
 8001da6:	4828      	ldr	r0, [pc, #160]	; (8001e48 <MX_GPIO_Init+0x2f0>)
 8001da8:	f002 fa58 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : LED2_Pin WIFI_WAKEUP_Pin CS_DH_Pin EX_RESET_Pin */
  GPIO_InitStruct.Pin = LED2_Pin|WIFI_WAKEUP_Pin|CS_DH_Pin|EX_RESET_Pin;
 8001dac:	f648 0381 	movw	r3, #34945	; 0x8881
 8001db0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001db2:	2301      	movs	r3, #1
 8001db4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001db6:	2300      	movs	r3, #0
 8001db8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001dbe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	4821      	ldr	r0, [pc, #132]	; (8001e4c <MX_GPIO_Init+0x2f4>)
 8001dc6:	f002 fa49 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA10_Pin PA9_Pin PA0_Pin DAC1_OUT1_Pin
                           PA1_Pin */
  GPIO_InitStruct.Pin = PA10_Pin|PA9_Pin|PA0_Pin|DAC1_OUT1_Pin
 8001dca:	f240 6313 	movw	r3, #1555	; 0x613
 8001dce:	627b      	str	r3, [r7, #36]	; 0x24
                          |PA1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dd0:	2303      	movs	r3, #3
 8001dd2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001dd4:	2300      	movs	r3, #0
 8001dd6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dd8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ddc:	4619      	mov	r1, r3
 8001dde:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001de2:	f002 fa3b 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN5_Pin DFSDM1_D7_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN5_Pin|DFSDM1_D7_Pin;
 8001de6:	f44f 6388 	mov.w	r3, #1088	; 0x440
 8001dea:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001dec:	2302      	movs	r3, #2
 8001dee:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001df0:	2302      	movs	r3, #2
 8001df2:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001df4:	2303      	movs	r3, #3
 8001df6:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8001df8:	2306      	movs	r3, #6
 8001dfa:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001dfc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e00:	4619      	mov	r1, r3
 8001e02:	4816      	ldr	r0, [pc, #88]	; (8001e5c <MX_GPIO_Init+0x304>)
 8001e04:	f002 fa2a 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : PG12 PG10 PG9 BLE_SPI_CS_Pin
                           SEL1_2_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_10|GPIO_PIN_9|BLE_SPI_CS_Pin
 8001e08:	f241 6321 	movw	r3, #5665	; 0x1621
 8001e0c:	627b      	str	r3, [r7, #36]	; 0x24
                          |SEL1_2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e0e:	2301      	movs	r3, #1
 8001e10:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e12:	2300      	movs	r3, #0
 8001e14:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e16:	2300      	movs	r3, #0
 8001e18:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001e1a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e1e:	4619      	mov	r1, r3
 8001e20:	480b      	ldr	r0, [pc, #44]	; (8001e50 <MX_GPIO_Init+0x2f8>)
 8001e22:	f002 fa1b 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : SDMMC_CMD_Pin */
  GPIO_InitStruct.Pin = SDMMC_CMD_Pin;
 8001e26:	2304      	movs	r3, #4
 8001e28:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e32:	2303      	movs	r3, #3
 8001e34:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF12_SDMMC1;
 8001e36:	230c      	movs	r3, #12
 8001e38:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SDMMC_CMD_GPIO_Port, &GPIO_InitStruct);
 8001e3a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e3e:	4619      	mov	r1, r3
 8001e40:	e012      	b.n	8001e68 <MX_GPIO_Init+0x310>
 8001e42:	bf00      	nop
 8001e44:	40021000 	.word	0x40021000
 8001e48:	48001000 	.word	0x48001000
 8001e4c:	48000c00 	.word	0x48000c00
 8001e50:	48001800 	.word	0x48001800
 8001e54:	48000800 	.word	0x48000800
 8001e58:	48001400 	.word	0x48001400
 8001e5c:	48000400 	.word	0x48000400
 8001e60:	48001c00 	.word	0x48001c00
 8001e64:	10110000 	.word	0x10110000
 8001e68:	4890      	ldr	r0, [pc, #576]	; (80020ac <MX_GPIO_Init+0x554>)
 8001e6a:	f002 f9f7 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : WIFI_RST_Pin */
  GPIO_InitStruct.Pin = WIFI_RST_Pin;
 8001e6e:	2340      	movs	r3, #64	; 0x40
 8001e70:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e72:	2301      	movs	r3, #1
 8001e74:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e76:	2300      	movs	r3, #0
 8001e78:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e7a:	2300      	movs	r3, #0
 8001e7c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(WIFI_RST_GPIO_Port, &GPIO_InitStruct);
 8001e7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001e82:	4619      	mov	r1, r3
 8001e84:	488a      	ldr	r0, [pc, #552]	; (80020b0 <MX_GPIO_Init+0x558>)
 8001e86:	f002 f9e9 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C2_SMBA_Pin I2C2_SDA_Pin I2C2_SDAF0_Pin */
  GPIO_InitStruct.Pin = I2C2_SMBA_Pin|I2C2_SDA_Pin|I2C2_SDAF0_Pin;
 8001e8a:	2307      	movs	r3, #7
 8001e8c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e8e:	2312      	movs	r3, #18
 8001e90:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001e92:	2301      	movs	r3, #1
 8001e94:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001e96:	2303      	movs	r3, #3
 8001e98:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001e9a:	2304      	movs	r3, #4
 8001e9c:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001e9e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ea2:	4619      	mov	r1, r3
 8001ea4:	4883      	ldr	r0, [pc, #524]	; (80020b4 <MX_GPIO_Init+0x55c>)
 8001ea6:	f002 f9d9 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : CS_WIFI_Pin C_EN_Pin CS_ADWB_Pin STSAFE_RESET_Pin
                           WIFI_BOOT0_Pin CS_DHC_Pin SEL3_4_Pin */
  GPIO_InitStruct.Pin = CS_WIFI_Pin|C_EN_Pin|CS_ADWB_Pin|STSAFE_RESET_Pin
 8001eaa:	f247 5328 	movw	r3, #29992	; 0x7528
 8001eae:	627b      	str	r3, [r7, #36]	; 0x24
                          |WIFI_BOOT0_Pin|CS_DHC_Pin|SEL3_4_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001eb0:	2301      	movs	r3, #1
 8001eb2:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eb4:	2300      	movs	r3, #0
 8001eb6:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001ebc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ec0:	4619      	mov	r1, r3
 8001ec2:	487c      	ldr	r0, [pc, #496]	; (80020b4 <MX_GPIO_Init+0x55c>)
 8001ec4:	f002 f9ca 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C3_SDA_Pin I2C3_SCL_Pin */
  GPIO_InitStruct.Pin = I2C3_SDA_Pin|I2C3_SCL_Pin;
 8001ec8:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001ecc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001ece:	2312      	movs	r3, #18
 8001ed0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ed6:	2303      	movs	r3, #3
 8001ed8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8001eda:	2304      	movs	r3, #4
 8001edc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001ede:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001ee2:	4619      	mov	r1, r3
 8001ee4:	4874      	ldr	r0, [pc, #464]	; (80020b8 <MX_GPIO_Init+0x560>)
 8001ee6:	f002 f9b9 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : SW_SEL_Pin */
  GPIO_InitStruct.Pin = SW_SEL_Pin;
 8001eea:	2340      	movs	r3, #64	; 0x40
 8001eec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001eee:	2302      	movs	r3, #2
 8001ef0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001ef6:	2302      	movs	r3, #2
 8001ef8:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 8001efa:	2302      	movs	r3, #2
 8001efc:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(SW_SEL_GPIO_Port, &GPIO_InitStruct);
 8001efe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f02:	4619      	mov	r1, r3
 8001f04:	486b      	ldr	r0, [pc, #428]	; (80020b4 <MX_GPIO_Init+0x55c>)
 8001f06:	f002 f9a9 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_DHC_Pin PGOOD_Pin INT_M_Pin */
  GPIO_InitStruct.Pin = INT2_DHC_Pin|PGOOD_Pin|INT_M_Pin;
 8001f0a:	f44f 7324 	mov.w	r3, #656	; 0x290
 8001f0e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f10:	4b6a      	ldr	r3, [pc, #424]	; (80020bc <MX_GPIO_Init+0x564>)
 8001f12:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f14:	2300      	movs	r3, #0
 8001f16:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001f18:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f1c:	4619      	mov	r1, r3
 8001f1e:	4865      	ldr	r0, [pc, #404]	; (80020b4 <MX_GPIO_Init+0x55c>)
 8001f20:	f002 f99c 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_MISO_Pin SPI1_MOSI_Pin SPI1_CLK_Pin */
  GPIO_InitStruct.Pin = SPI1_MISO_Pin|SPI1_MOSI_Pin|SPI1_CLK_Pin;
 8001f24:	231c      	movs	r3, #28
 8001f26:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f2c:	2300      	movs	r3, #0
 8001f2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f30:	2303      	movs	r3, #3
 8001f32:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8001f34:	2305      	movs	r3, #5
 8001f36:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f38:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f3c:	4619      	mov	r1, r3
 8001f3e:	485e      	ldr	r0, [pc, #376]	; (80020b8 <MX_GPIO_Init+0x560>)
 8001f40:	f002 f98c 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_HTS_Pin BLE_INT_Pin */
  GPIO_InitStruct.Pin = INT_HTS_Pin|BLE_INT_Pin;
 8001f44:	2342      	movs	r3, #66	; 0x42
 8001f46:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001f48:	4b5c      	ldr	r3, [pc, #368]	; (80020bc <MX_GPIO_Init+0x564>)
 8001f4a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8001f50:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f54:	4619      	mov	r1, r3
 8001f56:	4858      	ldr	r0, [pc, #352]	; (80020b8 <MX_GPIO_Init+0x560>)
 8001f58:	f002 f980 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : I2C4_SCL_Pin I2C4_SDA_Pin */
  GPIO_InitStruct.Pin = I2C4_SCL_Pin|I2C4_SDA_Pin;
 8001f5c:	f44f 5340 	mov.w	r3, #12288	; 0x3000
 8001f60:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001f62:	2312      	movs	r3, #18
 8001f64:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001f66:	2301      	movs	r3, #1
 8001f68:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f6a:	2303      	movs	r3, #3
 8001f6c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C4;
 8001f6e:	2304      	movs	r3, #4
 8001f70:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001f72:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f76:	4619      	mov	r1, r3
 8001f78:	484c      	ldr	r0, [pc, #304]	; (80020ac <MX_GPIO_Init+0x554>)
 8001f7a:	f002 f96f 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MISO_Pin SPI2_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI2_MISO_Pin|SPI2_MOSI_Pin;
 8001f7e:	230c      	movs	r3, #12
 8001f80:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f82:	2302      	movs	r3, #2
 8001f84:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f86:	2300      	movs	r3, #0
 8001f88:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001f8a:	2303      	movs	r3, #3
 8001f8c:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001f8e:	2305      	movs	r3, #5
 8001f90:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f92:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001f96:	4619      	mov	r1, r3
 8001f98:	4845      	ldr	r0, [pc, #276]	; (80020b0 <MX_GPIO_Init+0x558>)
 8001f9a:	f002 f95f 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT2_ADWB_Pin SD_DETECT_Pin */
  GPIO_InitStruct.Pin = INT2_ADWB_Pin|SD_DETECT_Pin;
 8001f9e:	f241 0304 	movw	r3, #4100	; 0x1004
 8001fa2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fa4:	2300      	movs	r3, #0
 8001fa6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fa8:	2300      	movs	r3, #0
 8001faa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001fac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fb0:	4619      	mov	r1, r3
 8001fb2:	4843      	ldr	r0, [pc, #268]	; (80020c0 <MX_GPIO_Init+0x568>)
 8001fb4:	f002 f952 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : CHRG_Pin */
  GPIO_InitStruct.Pin = CHRG_Pin;
 8001fb8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001fbc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001fbe:	2300      	movs	r3, #0
 8001fc0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CHRG_GPIO_Port, &GPIO_InitStruct);
 8001fc6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fca:	4619      	mov	r1, r3
 8001fcc:	4839      	ldr	r0, [pc, #228]	; (80020b4 <MX_GPIO_Init+0x55c>)
 8001fce:	f002 f945 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_PWR_Pin */
  GPIO_InitStruct.Pin = BUTTON_PWR_Pin;
 8001fd2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001fd6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fd8:	4b38      	ldr	r3, [pc, #224]	; (80020bc <MX_GPIO_Init+0x564>)
 8001fda:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fdc:	2300      	movs	r3, #0
 8001fde:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(BUTTON_PWR_GPIO_Port, &GPIO_InitStruct);
 8001fe0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001fe4:	4619      	mov	r1, r3
 8001fe6:	4831      	ldr	r0, [pc, #196]	; (80020ac <MX_GPIO_Init+0x554>)
 8001fe8:	f002 f938 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RX_Pin USART3_TX_Pin */
  GPIO_InitStruct.Pin = USART3_RX_Pin|USART3_TX_Pin;
 8001fec:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001ff0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ff2:	2302      	movs	r3, #2
 8001ff4:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ffa:	2303      	movs	r3, #3
 8001ffc:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8001ffe:	2307      	movs	r3, #7
 8002000:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002002:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002006:	4619      	mov	r1, r3
 8002008:	4828      	ldr	r0, [pc, #160]	; (80020ac <MX_GPIO_Init+0x554>)
 800200a:	f002 f927 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : USART3_RTS_Pin USART3_CTS_Pin */
  GPIO_InitStruct.Pin = USART3_RTS_Pin|USART3_CTS_Pin;
 800200e:	f242 0302 	movw	r3, #8194	; 0x2002
 8002012:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002014:	2302      	movs	r3, #2
 8002016:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002018:	2300      	movs	r3, #0
 800201a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800201c:	2303      	movs	r3, #3
 800201e:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002020:	2307      	movs	r3, #7
 8002022:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002024:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002028:	4619      	mov	r1, r3
 800202a:	4825      	ldr	r0, [pc, #148]	; (80020c0 <MX_GPIO_Init+0x568>)
 800202c:	f002 f916 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_CKOUT_Pin;
 8002030:	f44f 7300 	mov.w	r3, #512	; 0x200
 8002034:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002036:	2302      	movs	r3, #2
 8002038:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 800203a:	2302      	movs	r3, #2
 800203c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800203e:	2303      	movs	r3, #3
 8002040:	633b      	str	r3, [r7, #48]	; 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 8002042:	2306      	movs	r3, #6
 8002044:	637b      	str	r3, [r7, #52]	; 0x34
  HAL_GPIO_Init(DFSDM1_CKOUT_GPIO_Port, &GPIO_InitStruct);
 8002046:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800204a:	4619      	mov	r1, r3
 800204c:	481d      	ldr	r0, [pc, #116]	; (80020c4 <MX_GPIO_Init+0x56c>)
 800204e:	f002 f905 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_MOSI_p2_Pin PB11_Pin */
  GPIO_InitStruct.Pin = SPI2_MOSI_p2_Pin|PB11_Pin;
 8002052:	f44f 4308 	mov.w	r3, #34816	; 0x8800
 8002056:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002058:	2301      	movs	r3, #1
 800205a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205c:	2300      	movs	r3, #0
 800205e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002060:	2300      	movs	r3, #0
 8002062:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002064:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002068:	4619      	mov	r1, r3
 800206a:	4815      	ldr	r0, [pc, #84]	; (80020c0 <MX_GPIO_Init+0x568>)
 800206c:	f002 f8f6 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : INT2_DH_Pin */
  GPIO_InitStruct.Pin = INT2_DH_Pin;
 8002070:	2304      	movs	r3, #4
 8002072:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002074:	4b11      	ldr	r3, [pc, #68]	; (80020bc <MX_GPIO_Init+0x564>)
 8002076:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002078:	2300      	movs	r3, #0
 800207a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(INT2_DH_GPIO_Port, &GPIO_InitStruct);
 800207c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002080:	4619      	mov	r1, r3
 8002082:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002086:	f002 f8e9 	bl	800425c <HAL_GPIO_Init>

  /*Configure GPIO pin : PE12_Pin */
  GPIO_InitStruct.Pin = PE12_Pin;
 800208a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800208e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002090:	2303      	movs	r3, #3
 8002092:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002094:	2300      	movs	r3, #0
 8002096:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PE12_GPIO_Port, &GPIO_InitStruct);
 8002098:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800209c:	4619      	mov	r1, r3
 800209e:	4809      	ldr	r0, [pc, #36]	; (80020c4 <MX_GPIO_Init+0x56c>)
 80020a0:	f002 f8dc 	bl	800425c <HAL_GPIO_Init>

}
 80020a4:	bf00      	nop
 80020a6:	3738      	adds	r7, #56	; 0x38
 80020a8:	46bd      	mov	sp, r7
 80020aa:	bd80      	pop	{r7, pc}
 80020ac:	48000c00 	.word	0x48000c00
 80020b0:	48000800 	.word	0x48000800
 80020b4:	48001400 	.word	0x48001400
 80020b8:	48001800 	.word	0x48001800
 80020bc:	10110000 	.word	0x10110000
 80020c0:	48000400 	.word	0x48000400
 80020c4:	48001000 	.word	0x48001000

080020c8 <HAL_ADC_ConvHalfCpltCallback>:
/* USER CODE BEGIN 4 */
void DMATransferComplete(DMA_HandleTypeDef *hdma) {

}
//Called when first half of buffer is filled
void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc){
 80020c8:	b480      	push	{r7}
 80020ca:	b083      	sub	sp, #12
 80020cc:	af00      	add	r7, sp, #0
 80020ce:	6078      	str	r0, [r7, #4]

}
 80020d0:	bf00      	nop
 80020d2:	370c      	adds	r7, #12
 80020d4:	46bd      	mov	sp, r7
 80020d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020da:	4770      	bx	lr

080020dc <HAL_ADC_ConvCpltCallback>:

//Called when buffer is completely filled
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 80020dc:	b480      	push	{r7}
 80020de:	b083      	sub	sp, #12
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	6078      	str	r0, [r7, #4]
	// Toggle LD2
	//HAL_GPIO_TogglePin(GPIOE, LED1_Pin);
	completo = 1;
 80020e4:	4b04      	ldr	r3, [pc, #16]	; (80020f8 <HAL_ADC_ConvCpltCallback+0x1c>)
 80020e6:	2201      	movs	r2, #1
 80020e8:	701a      	strb	r2, [r3, #0]
}
 80020ea:	bf00      	nop
 80020ec:	370c      	adds	r7, #12
 80020ee:	46bd      	mov	sp, r7
 80020f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f4:	4770      	bx	lr
 80020f6:	bf00      	nop
 80020f8:	20000214 	.word	0x20000214

080020fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80020fc:	b480      	push	{r7}
 80020fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002100:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002102:	e7fe      	b.n	8002102 <Error_Handler+0x6>

08002104 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002104:	b480      	push	{r7}
 8002106:	b083      	sub	sp, #12
 8002108:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800210a:	4b0f      	ldr	r3, [pc, #60]	; (8002148 <HAL_MspInit+0x44>)
 800210c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800210e:	4a0e      	ldr	r2, [pc, #56]	; (8002148 <HAL_MspInit+0x44>)
 8002110:	f043 0301 	orr.w	r3, r3, #1
 8002114:	6613      	str	r3, [r2, #96]	; 0x60
 8002116:	4b0c      	ldr	r3, [pc, #48]	; (8002148 <HAL_MspInit+0x44>)
 8002118:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800211a:	f003 0301 	and.w	r3, r3, #1
 800211e:	607b      	str	r3, [r7, #4]
 8002120:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002122:	4b09      	ldr	r3, [pc, #36]	; (8002148 <HAL_MspInit+0x44>)
 8002124:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002126:	4a08      	ldr	r2, [pc, #32]	; (8002148 <HAL_MspInit+0x44>)
 8002128:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800212c:	6593      	str	r3, [r2, #88]	; 0x58
 800212e:	4b06      	ldr	r3, [pc, #24]	; (8002148 <HAL_MspInit+0x44>)
 8002130:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002132:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002136:	603b      	str	r3, [r7, #0]
 8002138:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800213a:	bf00      	nop
 800213c:	370c      	adds	r7, #12
 800213e:	46bd      	mov	sp, r7
 8002140:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002144:	4770      	bx	lr
 8002146:	bf00      	nop
 8002148:	40021000 	.word	0x40021000

0800214c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800214c:	b580      	push	{r7, lr}
 800214e:	b08a      	sub	sp, #40	; 0x28
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002154:	f107 0314 	add.w	r3, r7, #20
 8002158:	2200      	movs	r2, #0
 800215a:	601a      	str	r2, [r3, #0]
 800215c:	605a      	str	r2, [r3, #4]
 800215e:	609a      	str	r2, [r3, #8]
 8002160:	60da      	str	r2, [r3, #12]
 8002162:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	4a2a      	ldr	r2, [pc, #168]	; (8002214 <HAL_ADC_MspInit+0xc8>)
 800216a:	4293      	cmp	r3, r2
 800216c:	d14e      	bne.n	800220c <HAL_ADC_MspInit+0xc0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800216e:	4b2a      	ldr	r3, [pc, #168]	; (8002218 <HAL_ADC_MspInit+0xcc>)
 8002170:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002172:	4a29      	ldr	r2, [pc, #164]	; (8002218 <HAL_ADC_MspInit+0xcc>)
 8002174:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8002178:	64d3      	str	r3, [r2, #76]	; 0x4c
 800217a:	4b27      	ldr	r3, [pc, #156]	; (8002218 <HAL_ADC_MspInit+0xcc>)
 800217c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800217e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002182:	613b      	str	r3, [r7, #16]
 8002184:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002186:	4b24      	ldr	r3, [pc, #144]	; (8002218 <HAL_ADC_MspInit+0xcc>)
 8002188:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800218a:	4a23      	ldr	r2, [pc, #140]	; (8002218 <HAL_ADC_MspInit+0xcc>)
 800218c:	f043 0304 	orr.w	r3, r3, #4
 8002190:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002192:	4b21      	ldr	r3, [pc, #132]	; (8002218 <HAL_ADC_MspInit+0xcc>)
 8002194:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002196:	f003 0304 	and.w	r3, r3, #4
 800219a:	60fb      	str	r3, [r7, #12]
 800219c:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN1
    PC1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = ADC1_IN1_Pin|ADC1_IN2_Pin;
 800219e:	2303      	movs	r3, #3
 80021a0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80021a2:	230b      	movs	r3, #11
 80021a4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021a6:	2300      	movs	r3, #0
 80021a8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021aa:	f107 0314 	add.w	r3, r7, #20
 80021ae:	4619      	mov	r1, r3
 80021b0:	481a      	ldr	r0, [pc, #104]	; (800221c <HAL_ADC_MspInit+0xd0>)
 80021b2:	f002 f853 	bl	800425c <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 80021b6:	4b1a      	ldr	r3, [pc, #104]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021b8:	4a1a      	ldr	r2, [pc, #104]	; (8002224 <HAL_ADC_MspInit+0xd8>)
 80021ba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80021bc:	4b18      	ldr	r3, [pc, #96]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021be:	2205      	movs	r2, #5
 80021c0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80021c2:	4b17      	ldr	r3, [pc, #92]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021c4:	2200      	movs	r2, #0
 80021c6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80021c8:	4b15      	ldr	r3, [pc, #84]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021ca:	2200      	movs	r2, #0
 80021cc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80021ce:	4b14      	ldr	r3, [pc, #80]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021d0:	2280      	movs	r2, #128	; 0x80
 80021d2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80021d4:	4b12      	ldr	r3, [pc, #72]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021d6:	f44f 7280 	mov.w	r2, #256	; 0x100
 80021da:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80021dc:	4b10      	ldr	r3, [pc, #64]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021de:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80021e2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80021e4:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021e6:	2220      	movs	r2, #32
 80021e8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80021ea:	4b0d      	ldr	r3, [pc, #52]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021ec:	2200      	movs	r2, #0
 80021ee:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80021f0:	480b      	ldr	r0, [pc, #44]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 80021f2:	f001 fd65 	bl	8003cc0 <HAL_DMA_Init>
 80021f6:	4603      	mov	r3, r0
 80021f8:	2b00      	cmp	r3, #0
 80021fa:	d001      	beq.n	8002200 <HAL_ADC_MspInit+0xb4>
    {
      Error_Handler();
 80021fc:	f7ff ff7e 	bl	80020fc <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	4a07      	ldr	r2, [pc, #28]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 8002204:	651a      	str	r2, [r3, #80]	; 0x50
 8002206:	4a06      	ldr	r2, [pc, #24]	; (8002220 <HAL_ADC_MspInit+0xd4>)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 800220c:	bf00      	nop
 800220e:	3728      	adds	r7, #40	; 0x28
 8002210:	46bd      	mov	sp, r7
 8002212:	bd80      	pop	{r7, pc}
 8002214:	50040000 	.word	0x50040000
 8002218:	40021000 	.word	0x40021000
 800221c:	48000800 	.word	0x48000800
 8002220:	200002f0 	.word	0x200002f0
 8002224:	40020008 	.word	0x40020008

08002228 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b08a      	sub	sp, #40	; 0x28
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002230:	f107 0314 	add.w	r3, r7, #20
 8002234:	2200      	movs	r2, #0
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	605a      	str	r2, [r3, #4]
 800223a:	609a      	str	r2, [r3, #8]
 800223c:	60da      	str	r2, [r3, #12]
 800223e:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	4a2b      	ldr	r2, [pc, #172]	; (80022f4 <HAL_UART_MspInit+0xcc>)
 8002246:	4293      	cmp	r3, r2
 8002248:	d150      	bne.n	80022ec <HAL_UART_MspInit+0xc4>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800224a:	4b2b      	ldr	r3, [pc, #172]	; (80022f8 <HAL_UART_MspInit+0xd0>)
 800224c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800224e:	4a2a      	ldr	r2, [pc, #168]	; (80022f8 <HAL_UART_MspInit+0xd0>)
 8002250:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002254:	6593      	str	r3, [r2, #88]	; 0x58
 8002256:	4b28      	ldr	r3, [pc, #160]	; (80022f8 <HAL_UART_MspInit+0xd0>)
 8002258:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800225a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002262:	4b25      	ldr	r3, [pc, #148]	; (80022f8 <HAL_UART_MspInit+0xd0>)
 8002264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002266:	4a24      	ldr	r2, [pc, #144]	; (80022f8 <HAL_UART_MspInit+0xd0>)
 8002268:	f043 0308 	orr.w	r3, r3, #8
 800226c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800226e:	4b22      	ldr	r3, [pc, #136]	; (80022f8 <HAL_UART_MspInit+0xd0>)
 8002270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002272:	f003 0308 	and.w	r3, r3, #8
 8002276:	60fb      	str	r3, [r7, #12]
 8002278:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PD6     ------> USART2_RX
    PD4     ------> USART2_RTS
    PD5     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = USART2_RX_Pin|USART2_RTS_Pin|USART2_TX_Pin;
 800227a:	2370      	movs	r3, #112	; 0x70
 800227c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800227e:	2302      	movs	r3, #2
 8002280:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002282:	2300      	movs	r3, #0
 8002284:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002286:	2303      	movs	r3, #3
 8002288:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800228a:	2307      	movs	r3, #7
 800228c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800228e:	f107 0314 	add.w	r3, r7, #20
 8002292:	4619      	mov	r1, r3
 8002294:	4819      	ldr	r0, [pc, #100]	; (80022fc <HAL_UART_MspInit+0xd4>)
 8002296:	f001 ffe1 	bl	800425c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel2;
 800229a:	4b19      	ldr	r3, [pc, #100]	; (8002300 <HAL_UART_MspInit+0xd8>)
 800229c:	4a19      	ldr	r2, [pc, #100]	; (8002304 <HAL_UART_MspInit+0xdc>)
 800229e:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 80022a0:	4b17      	ldr	r3, [pc, #92]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022a2:	221b      	movs	r2, #27
 80022a4:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80022a6:	4b16      	ldr	r3, [pc, #88]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022a8:	2210      	movs	r2, #16
 80022aa:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80022ac:	4b14      	ldr	r3, [pc, #80]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 80022b2:	4b13      	ldr	r3, [pc, #76]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022b4:	2280      	movs	r2, #128	; 0x80
 80022b6:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80022b8:	4b11      	ldr	r3, [pc, #68]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022ba:	2200      	movs	r2, #0
 80022bc:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80022be:	4b10      	ldr	r3, [pc, #64]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022c0:	2200      	movs	r2, #0
 80022c2:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 80022c4:	4b0e      	ldr	r3, [pc, #56]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022c6:	2200      	movs	r2, #0
 80022c8:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 80022ca:	4b0d      	ldr	r3, [pc, #52]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022cc:	2200      	movs	r2, #0
 80022ce:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80022d0:	480b      	ldr	r0, [pc, #44]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022d2:	f001 fcf5 	bl	8003cc0 <HAL_DMA_Init>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_UART_MspInit+0xb8>
    {
      Error_Handler();
 80022dc:	f7ff ff0e 	bl	80020fc <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	4a07      	ldr	r2, [pc, #28]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022e4:	675a      	str	r2, [r3, #116]	; 0x74
 80022e6:	4a06      	ldr	r2, [pc, #24]	; (8002300 <HAL_UART_MspInit+0xd8>)
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80022ec:	bf00      	nop
 80022ee:	3728      	adds	r7, #40	; 0x28
 80022f0:	46bd      	mov	sp, r7
 80022f2:	bd80      	pop	{r7, pc}
 80022f4:	40004400 	.word	0x40004400
 80022f8:	40021000 	.word	0x40021000
 80022fc:	48000c00 	.word	0x48000c00
 8002300:	20000290 	.word	0x20000290
 8002304:	4002001c 	.word	0x4002001c

08002308 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002308:	b480      	push	{r7}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800230c:	e7fe      	b.n	800230c <NMI_Handler+0x4>

0800230e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800230e:	b480      	push	{r7}
 8002310:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002312:	e7fe      	b.n	8002312 <HardFault_Handler+0x4>

08002314 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002314:	b480      	push	{r7}
 8002316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002318:	e7fe      	b.n	8002318 <MemManage_Handler+0x4>

0800231a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800231a:	b480      	push	{r7}
 800231c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800231e:	e7fe      	b.n	800231e <BusFault_Handler+0x4>

08002320 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002320:	b480      	push	{r7}
 8002322:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002324:	e7fe      	b.n	8002324 <UsageFault_Handler+0x4>

08002326 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002326:	b480      	push	{r7}
 8002328:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800232a:	bf00      	nop
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002334:	b480      	push	{r7}
 8002336:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002338:	bf00      	nop
 800233a:	46bd      	mov	sp, r7
 800233c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002340:	4770      	bx	lr

08002342 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002342:	b480      	push	{r7}
 8002344:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002346:	bf00      	nop
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr

08002350 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002350:	b580      	push	{r7, lr}
 8002352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002354:	f000 f90a 	bl	800256c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002358:	bf00      	nop
 800235a:	bd80      	pop	{r7, pc}

0800235c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002360:	4802      	ldr	r0, [pc, #8]	; (800236c <DMA1_Channel1_IRQHandler+0x10>)
 8002362:	f001 fe2c 	bl	8003fbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8002366:	bf00      	nop
 8002368:	bd80      	pop	{r7, pc}
 800236a:	bf00      	nop
 800236c:	200002f0 	.word	0x200002f0

08002370 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002374:	4802      	ldr	r0, [pc, #8]	; (8002380 <DMA1_Channel2_IRQHandler+0x10>)
 8002376:	f001 fe22 	bl	8003fbe <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 800237a:	bf00      	nop
 800237c:	bd80      	pop	{r7, pc}
 800237e:	bf00      	nop
 8002380:	20000290 	.word	0x20000290

08002384 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB OTG FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8002388:	4802      	ldr	r0, [pc, #8]	; (8002394 <OTG_FS_IRQHandler+0x10>)
 800238a:	f002 fa64 	bl	8004856 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800238e:	bf00      	nop
 8002390:	bd80      	pop	{r7, pc}
 8002392:	bf00      	nop
 8002394:	20001d00 	.word	0x20001d00

08002398 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b086      	sub	sp, #24
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80023a0:	4a14      	ldr	r2, [pc, #80]	; (80023f4 <_sbrk+0x5c>)
 80023a2:	4b15      	ldr	r3, [pc, #84]	; (80023f8 <_sbrk+0x60>)
 80023a4:	1ad3      	subs	r3, r2, r3
 80023a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80023a8:	697b      	ldr	r3, [r7, #20]
 80023aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80023ac:	4b13      	ldr	r3, [pc, #76]	; (80023fc <_sbrk+0x64>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d102      	bne.n	80023ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80023b4:	4b11      	ldr	r3, [pc, #68]	; (80023fc <_sbrk+0x64>)
 80023b6:	4a12      	ldr	r2, [pc, #72]	; (8002400 <_sbrk+0x68>)
 80023b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80023ba:	4b10      	ldr	r3, [pc, #64]	; (80023fc <_sbrk+0x64>)
 80023bc:	681a      	ldr	r2, [r3, #0]
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	4413      	add	r3, r2
 80023c2:	693a      	ldr	r2, [r7, #16]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	d207      	bcs.n	80023d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80023c8:	f00a fa30 	bl	800c82c <__errno>
 80023cc:	4602      	mov	r2, r0
 80023ce:	230c      	movs	r3, #12
 80023d0:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 80023d2:	f04f 33ff 	mov.w	r3, #4294967295
 80023d6:	e009      	b.n	80023ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80023d8:	4b08      	ldr	r3, [pc, #32]	; (80023fc <_sbrk+0x64>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80023de:	4b07      	ldr	r3, [pc, #28]	; (80023fc <_sbrk+0x64>)
 80023e0:	681a      	ldr	r2, [r3, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	4413      	add	r3, r2
 80023e6:	4a05      	ldr	r2, [pc, #20]	; (80023fc <_sbrk+0x64>)
 80023e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80023ea:	68fb      	ldr	r3, [r7, #12]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3718      	adds	r7, #24
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	200a0000 	.word	0x200a0000
 80023f8:	00000400 	.word	0x00000400
 80023fc:	20000218 	.word	0x20000218
 8002400:	20002110 	.word	0x20002110

08002404 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002408:	4b17      	ldr	r3, [pc, #92]	; (8002468 <SystemInit+0x64>)
 800240a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800240e:	4a16      	ldr	r2, [pc, #88]	; (8002468 <SystemInit+0x64>)
 8002410:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002414:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8002418:	4b14      	ldr	r3, [pc, #80]	; (800246c <SystemInit+0x68>)
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	4a13      	ldr	r2, [pc, #76]	; (800246c <SystemInit+0x68>)
 800241e:	f043 0301 	orr.w	r3, r3, #1
 8002422:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8002424:	4b11      	ldr	r3, [pc, #68]	; (800246c <SystemInit+0x68>)
 8002426:	2200      	movs	r2, #0
 8002428:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800242a:	4b10      	ldr	r3, [pc, #64]	; (800246c <SystemInit+0x68>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	4a0f      	ldr	r2, [pc, #60]	; (800246c <SystemInit+0x68>)
 8002430:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8002434:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8002438:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800243a:	4b0c      	ldr	r3, [pc, #48]	; (800246c <SystemInit+0x68>)
 800243c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8002440:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8002442:	4b0a      	ldr	r3, [pc, #40]	; (800246c <SystemInit+0x68>)
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a09      	ldr	r2, [pc, #36]	; (800246c <SystemInit+0x68>)
 8002448:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800244c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800244e:	4b07      	ldr	r3, [pc, #28]	; (800246c <SystemInit+0x68>)
 8002450:	2200      	movs	r2, #0
 8002452:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8002454:	4b04      	ldr	r3, [pc, #16]	; (8002468 <SystemInit+0x64>)
 8002456:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800245a:	609a      	str	r2, [r3, #8]
#endif
}
 800245c:	bf00      	nop
 800245e:	46bd      	mov	sp, r7
 8002460:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002464:	4770      	bx	lr
 8002466:	bf00      	nop
 8002468:	e000ed00 	.word	0xe000ed00
 800246c:	40021000 	.word	0x40021000

08002470 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002470:	f8df d034 	ldr.w	sp, [pc, #52]	; 80024a8 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8002474:	f7ff ffc6 	bl	8002404 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8002478:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800247a:	e003      	b.n	8002484 <LoopCopyDataInit>

0800247c <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 800247c:	4b0b      	ldr	r3, [pc, #44]	; (80024ac <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800247e:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8002480:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8002482:	3104      	adds	r1, #4

08002484 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8002484:	480a      	ldr	r0, [pc, #40]	; (80024b0 <LoopForever+0xa>)
	ldr	r3, =_edata
 8002486:	4b0b      	ldr	r3, [pc, #44]	; (80024b4 <LoopForever+0xe>)
	adds	r2, r0, r1
 8002488:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800248a:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 800248c:	d3f6      	bcc.n	800247c <CopyDataInit>
	ldr	r2, =_sbss
 800248e:	4a0a      	ldr	r2, [pc, #40]	; (80024b8 <LoopForever+0x12>)
	b	LoopFillZerobss
 8002490:	e002      	b.n	8002498 <LoopFillZerobss>

08002492 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8002492:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8002494:	f842 3b04 	str.w	r3, [r2], #4

08002498 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8002498:	4b08      	ldr	r3, [pc, #32]	; (80024bc <LoopForever+0x16>)
	cmp	r2, r3
 800249a:	429a      	cmp	r2, r3
	bcc	FillZerobss
 800249c:	d3f9      	bcc.n	8002492 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800249e:	f00a f9cb 	bl	800c838 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80024a2:	f7ff f8f5 	bl	8001690 <main>

080024a6 <LoopForever>:

LoopForever:
    b LoopForever
 80024a6:	e7fe      	b.n	80024a6 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80024a8:	200a0000 	.word	0x200a0000
	ldr	r3, =_sidata
 80024ac:	08021320 	.word	0x08021320
	ldr	r0, =_sdata
 80024b0:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80024b4:	200001f8 	.word	0x200001f8
	ldr	r2, =_sbss
 80024b8:	200001f8 	.word	0x200001f8
	ldr	r3, = _ebss
 80024bc:	2000210c 	.word	0x2000210c

080024c0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80024c0:	e7fe      	b.n	80024c0 <ADC1_IRQHandler>

080024c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80024c8:	2300      	movs	r3, #0
 80024ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024cc:	2003      	movs	r0, #3
 80024ce:	f001 fbb5 	bl	8003c3c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80024d2:	2000      	movs	r0, #0
 80024d4:	f000 f80e 	bl	80024f4 <HAL_InitTick>
 80024d8:	4603      	mov	r3, r0
 80024da:	2b00      	cmp	r3, #0
 80024dc:	d002      	beq.n	80024e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80024de:	2301      	movs	r3, #1
 80024e0:	71fb      	strb	r3, [r7, #7]
 80024e2:	e001      	b.n	80024e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80024e4:	f7ff fe0e 	bl	8002104 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80024e8:	79fb      	ldrb	r3, [r7, #7]
}
 80024ea:	4618      	mov	r0, r3
 80024ec:	3708      	adds	r7, #8
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bd80      	pop	{r7, pc}
	...

080024f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f4:	b580      	push	{r7, lr}
 80024f6:	b084      	sub	sp, #16
 80024f8:	af00      	add	r7, sp, #0
 80024fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80024fc:	2300      	movs	r3, #0
 80024fe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8002500:	4b17      	ldr	r3, [pc, #92]	; (8002560 <HAL_InitTick+0x6c>)
 8002502:	781b      	ldrb	r3, [r3, #0]
 8002504:	2b00      	cmp	r3, #0
 8002506:	d023      	beq.n	8002550 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8002508:	4b16      	ldr	r3, [pc, #88]	; (8002564 <HAL_InitTick+0x70>)
 800250a:	681a      	ldr	r2, [r3, #0]
 800250c:	4b14      	ldr	r3, [pc, #80]	; (8002560 <HAL_InitTick+0x6c>)
 800250e:	781b      	ldrb	r3, [r3, #0]
 8002510:	4619      	mov	r1, r3
 8002512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002516:	fbb3 f3f1 	udiv	r3, r3, r1
 800251a:	fbb2 f3f3 	udiv	r3, r2, r3
 800251e:	4618      	mov	r0, r3
 8002520:	f001 fbc1 	bl	8003ca6 <HAL_SYSTICK_Config>
 8002524:	4603      	mov	r3, r0
 8002526:	2b00      	cmp	r3, #0
 8002528:	d10f      	bne.n	800254a <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	2b0f      	cmp	r3, #15
 800252e:	d809      	bhi.n	8002544 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002530:	2200      	movs	r2, #0
 8002532:	6879      	ldr	r1, [r7, #4]
 8002534:	f04f 30ff 	mov.w	r0, #4294967295
 8002538:	f001 fb8b 	bl	8003c52 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800253c:	4a0a      	ldr	r2, [pc, #40]	; (8002568 <HAL_InitTick+0x74>)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6013      	str	r3, [r2, #0]
 8002542:	e007      	b.n	8002554 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8002544:	2301      	movs	r3, #1
 8002546:	73fb      	strb	r3, [r7, #15]
 8002548:	e004      	b.n	8002554 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	73fb      	strb	r3, [r7, #15]
 800254e:	e001      	b.n	8002554 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8002550:	2301      	movs	r3, #1
 8002552:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8002554:	7bfb      	ldrb	r3, [r7, #15]
}
 8002556:	4618      	mov	r0, r3
 8002558:	3710      	adds	r7, #16
 800255a:	46bd      	mov	sp, r7
 800255c:	bd80      	pop	{r7, pc}
 800255e:	bf00      	nop
 8002560:	20000008 	.word	0x20000008
 8002564:	20000000 	.word	0x20000000
 8002568:	20000004 	.word	0x20000004

0800256c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800256c:	b480      	push	{r7}
 800256e:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002570:	4b06      	ldr	r3, [pc, #24]	; (800258c <HAL_IncTick+0x20>)
 8002572:	781b      	ldrb	r3, [r3, #0]
 8002574:	461a      	mov	r2, r3
 8002576:	4b06      	ldr	r3, [pc, #24]	; (8002590 <HAL_IncTick+0x24>)
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	4413      	add	r3, r2
 800257c:	4a04      	ldr	r2, [pc, #16]	; (8002590 <HAL_IncTick+0x24>)
 800257e:	6013      	str	r3, [r2, #0]
}
 8002580:	bf00      	nop
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20000008 	.word	0x20000008
 8002590:	2000082c 	.word	0x2000082c

08002594 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002594:	b480      	push	{r7}
 8002596:	af00      	add	r7, sp, #0
  return uwTick;
 8002598:	4b03      	ldr	r3, [pc, #12]	; (80025a8 <HAL_GetTick+0x14>)
 800259a:	681b      	ldr	r3, [r3, #0]
}
 800259c:	4618      	mov	r0, r3
 800259e:	46bd      	mov	sp, r7
 80025a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025a4:	4770      	bx	lr
 80025a6:	bf00      	nop
 80025a8:	2000082c 	.word	0x2000082c

080025ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80025ac:	b580      	push	{r7, lr}
 80025ae:	b084      	sub	sp, #16
 80025b0:	af00      	add	r7, sp, #0
 80025b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80025b4:	f7ff ffee 	bl	8002594 <HAL_GetTick>
 80025b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80025ba:	687b      	ldr	r3, [r7, #4]
 80025bc:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025be:	68fb      	ldr	r3, [r7, #12]
 80025c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025c4:	d005      	beq.n	80025d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80025c6:	4b09      	ldr	r3, [pc, #36]	; (80025ec <HAL_Delay+0x40>)
 80025c8:	781b      	ldrb	r3, [r3, #0]
 80025ca:	461a      	mov	r2, r3
 80025cc:	68fb      	ldr	r3, [r7, #12]
 80025ce:	4413      	add	r3, r2
 80025d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80025d2:	bf00      	nop
 80025d4:	f7ff ffde 	bl	8002594 <HAL_GetTick>
 80025d8:	4602      	mov	r2, r0
 80025da:	68bb      	ldr	r3, [r7, #8]
 80025dc:	1ad3      	subs	r3, r2, r3
 80025de:	68fa      	ldr	r2, [r7, #12]
 80025e0:	429a      	cmp	r2, r3
 80025e2:	d8f7      	bhi.n	80025d4 <HAL_Delay+0x28>
  {
  }
}
 80025e4:	bf00      	nop
 80025e6:	3710      	adds	r7, #16
 80025e8:	46bd      	mov	sp, r7
 80025ea:	bd80      	pop	{r7, pc}
 80025ec:	20000008 	.word	0x20000008

080025f0 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80025f0:	b480      	push	{r7}
 80025f2:	b083      	sub	sp, #12
 80025f4:	af00      	add	r7, sp, #0
 80025f6:	6078      	str	r0, [r7, #4]
 80025f8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80025fa:	687b      	ldr	r3, [r7, #4]
 80025fc:	689b      	ldr	r3, [r3, #8]
 80025fe:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8002602:	683b      	ldr	r3, [r7, #0]
 8002604:	431a      	orrs	r2, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	609a      	str	r2, [r3, #8]
}
 800260a:	bf00      	nop
 800260c:	370c      	adds	r7, #12
 800260e:	46bd      	mov	sp, r7
 8002610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002614:	4770      	bx	lr

08002616 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002616:	b480      	push	{r7}
 8002618:	b083      	sub	sp, #12
 800261a:	af00      	add	r7, sp, #0
 800261c:	6078      	str	r0, [r7, #4]
 800261e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	689b      	ldr	r3, [r3, #8]
 8002624:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002628:	683b      	ldr	r3, [r7, #0]
 800262a:	431a      	orrs	r2, r3
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	609a      	str	r2, [r3, #8]
}
 8002630:	bf00      	nop
 8002632:	370c      	adds	r7, #12
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	689b      	ldr	r3, [r3, #8]
 8002648:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800264c:	4618      	mov	r0, r3
 800264e:	370c      	adds	r7, #12
 8002650:	46bd      	mov	sp, r7
 8002652:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002656:	4770      	bx	lr

08002658 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8002658:	b480      	push	{r7}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	60f8      	str	r0, [r7, #12]
 8002660:	60b9      	str	r1, [r7, #8]
 8002662:	607a      	str	r2, [r7, #4]
 8002664:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	3360      	adds	r3, #96	; 0x60
 800266a:	461a      	mov	r2, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	009b      	lsls	r3, r3, #2
 8002670:	4413      	add	r3, r2
 8002672:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8002674:	697b      	ldr	r3, [r7, #20]
 8002676:	681a      	ldr	r2, [r3, #0]
 8002678:	4b08      	ldr	r3, [pc, #32]	; (800269c <LL_ADC_SetOffset+0x44>)
 800267a:	4013      	ands	r3, r2
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8002682:	683a      	ldr	r2, [r7, #0]
 8002684:	430a      	orrs	r2, r1
 8002686:	4313      	orrs	r3, r2
 8002688:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 800268c:	697b      	ldr	r3, [r7, #20]
 800268e:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8002690:	bf00      	nop
 8002692:	371c      	adds	r7, #28
 8002694:	46bd      	mov	sp, r7
 8002696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800269a:	4770      	bx	lr
 800269c:	03fff000 	.word	0x03fff000

080026a0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b085      	sub	sp, #20
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	3360      	adds	r3, #96	; 0x60
 80026ae:	461a      	mov	r2, r3
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	009b      	lsls	r3, r3, #2
 80026b4:	4413      	add	r3, r2
 80026b6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	681b      	ldr	r3, [r3, #0]
 80026bc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 80026c0:	4618      	mov	r0, r3
 80026c2:	3714      	adds	r7, #20
 80026c4:	46bd      	mov	sp, r7
 80026c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ca:	4770      	bx	lr

080026cc <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b087      	sub	sp, #28
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	3360      	adds	r3, #96	; 0x60
 80026dc:	461a      	mov	r2, r3
 80026de:	68bb      	ldr	r3, [r7, #8]
 80026e0:	009b      	lsls	r3, r3, #2
 80026e2:	4413      	add	r3, r2
 80026e4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	681b      	ldr	r3, [r3, #0]
 80026ea:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	431a      	orrs	r2, r3
 80026f2:	697b      	ldr	r3, [r7, #20]
 80026f4:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80026f6:	bf00      	nop
 80026f8:	371c      	adds	r7, #28
 80026fa:	46bd      	mov	sp, r7
 80026fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002700:	4770      	bx	lr

08002702 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8002702:	b480      	push	{r7}
 8002704:	b083      	sub	sp, #12
 8002706:	af00      	add	r7, sp, #0
 8002708:	6078      	str	r0, [r7, #4]
 800270a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	695b      	ldr	r3, [r3, #20]
 8002710:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8002714:	683b      	ldr	r3, [r7, #0]
 8002716:	431a      	orrs	r2, r3
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	615a      	str	r2, [r3, #20]
}
 800271c:	bf00      	nop
 800271e:	370c      	adds	r7, #12
 8002720:	46bd      	mov	sp, r7
 8002722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002726:	4770      	bx	lr

08002728 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002728:	b480      	push	{r7}
 800272a:	b083      	sub	sp, #12
 800272c:	af00      	add	r7, sp, #0
 800272e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	68db      	ldr	r3, [r3, #12]
 8002734:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002738:	2b00      	cmp	r3, #0
 800273a:	d101      	bne.n	8002740 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800273c:	2301      	movs	r3, #1
 800273e:	e000      	b.n	8002742 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	370c      	adds	r7, #12
 8002746:	46bd      	mov	sp, r7
 8002748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800274c:	4770      	bx	lr

0800274e <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800274e:	b480      	push	{r7}
 8002750:	b087      	sub	sp, #28
 8002752:	af00      	add	r7, sp, #0
 8002754:	60f8      	str	r0, [r7, #12]
 8002756:	60b9      	str	r1, [r7, #8]
 8002758:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800275a:	68fb      	ldr	r3, [r7, #12]
 800275c:	3330      	adds	r3, #48	; 0x30
 800275e:	461a      	mov	r2, r3
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	0a1b      	lsrs	r3, r3, #8
 8002764:	009b      	lsls	r3, r3, #2
 8002766:	f003 030c 	and.w	r3, r3, #12
 800276a:	4413      	add	r3, r2
 800276c:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800276e:	697b      	ldr	r3, [r7, #20]
 8002770:	681a      	ldr	r2, [r3, #0]
 8002772:	68bb      	ldr	r3, [r7, #8]
 8002774:	f003 031f 	and.w	r3, r3, #31
 8002778:	211f      	movs	r1, #31
 800277a:	fa01 f303 	lsl.w	r3, r1, r3
 800277e:	43db      	mvns	r3, r3
 8002780:	401a      	ands	r2, r3
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	0e9b      	lsrs	r3, r3, #26
 8002786:	f003 011f 	and.w	r1, r3, #31
 800278a:	68bb      	ldr	r3, [r7, #8]
 800278c:	f003 031f 	and.w	r3, r3, #31
 8002790:	fa01 f303 	lsl.w	r3, r1, r3
 8002794:	431a      	orrs	r2, r3
 8002796:	697b      	ldr	r3, [r7, #20]
 8002798:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800279a:	bf00      	nop
 800279c:	371c      	adds	r7, #28
 800279e:	46bd      	mov	sp, r7
 80027a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027a4:	4770      	bx	lr

080027a6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80027a6:	b480      	push	{r7}
 80027a8:	b087      	sub	sp, #28
 80027aa:	af00      	add	r7, sp, #0
 80027ac:	60f8      	str	r0, [r7, #12]
 80027ae:	60b9      	str	r1, [r7, #8]
 80027b0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	3314      	adds	r3, #20
 80027b6:	461a      	mov	r2, r3
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	0e5b      	lsrs	r3, r3, #25
 80027bc:	009b      	lsls	r3, r3, #2
 80027be:	f003 0304 	and.w	r3, r3, #4
 80027c2:	4413      	add	r3, r2
 80027c4:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	681a      	ldr	r2, [r3, #0]
 80027ca:	68bb      	ldr	r3, [r7, #8]
 80027cc:	0d1b      	lsrs	r3, r3, #20
 80027ce:	f003 031f 	and.w	r3, r3, #31
 80027d2:	2107      	movs	r1, #7
 80027d4:	fa01 f303 	lsl.w	r3, r1, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	401a      	ands	r2, r3
 80027dc:	68bb      	ldr	r3, [r7, #8]
 80027de:	0d1b      	lsrs	r3, r3, #20
 80027e0:	f003 031f 	and.w	r3, r3, #31
 80027e4:	6879      	ldr	r1, [r7, #4]
 80027e6:	fa01 f303 	lsl.w	r3, r1, r3
 80027ea:	431a      	orrs	r2, r3
 80027ec:	697b      	ldr	r3, [r7, #20]
 80027ee:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80027f0:	bf00      	nop
 80027f2:	371c      	adds	r7, #28
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80027fc:	b480      	push	{r7}
 80027fe:	b085      	sub	sp, #20
 8002800:	af00      	add	r7, sp, #0
 8002802:	60f8      	str	r0, [r7, #12]
 8002804:	60b9      	str	r1, [r7, #8]
 8002806:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8002808:	68fb      	ldr	r3, [r7, #12]
 800280a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 800280e:	68bb      	ldr	r3, [r7, #8]
 8002810:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002814:	43db      	mvns	r3, r3
 8002816:	401a      	ands	r2, r3
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	f003 0318 	and.w	r3, r3, #24
 800281e:	4908      	ldr	r1, [pc, #32]	; (8002840 <LL_ADC_SetChannelSingleDiff+0x44>)
 8002820:	40d9      	lsrs	r1, r3
 8002822:	68bb      	ldr	r3, [r7, #8]
 8002824:	400b      	ands	r3, r1
 8002826:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800282a:	431a      	orrs	r2, r3
 800282c:	68fb      	ldr	r3, [r7, #12]
 800282e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8002832:	bf00      	nop
 8002834:	3714      	adds	r7, #20
 8002836:	46bd      	mov	sp, r7
 8002838:	f85d 7b04 	ldr.w	r7, [sp], #4
 800283c:	4770      	bx	lr
 800283e:	bf00      	nop
 8002840:	0007ffff 	.word	0x0007ffff

08002844 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8002844:	b480      	push	{r7}
 8002846:	b083      	sub	sp, #12
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	689b      	ldr	r3, [r3, #8]
 8002850:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8002854:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002858:	687a      	ldr	r2, [r7, #4]
 800285a:	6093      	str	r3, [r2, #8]
}
 800285c:	bf00      	nop
 800285e:	370c      	adds	r7, #12
 8002860:	46bd      	mov	sp, r7
 8002862:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002866:	4770      	bx	lr

08002868 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8002868:	b480      	push	{r7}
 800286a:	b083      	sub	sp, #12
 800286c:	af00      	add	r7, sp, #0
 800286e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	689b      	ldr	r3, [r3, #8]
 8002874:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8002878:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800287c:	d101      	bne.n	8002882 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800287e:	2301      	movs	r3, #1
 8002880:	e000      	b.n	8002884 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8002882:	2300      	movs	r3, #0
}
 8002884:	4618      	mov	r0, r3
 8002886:	370c      	adds	r7, #12
 8002888:	46bd      	mov	sp, r7
 800288a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800288e:	4770      	bx	lr

08002890 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8002890:	b480      	push	{r7}
 8002892:	b083      	sub	sp, #12
 8002894:	af00      	add	r7, sp, #0
 8002896:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	689b      	ldr	r3, [r3, #8]
 800289c:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80028a0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028a4:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80028ac:	bf00      	nop
 80028ae:	370c      	adds	r7, #12
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80028b8:	b480      	push	{r7}
 80028ba:	b083      	sub	sp, #12
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689b      	ldr	r3, [r3, #8]
 80028c4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80028c8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80028cc:	d101      	bne.n	80028d2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80028ce:	2301      	movs	r3, #1
 80028d0:	e000      	b.n	80028d4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80028d2:	2300      	movs	r3, #0
}
 80028d4:	4618      	mov	r0, r3
 80028d6:	370c      	adds	r7, #12
 80028d8:	46bd      	mov	sp, r7
 80028da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028de:	4770      	bx	lr

080028e0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80028e0:	b480      	push	{r7}
 80028e2:	b083      	sub	sp, #12
 80028e4:	af00      	add	r7, sp, #0
 80028e6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80028f0:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80028f4:	f043 0201 	orr.w	r2, r3, #1
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80028fc:	bf00      	nop
 80028fe:	370c      	adds	r7, #12
 8002900:	46bd      	mov	sp, r7
 8002902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002906:	4770      	bx	lr

08002908 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8002908:	b480      	push	{r7}
 800290a:	b083      	sub	sp, #12
 800290c:	af00      	add	r7, sp, #0
 800290e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002918:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800291c:	f043 0202 	orr.w	r2, r3, #2
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8002924:	bf00      	nop
 8002926:	370c      	adds	r7, #12
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr

08002930 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8002930:	b480      	push	{r7}
 8002932:	b083      	sub	sp, #12
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	689b      	ldr	r3, [r3, #8]
 800293c:	f003 0301 	and.w	r3, r3, #1
 8002940:	2b01      	cmp	r3, #1
 8002942:	d101      	bne.n	8002948 <LL_ADC_IsEnabled+0x18>
 8002944:	2301      	movs	r3, #1
 8002946:	e000      	b.n	800294a <LL_ADC_IsEnabled+0x1a>
 8002948:	2300      	movs	r3, #0
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	f003 0302 	and.w	r3, r3, #2
 8002966:	2b02      	cmp	r3, #2
 8002968:	d101      	bne.n	800296e <LL_ADC_IsDisableOngoing+0x18>
 800296a:	2301      	movs	r3, #1
 800296c:	e000      	b.n	8002970 <LL_ADC_IsDisableOngoing+0x1a>
 800296e:	2300      	movs	r3, #0
}
 8002970:	4618      	mov	r0, r3
 8002972:	370c      	adds	r7, #12
 8002974:	46bd      	mov	sp, r7
 8002976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800297a:	4770      	bx	lr

0800297c <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800297c:	b480      	push	{r7}
 800297e:	b083      	sub	sp, #12
 8002980:	af00      	add	r7, sp, #0
 8002982:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	689b      	ldr	r3, [r3, #8]
 8002988:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800298c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002990:	f043 0204 	orr.w	r2, r3, #4
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8002998:	bf00      	nop
 800299a:	370c      	adds	r7, #12
 800299c:	46bd      	mov	sp, r7
 800299e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a2:	4770      	bx	lr

080029a4 <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80029a4:	b480      	push	{r7}
 80029a6:	b083      	sub	sp, #12
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	689b      	ldr	r3, [r3, #8]
 80029b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80029b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80029b8:	f043 0210 	orr.w	r2, r3, #16
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80029c0:	bf00      	nop
 80029c2:	370c      	adds	r7, #12
 80029c4:	46bd      	mov	sp, r7
 80029c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029ca:	4770      	bx	lr

080029cc <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	689b      	ldr	r3, [r3, #8]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b04      	cmp	r3, #4
 80029de:	d101      	bne.n	80029e4 <LL_ADC_REG_IsConversionOngoing+0x18>
 80029e0:	2301      	movs	r3, #1
 80029e2:	e000      	b.n	80029e6 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80029e4:	2300      	movs	r3, #0
}
 80029e6:	4618      	mov	r0, r3
 80029e8:	370c      	adds	r7, #12
 80029ea:	46bd      	mov	sp, r7
 80029ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029f0:	4770      	bx	lr

080029f2 <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 80029f2:	b480      	push	{r7}
 80029f4:	b083      	sub	sp, #12
 80029f6:	af00      	add	r7, sp, #0
 80029f8:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	689b      	ldr	r3, [r3, #8]
 80029fe:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8002a02:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8002a06:	f043 0220 	orr.w	r2, r3, #32
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8002a0e:	bf00      	nop
 8002a10:	370c      	adds	r7, #12
 8002a12:	46bd      	mov	sp, r7
 8002a14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a18:	4770      	bx	lr

08002a1a <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8002a1a:	b480      	push	{r7}
 8002a1c:	b083      	sub	sp, #12
 8002a1e:	af00      	add	r7, sp, #0
 8002a20:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 0308 	and.w	r3, r3, #8
 8002a2a:	2b08      	cmp	r3, #8
 8002a2c:	d101      	bne.n	8002a32 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8002a2e:	2301      	movs	r3, #1
 8002a30:	e000      	b.n	8002a34 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	370c      	adds	r7, #12
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr

08002a40 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a40:	b580      	push	{r7, lr}
 8002a42:	b088      	sub	sp, #32
 8002a44:	af00      	add	r7, sp, #0
 8002a46:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002a48:	2300      	movs	r3, #0
 8002a4a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8002a4c:	2300      	movs	r3, #0
 8002a4e:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	2b00      	cmp	r3, #0
 8002a54:	d101      	bne.n	8002a5a <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 8002a56:	2301      	movs	r3, #1
 8002a58:	e12d      	b.n	8002cb6 <HAL_ADC_Init+0x276>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	691b      	ldr	r3, [r3, #16]
 8002a5e:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a64:	2b00      	cmp	r3, #0
 8002a66:	d109      	bne.n	8002a7c <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002a68:	6878      	ldr	r0, [r7, #4]
 8002a6a:	f7ff fb6f 	bl	800214c <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002a6e:	687b      	ldr	r3, [r7, #4]
 8002a70:	2200      	movs	r2, #0
 8002a72:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2200      	movs	r2, #0
 8002a78:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4618      	mov	r0, r3
 8002a82:	f7ff fef1 	bl	8002868 <LL_ADC_IsDeepPowerDownEnabled>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d004      	beq.n	8002a96 <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4618      	mov	r0, r3
 8002a92:	f7ff fed7 	bl	8002844 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	4618      	mov	r0, r3
 8002a9c:	f7ff ff0c 	bl	80028b8 <LL_ADC_IsInternalRegulatorEnabled>
 8002aa0:	4603      	mov	r3, r0
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d113      	bne.n	8002ace <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	4618      	mov	r0, r3
 8002aac:	f7ff fef0 	bl	8002890 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8002ab0:	4b83      	ldr	r3, [pc, #524]	; (8002cc0 <HAL_ADC_Init+0x280>)
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	099b      	lsrs	r3, r3, #6
 8002ab6:	4a83      	ldr	r2, [pc, #524]	; (8002cc4 <HAL_ADC_Init+0x284>)
 8002ab8:	fba2 2303 	umull	r2, r3, r2, r3
 8002abc:	099b      	lsrs	r3, r3, #6
 8002abe:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ac0:	e002      	b.n	8002ac8 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	3b01      	subs	r3, #1
 8002ac6:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8002ac8:	68bb      	ldr	r3, [r7, #8]
 8002aca:	2b00      	cmp	r3, #0
 8002acc:	d1f9      	bne.n	8002ac2 <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8002ace:	687b      	ldr	r3, [r7, #4]
 8002ad0:	681b      	ldr	r3, [r3, #0]
 8002ad2:	4618      	mov	r0, r3
 8002ad4:	f7ff fef0 	bl	80028b8 <LL_ADC_IsInternalRegulatorEnabled>
 8002ad8:	4603      	mov	r3, r0
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d10d      	bne.n	8002afa <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ae2:	f043 0210 	orr.w	r2, r3, #16
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002aee:	f043 0201 	orr.w	r2, r3, #1
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002afa:	687b      	ldr	r3, [r7, #4]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	4618      	mov	r0, r3
 8002b00:	f7ff ff64 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 8002b04:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b0a:	f003 0310 	and.w	r3, r3, #16
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	f040 80c8 	bne.w	8002ca4 <HAL_ADC_Init+0x264>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8002b14:	697b      	ldr	r3, [r7, #20]
 8002b16:	2b00      	cmp	r3, #0
 8002b18:	f040 80c4 	bne.w	8002ca4 <HAL_ADC_Init+0x264>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002b20:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8002b24:	f043 0202 	orr.w	r2, r3, #2
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	659a      	str	r2, [r3, #88]	; 0x58
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	4618      	mov	r0, r3
 8002b32:	f7ff fefd 	bl	8002930 <LL_ADC_IsEnabled>
 8002b36:	4603      	mov	r3, r0
 8002b38:	2b00      	cmp	r3, #0
 8002b3a:	d10b      	bne.n	8002b54 <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8002b3c:	4862      	ldr	r0, [pc, #392]	; (8002cc8 <HAL_ADC_Init+0x288>)
 8002b3e:	f7ff fef7 	bl	8002930 <LL_ADC_IsEnabled>
 8002b42:	4603      	mov	r3, r0
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d105      	bne.n	8002b54 <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	685b      	ldr	r3, [r3, #4]
 8002b4c:	4619      	mov	r1, r3
 8002b4e:	485f      	ldr	r0, [pc, #380]	; (8002ccc <HAL_ADC_Init+0x28c>)
 8002b50:	f7ff fd4e 	bl	80025f0 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	7e5b      	ldrb	r3, [r3, #25]
 8002b58:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b5e:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8002b64:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8002b6a:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b72:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8002b74:	4313      	orrs	r3, r2
 8002b76:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b7e:	2b01      	cmp	r3, #1
 8002b80:	d106      	bne.n	8002b90 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b86:	3b01      	subs	r3, #1
 8002b88:	045b      	lsls	r3, r3, #17
 8002b8a:	69ba      	ldr	r2, [r7, #24]
 8002b8c:	4313      	orrs	r3, r2
 8002b8e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b94:	2b00      	cmp	r3, #0
 8002b96:	d009      	beq.n	8002bac <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b9c:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ba4:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8002ba6:	69ba      	ldr	r2, [r7, #24]
 8002ba8:	4313      	orrs	r3, r2
 8002baa:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	68da      	ldr	r2, [r3, #12]
 8002bb2:	4b47      	ldr	r3, [pc, #284]	; (8002cd0 <HAL_ADC_Init+0x290>)
 8002bb4:	4013      	ands	r3, r2
 8002bb6:	687a      	ldr	r2, [r7, #4]
 8002bb8:	6812      	ldr	r2, [r2, #0]
 8002bba:	69b9      	ldr	r1, [r7, #24]
 8002bbc:	430b      	orrs	r3, r1
 8002bbe:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	4618      	mov	r0, r3
 8002bc6:	f7ff ff01 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 8002bca:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff22 	bl	8002a1a <LL_ADC_INJ_IsConversionOngoing>
 8002bd6:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	2b00      	cmp	r3, #0
 8002bdc:	d140      	bne.n	8002c60 <HAL_ADC_Init+0x220>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2b00      	cmp	r3, #0
 8002be2:	d13d      	bne.n	8002c60 <HAL_ADC_Init+0x220>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	7e1b      	ldrb	r3, [r3, #24]
 8002bec:	039b      	lsls	r3, r3, #14
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bee:	431a      	orrs	r2, r3
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8002bf6:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	68db      	ldr	r3, [r3, #12]
 8002c02:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8002c06:	f023 0306 	bic.w	r3, r3, #6
 8002c0a:	687a      	ldr	r2, [r7, #4]
 8002c0c:	6812      	ldr	r2, [r2, #0]
 8002c0e:	69b9      	ldr	r1, [r7, #24]
 8002c10:	430b      	orrs	r3, r1
 8002c12:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8002c1a:	2b01      	cmp	r3, #1
 8002c1c:	d118      	bne.n	8002c50 <HAL_ADC_Init+0x210>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	691b      	ldr	r3, [r3, #16]
 8002c24:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8002c28:	f023 0304 	bic.w	r3, r3, #4
 8002c2c:	687a      	ldr	r2, [r7, #4]
 8002c2e:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8002c30:	687a      	ldr	r2, [r7, #4]
 8002c32:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8002c34:	4311      	orrs	r1, r2
 8002c36:	687a      	ldr	r2, [r7, #4]
 8002c38:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8002c3a:	4311      	orrs	r1, r2
 8002c3c:	687a      	ldr	r2, [r7, #4]
 8002c3e:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8002c40:	430a      	orrs	r2, r1
 8002c42:	431a      	orrs	r2, r3
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	681b      	ldr	r3, [r3, #0]
 8002c48:	f042 0201 	orr.w	r2, r2, #1
 8002c4c:	611a      	str	r2, [r3, #16]
 8002c4e:	e007      	b.n	8002c60 <HAL_ADC_Init+0x220>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	691a      	ldr	r2, [r3, #16]
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f022 0201 	bic.w	r2, r2, #1
 8002c5e:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	691b      	ldr	r3, [r3, #16]
 8002c64:	2b01      	cmp	r3, #1
 8002c66:	d10c      	bne.n	8002c82 <HAL_ADC_Init+0x242>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	681b      	ldr	r3, [r3, #0]
 8002c6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c6e:	f023 010f 	bic.w	r1, r3, #15
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	69db      	ldr	r3, [r3, #28]
 8002c76:	1e5a      	subs	r2, r3, #1
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	430a      	orrs	r2, r1
 8002c7e:	631a      	str	r2, [r3, #48]	; 0x30
 8002c80:	e007      	b.n	8002c92 <HAL_ADC_Init+0x252>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	f022 020f 	bic.w	r2, r2, #15
 8002c90:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c96:	f023 0303 	bic.w	r3, r3, #3
 8002c9a:	f043 0201 	orr.w	r2, r3, #1
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	659a      	str	r2, [r3, #88]	; 0x58
 8002ca2:	e007      	b.n	8002cb4 <HAL_ADC_Init+0x274>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002ca8:	f043 0210 	orr.w	r2, r3, #16
 8002cac:	687b      	ldr	r3, [r7, #4]
 8002cae:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8002cb0:	2301      	movs	r3, #1
 8002cb2:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8002cb4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	3720      	adds	r7, #32
 8002cba:	46bd      	mov	sp, r7
 8002cbc:	bd80      	pop	{r7, pc}
 8002cbe:	bf00      	nop
 8002cc0:	20000000 	.word	0x20000000
 8002cc4:	053e2d63 	.word	0x053e2d63
 8002cc8:	50040000 	.word	0x50040000
 8002ccc:	50040300 	.word	0x50040300
 8002cd0:	fff0c007 	.word	0xfff0c007

08002cd4 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b086      	sub	sp, #24
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	60f8      	str	r0, [r7, #12]
 8002cdc:	60b9      	str	r1, [r7, #8]
 8002cde:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fe71 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 8002cea:	4603      	mov	r3, r0
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d167      	bne.n	8002dc0 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002cf6:	2b01      	cmp	r3, #1
 8002cf8:	d101      	bne.n	8002cfe <HAL_ADC_Start_DMA+0x2a>
 8002cfa:	2302      	movs	r3, #2
 8002cfc:	e063      	b.n	8002dc6 <HAL_ADC_Start_DMA+0xf2>
 8002cfe:	68fb      	ldr	r3, [r7, #12]
 8002d00:	2201      	movs	r2, #1
 8002d02:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8002d06:	68f8      	ldr	r0, [r7, #12]
 8002d08:	f000 fd82 	bl	8003810 <ADC_Enable>
 8002d0c:	4603      	mov	r3, r0
 8002d0e:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8002d10:	7dfb      	ldrb	r3, [r7, #23]
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d14f      	bne.n	8002db6 <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8002d16:	68fb      	ldr	r3, [r7, #12]
 8002d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d1a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8002d1e:	f023 0301 	bic.w	r3, r3, #1
 8002d22:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	659a      	str	r2, [r3, #88]	; 0x58
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d2e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d32:	2b00      	cmp	r3, #0
 8002d34:	d006      	beq.n	8002d44 <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3a:	f023 0206 	bic.w	r2, r3, #6
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	65da      	str	r2, [r3, #92]	; 0x5c
 8002d42:	e002      	b.n	8002d4a <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	2200      	movs	r2, #0
 8002d48:	65da      	str	r2, [r3, #92]	; 0x5c
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d4e:	4a20      	ldr	r2, [pc, #128]	; (8002dd0 <HAL_ADC_Start_DMA+0xfc>)
 8002d50:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d56:	4a1f      	ldr	r2, [pc, #124]	; (8002dd4 <HAL_ADC_Start_DMA+0x100>)
 8002d58:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002d5e:	4a1e      	ldr	r2, [pc, #120]	; (8002dd8 <HAL_ADC_Start_DMA+0x104>)
 8002d60:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	221c      	movs	r2, #28
 8002d68:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	685a      	ldr	r2, [r3, #4]
 8002d78:	68fb      	ldr	r3, [r7, #12]
 8002d7a:	681b      	ldr	r3, [r3, #0]
 8002d7c:	f042 0210 	orr.w	r2, r2, #16
 8002d80:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	68da      	ldr	r2, [r3, #12]
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f042 0201 	orr.w	r2, r2, #1
 8002d90:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	6d18      	ldr	r0, [r3, #80]	; 0x50
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	3340      	adds	r3, #64	; 0x40
 8002d9c:	4619      	mov	r1, r3
 8002d9e:	68ba      	ldr	r2, [r7, #8]
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f001 f835 	bl	8003e10 <HAL_DMA_Start_IT>
 8002da6:	4603      	mov	r3, r0
 8002da8:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8002daa:	68fb      	ldr	r3, [r7, #12]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	4618      	mov	r0, r3
 8002db0:	f7ff fde4 	bl	800297c <LL_ADC_REG_StartConversion>
 8002db4:	e006      	b.n	8002dc4 <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2200      	movs	r2, #0
 8002dba:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8002dbe:	e001      	b.n	8002dc4 <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8002dc0:	2302      	movs	r3, #2
 8002dc2:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8002dc4:	7dfb      	ldrb	r3, [r7, #23]
}
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	3718      	adds	r7, #24
 8002dca:	46bd      	mov	sp, r7
 8002dcc:	bd80      	pop	{r7, pc}
 8002dce:	bf00      	nop
 8002dd0:	08003975 	.word	0x08003975
 8002dd4:	08003a4d 	.word	0x08003a4d
 8002dd8:	08003a69 	.word	0x08003a69

08002ddc <HAL_ADC_Stop_DMA>:
  *         For multimode, the dedicated HAL_ADCEx_MultiModeStop_DMA() API must be used.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002ddc:	b580      	push	{r7, lr}
 8002dde:	b084      	sub	sp, #16
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002dea:	2b01      	cmp	r3, #1
 8002dec:	d101      	bne.n	8002df2 <HAL_ADC_Stop_DMA+0x16>
 8002dee:	2302      	movs	r3, #2
 8002df0:	e051      	b.n	8002e96 <HAL_ADC_Stop_DMA+0xba>
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2201      	movs	r2, #1
 8002df6:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential ADC group regular conversion on going */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8002dfa:	2103      	movs	r1, #3
 8002dfc:	6878      	ldr	r0, [r7, #4]
 8002dfe:	f000 fc53 	bl	80036a8 <ADC_ConversionStop>
 8002e02:	4603      	mov	r3, r0
 8002e04:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8002e06:	7bfb      	ldrb	r3, [r7, #15]
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d13f      	bne.n	8002e8c <HAL_ADC_Stop_DMA+0xb0>
  {
    /* Disable ADC DMA (ADC DMA configuration of continuous requests is kept) */
    CLEAR_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68da      	ldr	r2, [r3, #12]
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f022 0201 	bic.w	r2, r2, #1
 8002e1a:	60da      	str	r2, [r3, #12]

    /* Disable the DMA channel (in case of DMA in circular mode or stop       */
    /* while DMA transfer is on going)                                        */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e20:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002e24:	b2db      	uxtb	r3, r3
 8002e26:	2b02      	cmp	r3, #2
 8002e28:	d10f      	bne.n	8002e4a <HAL_ADC_Stop_DMA+0x6e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e2e:	4618      	mov	r0, r3
 8002e30:	f001 f869 	bl	8003f06 <HAL_DMA_Abort>
 8002e34:	4603      	mov	r3, r0
 8002e36:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002e38:	7bfb      	ldrb	r3, [r7, #15]
 8002e3a:	2b00      	cmp	r3, #0
 8002e3c:	d005      	beq.n	8002e4a <HAL_ADC_Stop_DMA+0x6e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002e3e:	687b      	ldr	r3, [r7, #4]
 8002e40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e42:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	659a      	str	r2, [r3, #88]	; 0x58
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	685a      	ldr	r2, [r3, #4]
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f022 0210 	bic.w	r2, r2, #16
 8002e58:	605a      	str	r2, [r3, #4]

    /* 2. Disable the ADC peripheral */
    /* Update "tmp_hal_status" only if DMA channel disabling passed,          */
    /* to keep in memory a potential failing status.                          */
    if (tmp_hal_status == HAL_OK)
 8002e5a:	7bfb      	ldrb	r3, [r7, #15]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d105      	bne.n	8002e6c <HAL_ADC_Stop_DMA+0x90>
    {
      tmp_hal_status = ADC_Disable(hadc);
 8002e60:	6878      	ldr	r0, [r7, #4]
 8002e62:	f000 fd2f 	bl	80038c4 <ADC_Disable>
 8002e66:	4603      	mov	r3, r0
 8002e68:	73fb      	strb	r3, [r7, #15]
 8002e6a:	e002      	b.n	8002e72 <HAL_ADC_Stop_DMA+0x96>
    }
    else
    {
      (void)ADC_Disable(hadc);
 8002e6c:	6878      	ldr	r0, [r7, #4]
 8002e6e:	f000 fd29 	bl	80038c4 <ADC_Disable>
    }

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8002e72:	7bfb      	ldrb	r3, [r7, #15]
 8002e74:	2b00      	cmp	r3, #0
 8002e76:	d109      	bne.n	8002e8c <HAL_ADC_Stop_DMA+0xb0>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e7c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002e80:	f023 0301 	bic.w	r3, r3, #1
 8002e84:	f043 0201 	orr.w	r2, r3, #1
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	659a      	str	r2, [r3, #88]	; 0x58
    }

  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	2200      	movs	r2, #0
 8002e90:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8002e94:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e96:	4618      	mov	r0, r3
 8002e98:	3710      	adds	r7, #16
 8002e9a:	46bd      	mov	sp, r7
 8002e9c:	bd80      	pop	{r7, pc}

08002e9e <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002e9e:	b480      	push	{r7}
 8002ea0:	b083      	sub	sp, #12
 8002ea2:	af00      	add	r7, sp, #0
 8002ea4:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8002ea6:	bf00      	nop
 8002ea8:	370c      	adds	r7, #12
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
	...

08002eb4 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b0b6      	sub	sp, #216	; 0xd8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	6078      	str	r0, [r7, #4]
 8002ebc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002ebe:	2300      	movs	r3, #0
 8002ec0:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002ece:	2b01      	cmp	r3, #1
 8002ed0:	d101      	bne.n	8002ed6 <HAL_ADC_ConfigChannel+0x22>
 8002ed2:	2302      	movs	r3, #2
 8002ed4:	e3d4      	b.n	8003680 <HAL_ADC_ConfigChannel+0x7cc>
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2201      	movs	r2, #1
 8002eda:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	681b      	ldr	r3, [r3, #0]
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	f7ff fd72 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 8002ee8:	4603      	mov	r3, r0
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f040 83b9 	bne.w	8003662 <HAL_ADC_ConfigChannel+0x7ae>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8002ef0:	683b      	ldr	r3, [r7, #0]
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	2b05      	cmp	r3, #5
 8002ef6:	d824      	bhi.n	8002f42 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8002ef8:	683b      	ldr	r3, [r7, #0]
 8002efa:	685b      	ldr	r3, [r3, #4]
 8002efc:	3b02      	subs	r3, #2
 8002efe:	2b03      	cmp	r3, #3
 8002f00:	d81b      	bhi.n	8002f3a <HAL_ADC_ConfigChannel+0x86>
 8002f02:	a201      	add	r2, pc, #4	; (adr r2, 8002f08 <HAL_ADC_ConfigChannel+0x54>)
 8002f04:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002f08:	08002f19 	.word	0x08002f19
 8002f0c:	08002f21 	.word	0x08002f21
 8002f10:	08002f29 	.word	0x08002f29
 8002f14:	08002f31 	.word	0x08002f31
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	220c      	movs	r2, #12
 8002f1c:	605a      	str	r2, [r3, #4]
          break;
 8002f1e:	e011      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8002f20:	683b      	ldr	r3, [r7, #0]
 8002f22:	2212      	movs	r2, #18
 8002f24:	605a      	str	r2, [r3, #4]
          break;
 8002f26:	e00d      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	2218      	movs	r2, #24
 8002f2c:	605a      	str	r2, [r3, #4]
          break;
 8002f2e:	e009      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002f36:	605a      	str	r2, [r3, #4]
          break;
 8002f38:	e004      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 8002f3a:	683b      	ldr	r3, [r7, #0]
 8002f3c:	2206      	movs	r2, #6
 8002f3e:	605a      	str	r2, [r3, #4]
          break;
 8002f40:	e000      	b.n	8002f44 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8002f42:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	6818      	ldr	r0, [r3, #0]
 8002f48:	683b      	ldr	r3, [r7, #0]
 8002f4a:	6859      	ldr	r1, [r3, #4]
 8002f4c:	683b      	ldr	r3, [r7, #0]
 8002f4e:	681b      	ldr	r3, [r3, #0]
 8002f50:	461a      	mov	r2, r3
 8002f52:	f7ff fbfc 	bl	800274e <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4618      	mov	r0, r3
 8002f5c:	f7ff fd36 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 8002f60:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4618      	mov	r0, r3
 8002f6a:	f7ff fd56 	bl	8002a1a <LL_ADC_INJ_IsConversionOngoing>
 8002f6e:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8002f72:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	f040 81c1 	bne.w	80032fe <HAL_ADC_ConfigChannel+0x44a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8002f7c:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	f040 81bc 	bne.w	80032fe <HAL_ADC_ConfigChannel+0x44a>
       )
    {
#if defined(ADC_SMPR1_SMPPLUS)
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8002f86:	683b      	ldr	r3, [r7, #0]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8002f8e:	d10f      	bne.n	8002fb0 <HAL_ADC_ConfigChannel+0xfc>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	6818      	ldr	r0, [r3, #0]
 8002f94:	683b      	ldr	r3, [r7, #0]
 8002f96:	681b      	ldr	r3, [r3, #0]
 8002f98:	2200      	movs	r2, #0
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	f7ff fc03 	bl	80027a6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f04f 4100 	mov.w	r1, #2147483648	; 0x80000000
 8002fa8:	4618      	mov	r0, r3
 8002faa:	f7ff fbaa 	bl	8002702 <LL_ADC_SetSamplingTimeCommonConfig>
 8002fae:	e00e      	b.n	8002fce <HAL_ADC_ConfigChannel+0x11a>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	6818      	ldr	r0, [r3, #0]
 8002fb4:	683b      	ldr	r3, [r7, #0]
 8002fb6:	6819      	ldr	r1, [r3, #0]
 8002fb8:	683b      	ldr	r3, [r7, #0]
 8002fba:	689b      	ldr	r3, [r3, #8]
 8002fbc:	461a      	mov	r2, r3
 8002fbe:	f7ff fbf2 	bl	80027a6 <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	4618      	mov	r0, r3
 8002fca:	f7ff fb9a 	bl	8002702 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8002fce:	683b      	ldr	r3, [r7, #0]
 8002fd0:	695a      	ldr	r2, [r3, #20]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	68db      	ldr	r3, [r3, #12]
 8002fd8:	08db      	lsrs	r3, r3, #3
 8002fda:	f003 0303 	and.w	r3, r3, #3
 8002fde:	005b      	lsls	r3, r3, #1
 8002fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8002fe4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	691b      	ldr	r3, [r3, #16]
 8002fec:	2b04      	cmp	r3, #4
 8002fee:	d00a      	beq.n	8003006 <HAL_ADC_ConfigChannel+0x152>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6818      	ldr	r0, [r3, #0]
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	6919      	ldr	r1, [r3, #16]
 8002ff8:	683b      	ldr	r3, [r7, #0]
 8002ffa:	681a      	ldr	r2, [r3, #0]
 8002ffc:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8003000:	f7ff fb2a 	bl	8002658 <LL_ADC_SetOffset>
 8003004:	e17b      	b.n	80032fe <HAL_ADC_ConfigChannel+0x44a>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	2100      	movs	r1, #0
 800300c:	4618      	mov	r0, r3
 800300e:	f7ff fb47 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003012:	4603      	mov	r3, r0
 8003014:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003018:	2b00      	cmp	r3, #0
 800301a:	d10a      	bne.n	8003032 <HAL_ADC_ConfigChannel+0x17e>
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	2100      	movs	r1, #0
 8003022:	4618      	mov	r0, r3
 8003024:	f7ff fb3c 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003028:	4603      	mov	r3, r0
 800302a:	0e9b      	lsrs	r3, r3, #26
 800302c:	f003 021f 	and.w	r2, r3, #31
 8003030:	e01e      	b.n	8003070 <HAL_ADC_ConfigChannel+0x1bc>
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	2100      	movs	r1, #0
 8003038:	4618      	mov	r0, r3
 800303a:	f7ff fb31 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 800303e:	4603      	mov	r3, r0
 8003040:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003044:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003048:	fa93 f3a3 	rbit	r3, r3
 800304c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8003050:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003054:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003058:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d101      	bne.n	8003064 <HAL_ADC_ConfigChannel+0x1b0>
  {
    return 32U;
 8003060:	2320      	movs	r3, #32
 8003062:	e004      	b.n	800306e <HAL_ADC_ConfigChannel+0x1ba>
  }
  return __builtin_clz(value);
 8003064:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003068:	fab3 f383 	clz	r3, r3
 800306c:	b2db      	uxtb	r3, r3
 800306e:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003070:	683b      	ldr	r3, [r7, #0]
 8003072:	681b      	ldr	r3, [r3, #0]
 8003074:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003078:	2b00      	cmp	r3, #0
 800307a:	d105      	bne.n	8003088 <HAL_ADC_ConfigChannel+0x1d4>
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	0e9b      	lsrs	r3, r3, #26
 8003082:	f003 031f 	and.w	r3, r3, #31
 8003086:	e018      	b.n	80030ba <HAL_ADC_ConfigChannel+0x206>
 8003088:	683b      	ldr	r3, [r7, #0]
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003090:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003094:	fa93 f3a3 	rbit	r3, r3
 8003098:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800309c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80030a0:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 80030a4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80030a8:	2b00      	cmp	r3, #0
 80030aa:	d101      	bne.n	80030b0 <HAL_ADC_ConfigChannel+0x1fc>
    return 32U;
 80030ac:	2320      	movs	r3, #32
 80030ae:	e004      	b.n	80030ba <HAL_ADC_ConfigChannel+0x206>
  return __builtin_clz(value);
 80030b0:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80030b4:	fab3 f383 	clz	r3, r3
 80030b8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80030ba:	429a      	cmp	r2, r3
 80030bc:	d106      	bne.n	80030cc <HAL_ADC_ConfigChannel+0x218>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	2200      	movs	r2, #0
 80030c4:	2100      	movs	r1, #0
 80030c6:	4618      	mov	r0, r3
 80030c8:	f7ff fb00 	bl	80026cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	2101      	movs	r1, #1
 80030d2:	4618      	mov	r0, r3
 80030d4:	f7ff fae4 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80030d8:	4603      	mov	r3, r0
 80030da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80030de:	2b00      	cmp	r3, #0
 80030e0:	d10a      	bne.n	80030f8 <HAL_ADC_ConfigChannel+0x244>
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	2101      	movs	r1, #1
 80030e8:	4618      	mov	r0, r3
 80030ea:	f7ff fad9 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80030ee:	4603      	mov	r3, r0
 80030f0:	0e9b      	lsrs	r3, r3, #26
 80030f2:	f003 021f 	and.w	r2, r3, #31
 80030f6:	e01e      	b.n	8003136 <HAL_ADC_ConfigChannel+0x282>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	2101      	movs	r1, #1
 80030fe:	4618      	mov	r0, r3
 8003100:	f7ff face 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003104:	4603      	mov	r3, r0
 8003106:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800310a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800310e:	fa93 f3a3 	rbit	r3, r3
 8003112:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003116:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800311a:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800311e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003122:	2b00      	cmp	r3, #0
 8003124:	d101      	bne.n	800312a <HAL_ADC_ConfigChannel+0x276>
    return 32U;
 8003126:	2320      	movs	r3, #32
 8003128:	e004      	b.n	8003134 <HAL_ADC_ConfigChannel+0x280>
  return __builtin_clz(value);
 800312a:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800312e:	fab3 f383 	clz	r3, r3
 8003132:	b2db      	uxtb	r3, r3
 8003134:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003136:	683b      	ldr	r3, [r7, #0]
 8003138:	681b      	ldr	r3, [r3, #0]
 800313a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800313e:	2b00      	cmp	r3, #0
 8003140:	d105      	bne.n	800314e <HAL_ADC_ConfigChannel+0x29a>
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	0e9b      	lsrs	r3, r3, #26
 8003148:	f003 031f 	and.w	r3, r3, #31
 800314c:	e018      	b.n	8003180 <HAL_ADC_ConfigChannel+0x2cc>
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003156:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800315a:	fa93 f3a3 	rbit	r3, r3
 800315e:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003162:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003166:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 800316a:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800316e:	2b00      	cmp	r3, #0
 8003170:	d101      	bne.n	8003176 <HAL_ADC_ConfigChannel+0x2c2>
    return 32U;
 8003172:	2320      	movs	r3, #32
 8003174:	e004      	b.n	8003180 <HAL_ADC_ConfigChannel+0x2cc>
  return __builtin_clz(value);
 8003176:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800317a:	fab3 f383 	clz	r3, r3
 800317e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8003180:	429a      	cmp	r2, r3
 8003182:	d106      	bne.n	8003192 <HAL_ADC_ConfigChannel+0x2de>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	2200      	movs	r2, #0
 800318a:	2101      	movs	r1, #1
 800318c:	4618      	mov	r0, r3
 800318e:	f7ff fa9d 	bl	80026cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	2102      	movs	r1, #2
 8003198:	4618      	mov	r0, r3
 800319a:	f7ff fa81 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 800319e:	4603      	mov	r3, r0
 80031a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d10a      	bne.n	80031be <HAL_ADC_ConfigChannel+0x30a>
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	2102      	movs	r1, #2
 80031ae:	4618      	mov	r0, r3
 80031b0:	f7ff fa76 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80031b4:	4603      	mov	r3, r0
 80031b6:	0e9b      	lsrs	r3, r3, #26
 80031b8:	f003 021f 	and.w	r2, r3, #31
 80031bc:	e01e      	b.n	80031fc <HAL_ADC_ConfigChannel+0x348>
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	2102      	movs	r1, #2
 80031c4:	4618      	mov	r0, r3
 80031c6:	f7ff fa6b 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 80031ca:	4603      	mov	r3, r0
 80031cc:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031d0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80031d4:	fa93 f3a3 	rbit	r3, r3
 80031d8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80031dc:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80031e0:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80031e4:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031e8:	2b00      	cmp	r3, #0
 80031ea:	d101      	bne.n	80031f0 <HAL_ADC_ConfigChannel+0x33c>
    return 32U;
 80031ec:	2320      	movs	r3, #32
 80031ee:	e004      	b.n	80031fa <HAL_ADC_ConfigChannel+0x346>
  return __builtin_clz(value);
 80031f0:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80031f4:	fab3 f383 	clz	r3, r3
 80031f8:	b2db      	uxtb	r3, r3
 80031fa:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80031fc:	683b      	ldr	r3, [r7, #0]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003204:	2b00      	cmp	r3, #0
 8003206:	d105      	bne.n	8003214 <HAL_ADC_ConfigChannel+0x360>
 8003208:	683b      	ldr	r3, [r7, #0]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	0e9b      	lsrs	r3, r3, #26
 800320e:	f003 031f 	and.w	r3, r3, #31
 8003212:	e016      	b.n	8003242 <HAL_ADC_ConfigChannel+0x38e>
 8003214:	683b      	ldr	r3, [r7, #0]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321c:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003220:	fa93 f3a3 	rbit	r3, r3
 8003224:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003226:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003228:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 800322c:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003230:	2b00      	cmp	r3, #0
 8003232:	d101      	bne.n	8003238 <HAL_ADC_ConfigChannel+0x384>
    return 32U;
 8003234:	2320      	movs	r3, #32
 8003236:	e004      	b.n	8003242 <HAL_ADC_ConfigChannel+0x38e>
  return __builtin_clz(value);
 8003238:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800323c:	fab3 f383 	clz	r3, r3
 8003240:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003242:	429a      	cmp	r2, r3
 8003244:	d106      	bne.n	8003254 <HAL_ADC_ConfigChannel+0x3a0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	2200      	movs	r2, #0
 800324c:	2102      	movs	r1, #2
 800324e:	4618      	mov	r0, r3
 8003250:	f7ff fa3c 	bl	80026cc <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	2103      	movs	r1, #3
 800325a:	4618      	mov	r0, r3
 800325c:	f7ff fa20 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003260:	4603      	mov	r3, r0
 8003262:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003266:	2b00      	cmp	r3, #0
 8003268:	d10a      	bne.n	8003280 <HAL_ADC_ConfigChannel+0x3cc>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	2103      	movs	r1, #3
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff fa15 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 8003276:	4603      	mov	r3, r0
 8003278:	0e9b      	lsrs	r3, r3, #26
 800327a:	f003 021f 	and.w	r2, r3, #31
 800327e:	e017      	b.n	80032b0 <HAL_ADC_ConfigChannel+0x3fc>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	2103      	movs	r1, #3
 8003286:	4618      	mov	r0, r3
 8003288:	f7ff fa0a 	bl	80026a0 <LL_ADC_GetOffsetChannel>
 800328c:	4603      	mov	r3, r0
 800328e:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003290:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003292:	fa93 f3a3 	rbit	r3, r3
 8003296:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003298:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800329a:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 800329c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d101      	bne.n	80032a6 <HAL_ADC_ConfigChannel+0x3f2>
    return 32U;
 80032a2:	2320      	movs	r3, #32
 80032a4:	e003      	b.n	80032ae <HAL_ADC_ConfigChannel+0x3fa>
  return __builtin_clz(value);
 80032a6:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80032a8:	fab3 f383 	clz	r3, r3
 80032ac:	b2db      	uxtb	r3, r3
 80032ae:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80032b0:	683b      	ldr	r3, [r7, #0]
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d105      	bne.n	80032c8 <HAL_ADC_ConfigChannel+0x414>
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	0e9b      	lsrs	r3, r3, #26
 80032c2:	f003 031f 	and.w	r3, r3, #31
 80032c6:	e011      	b.n	80032ec <HAL_ADC_ConfigChannel+0x438>
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032ce:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80032d0:	fa93 f3a3 	rbit	r3, r3
 80032d4:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 80032d6:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80032d8:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 80032da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032dc:	2b00      	cmp	r3, #0
 80032de:	d101      	bne.n	80032e4 <HAL_ADC_ConfigChannel+0x430>
    return 32U;
 80032e0:	2320      	movs	r3, #32
 80032e2:	e003      	b.n	80032ec <HAL_ADC_ConfigChannel+0x438>
  return __builtin_clz(value);
 80032e4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80032e6:	fab3 f383 	clz	r3, r3
 80032ea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 80032ec:	429a      	cmp	r2, r3
 80032ee:	d106      	bne.n	80032fe <HAL_ADC_ConfigChannel+0x44a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	2200      	movs	r2, #0
 80032f6:	2103      	movs	r1, #3
 80032f8:	4618      	mov	r0, r3
 80032fa:	f7ff f9e7 	bl	80026cc <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	681b      	ldr	r3, [r3, #0]
 8003302:	4618      	mov	r0, r3
 8003304:	f7ff fb14 	bl	8002930 <LL_ADC_IsEnabled>
 8003308:	4603      	mov	r3, r0
 800330a:	2b00      	cmp	r3, #0
 800330c:	f040 8140 	bne.w	8003590 <HAL_ADC_ConfigChannel+0x6dc>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	6818      	ldr	r0, [r3, #0]
 8003314:	683b      	ldr	r3, [r7, #0]
 8003316:	6819      	ldr	r1, [r3, #0]
 8003318:	683b      	ldr	r3, [r7, #0]
 800331a:	68db      	ldr	r3, [r3, #12]
 800331c:	461a      	mov	r2, r3
 800331e:	f7ff fa6d 	bl	80027fc <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003322:	683b      	ldr	r3, [r7, #0]
 8003324:	68db      	ldr	r3, [r3, #12]
 8003326:	4a8f      	ldr	r2, [pc, #572]	; (8003564 <HAL_ADC_ConfigChannel+0x6b0>)
 8003328:	4293      	cmp	r3, r2
 800332a:	f040 8131 	bne.w	8003590 <HAL_ADC_ConfigChannel+0x6dc>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003332:	683b      	ldr	r3, [r7, #0]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800333a:	2b00      	cmp	r3, #0
 800333c:	d10b      	bne.n	8003356 <HAL_ADC_ConfigChannel+0x4a2>
 800333e:	683b      	ldr	r3, [r7, #0]
 8003340:	681b      	ldr	r3, [r3, #0]
 8003342:	0e9b      	lsrs	r3, r3, #26
 8003344:	3301      	adds	r3, #1
 8003346:	f003 031f 	and.w	r3, r3, #31
 800334a:	2b09      	cmp	r3, #9
 800334c:	bf94      	ite	ls
 800334e:	2301      	movls	r3, #1
 8003350:	2300      	movhi	r3, #0
 8003352:	b2db      	uxtb	r3, r3
 8003354:	e019      	b.n	800338a <HAL_ADC_ConfigChannel+0x4d6>
 8003356:	683b      	ldr	r3, [r7, #0]
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800335c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800335e:	fa93 f3a3 	rbit	r3, r3
 8003362:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003364:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003366:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003368:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800336a:	2b00      	cmp	r3, #0
 800336c:	d101      	bne.n	8003372 <HAL_ADC_ConfigChannel+0x4be>
    return 32U;
 800336e:	2320      	movs	r3, #32
 8003370:	e003      	b.n	800337a <HAL_ADC_ConfigChannel+0x4c6>
  return __builtin_clz(value);
 8003372:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003374:	fab3 f383 	clz	r3, r3
 8003378:	b2db      	uxtb	r3, r3
 800337a:	3301      	adds	r3, #1
 800337c:	f003 031f 	and.w	r3, r3, #31
 8003380:	2b09      	cmp	r3, #9
 8003382:	bf94      	ite	ls
 8003384:	2301      	movls	r3, #1
 8003386:	2300      	movhi	r3, #0
 8003388:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800338a:	2b00      	cmp	r3, #0
 800338c:	d079      	beq.n	8003482 <HAL_ADC_ConfigChannel+0x5ce>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800338e:	683b      	ldr	r3, [r7, #0]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003396:	2b00      	cmp	r3, #0
 8003398:	d107      	bne.n	80033aa <HAL_ADC_ConfigChannel+0x4f6>
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	0e9b      	lsrs	r3, r3, #26
 80033a0:	3301      	adds	r3, #1
 80033a2:	069b      	lsls	r3, r3, #26
 80033a4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033a8:	e015      	b.n	80033d6 <HAL_ADC_ConfigChannel+0x522>
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80033b2:	fa93 f3a3 	rbit	r3, r3
 80033b6:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80033b8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80033ba:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 80033bc:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033be:	2b00      	cmp	r3, #0
 80033c0:	d101      	bne.n	80033c6 <HAL_ADC_ConfigChannel+0x512>
    return 32U;
 80033c2:	2320      	movs	r3, #32
 80033c4:	e003      	b.n	80033ce <HAL_ADC_ConfigChannel+0x51a>
  return __builtin_clz(value);
 80033c6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80033c8:	fab3 f383 	clz	r3, r3
 80033cc:	b2db      	uxtb	r3, r3
 80033ce:	3301      	adds	r3, #1
 80033d0:	069b      	lsls	r3, r3, #26
 80033d2:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80033de:	2b00      	cmp	r3, #0
 80033e0:	d109      	bne.n	80033f6 <HAL_ADC_ConfigChannel+0x542>
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	681b      	ldr	r3, [r3, #0]
 80033e6:	0e9b      	lsrs	r3, r3, #26
 80033e8:	3301      	adds	r3, #1
 80033ea:	f003 031f 	and.w	r3, r3, #31
 80033ee:	2101      	movs	r1, #1
 80033f0:	fa01 f303 	lsl.w	r3, r1, r3
 80033f4:	e017      	b.n	8003426 <HAL_ADC_ConfigChannel+0x572>
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033fc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80033fe:	fa93 f3a3 	rbit	r3, r3
 8003402:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003404:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003406:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003408:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800340a:	2b00      	cmp	r3, #0
 800340c:	d101      	bne.n	8003412 <HAL_ADC_ConfigChannel+0x55e>
    return 32U;
 800340e:	2320      	movs	r3, #32
 8003410:	e003      	b.n	800341a <HAL_ADC_ConfigChannel+0x566>
  return __builtin_clz(value);
 8003412:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003414:	fab3 f383 	clz	r3, r3
 8003418:	b2db      	uxtb	r3, r3
 800341a:	3301      	adds	r3, #1
 800341c:	f003 031f 	and.w	r3, r3, #31
 8003420:	2101      	movs	r1, #1
 8003422:	fa01 f303 	lsl.w	r3, r1, r3
 8003426:	ea42 0103 	orr.w	r1, r2, r3
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10a      	bne.n	800344c <HAL_ADC_ConfigChannel+0x598>
 8003436:	683b      	ldr	r3, [r7, #0]
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	0e9b      	lsrs	r3, r3, #26
 800343c:	3301      	adds	r3, #1
 800343e:	f003 021f 	and.w	r2, r3, #31
 8003442:	4613      	mov	r3, r2
 8003444:	005b      	lsls	r3, r3, #1
 8003446:	4413      	add	r3, r2
 8003448:	051b      	lsls	r3, r3, #20
 800344a:	e018      	b.n	800347e <HAL_ADC_ConfigChannel+0x5ca>
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003452:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003454:	fa93 f3a3 	rbit	r3, r3
 8003458:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 800345a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800345c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 800345e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003460:	2b00      	cmp	r3, #0
 8003462:	d101      	bne.n	8003468 <HAL_ADC_ConfigChannel+0x5b4>
    return 32U;
 8003464:	2320      	movs	r3, #32
 8003466:	e003      	b.n	8003470 <HAL_ADC_ConfigChannel+0x5bc>
  return __builtin_clz(value);
 8003468:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800346a:	fab3 f383 	clz	r3, r3
 800346e:	b2db      	uxtb	r3, r3
 8003470:	3301      	adds	r3, #1
 8003472:	f003 021f 	and.w	r2, r3, #31
 8003476:	4613      	mov	r3, r2
 8003478:	005b      	lsls	r3, r3, #1
 800347a:	4413      	add	r3, r2
 800347c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800347e:	430b      	orrs	r3, r1
 8003480:	e081      	b.n	8003586 <HAL_ADC_ConfigChannel+0x6d2>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003482:	683b      	ldr	r3, [r7, #0]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800348a:	2b00      	cmp	r3, #0
 800348c:	d107      	bne.n	800349e <HAL_ADC_ConfigChannel+0x5ea>
 800348e:	683b      	ldr	r3, [r7, #0]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	0e9b      	lsrs	r3, r3, #26
 8003494:	3301      	adds	r3, #1
 8003496:	069b      	lsls	r3, r3, #26
 8003498:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800349c:	e015      	b.n	80034ca <HAL_ADC_ConfigChannel+0x616>
 800349e:	683b      	ldr	r3, [r7, #0]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80034a6:	fa93 f3a3 	rbit	r3, r3
 80034aa:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 80034ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80034ae:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 80034b0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	d101      	bne.n	80034ba <HAL_ADC_ConfigChannel+0x606>
    return 32U;
 80034b6:	2320      	movs	r3, #32
 80034b8:	e003      	b.n	80034c2 <HAL_ADC_ConfigChannel+0x60e>
  return __builtin_clz(value);
 80034ba:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80034bc:	fab3 f383 	clz	r3, r3
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	3301      	adds	r3, #1
 80034c4:	069b      	lsls	r3, r3, #26
 80034c6:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d109      	bne.n	80034ea <HAL_ADC_ConfigChannel+0x636>
 80034d6:	683b      	ldr	r3, [r7, #0]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	0e9b      	lsrs	r3, r3, #26
 80034dc:	3301      	adds	r3, #1
 80034de:	f003 031f 	and.w	r3, r3, #31
 80034e2:	2101      	movs	r1, #1
 80034e4:	fa01 f303 	lsl.w	r3, r1, r3
 80034e8:	e017      	b.n	800351a <HAL_ADC_ConfigChannel+0x666>
 80034ea:	683b      	ldr	r3, [r7, #0]
 80034ec:	681b      	ldr	r3, [r3, #0]
 80034ee:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034f0:	6a3b      	ldr	r3, [r7, #32]
 80034f2:	fa93 f3a3 	rbit	r3, r3
 80034f6:	61fb      	str	r3, [r7, #28]
  return result;
 80034f8:	69fb      	ldr	r3, [r7, #28]
 80034fa:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80034fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80034fe:	2b00      	cmp	r3, #0
 8003500:	d101      	bne.n	8003506 <HAL_ADC_ConfigChannel+0x652>
    return 32U;
 8003502:	2320      	movs	r3, #32
 8003504:	e003      	b.n	800350e <HAL_ADC_ConfigChannel+0x65a>
  return __builtin_clz(value);
 8003506:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003508:	fab3 f383 	clz	r3, r3
 800350c:	b2db      	uxtb	r3, r3
 800350e:	3301      	adds	r3, #1
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2101      	movs	r1, #1
 8003516:	fa01 f303 	lsl.w	r3, r1, r3
 800351a:	ea42 0103 	orr.w	r1, r2, r3
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	681b      	ldr	r3, [r3, #0]
 8003522:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003526:	2b00      	cmp	r3, #0
 8003528:	d10d      	bne.n	8003546 <HAL_ADC_ConfigChannel+0x692>
 800352a:	683b      	ldr	r3, [r7, #0]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	0e9b      	lsrs	r3, r3, #26
 8003530:	3301      	adds	r3, #1
 8003532:	f003 021f 	and.w	r2, r3, #31
 8003536:	4613      	mov	r3, r2
 8003538:	005b      	lsls	r3, r3, #1
 800353a:	4413      	add	r3, r2
 800353c:	3b1e      	subs	r3, #30
 800353e:	051b      	lsls	r3, r3, #20
 8003540:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003544:	e01e      	b.n	8003584 <HAL_ADC_ConfigChannel+0x6d0>
 8003546:	683b      	ldr	r3, [r7, #0]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	fa93 f3a3 	rbit	r3, r3
 8003552:	613b      	str	r3, [r7, #16]
  return result;
 8003554:	693b      	ldr	r3, [r7, #16]
 8003556:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003558:	69bb      	ldr	r3, [r7, #24]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d104      	bne.n	8003568 <HAL_ADC_ConfigChannel+0x6b4>
    return 32U;
 800355e:	2320      	movs	r3, #32
 8003560:	e006      	b.n	8003570 <HAL_ADC_ConfigChannel+0x6bc>
 8003562:	bf00      	nop
 8003564:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003568:	69bb      	ldr	r3, [r7, #24]
 800356a:	fab3 f383 	clz	r3, r3
 800356e:	b2db      	uxtb	r3, r3
 8003570:	3301      	adds	r3, #1
 8003572:	f003 021f 	and.w	r2, r3, #31
 8003576:	4613      	mov	r3, r2
 8003578:	005b      	lsls	r3, r3, #1
 800357a:	4413      	add	r3, r2
 800357c:	3b1e      	subs	r3, #30
 800357e:	051b      	lsls	r3, r3, #20
 8003580:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003584:	430b      	orrs	r3, r1
 8003586:	683a      	ldr	r2, [r7, #0]
 8003588:	6892      	ldr	r2, [r2, #8]
 800358a:	4619      	mov	r1, r3
 800358c:	f7ff f90b 	bl	80027a6 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003590:	683b      	ldr	r3, [r7, #0]
 8003592:	681a      	ldr	r2, [r3, #0]
 8003594:	4b3c      	ldr	r3, [pc, #240]	; (8003688 <HAL_ADC_ConfigChannel+0x7d4>)
 8003596:	4013      	ands	r3, r2
 8003598:	2b00      	cmp	r3, #0
 800359a:	d06b      	beq.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800359c:	483b      	ldr	r0, [pc, #236]	; (800368c <HAL_ADC_ConfigChannel+0x7d8>)
 800359e:	f7ff f84d 	bl	800263c <LL_ADC_GetCommonPathInternalCh>
 80035a2:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80035a6:	683b      	ldr	r3, [r7, #0]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a39      	ldr	r2, [pc, #228]	; (8003690 <HAL_ADC_ConfigChannel+0x7dc>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d126      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x74a>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80035b0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035b4:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d120      	bne.n	80035fe <HAL_ADC_ConfigChannel+0x74a>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	4a34      	ldr	r2, [pc, #208]	; (8003694 <HAL_ADC_ConfigChannel+0x7e0>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d156      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80035c6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80035ca:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80035ce:	4619      	mov	r1, r3
 80035d0:	482e      	ldr	r0, [pc, #184]	; (800368c <HAL_ADC_ConfigChannel+0x7d8>)
 80035d2:	f7ff f820 	bl	8002616 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 80035d6:	4b30      	ldr	r3, [pc, #192]	; (8003698 <HAL_ADC_ConfigChannel+0x7e4>)
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	099b      	lsrs	r3, r3, #6
 80035dc:	4a2f      	ldr	r2, [pc, #188]	; (800369c <HAL_ADC_ConfigChannel+0x7e8>)
 80035de:	fba2 2303 	umull	r2, r3, r2, r3
 80035e2:	099a      	lsrs	r2, r3, #6
 80035e4:	4613      	mov	r3, r2
 80035e6:	005b      	lsls	r3, r3, #1
 80035e8:	4413      	add	r3, r2
 80035ea:	009b      	lsls	r3, r3, #2
 80035ec:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035ee:	e002      	b.n	80035f6 <HAL_ADC_ConfigChannel+0x742>
          {
            wait_loop_index--;
 80035f0:	68fb      	ldr	r3, [r7, #12]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80035f6:	68fb      	ldr	r3, [r7, #12]
 80035f8:	2b00      	cmp	r3, #0
 80035fa:	d1f9      	bne.n	80035f0 <HAL_ADC_ConfigChannel+0x73c>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80035fc:	e03a      	b.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80035fe:	683b      	ldr	r3, [r7, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a27      	ldr	r2, [pc, #156]	; (80036a0 <HAL_ADC_ConfigChannel+0x7ec>)
 8003604:	4293      	cmp	r3, r2
 8003606:	d113      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x77c>
 8003608:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800360c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003610:	2b00      	cmp	r3, #0
 8003612:	d10d      	bne.n	8003630 <HAL_ADC_ConfigChannel+0x77c>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a1e      	ldr	r2, [pc, #120]	; (8003694 <HAL_ADC_ConfigChannel+0x7e0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d12a      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800361e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003622:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003626:	4619      	mov	r1, r3
 8003628:	4818      	ldr	r0, [pc, #96]	; (800368c <HAL_ADC_ConfigChannel+0x7d8>)
 800362a:	f7fe fff4 	bl	8002616 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800362e:	e021      	b.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003630:	683b      	ldr	r3, [r7, #0]
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	4a1b      	ldr	r2, [pc, #108]	; (80036a4 <HAL_ADC_ConfigChannel+0x7f0>)
 8003636:	4293      	cmp	r3, r2
 8003638:	d11c      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800363a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 800363e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003642:	2b00      	cmp	r3, #0
 8003644:	d116      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003646:	687b      	ldr	r3, [r7, #4]
 8003648:	681b      	ldr	r3, [r3, #0]
 800364a:	4a12      	ldr	r2, [pc, #72]	; (8003694 <HAL_ADC_ConfigChannel+0x7e0>)
 800364c:	4293      	cmp	r3, r2
 800364e:	d111      	bne.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003650:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003654:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003658:	4619      	mov	r1, r3
 800365a:	480c      	ldr	r0, [pc, #48]	; (800368c <HAL_ADC_ConfigChannel+0x7d8>)
 800365c:	f7fe ffdb 	bl	8002616 <LL_ADC_SetCommonPathInternalCh>
 8003660:	e008      	b.n	8003674 <HAL_ADC_ConfigChannel+0x7c0>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003662:	687b      	ldr	r3, [r7, #4]
 8003664:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003666:	f043 0220 	orr.w	r2, r3, #32
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800366e:	2301      	movs	r3, #1
 8003670:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2200      	movs	r2, #0
 8003678:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800367c:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003680:	4618      	mov	r0, r3
 8003682:	37d8      	adds	r7, #216	; 0xd8
 8003684:	46bd      	mov	sp, r7
 8003686:	bd80      	pop	{r7, pc}
 8003688:	80080000 	.word	0x80080000
 800368c:	50040300 	.word	0x50040300
 8003690:	c7520000 	.word	0xc7520000
 8003694:	50040000 	.word	0x50040000
 8003698:	20000000 	.word	0x20000000
 800369c:	053e2d63 	.word	0x053e2d63
 80036a0:	cb840000 	.word	0xcb840000
 80036a4:	80000001 	.word	0x80000001

080036a8 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b088      	sub	sp, #32
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
 80036b0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 80036b2:	2300      	movs	r3, #0
 80036b4:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 80036b6:	683b      	ldr	r3, [r7, #0]
 80036b8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	681b      	ldr	r3, [r3, #0]
 80036be:	4618      	mov	r0, r3
 80036c0:	f7ff f984 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 80036c4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	681b      	ldr	r3, [r3, #0]
 80036ca:	4618      	mov	r0, r3
 80036cc:	f7ff f9a5 	bl	8002a1a <LL_ADC_INJ_IsConversionOngoing>
 80036d0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 80036d2:	693b      	ldr	r3, [r7, #16]
 80036d4:	2b00      	cmp	r3, #0
 80036d6:	d103      	bne.n	80036e0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 80036d8:	68fb      	ldr	r3, [r7, #12]
 80036da:	2b00      	cmp	r3, #0
 80036dc:	f000 8090 	beq.w	8003800 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	68db      	ldr	r3, [r3, #12]
 80036e6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80036ea:	2b00      	cmp	r3, #0
 80036ec:	d02a      	beq.n	8003744 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	7e5b      	ldrb	r3, [r3, #25]
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d126      	bne.n	8003744 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	7e1b      	ldrb	r3, [r3, #24]
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d122      	bne.n	8003744 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 80036fe:	2301      	movs	r3, #1
 8003700:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8003702:	e014      	b.n	800372e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8003704:	69fb      	ldr	r3, [r7, #28]
 8003706:	4a41      	ldr	r2, [pc, #260]	; (800380c <ADC_ConversionStop+0x164>)
 8003708:	4293      	cmp	r3, r2
 800370a:	d90d      	bls.n	8003728 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003710:	f043 0210 	orr.w	r2, r3, #16
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800371c:	f043 0201 	orr.w	r2, r3, #1
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003724:	2301      	movs	r3, #1
 8003726:	e06c      	b.n	8003802 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8003728:	69fb      	ldr	r3, [r7, #28]
 800372a:	3301      	adds	r3, #1
 800372c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	681b      	ldr	r3, [r3, #0]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003738:	2b40      	cmp	r3, #64	; 0x40
 800373a:	d1e3      	bne.n	8003704 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	2240      	movs	r2, #64	; 0x40
 8003742:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8003744:	69bb      	ldr	r3, [r7, #24]
 8003746:	2b02      	cmp	r3, #2
 8003748:	d014      	beq.n	8003774 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	681b      	ldr	r3, [r3, #0]
 800374e:	4618      	mov	r0, r3
 8003750:	f7ff f93c 	bl	80029cc <LL_ADC_REG_IsConversionOngoing>
 8003754:	4603      	mov	r3, r0
 8003756:	2b00      	cmp	r3, #0
 8003758:	d00c      	beq.n	8003774 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	681b      	ldr	r3, [r3, #0]
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff f8f9 	bl	8002956 <LL_ADC_IsDisableOngoing>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d104      	bne.n	8003774 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	4618      	mov	r0, r3
 8003770:	f7ff f918 	bl	80029a4 <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8003774:	69bb      	ldr	r3, [r7, #24]
 8003776:	2b01      	cmp	r3, #1
 8003778:	d014      	beq.n	80037a4 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff f94b 	bl	8002a1a <LL_ADC_INJ_IsConversionOngoing>
 8003784:	4603      	mov	r3, r0
 8003786:	2b00      	cmp	r3, #0
 8003788:	d00c      	beq.n	80037a4 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	4618      	mov	r0, r3
 8003790:	f7ff f8e1 	bl	8002956 <LL_ADC_IsDisableOngoing>
 8003794:	4603      	mov	r3, r0
 8003796:	2b00      	cmp	r3, #0
 8003798:	d104      	bne.n	80037a4 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	4618      	mov	r0, r3
 80037a0:	f7ff f927 	bl	80029f2 <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 80037a4:	69bb      	ldr	r3, [r7, #24]
 80037a6:	2b02      	cmp	r3, #2
 80037a8:	d004      	beq.n	80037b4 <ADC_ConversionStop+0x10c>
 80037aa:	2b03      	cmp	r3, #3
 80037ac:	d105      	bne.n	80037ba <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80037ae:	230c      	movs	r3, #12
 80037b0:	617b      	str	r3, [r7, #20]
        break;
 80037b2:	e005      	b.n	80037c0 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 80037b4:	2308      	movs	r3, #8
 80037b6:	617b      	str	r3, [r7, #20]
        break;
 80037b8:	e002      	b.n	80037c0 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 80037ba:	2304      	movs	r3, #4
 80037bc:	617b      	str	r3, [r7, #20]
        break;
 80037be:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 80037c0:	f7fe fee8 	bl	8002594 <HAL_GetTick>
 80037c4:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037c6:	e014      	b.n	80037f2 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80037c8:	f7fe fee4 	bl	8002594 <HAL_GetTick>
 80037cc:	4602      	mov	r2, r0
 80037ce:	68bb      	ldr	r3, [r7, #8]
 80037d0:	1ad3      	subs	r3, r2, r3
 80037d2:	2b05      	cmp	r3, #5
 80037d4:	d90d      	bls.n	80037f2 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037da:	f043 0210 	orr.w	r2, r3, #16
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037e6:	f043 0201 	orr.w	r2, r3, #1
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80037ee:	2301      	movs	r3, #1
 80037f0:	e007      	b.n	8003802 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681b      	ldr	r3, [r3, #0]
 80037f6:	689a      	ldr	r2, [r3, #8]
 80037f8:	697b      	ldr	r3, [r7, #20]
 80037fa:	4013      	ands	r3, r2
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d1e3      	bne.n	80037c8 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003800:	2300      	movs	r3, #0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3720      	adds	r7, #32
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
 800380a:	bf00      	nop
 800380c:	a33fffff 	.word	0xa33fffff

08003810 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003810:	b580      	push	{r7, lr}
 8003812:	b084      	sub	sp, #16
 8003814:	af00      	add	r7, sp, #0
 8003816:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003818:	687b      	ldr	r3, [r7, #4]
 800381a:	681b      	ldr	r3, [r3, #0]
 800381c:	4618      	mov	r0, r3
 800381e:	f7ff f887 	bl	8002930 <LL_ADC_IsEnabled>
 8003822:	4603      	mov	r3, r0
 8003824:	2b00      	cmp	r3, #0
 8003826:	d146      	bne.n	80038b6 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8003828:	687b      	ldr	r3, [r7, #4]
 800382a:	681b      	ldr	r3, [r3, #0]
 800382c:	689a      	ldr	r2, [r3, #8]
 800382e:	4b24      	ldr	r3, [pc, #144]	; (80038c0 <ADC_Enable+0xb0>)
 8003830:	4013      	ands	r3, r2
 8003832:	2b00      	cmp	r3, #0
 8003834:	d00d      	beq.n	8003852 <ADC_Enable+0x42>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383a:	f043 0210 	orr.w	r2, r3, #16
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003846:	f043 0201 	orr.w	r2, r3, #1
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 800384e:	2301      	movs	r3, #1
 8003850:	e032      	b.n	80038b8 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	681b      	ldr	r3, [r3, #0]
 8003856:	4618      	mov	r0, r3
 8003858:	f7ff f842 	bl	80028e0 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 800385c:	f7fe fe9a 	bl	8002594 <HAL_GetTick>
 8003860:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003862:	e021      	b.n	80038a8 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003864:	687b      	ldr	r3, [r7, #4]
 8003866:	681b      	ldr	r3, [r3, #0]
 8003868:	4618      	mov	r0, r3
 800386a:	f7ff f861 	bl	8002930 <LL_ADC_IsEnabled>
 800386e:	4603      	mov	r3, r0
 8003870:	2b00      	cmp	r3, #0
 8003872:	d104      	bne.n	800387e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8003874:	687b      	ldr	r3, [r7, #4]
 8003876:	681b      	ldr	r3, [r3, #0]
 8003878:	4618      	mov	r0, r3
 800387a:	f7ff f831 	bl	80028e0 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800387e:	f7fe fe89 	bl	8002594 <HAL_GetTick>
 8003882:	4602      	mov	r2, r0
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	1ad3      	subs	r3, r2, r3
 8003888:	2b02      	cmp	r3, #2
 800388a:	d90d      	bls.n	80038a8 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003890:	f043 0210 	orr.w	r2, r3, #16
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800389c:	f043 0201 	orr.w	r2, r3, #1
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 80038a4:	2301      	movs	r3, #1
 80038a6:	e007      	b.n	80038b8 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f003 0301 	and.w	r3, r3, #1
 80038b2:	2b01      	cmp	r3, #1
 80038b4:	d1d6      	bne.n	8003864 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80038b6:	2300      	movs	r3, #0
}
 80038b8:	4618      	mov	r0, r3
 80038ba:	3710      	adds	r7, #16
 80038bc:	46bd      	mov	sp, r7
 80038be:	bd80      	pop	{r7, pc}
 80038c0:	8000003f 	.word	0x8000003f

080038c4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 80038c4:	b580      	push	{r7, lr}
 80038c6:	b084      	sub	sp, #16
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	4618      	mov	r0, r3
 80038d2:	f7ff f840 	bl	8002956 <LL_ADC_IsDisableOngoing>
 80038d6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	681b      	ldr	r3, [r3, #0]
 80038dc:	4618      	mov	r0, r3
 80038de:	f7ff f827 	bl	8002930 <LL_ADC_IsEnabled>
 80038e2:	4603      	mov	r3, r0
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d040      	beq.n	800396a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2b00      	cmp	r3, #0
 80038ec:	d13d      	bne.n	800396a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	689b      	ldr	r3, [r3, #8]
 80038f4:	f003 030d 	and.w	r3, r3, #13
 80038f8:	2b01      	cmp	r3, #1
 80038fa:	d10c      	bne.n	8003916 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff f801 	bl	8002908 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	2203      	movs	r2, #3
 800390c:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800390e:	f7fe fe41 	bl	8002594 <HAL_GetTick>
 8003912:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003914:	e022      	b.n	800395c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800391a:	f043 0210 	orr.w	r2, r3, #16
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003926:	f043 0201 	orr.w	r2, r3, #1
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e01c      	b.n	800396c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003932:	f7fe fe2f 	bl	8002594 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	68bb      	ldr	r3, [r7, #8]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	2b02      	cmp	r3, #2
 800393e:	d90d      	bls.n	800395c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003944:	f043 0210 	orr.w	r2, r3, #16
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003950:	f043 0201 	orr.w	r2, r3, #1
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003958:	2301      	movs	r3, #1
 800395a:	e007      	b.n	800396c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	f003 0301 	and.w	r3, r3, #1
 8003966:	2b00      	cmp	r3, #0
 8003968:	d1e3      	bne.n	8003932 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800396a:	2300      	movs	r3, #0
}
 800396c:	4618      	mov	r0, r3
 800396e:	3710      	adds	r7, #16
 8003970:	46bd      	mov	sp, r7
 8003972:	bd80      	pop	{r7, pc}

08003974 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003974:	b580      	push	{r7, lr}
 8003976:	b084      	sub	sp, #16
 8003978:	af00      	add	r7, sp, #0
 800397a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003980:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003986:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800398a:	2b00      	cmp	r3, #0
 800398c:	d14b      	bne.n	8003a26 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800398e:	68fb      	ldr	r3, [r7, #12]
 8003990:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003992:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003996:	68fb      	ldr	r3, [r7, #12]
 8003998:	659a      	str	r2, [r3, #88]	; 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 800399a:	68fb      	ldr	r3, [r7, #12]
 800399c:	681b      	ldr	r3, [r3, #0]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f003 0308 	and.w	r3, r3, #8
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d021      	beq.n	80039ec <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 80039a8:	68fb      	ldr	r3, [r7, #12]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	4618      	mov	r0, r3
 80039ae:	f7fe febb 	bl	8002728 <LL_ADC_REG_IsTriggerSourceSWStart>
 80039b2:	4603      	mov	r3, r0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d032      	beq.n	8003a1e <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	68db      	ldr	r3, [r3, #12]
 80039be:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d12b      	bne.n	8003a1e <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039ca:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	659a      	str	r2, [r3, #88]	; 0x58
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039d6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d11f      	bne.n	8003a1e <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80039de:	68fb      	ldr	r3, [r7, #12]
 80039e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039e2:	f043 0201 	orr.w	r2, r3, #1
 80039e6:	68fb      	ldr	r3, [r7, #12]
 80039e8:	659a      	str	r2, [r3, #88]	; 0x58
 80039ea:	e018      	b.n	8003a1e <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80039ec:	68fb      	ldr	r3, [r7, #12]
 80039ee:	681b      	ldr	r3, [r3, #0]
 80039f0:	68db      	ldr	r3, [r3, #12]
 80039f2:	f003 0302 	and.w	r3, r3, #2
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d111      	bne.n	8003a1e <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80039fe:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	659a      	str	r2, [r3, #88]	; 0x58
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a0a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d105      	bne.n	8003a1e <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a16:	f043 0201 	orr.w	r2, r3, #1
 8003a1a:	68fb      	ldr	r3, [r7, #12]
 8003a1c:	659a      	str	r2, [r3, #88]	; 0x58

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003a1e:	68f8      	ldr	r0, [r7, #12]
 8003a20:	f7fe fb5c 	bl	80020dc <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003a24:	e00e      	b.n	8003a44 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a2a:	f003 0310 	and.w	r3, r3, #16
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d003      	beq.n	8003a3a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8003a32:	68f8      	ldr	r0, [r7, #12]
 8003a34:	f7ff fa33 	bl	8002e9e <HAL_ADC_ErrorCallback>
}
 8003a38:	e004      	b.n	8003a44 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a3e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	4798      	blx	r3
}
 8003a44:	bf00      	nop
 8003a46:	3710      	adds	r7, #16
 8003a48:	46bd      	mov	sp, r7
 8003a4a:	bd80      	pop	{r7, pc}

08003a4c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8003a4c:	b580      	push	{r7, lr}
 8003a4e:	b084      	sub	sp, #16
 8003a50:	af00      	add	r7, sp, #0
 8003a52:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a58:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8003a5a:	68f8      	ldr	r0, [r7, #12]
 8003a5c:	f7fe fb34 	bl	80020c8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a60:	bf00      	nop
 8003a62:	3710      	adds	r7, #16
 8003a64:	46bd      	mov	sp, r7
 8003a66:	bd80      	pop	{r7, pc}

08003a68 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8003a68:	b580      	push	{r7, lr}
 8003a6a:	b084      	sub	sp, #16
 8003a6c:	af00      	add	r7, sp, #0
 8003a6e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a74:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8003a76:	68fb      	ldr	r3, [r7, #12]
 8003a78:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a7a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003a7e:	68fb      	ldr	r3, [r7, #12]
 8003a80:	659a      	str	r2, [r3, #88]	; 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8003a82:	68fb      	ldr	r3, [r7, #12]
 8003a84:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a86:	f043 0204 	orr.w	r2, r3, #4
 8003a8a:	68fb      	ldr	r3, [r7, #12]
 8003a8c:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8003a8e:	68f8      	ldr	r0, [r7, #12]
 8003a90:	f7ff fa05 	bl	8002e9e <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8003a94:	bf00      	nop
 8003a96:	3710      	adds	r7, #16
 8003a98:	46bd      	mov	sp, r7
 8003a9a:	bd80      	pop	{r7, pc}

08003a9c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003a9c:	b480      	push	{r7}
 8003a9e:	b085      	sub	sp, #20
 8003aa0:	af00      	add	r7, sp, #0
 8003aa2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	f003 0307 	and.w	r3, r3, #7
 8003aaa:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003aac:	4b0c      	ldr	r3, [pc, #48]	; (8003ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8003aae:	68db      	ldr	r3, [r3, #12]
 8003ab0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ab2:	68ba      	ldr	r2, [r7, #8]
 8003ab4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ab8:	4013      	ands	r3, r2
 8003aba:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ac0:	68bb      	ldr	r3, [r7, #8]
 8003ac2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ac4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ac8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003acc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ace:	4a04      	ldr	r2, [pc, #16]	; (8003ae0 <__NVIC_SetPriorityGrouping+0x44>)
 8003ad0:	68bb      	ldr	r3, [r7, #8]
 8003ad2:	60d3      	str	r3, [r2, #12]
}
 8003ad4:	bf00      	nop
 8003ad6:	3714      	adds	r7, #20
 8003ad8:	46bd      	mov	sp, r7
 8003ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ade:	4770      	bx	lr
 8003ae0:	e000ed00 	.word	0xe000ed00

08003ae4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003ae4:	b480      	push	{r7}
 8003ae6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ae8:	4b04      	ldr	r3, [pc, #16]	; (8003afc <__NVIC_GetPriorityGrouping+0x18>)
 8003aea:	68db      	ldr	r3, [r3, #12]
 8003aec:	0a1b      	lsrs	r3, r3, #8
 8003aee:	f003 0307 	and.w	r3, r3, #7
}
 8003af2:	4618      	mov	r0, r3
 8003af4:	46bd      	mov	sp, r7
 8003af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003afa:	4770      	bx	lr
 8003afc:	e000ed00 	.word	0xe000ed00

08003b00 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003b00:	b480      	push	{r7}
 8003b02:	b083      	sub	sp, #12
 8003b04:	af00      	add	r7, sp, #0
 8003b06:	4603      	mov	r3, r0
 8003b08:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	db0b      	blt.n	8003b2a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003b12:	79fb      	ldrb	r3, [r7, #7]
 8003b14:	f003 021f 	and.w	r2, r3, #31
 8003b18:	4907      	ldr	r1, [pc, #28]	; (8003b38 <__NVIC_EnableIRQ+0x38>)
 8003b1a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b1e:	095b      	lsrs	r3, r3, #5
 8003b20:	2001      	movs	r0, #1
 8003b22:	fa00 f202 	lsl.w	r2, r0, r2
 8003b26:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003b2a:	bf00      	nop
 8003b2c:	370c      	adds	r7, #12
 8003b2e:	46bd      	mov	sp, r7
 8003b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b34:	4770      	bx	lr
 8003b36:	bf00      	nop
 8003b38:	e000e100 	.word	0xe000e100

08003b3c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b083      	sub	sp, #12
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	4603      	mov	r3, r0
 8003b44:	6039      	str	r1, [r7, #0]
 8003b46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003b48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b4c:	2b00      	cmp	r3, #0
 8003b4e:	db0a      	blt.n	8003b66 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b50:	683b      	ldr	r3, [r7, #0]
 8003b52:	b2da      	uxtb	r2, r3
 8003b54:	490c      	ldr	r1, [pc, #48]	; (8003b88 <__NVIC_SetPriority+0x4c>)
 8003b56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003b5a:	0112      	lsls	r2, r2, #4
 8003b5c:	b2d2      	uxtb	r2, r2
 8003b5e:	440b      	add	r3, r1
 8003b60:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003b64:	e00a      	b.n	8003b7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003b66:	683b      	ldr	r3, [r7, #0]
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	4908      	ldr	r1, [pc, #32]	; (8003b8c <__NVIC_SetPriority+0x50>)
 8003b6c:	79fb      	ldrb	r3, [r7, #7]
 8003b6e:	f003 030f 	and.w	r3, r3, #15
 8003b72:	3b04      	subs	r3, #4
 8003b74:	0112      	lsls	r2, r2, #4
 8003b76:	b2d2      	uxtb	r2, r2
 8003b78:	440b      	add	r3, r1
 8003b7a:	761a      	strb	r2, [r3, #24]
}
 8003b7c:	bf00      	nop
 8003b7e:	370c      	adds	r7, #12
 8003b80:	46bd      	mov	sp, r7
 8003b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b86:	4770      	bx	lr
 8003b88:	e000e100 	.word	0xe000e100
 8003b8c:	e000ed00 	.word	0xe000ed00

08003b90 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003b90:	b480      	push	{r7}
 8003b92:	b089      	sub	sp, #36	; 0x24
 8003b94:	af00      	add	r7, sp, #0
 8003b96:	60f8      	str	r0, [r7, #12]
 8003b98:	60b9      	str	r1, [r7, #8]
 8003b9a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003b9c:	68fb      	ldr	r3, [r7, #12]
 8003b9e:	f003 0307 	and.w	r3, r3, #7
 8003ba2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ba4:	69fb      	ldr	r3, [r7, #28]
 8003ba6:	f1c3 0307 	rsb	r3, r3, #7
 8003baa:	2b04      	cmp	r3, #4
 8003bac:	bf28      	it	cs
 8003bae:	2304      	movcs	r3, #4
 8003bb0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	3304      	adds	r3, #4
 8003bb6:	2b06      	cmp	r3, #6
 8003bb8:	d902      	bls.n	8003bc0 <NVIC_EncodePriority+0x30>
 8003bba:	69fb      	ldr	r3, [r7, #28]
 8003bbc:	3b03      	subs	r3, #3
 8003bbe:	e000      	b.n	8003bc2 <NVIC_EncodePriority+0x32>
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003bc4:	f04f 32ff 	mov.w	r2, #4294967295
 8003bc8:	69bb      	ldr	r3, [r7, #24]
 8003bca:	fa02 f303 	lsl.w	r3, r2, r3
 8003bce:	43da      	mvns	r2, r3
 8003bd0:	68bb      	ldr	r3, [r7, #8]
 8003bd2:	401a      	ands	r2, r3
 8003bd4:	697b      	ldr	r3, [r7, #20]
 8003bd6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003bd8:	f04f 31ff 	mov.w	r1, #4294967295
 8003bdc:	697b      	ldr	r3, [r7, #20]
 8003bde:	fa01 f303 	lsl.w	r3, r1, r3
 8003be2:	43d9      	mvns	r1, r3
 8003be4:	687b      	ldr	r3, [r7, #4]
 8003be6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003be8:	4313      	orrs	r3, r2
         );
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3724      	adds	r7, #36	; 0x24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf4:	4770      	bx	lr
	...

08003bf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	b082      	sub	sp, #8
 8003bfc:	af00      	add	r7, sp, #0
 8003bfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	3b01      	subs	r3, #1
 8003c04:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003c08:	d301      	bcc.n	8003c0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e00f      	b.n	8003c2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003c0e:	4a0a      	ldr	r2, [pc, #40]	; (8003c38 <SysTick_Config+0x40>)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	3b01      	subs	r3, #1
 8003c14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003c16:	210f      	movs	r1, #15
 8003c18:	f04f 30ff 	mov.w	r0, #4294967295
 8003c1c:	f7ff ff8e 	bl	8003b3c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003c20:	4b05      	ldr	r3, [pc, #20]	; (8003c38 <SysTick_Config+0x40>)
 8003c22:	2200      	movs	r2, #0
 8003c24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003c26:	4b04      	ldr	r3, [pc, #16]	; (8003c38 <SysTick_Config+0x40>)
 8003c28:	2207      	movs	r2, #7
 8003c2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003c2c:	2300      	movs	r3, #0
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3708      	adds	r7, #8
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}
 8003c36:	bf00      	nop
 8003c38:	e000e010 	.word	0xe000e010

08003c3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003c3c:	b580      	push	{r7, lr}
 8003c3e:	b082      	sub	sp, #8
 8003c40:	af00      	add	r7, sp, #0
 8003c42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003c44:	6878      	ldr	r0, [r7, #4]
 8003c46:	f7ff ff29 	bl	8003a9c <__NVIC_SetPriorityGrouping>
}
 8003c4a:	bf00      	nop
 8003c4c:	3708      	adds	r7, #8
 8003c4e:	46bd      	mov	sp, r7
 8003c50:	bd80      	pop	{r7, pc}

08003c52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003c52:	b580      	push	{r7, lr}
 8003c54:	b086      	sub	sp, #24
 8003c56:	af00      	add	r7, sp, #0
 8003c58:	4603      	mov	r3, r0
 8003c5a:	60b9      	str	r1, [r7, #8]
 8003c5c:	607a      	str	r2, [r7, #4]
 8003c5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8003c60:	2300      	movs	r3, #0
 8003c62:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8003c64:	f7ff ff3e 	bl	8003ae4 <__NVIC_GetPriorityGrouping>
 8003c68:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003c6a:	687a      	ldr	r2, [r7, #4]
 8003c6c:	68b9      	ldr	r1, [r7, #8]
 8003c6e:	6978      	ldr	r0, [r7, #20]
 8003c70:	f7ff ff8e 	bl	8003b90 <NVIC_EncodePriority>
 8003c74:	4602      	mov	r2, r0
 8003c76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003c7a:	4611      	mov	r1, r2
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	f7ff ff5d 	bl	8003b3c <__NVIC_SetPriority>
}
 8003c82:	bf00      	nop
 8003c84:	3718      	adds	r7, #24
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bd80      	pop	{r7, pc}

08003c8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003c8a:	b580      	push	{r7, lr}
 8003c8c:	b082      	sub	sp, #8
 8003c8e:	af00      	add	r7, sp, #0
 8003c90:	4603      	mov	r3, r0
 8003c92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003c94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003c98:	4618      	mov	r0, r3
 8003c9a:	f7ff ff31 	bl	8003b00 <__NVIC_EnableIRQ>
}
 8003c9e:	bf00      	nop
 8003ca0:	3708      	adds	r7, #8
 8003ca2:	46bd      	mov	sp, r7
 8003ca4:	bd80      	pop	{r7, pc}

08003ca6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003ca6:	b580      	push	{r7, lr}
 8003ca8:	b082      	sub	sp, #8
 8003caa:	af00      	add	r7, sp, #0
 8003cac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003cae:	6878      	ldr	r0, [r7, #4]
 8003cb0:	f7ff ffa2 	bl	8003bf8 <SysTick_Config>
 8003cb4:	4603      	mov	r3, r0
}
 8003cb6:	4618      	mov	r0, r3
 8003cb8:	3708      	adds	r7, #8
 8003cba:	46bd      	mov	sp, r7
 8003cbc:	bd80      	pop	{r7, pc}
	...

08003cc0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003cc0:	b580      	push	{r7, lr}
 8003cc2:	b084      	sub	sp, #16
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d101      	bne.n	8003cd2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8003cce:	2301      	movs	r3, #1
 8003cd0:	e08d      	b.n	8003dee <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	461a      	mov	r2, r3
 8003cd8:	4b47      	ldr	r3, [pc, #284]	; (8003df8 <HAL_DMA_Init+0x138>)
 8003cda:	429a      	cmp	r2, r3
 8003cdc:	d80f      	bhi.n	8003cfe <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	461a      	mov	r2, r3
 8003ce4:	4b45      	ldr	r3, [pc, #276]	; (8003dfc <HAL_DMA_Init+0x13c>)
 8003ce6:	4413      	add	r3, r2
 8003ce8:	4a45      	ldr	r2, [pc, #276]	; (8003e00 <HAL_DMA_Init+0x140>)
 8003cea:	fba2 2303 	umull	r2, r3, r2, r3
 8003cee:	091b      	lsrs	r3, r3, #4
 8003cf0:	009a      	lsls	r2, r3, #2
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	4a42      	ldr	r2, [pc, #264]	; (8003e04 <HAL_DMA_Init+0x144>)
 8003cfa:	641a      	str	r2, [r3, #64]	; 0x40
 8003cfc:	e00e      	b.n	8003d1c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	461a      	mov	r2, r3
 8003d04:	4b40      	ldr	r3, [pc, #256]	; (8003e08 <HAL_DMA_Init+0x148>)
 8003d06:	4413      	add	r3, r2
 8003d08:	4a3d      	ldr	r2, [pc, #244]	; (8003e00 <HAL_DMA_Init+0x140>)
 8003d0a:	fba2 2303 	umull	r2, r3, r2, r3
 8003d0e:	091b      	lsrs	r3, r3, #4
 8003d10:	009a      	lsls	r2, r3, #2
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a3c      	ldr	r2, [pc, #240]	; (8003e0c <HAL_DMA_Init+0x14c>)
 8003d1a:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	2202      	movs	r2, #2
 8003d20:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	681b      	ldr	r3, [r3, #0]
 8003d28:	681b      	ldr	r3, [r3, #0]
 8003d2a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8003d2c:	68fb      	ldr	r3, [r7, #12]
 8003d2e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8003d32:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d36:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8003d40:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	691b      	ldr	r3, [r3, #16]
 8003d46:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8003d4c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	699b      	ldr	r3, [r3, #24]
 8003d52:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8003d58:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8003d60:	68fa      	ldr	r2, [r7, #12]
 8003d62:	4313      	orrs	r3, r2
 8003d64:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	681b      	ldr	r3, [r3, #0]
 8003d6a:	68fa      	ldr	r2, [r7, #12]
 8003d6c:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8003d6e:	6878      	ldr	r0, [r7, #4]
 8003d70:	f000 fa12 	bl	8004198 <DMA_CalcDMAMUXChannelBaseAndMask>

  if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	689b      	ldr	r3, [r3, #8]
 8003d78:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003d7c:	d102      	bne.n	8003d84 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2200      	movs	r2, #0
 8003d82:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	685a      	ldr	r2, [r3, #4]
 8003d88:	687b      	ldr	r3, [r7, #4]
 8003d8a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003d8c:	b2d2      	uxtb	r2, r2
 8003d8e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d94:	687a      	ldr	r2, [r7, #4]
 8003d96:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003d98:	605a      	str	r2, [r3, #4]

  if(((hdma->Init.Request > 0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	685b      	ldr	r3, [r3, #4]
 8003d9e:	2b00      	cmp	r3, #0
 8003da0:	d010      	beq.n	8003dc4 <HAL_DMA_Init+0x104>
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	685b      	ldr	r3, [r3, #4]
 8003da6:	2b04      	cmp	r3, #4
 8003da8:	d80c      	bhi.n	8003dc4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8003daa:	6878      	ldr	r0, [r7, #4]
 8003dac:	f000 fa32 	bl	8004214 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003db4:	2200      	movs	r2, #0
 8003db6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dbc:	687a      	ldr	r2, [r7, #4]
 8003dbe:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003dc0:	605a      	str	r2, [r3, #4]
 8003dc2:	e008      	b.n	8003dd6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2200      	movs	r2, #0
 8003dc8:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	2200      	movs	r2, #0
 8003dce:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8003dd0:	687b      	ldr	r3, [r7, #4]
 8003dd2:	2200      	movs	r2, #0
 8003dd4:	65da      	str	r2, [r3, #92]	; 0x5c
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	2200      	movs	r2, #0
 8003dda:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	2201      	movs	r2, #1
 8003de0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	2200      	movs	r2, #0
 8003de8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8003dec:	2300      	movs	r3, #0
}
 8003dee:	4618      	mov	r0, r3
 8003df0:	3710      	adds	r7, #16
 8003df2:	46bd      	mov	sp, r7
 8003df4:	bd80      	pop	{r7, pc}
 8003df6:	bf00      	nop
 8003df8:	40020407 	.word	0x40020407
 8003dfc:	bffdfff8 	.word	0xbffdfff8
 8003e00:	cccccccd 	.word	0xcccccccd
 8003e04:	40020000 	.word	0x40020000
 8003e08:	bffdfbf8 	.word	0xbffdfbf8
 8003e0c:	40020400 	.word	0x40020400

08003e10 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003e10:	b580      	push	{r7, lr}
 8003e12:	b086      	sub	sp, #24
 8003e14:	af00      	add	r7, sp, #0
 8003e16:	60f8      	str	r0, [r7, #12]
 8003e18:	60b9      	str	r1, [r7, #8]
 8003e1a:	607a      	str	r2, [r7, #4]
 8003e1c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003e1e:	2300      	movs	r3, #0
 8003e20:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8003e22:	68fb      	ldr	r3, [r7, #12]
 8003e24:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003e28:	2b01      	cmp	r3, #1
 8003e2a:	d101      	bne.n	8003e30 <HAL_DMA_Start_IT+0x20>
 8003e2c:	2302      	movs	r3, #2
 8003e2e:	e066      	b.n	8003efe <HAL_DMA_Start_IT+0xee>
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	2201      	movs	r2, #1
 8003e34:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003e3e:	b2db      	uxtb	r3, r3
 8003e40:	2b01      	cmp	r3, #1
 8003e42:	d155      	bne.n	8003ef0 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	2202      	movs	r2, #2
 8003e48:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	2200      	movs	r2, #0
 8003e50:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8003e52:	68fb      	ldr	r3, [r7, #12]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	681a      	ldr	r2, [r3, #0]
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f022 0201 	bic.w	r2, r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	687a      	ldr	r2, [r7, #4]
 8003e66:	68b9      	ldr	r1, [r7, #8]
 8003e68:	68f8      	ldr	r0, [r7, #12]
 8003e6a:	f000 f957 	bl	800411c <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8003e6e:	68fb      	ldr	r3, [r7, #12]
 8003e70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d008      	beq.n	8003e88 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003e76:	68fb      	ldr	r3, [r7, #12]
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	681a      	ldr	r2, [r3, #0]
 8003e7c:	68fb      	ldr	r3, [r7, #12]
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f042 020e 	orr.w	r2, r2, #14
 8003e84:	601a      	str	r2, [r3, #0]
 8003e86:	e00f      	b.n	8003ea8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003e88:	68fb      	ldr	r3, [r7, #12]
 8003e8a:	681b      	ldr	r3, [r3, #0]
 8003e8c:	681a      	ldr	r2, [r3, #0]
 8003e8e:	68fb      	ldr	r3, [r7, #12]
 8003e90:	681b      	ldr	r3, [r3, #0]
 8003e92:	f022 0204 	bic.w	r2, r2, #4
 8003e96:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8003e98:	68fb      	ldr	r3, [r7, #12]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	f042 020a 	orr.w	r2, r2, #10
 8003ea6:	601a      	str	r2, [r3, #0]
    }

#ifdef DMAMUX1

    /* Check if DMAMUX Synchronization is enabled*/
    if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d007      	beq.n	8003ec6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003eba:	681a      	ldr	r2, [r3, #0]
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003ec0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003ec4:	601a      	str	r2, [r3, #0]
    }

    if(hdma->DMAmuxRequestGen != 0U)
 8003ec6:	68fb      	ldr	r3, [r7, #12]
 8003ec8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d007      	beq.n	8003ede <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed2:	681a      	ldr	r2, [r3, #0]
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003ed8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003edc:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	681a      	ldr	r2, [r3, #0]
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f042 0201 	orr.w	r2, r2, #1
 8003eec:	601a      	str	r2, [r3, #0]
 8003eee:	e005      	b.n	8003efc <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003ef0:	68fb      	ldr	r3, [r7, #12]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8003ef8:	2302      	movs	r3, #2
 8003efa:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8003efc:	7dfb      	ldrb	r3, [r7, #23]
}
 8003efe:	4618      	mov	r0, r3
 8003f00:	3718      	adds	r7, #24
 8003f02:	46bd      	mov	sp, r7
 8003f04:	bd80      	pop	{r7, pc}

08003f06 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003f06:	b480      	push	{r7}
 8003f08:	b085      	sub	sp, #20
 8003f0a:	af00      	add	r7, sp, #0
 8003f0c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003f0e:	2300      	movs	r3, #0
 8003f10:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8003f18:	b2db      	uxtb	r3, r3
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d008      	beq.n	8003f30 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	2204      	movs	r2, #4
 8003f22:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	2200      	movs	r2, #0
 8003f28:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8003f2c:	2301      	movs	r3, #1
 8003f2e:	e040      	b.n	8003fb2 <HAL_DMA_Abort+0xac>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	681a      	ldr	r2, [r3, #0]
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f022 020e 	bic.w	r2, r2, #14
 8003f3e:	601a      	str	r2, [r3, #0]

#if defined(DMAMUX1)
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f44:	681a      	ldr	r2, [r3, #0]
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003f4a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f4e:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	681a      	ldr	r2, [r3, #0]
 8003f56:	687b      	ldr	r3, [r7, #4]
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	f022 0201 	bic.w	r2, r2, #1
 8003f5e:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003f64:	f003 021c 	and.w	r2, r3, #28
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f6c:	2101      	movs	r1, #1
 8003f6e:	fa01 f202 	lsl.w	r2, r1, r2
 8003f72:	605a      	str	r2, [r3, #4]

#if defined(DMAMUX1)
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f78:	687a      	ldr	r2, [r7, #4]
 8003f7a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003f7c:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d00c      	beq.n	8003fa0 <HAL_DMA_Abort+0x9a>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003f90:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003f94:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003f9a:	687a      	ldr	r2, [r7, #4]
 8003f9c:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8003f9e:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	2201      	movs	r2, #1
 8003fa4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	2200      	movs	r2, #0
 8003fac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8003fb0:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	3714      	adds	r7, #20
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003fbe:	b580      	push	{r7, lr}
 8003fc0:	b084      	sub	sp, #16
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8003fd6:	687b      	ldr	r3, [r7, #4]
 8003fd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fda:	f003 031c 	and.w	r3, r3, #28
 8003fde:	2204      	movs	r2, #4
 8003fe0:	409a      	lsls	r2, r3
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	4013      	ands	r3, r2
 8003fe6:	2b00      	cmp	r3, #0
 8003fe8:	d026      	beq.n	8004038 <HAL_DMA_IRQHandler+0x7a>
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	f003 0304 	and.w	r3, r3, #4
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d021      	beq.n	8004038 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	681b      	ldr	r3, [r3, #0]
 8003ff8:	681b      	ldr	r3, [r3, #0]
 8003ffa:	f003 0320 	and.w	r3, r3, #32
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d107      	bne.n	8004012 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	681a      	ldr	r2, [r3, #0]
 8004008:	687b      	ldr	r3, [r7, #4]
 800400a:	681b      	ldr	r3, [r3, #0]
 800400c:	f022 0204 	bic.w	r2, r2, #4
 8004010:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004016:	f003 021c 	and.w	r2, r3, #28
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800401e:	2104      	movs	r1, #4
 8004020:	fa01 f202 	lsl.w	r2, r1, r2
 8004024:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800402a:	2b00      	cmp	r3, #0
 800402c:	d071      	beq.n	8004112 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004032:	6878      	ldr	r0, [r7, #4]
 8004034:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004036:	e06c      	b.n	8004112 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800403c:	f003 031c 	and.w	r3, r3, #28
 8004040:	2202      	movs	r2, #2
 8004042:	409a      	lsls	r2, r3
 8004044:	68fb      	ldr	r3, [r7, #12]
 8004046:	4013      	ands	r3, r2
 8004048:	2b00      	cmp	r3, #0
 800404a:	d02e      	beq.n	80040aa <HAL_DMA_IRQHandler+0xec>
 800404c:	68bb      	ldr	r3, [r7, #8]
 800404e:	f003 0302 	and.w	r3, r3, #2
 8004052:	2b00      	cmp	r3, #0
 8004054:	d029      	beq.n	80040aa <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	681b      	ldr	r3, [r3, #0]
 800405c:	f003 0320 	and.w	r3, r3, #32
 8004060:	2b00      	cmp	r3, #0
 8004062:	d10b      	bne.n	800407c <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	681a      	ldr	r2, [r3, #0]
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	681b      	ldr	r3, [r3, #0]
 800406e:	f022 020a 	bic.w	r2, r2, #10
 8004072:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004080:	f003 021c 	and.w	r2, r3, #28
 8004084:	687b      	ldr	r3, [r7, #4]
 8004086:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004088:	2102      	movs	r1, #2
 800408a:	fa01 f202 	lsl.w	r2, r1, r2
 800408e:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800409c:	2b00      	cmp	r3, #0
 800409e:	d038      	beq.n	8004112 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80040a0:	687b      	ldr	r3, [r7, #4]
 80040a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80040a4:	6878      	ldr	r0, [r7, #4]
 80040a6:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80040a8:	e033      	b.n	8004112 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040ae:	f003 031c 	and.w	r3, r3, #28
 80040b2:	2208      	movs	r2, #8
 80040b4:	409a      	lsls	r2, r3
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	4013      	ands	r3, r2
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d02a      	beq.n	8004114 <HAL_DMA_IRQHandler+0x156>
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	f003 0308 	and.w	r3, r3, #8
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	d025      	beq.n	8004114 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	681a      	ldr	r2, [r3, #0]
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	f022 020e 	bic.w	r2, r2, #14
 80040d6:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040dc:	f003 021c 	and.w	r2, r3, #28
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80040e4:	2101      	movs	r1, #1
 80040e6:	fa01 f202 	lsl.w	r2, r1, r2
 80040ea:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	2201      	movs	r2, #1
 80040f0:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	2201      	movs	r2, #1
 80040f6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2200      	movs	r2, #0
 80040fe:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004106:	2b00      	cmp	r3, #0
 8004108:	d004      	beq.n	8004114 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800410e:	6878      	ldr	r0, [r7, #4]
 8004110:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8004112:	bf00      	nop
 8004114:	bf00      	nop
}
 8004116:	3710      	adds	r7, #16
 8004118:	46bd      	mov	sp, r7
 800411a:	bd80      	pop	{r7, pc}

0800411c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800411c:	b480      	push	{r7}
 800411e:	b085      	sub	sp, #20
 8004120:	af00      	add	r7, sp, #0
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	60b9      	str	r1, [r7, #8]
 8004126:	607a      	str	r2, [r7, #4]
 8004128:	603b      	str	r3, [r7, #0]
#if defined(DMAMUX1)
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800412e:	68fa      	ldr	r2, [r7, #12]
 8004130:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004132:	605a      	str	r2, [r3, #4]

  if(hdma->DMAmuxRequestGen != 0U)
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004138:	2b00      	cmp	r3, #0
 800413a:	d004      	beq.n	8004146 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800413c:	68fb      	ldr	r3, [r7, #12]
 800413e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004140:	68fa      	ldr	r2, [r7, #12]
 8004142:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 8004144:	605a      	str	r2, [r3, #4]
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800414a:	f003 021c 	and.w	r2, r3, #28
 800414e:	68fb      	ldr	r3, [r7, #12]
 8004150:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004152:	2101      	movs	r1, #1
 8004154:	fa01 f202 	lsl.w	r2, r1, r2
 8004158:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 800415a:	68fb      	ldr	r3, [r7, #12]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	683a      	ldr	r2, [r7, #0]
 8004160:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004162:	68fb      	ldr	r3, [r7, #12]
 8004164:	689b      	ldr	r3, [r3, #8]
 8004166:	2b10      	cmp	r3, #16
 8004168:	d108      	bne.n	800417c <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	687a      	ldr	r2, [r7, #4]
 8004170:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8004172:	68fb      	ldr	r3, [r7, #12]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68ba      	ldr	r2, [r7, #8]
 8004178:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 800417a:	e007      	b.n	800418c <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 800417c:	68fb      	ldr	r3, [r7, #12]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	68ba      	ldr	r2, [r7, #8]
 8004182:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8004184:	68fb      	ldr	r3, [r7, #12]
 8004186:	681b      	ldr	r3, [r3, #0]
 8004188:	687a      	ldr	r2, [r7, #4]
 800418a:	60da      	str	r2, [r3, #12]
}
 800418c:	bf00      	nop
 800418e:	3714      	adds	r7, #20
 8004190:	46bd      	mov	sp, r7
 8004192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004196:	4770      	bx	lr

08004198 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004198:	b480      	push	{r7}
 800419a:	b085      	sub	sp, #20
 800419c:	af00      	add	r7, sp, #0
 800419e:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	681b      	ldr	r3, [r3, #0]
 80041a4:	461a      	mov	r2, r3
 80041a6:	4b17      	ldr	r3, [pc, #92]	; (8004204 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d80a      	bhi.n	80041c2 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041b0:	089b      	lsrs	r3, r3, #2
 80041b2:	009b      	lsls	r3, r3, #2
 80041b4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80041b8:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80041bc:	687a      	ldr	r2, [r7, #4]
 80041be:	6493      	str	r3, [r2, #72]	; 0x48
 80041c0:	e007      	b.n	80041d2 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80041c6:	089b      	lsrs	r3, r3, #2
 80041c8:	009a      	lsls	r2, r3, #2
 80041ca:	4b0f      	ldr	r3, [pc, #60]	; (8004208 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 80041cc:	4413      	add	r3, r2
 80041ce:	687a      	ldr	r2, [r7, #4]
 80041d0:	6493      	str	r3, [r2, #72]	; 0x48
  }

  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80041d2:	687b      	ldr	r3, [r7, #4]
 80041d4:	681b      	ldr	r3, [r3, #0]
 80041d6:	b2db      	uxtb	r3, r3
 80041d8:	3b08      	subs	r3, #8
 80041da:	4a0c      	ldr	r2, [pc, #48]	; (800420c <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 80041dc:	fba2 2303 	umull	r2, r3, r2, r3
 80041e0:	091b      	lsrs	r3, r3, #4
 80041e2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80041e4:	687b      	ldr	r3, [r7, #4]
 80041e6:	4a0a      	ldr	r2, [pc, #40]	; (8004210 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80041e8:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f003 031f 	and.w	r3, r3, #31
 80041f0:	2201      	movs	r2, #1
 80041f2:	409a      	lsls	r2, r3
 80041f4:	687b      	ldr	r3, [r7, #4]
 80041f6:	651a      	str	r2, [r3, #80]	; 0x50
}
 80041f8:	bf00      	nop
 80041fa:	3714      	adds	r7, #20
 80041fc:	46bd      	mov	sp, r7
 80041fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004202:	4770      	bx	lr
 8004204:	40020407 	.word	0x40020407
 8004208:	4002081c 	.word	0x4002081c
 800420c:	cccccccd 	.word	0xcccccccd
 8004210:	40020880 	.word	0x40020880

08004214 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004214:	b480      	push	{r7}
 8004216:	b085      	sub	sp, #20
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	685b      	ldr	r3, [r3, #4]
 8004220:	b2db      	uxtb	r3, r3
 8004222:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004224:	68fa      	ldr	r2, [r7, #12]
 8004226:	4b0b      	ldr	r3, [pc, #44]	; (8004254 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004228:	4413      	add	r3, r2
 800422a:	009b      	lsls	r3, r3, #2
 800422c:	461a      	mov	r2, r3
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004232:	687b      	ldr	r3, [r7, #4]
 8004234:	4a08      	ldr	r2, [pc, #32]	; (8004258 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004236:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004238:	68fb      	ldr	r3, [r7, #12]
 800423a:	3b01      	subs	r3, #1
 800423c:	f003 0303 	and.w	r3, r3, #3
 8004240:	2201      	movs	r2, #1
 8004242:	409a      	lsls	r2, r3
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004248:	bf00      	nop
 800424a:	3714      	adds	r7, #20
 800424c:	46bd      	mov	sp, r7
 800424e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004252:	4770      	bx	lr
 8004254:	1000823f 	.word	0x1000823f
 8004258:	40020940 	.word	0x40020940

0800425c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800425c:	b480      	push	{r7}
 800425e:	b087      	sub	sp, #28
 8004260:	af00      	add	r7, sp, #0
 8004262:	6078      	str	r0, [r7, #4]
 8004264:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004266:	2300      	movs	r3, #0
 8004268:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800426a:	e166      	b.n	800453a <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800426c:	683b      	ldr	r3, [r7, #0]
 800426e:	681a      	ldr	r2, [r3, #0]
 8004270:	2101      	movs	r1, #1
 8004272:	697b      	ldr	r3, [r7, #20]
 8004274:	fa01 f303 	lsl.w	r3, r1, r3
 8004278:	4013      	ands	r3, r2
 800427a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	2b00      	cmp	r3, #0
 8004280:	f000 8158 	beq.w	8004534 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004284:	683b      	ldr	r3, [r7, #0]
 8004286:	685b      	ldr	r3, [r3, #4]
 8004288:	2b01      	cmp	r3, #1
 800428a:	d00b      	beq.n	80042a4 <HAL_GPIO_Init+0x48>
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	685b      	ldr	r3, [r3, #4]
 8004290:	2b02      	cmp	r3, #2
 8004292:	d007      	beq.n	80042a4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004294:	683b      	ldr	r3, [r7, #0]
 8004296:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004298:	2b11      	cmp	r3, #17
 800429a:	d003      	beq.n	80042a4 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	685b      	ldr	r3, [r3, #4]
 80042a0:	2b12      	cmp	r3, #18
 80042a2:	d130      	bne.n	8004306 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	689b      	ldr	r3, [r3, #8]
 80042a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80042aa:	697b      	ldr	r3, [r7, #20]
 80042ac:	005b      	lsls	r3, r3, #1
 80042ae:	2203      	movs	r2, #3
 80042b0:	fa02 f303 	lsl.w	r3, r2, r3
 80042b4:	43db      	mvns	r3, r3
 80042b6:	693a      	ldr	r2, [r7, #16]
 80042b8:	4013      	ands	r3, r2
 80042ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80042bc:	683b      	ldr	r3, [r7, #0]
 80042be:	68da      	ldr	r2, [r3, #12]
 80042c0:	697b      	ldr	r3, [r7, #20]
 80042c2:	005b      	lsls	r3, r3, #1
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	693a      	ldr	r2, [r7, #16]
 80042ca:	4313      	orrs	r3, r2
 80042cc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	693a      	ldr	r2, [r7, #16]
 80042d2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	685b      	ldr	r3, [r3, #4]
 80042d8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80042da:	2201      	movs	r2, #1
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	fa02 f303 	lsl.w	r3, r2, r3
 80042e2:	43db      	mvns	r3, r3
 80042e4:	693a      	ldr	r2, [r7, #16]
 80042e6:	4013      	ands	r3, r2
 80042e8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 80042ea:	683b      	ldr	r3, [r7, #0]
 80042ec:	685b      	ldr	r3, [r3, #4]
 80042ee:	091b      	lsrs	r3, r3, #4
 80042f0:	f003 0201 	and.w	r2, r3, #1
 80042f4:	697b      	ldr	r3, [r7, #20]
 80042f6:	fa02 f303 	lsl.w	r3, r2, r3
 80042fa:	693a      	ldr	r2, [r7, #16]
 80042fc:	4313      	orrs	r3, r2
 80042fe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	693a      	ldr	r2, [r7, #16]
 8004304:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	68db      	ldr	r3, [r3, #12]
 800430a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800430c:	697b      	ldr	r3, [r7, #20]
 800430e:	005b      	lsls	r3, r3, #1
 8004310:	2203      	movs	r2, #3
 8004312:	fa02 f303 	lsl.w	r3, r2, r3
 8004316:	43db      	mvns	r3, r3
 8004318:	693a      	ldr	r2, [r7, #16]
 800431a:	4013      	ands	r3, r2
 800431c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800431e:	683b      	ldr	r3, [r7, #0]
 8004320:	689a      	ldr	r2, [r3, #8]
 8004322:	697b      	ldr	r3, [r7, #20]
 8004324:	005b      	lsls	r3, r3, #1
 8004326:	fa02 f303 	lsl.w	r3, r2, r3
 800432a:	693a      	ldr	r2, [r7, #16]
 800432c:	4313      	orrs	r3, r2
 800432e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	693a      	ldr	r2, [r7, #16]
 8004334:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004336:	683b      	ldr	r3, [r7, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	2b02      	cmp	r3, #2
 800433c:	d003      	beq.n	8004346 <HAL_GPIO_Init+0xea>
 800433e:	683b      	ldr	r3, [r7, #0]
 8004340:	685b      	ldr	r3, [r3, #4]
 8004342:	2b12      	cmp	r3, #18
 8004344:	d123      	bne.n	800438e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004346:	697b      	ldr	r3, [r7, #20]
 8004348:	08da      	lsrs	r2, r3, #3
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	3208      	adds	r2, #8
 800434e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004352:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004354:	697b      	ldr	r3, [r7, #20]
 8004356:	f003 0307 	and.w	r3, r3, #7
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	220f      	movs	r2, #15
 800435e:	fa02 f303 	lsl.w	r3, r2, r3
 8004362:	43db      	mvns	r3, r3
 8004364:	693a      	ldr	r2, [r7, #16]
 8004366:	4013      	ands	r3, r2
 8004368:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800436a:	683b      	ldr	r3, [r7, #0]
 800436c:	691a      	ldr	r2, [r3, #16]
 800436e:	697b      	ldr	r3, [r7, #20]
 8004370:	f003 0307 	and.w	r3, r3, #7
 8004374:	009b      	lsls	r3, r3, #2
 8004376:	fa02 f303 	lsl.w	r3, r2, r3
 800437a:	693a      	ldr	r2, [r7, #16]
 800437c:	4313      	orrs	r3, r2
 800437e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004380:	697b      	ldr	r3, [r7, #20]
 8004382:	08da      	lsrs	r2, r3, #3
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	3208      	adds	r2, #8
 8004388:	6939      	ldr	r1, [r7, #16]
 800438a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	681b      	ldr	r3, [r3, #0]
 8004392:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8004394:	697b      	ldr	r3, [r7, #20]
 8004396:	005b      	lsls	r3, r3, #1
 8004398:	2203      	movs	r2, #3
 800439a:	fa02 f303 	lsl.w	r3, r2, r3
 800439e:	43db      	mvns	r3, r3
 80043a0:	693a      	ldr	r2, [r7, #16]
 80043a2:	4013      	ands	r3, r2
 80043a4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	f003 0203 	and.w	r2, r3, #3
 80043ae:	697b      	ldr	r3, [r7, #20]
 80043b0:	005b      	lsls	r3, r3, #1
 80043b2:	fa02 f303 	lsl.w	r3, r2, r3
 80043b6:	693a      	ldr	r2, [r7, #16]
 80043b8:	4313      	orrs	r3, r2
 80043ba:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	693a      	ldr	r2, [r7, #16]
 80043c0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	f000 80b2 	beq.w	8004534 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80043d0:	4b61      	ldr	r3, [pc, #388]	; (8004558 <HAL_GPIO_Init+0x2fc>)
 80043d2:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043d4:	4a60      	ldr	r2, [pc, #384]	; (8004558 <HAL_GPIO_Init+0x2fc>)
 80043d6:	f043 0301 	orr.w	r3, r3, #1
 80043da:	6613      	str	r3, [r2, #96]	; 0x60
 80043dc:	4b5e      	ldr	r3, [pc, #376]	; (8004558 <HAL_GPIO_Init+0x2fc>)
 80043de:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80043e0:	f003 0301 	and.w	r3, r3, #1
 80043e4:	60bb      	str	r3, [r7, #8]
 80043e6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 80043e8:	4a5c      	ldr	r2, [pc, #368]	; (800455c <HAL_GPIO_Init+0x300>)
 80043ea:	697b      	ldr	r3, [r7, #20]
 80043ec:	089b      	lsrs	r3, r3, #2
 80043ee:	3302      	adds	r3, #2
 80043f0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80043f4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80043f6:	697b      	ldr	r3, [r7, #20]
 80043f8:	f003 0303 	and.w	r3, r3, #3
 80043fc:	009b      	lsls	r3, r3, #2
 80043fe:	220f      	movs	r2, #15
 8004400:	fa02 f303 	lsl.w	r3, r2, r3
 8004404:	43db      	mvns	r3, r3
 8004406:	693a      	ldr	r2, [r7, #16]
 8004408:	4013      	ands	r3, r2
 800440a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004412:	d02b      	beq.n	800446c <HAL_GPIO_Init+0x210>
 8004414:	687b      	ldr	r3, [r7, #4]
 8004416:	4a52      	ldr	r2, [pc, #328]	; (8004560 <HAL_GPIO_Init+0x304>)
 8004418:	4293      	cmp	r3, r2
 800441a:	d025      	beq.n	8004468 <HAL_GPIO_Init+0x20c>
 800441c:	687b      	ldr	r3, [r7, #4]
 800441e:	4a51      	ldr	r2, [pc, #324]	; (8004564 <HAL_GPIO_Init+0x308>)
 8004420:	4293      	cmp	r3, r2
 8004422:	d01f      	beq.n	8004464 <HAL_GPIO_Init+0x208>
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	4a50      	ldr	r2, [pc, #320]	; (8004568 <HAL_GPIO_Init+0x30c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d019      	beq.n	8004460 <HAL_GPIO_Init+0x204>
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	4a4f      	ldr	r2, [pc, #316]	; (800456c <HAL_GPIO_Init+0x310>)
 8004430:	4293      	cmp	r3, r2
 8004432:	d013      	beq.n	800445c <HAL_GPIO_Init+0x200>
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	4a4e      	ldr	r2, [pc, #312]	; (8004570 <HAL_GPIO_Init+0x314>)
 8004438:	4293      	cmp	r3, r2
 800443a:	d00d      	beq.n	8004458 <HAL_GPIO_Init+0x1fc>
 800443c:	687b      	ldr	r3, [r7, #4]
 800443e:	4a4d      	ldr	r2, [pc, #308]	; (8004574 <HAL_GPIO_Init+0x318>)
 8004440:	4293      	cmp	r3, r2
 8004442:	d007      	beq.n	8004454 <HAL_GPIO_Init+0x1f8>
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	4a4c      	ldr	r2, [pc, #304]	; (8004578 <HAL_GPIO_Init+0x31c>)
 8004448:	4293      	cmp	r3, r2
 800444a:	d101      	bne.n	8004450 <HAL_GPIO_Init+0x1f4>
 800444c:	2307      	movs	r3, #7
 800444e:	e00e      	b.n	800446e <HAL_GPIO_Init+0x212>
 8004450:	2308      	movs	r3, #8
 8004452:	e00c      	b.n	800446e <HAL_GPIO_Init+0x212>
 8004454:	2306      	movs	r3, #6
 8004456:	e00a      	b.n	800446e <HAL_GPIO_Init+0x212>
 8004458:	2305      	movs	r3, #5
 800445a:	e008      	b.n	800446e <HAL_GPIO_Init+0x212>
 800445c:	2304      	movs	r3, #4
 800445e:	e006      	b.n	800446e <HAL_GPIO_Init+0x212>
 8004460:	2303      	movs	r3, #3
 8004462:	e004      	b.n	800446e <HAL_GPIO_Init+0x212>
 8004464:	2302      	movs	r3, #2
 8004466:	e002      	b.n	800446e <HAL_GPIO_Init+0x212>
 8004468:	2301      	movs	r3, #1
 800446a:	e000      	b.n	800446e <HAL_GPIO_Init+0x212>
 800446c:	2300      	movs	r3, #0
 800446e:	697a      	ldr	r2, [r7, #20]
 8004470:	f002 0203 	and.w	r2, r2, #3
 8004474:	0092      	lsls	r2, r2, #2
 8004476:	4093      	lsls	r3, r2
 8004478:	693a      	ldr	r2, [r7, #16]
 800447a:	4313      	orrs	r3, r2
 800447c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800447e:	4937      	ldr	r1, [pc, #220]	; (800455c <HAL_GPIO_Init+0x300>)
 8004480:	697b      	ldr	r3, [r7, #20]
 8004482:	089b      	lsrs	r3, r3, #2
 8004484:	3302      	adds	r3, #2
 8004486:	693a      	ldr	r2, [r7, #16]
 8004488:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800448c:	4b3b      	ldr	r3, [pc, #236]	; (800457c <HAL_GPIO_Init+0x320>)
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	43db      	mvns	r3, r3
 8004496:	693a      	ldr	r2, [r7, #16]
 8004498:	4013      	ands	r3, r2
 800449a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800449c:	683b      	ldr	r3, [r7, #0]
 800449e:	685b      	ldr	r3, [r3, #4]
 80044a0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d003      	beq.n	80044b0 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	4313      	orrs	r3, r2
 80044ae:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80044b0:	4a32      	ldr	r2, [pc, #200]	; (800457c <HAL_GPIO_Init+0x320>)
 80044b2:	693b      	ldr	r3, [r7, #16]
 80044b4:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 80044b6:	4b31      	ldr	r3, [pc, #196]	; (800457c <HAL_GPIO_Init+0x320>)
 80044b8:	685b      	ldr	r3, [r3, #4]
 80044ba:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	43db      	mvns	r3, r3
 80044c0:	693a      	ldr	r2, [r7, #16]
 80044c2:	4013      	ands	r3, r2
 80044c4:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80044c6:	683b      	ldr	r3, [r7, #0]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d003      	beq.n	80044da <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	4313      	orrs	r3, r2
 80044d8:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80044da:	4a28      	ldr	r2, [pc, #160]	; (800457c <HAL_GPIO_Init+0x320>)
 80044dc:	693b      	ldr	r3, [r7, #16]
 80044de:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80044e0:	4b26      	ldr	r3, [pc, #152]	; (800457c <HAL_GPIO_Init+0x320>)
 80044e2:	689b      	ldr	r3, [r3, #8]
 80044e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	43db      	mvns	r3, r3
 80044ea:	693a      	ldr	r2, [r7, #16]
 80044ec:	4013      	ands	r3, r2
 80044ee:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80044f0:	683b      	ldr	r3, [r7, #0]
 80044f2:	685b      	ldr	r3, [r3, #4]
 80044f4:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80044f8:	2b00      	cmp	r3, #0
 80044fa:	d003      	beq.n	8004504 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80044fc:	693a      	ldr	r2, [r7, #16]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	4313      	orrs	r3, r2
 8004502:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004504:	4a1d      	ldr	r2, [pc, #116]	; (800457c <HAL_GPIO_Init+0x320>)
 8004506:	693b      	ldr	r3, [r7, #16]
 8004508:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800450a:	4b1c      	ldr	r3, [pc, #112]	; (800457c <HAL_GPIO_Init+0x320>)
 800450c:	68db      	ldr	r3, [r3, #12]
 800450e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	43db      	mvns	r3, r3
 8004514:	693a      	ldr	r2, [r7, #16]
 8004516:	4013      	ands	r3, r2
 8004518:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800451a:	683b      	ldr	r3, [r7, #0]
 800451c:	685b      	ldr	r3, [r3, #4]
 800451e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004522:	2b00      	cmp	r3, #0
 8004524:	d003      	beq.n	800452e <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 8004526:	693a      	ldr	r2, [r7, #16]
 8004528:	68fb      	ldr	r3, [r7, #12]
 800452a:	4313      	orrs	r3, r2
 800452c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800452e:	4a13      	ldr	r2, [pc, #76]	; (800457c <HAL_GPIO_Init+0x320>)
 8004530:	693b      	ldr	r3, [r7, #16]
 8004532:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8004534:	697b      	ldr	r3, [r7, #20]
 8004536:	3301      	adds	r3, #1
 8004538:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800453a:	683b      	ldr	r3, [r7, #0]
 800453c:	681a      	ldr	r2, [r3, #0]
 800453e:	697b      	ldr	r3, [r7, #20]
 8004540:	fa22 f303 	lsr.w	r3, r2, r3
 8004544:	2b00      	cmp	r3, #0
 8004546:	f47f ae91 	bne.w	800426c <HAL_GPIO_Init+0x10>
  }
}
 800454a:	bf00      	nop
 800454c:	371c      	adds	r7, #28
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	40021000 	.word	0x40021000
 800455c:	40010000 	.word	0x40010000
 8004560:	48000400 	.word	0x48000400
 8004564:	48000800 	.word	0x48000800
 8004568:	48000c00 	.word	0x48000c00
 800456c:	48001000 	.word	0x48001000
 8004570:	48001400 	.word	0x48001400
 8004574:	48001800 	.word	0x48001800
 8004578:	48001c00 	.word	0x48001c00
 800457c:	40010400 	.word	0x40010400

08004580 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004580:	b480      	push	{r7}
 8004582:	b083      	sub	sp, #12
 8004584:	af00      	add	r7, sp, #0
 8004586:	6078      	str	r0, [r7, #4]
 8004588:	460b      	mov	r3, r1
 800458a:	807b      	strh	r3, [r7, #2]
 800458c:	4613      	mov	r3, r2
 800458e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004590:	787b      	ldrb	r3, [r7, #1]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d003      	beq.n	800459e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004596:	887a      	ldrh	r2, [r7, #2]
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 800459c:	e002      	b.n	80045a4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800459e:	887a      	ldrh	r2, [r7, #2]
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80045a4:	bf00      	nop
 80045a6:	370c      	adds	r7, #12
 80045a8:	46bd      	mov	sp, r7
 80045aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045ae:	4770      	bx	lr

080045b0 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80045b0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80045b2:	b08f      	sub	sp, #60	; 0x3c
 80045b4:	af0a      	add	r7, sp, #40	; 0x28
 80045b6:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d101      	bne.n	80045c2 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80045be:	2301      	movs	r3, #1
 80045c0:	e116      	b.n	80047f0 <HAL_PCD_Init+0x240>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	f893 33bd 	ldrb.w	r3, [r3, #957]	; 0x3bd
 80045ce:	b2db      	uxtb	r3, r3
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d106      	bne.n	80045e2 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	2200      	movs	r2, #0
 80045d8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80045dc:	6878      	ldr	r0, [r7, #4]
 80045de:	f006 fc1d 	bl	800ae1c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	2203      	movs	r2, #3
 80045e6:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 80045ea:	68bb      	ldr	r3, [r7, #8]
 80045ec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80045ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80045f2:	2b00      	cmp	r3, #0
 80045f4:	d102      	bne.n	80045fc <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	2200      	movs	r2, #0
 80045fa:	611a      	str	r2, [r3, #16]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4618      	mov	r0, r3
 8004602:	f003 fcd4 	bl	8007fae <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	603b      	str	r3, [r7, #0]
 800460c:	687e      	ldr	r6, [r7, #4]
 800460e:	466d      	mov	r5, sp
 8004610:	f106 0410 	add.w	r4, r6, #16
 8004614:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8004616:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8004618:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800461a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800461c:	e894 0003 	ldmia.w	r4, {r0, r1}
 8004620:	e885 0003 	stmia.w	r5, {r0, r1}
 8004624:	1d33      	adds	r3, r6, #4
 8004626:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004628:	6838      	ldr	r0, [r7, #0]
 800462a:	f003 fbc1 	bl	8007db0 <USB_CoreInit>
 800462e:	4603      	mov	r3, r0
 8004630:	2b00      	cmp	r3, #0
 8004632:	d005      	beq.n	8004640 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	2202      	movs	r2, #2
 8004638:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e0d7      	b.n	80047f0 <HAL_PCD_Init+0x240>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	2100      	movs	r1, #0
 8004646:	4618      	mov	r0, r3
 8004648:	f003 fcc2 	bl	8007fd0 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800464c:	2300      	movs	r3, #0
 800464e:	73fb      	strb	r3, [r7, #15]
 8004650:	e04a      	b.n	80046e8 <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004652:	7bfa      	ldrb	r2, [r7, #15]
 8004654:	6879      	ldr	r1, [r7, #4]
 8004656:	4613      	mov	r3, r2
 8004658:	00db      	lsls	r3, r3, #3
 800465a:	1a9b      	subs	r3, r3, r2
 800465c:	009b      	lsls	r3, r3, #2
 800465e:	440b      	add	r3, r1
 8004660:	333d      	adds	r3, #61	; 0x3d
 8004662:	2201      	movs	r2, #1
 8004664:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004666:	7bfa      	ldrb	r2, [r7, #15]
 8004668:	6879      	ldr	r1, [r7, #4]
 800466a:	4613      	mov	r3, r2
 800466c:	00db      	lsls	r3, r3, #3
 800466e:	1a9b      	subs	r3, r3, r2
 8004670:	009b      	lsls	r3, r3, #2
 8004672:	440b      	add	r3, r1
 8004674:	333c      	adds	r3, #60	; 0x3c
 8004676:	7bfa      	ldrb	r2, [r7, #15]
 8004678:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800467a:	7bfa      	ldrb	r2, [r7, #15]
 800467c:	7bfb      	ldrb	r3, [r7, #15]
 800467e:	b298      	uxth	r0, r3
 8004680:	6879      	ldr	r1, [r7, #4]
 8004682:	4613      	mov	r3, r2
 8004684:	00db      	lsls	r3, r3, #3
 8004686:	1a9b      	subs	r3, r3, r2
 8004688:	009b      	lsls	r3, r3, #2
 800468a:	440b      	add	r3, r1
 800468c:	3342      	adds	r3, #66	; 0x42
 800468e:	4602      	mov	r2, r0
 8004690:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004692:	7bfa      	ldrb	r2, [r7, #15]
 8004694:	6879      	ldr	r1, [r7, #4]
 8004696:	4613      	mov	r3, r2
 8004698:	00db      	lsls	r3, r3, #3
 800469a:	1a9b      	subs	r3, r3, r2
 800469c:	009b      	lsls	r3, r3, #2
 800469e:	440b      	add	r3, r1
 80046a0:	333f      	adds	r3, #63	; 0x3f
 80046a2:	2200      	movs	r2, #0
 80046a4:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80046a6:	7bfa      	ldrb	r2, [r7, #15]
 80046a8:	6879      	ldr	r1, [r7, #4]
 80046aa:	4613      	mov	r3, r2
 80046ac:	00db      	lsls	r3, r3, #3
 80046ae:	1a9b      	subs	r3, r3, r2
 80046b0:	009b      	lsls	r3, r3, #2
 80046b2:	440b      	add	r3, r1
 80046b4:	3344      	adds	r3, #68	; 0x44
 80046b6:	2200      	movs	r2, #0
 80046b8:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80046ba:	7bfa      	ldrb	r2, [r7, #15]
 80046bc:	6879      	ldr	r1, [r7, #4]
 80046be:	4613      	mov	r3, r2
 80046c0:	00db      	lsls	r3, r3, #3
 80046c2:	1a9b      	subs	r3, r3, r2
 80046c4:	009b      	lsls	r3, r3, #2
 80046c6:	440b      	add	r3, r1
 80046c8:	3348      	adds	r3, #72	; 0x48
 80046ca:	2200      	movs	r2, #0
 80046cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80046ce:	7bfa      	ldrb	r2, [r7, #15]
 80046d0:	6879      	ldr	r1, [r7, #4]
 80046d2:	4613      	mov	r3, r2
 80046d4:	00db      	lsls	r3, r3, #3
 80046d6:	1a9b      	subs	r3, r3, r2
 80046d8:	009b      	lsls	r3, r3, #2
 80046da:	440b      	add	r3, r1
 80046dc:	3350      	adds	r3, #80	; 0x50
 80046de:	2200      	movs	r2, #0
 80046e0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046e2:	7bfb      	ldrb	r3, [r7, #15]
 80046e4:	3301      	adds	r3, #1
 80046e6:	73fb      	strb	r3, [r7, #15]
 80046e8:	7bfa      	ldrb	r2, [r7, #15]
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	685b      	ldr	r3, [r3, #4]
 80046ee:	429a      	cmp	r2, r3
 80046f0:	d3af      	bcc.n	8004652 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80046f2:	2300      	movs	r3, #0
 80046f4:	73fb      	strb	r3, [r7, #15]
 80046f6:	e044      	b.n	8004782 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 80046f8:	7bfa      	ldrb	r2, [r7, #15]
 80046fa:	6879      	ldr	r1, [r7, #4]
 80046fc:	4613      	mov	r3, r2
 80046fe:	00db      	lsls	r3, r3, #3
 8004700:	1a9b      	subs	r3, r3, r2
 8004702:	009b      	lsls	r3, r3, #2
 8004704:	440b      	add	r3, r1
 8004706:	f203 13fd 	addw	r3, r3, #509	; 0x1fd
 800470a:	2200      	movs	r2, #0
 800470c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 800470e:	7bfa      	ldrb	r2, [r7, #15]
 8004710:	6879      	ldr	r1, [r7, #4]
 8004712:	4613      	mov	r3, r2
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	1a9b      	subs	r3, r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	440b      	add	r3, r1
 800471c:	f503 73fe 	add.w	r3, r3, #508	; 0x1fc
 8004720:	7bfa      	ldrb	r2, [r7, #15]
 8004722:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004724:	7bfa      	ldrb	r2, [r7, #15]
 8004726:	6879      	ldr	r1, [r7, #4]
 8004728:	4613      	mov	r3, r2
 800472a:	00db      	lsls	r3, r3, #3
 800472c:	1a9b      	subs	r3, r3, r2
 800472e:	009b      	lsls	r3, r3, #2
 8004730:	440b      	add	r3, r1
 8004732:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8004736:	2200      	movs	r2, #0
 8004738:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800473a:	7bfa      	ldrb	r2, [r7, #15]
 800473c:	6879      	ldr	r1, [r7, #4]
 800473e:	4613      	mov	r3, r2
 8004740:	00db      	lsls	r3, r3, #3
 8004742:	1a9b      	subs	r3, r3, r2
 8004744:	009b      	lsls	r3, r3, #2
 8004746:	440b      	add	r3, r1
 8004748:	f503 7301 	add.w	r3, r3, #516	; 0x204
 800474c:	2200      	movs	r2, #0
 800474e:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004750:	7bfa      	ldrb	r2, [r7, #15]
 8004752:	6879      	ldr	r1, [r7, #4]
 8004754:	4613      	mov	r3, r2
 8004756:	00db      	lsls	r3, r3, #3
 8004758:	1a9b      	subs	r3, r3, r2
 800475a:	009b      	lsls	r3, r3, #2
 800475c:	440b      	add	r3, r1
 800475e:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8004762:	2200      	movs	r2, #0
 8004764:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004766:	7bfa      	ldrb	r2, [r7, #15]
 8004768:	6879      	ldr	r1, [r7, #4]
 800476a:	4613      	mov	r3, r2
 800476c:	00db      	lsls	r3, r3, #3
 800476e:	1a9b      	subs	r3, r3, r2
 8004770:	009b      	lsls	r3, r3, #2
 8004772:	440b      	add	r3, r1
 8004774:	f503 7304 	add.w	r3, r3, #528	; 0x210
 8004778:	2200      	movs	r2, #0
 800477a:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800477c:	7bfb      	ldrb	r3, [r7, #15]
 800477e:	3301      	adds	r3, #1
 8004780:	73fb      	strb	r3, [r7, #15]
 8004782:	7bfa      	ldrb	r2, [r7, #15]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	685b      	ldr	r3, [r3, #4]
 8004788:	429a      	cmp	r2, r3
 800478a:	d3b5      	bcc.n	80046f8 <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800478c:	687b      	ldr	r3, [r7, #4]
 800478e:	681b      	ldr	r3, [r3, #0]
 8004790:	603b      	str	r3, [r7, #0]
 8004792:	687e      	ldr	r6, [r7, #4]
 8004794:	466d      	mov	r5, sp
 8004796:	f106 0410 	add.w	r4, r6, #16
 800479a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800479c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800479e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80047a0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80047a2:	e894 0003 	ldmia.w	r4, {r0, r1}
 80047a6:	e885 0003 	stmia.w	r5, {r0, r1}
 80047aa:	1d33      	adds	r3, r6, #4
 80047ac:	cb0e      	ldmia	r3, {r1, r2, r3}
 80047ae:	6838      	ldr	r0, [r7, #0]
 80047b0:	f003 fc38 	bl	8008024 <USB_DevInit>
 80047b4:	4603      	mov	r3, r0
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d005      	beq.n	80047c6 <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2202      	movs	r2, #2
 80047be:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e014      	b.n	80047f0 <HAL_PCD_Init+0x240>
  }

  hpcd->USB_Address = 0U;
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 80047ce:	687b      	ldr	r3, [r7, #4]
 80047d0:	2201      	movs	r2, #1
 80047d2:	f883 23bd 	strb.w	r2, [r3, #957]	; 0x3bd
  
  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d102      	bne.n	80047e4 <HAL_PCD_Init+0x234>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 ff62 	bl	80056a8 <HAL_PCDEx_ActivateLPM>
  }
  
  (void)USB_DevDisconnect(hpcd->Instance);
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	4618      	mov	r0, r3
 80047ea:	f004 fbba 	bl	8008f62 <USB_DevDisconnect>

  return HAL_OK;
 80047ee:	2300      	movs	r3, #0
}
 80047f0:	4618      	mov	r0, r3
 80047f2:	3714      	adds	r7, #20
 80047f4:	46bd      	mov	sp, r7
 80047f6:	bdf0      	pop	{r4, r5, r6, r7, pc}

080047f8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80047f8:	b580      	push	{r7, lr}
 80047fa:	b084      	sub	sp, #16
 80047fc:	af00      	add	r7, sp, #0
 80047fe:	6078      	str	r0, [r7, #4]
#if defined (USB_OTG_FS)
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	681b      	ldr	r3, [r3, #0]
 8004804:	60fb      	str	r3, [r7, #12]
#endif /* defined (USB_OTG_FS) */

  __HAL_LOCK(hpcd);
 8004806:	687b      	ldr	r3, [r7, #4]
 8004808:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800480c:	2b01      	cmp	r3, #1
 800480e:	d101      	bne.n	8004814 <HAL_PCD_Start+0x1c>
 8004810:	2302      	movs	r3, #2
 8004812:	e01c      	b.n	800484e <HAL_PCD_Start+0x56>
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	2201      	movs	r2, #1
 8004818:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
#if defined (USB_OTG_FS)
  if (hpcd->Init.battery_charging_enable == 1U)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004820:	2b01      	cmp	r3, #1
 8004822:	d105      	bne.n	8004830 <HAL_PCD_Start+0x38>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004828:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 800482c:	68fb      	ldr	r3, [r7, #12]
 800482e:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined (USB_OTG_FS) */
  __HAL_PCD_ENABLE(hpcd);
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	4618      	mov	r0, r3
 8004836:	f003 fba9 	bl	8007f8c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	4618      	mov	r0, r3
 8004840:	f004 fb6e 	bl	8008f20 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8004844:	687b      	ldr	r3, [r7, #4]
 8004846:	2200      	movs	r2, #0
 8004848:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800484c:	2300      	movs	r3, #0
}
 800484e:	4618      	mov	r0, r3
 8004850:	3710      	adds	r7, #16
 8004852:	46bd      	mov	sp, r7
 8004854:	bd80      	pop	{r7, pc}

08004856 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8004856:	b590      	push	{r4, r7, lr}
 8004858:	b08d      	sub	sp, #52	; 0x34
 800485a:	af00      	add	r7, sp, #0
 800485c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004864:	6a3b      	ldr	r3, [r7, #32]
 8004866:	61fb      	str	r3, [r7, #28]
  uint32_t i, ep_intr, epint, epnum;
  uint32_t fifoemptymsk, temp;
  USB_OTG_EPTypeDef *ep;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	4618      	mov	r0, r3
 800486e:	f004 fc2c 	bl	80090ca <USB_GetMode>
 8004872:	4603      	mov	r3, r0
 8004874:	2b00      	cmp	r3, #0
 8004876:	f040 838f 	bne.w	8004f98 <HAL_PCD_IRQHandler+0x742>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 800487a:	687b      	ldr	r3, [r7, #4]
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	4618      	mov	r0, r3
 8004880:	f004 fb90 	bl	8008fa4 <USB_ReadInterrupts>
 8004884:	4603      	mov	r3, r0
 8004886:	2b00      	cmp	r3, #0
 8004888:	f000 8385 	beq.w	8004f96 <HAL_PCD_IRQHandler+0x740>
    {
      return;
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4618      	mov	r0, r3
 8004892:	f004 fb87 	bl	8008fa4 <USB_ReadInterrupts>
 8004896:	4603      	mov	r3, r0
 8004898:	f003 0302 	and.w	r3, r3, #2
 800489c:	2b02      	cmp	r3, #2
 800489e:	d107      	bne.n	80048b0 <HAL_PCD_IRQHandler+0x5a>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	695a      	ldr	r2, [r3, #20]
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	681b      	ldr	r3, [r3, #0]
 80048aa:	f002 0202 	and.w	r2, r2, #2
 80048ae:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	681b      	ldr	r3, [r3, #0]
 80048b4:	4618      	mov	r0, r3
 80048b6:	f004 fb75 	bl	8008fa4 <USB_ReadInterrupts>
 80048ba:	4603      	mov	r3, r0
 80048bc:	f003 0310 	and.w	r3, r3, #16
 80048c0:	2b10      	cmp	r3, #16
 80048c2:	d161      	bne.n	8004988 <HAL_PCD_IRQHandler+0x132>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	699a      	ldr	r2, [r3, #24]
 80048ca:	687b      	ldr	r3, [r7, #4]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f022 0210 	bic.w	r2, r2, #16
 80048d2:	619a      	str	r2, [r3, #24]

      temp = USBx->GRXSTSP;
 80048d4:	6a3b      	ldr	r3, [r7, #32]
 80048d6:	6a1b      	ldr	r3, [r3, #32]
 80048d8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[temp & USB_OTG_GRXSTSP_EPNUM];
 80048da:	69bb      	ldr	r3, [r7, #24]
 80048dc:	f003 020f 	and.w	r2, r3, #15
 80048e0:	4613      	mov	r3, r2
 80048e2:	00db      	lsls	r3, r3, #3
 80048e4:	1a9b      	subs	r3, r3, r2
 80048e6:	009b      	lsls	r3, r3, #2
 80048e8:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80048ec:	687a      	ldr	r2, [r7, #4]
 80048ee:	4413      	add	r3, r2
 80048f0:	3304      	adds	r3, #4
 80048f2:	617b      	str	r3, [r7, #20]

      if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 80048f4:	69bb      	ldr	r3, [r7, #24]
 80048f6:	0c5b      	lsrs	r3, r3, #17
 80048f8:	f003 030f 	and.w	r3, r3, #15
 80048fc:	2b02      	cmp	r3, #2
 80048fe:	d124      	bne.n	800494a <HAL_PCD_IRQHandler+0xf4>
      {
        if ((temp & USB_OTG_GRXSTSP_BCNT) != 0U)
 8004900:	69ba      	ldr	r2, [r7, #24]
 8004902:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8004906:	4013      	ands	r3, r2
 8004908:	2b00      	cmp	r3, #0
 800490a:	d035      	beq.n	8004978 <HAL_PCD_IRQHandler+0x122>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800490c:	697b      	ldr	r3, [r7, #20]
 800490e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((temp & USB_OTG_GRXSTSP_BCNT) >> 4));
 8004910:	69bb      	ldr	r3, [r7, #24]
 8004912:	091b      	lsrs	r3, r3, #4
 8004914:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8004916:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800491a:	b29b      	uxth	r3, r3
 800491c:	461a      	mov	r2, r3
 800491e:	6a38      	ldr	r0, [r7, #32]
 8004920:	f004 f9db 	bl	8008cda <USB_ReadPacket>

          ep->xfer_buff += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004924:	697b      	ldr	r3, [r7, #20]
 8004926:	68da      	ldr	r2, [r3, #12]
 8004928:	69bb      	ldr	r3, [r7, #24]
 800492a:	091b      	lsrs	r3, r3, #4
 800492c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004930:	441a      	add	r2, r3
 8004932:	697b      	ldr	r3, [r7, #20]
 8004934:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	699a      	ldr	r2, [r3, #24]
 800493a:	69bb      	ldr	r3, [r7, #24]
 800493c:	091b      	lsrs	r3, r3, #4
 800493e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004942:	441a      	add	r2, r3
 8004944:	697b      	ldr	r3, [r7, #20]
 8004946:	619a      	str	r2, [r3, #24]
 8004948:	e016      	b.n	8004978 <HAL_PCD_IRQHandler+0x122>
        }
      }
      else if (((temp & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_SETUP_UPDT)
 800494a:	69bb      	ldr	r3, [r7, #24]
 800494c:	0c5b      	lsrs	r3, r3, #17
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	2b06      	cmp	r3, #6
 8004954:	d110      	bne.n	8004978 <HAL_PCD_IRQHandler+0x122>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800495c:	2208      	movs	r2, #8
 800495e:	4619      	mov	r1, r3
 8004960:	6a38      	ldr	r0, [r7, #32]
 8004962:	f004 f9ba 	bl	8008cda <USB_ReadPacket>
        ep->xfer_count += (temp & USB_OTG_GRXSTSP_BCNT) >> 4;
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	699a      	ldr	r2, [r3, #24]
 800496a:	69bb      	ldr	r3, [r7, #24]
 800496c:	091b      	lsrs	r3, r3, #4
 800496e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8004972:	441a      	add	r2, r3
 8004974:	697b      	ldr	r3, [r7, #20]
 8004976:	619a      	str	r2, [r3, #24]
      }
      else
      {
        /* ... */
      }
      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	699a      	ldr	r2, [r3, #24]
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	681b      	ldr	r3, [r3, #0]
 8004982:	f042 0210 	orr.w	r2, r2, #16
 8004986:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	4618      	mov	r0, r3
 800498e:	f004 fb09 	bl	8008fa4 <USB_ReadInterrupts>
 8004992:	4603      	mov	r3, r0
 8004994:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004998:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800499c:	d16e      	bne.n	8004a7c <HAL_PCD_IRQHandler+0x226>
    {
      epnum = 0U;
 800499e:	2300      	movs	r3, #0
 80049a0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4618      	mov	r0, r3
 80049a8:	f004 fb0f 	bl	8008fca <USB_ReadDevAllOutEpInterrupt>
 80049ac:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 80049ae:	e062      	b.n	8004a76 <HAL_PCD_IRQHandler+0x220>
      {
        if ((ep_intr & 0x1U) != 0U)
 80049b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80049b2:	f003 0301 	and.w	r3, r3, #1
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d057      	beq.n	8004a6a <HAL_PCD_IRQHandler+0x214>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049c0:	b2d2      	uxtb	r2, r2
 80049c2:	4611      	mov	r1, r2
 80049c4:	4618      	mov	r0, r3
 80049c6:	f004 fb34 	bl	8009032 <USB_ReadDevOutEPInterrupt>
 80049ca:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80049cc:	693b      	ldr	r3, [r7, #16]
 80049ce:	f003 0301 	and.w	r3, r3, #1
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d00c      	beq.n	80049f0 <HAL_PCD_IRQHandler+0x19a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80049d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049d8:	015a      	lsls	r2, r3, #5
 80049da:	69fb      	ldr	r3, [r7, #28]
 80049dc:	4413      	add	r3, r2
 80049de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80049e2:	461a      	mov	r2, r3
 80049e4:	2301      	movs	r3, #1
 80049e6:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80049e8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80049ea:	6878      	ldr	r0, [r7, #4]
 80049ec:	f000 fd82 	bl	80054f4 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 80049f0:	693b      	ldr	r3, [r7, #16]
 80049f2:	f003 0308 	and.w	r3, r3, #8
 80049f6:	2b00      	cmp	r3, #0
 80049f8:	d00c      	beq.n	8004a14 <HAL_PCD_IRQHandler+0x1be>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 80049fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049fc:	015a      	lsls	r2, r3, #5
 80049fe:	69fb      	ldr	r3, [r7, #28]
 8004a00:	4413      	add	r3, r2
 8004a02:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a06:	461a      	mov	r2, r3
 8004a08:	2308      	movs	r3, #8
 8004a0a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004a0c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004a0e:	6878      	ldr	r0, [r7, #4]
 8004a10:	f000 fdbe 	bl	8005590 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8004a14:	693b      	ldr	r3, [r7, #16]
 8004a16:	f003 0310 	and.w	r3, r3, #16
 8004a1a:	2b00      	cmp	r3, #0
 8004a1c:	d008      	beq.n	8004a30 <HAL_PCD_IRQHandler+0x1da>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8004a1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a20:	015a      	lsls	r2, r3, #5
 8004a22:	69fb      	ldr	r3, [r7, #28]
 8004a24:	4413      	add	r3, r2
 8004a26:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a2a:	461a      	mov	r2, r3
 8004a2c:	2310      	movs	r3, #16
 8004a2e:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004a30:	693b      	ldr	r3, [r7, #16]
 8004a32:	f003 0320 	and.w	r3, r3, #32
 8004a36:	2b00      	cmp	r3, #0
 8004a38:	d008      	beq.n	8004a4c <HAL_PCD_IRQHandler+0x1f6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004a3a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3c:	015a      	lsls	r2, r3, #5
 8004a3e:	69fb      	ldr	r3, [r7, #28]
 8004a40:	4413      	add	r3, r2
 8004a42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a46:	461a      	mov	r2, r3
 8004a48:	2320      	movs	r3, #32
 8004a4a:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004a4c:	693b      	ldr	r3, [r7, #16]
 8004a4e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004a52:	2b00      	cmp	r3, #0
 8004a54:	d009      	beq.n	8004a6a <HAL_PCD_IRQHandler+0x214>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8004a56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a58:	015a      	lsls	r2, r3, #5
 8004a5a:	69fb      	ldr	r3, [r7, #28]
 8004a5c:	4413      	add	r3, r2
 8004a5e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004a62:	461a      	mov	r2, r3
 8004a64:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004a68:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8004a6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a6c:	3301      	adds	r3, #1
 8004a6e:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a72:	085b      	lsrs	r3, r3, #1
 8004a74:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004a76:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a78:	2b00      	cmp	r3, #0
 8004a7a:	d199      	bne.n	80049b0 <HAL_PCD_IRQHandler+0x15a>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004a7c:	687b      	ldr	r3, [r7, #4]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	4618      	mov	r0, r3
 8004a82:	f004 fa8f 	bl	8008fa4 <USB_ReadInterrupts>
 8004a86:	4603      	mov	r3, r0
 8004a88:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004a8c:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004a90:	f040 8087 	bne.w	8004ba2 <HAL_PCD_IRQHandler+0x34c>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	4618      	mov	r0, r3
 8004a9a:	f004 fab0 	bl	8008ffe <USB_ReadDevAllInEpInterrupt>
 8004a9e:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004aa0:	2300      	movs	r3, #0
 8004aa2:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 8004aa4:	e07a      	b.n	8004b9c <HAL_PCD_IRQHandler+0x346>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004aa6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004aa8:	f003 0301 	and.w	r3, r3, #1
 8004aac:	2b00      	cmp	r3, #0
 8004aae:	d06f      	beq.n	8004b90 <HAL_PCD_IRQHandler+0x33a>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004ab6:	b2d2      	uxtb	r2, r2
 8004ab8:	4611      	mov	r1, r2
 8004aba:	4618      	mov	r0, r3
 8004abc:	f004 fad7 	bl	800906e <USB_ReadDevInEPInterrupt>
 8004ac0:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004ac2:	693b      	ldr	r3, [r7, #16]
 8004ac4:	f003 0301 	and.w	r3, r3, #1
 8004ac8:	2b00      	cmp	r3, #0
 8004aca:	d020      	beq.n	8004b0e <HAL_PCD_IRQHandler+0x2b8>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004acc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ace:	f003 030f 	and.w	r3, r3, #15
 8004ad2:	2201      	movs	r2, #1
 8004ad4:	fa02 f303 	lsl.w	r3, r2, r3
 8004ad8:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ada:	69fb      	ldr	r3, [r7, #28]
 8004adc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004ae0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	43db      	mvns	r3, r3
 8004ae6:	69f9      	ldr	r1, [r7, #28]
 8004ae8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004aec:	4013      	ands	r3, r2
 8004aee:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8004af0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004af2:	015a      	lsls	r2, r3, #5
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	4413      	add	r3, r2
 8004af8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004afc:	461a      	mov	r2, r3
 8004afe:	2301      	movs	r3, #1
 8004b00:	6093      	str	r3, [r2, #8]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004b02:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b04:	b2db      	uxtb	r3, r3
 8004b06:	4619      	mov	r1, r3
 8004b08:	6878      	ldr	r0, [r7, #4]
 8004b0a:	f006 fa1a 	bl	800af42 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004b0e:	693b      	ldr	r3, [r7, #16]
 8004b10:	f003 0308 	and.w	r3, r3, #8
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d008      	beq.n	8004b2a <HAL_PCD_IRQHandler+0x2d4>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8004b18:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b1a:	015a      	lsls	r2, r3, #5
 8004b1c:	69fb      	ldr	r3, [r7, #28]
 8004b1e:	4413      	add	r3, r2
 8004b20:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b24:	461a      	mov	r2, r3
 8004b26:	2308      	movs	r3, #8
 8004b28:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004b2a:	693b      	ldr	r3, [r7, #16]
 8004b2c:	f003 0310 	and.w	r3, r3, #16
 8004b30:	2b00      	cmp	r3, #0
 8004b32:	d008      	beq.n	8004b46 <HAL_PCD_IRQHandler+0x2f0>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b36:	015a      	lsls	r2, r3, #5
 8004b38:	69fb      	ldr	r3, [r7, #28]
 8004b3a:	4413      	add	r3, r2
 8004b3c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b40:	461a      	mov	r2, r3
 8004b42:	2310      	movs	r3, #16
 8004b44:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004b46:	693b      	ldr	r3, [r7, #16]
 8004b48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b4c:	2b00      	cmp	r3, #0
 8004b4e:	d008      	beq.n	8004b62 <HAL_PCD_IRQHandler+0x30c>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8004b50:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b52:	015a      	lsls	r2, r3, #5
 8004b54:	69fb      	ldr	r3, [r7, #28]
 8004b56:	4413      	add	r3, r2
 8004b58:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	2340      	movs	r3, #64	; 0x40
 8004b60:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8004b62:	693b      	ldr	r3, [r7, #16]
 8004b64:	f003 0302 	and.w	r3, r3, #2
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_PCD_IRQHandler+0x328>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004b6c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b6e:	015a      	lsls	r2, r3, #5
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	4413      	add	r3, r2
 8004b74:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004b78:	461a      	mov	r2, r3
 8004b7a:	2302      	movs	r3, #2
 8004b7c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004b7e:	693b      	ldr	r3, [r7, #16]
 8004b80:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b84:	2b00      	cmp	r3, #0
 8004b86:	d003      	beq.n	8004b90 <HAL_PCD_IRQHandler+0x33a>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004b88:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004b8a:	6878      	ldr	r0, [r7, #4]
 8004b8c:	f000 fc29 	bl	80053e2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8004b90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b92:	3301      	adds	r3, #1
 8004b94:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004b96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b98:	085b      	lsrs	r3, r3, #1
 8004b9a:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004b9c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b9e:	2b00      	cmp	r3, #0
 8004ba0:	d181      	bne.n	8004aa6 <HAL_PCD_IRQHandler+0x250>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	681b      	ldr	r3, [r3, #0]
 8004ba6:	4618      	mov	r0, r3
 8004ba8:	f004 f9fc 	bl	8008fa4 <USB_ReadInterrupts>
 8004bac:	4603      	mov	r3, r0
 8004bae:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004bb2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004bb6:	d122      	bne.n	8004bfe <HAL_PCD_IRQHandler+0x3a8>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004bb8:	69fb      	ldr	r3, [r7, #28]
 8004bba:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004bbe:	685b      	ldr	r3, [r3, #4]
 8004bc0:	69fa      	ldr	r2, [r7, #28]
 8004bc2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004bc6:	f023 0301 	bic.w	r3, r3, #1
 8004bca:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d108      	bne.n	8004be8 <HAL_PCD_IRQHandler+0x392>
      {
        hpcd->LPM_State = LPM_L0;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2200      	movs	r2, #0
 8004bda:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8004bde:	2100      	movs	r1, #0
 8004be0:	6878      	ldr	r0, [r7, #4]
 8004be2:	f006 fcc5 	bl	800b570 <HAL_PCDEx_LPM_Callback>
 8004be6:	e002      	b.n	8004bee <HAL_PCD_IRQHandler+0x398>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004be8:	6878      	ldr	r0, [r7, #4]
 8004bea:	f006 fa17 	bl	800b01c <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004bee:	687b      	ldr	r3, [r7, #4]
 8004bf0:	681b      	ldr	r3, [r3, #0]
 8004bf2:	695a      	ldr	r2, [r3, #20]
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 8004bfc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	4618      	mov	r0, r3
 8004c04:	f004 f9ce 	bl	8008fa4 <USB_ReadInterrupts>
 8004c08:	4603      	mov	r3, r0
 8004c0a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004c0e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004c12:	d112      	bne.n	8004c3a <HAL_PCD_IRQHandler+0x3e4>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004c14:	69fb      	ldr	r3, [r7, #28]
 8004c16:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004c1a:	689b      	ldr	r3, [r3, #8]
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	2b01      	cmp	r3, #1
 8004c22:	d102      	bne.n	8004c2a <HAL_PCD_IRQHandler+0x3d4>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f006 f9d3 	bl	800afd0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	695a      	ldr	r2, [r3, #20]
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 8004c38:	615a      	str	r2, [r3, #20]
    }
    
    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f004 f9b0 	bl	8008fa4 <USB_ReadInterrupts>
 8004c44:	4603      	mov	r3, r0
 8004c46:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8004c4a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004c4e:	d121      	bne.n	8004c94 <HAL_PCD_IRQHandler+0x43e>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	695a      	ldr	r2, [r3, #20]
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	f002 6200 	and.w	r2, r2, #134217728	; 0x8000000
 8004c5e:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	f893 33f4 	ldrb.w	r3, [r3, #1012]	; 0x3f4
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d111      	bne.n	8004c8e <HAL_PCD_IRQHandler+0x438>
      {
        hpcd->LPM_State = LPM_L1;
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	2201      	movs	r2, #1
 8004c6e:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c78:	089b      	lsrs	r3, r3, #2
 8004c7a:	f003 020f 	and.w	r2, r3, #15
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	f8c3 23f8 	str.w	r2, [r3, #1016]	; 0x3f8

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8004c84:	2101      	movs	r1, #1
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f006 fc72 	bl	800b570 <HAL_PCDEx_LPM_Callback>
 8004c8c:	e002      	b.n	8004c94 <HAL_PCD_IRQHandler+0x43e>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004c8e:	6878      	ldr	r0, [r7, #4]
 8004c90:	f006 f99e 	bl	800afd0 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	4618      	mov	r0, r3
 8004c9a:	f004 f983 	bl	8008fa4 <USB_ReadInterrupts>
 8004c9e:	4603      	mov	r3, r0
 8004ca0:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004ca4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ca8:	f040 80c5 	bne.w	8004e36 <HAL_PCD_IRQHandler+0x5e0>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004cb2:	685b      	ldr	r3, [r3, #4]
 8004cb4:	69fa      	ldr	r2, [r7, #28]
 8004cb6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004cba:	f023 0301 	bic.w	r3, r3, #1
 8004cbe:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	2110      	movs	r1, #16
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	f003 faf8 	bl	80082bc <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ccc:	2300      	movs	r3, #0
 8004cce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004cd0:	e056      	b.n	8004d80 <HAL_PCD_IRQHandler+0x52a>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004cd2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cd4:	015a      	lsls	r2, r3, #5
 8004cd6:	69fb      	ldr	r3, [r7, #28]
 8004cd8:	4413      	add	r3, r2
 8004cda:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cde:	461a      	mov	r2, r3
 8004ce0:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004ce4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8004ce6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ce8:	015a      	lsls	r2, r3, #5
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	4413      	add	r3, r2
 8004cee:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004cf2:	681b      	ldr	r3, [r3, #0]
 8004cf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004cf6:	0151      	lsls	r1, r2, #5
 8004cf8:	69fa      	ldr	r2, [r7, #28]
 8004cfa:	440a      	add	r2, r1
 8004cfc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d00:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d04:	6013      	str	r3, [r2, #0]
        USBx_INEP(i)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8004d06:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d08:	015a      	lsls	r2, r3, #5
 8004d0a:	69fb      	ldr	r3, [r7, #28]
 8004d0c:	4413      	add	r3, r2
 8004d0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d16:	0151      	lsls	r1, r2, #5
 8004d18:	69fa      	ldr	r2, [r7, #28]
 8004d1a:	440a      	add	r2, r1
 8004d1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004d20:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d24:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 8004d26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d28:	015a      	lsls	r2, r3, #5
 8004d2a:	69fb      	ldr	r3, [r7, #28]
 8004d2c:	4413      	add	r3, r2
 8004d2e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d32:	461a      	mov	r2, r3
 8004d34:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004d38:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8004d3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d3c:	015a      	lsls	r2, r3, #5
 8004d3e:	69fb      	ldr	r3, [r7, #28]
 8004d40:	4413      	add	r3, r2
 8004d42:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d4a:	0151      	lsls	r1, r2, #5
 8004d4c:	69fa      	ldr	r2, [r7, #28]
 8004d4e:	440a      	add	r2, r1
 8004d50:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d54:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004d58:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8004d5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d5c:	015a      	lsls	r2, r3, #5
 8004d5e:	69fb      	ldr	r3, [r7, #28]
 8004d60:	4413      	add	r3, r2
 8004d62:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d6a:	0151      	lsls	r1, r2, #5
 8004d6c:	69fa      	ldr	r2, [r7, #28]
 8004d6e:	440a      	add	r2, r1
 8004d70:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004d74:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8004d78:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004d7a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004d7c:	3301      	adds	r3, #1
 8004d7e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	685b      	ldr	r3, [r3, #4]
 8004d84:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d3a3      	bcc.n	8004cd2 <HAL_PCD_IRQHandler+0x47c>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004d8a:	69fb      	ldr	r3, [r7, #28]
 8004d8c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004d90:	69db      	ldr	r3, [r3, #28]
 8004d92:	69fa      	ldr	r2, [r7, #28]
 8004d94:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004d98:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 8004d9c:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004da2:	2b00      	cmp	r3, #0
 8004da4:	d016      	beq.n	8004dd4 <HAL_PCD_IRQHandler+0x57e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004da6:	69fb      	ldr	r3, [r7, #28]
 8004da8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dac:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004db0:	69fa      	ldr	r2, [r7, #28]
 8004db2:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004db6:	f043 030b 	orr.w	r3, r3, #11
 8004dba:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8004dbe:	69fb      	ldr	r3, [r7, #28]
 8004dc0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dc4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004dc6:	69fa      	ldr	r2, [r7, #28]
 8004dc8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dcc:	f043 030b 	orr.w	r3, r3, #11
 8004dd0:	6453      	str	r3, [r2, #68]	; 0x44
 8004dd2:	e015      	b.n	8004e00 <HAL_PCD_IRQHandler+0x5aa>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004dd4:	69fb      	ldr	r3, [r7, #28]
 8004dd6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004dda:	695b      	ldr	r3, [r3, #20]
 8004ddc:	69fa      	ldr	r2, [r7, #28]
 8004dde:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004de2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004de6:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 8004dea:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004dec:	69fb      	ldr	r3, [r7, #28]
 8004dee:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004df2:	691b      	ldr	r3, [r3, #16]
 8004df4:	69fa      	ldr	r2, [r7, #28]
 8004df6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004dfa:	f043 030b 	orr.w	r3, r3, #11
 8004dfe:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004e00:	69fb      	ldr	r3, [r7, #28]
 8004e02:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	69fa      	ldr	r2, [r7, #28]
 8004e0a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004e0e:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004e12:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 8004e1e:	4619      	mov	r1, r3
 8004e20:	4610      	mov	r0, r2
 8004e22:	f004 f983 	bl	800912c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	681b      	ldr	r3, [r3, #0]
 8004e2a:	695a      	ldr	r2, [r3, #20]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 8004e34:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	4618      	mov	r0, r3
 8004e3c:	f004 f8b2 	bl	8008fa4 <USB_ReadInterrupts>
 8004e40:	4603      	mov	r3, r0
 8004e42:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004e46:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004e4a:	d124      	bne.n	8004e96 <HAL_PCD_IRQHandler+0x640>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	4618      	mov	r0, r3
 8004e52:	f004 f948 	bl	80090e6 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	4618      	mov	r0, r3
 8004e5c:	f003 fa8f 	bl	800837e <USB_GetDevSpeed>
 8004e60:	4603      	mov	r3, r0
 8004e62:	461a      	mov	r2, r3
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681c      	ldr	r4, [r3, #0]
 8004e6c:	f001 fafe 	bl	800646c <HAL_RCC_GetHCLKFreq>
 8004e70:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004e76:	b2db      	uxtb	r3, r3
 8004e78:	461a      	mov	r2, r3
 8004e7a:	4620      	mov	r0, r4
 8004e7c:	f002 ffea 	bl	8007e54 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8004e80:	6878      	ldr	r0, [r7, #4]
 8004e82:	f006 f886 	bl	800af92 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	695a      	ldr	r2, [r3, #20]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8004e94:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	4618      	mov	r0, r3
 8004e9c:	f004 f882 	bl	8008fa4 <USB_ReadInterrupts>
 8004ea0:	4603      	mov	r3, r0
 8004ea2:	f003 0308 	and.w	r3, r3, #8
 8004ea6:	2b08      	cmp	r3, #8
 8004ea8:	d10a      	bne.n	8004ec0 <HAL_PCD_IRQHandler+0x66a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004eaa:	6878      	ldr	r0, [r7, #4]
 8004eac:	f006 f863 	bl	800af76 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	695a      	ldr	r2, [r3, #20]
 8004eb6:	687b      	ldr	r3, [r7, #4]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	f002 0208 	and.w	r2, r2, #8
 8004ebe:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f004 f86d 	bl	8008fa4 <USB_ReadInterrupts>
 8004eca:	4603      	mov	r3, r0
 8004ecc:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004ed0:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004ed4:	d10f      	bne.n	8004ef6 <HAL_PCD_IRQHandler+0x6a0>
    {
      /* Keep application checking the corresponding Iso IN endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004eda:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004edc:	b2db      	uxtb	r3, r3
 8004ede:	4619      	mov	r1, r3
 8004ee0:	6878      	ldr	r0, [r7, #4]
 8004ee2:	f006 f8d5 	bl	800b090 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	695a      	ldr	r2, [r3, #20]
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 8004ef4:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	4618      	mov	r0, r3
 8004efc:	f004 f852 	bl	8008fa4 <USB_ReadInterrupts>
 8004f00:	4603      	mov	r3, r0
 8004f02:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004f06:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8004f0a:	d10f      	bne.n	8004f2c <HAL_PCD_IRQHandler+0x6d6>
    {
      /* Keep application checking the corresponding Iso OUT endpoint
      causing the incomplete Interrupt */
      epnum = 0U;
 8004f0c:	2300      	movs	r3, #0
 8004f0e:	627b      	str	r3, [r7, #36]	; 0x24

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004f10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f12:	b2db      	uxtb	r3, r3
 8004f14:	4619      	mov	r1, r3
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f006 f8a8 	bl	800b06c <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	695a      	ldr	r2, [r3, #20]
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	681b      	ldr	r3, [r3, #0]
 8004f26:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004f2a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	681b      	ldr	r3, [r3, #0]
 8004f30:	4618      	mov	r0, r3
 8004f32:	f004 f837 	bl	8008fa4 <USB_ReadInterrupts>
 8004f36:	4603      	mov	r3, r0
 8004f38:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 8004f3c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f40:	d10a      	bne.n	8004f58 <HAL_PCD_IRQHandler+0x702>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004f42:	6878      	ldr	r0, [r7, #4]
 8004f44:	f006 f8b6 	bl	800b0b4 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	695a      	ldr	r2, [r3, #20]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8004f56:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	4618      	mov	r0, r3
 8004f5e:	f004 f821 	bl	8008fa4 <USB_ReadInterrupts>
 8004f62:	4603      	mov	r3, r0
 8004f64:	f003 0304 	and.w	r3, r3, #4
 8004f68:	2b04      	cmp	r3, #4
 8004f6a:	d115      	bne.n	8004f98 <HAL_PCD_IRQHandler+0x742>
    {
      temp = hpcd->Instance->GOTGINT;
 8004f6c:	687b      	ldr	r3, [r7, #4]
 8004f6e:	681b      	ldr	r3, [r3, #0]
 8004f70:	685b      	ldr	r3, [r3, #4]
 8004f72:	61bb      	str	r3, [r7, #24]

      if ((temp & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004f74:	69bb      	ldr	r3, [r7, #24]
 8004f76:	f003 0304 	and.w	r3, r3, #4
 8004f7a:	2b00      	cmp	r3, #0
 8004f7c:	d002      	beq.n	8004f84 <HAL_PCD_IRQHandler+0x72e>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8004f7e:	6878      	ldr	r0, [r7, #4]
 8004f80:	f006 f8a6 	bl	800b0d0 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= temp;
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	6859      	ldr	r1, [r3, #4]
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	69ba      	ldr	r2, [r7, #24]
 8004f90:	430a      	orrs	r2, r1
 8004f92:	605a      	str	r2, [r3, #4]
 8004f94:	e000      	b.n	8004f98 <HAL_PCD_IRQHandler+0x742>
      return;
 8004f96:	bf00      	nop
    }
  }
}
 8004f98:	3734      	adds	r7, #52	; 0x34
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	bd90      	pop	{r4, r7, pc}

08004f9e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004f9e:	b580      	push	{r7, lr}
 8004fa0:	b082      	sub	sp, #8
 8004fa2:	af00      	add	r7, sp, #0
 8004fa4:	6078      	str	r0, [r7, #4]
 8004fa6:	460b      	mov	r3, r1
 8004fa8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 8004fb0:	2b01      	cmp	r3, #1
 8004fb2:	d101      	bne.n	8004fb8 <HAL_PCD_SetAddress+0x1a>
 8004fb4:	2302      	movs	r3, #2
 8004fb6:	e013      	b.n	8004fe0 <HAL_PCD_SetAddress+0x42>
 8004fb8:	687b      	ldr	r3, [r7, #4]
 8004fba:	2201      	movs	r2, #1
 8004fbc:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  hpcd->USB_Address = address;
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	78fa      	ldrb	r2, [r7, #3]
 8004fc4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8004fc8:	687b      	ldr	r3, [r7, #4]
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	78fa      	ldrb	r2, [r7, #3]
 8004fce:	4611      	mov	r1, r2
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f003 ff7f 	bl	8008ed4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	2200      	movs	r2, #0
 8004fda:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3708      	adds	r7, #8
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_PCD_EP_Open>:
  * @param  ep_mps endpoint max packet size
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
 8004ff0:	4608      	mov	r0, r1
 8004ff2:	4611      	mov	r1, r2
 8004ff4:	461a      	mov	r2, r3
 8004ff6:	4603      	mov	r3, r0
 8004ff8:	70fb      	strb	r3, [r7, #3]
 8004ffa:	460b      	mov	r3, r1
 8004ffc:	803b      	strh	r3, [r7, #0]
 8004ffe:	4613      	mov	r3, r2
 8005000:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8005002:	2300      	movs	r3, #0
 8005004:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005006:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800500a:	2b00      	cmp	r3, #0
 800500c:	da0f      	bge.n	800502e <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800500e:	78fb      	ldrb	r3, [r7, #3]
 8005010:	f003 020f 	and.w	r2, r3, #15
 8005014:	4613      	mov	r3, r2
 8005016:	00db      	lsls	r3, r3, #3
 8005018:	1a9b      	subs	r3, r3, r2
 800501a:	009b      	lsls	r3, r3, #2
 800501c:	3338      	adds	r3, #56	; 0x38
 800501e:	687a      	ldr	r2, [r7, #4]
 8005020:	4413      	add	r3, r2
 8005022:	3304      	adds	r3, #4
 8005024:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2201      	movs	r2, #1
 800502a:	705a      	strb	r2, [r3, #1]
 800502c:	e00f      	b.n	800504e <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800502e:	78fb      	ldrb	r3, [r7, #3]
 8005030:	f003 020f 	and.w	r2, r3, #15
 8005034:	4613      	mov	r3, r2
 8005036:	00db      	lsls	r3, r3, #3
 8005038:	1a9b      	subs	r3, r3, r2
 800503a:	009b      	lsls	r3, r3, #2
 800503c:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 8005040:	687a      	ldr	r2, [r7, #4]
 8005042:	4413      	add	r3, r2
 8005044:	3304      	adds	r3, #4
 8005046:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005048:	68fb      	ldr	r3, [r7, #12]
 800504a:	2200      	movs	r2, #0
 800504c:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800504e:	78fb      	ldrb	r3, [r7, #3]
 8005050:	f003 030f 	and.w	r3, r3, #15
 8005054:	b2da      	uxtb	r2, r3
 8005056:	68fb      	ldr	r3, [r7, #12]
 8005058:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 800505a:	883a      	ldrh	r2, [r7, #0]
 800505c:	68fb      	ldr	r3, [r7, #12]
 800505e:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005060:	68fb      	ldr	r3, [r7, #12]
 8005062:	78ba      	ldrb	r2, [r7, #2]
 8005064:	70da      	strb	r2, [r3, #3]

  if (ep->is_in != 0U)
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	785b      	ldrb	r3, [r3, #1]
 800506a:	2b00      	cmp	r3, #0
 800506c:	d004      	beq.n	8005078 <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	781b      	ldrb	r3, [r3, #0]
 8005072:	b29a      	uxth	r2, r3
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	80da      	strh	r2, [r3, #6]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005078:	78bb      	ldrb	r3, [r7, #2]
 800507a:	2b02      	cmp	r3, #2
 800507c:	d102      	bne.n	8005084 <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800508a:	2b01      	cmp	r3, #1
 800508c:	d101      	bne.n	8005092 <HAL_PCD_EP_Open+0xaa>
 800508e:	2302      	movs	r3, #2
 8005090:	e00e      	b.n	80050b0 <HAL_PCD_EP_Open+0xc8>
 8005092:	687b      	ldr	r3, [r7, #4]
 8005094:	2201      	movs	r2, #1
 8005096:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681b      	ldr	r3, [r3, #0]
 800509e:	68f9      	ldr	r1, [r7, #12]
 80050a0:	4618      	mov	r0, r3
 80050a2:	f003 f98b 	bl	80083bc <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	2200      	movs	r2, #0
 80050aa:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return ret;
 80050ae:	7afb      	ldrb	r3, [r7, #11]
}
 80050b0:	4618      	mov	r0, r3
 80050b2:	3710      	adds	r7, #16
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bd80      	pop	{r7, pc}

080050b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80050b8:	b580      	push	{r7, lr}
 80050ba:	b084      	sub	sp, #16
 80050bc:	af00      	add	r7, sp, #0
 80050be:	6078      	str	r0, [r7, #4]
 80050c0:	460b      	mov	r3, r1
 80050c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80050c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80050c8:	2b00      	cmp	r3, #0
 80050ca:	da0f      	bge.n	80050ec <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80050cc:	78fb      	ldrb	r3, [r7, #3]
 80050ce:	f003 020f 	and.w	r2, r3, #15
 80050d2:	4613      	mov	r3, r2
 80050d4:	00db      	lsls	r3, r3, #3
 80050d6:	1a9b      	subs	r3, r3, r2
 80050d8:	009b      	lsls	r3, r3, #2
 80050da:	3338      	adds	r3, #56	; 0x38
 80050dc:	687a      	ldr	r2, [r7, #4]
 80050de:	4413      	add	r3, r2
 80050e0:	3304      	adds	r3, #4
 80050e2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	705a      	strb	r2, [r3, #1]
 80050ea:	e00f      	b.n	800510c <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80050ec:	78fb      	ldrb	r3, [r7, #3]
 80050ee:	f003 020f 	and.w	r2, r3, #15
 80050f2:	4613      	mov	r3, r2
 80050f4:	00db      	lsls	r3, r3, #3
 80050f6:	1a9b      	subs	r3, r3, r2
 80050f8:	009b      	lsls	r3, r3, #2
 80050fa:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80050fe:	687a      	ldr	r2, [r7, #4]
 8005100:	4413      	add	r3, r2
 8005102:	3304      	adds	r3, #4
 8005104:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005106:	68fb      	ldr	r3, [r7, #12]
 8005108:	2200      	movs	r2, #0
 800510a:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 800510c:	78fb      	ldrb	r3, [r7, #3]
 800510e:	f003 030f 	and.w	r3, r3, #15
 8005112:	b2da      	uxtb	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 800511e:	2b01      	cmp	r3, #1
 8005120:	d101      	bne.n	8005126 <HAL_PCD_EP_Close+0x6e>
 8005122:	2302      	movs	r3, #2
 8005124:	e00e      	b.n	8005144 <HAL_PCD_EP_Close+0x8c>
 8005126:	687b      	ldr	r3, [r7, #4]
 8005128:	2201      	movs	r2, #1
 800512a:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	68f9      	ldr	r1, [r7, #12]
 8005134:	4618      	mov	r0, r3
 8005136:	f003 f9c9 	bl	80084cc <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800513a:	687b      	ldr	r3, [r7, #4]
 800513c:	2200      	movs	r2, #0
 800513e:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  return HAL_OK;
 8005142:	2300      	movs	r3, #0
}
 8005144:	4618      	mov	r0, r3
 8005146:	3710      	adds	r7, #16
 8005148:	46bd      	mov	sp, r7
 800514a:	bd80      	pop	{r7, pc}

0800514c <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800514c:	b580      	push	{r7, lr}
 800514e:	b086      	sub	sp, #24
 8005150:	af00      	add	r7, sp, #0
 8005152:	60f8      	str	r0, [r7, #12]
 8005154:	607a      	str	r2, [r7, #4]
 8005156:	603b      	str	r3, [r7, #0]
 8005158:	460b      	mov	r3, r1
 800515a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800515c:	7afb      	ldrb	r3, [r7, #11]
 800515e:	f003 020f 	and.w	r2, r3, #15
 8005162:	4613      	mov	r3, r2
 8005164:	00db      	lsls	r3, r3, #3
 8005166:	1a9b      	subs	r3, r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800516e:	68fa      	ldr	r2, [r7, #12]
 8005170:	4413      	add	r3, r2
 8005172:	3304      	adds	r3, #4
 8005174:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	687a      	ldr	r2, [r7, #4]
 800517a:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800517c:	697b      	ldr	r3, [r7, #20]
 800517e:	683a      	ldr	r2, [r7, #0]
 8005180:	615a      	str	r2, [r3, #20]
  ep->xfer_count = 0U;
 8005182:	697b      	ldr	r3, [r7, #20]
 8005184:	2200      	movs	r2, #0
 8005186:	619a      	str	r2, [r3, #24]
  ep->is_in = 0U;
 8005188:	697b      	ldr	r3, [r7, #20]
 800518a:	2200      	movs	r2, #0
 800518c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800518e:	7afb      	ldrb	r3, [r7, #11]
 8005190:	f003 030f 	and.w	r3, r3, #15
 8005194:	b2da      	uxtb	r2, r3
 8005196:	697b      	ldr	r3, [r7, #20]
 8005198:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800519a:	7afb      	ldrb	r3, [r7, #11]
 800519c:	f003 030f 	and.w	r3, r3, #15
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	d106      	bne.n	80051b2 <HAL_PCD_EP_Receive+0x66>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 80051a4:	68fb      	ldr	r3, [r7, #12]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	6979      	ldr	r1, [r7, #20]
 80051aa:	4618      	mov	r0, r3
 80051ac:	f003 fc46 	bl	8008a3c <USB_EP0StartXfer>
 80051b0:	e005      	b.n	80051be <HAL_PCD_EP_Receive+0x72>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	6979      	ldr	r1, [r7, #20]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f003 fa63 	bl	8008684 <USB_EPStartXfer>
  }

  return HAL_OK;
 80051be:	2300      	movs	r3, #0
}
 80051c0:	4618      	mov	r0, r3
 80051c2:	3718      	adds	r7, #24
 80051c4:	46bd      	mov	sp, r7
 80051c6:	bd80      	pop	{r7, pc}

080051c8 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80051c8:	b480      	push	{r7}
 80051ca:	b083      	sub	sp, #12
 80051cc:	af00      	add	r7, sp, #0
 80051ce:	6078      	str	r0, [r7, #4]
 80051d0:	460b      	mov	r3, r1
 80051d2:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80051d4:	78fb      	ldrb	r3, [r7, #3]
 80051d6:	f003 020f 	and.w	r2, r3, #15
 80051da:	6879      	ldr	r1, [r7, #4]
 80051dc:	4613      	mov	r3, r2
 80051de:	00db      	lsls	r3, r3, #3
 80051e0:	1a9b      	subs	r3, r3, r2
 80051e2:	009b      	lsls	r3, r3, #2
 80051e4:	440b      	add	r3, r1
 80051e6:	f503 7305 	add.w	r3, r3, #532	; 0x214
 80051ea:	681b      	ldr	r3, [r3, #0]
}
 80051ec:	4618      	mov	r0, r3
 80051ee:	370c      	adds	r7, #12
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr

080051f8 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80051f8:	b580      	push	{r7, lr}
 80051fa:	b086      	sub	sp, #24
 80051fc:	af00      	add	r7, sp, #0
 80051fe:	60f8      	str	r0, [r7, #12]
 8005200:	607a      	str	r2, [r7, #4]
 8005202:	603b      	str	r3, [r7, #0]
 8005204:	460b      	mov	r3, r1
 8005206:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005208:	7afb      	ldrb	r3, [r7, #11]
 800520a:	f003 020f 	and.w	r2, r3, #15
 800520e:	4613      	mov	r3, r2
 8005210:	00db      	lsls	r3, r3, #3
 8005212:	1a9b      	subs	r3, r3, r2
 8005214:	009b      	lsls	r3, r3, #2
 8005216:	3338      	adds	r3, #56	; 0x38
 8005218:	68fa      	ldr	r2, [r7, #12]
 800521a:	4413      	add	r3, r2
 800521c:	3304      	adds	r3, #4
 800521e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005220:	697b      	ldr	r3, [r7, #20]
 8005222:	687a      	ldr	r2, [r7, #4]
 8005224:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005226:	697b      	ldr	r3, [r7, #20]
 8005228:	683a      	ldr	r2, [r7, #0]
 800522a:	615a      	str	r2, [r3, #20]
#if defined (USB)
  ep->xfer_fill_db = 1U;
  ep->xfer_len_db = len;
#endif /* defined (USB) */
  ep->xfer_count = 0U;
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	2200      	movs	r2, #0
 8005230:	619a      	str	r2, [r3, #24]
  ep->is_in = 1U;
 8005232:	697b      	ldr	r3, [r7, #20]
 8005234:	2201      	movs	r2, #1
 8005236:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005238:	7afb      	ldrb	r3, [r7, #11]
 800523a:	f003 030f 	and.w	r3, r3, #15
 800523e:	b2da      	uxtb	r2, r3
 8005240:	697b      	ldr	r3, [r7, #20]
 8005242:	701a      	strb	r2, [r3, #0]

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005244:	7afb      	ldrb	r3, [r7, #11]
 8005246:	f003 030f 	and.w	r3, r3, #15
 800524a:	2b00      	cmp	r3, #0
 800524c:	d106      	bne.n	800525c <HAL_PCD_EP_Transmit+0x64>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep);
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	6979      	ldr	r1, [r7, #20]
 8005254:	4618      	mov	r0, r3
 8005256:	f003 fbf1 	bl	8008a3c <USB_EP0StartXfer>
 800525a:	e005      	b.n	8005268 <HAL_PCD_EP_Transmit+0x70>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 800525c:	68fb      	ldr	r3, [r7, #12]
 800525e:	681b      	ldr	r3, [r3, #0]
 8005260:	6979      	ldr	r1, [r7, #20]
 8005262:	4618      	mov	r0, r3
 8005264:	f003 fa0e 	bl	8008684 <USB_EPStartXfer>
  }

  return HAL_OK;
 8005268:	2300      	movs	r3, #0
}
 800526a:	4618      	mov	r0, r3
 800526c:	3718      	adds	r7, #24
 800526e:	46bd      	mov	sp, r7
 8005270:	bd80      	pop	{r7, pc}

08005272 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005272:	b580      	push	{r7, lr}
 8005274:	b084      	sub	sp, #16
 8005276:	af00      	add	r7, sp, #0
 8005278:	6078      	str	r0, [r7, #4]
 800527a:	460b      	mov	r3, r1
 800527c:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 800527e:	78fb      	ldrb	r3, [r7, #3]
 8005280:	f003 020f 	and.w	r2, r3, #15
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	685b      	ldr	r3, [r3, #4]
 8005288:	429a      	cmp	r2, r3
 800528a:	d901      	bls.n	8005290 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e04e      	b.n	800532e <HAL_PCD_EP_SetStall+0xbc>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005290:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005294:	2b00      	cmp	r3, #0
 8005296:	da0f      	bge.n	80052b8 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005298:	78fb      	ldrb	r3, [r7, #3]
 800529a:	f003 020f 	and.w	r2, r3, #15
 800529e:	4613      	mov	r3, r2
 80052a0:	00db      	lsls	r3, r3, #3
 80052a2:	1a9b      	subs	r3, r3, r2
 80052a4:	009b      	lsls	r3, r3, #2
 80052a6:	3338      	adds	r3, #56	; 0x38
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	4413      	add	r3, r2
 80052ac:	3304      	adds	r3, #4
 80052ae:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	2201      	movs	r2, #1
 80052b4:	705a      	strb	r2, [r3, #1]
 80052b6:	e00d      	b.n	80052d4 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80052b8:	78fa      	ldrb	r2, [r7, #3]
 80052ba:	4613      	mov	r3, r2
 80052bc:	00db      	lsls	r3, r3, #3
 80052be:	1a9b      	subs	r3, r3, r2
 80052c0:	009b      	lsls	r3, r3, #2
 80052c2:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 80052c6:	687a      	ldr	r2, [r7, #4]
 80052c8:	4413      	add	r3, r2
 80052ca:	3304      	adds	r3, #4
 80052cc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	2201      	movs	r2, #1
 80052d8:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80052da:	78fb      	ldrb	r3, [r7, #3]
 80052dc:	f003 030f 	and.w	r3, r3, #15
 80052e0:	b2da      	uxtb	r2, r3
 80052e2:	68fb      	ldr	r3, [r7, #12]
 80052e4:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80052ec:	2b01      	cmp	r3, #1
 80052ee:	d101      	bne.n	80052f4 <HAL_PCD_EP_SetStall+0x82>
 80052f0:	2302      	movs	r3, #2
 80052f2:	e01c      	b.n	800532e <HAL_PCD_EP_SetStall+0xbc>
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2201      	movs	r2, #1
 80052f8:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80052fc:	687b      	ldr	r3, [r7, #4]
 80052fe:	681b      	ldr	r3, [r3, #0]
 8005300:	68f9      	ldr	r1, [r7, #12]
 8005302:	4618      	mov	r0, r3
 8005304:	f003 fd12 	bl	8008d2c <USB_EPSetStall>
  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005308:	78fb      	ldrb	r3, [r7, #3]
 800530a:	f003 030f 	and.w	r3, r3, #15
 800530e:	2b00      	cmp	r3, #0
 8005310:	d108      	bne.n	8005324 <HAL_PCD_EP_SetStall+0xb2>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	681a      	ldr	r2, [r3, #0]
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800531c:	4619      	mov	r1, r3
 800531e:	4610      	mov	r0, r2
 8005320:	f003 ff04 	bl	800912c <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd);
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	2200      	movs	r2, #0
 8005328:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 800532c:	2300      	movs	r3, #0
}
 800532e:	4618      	mov	r0, r3
 8005330:	3710      	adds	r7, #16
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}

08005336 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005336:	b580      	push	{r7, lr}
 8005338:	b084      	sub	sp, #16
 800533a:	af00      	add	r7, sp, #0
 800533c:	6078      	str	r0, [r7, #4]
 800533e:	460b      	mov	r3, r1
 8005340:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005342:	78fb      	ldrb	r3, [r7, #3]
 8005344:	f003 020f 	and.w	r2, r3, #15
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	685b      	ldr	r3, [r3, #4]
 800534c:	429a      	cmp	r2, r3
 800534e:	d901      	bls.n	8005354 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005350:	2301      	movs	r3, #1
 8005352:	e042      	b.n	80053da <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005354:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005358:	2b00      	cmp	r3, #0
 800535a:	da0f      	bge.n	800537c <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800535c:	78fb      	ldrb	r3, [r7, #3]
 800535e:	f003 020f 	and.w	r2, r3, #15
 8005362:	4613      	mov	r3, r2
 8005364:	00db      	lsls	r3, r3, #3
 8005366:	1a9b      	subs	r3, r3, r2
 8005368:	009b      	lsls	r3, r3, #2
 800536a:	3338      	adds	r3, #56	; 0x38
 800536c:	687a      	ldr	r2, [r7, #4]
 800536e:	4413      	add	r3, r2
 8005370:	3304      	adds	r3, #4
 8005372:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2201      	movs	r2, #1
 8005378:	705a      	strb	r2, [r3, #1]
 800537a:	e00f      	b.n	800539c <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800537c:	78fb      	ldrb	r3, [r7, #3]
 800537e:	f003 020f 	and.w	r2, r3, #15
 8005382:	4613      	mov	r3, r2
 8005384:	00db      	lsls	r3, r3, #3
 8005386:	1a9b      	subs	r3, r3, r2
 8005388:	009b      	lsls	r3, r3, #2
 800538a:	f503 73fc 	add.w	r3, r3, #504	; 0x1f8
 800538e:	687a      	ldr	r2, [r7, #4]
 8005390:	4413      	add	r3, r2
 8005392:	3304      	adds	r3, #4
 8005394:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005396:	68fb      	ldr	r3, [r7, #12]
 8005398:	2200      	movs	r2, #0
 800539a:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	2200      	movs	r2, #0
 80053a0:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80053a2:	78fb      	ldrb	r3, [r7, #3]
 80053a4:	f003 030f 	and.w	r3, r3, #15
 80053a8:	b2da      	uxtb	r2, r3
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80053ae:	687b      	ldr	r3, [r7, #4]
 80053b0:	f893 33bc 	ldrb.w	r3, [r3, #956]	; 0x3bc
 80053b4:	2b01      	cmp	r3, #1
 80053b6:	d101      	bne.n	80053bc <HAL_PCD_EP_ClrStall+0x86>
 80053b8:	2302      	movs	r3, #2
 80053ba:	e00e      	b.n	80053da <HAL_PCD_EP_ClrStall+0xa4>
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	2201      	movs	r2, #1
 80053c0:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 80053c4:	687b      	ldr	r3, [r7, #4]
 80053c6:	681b      	ldr	r3, [r3, #0]
 80053c8:	68f9      	ldr	r1, [r7, #12]
 80053ca:	4618      	mov	r0, r3
 80053cc:	f003 fd1c 	bl	8008e08 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	2200      	movs	r2, #0
 80053d4:	f883 23bc 	strb.w	r2, [r3, #956]	; 0x3bc

  return HAL_OK;
 80053d8:	2300      	movs	r3, #0
}
 80053da:	4618      	mov	r0, r3
 80053dc:	3710      	adds	r7, #16
 80053de:	46bd      	mov	sp, r7
 80053e0:	bd80      	pop	{r7, pc}

080053e2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80053e2:	b580      	push	{r7, lr}
 80053e4:	b088      	sub	sp, #32
 80053e6:	af00      	add	r7, sp, #0
 80053e8:	6078      	str	r0, [r7, #4]
 80053ea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	681b      	ldr	r3, [r3, #0]
 80053f0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80053f2:	697b      	ldr	r3, [r7, #20]
 80053f4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80053f6:	683a      	ldr	r2, [r7, #0]
 80053f8:	4613      	mov	r3, r2
 80053fa:	00db      	lsls	r3, r3, #3
 80053fc:	1a9b      	subs	r3, r3, r2
 80053fe:	009b      	lsls	r3, r3, #2
 8005400:	3338      	adds	r3, #56	; 0x38
 8005402:	687a      	ldr	r2, [r7, #4]
 8005404:	4413      	add	r3, r2
 8005406:	3304      	adds	r3, #4
 8005408:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 800540a:	68fb      	ldr	r3, [r7, #12]
 800540c:	699a      	ldr	r2, [r3, #24]
 800540e:	68fb      	ldr	r3, [r7, #12]
 8005410:	695b      	ldr	r3, [r3, #20]
 8005412:	429a      	cmp	r2, r3
 8005414:	d901      	bls.n	800541a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005416:	2301      	movs	r3, #1
 8005418:	e067      	b.n	80054ea <PCD_WriteEmptyTxFifo+0x108>
  }

  len = ep->xfer_len - ep->xfer_count;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	695a      	ldr	r2, [r3, #20]
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	699b      	ldr	r3, [r3, #24]
 8005422:	1ad3      	subs	r3, r2, r3
 8005424:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	689b      	ldr	r3, [r3, #8]
 800542a:	69fa      	ldr	r2, [r7, #28]
 800542c:	429a      	cmp	r2, r3
 800542e:	d902      	bls.n	8005436 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	689b      	ldr	r3, [r3, #8]
 8005434:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005436:	69fb      	ldr	r3, [r7, #28]
 8005438:	3303      	adds	r3, #3
 800543a:	089b      	lsrs	r3, r3, #2
 800543c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800543e:	e026      	b.n	800548e <PCD_WriteEmptyTxFifo+0xac>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	695a      	ldr	r2, [r3, #20]
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	1ad3      	subs	r3, r2, r3
 800544a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	689b      	ldr	r3, [r3, #8]
 8005450:	69fa      	ldr	r2, [r7, #28]
 8005452:	429a      	cmp	r2, r3
 8005454:	d902      	bls.n	800545c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	689b      	ldr	r3, [r3, #8]
 800545a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 800545c:	69fb      	ldr	r3, [r7, #28]
 800545e:	3303      	adds	r3, #3
 8005460:	089b      	lsrs	r3, r3, #2
 8005462:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len);
 8005464:	68fb      	ldr	r3, [r7, #12]
 8005466:	68d9      	ldr	r1, [r3, #12]
 8005468:	683b      	ldr	r3, [r7, #0]
 800546a:	b2da      	uxtb	r2, r3
 800546c:	69fb      	ldr	r3, [r7, #28]
 800546e:	b29b      	uxth	r3, r3
 8005470:	6978      	ldr	r0, [r7, #20]
 8005472:	f003 fc01 	bl	8008c78 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	69fb      	ldr	r3, [r7, #28]
 800547c:	441a      	add	r2, r3
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	699a      	ldr	r2, [r3, #24]
 8005486:	69fb      	ldr	r3, [r7, #28]
 8005488:	441a      	add	r2, r3
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	619a      	str	r2, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	015a      	lsls	r2, r3, #5
 8005492:	693b      	ldr	r3, [r7, #16]
 8005494:	4413      	add	r3, r2
 8005496:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800549a:	699b      	ldr	r3, [r3, #24]
 800549c:	b29b      	uxth	r3, r3
 800549e:	69ba      	ldr	r2, [r7, #24]
 80054a0:	429a      	cmp	r2, r3
 80054a2:	d809      	bhi.n	80054b8 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	699a      	ldr	r2, [r3, #24]
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	695b      	ldr	r3, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 80054ac:	429a      	cmp	r2, r3
 80054ae:	d203      	bcs.n	80054b8 <PCD_WriteEmptyTxFifo+0xd6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	695b      	ldr	r3, [r3, #20]
 80054b4:	2b00      	cmp	r3, #0
 80054b6:	d1c3      	bne.n	8005440 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 80054b8:	68fb      	ldr	r3, [r7, #12]
 80054ba:	695a      	ldr	r2, [r3, #20]
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	699b      	ldr	r3, [r3, #24]
 80054c0:	429a      	cmp	r2, r3
 80054c2:	d811      	bhi.n	80054e8 <PCD_WriteEmptyTxFifo+0x106>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80054c4:	683b      	ldr	r3, [r7, #0]
 80054c6:	f003 030f 	and.w	r3, r3, #15
 80054ca:	2201      	movs	r2, #1
 80054cc:	fa02 f303 	lsl.w	r3, r2, r3
 80054d0:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80054d2:	693b      	ldr	r3, [r7, #16]
 80054d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80054d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80054da:	68bb      	ldr	r3, [r7, #8]
 80054dc:	43db      	mvns	r3, r3
 80054de:	6939      	ldr	r1, [r7, #16]
 80054e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80054e4:	4013      	ands	r3, r2
 80054e6:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 80054e8:	2300      	movs	r3, #0
}
 80054ea:	4618      	mov	r0, r3
 80054ec:	3720      	adds	r7, #32
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bd80      	pop	{r7, pc}
	...

080054f4 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b086      	sub	sp, #24
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	6078      	str	r0, [r7, #4]
 80054fc:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005504:	697b      	ldr	r3, [r7, #20]
 8005506:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8005508:	697b      	ldr	r3, [r7, #20]
 800550a:	333c      	adds	r3, #60	; 0x3c
 800550c:	3304      	adds	r3, #4
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	015a      	lsls	r2, r3, #5
 8005516:	693b      	ldr	r3, [r7, #16]
 8005518:	4413      	add	r3, r2
 800551a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800551e:	689b      	ldr	r3, [r3, #8]
 8005520:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	4a19      	ldr	r2, [pc, #100]	; (800558c <PCD_EP_OutXfrComplete_int+0x98>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d124      	bne.n	8005574 <PCD_EP_OutXfrComplete_int+0x80>
  {
    /* StupPktRcvd = 1 this is a setup packet */
    if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005530:	2b00      	cmp	r3, #0
 8005532:	d00a      	beq.n	800554a <PCD_EP_OutXfrComplete_int+0x56>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005534:	683b      	ldr	r3, [r7, #0]
 8005536:	015a      	lsls	r2, r3, #5
 8005538:	693b      	ldr	r3, [r7, #16]
 800553a:	4413      	add	r3, r2
 800553c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005540:	461a      	mov	r2, r3
 8005542:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005546:	6093      	str	r3, [r2, #8]
 8005548:	e01a      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x8c>
    }
    else
    {
      if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f003 0320 	and.w	r3, r3, #32
 8005550:	2b00      	cmp	r3, #0
 8005552:	d008      	beq.n	8005566 <PCD_EP_OutXfrComplete_int+0x72>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005554:	683b      	ldr	r3, [r7, #0]
 8005556:	015a      	lsls	r2, r3, #5
 8005558:	693b      	ldr	r3, [r7, #16]
 800555a:	4413      	add	r3, r2
 800555c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005560:	461a      	mov	r2, r3
 8005562:	2320      	movs	r3, #32
 8005564:	6093      	str	r3, [r2, #8]
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	b2db      	uxtb	r3, r3
 800556a:	4619      	mov	r1, r3
 800556c:	6878      	ldr	r0, [r7, #4]
 800556e:	f005 fccd 	bl	800af0c <HAL_PCD_DataOutStageCallback>
 8005572:	e005      	b.n	8005580 <PCD_EP_OutXfrComplete_int+0x8c>
  else
  {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
    HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8005574:	683b      	ldr	r3, [r7, #0]
 8005576:	b2db      	uxtb	r3, r3
 8005578:	4619      	mov	r1, r3
 800557a:	6878      	ldr	r0, [r7, #4]
 800557c:	f005 fcc6 	bl	800af0c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  }

  return HAL_OK;
 8005580:	2300      	movs	r3, #0
}
 8005582:	4618      	mov	r0, r3
 8005584:	3718      	adds	r7, #24
 8005586:	46bd      	mov	sp, r7
 8005588:	bd80      	pop	{r7, pc}
 800558a:	bf00      	nop
 800558c:	4f54310a 	.word	0x4f54310a

08005590 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005590:	b580      	push	{r7, lr}
 8005592:	b086      	sub	sp, #24
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80055a0:	697b      	ldr	r3, [r7, #20]
 80055a2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 80055a4:	697b      	ldr	r3, [r7, #20]
 80055a6:	333c      	adds	r3, #60	; 0x3c
 80055a8:	3304      	adds	r3, #4
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 80055ae:	683b      	ldr	r3, [r7, #0]
 80055b0:	015a      	lsls	r2, r3, #5
 80055b2:	693b      	ldr	r3, [r7, #16]
 80055b4:	4413      	add	r3, r2
 80055b6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055ba:	689b      	ldr	r3, [r3, #8]
 80055bc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	4a0c      	ldr	r2, [pc, #48]	; (80055f4 <PCD_EP_OutSetupPacket_int+0x64>)
 80055c2:	4293      	cmp	r3, r2
 80055c4:	d90e      	bls.n	80055e4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d009      	beq.n	80055e4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 80055d0:	683b      	ldr	r3, [r7, #0]
 80055d2:	015a      	lsls	r2, r3, #5
 80055d4:	693b      	ldr	r3, [r7, #16]
 80055d6:	4413      	add	r3, r2
 80055d8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80055dc:	461a      	mov	r2, r3
 80055de:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80055e2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 80055e4:	6878      	ldr	r0, [r7, #4]
 80055e6:	f005 fc7f 	bl	800aee8 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3718      	adds	r7, #24
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}
 80055f4:	4f54300a 	.word	0x4f54300a

080055f8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80055f8:	b480      	push	{r7}
 80055fa:	b085      	sub	sp, #20
 80055fc:	af00      	add	r7, sp, #0
 80055fe:	6078      	str	r0, [r7, #4]
 8005600:	460b      	mov	r3, r1
 8005602:	70fb      	strb	r3, [r7, #3]
 8005604:	4613      	mov	r3, r2
 8005606:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	681b      	ldr	r3, [r3, #0]
 800560c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800560e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005610:	78fb      	ldrb	r3, [r7, #3]
 8005612:	2b00      	cmp	r3, #0
 8005614:	d107      	bne.n	8005626 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005616:	883b      	ldrh	r3, [r7, #0]
 8005618:	0419      	lsls	r1, r3, #16
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	68ba      	ldr	r2, [r7, #8]
 8005620:	430a      	orrs	r2, r1
 8005622:	629a      	str	r2, [r3, #40]	; 0x28
 8005624:	e028      	b.n	8005678 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800562c:	0c1b      	lsrs	r3, r3, #16
 800562e:	68ba      	ldr	r2, [r7, #8]
 8005630:	4413      	add	r3, r2
 8005632:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005634:	2300      	movs	r3, #0
 8005636:	73fb      	strb	r3, [r7, #15]
 8005638:	e00d      	b.n	8005656 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681a      	ldr	r2, [r3, #0]
 800563e:	7bfb      	ldrb	r3, [r7, #15]
 8005640:	3340      	adds	r3, #64	; 0x40
 8005642:	009b      	lsls	r3, r3, #2
 8005644:	4413      	add	r3, r2
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	0c1b      	lsrs	r3, r3, #16
 800564a:	68ba      	ldr	r2, [r7, #8]
 800564c:	4413      	add	r3, r2
 800564e:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005650:	7bfb      	ldrb	r3, [r7, #15]
 8005652:	3301      	adds	r3, #1
 8005654:	73fb      	strb	r3, [r7, #15]
 8005656:	7bfa      	ldrb	r2, [r7, #15]
 8005658:	78fb      	ldrb	r3, [r7, #3]
 800565a:	3b01      	subs	r3, #1
 800565c:	429a      	cmp	r2, r3
 800565e:	d3ec      	bcc.n	800563a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8005660:	883b      	ldrh	r3, [r7, #0]
 8005662:	0418      	lsls	r0, r3, #16
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	6819      	ldr	r1, [r3, #0]
 8005668:	78fb      	ldrb	r3, [r7, #3]
 800566a:	3b01      	subs	r3, #1
 800566c:	68ba      	ldr	r2, [r7, #8]
 800566e:	4302      	orrs	r2, r0
 8005670:	3340      	adds	r3, #64	; 0x40
 8005672:	009b      	lsls	r3, r3, #2
 8005674:	440b      	add	r3, r1
 8005676:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8005678:	2300      	movs	r3, #0
}
 800567a:	4618      	mov	r0, r3
 800567c:	3714      	adds	r7, #20
 800567e:	46bd      	mov	sp, r7
 8005680:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005684:	4770      	bx	lr

08005686 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8005686:	b480      	push	{r7}
 8005688:	b083      	sub	sp, #12
 800568a:	af00      	add	r7, sp, #0
 800568c:	6078      	str	r0, [r7, #4]
 800568e:	460b      	mov	r3, r1
 8005690:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	887a      	ldrh	r2, [r7, #2]
 8005698:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800569a:	2300      	movs	r3, #0
}
 800569c:	4618      	mov	r0, r3
 800569e:	370c      	adds	r7, #12
 80056a0:	46bd      	mov	sp, r7
 80056a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a6:	4770      	bx	lr

080056a8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b085      	sub	sp, #20
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	2201      	movs	r2, #1
 80056ba:	f8c3 23fc 	str.w	r2, [r3, #1020]	; 0x3fc
  hpcd->LPM_State = LPM_L0;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	2200      	movs	r2, #0
 80056c2:	f883 23f4 	strb.w	r2, [r3, #1012]	; 0x3f4
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	699b      	ldr	r3, [r3, #24]
 80056ca:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80056d6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80056da:	f043 0303 	orr.w	r3, r3, #3
 80056de:	68fa      	ldr	r2, [r7, #12]
 80056e0:	6553      	str	r3, [r2, #84]	; 0x54

  return HAL_OK;
 80056e2:	2300      	movs	r3, #0
}
 80056e4:	4618      	mov	r0, r3
 80056e6:	3714      	adds	r7, #20
 80056e8:	46bd      	mov	sp, r7
 80056ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ee:	4770      	bx	lr

080056f0 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80056f0:	b480      	push	{r7}
 80056f2:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80056f4:	4b0d      	ldr	r3, [pc, #52]	; (800572c <HAL_PWREx_GetVoltageRange+0x3c>)
 80056f6:	681b      	ldr	r3, [r3, #0]
 80056f8:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80056fc:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005700:	d102      	bne.n	8005708 <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8005702:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005706:	e00b      	b.n	8005720 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8005708:	4b08      	ldr	r3, [pc, #32]	; (800572c <HAL_PWREx_GetVoltageRange+0x3c>)
 800570a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800570e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005712:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005716:	d102      	bne.n	800571e <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8005718:	f44f 7300 	mov.w	r3, #512	; 0x200
 800571c:	e000      	b.n	8005720 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 800571e:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8005720:	4618      	mov	r0, r3
 8005722:	46bd      	mov	sp, r7
 8005724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005728:	4770      	bx	lr
 800572a:	bf00      	nop
 800572c:	40007000 	.word	0x40007000

08005730 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005730:	b480      	push	{r7}
 8005732:	b085      	sub	sp, #20
 8005734:	af00      	add	r7, sp, #0
 8005736:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	2b00      	cmp	r3, #0
 800573c:	d141      	bne.n	80057c2 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800573e:	4b4b      	ldr	r3, [pc, #300]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005746:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800574a:	d131      	bne.n	80057b0 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800574c:	4b47      	ldr	r3, [pc, #284]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800574e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005752:	4a46      	ldr	r2, [pc, #280]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005754:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005758:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800575c:	4b43      	ldr	r3, [pc, #268]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005764:	4a41      	ldr	r2, [pc, #260]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005766:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800576a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800576c:	4b40      	ldr	r3, [pc, #256]	; (8005870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2232      	movs	r2, #50	; 0x32
 8005772:	fb02 f303 	mul.w	r3, r2, r3
 8005776:	4a3f      	ldr	r2, [pc, #252]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005778:	fba2 2303 	umull	r2, r3, r2, r3
 800577c:	0c9b      	lsrs	r3, r3, #18
 800577e:	3301      	adds	r3, #1
 8005780:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005782:	e002      	b.n	800578a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	3b01      	subs	r3, #1
 8005788:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800578a:	4b38      	ldr	r3, [pc, #224]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800578c:	695b      	ldr	r3, [r3, #20]
 800578e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005792:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005796:	d102      	bne.n	800579e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	2b00      	cmp	r3, #0
 800579c:	d1f2      	bne.n	8005784 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800579e:	4b33      	ldr	r3, [pc, #204]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80057a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057aa:	d158      	bne.n	800585e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80057ac:	2303      	movs	r3, #3
 80057ae:	e057      	b.n	8005860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057b0:	4b2e      	ldr	r3, [pc, #184]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057b6:	4a2d      	ldr	r2, [pc, #180]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80057bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80057c0:	e04d      	b.n	800585e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80057c8:	d141      	bne.n	800584e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80057ca:	4b28      	ldr	r3, [pc, #160]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80057d2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80057d6:	d131      	bne.n	800583c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057d8:	4b24      	ldr	r3, [pc, #144]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057da:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80057de:	4a23      	ldr	r2, [pc, #140]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057e0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80057e4:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057e8:	4b20      	ldr	r3, [pc, #128]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80057f0:	4a1e      	ldr	r2, [pc, #120]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057f2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80057f6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 80057f8:	4b1d      	ldr	r3, [pc, #116]	; (8005870 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	2232      	movs	r2, #50	; 0x32
 80057fe:	fb02 f303 	mul.w	r3, r2, r3
 8005802:	4a1c      	ldr	r2, [pc, #112]	; (8005874 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005804:	fba2 2303 	umull	r2, r3, r2, r3
 8005808:	0c9b      	lsrs	r3, r3, #18
 800580a:	3301      	adds	r3, #1
 800580c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800580e:	e002      	b.n	8005816 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	3b01      	subs	r3, #1
 8005814:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005816:	4b15      	ldr	r3, [pc, #84]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005818:	695b      	ldr	r3, [r3, #20]
 800581a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800581e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005822:	d102      	bne.n	800582a <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005824:	68fb      	ldr	r3, [r7, #12]
 8005826:	2b00      	cmp	r3, #0
 8005828:	d1f2      	bne.n	8005810 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800582a:	4b10      	ldr	r3, [pc, #64]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800582c:	695b      	ldr	r3, [r3, #20]
 800582e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005832:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005836:	d112      	bne.n	800585e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005838:	2303      	movs	r3, #3
 800583a:	e011      	b.n	8005860 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800583c:	4b0b      	ldr	r3, [pc, #44]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800583e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005842:	4a0a      	ldr	r2, [pc, #40]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005844:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005848:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 800584c:	e007      	b.n	800585e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800584e:	4b07      	ldr	r3, [pc, #28]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005856:	4a05      	ldr	r2, [pc, #20]	; (800586c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005858:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800585c:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 800585e:	2300      	movs	r3, #0
}
 8005860:	4618      	mov	r0, r3
 8005862:	3714      	adds	r7, #20
 8005864:	46bd      	mov	sp, r7
 8005866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800586a:	4770      	bx	lr
 800586c:	40007000 	.word	0x40007000
 8005870:	20000000 	.word	0x20000000
 8005874:	431bde83 	.word	0x431bde83

08005878 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 8005878:	b480      	push	{r7}
 800587a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 800587c:	4b05      	ldr	r3, [pc, #20]	; (8005894 <HAL_PWREx_EnableVddUSB+0x1c>)
 800587e:	685b      	ldr	r3, [r3, #4]
 8005880:	4a04      	ldr	r2, [pc, #16]	; (8005894 <HAL_PWREx_EnableVddUSB+0x1c>)
 8005882:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005886:	6053      	str	r3, [r2, #4]
}
 8005888:	bf00      	nop
 800588a:	46bd      	mov	sp, r7
 800588c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005890:	4770      	bx	lr
 8005892:	bf00      	nop
 8005894:	40007000 	.word	0x40007000

08005898 <HAL_PWREx_EnableVddIO2>:
  * @brief Enable VDDIO2 supply.
  * @note  Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8005898:	b480      	push	{r7}
 800589a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_IOSV);
 800589c:	4b05      	ldr	r3, [pc, #20]	; (80058b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	4a04      	ldr	r2, [pc, #16]	; (80058b4 <HAL_PWREx_EnableVddIO2+0x1c>)
 80058a2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80058a6:	6053      	str	r3, [r2, #4]
}
 80058a8:	bf00      	nop
 80058aa:	46bd      	mov	sp, r7
 80058ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058b0:	4770      	bx	lr
 80058b2:	bf00      	nop
 80058b4:	40007000 	.word	0x40007000

080058b8 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80058b8:	b580      	push	{r7, lr}
 80058ba:	b088      	sub	sp, #32
 80058bc:	af00      	add	r7, sp, #0
 80058be:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	d102      	bne.n	80058cc <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80058c6:	2301      	movs	r3, #1
 80058c8:	f000 bc16 	b.w	80060f8 <HAL_RCC_OscConfig+0x840>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80058cc:	4ba0      	ldr	r3, [pc, #640]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 80058ce:	689b      	ldr	r3, [r3, #8]
 80058d0:	f003 030c 	and.w	r3, r3, #12
 80058d4:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80058d6:	4b9e      	ldr	r3, [pc, #632]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 80058d8:	68db      	ldr	r3, [r3, #12]
 80058da:	f003 0303 	and.w	r3, r3, #3
 80058de:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	f003 0310 	and.w	r3, r3, #16
 80058e8:	2b00      	cmp	r3, #0
 80058ea:	f000 80e4 	beq.w	8005ab6 <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80058ee:	69bb      	ldr	r3, [r7, #24]
 80058f0:	2b00      	cmp	r3, #0
 80058f2:	d007      	beq.n	8005904 <HAL_RCC_OscConfig+0x4c>
 80058f4:	69bb      	ldr	r3, [r7, #24]
 80058f6:	2b0c      	cmp	r3, #12
 80058f8:	f040 808b 	bne.w	8005a12 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80058fc:	697b      	ldr	r3, [r7, #20]
 80058fe:	2b01      	cmp	r3, #1
 8005900:	f040 8087 	bne.w	8005a12 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005904:	4b92      	ldr	r3, [pc, #584]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f003 0302 	and.w	r3, r3, #2
 800590c:	2b00      	cmp	r3, #0
 800590e:	d005      	beq.n	800591c <HAL_RCC_OscConfig+0x64>
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	699b      	ldr	r3, [r3, #24]
 8005914:	2b00      	cmp	r3, #0
 8005916:	d101      	bne.n	800591c <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8005918:	2301      	movs	r3, #1
 800591a:	e3ed      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	6a1a      	ldr	r2, [r3, #32]
 8005920:	4b8b      	ldr	r3, [pc, #556]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	f003 0308 	and.w	r3, r3, #8
 8005928:	2b00      	cmp	r3, #0
 800592a:	d004      	beq.n	8005936 <HAL_RCC_OscConfig+0x7e>
 800592c:	4b88      	ldr	r3, [pc, #544]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005934:	e005      	b.n	8005942 <HAL_RCC_OscConfig+0x8a>
 8005936:	4b86      	ldr	r3, [pc, #536]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005938:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800593c:	091b      	lsrs	r3, r3, #4
 800593e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005942:	4293      	cmp	r3, r2
 8005944:	d223      	bcs.n	800598e <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	6a1b      	ldr	r3, [r3, #32]
 800594a:	4618      	mov	r0, r3
 800594c:	f000 fdc6 	bl	80064dc <RCC_SetFlashLatencyFromMSIRange>
 8005950:	4603      	mov	r3, r0
 8005952:	2b00      	cmp	r3, #0
 8005954:	d001      	beq.n	800595a <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8005956:	2301      	movs	r3, #1
 8005958:	e3ce      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800595a:	4b7d      	ldr	r3, [pc, #500]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	4a7c      	ldr	r2, [pc, #496]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005960:	f043 0308 	orr.w	r3, r3, #8
 8005964:	6013      	str	r3, [r2, #0]
 8005966:	4b7a      	ldr	r3, [pc, #488]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6a1b      	ldr	r3, [r3, #32]
 8005972:	4977      	ldr	r1, [pc, #476]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005974:	4313      	orrs	r3, r2
 8005976:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005978:	4b75      	ldr	r3, [pc, #468]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 800597a:	685b      	ldr	r3, [r3, #4]
 800597c:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	69db      	ldr	r3, [r3, #28]
 8005984:	021b      	lsls	r3, r3, #8
 8005986:	4972      	ldr	r1, [pc, #456]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005988:	4313      	orrs	r3, r2
 800598a:	604b      	str	r3, [r1, #4]
 800598c:	e025      	b.n	80059da <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800598e:	4b70      	ldr	r3, [pc, #448]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	4a6f      	ldr	r2, [pc, #444]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005994:	f043 0308 	orr.w	r3, r3, #8
 8005998:	6013      	str	r3, [r2, #0]
 800599a:	4b6d      	ldr	r3, [pc, #436]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	6a1b      	ldr	r3, [r3, #32]
 80059a6:	496a      	ldr	r1, [pc, #424]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 80059a8:	4313      	orrs	r3, r2
 80059aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059ac:	4b68      	ldr	r3, [pc, #416]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	69db      	ldr	r3, [r3, #28]
 80059b8:	021b      	lsls	r3, r3, #8
 80059ba:	4965      	ldr	r1, [pc, #404]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 80059bc:	4313      	orrs	r3, r2
 80059be:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80059c0:	69bb      	ldr	r3, [r7, #24]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d109      	bne.n	80059da <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	6a1b      	ldr	r3, [r3, #32]
 80059ca:	4618      	mov	r0, r3
 80059cc:	f000 fd86 	bl	80064dc <RCC_SetFlashLatencyFromMSIRange>
 80059d0:	4603      	mov	r3, r0
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d001      	beq.n	80059da <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e38e      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80059da:	f000 fcbf 	bl	800635c <HAL_RCC_GetSysClockFreq>
 80059de:	4601      	mov	r1, r0
 80059e0:	4b5b      	ldr	r3, [pc, #364]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 80059e2:	689b      	ldr	r3, [r3, #8]
 80059e4:	091b      	lsrs	r3, r3, #4
 80059e6:	f003 030f 	and.w	r3, r3, #15
 80059ea:	4a5a      	ldr	r2, [pc, #360]	; (8005b54 <HAL_RCC_OscConfig+0x29c>)
 80059ec:	5cd3      	ldrb	r3, [r2, r3]
 80059ee:	f003 031f 	and.w	r3, r3, #31
 80059f2:	fa21 f303 	lsr.w	r3, r1, r3
 80059f6:	4a58      	ldr	r2, [pc, #352]	; (8005b58 <HAL_RCC_OscConfig+0x2a0>)
 80059f8:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80059fa:	4b58      	ldr	r3, [pc, #352]	; (8005b5c <HAL_RCC_OscConfig+0x2a4>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f7fc fd78 	bl	80024f4 <HAL_InitTick>
 8005a04:	4603      	mov	r3, r0
 8005a06:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
 8005a0a:	2b00      	cmp	r3, #0
 8005a0c:	d052      	beq.n	8005ab4 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8005a0e:	7bfb      	ldrb	r3, [r7, #15]
 8005a10:	e372      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	699b      	ldr	r3, [r3, #24]
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d032      	beq.n	8005a80 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005a1a:	4b4d      	ldr	r3, [pc, #308]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	4a4c      	ldr	r2, [pc, #304]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a20:	f043 0301 	orr.w	r3, r3, #1
 8005a24:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a26:	f7fc fdb5 	bl	8002594 <HAL_GetTick>
 8005a2a:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a2c:	e008      	b.n	8005a40 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a2e:	f7fc fdb1 	bl	8002594 <HAL_GetTick>
 8005a32:	4602      	mov	r2, r0
 8005a34:	693b      	ldr	r3, [r7, #16]
 8005a36:	1ad3      	subs	r3, r2, r3
 8005a38:	2b02      	cmp	r3, #2
 8005a3a:	d901      	bls.n	8005a40 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8005a3c:	2303      	movs	r3, #3
 8005a3e:	e35b      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005a40:	4b43      	ldr	r3, [pc, #268]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f003 0302 	and.w	r3, r3, #2
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d0f0      	beq.n	8005a2e <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005a4c:	4b40      	ldr	r3, [pc, #256]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a4e:	681b      	ldr	r3, [r3, #0]
 8005a50:	4a3f      	ldr	r2, [pc, #252]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a52:	f043 0308 	orr.w	r3, r3, #8
 8005a56:	6013      	str	r3, [r2, #0]
 8005a58:	4b3d      	ldr	r3, [pc, #244]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005a60:	687b      	ldr	r3, [r7, #4]
 8005a62:	6a1b      	ldr	r3, [r3, #32]
 8005a64:	493a      	ldr	r1, [pc, #232]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a66:	4313      	orrs	r3, r2
 8005a68:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8005a6a:	4b39      	ldr	r3, [pc, #228]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	69db      	ldr	r3, [r3, #28]
 8005a76:	021b      	lsls	r3, r3, #8
 8005a78:	4935      	ldr	r1, [pc, #212]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a7a:	4313      	orrs	r3, r2
 8005a7c:	604b      	str	r3, [r1, #4]
 8005a7e:	e01a      	b.n	8005ab6 <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8005a80:	4b33      	ldr	r3, [pc, #204]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a82:	681b      	ldr	r3, [r3, #0]
 8005a84:	4a32      	ldr	r2, [pc, #200]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005a86:	f023 0301 	bic.w	r3, r3, #1
 8005a8a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005a8c:	f7fc fd82 	bl	8002594 <HAL_GetTick>
 8005a90:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005a92:	e008      	b.n	8005aa6 <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005a94:	f7fc fd7e 	bl	8002594 <HAL_GetTick>
 8005a98:	4602      	mov	r2, r0
 8005a9a:	693b      	ldr	r3, [r7, #16]
 8005a9c:	1ad3      	subs	r3, r2, r3
 8005a9e:	2b02      	cmp	r3, #2
 8005aa0:	d901      	bls.n	8005aa6 <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8005aa2:	2303      	movs	r3, #3
 8005aa4:	e328      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8005aa6:	4b2a      	ldr	r3, [pc, #168]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f003 0302 	and.w	r3, r3, #2
 8005aae:	2b00      	cmp	r3, #0
 8005ab0:	d1f0      	bne.n	8005a94 <HAL_RCC_OscConfig+0x1dc>
 8005ab2:	e000      	b.n	8005ab6 <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8005ab4:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f003 0301 	and.w	r3, r3, #1
 8005abe:	2b00      	cmp	r3, #0
 8005ac0:	d073      	beq.n	8005baa <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005ac2:	69bb      	ldr	r3, [r7, #24]
 8005ac4:	2b08      	cmp	r3, #8
 8005ac6:	d005      	beq.n	8005ad4 <HAL_RCC_OscConfig+0x21c>
 8005ac8:	69bb      	ldr	r3, [r7, #24]
 8005aca:	2b0c      	cmp	r3, #12
 8005acc:	d10e      	bne.n	8005aec <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2b03      	cmp	r3, #3
 8005ad2:	d10b      	bne.n	8005aec <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ad4:	4b1e      	ldr	r3, [pc, #120]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d063      	beq.n	8005ba8 <HAL_RCC_OscConfig+0x2f0>
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	685b      	ldr	r3, [r3, #4]
 8005ae4:	2b00      	cmp	r3, #0
 8005ae6:	d15f      	bne.n	8005ba8 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005ae8:	2301      	movs	r3, #1
 8005aea:	e305      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005aec:	687b      	ldr	r3, [r7, #4]
 8005aee:	685b      	ldr	r3, [r3, #4]
 8005af0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005af4:	d106      	bne.n	8005b04 <HAL_RCC_OscConfig+0x24c>
 8005af6:	4b16      	ldr	r3, [pc, #88]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	4a15      	ldr	r2, [pc, #84]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005afc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b00:	6013      	str	r3, [r2, #0]
 8005b02:	e01d      	b.n	8005b40 <HAL_RCC_OscConfig+0x288>
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	685b      	ldr	r3, [r3, #4]
 8005b08:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005b0c:	d10c      	bne.n	8005b28 <HAL_RCC_OscConfig+0x270>
 8005b0e:	4b10      	ldr	r3, [pc, #64]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	4a0f      	ldr	r2, [pc, #60]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b14:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005b18:	6013      	str	r3, [r2, #0]
 8005b1a:	4b0d      	ldr	r3, [pc, #52]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a0c      	ldr	r2, [pc, #48]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b20:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b24:	6013      	str	r3, [r2, #0]
 8005b26:	e00b      	b.n	8005b40 <HAL_RCC_OscConfig+0x288>
 8005b28:	4b09      	ldr	r3, [pc, #36]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	4a08      	ldr	r2, [pc, #32]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b2e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005b32:	6013      	str	r3, [r2, #0]
 8005b34:	4b06      	ldr	r3, [pc, #24]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b36:	681b      	ldr	r3, [r3, #0]
 8005b38:	4a05      	ldr	r2, [pc, #20]	; (8005b50 <HAL_RCC_OscConfig+0x298>)
 8005b3a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005b3e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d01b      	beq.n	8005b80 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b48:	f7fc fd24 	bl	8002594 <HAL_GetTick>
 8005b4c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b4e:	e010      	b.n	8005b72 <HAL_RCC_OscConfig+0x2ba>
 8005b50:	40021000 	.word	0x40021000
 8005b54:	0800da7c 	.word	0x0800da7c
 8005b58:	20000000 	.word	0x20000000
 8005b5c:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b60:	f7fc fd18 	bl	8002594 <HAL_GetTick>
 8005b64:	4602      	mov	r2, r0
 8005b66:	693b      	ldr	r3, [r7, #16]
 8005b68:	1ad3      	subs	r3, r2, r3
 8005b6a:	2b64      	cmp	r3, #100	; 0x64
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e2c2      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005b72:	4baf      	ldr	r3, [pc, #700]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b7a:	2b00      	cmp	r3, #0
 8005b7c:	d0f0      	beq.n	8005b60 <HAL_RCC_OscConfig+0x2a8>
 8005b7e:	e014      	b.n	8005baa <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b80:	f7fc fd08 	bl	8002594 <HAL_GetTick>
 8005b84:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b86:	e008      	b.n	8005b9a <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005b88:	f7fc fd04 	bl	8002594 <HAL_GetTick>
 8005b8c:	4602      	mov	r2, r0
 8005b8e:	693b      	ldr	r3, [r7, #16]
 8005b90:	1ad3      	subs	r3, r2, r3
 8005b92:	2b64      	cmp	r3, #100	; 0x64
 8005b94:	d901      	bls.n	8005b9a <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005b96:	2303      	movs	r3, #3
 8005b98:	e2ae      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005b9a:	4ba5      	ldr	r3, [pc, #660]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ba2:	2b00      	cmp	r3, #0
 8005ba4:	d1f0      	bne.n	8005b88 <HAL_RCC_OscConfig+0x2d0>
 8005ba6:	e000      	b.n	8005baa <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005ba8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005baa:	687b      	ldr	r3, [r7, #4]
 8005bac:	681b      	ldr	r3, [r3, #0]
 8005bae:	f003 0302 	and.w	r3, r3, #2
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d060      	beq.n	8005c78 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005bb6:	69bb      	ldr	r3, [r7, #24]
 8005bb8:	2b04      	cmp	r3, #4
 8005bba:	d005      	beq.n	8005bc8 <HAL_RCC_OscConfig+0x310>
 8005bbc:	69bb      	ldr	r3, [r7, #24]
 8005bbe:	2b0c      	cmp	r3, #12
 8005bc0:	d119      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005bc2:	697b      	ldr	r3, [r7, #20]
 8005bc4:	2b02      	cmp	r3, #2
 8005bc6:	d116      	bne.n	8005bf6 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bc8:	4b99      	ldr	r3, [pc, #612]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d005      	beq.n	8005be0 <HAL_RCC_OscConfig+0x328>
 8005bd4:	687b      	ldr	r3, [r7, #4]
 8005bd6:	68db      	ldr	r3, [r3, #12]
 8005bd8:	2b00      	cmp	r3, #0
 8005bda:	d101      	bne.n	8005be0 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005bdc:	2301      	movs	r3, #1
 8005bde:	e28b      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005be0:	4b93      	ldr	r3, [pc, #588]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005be2:	685b      	ldr	r3, [r3, #4]
 8005be4:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	691b      	ldr	r3, [r3, #16]
 8005bec:	061b      	lsls	r3, r3, #24
 8005bee:	4990      	ldr	r1, [pc, #576]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005bf0:	4313      	orrs	r3, r2
 8005bf2:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005bf4:	e040      	b.n	8005c78 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68db      	ldr	r3, [r3, #12]
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d023      	beq.n	8005c46 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005bfe:	4b8c      	ldr	r3, [pc, #560]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	4a8b      	ldr	r2, [pc, #556]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c04:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005c08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c0a:	f7fc fcc3 	bl	8002594 <HAL_GetTick>
 8005c0e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c10:	e008      	b.n	8005c24 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c12:	f7fc fcbf 	bl	8002594 <HAL_GetTick>
 8005c16:	4602      	mov	r2, r0
 8005c18:	693b      	ldr	r3, [r7, #16]
 8005c1a:	1ad3      	subs	r3, r2, r3
 8005c1c:	2b02      	cmp	r3, #2
 8005c1e:	d901      	bls.n	8005c24 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005c20:	2303      	movs	r3, #3
 8005c22:	e269      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005c24:	4b82      	ldr	r3, [pc, #520]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d0f0      	beq.n	8005c12 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005c30:	4b7f      	ldr	r3, [pc, #508]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c32:	685b      	ldr	r3, [r3, #4]
 8005c34:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	691b      	ldr	r3, [r3, #16]
 8005c3c:	061b      	lsls	r3, r3, #24
 8005c3e:	497c      	ldr	r1, [pc, #496]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c40:	4313      	orrs	r3, r2
 8005c42:	604b      	str	r3, [r1, #4]
 8005c44:	e018      	b.n	8005c78 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005c46:	4b7a      	ldr	r3, [pc, #488]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	4a79      	ldr	r2, [pc, #484]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c4c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c50:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c52:	f7fc fc9f 	bl	8002594 <HAL_GetTick>
 8005c56:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c58:	e008      	b.n	8005c6c <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005c5a:	f7fc fc9b 	bl	8002594 <HAL_GetTick>
 8005c5e:	4602      	mov	r2, r0
 8005c60:	693b      	ldr	r3, [r7, #16]
 8005c62:	1ad3      	subs	r3, r2, r3
 8005c64:	2b02      	cmp	r3, #2
 8005c66:	d901      	bls.n	8005c6c <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005c68:	2303      	movs	r3, #3
 8005c6a:	e245      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005c6c:	4b70      	ldr	r3, [pc, #448]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c6e:	681b      	ldr	r3, [r3, #0]
 8005c70:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d1f0      	bne.n	8005c5a <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	681b      	ldr	r3, [r3, #0]
 8005c7c:	f003 0308 	and.w	r3, r3, #8
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	d03c      	beq.n	8005cfe <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005c84:	687b      	ldr	r3, [r7, #4]
 8005c86:	695b      	ldr	r3, [r3, #20]
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d01c      	beq.n	8005cc6 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005c8c:	4b68      	ldr	r3, [pc, #416]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c8e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c92:	4a67      	ldr	r2, [pc, #412]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005c94:	f043 0301 	orr.w	r3, r3, #1
 8005c98:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c9c:	f7fc fc7a 	bl	8002594 <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ca4:	f7fc fc76 	bl	8002594 <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e220      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005cb6:	4b5e      	ldr	r3, [pc, #376]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005cb8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cbc:	f003 0302 	and.w	r3, r3, #2
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d0ef      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x3ec>
 8005cc4:	e01b      	b.n	8005cfe <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005cc6:	4b5a      	ldr	r3, [pc, #360]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005cc8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005ccc:	4a58      	ldr	r2, [pc, #352]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005cce:	f023 0301 	bic.w	r3, r3, #1
 8005cd2:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cd6:	f7fc fc5d 	bl	8002594 <HAL_GetTick>
 8005cda:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005cdc:	e008      	b.n	8005cf0 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005cde:	f7fc fc59 	bl	8002594 <HAL_GetTick>
 8005ce2:	4602      	mov	r2, r0
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	1ad3      	subs	r3, r2, r3
 8005ce8:	2b02      	cmp	r3, #2
 8005cea:	d901      	bls.n	8005cf0 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005cec:	2303      	movs	r3, #3
 8005cee:	e203      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005cf0:	4b4f      	ldr	r3, [pc, #316]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005cf2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cf6:	f003 0302 	and.w	r3, r3, #2
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d1ef      	bne.n	8005cde <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	f003 0304 	and.w	r3, r3, #4
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	f000 80a6 	beq.w	8005e58 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005d0c:	2300      	movs	r3, #0
 8005d0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005d10:	4b47      	ldr	r3, [pc, #284]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d14:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d18:	2b00      	cmp	r3, #0
 8005d1a:	d10d      	bne.n	8005d38 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005d1c:	4b44      	ldr	r3, [pc, #272]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d20:	4a43      	ldr	r2, [pc, #268]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d22:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005d26:	6593      	str	r3, [r2, #88]	; 0x58
 8005d28:	4b41      	ldr	r3, [pc, #260]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005d2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005d30:	60bb      	str	r3, [r7, #8]
 8005d32:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005d34:	2301      	movs	r3, #1
 8005d36:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d38:	4b3e      	ldr	r3, [pc, #248]	; (8005e34 <HAL_RCC_OscConfig+0x57c>)
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d40:	2b00      	cmp	r3, #0
 8005d42:	d118      	bne.n	8005d76 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005d44:	4b3b      	ldr	r3, [pc, #236]	; (8005e34 <HAL_RCC_OscConfig+0x57c>)
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	4a3a      	ldr	r2, [pc, #232]	; (8005e34 <HAL_RCC_OscConfig+0x57c>)
 8005d4a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005d4e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005d50:	f7fc fc20 	bl	8002594 <HAL_GetTick>
 8005d54:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d56:	e008      	b.n	8005d6a <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005d58:	f7fc fc1c 	bl	8002594 <HAL_GetTick>
 8005d5c:	4602      	mov	r2, r0
 8005d5e:	693b      	ldr	r3, [r7, #16]
 8005d60:	1ad3      	subs	r3, r2, r3
 8005d62:	2b02      	cmp	r3, #2
 8005d64:	d901      	bls.n	8005d6a <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005d66:	2303      	movs	r3, #3
 8005d68:	e1c6      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005d6a:	4b32      	ldr	r3, [pc, #200]	; (8005e34 <HAL_RCC_OscConfig+0x57c>)
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005d72:	2b00      	cmp	r3, #0
 8005d74:	d0f0      	beq.n	8005d58 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	689b      	ldr	r3, [r3, #8]
 8005d7a:	2b01      	cmp	r3, #1
 8005d7c:	d108      	bne.n	8005d90 <HAL_RCC_OscConfig+0x4d8>
 8005d7e:	4b2c      	ldr	r3, [pc, #176]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d80:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d84:	4a2a      	ldr	r2, [pc, #168]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d86:	f043 0301 	orr.w	r3, r3, #1
 8005d8a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005d8e:	e024      	b.n	8005dda <HAL_RCC_OscConfig+0x522>
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	2b05      	cmp	r3, #5
 8005d96:	d110      	bne.n	8005dba <HAL_RCC_OscConfig+0x502>
 8005d98:	4b25      	ldr	r3, [pc, #148]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005d9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005d9e:	4a24      	ldr	r2, [pc, #144]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005da0:	f043 0304 	orr.w	r3, r3, #4
 8005da4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005da8:	4b21      	ldr	r3, [pc, #132]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005daa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dae:	4a20      	ldr	r2, [pc, #128]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005db0:	f043 0301 	orr.w	r3, r3, #1
 8005db4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005db8:	e00f      	b.n	8005dda <HAL_RCC_OscConfig+0x522>
 8005dba:	4b1d      	ldr	r3, [pc, #116]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005dbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dc0:	4a1b      	ldr	r2, [pc, #108]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005dc2:	f023 0301 	bic.w	r3, r3, #1
 8005dc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8005dca:	4b19      	ldr	r3, [pc, #100]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005dcc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dd0:	4a17      	ldr	r2, [pc, #92]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005dd2:	f023 0304 	bic.w	r3, r3, #4
 8005dd6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	689b      	ldr	r3, [r3, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	d016      	beq.n	8005e10 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005de2:	f7fc fbd7 	bl	8002594 <HAL_GetTick>
 8005de6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005de8:	e00a      	b.n	8005e00 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005dea:	f7fc fbd3 	bl	8002594 <HAL_GetTick>
 8005dee:	4602      	mov	r2, r0
 8005df0:	693b      	ldr	r3, [r7, #16]
 8005df2:	1ad3      	subs	r3, r2, r3
 8005df4:	f241 3288 	movw	r2, #5000	; 0x1388
 8005df8:	4293      	cmp	r3, r2
 8005dfa:	d901      	bls.n	8005e00 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8005dfc:	2303      	movs	r3, #3
 8005dfe:	e17b      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005e00:	4b0b      	ldr	r3, [pc, #44]	; (8005e30 <HAL_RCC_OscConfig+0x578>)
 8005e02:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e06:	f003 0302 	and.w	r3, r3, #2
 8005e0a:	2b00      	cmp	r3, #0
 8005e0c:	d0ed      	beq.n	8005dea <HAL_RCC_OscConfig+0x532>
 8005e0e:	e01a      	b.n	8005e46 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e10:	f7fc fbc0 	bl	8002594 <HAL_GetTick>
 8005e14:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e16:	e00f      	b.n	8005e38 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005e18:	f7fc fbbc 	bl	8002594 <HAL_GetTick>
 8005e1c:	4602      	mov	r2, r0
 8005e1e:	693b      	ldr	r3, [r7, #16]
 8005e20:	1ad3      	subs	r3, r2, r3
 8005e22:	f241 3288 	movw	r2, #5000	; 0x1388
 8005e26:	4293      	cmp	r3, r2
 8005e28:	d906      	bls.n	8005e38 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005e2a:	2303      	movs	r3, #3
 8005e2c:	e164      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
 8005e2e:	bf00      	nop
 8005e30:	40021000 	.word	0x40021000
 8005e34:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005e38:	4ba8      	ldr	r3, [pc, #672]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005e3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005e3e:	f003 0302 	and.w	r3, r3, #2
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1e8      	bne.n	8005e18 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005e46:	7ffb      	ldrb	r3, [r7, #31]
 8005e48:	2b01      	cmp	r3, #1
 8005e4a:	d105      	bne.n	8005e58 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005e4c:	4ba3      	ldr	r3, [pc, #652]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8005e50:	4aa2      	ldr	r2, [pc, #648]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005e52:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005e56:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005e58:	687b      	ldr	r3, [r7, #4]
 8005e5a:	681b      	ldr	r3, [r3, #0]
 8005e5c:	f003 0320 	and.w	r3, r3, #32
 8005e60:	2b00      	cmp	r3, #0
 8005e62:	d03c      	beq.n	8005ede <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005e68:	2b00      	cmp	r3, #0
 8005e6a:	d01c      	beq.n	8005ea6 <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005e6c:	4b9b      	ldr	r3, [pc, #620]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005e6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e72:	4a9a      	ldr	r2, [pc, #616]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005e74:	f043 0301 	orr.w	r3, r3, #1
 8005e78:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005e7c:	f7fc fb8a 	bl	8002594 <HAL_GetTick>
 8005e80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e82:	e008      	b.n	8005e96 <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005e84:	f7fc fb86 	bl	8002594 <HAL_GetTick>
 8005e88:	4602      	mov	r2, r0
 8005e8a:	693b      	ldr	r3, [r7, #16]
 8005e8c:	1ad3      	subs	r3, r2, r3
 8005e8e:	2b02      	cmp	r3, #2
 8005e90:	d901      	bls.n	8005e96 <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8005e92:	2303      	movs	r3, #3
 8005e94:	e130      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005e96:	4b91      	ldr	r3, [pc, #580]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005e98:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005e9c:	f003 0302 	and.w	r3, r3, #2
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d0ef      	beq.n	8005e84 <HAL_RCC_OscConfig+0x5cc>
 8005ea4:	e01b      	b.n	8005ede <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ea6:	4b8d      	ldr	r3, [pc, #564]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005ea8:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005eac:	4a8b      	ldr	r2, [pc, #556]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005eae:	f023 0301 	bic.w	r3, r3, #1
 8005eb2:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005eb6:	f7fc fb6d 	bl	8002594 <HAL_GetTick>
 8005eba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ebc:	e008      	b.n	8005ed0 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005ebe:	f7fc fb69 	bl	8002594 <HAL_GetTick>
 8005ec2:	4602      	mov	r2, r0
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	1ad3      	subs	r3, r2, r3
 8005ec8:	2b02      	cmp	r3, #2
 8005eca:	d901      	bls.n	8005ed0 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8005ecc:	2303      	movs	r3, #3
 8005ece:	e113      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005ed0:	4b82      	ldr	r3, [pc, #520]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005ed2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005ed6:	f003 0302 	and.w	r3, r3, #2
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d1ef      	bne.n	8005ebe <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	f000 8107 	beq.w	80060f6 <HAL_RCC_OscConfig+0x83e>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005ee8:	687b      	ldr	r3, [r7, #4]
 8005eea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005eec:	2b02      	cmp	r3, #2
 8005eee:	f040 80cb 	bne.w	8006088 <HAL_RCC_OscConfig+0x7d0>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005ef2:	4b7a      	ldr	r3, [pc, #488]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005ef4:	68db      	ldr	r3, [r3, #12]
 8005ef6:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005ef8:	697b      	ldr	r3, [r7, #20]
 8005efa:	f003 0203 	and.w	r2, r3, #3
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005f02:	429a      	cmp	r2, r3
 8005f04:	d12c      	bne.n	8005f60 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f06:	697b      	ldr	r3, [r7, #20]
 8005f08:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f10:	3b01      	subs	r3, #1
 8005f12:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005f14:	429a      	cmp	r2, r3
 8005f16:	d123      	bne.n	8005f60 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f18:	697b      	ldr	r3, [r7, #20]
 8005f1a:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8005f1e:	687b      	ldr	r3, [r7, #4]
 8005f20:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005f22:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005f24:	429a      	cmp	r2, r3
 8005f26:	d11b      	bne.n	8005f60 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f28:	697b      	ldr	r3, [r7, #20]
 8005f2a:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f32:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d113      	bne.n	8005f60 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f38:	697b      	ldr	r3, [r7, #20]
 8005f3a:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f42:	085b      	lsrs	r3, r3, #1
 8005f44:	3b01      	subs	r3, #1
 8005f46:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005f48:	429a      	cmp	r2, r3
 8005f4a:	d109      	bne.n	8005f60 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005f4c:	697b      	ldr	r3, [r7, #20]
 8005f4e:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005f56:	085b      	lsrs	r3, r3, #1
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005f5c:	429a      	cmp	r2, r3
 8005f5e:	d06d      	beq.n	800603c <HAL_RCC_OscConfig+0x784>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f60:	69bb      	ldr	r3, [r7, #24]
 8005f62:	2b0c      	cmp	r3, #12
 8005f64:	d068      	beq.n	8006038 <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005f66:	4b5d      	ldr	r3, [pc, #372]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005f6e:	2b00      	cmp	r3, #0
 8005f70:	d105      	bne.n	8005f7e <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005f72:	4b5a      	ldr	r3, [pc, #360]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d001      	beq.n	8005f82 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8005f7e:	2301      	movs	r3, #1
 8005f80:	e0ba      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005f82:	4b56      	ldr	r3, [pc, #344]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	4a55      	ldr	r2, [pc, #340]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005f88:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f8c:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005f8e:	f7fc fb01 	bl	8002594 <HAL_GetTick>
 8005f92:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f94:	e008      	b.n	8005fa8 <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f96:	f7fc fafd 	bl	8002594 <HAL_GetTick>
 8005f9a:	4602      	mov	r2, r0
 8005f9c:	693b      	ldr	r3, [r7, #16]
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	2b02      	cmp	r3, #2
 8005fa2:	d901      	bls.n	8005fa8 <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8005fa4:	2303      	movs	r3, #3
 8005fa6:	e0a7      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005fa8:	4b4c      	ldr	r3, [pc, #304]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d1f0      	bne.n	8005f96 <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005fb4:	4b49      	ldr	r3, [pc, #292]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005fb6:	68da      	ldr	r2, [r3, #12]
 8005fb8:	4b49      	ldr	r3, [pc, #292]	; (80060e0 <HAL_RCC_OscConfig+0x828>)
 8005fba:	4013      	ands	r3, r2
 8005fbc:	687a      	ldr	r2, [r7, #4]
 8005fbe:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8005fc0:	687a      	ldr	r2, [r7, #4]
 8005fc2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8005fc4:	3a01      	subs	r2, #1
 8005fc6:	0112      	lsls	r2, r2, #4
 8005fc8:	4311      	orrs	r1, r2
 8005fca:	687a      	ldr	r2, [r7, #4]
 8005fcc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8005fce:	0212      	lsls	r2, r2, #8
 8005fd0:	4311      	orrs	r1, r2
 8005fd2:	687a      	ldr	r2, [r7, #4]
 8005fd4:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8005fd6:	0852      	lsrs	r2, r2, #1
 8005fd8:	3a01      	subs	r2, #1
 8005fda:	0552      	lsls	r2, r2, #21
 8005fdc:	4311      	orrs	r1, r2
 8005fde:	687a      	ldr	r2, [r7, #4]
 8005fe0:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8005fe2:	0852      	lsrs	r2, r2, #1
 8005fe4:	3a01      	subs	r2, #1
 8005fe6:	0652      	lsls	r2, r2, #25
 8005fe8:	4311      	orrs	r1, r2
 8005fea:	687a      	ldr	r2, [r7, #4]
 8005fec:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005fee:	06d2      	lsls	r2, r2, #27
 8005ff0:	430a      	orrs	r2, r1
 8005ff2:	493a      	ldr	r1, [pc, #232]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005ff4:	4313      	orrs	r3, r2
 8005ff6:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ff8:	4b38      	ldr	r3, [pc, #224]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	4a37      	ldr	r2, [pc, #220]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8005ffe:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006002:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006004:	4b35      	ldr	r3, [pc, #212]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8006006:	68db      	ldr	r3, [r3, #12]
 8006008:	4a34      	ldr	r2, [pc, #208]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800600a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800600e:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006010:	f7fc fac0 	bl	8002594 <HAL_GetTick>
 8006014:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006016:	e008      	b.n	800602a <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006018:	f7fc fabc 	bl	8002594 <HAL_GetTick>
 800601c:	4602      	mov	r2, r0
 800601e:	693b      	ldr	r3, [r7, #16]
 8006020:	1ad3      	subs	r3, r2, r3
 8006022:	2b02      	cmp	r3, #2
 8006024:	d901      	bls.n	800602a <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 8006026:	2303      	movs	r3, #3
 8006028:	e066      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800602a:	4b2c      	ldr	r3, [pc, #176]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006032:	2b00      	cmp	r3, #0
 8006034:	d0f0      	beq.n	8006018 <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006036:	e05e      	b.n	80060f6 <HAL_RCC_OscConfig+0x83e>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006038:	2301      	movs	r3, #1
 800603a:	e05d      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800603c:	4b27      	ldr	r3, [pc, #156]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006044:	2b00      	cmp	r3, #0
 8006046:	d156      	bne.n	80060f6 <HAL_RCC_OscConfig+0x83e>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006048:	4b24      	ldr	r3, [pc, #144]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	4a23      	ldr	r2, [pc, #140]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800604e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006052:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8006054:	4b21      	ldr	r3, [pc, #132]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8006056:	68db      	ldr	r3, [r3, #12]
 8006058:	4a20      	ldr	r2, [pc, #128]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800605a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800605e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006060:	f7fc fa98 	bl	8002594 <HAL_GetTick>
 8006064:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006066:	e008      	b.n	800607a <HAL_RCC_OscConfig+0x7c2>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006068:	f7fc fa94 	bl	8002594 <HAL_GetTick>
 800606c:	4602      	mov	r2, r0
 800606e:	693b      	ldr	r3, [r7, #16]
 8006070:	1ad3      	subs	r3, r2, r3
 8006072:	2b02      	cmp	r3, #2
 8006074:	d901      	bls.n	800607a <HAL_RCC_OscConfig+0x7c2>
            {
              return HAL_TIMEOUT;
 8006076:	2303      	movs	r3, #3
 8006078:	e03e      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800607a:	4b18      	ldr	r3, [pc, #96]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006082:	2b00      	cmp	r3, #0
 8006084:	d0f0      	beq.n	8006068 <HAL_RCC_OscConfig+0x7b0>
 8006086:	e036      	b.n	80060f6 <HAL_RCC_OscConfig+0x83e>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006088:	69bb      	ldr	r3, [r7, #24]
 800608a:	2b0c      	cmp	r3, #12
 800608c:	d031      	beq.n	80060f2 <HAL_RCC_OscConfig+0x83a>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800608e:	4b13      	ldr	r3, [pc, #76]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	4a12      	ldr	r2, [pc, #72]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 8006094:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006098:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 800609a:	4b10      	ldr	r3, [pc, #64]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d105      	bne.n	80060b2 <HAL_RCC_OscConfig+0x7fa>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80060a6:	4b0d      	ldr	r3, [pc, #52]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 80060a8:	68db      	ldr	r3, [r3, #12]
 80060aa:	4a0c      	ldr	r2, [pc, #48]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 80060ac:	f023 0303 	bic.w	r3, r3, #3
 80060b0:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 80060b2:	4b0a      	ldr	r3, [pc, #40]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 80060b4:	68db      	ldr	r3, [r3, #12]
 80060b6:	4a09      	ldr	r2, [pc, #36]	; (80060dc <HAL_RCC_OscConfig+0x824>)
 80060b8:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80060bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80060c0:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80060c2:	f7fc fa67 	bl	8002594 <HAL_GetTick>
 80060c6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060c8:	e00c      	b.n	80060e4 <HAL_RCC_OscConfig+0x82c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060ca:	f7fc fa63 	bl	8002594 <HAL_GetTick>
 80060ce:	4602      	mov	r2, r0
 80060d0:	693b      	ldr	r3, [r7, #16]
 80060d2:	1ad3      	subs	r3, r2, r3
 80060d4:	2b02      	cmp	r3, #2
 80060d6:	d905      	bls.n	80060e4 <HAL_RCC_OscConfig+0x82c>
          {
            return HAL_TIMEOUT;
 80060d8:	2303      	movs	r3, #3
 80060da:	e00d      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
 80060dc:	40021000 	.word	0x40021000
 80060e0:	019d800c 	.word	0x019d800c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80060e4:	4b06      	ldr	r3, [pc, #24]	; (8006100 <HAL_RCC_OscConfig+0x848>)
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060ec:	2b00      	cmp	r3, #0
 80060ee:	d1ec      	bne.n	80060ca <HAL_RCC_OscConfig+0x812>
 80060f0:	e001      	b.n	80060f6 <HAL_RCC_OscConfig+0x83e>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80060f2:	2301      	movs	r3, #1
 80060f4:	e000      	b.n	80060f8 <HAL_RCC_OscConfig+0x840>
      }
    }
  }
  return HAL_OK;
 80060f6:	2300      	movs	r3, #0
}
 80060f8:	4618      	mov	r0, r3
 80060fa:	3720      	adds	r7, #32
 80060fc:	46bd      	mov	sp, r7
 80060fe:	bd80      	pop	{r7, pc}
 8006100:	40021000 	.word	0x40021000

08006104 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006104:	b580      	push	{r7, lr}
 8006106:	b086      	sub	sp, #24
 8006108:	af00      	add	r7, sp, #0
 800610a:	6078      	str	r0, [r7, #4]
 800610c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800610e:	2300      	movs	r3, #0
 8006110:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006112:	687b      	ldr	r3, [r7, #4]
 8006114:	2b00      	cmp	r3, #0
 8006116:	d101      	bne.n	800611c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8006118:	2301      	movs	r3, #1
 800611a:	e10f      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800611c:	4b89      	ldr	r3, [pc, #548]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	f003 030f 	and.w	r3, r3, #15
 8006124:	683a      	ldr	r2, [r7, #0]
 8006126:	429a      	cmp	r2, r3
 8006128:	d910      	bls.n	800614c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800612a:	4b86      	ldr	r3, [pc, #536]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f023 020f 	bic.w	r2, r3, #15
 8006132:	4984      	ldr	r1, [pc, #528]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 8006134:	683b      	ldr	r3, [r7, #0]
 8006136:	4313      	orrs	r3, r2
 8006138:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800613a:	4b82      	ldr	r3, [pc, #520]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 800613c:	681b      	ldr	r3, [r3, #0]
 800613e:	f003 030f 	and.w	r3, r3, #15
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	429a      	cmp	r2, r3
 8006146:	d001      	beq.n	800614c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8006148:	2301      	movs	r3, #1
 800614a:	e0f7      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	681b      	ldr	r3, [r3, #0]
 8006150:	f003 0301 	and.w	r3, r3, #1
 8006154:	2b00      	cmp	r3, #0
 8006156:	f000 8089 	beq.w	800626c <HAL_RCC_ClockConfig+0x168>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	685b      	ldr	r3, [r3, #4]
 800615e:	2b03      	cmp	r3, #3
 8006160:	d133      	bne.n	80061ca <HAL_RCC_ClockConfig+0xc6>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006162:	4b79      	ldr	r3, [pc, #484]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800616a:	2b00      	cmp	r3, #0
 800616c:	d101      	bne.n	8006172 <HAL_RCC_ClockConfig+0x6e>
      {
        return HAL_ERROR;
 800616e:	2301      	movs	r3, #1
 8006170:	e0e4      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 8006172:	f000 fa0d 	bl	8006590 <RCC_GetSysClockFreqFromPLLSource>
 8006176:	4602      	mov	r2, r0
 8006178:	4b74      	ldr	r3, [pc, #464]	; (800634c <HAL_RCC_ClockConfig+0x248>)
 800617a:	429a      	cmp	r2, r3
 800617c:	d955      	bls.n	800622a <HAL_RCC_ClockConfig+0x126>
      {
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 800617e:	4b72      	ldr	r3, [pc, #456]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006186:	2b00      	cmp	r3, #0
 8006188:	d10a      	bne.n	80061a0 <HAL_RCC_ClockConfig+0x9c>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800618a:	4b6f      	ldr	r3, [pc, #444]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 800618c:	689b      	ldr	r3, [r3, #8]
 800618e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8006192:	4a6d      	ldr	r2, [pc, #436]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006194:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006198:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800619a:	2380      	movs	r3, #128	; 0x80
 800619c:	617b      	str	r3, [r7, #20]
 800619e:	e044      	b.n	800622a <HAL_RCC_ClockConfig+0x126>
        }
        else if((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) && (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	f003 0302 	and.w	r3, r3, #2
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d03e      	beq.n	800622a <HAL_RCC_ClockConfig+0x126>
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d13a      	bne.n	800622a <HAL_RCC_ClockConfig+0x126>
        {
          /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80061b4:	4b64      	ldr	r3, [pc, #400]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80061b6:	689b      	ldr	r3, [r3, #8]
 80061b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80061bc:	4a62      	ldr	r2, [pc, #392]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80061be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80061c2:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80061c4:	2380      	movs	r3, #128	; 0x80
 80061c6:	617b      	str	r3, [r7, #20]
 80061c8:	e02f      	b.n	800622a <HAL_RCC_ClockConfig+0x126>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	685b      	ldr	r3, [r3, #4]
 80061ce:	2b02      	cmp	r3, #2
 80061d0:	d107      	bne.n	80061e2 <HAL_RCC_ClockConfig+0xde>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80061d2:	4b5d      	ldr	r3, [pc, #372]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d115      	bne.n	800620a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80061de:	2301      	movs	r3, #1
 80061e0:	e0ac      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80061e2:	687b      	ldr	r3, [r7, #4]
 80061e4:	685b      	ldr	r3, [r3, #4]
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d107      	bne.n	80061fa <HAL_RCC_ClockConfig+0xf6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 80061ea:	4b57      	ldr	r3, [pc, #348]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0302 	and.w	r3, r3, #2
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d109      	bne.n	800620a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 80061f6:	2301      	movs	r3, #1
 80061f8:	e0a0      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80061fa:	4b53      	ldr	r3, [pc, #332]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006202:	2b00      	cmp	r3, #0
 8006204:	d101      	bne.n	800620a <HAL_RCC_ClockConfig+0x106>
        {
          return HAL_ERROR;
 8006206:	2301      	movs	r3, #1
 8006208:	e098      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 800620a:	f000 f8a7 	bl	800635c <HAL_RCC_GetSysClockFreq>
 800620e:	4602      	mov	r2, r0
 8006210:	4b4e      	ldr	r3, [pc, #312]	; (800634c <HAL_RCC_ClockConfig+0x248>)
 8006212:	429a      	cmp	r2, r3
 8006214:	d909      	bls.n	800622a <HAL_RCC_ClockConfig+0x126>
      {
        /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8006216:	4b4c      	ldr	r3, [pc, #304]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006218:	689b      	ldr	r3, [r3, #8]
 800621a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800621e:	4a4a      	ldr	r2, [pc, #296]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006220:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006224:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8006226:	2380      	movs	r3, #128	; 0x80
 8006228:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800622a:	4b47      	ldr	r3, [pc, #284]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 800622c:	689b      	ldr	r3, [r3, #8]
 800622e:	f023 0203 	bic.w	r2, r3, #3
 8006232:	687b      	ldr	r3, [r7, #4]
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	4944      	ldr	r1, [pc, #272]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006238:	4313      	orrs	r3, r2
 800623a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800623c:	f7fc f9aa 	bl	8002594 <HAL_GetTick>
 8006240:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006242:	e00a      	b.n	800625a <HAL_RCC_ClockConfig+0x156>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006244:	f7fc f9a6 	bl	8002594 <HAL_GetTick>
 8006248:	4602      	mov	r2, r0
 800624a:	693b      	ldr	r3, [r7, #16]
 800624c:	1ad3      	subs	r3, r2, r3
 800624e:	f241 3288 	movw	r2, #5000	; 0x1388
 8006252:	4293      	cmp	r3, r2
 8006254:	d901      	bls.n	800625a <HAL_RCC_ClockConfig+0x156>
      {
        return HAL_TIMEOUT;
 8006256:	2303      	movs	r3, #3
 8006258:	e070      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800625a:	4b3b      	ldr	r3, [pc, #236]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 800625c:	689b      	ldr	r3, [r3, #8]
 800625e:	f003 020c 	and.w	r2, r3, #12
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	685b      	ldr	r3, [r3, #4]
 8006266:	009b      	lsls	r3, r3, #2
 8006268:	429a      	cmp	r2, r3
 800626a:	d1eb      	bne.n	8006244 <HAL_RCC_ClockConfig+0x140>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	f003 0302 	and.w	r3, r3, #2
 8006274:	2b00      	cmp	r3, #0
 8006276:	d009      	beq.n	800628c <HAL_RCC_ClockConfig+0x188>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006278:	4b33      	ldr	r3, [pc, #204]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 800627a:	689b      	ldr	r3, [r3, #8]
 800627c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006280:	687b      	ldr	r3, [r7, #4]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	4930      	ldr	r1, [pc, #192]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006286:	4313      	orrs	r3, r2
 8006288:	608b      	str	r3, [r1, #8]
 800628a:	e008      	b.n	800629e <HAL_RCC_ClockConfig+0x19a>
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 800628c:	697b      	ldr	r3, [r7, #20]
 800628e:	2b80      	cmp	r3, #128	; 0x80
 8006290:	d105      	bne.n	800629e <HAL_RCC_ClockConfig+0x19a>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006292:	4b2d      	ldr	r3, [pc, #180]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006294:	689b      	ldr	r3, [r3, #8]
 8006296:	4a2c      	ldr	r2, [pc, #176]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006298:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800629c:	6093      	str	r3, [r2, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800629e:	4b29      	ldr	r3, [pc, #164]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f003 030f 	and.w	r3, r3, #15
 80062a6:	683a      	ldr	r2, [r7, #0]
 80062a8:	429a      	cmp	r2, r3
 80062aa:	d210      	bcs.n	80062ce <HAL_RCC_ClockConfig+0x1ca>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80062ac:	4b25      	ldr	r3, [pc, #148]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 80062ae:	681b      	ldr	r3, [r3, #0]
 80062b0:	f023 020f 	bic.w	r2, r3, #15
 80062b4:	4923      	ldr	r1, [pc, #140]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 80062b6:	683b      	ldr	r3, [r7, #0]
 80062b8:	4313      	orrs	r3, r2
 80062ba:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80062bc:	4b21      	ldr	r3, [pc, #132]	; (8006344 <HAL_RCC_ClockConfig+0x240>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	f003 030f 	and.w	r3, r3, #15
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	429a      	cmp	r2, r3
 80062c8:	d001      	beq.n	80062ce <HAL_RCC_ClockConfig+0x1ca>
    {
      return HAL_ERROR;
 80062ca:	2301      	movs	r3, #1
 80062cc:	e036      	b.n	800633c <HAL_RCC_ClockConfig+0x238>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	f003 0304 	and.w	r3, r3, #4
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d008      	beq.n	80062ec <HAL_RCC_ClockConfig+0x1e8>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80062da:	4b1b      	ldr	r3, [pc, #108]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80062dc:	689b      	ldr	r3, [r3, #8]
 80062de:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	68db      	ldr	r3, [r3, #12]
 80062e6:	4918      	ldr	r1, [pc, #96]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80062e8:	4313      	orrs	r3, r2
 80062ea:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	681b      	ldr	r3, [r3, #0]
 80062f0:	f003 0308 	and.w	r3, r3, #8
 80062f4:	2b00      	cmp	r3, #0
 80062f6:	d009      	beq.n	800630c <HAL_RCC_ClockConfig+0x208>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80062f8:	4b13      	ldr	r3, [pc, #76]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 80062fa:	689b      	ldr	r3, [r3, #8]
 80062fc:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	691b      	ldr	r3, [r3, #16]
 8006304:	00db      	lsls	r3, r3, #3
 8006306:	4910      	ldr	r1, [pc, #64]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006308:	4313      	orrs	r3, r2
 800630a:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 800630c:	f000 f826 	bl	800635c <HAL_RCC_GetSysClockFreq>
 8006310:	4601      	mov	r1, r0
 8006312:	4b0d      	ldr	r3, [pc, #52]	; (8006348 <HAL_RCC_ClockConfig+0x244>)
 8006314:	689b      	ldr	r3, [r3, #8]
 8006316:	091b      	lsrs	r3, r3, #4
 8006318:	f003 030f 	and.w	r3, r3, #15
 800631c:	4a0c      	ldr	r2, [pc, #48]	; (8006350 <HAL_RCC_ClockConfig+0x24c>)
 800631e:	5cd3      	ldrb	r3, [r2, r3]
 8006320:	f003 031f 	and.w	r3, r3, #31
 8006324:	fa21 f303 	lsr.w	r3, r1, r3
 8006328:	4a0a      	ldr	r2, [pc, #40]	; (8006354 <HAL_RCC_ClockConfig+0x250>)
 800632a:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 800632c:	4b0a      	ldr	r3, [pc, #40]	; (8006358 <HAL_RCC_ClockConfig+0x254>)
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	4618      	mov	r0, r3
 8006332:	f7fc f8df 	bl	80024f4 <HAL_InitTick>
 8006336:	4603      	mov	r3, r0
 8006338:	73fb      	strb	r3, [r7, #15]

  return status;
 800633a:	7bfb      	ldrb	r3, [r7, #15]
}
 800633c:	4618      	mov	r0, r3
 800633e:	3718      	adds	r7, #24
 8006340:	46bd      	mov	sp, r7
 8006342:	bd80      	pop	{r7, pc}
 8006344:	40022000 	.word	0x40022000
 8006348:	40021000 	.word	0x40021000
 800634c:	04c4b400 	.word	0x04c4b400
 8006350:	0800da7c 	.word	0x0800da7c
 8006354:	20000000 	.word	0x20000000
 8006358:	20000004 	.word	0x20000004

0800635c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800635c:	b480      	push	{r7}
 800635e:	b089      	sub	sp, #36	; 0x24
 8006360:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006362:	2300      	movs	r3, #0
 8006364:	61fb      	str	r3, [r7, #28]
 8006366:	2300      	movs	r3, #0
 8006368:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800636a:	4b3d      	ldr	r3, [pc, #244]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 800636c:	689b      	ldr	r3, [r3, #8]
 800636e:	f003 030c 	and.w	r3, r3, #12
 8006372:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006374:	4b3a      	ldr	r3, [pc, #232]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 8006376:	68db      	ldr	r3, [r3, #12]
 8006378:	f003 0303 	and.w	r3, r3, #3
 800637c:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 800637e:	693b      	ldr	r3, [r7, #16]
 8006380:	2b00      	cmp	r3, #0
 8006382:	d005      	beq.n	8006390 <HAL_RCC_GetSysClockFreq+0x34>
 8006384:	693b      	ldr	r3, [r7, #16]
 8006386:	2b0c      	cmp	r3, #12
 8006388:	d121      	bne.n	80063ce <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800638a:	68fb      	ldr	r3, [r7, #12]
 800638c:	2b01      	cmp	r3, #1
 800638e:	d11e      	bne.n	80063ce <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006390:	4b33      	ldr	r3, [pc, #204]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	f003 0308 	and.w	r3, r3, #8
 8006398:	2b00      	cmp	r3, #0
 800639a:	d107      	bne.n	80063ac <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 800639c:	4b30      	ldr	r3, [pc, #192]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 800639e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063a2:	0a1b      	lsrs	r3, r3, #8
 80063a4:	f003 030f 	and.w	r3, r3, #15
 80063a8:	61fb      	str	r3, [r7, #28]
 80063aa:	e005      	b.n	80063b8 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80063ac:	4b2c      	ldr	r3, [pc, #176]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	091b      	lsrs	r3, r3, #4
 80063b2:	f003 030f 	and.w	r3, r3, #15
 80063b6:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80063b8:	4a2a      	ldr	r2, [pc, #168]	; (8006464 <HAL_RCC_GetSysClockFreq+0x108>)
 80063ba:	69fb      	ldr	r3, [r7, #28]
 80063bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063c0:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063c2:	693b      	ldr	r3, [r7, #16]
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d10d      	bne.n	80063e4 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80063c8:	69fb      	ldr	r3, [r7, #28]
 80063ca:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80063cc:	e00a      	b.n	80063e4 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80063ce:	693b      	ldr	r3, [r7, #16]
 80063d0:	2b04      	cmp	r3, #4
 80063d2:	d102      	bne.n	80063da <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80063d4:	4b24      	ldr	r3, [pc, #144]	; (8006468 <HAL_RCC_GetSysClockFreq+0x10c>)
 80063d6:	61bb      	str	r3, [r7, #24]
 80063d8:	e004      	b.n	80063e4 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	2b08      	cmp	r3, #8
 80063de:	d101      	bne.n	80063e4 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80063e0:	4b21      	ldr	r3, [pc, #132]	; (8006468 <HAL_RCC_GetSysClockFreq+0x10c>)
 80063e2:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80063e4:	693b      	ldr	r3, [r7, #16]
 80063e6:	2b0c      	cmp	r3, #12
 80063e8:	d133      	bne.n	8006452 <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80063ea:	4b1d      	ldr	r3, [pc, #116]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 80063ec:	68db      	ldr	r3, [r3, #12]
 80063ee:	f003 0303 	and.w	r3, r3, #3
 80063f2:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80063f4:	68bb      	ldr	r3, [r7, #8]
 80063f6:	2b02      	cmp	r3, #2
 80063f8:	d002      	beq.n	8006400 <HAL_RCC_GetSysClockFreq+0xa4>
 80063fa:	2b03      	cmp	r3, #3
 80063fc:	d003      	beq.n	8006406 <HAL_RCC_GetSysClockFreq+0xaa>
 80063fe:	e005      	b.n	800640c <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006400:	4b19      	ldr	r3, [pc, #100]	; (8006468 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006402:	617b      	str	r3, [r7, #20]
      break;
 8006404:	e005      	b.n	8006412 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006406:	4b18      	ldr	r3, [pc, #96]	; (8006468 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006408:	617b      	str	r3, [r7, #20]
      break;
 800640a:	e002      	b.n	8006412 <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800640c:	69fb      	ldr	r3, [r7, #28]
 800640e:	617b      	str	r3, [r7, #20]
      break;
 8006410:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006412:	4b13      	ldr	r3, [pc, #76]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 8006414:	68db      	ldr	r3, [r3, #12]
 8006416:	091b      	lsrs	r3, r3, #4
 8006418:	f003 030f 	and.w	r3, r3, #15
 800641c:	3301      	adds	r3, #1
 800641e:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006420:	4b0f      	ldr	r3, [pc, #60]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 8006422:	68db      	ldr	r3, [r3, #12]
 8006424:	0a1b      	lsrs	r3, r3, #8
 8006426:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800642a:	697a      	ldr	r2, [r7, #20]
 800642c:	fb02 f203 	mul.w	r2, r2, r3
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	fbb2 f3f3 	udiv	r3, r2, r3
 8006436:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006438:	4b09      	ldr	r3, [pc, #36]	; (8006460 <HAL_RCC_GetSysClockFreq+0x104>)
 800643a:	68db      	ldr	r3, [r3, #12]
 800643c:	0e5b      	lsrs	r3, r3, #25
 800643e:	f003 0303 	and.w	r3, r3, #3
 8006442:	3301      	adds	r3, #1
 8006444:	005b      	lsls	r3, r3, #1
 8006446:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006448:	697a      	ldr	r2, [r7, #20]
 800644a:	683b      	ldr	r3, [r7, #0]
 800644c:	fbb2 f3f3 	udiv	r3, r2, r3
 8006450:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006452:	69bb      	ldr	r3, [r7, #24]
}
 8006454:	4618      	mov	r0, r3
 8006456:	3724      	adds	r7, #36	; 0x24
 8006458:	46bd      	mov	sp, r7
 800645a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800645e:	4770      	bx	lr
 8006460:	40021000 	.word	0x40021000
 8006464:	0800da94 	.word	0x0800da94
 8006468:	00f42400 	.word	0x00f42400

0800646c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800646c:	b480      	push	{r7}
 800646e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006470:	4b03      	ldr	r3, [pc, #12]	; (8006480 <HAL_RCC_GetHCLKFreq+0x14>)
 8006472:	681b      	ldr	r3, [r3, #0]
}
 8006474:	4618      	mov	r0, r3
 8006476:	46bd      	mov	sp, r7
 8006478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647c:	4770      	bx	lr
 800647e:	bf00      	nop
 8006480:	20000000 	.word	0x20000000

08006484 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006484:	b580      	push	{r7, lr}
 8006486:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006488:	f7ff fff0 	bl	800646c <HAL_RCC_GetHCLKFreq>
 800648c:	4601      	mov	r1, r0
 800648e:	4b06      	ldr	r3, [pc, #24]	; (80064a8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006490:	689b      	ldr	r3, [r3, #8]
 8006492:	0a1b      	lsrs	r3, r3, #8
 8006494:	f003 0307 	and.w	r3, r3, #7
 8006498:	4a04      	ldr	r2, [pc, #16]	; (80064ac <HAL_RCC_GetPCLK1Freq+0x28>)
 800649a:	5cd3      	ldrb	r3, [r2, r3]
 800649c:	f003 031f 	and.w	r3, r3, #31
 80064a0:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064a4:	4618      	mov	r0, r3
 80064a6:	bd80      	pop	{r7, pc}
 80064a8:	40021000 	.word	0x40021000
 80064ac:	0800da8c 	.word	0x0800da8c

080064b0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80064b0:	b580      	push	{r7, lr}
 80064b2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80064b4:	f7ff ffda 	bl	800646c <HAL_RCC_GetHCLKFreq>
 80064b8:	4601      	mov	r1, r0
 80064ba:	4b06      	ldr	r3, [pc, #24]	; (80064d4 <HAL_RCC_GetPCLK2Freq+0x24>)
 80064bc:	689b      	ldr	r3, [r3, #8]
 80064be:	0adb      	lsrs	r3, r3, #11
 80064c0:	f003 0307 	and.w	r3, r3, #7
 80064c4:	4a04      	ldr	r2, [pc, #16]	; (80064d8 <HAL_RCC_GetPCLK2Freq+0x28>)
 80064c6:	5cd3      	ldrb	r3, [r2, r3]
 80064c8:	f003 031f 	and.w	r3, r3, #31
 80064cc:	fa21 f303 	lsr.w	r3, r1, r3
}
 80064d0:	4618      	mov	r0, r3
 80064d2:	bd80      	pop	{r7, pc}
 80064d4:	40021000 	.word	0x40021000
 80064d8:	0800da8c 	.word	0x0800da8c

080064dc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80064dc:	b580      	push	{r7, lr}
 80064de:	b086      	sub	sp, #24
 80064e0:	af00      	add	r7, sp, #0
 80064e2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80064e4:	2300      	movs	r3, #0
 80064e6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80064e8:	4b27      	ldr	r3, [pc, #156]	; (8006588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80064ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80064ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80064f0:	2b00      	cmp	r3, #0
 80064f2:	d003      	beq.n	80064fc <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80064f4:	f7ff f8fc 	bl	80056f0 <HAL_PWREx_GetVoltageRange>
 80064f8:	6178      	str	r0, [r7, #20]
 80064fa:	e014      	b.n	8006526 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80064fc:	4b22      	ldr	r3, [pc, #136]	; (8006588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80064fe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006500:	4a21      	ldr	r2, [pc, #132]	; (8006588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006502:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006506:	6593      	str	r3, [r2, #88]	; 0x58
 8006508:	4b1f      	ldr	r3, [pc, #124]	; (8006588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800650a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800650c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006510:	60fb      	str	r3, [r7, #12]
 8006512:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006514:	f7ff f8ec 	bl	80056f0 <HAL_PWREx_GetVoltageRange>
 8006518:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800651a:	4b1b      	ldr	r3, [pc, #108]	; (8006588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800651c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800651e:	4a1a      	ldr	r2, [pc, #104]	; (8006588 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8006520:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006524:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006526:	697b      	ldr	r3, [r7, #20]
 8006528:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800652c:	d10b      	bne.n	8006546 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800652e:	687b      	ldr	r3, [r7, #4]
 8006530:	2b80      	cmp	r3, #128	; 0x80
 8006532:	d913      	bls.n	800655c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2ba0      	cmp	r3, #160	; 0xa0
 8006538:	d902      	bls.n	8006540 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800653a:	2302      	movs	r3, #2
 800653c:	613b      	str	r3, [r7, #16]
 800653e:	e00d      	b.n	800655c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006540:	2301      	movs	r3, #1
 8006542:	613b      	str	r3, [r7, #16]
 8006544:	e00a      	b.n	800655c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	2b7f      	cmp	r3, #127	; 0x7f
 800654a:	d902      	bls.n	8006552 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800654c:	2302      	movs	r3, #2
 800654e:	613b      	str	r3, [r7, #16]
 8006550:	e004      	b.n	800655c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	2b70      	cmp	r3, #112	; 0x70
 8006556:	d101      	bne.n	800655c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006558:	2301      	movs	r3, #1
 800655a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800655c:	4b0b      	ldr	r3, [pc, #44]	; (800658c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f023 020f 	bic.w	r2, r3, #15
 8006564:	4909      	ldr	r1, [pc, #36]	; (800658c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8006566:	693b      	ldr	r3, [r7, #16]
 8006568:	4313      	orrs	r3, r2
 800656a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800656c:	4b07      	ldr	r3, [pc, #28]	; (800658c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800656e:	681b      	ldr	r3, [r3, #0]
 8006570:	f003 030f 	and.w	r3, r3, #15
 8006574:	693a      	ldr	r2, [r7, #16]
 8006576:	429a      	cmp	r2, r3
 8006578:	d001      	beq.n	800657e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800657a:	2301      	movs	r3, #1
 800657c:	e000      	b.n	8006580 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800657e:	2300      	movs	r3, #0
}
 8006580:	4618      	mov	r0, r3
 8006582:	3718      	adds	r7, #24
 8006584:	46bd      	mov	sp, r7
 8006586:	bd80      	pop	{r7, pc}
 8006588:	40021000 	.word	0x40021000
 800658c:	40022000 	.word	0x40022000

08006590 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006590:	b480      	push	{r7}
 8006592:	b087      	sub	sp, #28
 8006594:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8006596:	2300      	movs	r3, #0
 8006598:	617b      	str	r3, [r7, #20]
  uint32_t pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  if(__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_MSI)
 800659a:	4b2d      	ldr	r3, [pc, #180]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 800659c:	68db      	ldr	r3, [r3, #12]
 800659e:	f003 0303 	and.w	r3, r3, #3
 80065a2:	2b01      	cmp	r3, #1
 80065a4:	d118      	bne.n	80065d8 <RCC_GetSysClockFreqFromPLLSource+0x48>
  {
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80065a6:	4b2a      	ldr	r3, [pc, #168]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	f003 0308 	and.w	r3, r3, #8
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d107      	bne.n	80065c2 <RCC_GetSysClockFreqFromPLLSource+0x32>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80065b2:	4b27      	ldr	r3, [pc, #156]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80065b8:	0a1b      	lsrs	r3, r3, #8
 80065ba:	f003 030f 	and.w	r3, r3, #15
 80065be:	617b      	str	r3, [r7, #20]
 80065c0:	e005      	b.n	80065ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80065c2:	4b23      	ldr	r3, [pc, #140]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065c4:	681b      	ldr	r3, [r3, #0]
 80065c6:	091b      	lsrs	r3, r3, #4
 80065c8:	f003 030f 	and.w	r3, r3, #15
 80065cc:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80065ce:	4a21      	ldr	r2, [pc, #132]	; (8006654 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80065d0:	697b      	ldr	r3, [r7, #20]
 80065d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80065d6:	617b      	str	r3, [r7, #20]
  }

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80065d8:	4b1d      	ldr	r3, [pc, #116]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80065da:	68db      	ldr	r3, [r3, #12]
 80065dc:	f003 0303 	and.w	r3, r3, #3
 80065e0:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	2b02      	cmp	r3, #2
 80065e6:	d002      	beq.n	80065ee <RCC_GetSysClockFreqFromPLLSource+0x5e>
 80065e8:	2b03      	cmp	r3, #3
 80065ea:	d003      	beq.n	80065f4 <RCC_GetSysClockFreqFromPLLSource+0x64>
 80065ec:	e005      	b.n	80065fa <RCC_GetSysClockFreqFromPLLSource+0x6a>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80065ee:	4b1a      	ldr	r3, [pc, #104]	; (8006658 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80065f0:	613b      	str	r3, [r7, #16]
    break;
 80065f2:	e005      	b.n	8006600 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80065f4:	4b18      	ldr	r3, [pc, #96]	; (8006658 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80065f6:	613b      	str	r3, [r7, #16]
    break;
 80065f8:	e002      	b.n	8006600 <RCC_GetSysClockFreqFromPLLSource+0x70>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
  default:
    pllvco = msirange;
 80065fa:	697b      	ldr	r3, [r7, #20]
 80065fc:	613b      	str	r3, [r7, #16]
    break;
 80065fe:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006600:	4b13      	ldr	r3, [pc, #76]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006602:	68db      	ldr	r3, [r3, #12]
 8006604:	091b      	lsrs	r3, r3, #4
 8006606:	f003 030f 	and.w	r3, r3, #15
 800660a:	3301      	adds	r3, #1
 800660c:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800660e:	4b10      	ldr	r3, [pc, #64]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006610:	68db      	ldr	r3, [r3, #12]
 8006612:	0a1b      	lsrs	r3, r3, #8
 8006614:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006618:	693a      	ldr	r2, [r7, #16]
 800661a:	fb02 f203 	mul.w	r2, r2, r3
 800661e:	68bb      	ldr	r3, [r7, #8]
 8006620:	fbb2 f3f3 	udiv	r3, r2, r3
 8006624:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006626:	4b0a      	ldr	r3, [pc, #40]	; (8006650 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8006628:	68db      	ldr	r3, [r3, #12]
 800662a:	0e5b      	lsrs	r3, r3, #25
 800662c:	f003 0303 	and.w	r3, r3, #3
 8006630:	3301      	adds	r3, #1
 8006632:	005b      	lsls	r3, r3, #1
 8006634:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8006636:	693a      	ldr	r2, [r7, #16]
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	fbb2 f3f3 	udiv	r3, r2, r3
 800663e:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8006640:	683b      	ldr	r3, [r7, #0]
}
 8006642:	4618      	mov	r0, r3
 8006644:	371c      	adds	r7, #28
 8006646:	46bd      	mov	sp, r7
 8006648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800664c:	4770      	bx	lr
 800664e:	bf00      	nop
 8006650:	40021000 	.word	0x40021000
 8006654:	0800da94 	.word	0x0800da94
 8006658:	00f42400 	.word	0x00f42400

0800665c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800665c:	b580      	push	{r7, lr}
 800665e:	b086      	sub	sp, #24
 8006660:	af00      	add	r7, sp, #0
 8006662:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006664:	2300      	movs	r3, #0
 8006666:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006668:	2300      	movs	r3, #0
 800666a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	681b      	ldr	r3, [r3, #0]
 8006670:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006674:	2b00      	cmp	r3, #0
 8006676:	d03d      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800667c:	2b40      	cmp	r3, #64	; 0x40
 800667e:	d00b      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x3c>
 8006680:	2b40      	cmp	r3, #64	; 0x40
 8006682:	d804      	bhi.n	800668e <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006684:	2b00      	cmp	r3, #0
 8006686:	d00e      	beq.n	80066a6 <HAL_RCCEx_PeriphCLKConfig+0x4a>
 8006688:	2b20      	cmp	r3, #32
 800668a:	d015      	beq.n	80066b8 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 800668c:	e01d      	b.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800668e:	2b60      	cmp	r3, #96	; 0x60
 8006690:	d01e      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006692:	2b80      	cmp	r3, #128	; 0x80
 8006694:	d01c      	beq.n	80066d0 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8006696:	e018      	b.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x6e>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006698:	4b86      	ldr	r3, [pc, #536]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800669a:	68db      	ldr	r3, [r3, #12]
 800669c:	4a85      	ldr	r2, [pc, #532]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800669e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80066a2:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066a4:	e015      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x76>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	3304      	adds	r3, #4
 80066aa:	2100      	movs	r1, #0
 80066ac:	4618      	mov	r0, r3
 80066ae:	f000 fb5d 	bl	8006d6c <RCCEx_PLLSAI1_Config>
 80066b2:	4603      	mov	r3, r0
 80066b4:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066b6:	e00c      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x76>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	3320      	adds	r3, #32
 80066bc:	2100      	movs	r1, #0
 80066be:	4618      	mov	r0, r3
 80066c0:	f000 fc44 	bl	8006f4c <RCCEx_PLLSAI2_Config>
 80066c4:	4603      	mov	r3, r0
 80066c6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 80066c8:	e003      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80066ca:	2301      	movs	r3, #1
 80066cc:	74fb      	strb	r3, [r7, #19]
      break;
 80066ce:	e000      	b.n	80066d2 <HAL_RCCEx_PeriphCLKConfig+0x76>
      break;
 80066d0:	bf00      	nop
    }

    if(ret == HAL_OK)
 80066d2:	7cfb      	ldrb	r3, [r7, #19]
 80066d4:	2b00      	cmp	r3, #0
 80066d6:	d10b      	bne.n	80066f0 <HAL_RCCEx_PeriphCLKConfig+0x94>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80066d8:	4b76      	ldr	r3, [pc, #472]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80066da:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80066de:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80066e6:	4973      	ldr	r1, [pc, #460]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80066e8:	4313      	orrs	r3, r2
 80066ea:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 80066ee:	e001      	b.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x98>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066f0:	7cfb      	ldrb	r3, [r7, #19]
 80066f2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80066f4:	687b      	ldr	r3, [r7, #4]
 80066f6:	681b      	ldr	r3, [r3, #0]
 80066f8:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	d042      	beq.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006704:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006708:	d00f      	beq.n	800672a <HAL_RCCEx_PeriphCLKConfig+0xce>
 800670a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800670e:	d805      	bhi.n	800671c <HAL_RCCEx_PeriphCLKConfig+0xc0>
 8006710:	2b00      	cmp	r3, #0
 8006712:	d011      	beq.n	8006738 <HAL_RCCEx_PeriphCLKConfig+0xdc>
 8006714:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006718:	d017      	beq.n	800674a <HAL_RCCEx_PeriphCLKConfig+0xee>
 800671a:	e01f      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x100>
 800671c:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006720:	d01f      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006722:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006726:	d01c      	beq.n	8006762 <HAL_RCCEx_PeriphCLKConfig+0x106>
 8006728:	e018      	b.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x100>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800672a:	4b62      	ldr	r3, [pc, #392]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800672c:	68db      	ldr	r3, [r3, #12]
 800672e:	4a61      	ldr	r2, [pc, #388]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006730:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006734:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006736:	e015      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	3304      	adds	r3, #4
 800673c:	2100      	movs	r1, #0
 800673e:	4618      	mov	r0, r3
 8006740:	f000 fb14 	bl	8006d6c <RCCEx_PLLSAI1_Config>
 8006744:	4603      	mov	r3, r0
 8006746:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006748:	e00c      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x108>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	3320      	adds	r3, #32
 800674e:	2100      	movs	r1, #0
 8006750:	4618      	mov	r0, r3
 8006752:	f000 fbfb 	bl	8006f4c <RCCEx_PLLSAI2_Config>
 8006756:	4603      	mov	r3, r0
 8006758:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800675a:	e003      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x108>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800675c:	2301      	movs	r3, #1
 800675e:	74fb      	strb	r3, [r7, #19]
      break;
 8006760:	e000      	b.n	8006764 <HAL_RCCEx_PeriphCLKConfig+0x108>
      break;
 8006762:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006764:	7cfb      	ldrb	r3, [r7, #19]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d10b      	bne.n	8006782 <HAL_RCCEx_PeriphCLKConfig+0x126>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800676a:	4b52      	ldr	r3, [pc, #328]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800676c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006770:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006778:	494e      	ldr	r1, [pc, #312]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800677a:	4313      	orrs	r3, r2
 800677c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8006780:	e001      	b.n	8006786 <HAL_RCCEx_PeriphCLKConfig+0x12a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006782:	7cfb      	ldrb	r3, [r7, #19]
 8006784:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800678e:	2b00      	cmp	r3, #0
 8006790:	f000 809f 	beq.w	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x276>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006794:	2300      	movs	r3, #0
 8006796:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006798:	4b46      	ldr	r3, [pc, #280]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800679a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800679c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067a0:	2b00      	cmp	r3, #0
 80067a2:	d101      	bne.n	80067a8 <HAL_RCCEx_PeriphCLKConfig+0x14c>
 80067a4:	2301      	movs	r3, #1
 80067a6:	e000      	b.n	80067aa <HAL_RCCEx_PeriphCLKConfig+0x14e>
 80067a8:	2300      	movs	r3, #0
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00d      	beq.n	80067ca <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80067ae:	4b41      	ldr	r3, [pc, #260]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067b2:	4a40      	ldr	r2, [pc, #256]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067b4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80067b8:	6593      	str	r3, [r2, #88]	; 0x58
 80067ba:	4b3e      	ldr	r3, [pc, #248]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80067bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80067be:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80067c2:	60bb      	str	r3, [r7, #8]
 80067c4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80067c6:	2301      	movs	r3, #1
 80067c8:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80067ca:	4b3b      	ldr	r3, [pc, #236]	; (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067cc:	681b      	ldr	r3, [r3, #0]
 80067ce:	4a3a      	ldr	r2, [pc, #232]	; (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067d0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80067d4:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80067d6:	f7fb fedd 	bl	8002594 <HAL_GetTick>
 80067da:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80067dc:	e009      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80067de:	f7fb fed9 	bl	8002594 <HAL_GetTick>
 80067e2:	4602      	mov	r2, r0
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	1ad3      	subs	r3, r2, r3
 80067e8:	2b02      	cmp	r3, #2
 80067ea:	d902      	bls.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        ret = HAL_TIMEOUT;
 80067ec:	2303      	movs	r3, #3
 80067ee:	74fb      	strb	r3, [r7, #19]
        break;
 80067f0:	e005      	b.n	80067fe <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80067f2:	4b31      	ldr	r3, [pc, #196]	; (80068b8 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80067f4:	681b      	ldr	r3, [r3, #0]
 80067f6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80067fa:	2b00      	cmp	r3, #0
 80067fc:	d0ef      	beq.n	80067de <HAL_RCCEx_PeriphCLKConfig+0x182>
      }
    }

    if(ret == HAL_OK)
 80067fe:	7cfb      	ldrb	r3, [r7, #19]
 8006800:	2b00      	cmp	r3, #0
 8006802:	d15b      	bne.n	80068bc <HAL_RCCEx_PeriphCLKConfig+0x260>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006804:	4b2b      	ldr	r3, [pc, #172]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006806:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800680a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800680e:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006810:	697b      	ldr	r3, [r7, #20]
 8006812:	2b00      	cmp	r3, #0
 8006814:	d01f      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800681c:	697a      	ldr	r2, [r7, #20]
 800681e:	429a      	cmp	r2, r3
 8006820:	d019      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006822:	4b24      	ldr	r3, [pc, #144]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006824:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006828:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800682c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800682e:	4b21      	ldr	r3, [pc, #132]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006830:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006834:	4a1f      	ldr	r2, [pc, #124]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006836:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800683a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 800683e:	4b1d      	ldr	r3, [pc, #116]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006840:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006844:	4a1b      	ldr	r2, [pc, #108]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006846:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800684a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800684e:	4a19      	ldr	r2, [pc, #100]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006850:	697b      	ldr	r3, [r7, #20]
 8006852:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006856:	697b      	ldr	r3, [r7, #20]
 8006858:	f003 0301 	and.w	r3, r3, #1
 800685c:	2b00      	cmp	r3, #0
 800685e:	d016      	beq.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x232>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006860:	f7fb fe98 	bl	8002594 <HAL_GetTick>
 8006864:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006866:	e00b      	b.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x224>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006868:	f7fb fe94 	bl	8002594 <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	68fb      	ldr	r3, [r7, #12]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	f241 3288 	movw	r2, #5000	; 0x1388
 8006876:	4293      	cmp	r3, r2
 8006878:	d902      	bls.n	8006880 <HAL_RCCEx_PeriphCLKConfig+0x224>
          {
            ret = HAL_TIMEOUT;
 800687a:	2303      	movs	r3, #3
 800687c:	74fb      	strb	r3, [r7, #19]
            break;
 800687e:	e006      	b.n	800688e <HAL_RCCEx_PeriphCLKConfig+0x232>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006880:	4b0c      	ldr	r3, [pc, #48]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006886:	f003 0302 	and.w	r3, r3, #2
 800688a:	2b00      	cmp	r3, #0
 800688c:	d0ec      	beq.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x20c>
          }
        }
      }

      if(ret == HAL_OK)
 800688e:	7cfb      	ldrb	r3, [r7, #19]
 8006890:	2b00      	cmp	r3, #0
 8006892:	d10c      	bne.n	80068ae <HAL_RCCEx_PeriphCLKConfig+0x252>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006894:	4b07      	ldr	r3, [pc, #28]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 8006896:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800689a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068a4:	4903      	ldr	r1, [pc, #12]	; (80068b4 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 80068a6:	4313      	orrs	r3, r2
 80068a8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80068ac:	e008      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x264>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80068ae:	7cfb      	ldrb	r3, [r7, #19]
 80068b0:	74bb      	strb	r3, [r7, #18]
 80068b2:	e005      	b.n	80068c0 <HAL_RCCEx_PeriphCLKConfig+0x264>
 80068b4:	40021000 	.word	0x40021000
 80068b8:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80068bc:	7cfb      	ldrb	r3, [r7, #19]
 80068be:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80068c0:	7c7b      	ldrb	r3, [r7, #17]
 80068c2:	2b01      	cmp	r3, #1
 80068c4:	d105      	bne.n	80068d2 <HAL_RCCEx_PeriphCLKConfig+0x276>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80068c6:	4ba0      	ldr	r3, [pc, #640]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80068ca:	4a9f      	ldr	r2, [pc, #636]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80068d0:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80068d2:	687b      	ldr	r3, [r7, #4]
 80068d4:	681b      	ldr	r3, [r3, #0]
 80068d6:	f003 0301 	and.w	r3, r3, #1
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d00a      	beq.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80068de:	4b9a      	ldr	r3, [pc, #616]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068e0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80068e4:	f023 0203 	bic.w	r2, r3, #3
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80068ec:	4996      	ldr	r1, [pc, #600]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068ee:	4313      	orrs	r3, r2
 80068f0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	681b      	ldr	r3, [r3, #0]
 80068f8:	f003 0302 	and.w	r3, r3, #2
 80068fc:	2b00      	cmp	r3, #0
 80068fe:	d00a      	beq.n	8006916 <HAL_RCCEx_PeriphCLKConfig+0x2ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006900:	4b91      	ldr	r3, [pc, #580]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006902:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006906:	f023 020c 	bic.w	r2, r3, #12
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800690e:	498e      	ldr	r1, [pc, #568]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006910:	4313      	orrs	r3, r2
 8006912:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	681b      	ldr	r3, [r3, #0]
 800691a:	f003 0304 	and.w	r3, r3, #4
 800691e:	2b00      	cmp	r3, #0
 8006920:	d00a      	beq.n	8006938 <HAL_RCCEx_PeriphCLKConfig+0x2dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006922:	4b89      	ldr	r3, [pc, #548]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006924:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006928:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006930:	4985      	ldr	r1, [pc, #532]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006932:	4313      	orrs	r3, r2
 8006934:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8006938:	687b      	ldr	r3, [r7, #4]
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0308 	and.w	r3, r3, #8
 8006940:	2b00      	cmp	r3, #0
 8006942:	d00a      	beq.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006944:	4b80      	ldr	r3, [pc, #512]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006946:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800694a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006952:	497d      	ldr	r1, [pc, #500]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006954:	4313      	orrs	r3, r2
 8006956:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800695a:	687b      	ldr	r3, [r7, #4]
 800695c:	681b      	ldr	r3, [r3, #0]
 800695e:	f003 0310 	and.w	r3, r3, #16
 8006962:	2b00      	cmp	r3, #0
 8006964:	d00a      	beq.n	800697c <HAL_RCCEx_PeriphCLKConfig+0x320>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006966:	4b78      	ldr	r3, [pc, #480]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006968:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800696c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8006974:	4974      	ldr	r1, [pc, #464]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006976:	4313      	orrs	r3, r2
 8006978:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	f003 0320 	and.w	r3, r3, #32
 8006984:	2b00      	cmp	r3, #0
 8006986:	d00a      	beq.n	800699e <HAL_RCCEx_PeriphCLKConfig+0x342>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006988:	4b6f      	ldr	r3, [pc, #444]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800698a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800698e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006996:	496c      	ldr	r1, [pc, #432]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006998:	4313      	orrs	r3, r2
 800699a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800699e:	687b      	ldr	r3, [r7, #4]
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d00a      	beq.n	80069c0 <HAL_RCCEx_PeriphCLKConfig+0x364>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80069aa:	4b67      	ldr	r3, [pc, #412]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069b0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80069b8:	4963      	ldr	r1, [pc, #396]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069ba:	4313      	orrs	r3, r2
 80069bc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80069c8:	2b00      	cmp	r3, #0
 80069ca:	d00a      	beq.n	80069e2 <HAL_RCCEx_PeriphCLKConfig+0x386>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80069cc:	4b5e      	ldr	r3, [pc, #376]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069d2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80069da:	495b      	ldr	r1, [pc, #364]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069dc:	4313      	orrs	r3, r2
 80069de:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	681b      	ldr	r3, [r3, #0]
 80069e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d00a      	beq.n	8006a04 <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80069ee:	4b56      	ldr	r3, [pc, #344]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80069f4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80069fc:	4952      	ldr	r1, [pc, #328]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80069fe:	4313      	orrs	r3, r2
 8006a00:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	681b      	ldr	r3, [r3, #0]
 8006a08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a0c:	2b00      	cmp	r3, #0
 8006a0e:	d00a      	beq.n	8006a26 <HAL_RCCEx_PeriphCLKConfig+0x3ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8006a10:	4b4d      	ldr	r3, [pc, #308]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a12:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a16:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006a1e:	494a      	ldr	r1, [pc, #296]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a20:	4313      	orrs	r3, r2
 8006a22:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006a2e:	2b00      	cmp	r3, #0
 8006a30:	d00a      	beq.n	8006a48 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006a32:	4b45      	ldr	r3, [pc, #276]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a34:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a38:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006a3c:	687b      	ldr	r3, [r7, #4]
 8006a3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006a40:	4941      	ldr	r1, [pc, #260]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a42:	4313      	orrs	r3, r2
 8006a44:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d00a      	beq.n	8006a6a <HAL_RCCEx_PeriphCLKConfig+0x40e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006a54:	4b3c      	ldr	r3, [pc, #240]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a56:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006a5a:	f023 0203 	bic.w	r2, r3, #3
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006a62:	4939      	ldr	r1, [pc, #228]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a64:	4313      	orrs	r3, r2
 8006a66:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006a6a:	687b      	ldr	r3, [r7, #4]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d028      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006a76:	4b34      	ldr	r3, [pc, #208]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a78:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a7c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a84:	4930      	ldr	r1, [pc, #192]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a86:	4313      	orrs	r3, r2
 8006a88:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006a90:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006a94:	d106      	bne.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0x448>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006a96:	4b2c      	ldr	r3, [pc, #176]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a98:	68db      	ldr	r3, [r3, #12]
 8006a9a:	4a2b      	ldr	r2, [pc, #172]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006a9c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006aa0:	60d3      	str	r3, [r2, #12]
 8006aa2:	e011      	b.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006aa8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006aac:	d10c      	bne.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006aae:	687b      	ldr	r3, [r7, #4]
 8006ab0:	3304      	adds	r3, #4
 8006ab2:	2101      	movs	r1, #1
 8006ab4:	4618      	mov	r0, r3
 8006ab6:	f000 f959 	bl	8006d6c <RCCEx_PLLSAI1_Config>
 8006aba:	4603      	mov	r3, r0
 8006abc:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006abe:	7cfb      	ldrb	r3, [r7, #19]
 8006ac0:	2b00      	cmp	r3, #0
 8006ac2:	d001      	beq.n	8006ac8 <HAL_RCCEx_PeriphCLKConfig+0x46c>
        {
          /* set overall return value */
          status = ret;
 8006ac4:	7cfb      	ldrb	r3, [r7, #19]
 8006ac6:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d04d      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006ad4:	687b      	ldr	r3, [r7, #4]
 8006ad6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006ad8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006adc:	d108      	bne.n	8006af0 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8006ade:	4b1a      	ldr	r3, [pc, #104]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ae0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006ae4:	4a18      	ldr	r2, [pc, #96]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006ae6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8006aea:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006aee:	e012      	b.n	8006b16 <HAL_RCCEx_PeriphCLKConfig+0x4ba>
 8006af0:	4b15      	ldr	r3, [pc, #84]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006af2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006af6:	4a14      	ldr	r2, [pc, #80]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006af8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006afc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8006b00:	4b11      	ldr	r3, [pc, #68]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b06:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b0e:	490e      	ldr	r1, [pc, #56]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b10:	4313      	orrs	r3, r2
 8006b12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b1a:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b1e:	d106      	bne.n	8006b2e <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b20:	4b09      	ldr	r3, [pc, #36]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b22:	68db      	ldr	r3, [r3, #12]
 8006b24:	4a08      	ldr	r2, [pc, #32]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b26:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006b2a:	60d3      	str	r3, [r2, #12]
 8006b2c:	e020      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b32:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8006b36:	d109      	bne.n	8006b4c <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006b38:	4b03      	ldr	r3, [pc, #12]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b3a:	68db      	ldr	r3, [r3, #12]
 8006b3c:	4a02      	ldr	r2, [pc, #8]	; (8006b48 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006b3e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006b42:	60d3      	str	r3, [r2, #12]
 8006b44:	e014      	b.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
 8006b46:	bf00      	nop
 8006b48:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006b50:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006b54:	d10c      	bne.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006b56:	687b      	ldr	r3, [r7, #4]
 8006b58:	3304      	adds	r3, #4
 8006b5a:	2101      	movs	r1, #1
 8006b5c:	4618      	mov	r0, r3
 8006b5e:	f000 f905 	bl	8006d6c <RCCEx_PLLSAI1_Config>
 8006b62:	4603      	mov	r3, r0
 8006b64:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006b66:	7cfb      	ldrb	r3, [r7, #19]
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d001      	beq.n	8006b70 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006b6c:	7cfb      	ldrb	r3, [r7, #19]
 8006b6e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	681b      	ldr	r3, [r3, #0]
 8006b74:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006b78:	2b00      	cmp	r3, #0
 8006b7a:	d028      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x572>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006b7c:	4b7a      	ldr	r3, [pc, #488]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006b7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006b82:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b8a:	4977      	ldr	r1, [pc, #476]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006b8c:	4313      	orrs	r3, r2
 8006b8e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006b96:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006b9a:	d106      	bne.n	8006baa <HAL_RCCEx_PeriphCLKConfig+0x54e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006b9c:	4b72      	ldr	r3, [pc, #456]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006b9e:	68db      	ldr	r3, [r3, #12]
 8006ba0:	4a71      	ldr	r2, [pc, #452]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ba2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006ba6:	60d3      	str	r3, [r2, #12]
 8006ba8:	e011      	b.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x572>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006bae:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006bb2:	d10c      	bne.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	3304      	adds	r3, #4
 8006bb8:	2101      	movs	r1, #1
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 f8d6 	bl	8006d6c <RCCEx_PLLSAI1_Config>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006bc4:	7cfb      	ldrb	r3, [r7, #19]
 8006bc6:	2b00      	cmp	r3, #0
 8006bc8:	d001      	beq.n	8006bce <HAL_RCCEx_PeriphCLKConfig+0x572>
      {
        /* set overall return value */
        status = ret;
 8006bca:	7cfb      	ldrb	r3, [r7, #19]
 8006bcc:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	681b      	ldr	r3, [r3, #0]
 8006bd2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d01e      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006bda:	4b63      	ldr	r3, [pc, #396]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006bdc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006be0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006be4:	687b      	ldr	r3, [r7, #4]
 8006be6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bea:	495f      	ldr	r1, [pc, #380]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006bec:	4313      	orrs	r3, r2
 8006bee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006bf8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8006bfc:	d10c      	bne.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	3304      	adds	r3, #4
 8006c02:	2102      	movs	r1, #2
 8006c04:	4618      	mov	r0, r3
 8006c06:	f000 f8b1 	bl	8006d6c <RCCEx_PLLSAI1_Config>
 8006c0a:	4603      	mov	r3, r0
 8006c0c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006c0e:	7cfb      	ldrb	r3, [r7, #19]
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d001      	beq.n	8006c18 <HAL_RCCEx_PeriphCLKConfig+0x5bc>
      {
        /* set overall return value */
        status = ret;
 8006c14:	7cfb      	ldrb	r3, [r7, #19]
 8006c16:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d00b      	beq.n	8006c3c <HAL_RCCEx_PeriphCLKConfig+0x5e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8006c24:	4b50      	ldr	r3, [pc, #320]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c26:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c2a:	f023 0204 	bic.w	r2, r3, #4
 8006c2e:	687b      	ldr	r3, [r7, #4]
 8006c30:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8006c34:	494c      	ldr	r1, [pc, #304]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c36:	4313      	orrs	r3, r2
 8006c38:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8006c44:	2b00      	cmp	r3, #0
 8006c46:	d00b      	beq.n	8006c60 <HAL_RCCEx_PeriphCLKConfig+0x604>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8006c48:	4b47      	ldr	r3, [pc, #284]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c4a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006c4e:	f023 0218 	bic.w	r2, r3, #24
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006c58:	4943      	ldr	r1, [pc, #268]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c5a:	4313      	orrs	r3, r2
 8006c5c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DFSDM1_Filter0 */

#if defined(LTDC)

  /*-------------------------- LTDC clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d035      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x67c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LTDCCLKSOURCE(PeriphClkInit->LtdcClockSelection));

    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006c6c:	4b3e      	ldr	r3, [pc, #248]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	4a3d      	ldr	r2, [pc, #244]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c72:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006c76:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006c78:	f7fb fc8c 	bl	8002594 <HAL_GetTick>
 8006c7c:	60f8      	str	r0, [r7, #12]

    /* Wait till PLLSAI2 is ready */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006c7e:	e009      	b.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x638>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006c80:	f7fb fc88 	bl	8002594 <HAL_GetTick>
 8006c84:	4602      	mov	r2, r0
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	1ad3      	subs	r3, r2, r3
 8006c8a:	2b02      	cmp	r3, #2
 8006c8c:	d902      	bls.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0x638>
      {
        ret = HAL_TIMEOUT;
 8006c8e:	2303      	movs	r3, #3
 8006c90:	74fb      	strb	r3, [r7, #19]
        break;
 8006c92:	e005      	b.n	8006ca0 <HAL_RCCEx_PeriphCLKConfig+0x644>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006c94:	4b34      	ldr	r3, [pc, #208]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d1ef      	bne.n	8006c80 <HAL_RCCEx_PeriphCLKConfig+0x624>
      }
    }

    if(ret == HAL_OK)
 8006ca0:	7cfb      	ldrb	r3, [r7, #19]
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d113      	bne.n	8006cce <HAL_RCCEx_PeriphCLKConfig+0x672>
    {
      /* Configure the LTDC clock source */
      __HAL_RCC_LTDC_CONFIG(PeriphClkInit->LtdcClockSelection);
 8006ca6:	4b30      	ldr	r3, [pc, #192]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ca8:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cac:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006cb0:	687b      	ldr	r3, [r7, #4]
 8006cb2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8006cb6:	492c      	ldr	r1, [pc, #176]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006cb8:	4313      	orrs	r3, r2
 8006cba:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8006cbe:	687b      	ldr	r3, [r7, #4]
 8006cc0:	3320      	adds	r3, #32
 8006cc2:	2102      	movs	r1, #2
 8006cc4:	4618      	mov	r0, r3
 8006cc6:	f000 f941 	bl	8006f4c <RCCEx_PLLSAI2_Config>
 8006cca:	4603      	mov	r3, r0
 8006ccc:	74fb      	strb	r3, [r7, #19]
    }

    if(ret != HAL_OK)
 8006cce:	7cfb      	ldrb	r3, [r7, #19]
 8006cd0:	2b00      	cmp	r3, #0
 8006cd2:	d001      	beq.n	8006cd8 <HAL_RCCEx_PeriphCLKConfig+0x67c>
    {
      /* set overall return value */
      status = ret;
 8006cd4:	7cfb      	ldrb	r3, [r7, #19]
 8006cd6:	74bb      	strb	r3, [r7, #18]
#endif /* LTDC */

#if defined(DSI)

  /*-------------------------- DSI clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DSI) == RCC_PERIPHCLK_DSI)
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	681b      	ldr	r3, [r3, #0]
 8006cdc:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8006ce0:	2b00      	cmp	r3, #0
 8006ce2:	d01e      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DSICLKSOURCE(PeriphClkInit->DsiClockSelection));

    /* Configure the DSI clock source */
    __HAL_RCC_DSI_CONFIG(PeriphClkInit->DsiClockSelection);
 8006ce4:	4b20      	ldr	r3, [pc, #128]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006ce6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006cea:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006cee:	687b      	ldr	r3, [r7, #4]
 8006cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cf4:	491c      	ldr	r1, [pc, #112]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006cf6:	4313      	orrs	r3, r2
 8006cf8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->DsiClockSelection == RCC_DSICLKSOURCE_PLLSAI2)
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d02:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d06:	d10c      	bne.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
    {
      /* PLLSAI2 input clock, parameters M, N & Q configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_Q_UPDATE);
 8006d08:	687b      	ldr	r3, [r7, #4]
 8006d0a:	3320      	adds	r3, #32
 8006d0c:	2101      	movs	r1, #1
 8006d0e:	4618      	mov	r0, r3
 8006d10:	f000 f91c 	bl	8006f4c <RCCEx_PLLSAI2_Config>
 8006d14:	4603      	mov	r3, r0
 8006d16:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006d18:	7cfb      	ldrb	r3, [r7, #19]
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d001      	beq.n	8006d22 <HAL_RCCEx_PeriphCLKConfig+0x6c6>
      {
        /* set overall return value */
        status = ret;
 8006d1e:	7cfb      	ldrb	r3, [r7, #19]
 8006d20:	74bb      	strb	r3, [r7, #18]
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	681b      	ldr	r3, [r3, #0]
 8006d26:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8006d2a:	2b00      	cmp	r3, #0
 8006d2c:	d017      	beq.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0x702>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 8006d2e:	4b0e      	ldr	r3, [pc, #56]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d30:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8006d34:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006d38:	687b      	ldr	r3, [r7, #4]
 8006d3a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d3e:	490a      	ldr	r1, [pc, #40]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d40:	4313      	orrs	r3, r2
 8006d42:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006d4c:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8006d50:	d105      	bne.n	8006d5e <HAL_RCCEx_PeriphCLKConfig+0x702>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006d52:	4b05      	ldr	r3, [pc, #20]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d54:	68db      	ldr	r3, [r3, #12]
 8006d56:	4a04      	ldr	r2, [pc, #16]	; (8006d68 <HAL_RCCEx_PeriphCLKConfig+0x70c>)
 8006d58:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006d5c:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8006d5e:	7cbb      	ldrb	r3, [r7, #18]
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	3718      	adds	r7, #24
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bd80      	pop	{r7, pc}
 8006d68:	40021000 	.word	0x40021000

08006d6c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8006d6c:	b580      	push	{r7, lr}
 8006d6e:	b084      	sub	sp, #16
 8006d70:	af00      	add	r7, sp, #0
 8006d72:	6078      	str	r0, [r7, #4]
 8006d74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006d76:	2300      	movs	r3, #0
 8006d78:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006d7a:	4b70      	ldr	r3, [pc, #448]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f003 0303 	and.w	r3, r3, #3
 8006d82:	2b00      	cmp	r3, #0
 8006d84:	d00e      	beq.n	8006da4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8006d86:	4b6d      	ldr	r3, [pc, #436]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006d88:	68db      	ldr	r3, [r3, #12]
 8006d8a:	f003 0203 	and.w	r2, r3, #3
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	681b      	ldr	r3, [r3, #0]
 8006d92:	429a      	cmp	r2, r3
 8006d94:	d103      	bne.n	8006d9e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	681b      	ldr	r3, [r3, #0]
       ||
 8006d9a:	2b00      	cmp	r3, #0
 8006d9c:	d13f      	bne.n	8006e1e <RCCEx_PLLSAI1_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 8006d9e:	2301      	movs	r3, #1
 8006da0:	73fb      	strb	r3, [r7, #15]
 8006da2:	e03c      	b.n	8006e1e <RCCEx_PLLSAI1_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006da4:	687b      	ldr	r3, [r7, #4]
 8006da6:	681b      	ldr	r3, [r3, #0]
 8006da8:	2b02      	cmp	r3, #2
 8006daa:	d00c      	beq.n	8006dc6 <RCCEx_PLLSAI1_Config+0x5a>
 8006dac:	2b03      	cmp	r3, #3
 8006dae:	d013      	beq.n	8006dd8 <RCCEx_PLLSAI1_Config+0x6c>
 8006db0:	2b01      	cmp	r3, #1
 8006db2:	d120      	bne.n	8006df6 <RCCEx_PLLSAI1_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006db4:	4b61      	ldr	r3, [pc, #388]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	f003 0302 	and.w	r3, r3, #2
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d11d      	bne.n	8006dfc <RCCEx_PLLSAI1_Config+0x90>
      {
        status = HAL_ERROR;
 8006dc0:	2301      	movs	r3, #1
 8006dc2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006dc4:	e01a      	b.n	8006dfc <RCCEx_PLLSAI1_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006dc6:	4b5d      	ldr	r3, [pc, #372]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d116      	bne.n	8006e00 <RCCEx_PLLSAI1_Config+0x94>
      {
        status = HAL_ERROR;
 8006dd2:	2301      	movs	r3, #1
 8006dd4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006dd6:	e013      	b.n	8006e00 <RCCEx_PLLSAI1_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006dd8:	4b58      	ldr	r3, [pc, #352]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006dda:	681b      	ldr	r3, [r3, #0]
 8006ddc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006de0:	2b00      	cmp	r3, #0
 8006de2:	d10f      	bne.n	8006e04 <RCCEx_PLLSAI1_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006de4:	4b55      	ldr	r3, [pc, #340]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006dec:	2b00      	cmp	r3, #0
 8006dee:	d109      	bne.n	8006e04 <RCCEx_PLLSAI1_Config+0x98>
        {
          status = HAL_ERROR;
 8006df0:	2301      	movs	r3, #1
 8006df2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006df4:	e006      	b.n	8006e04 <RCCEx_PLLSAI1_Config+0x98>
    default:
      status = HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	73fb      	strb	r3, [r7, #15]
      break;
 8006dfa:	e004      	b.n	8006e06 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006dfc:	bf00      	nop
 8006dfe:	e002      	b.n	8006e06 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006e00:	bf00      	nop
 8006e02:	e000      	b.n	8006e06 <RCCEx_PLLSAI1_Config+0x9a>
      break;
 8006e04:	bf00      	nop
    }

    if(status == HAL_OK)
 8006e06:	7bfb      	ldrb	r3, [r7, #15]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d108      	bne.n	8006e1e <RCCEx_PLLSAI1_Config+0xb2>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8006e0c:	4b4b      	ldr	r3, [pc, #300]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f023 0203 	bic.w	r2, r3, #3
 8006e14:	687b      	ldr	r3, [r7, #4]
 8006e16:	681b      	ldr	r3, [r3, #0]
 8006e18:	4948      	ldr	r1, [pc, #288]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e1a:	4313      	orrs	r3, r2
 8006e1c:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006e1e:	7bfb      	ldrb	r3, [r7, #15]
 8006e20:	2b00      	cmp	r3, #0
 8006e22:	f040 8086 	bne.w	8006f32 <RCCEx_PLLSAI1_Config+0x1c6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006e26:	4b45      	ldr	r3, [pc, #276]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e28:	681b      	ldr	r3, [r3, #0]
 8006e2a:	4a44      	ldr	r2, [pc, #272]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e2c:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8006e30:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006e32:	f7fb fbaf 	bl	8002594 <HAL_GetTick>
 8006e36:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e38:	e009      	b.n	8006e4e <RCCEx_PLLSAI1_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006e3a:	f7fb fbab 	bl	8002594 <HAL_GetTick>
 8006e3e:	4602      	mov	r2, r0
 8006e40:	68bb      	ldr	r3, [r7, #8]
 8006e42:	1ad3      	subs	r3, r2, r3
 8006e44:	2b02      	cmp	r3, #2
 8006e46:	d902      	bls.n	8006e4e <RCCEx_PLLSAI1_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8006e48:	2303      	movs	r3, #3
 8006e4a:	73fb      	strb	r3, [r7, #15]
        break;
 8006e4c:	e005      	b.n	8006e5a <RCCEx_PLLSAI1_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006e4e:	4b3b      	ldr	r3, [pc, #236]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e50:	681b      	ldr	r3, [r3, #0]
 8006e52:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006e56:	2b00      	cmp	r3, #0
 8006e58:	d1ef      	bne.n	8006e3a <RCCEx_PLLSAI1_Config+0xce>
      }
    }

    if(status == HAL_OK)
 8006e5a:	7bfb      	ldrb	r3, [r7, #15]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d168      	bne.n	8006f32 <RCCEx_PLLSAI1_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006e60:	683b      	ldr	r3, [r7, #0]
 8006e62:	2b00      	cmp	r3, #0
 8006e64:	d113      	bne.n	8006e8e <RCCEx_PLLSAI1_Config+0x122>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e66:	4b35      	ldr	r3, [pc, #212]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e68:	691a      	ldr	r2, [r3, #16]
 8006e6a:	4b35      	ldr	r3, [pc, #212]	; (8006f40 <RCCEx_PLLSAI1_Config+0x1d4>)
 8006e6c:	4013      	ands	r3, r2
 8006e6e:	687a      	ldr	r2, [r7, #4]
 8006e70:	6892      	ldr	r2, [r2, #8]
 8006e72:	0211      	lsls	r1, r2, #8
 8006e74:	687a      	ldr	r2, [r7, #4]
 8006e76:	68d2      	ldr	r2, [r2, #12]
 8006e78:	06d2      	lsls	r2, r2, #27
 8006e7a:	4311      	orrs	r1, r2
 8006e7c:	687a      	ldr	r2, [r7, #4]
 8006e7e:	6852      	ldr	r2, [r2, #4]
 8006e80:	3a01      	subs	r2, #1
 8006e82:	0112      	lsls	r2, r2, #4
 8006e84:	430a      	orrs	r2, r1
 8006e86:	492d      	ldr	r1, [pc, #180]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	610b      	str	r3, [r1, #16]
 8006e8c:	e02d      	b.n	8006eea <RCCEx_PLLSAI1_Config+0x17e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006e8e:	683b      	ldr	r3, [r7, #0]
 8006e90:	2b01      	cmp	r3, #1
 8006e92:	d115      	bne.n	8006ec0 <RCCEx_PLLSAI1_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006e94:	4b29      	ldr	r3, [pc, #164]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006e96:	691a      	ldr	r2, [r3, #16]
 8006e98:	4b2a      	ldr	r3, [pc, #168]	; (8006f44 <RCCEx_PLLSAI1_Config+0x1d8>)
 8006e9a:	4013      	ands	r3, r2
 8006e9c:	687a      	ldr	r2, [r7, #4]
 8006e9e:	6892      	ldr	r2, [r2, #8]
 8006ea0:	0211      	lsls	r1, r2, #8
 8006ea2:	687a      	ldr	r2, [r7, #4]
 8006ea4:	6912      	ldr	r2, [r2, #16]
 8006ea6:	0852      	lsrs	r2, r2, #1
 8006ea8:	3a01      	subs	r2, #1
 8006eaa:	0552      	lsls	r2, r2, #21
 8006eac:	4311      	orrs	r1, r2
 8006eae:	687a      	ldr	r2, [r7, #4]
 8006eb0:	6852      	ldr	r2, [r2, #4]
 8006eb2:	3a01      	subs	r2, #1
 8006eb4:	0112      	lsls	r2, r2, #4
 8006eb6:	430a      	orrs	r2, r1
 8006eb8:	4920      	ldr	r1, [pc, #128]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006eba:	4313      	orrs	r3, r2
 8006ebc:	610b      	str	r3, [r1, #16]
 8006ebe:	e014      	b.n	8006eea <RCCEx_PLLSAI1_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006ec0:	4b1e      	ldr	r3, [pc, #120]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006ec2:	691a      	ldr	r2, [r3, #16]
 8006ec4:	4b20      	ldr	r3, [pc, #128]	; (8006f48 <RCCEx_PLLSAI1_Config+0x1dc>)
 8006ec6:	4013      	ands	r3, r2
 8006ec8:	687a      	ldr	r2, [r7, #4]
 8006eca:	6892      	ldr	r2, [r2, #8]
 8006ecc:	0211      	lsls	r1, r2, #8
 8006ece:	687a      	ldr	r2, [r7, #4]
 8006ed0:	6952      	ldr	r2, [r2, #20]
 8006ed2:	0852      	lsrs	r2, r2, #1
 8006ed4:	3a01      	subs	r2, #1
 8006ed6:	0652      	lsls	r2, r2, #25
 8006ed8:	4311      	orrs	r1, r2
 8006eda:	687a      	ldr	r2, [r7, #4]
 8006edc:	6852      	ldr	r2, [r2, #4]
 8006ede:	3a01      	subs	r2, #1
 8006ee0:	0112      	lsls	r2, r2, #4
 8006ee2:	430a      	orrs	r2, r1
 8006ee4:	4915      	ldr	r1, [pc, #84]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006ee6:	4313      	orrs	r3, r2
 8006ee8:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006eea:	4b14      	ldr	r3, [pc, #80]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006eec:	681b      	ldr	r3, [r3, #0]
 8006eee:	4a13      	ldr	r2, [pc, #76]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006ef0:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8006ef4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006ef6:	f7fb fb4d 	bl	8002594 <HAL_GetTick>
 8006efa:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006efc:	e009      	b.n	8006f12 <RCCEx_PLLSAI1_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006efe:	f7fb fb49 	bl	8002594 <HAL_GetTick>
 8006f02:	4602      	mov	r2, r0
 8006f04:	68bb      	ldr	r3, [r7, #8]
 8006f06:	1ad3      	subs	r3, r2, r3
 8006f08:	2b02      	cmp	r3, #2
 8006f0a:	d902      	bls.n	8006f12 <RCCEx_PLLSAI1_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 8006f0c:	2303      	movs	r3, #3
 8006f0e:	73fb      	strb	r3, [r7, #15]
          break;
 8006f10:	e005      	b.n	8006f1e <RCCEx_PLLSAI1_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006f12:	4b0a      	ldr	r3, [pc, #40]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	d0ef      	beq.n	8006efe <RCCEx_PLLSAI1_Config+0x192>
        }
      }

      if(status == HAL_OK)
 8006f1e:	7bfb      	ldrb	r3, [r7, #15]
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d106      	bne.n	8006f32 <RCCEx_PLLSAI1_Config+0x1c6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006f24:	4b05      	ldr	r3, [pc, #20]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f26:	691a      	ldr	r2, [r3, #16]
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	699b      	ldr	r3, [r3, #24]
 8006f2c:	4903      	ldr	r1, [pc, #12]	; (8006f3c <RCCEx_PLLSAI1_Config+0x1d0>)
 8006f2e:	4313      	orrs	r3, r2
 8006f30:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006f32:	7bfb      	ldrb	r3, [r7, #15]
}
 8006f34:	4618      	mov	r0, r3
 8006f36:	3710      	adds	r7, #16
 8006f38:	46bd      	mov	sp, r7
 8006f3a:	bd80      	pop	{r7, pc}
 8006f3c:	40021000 	.word	0x40021000
 8006f40:	07ff800f 	.word	0x07ff800f
 8006f44:	ff9f800f 	.word	0xff9f800f
 8006f48:	f9ff800f 	.word	0xf9ff800f

08006f4c <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006f4c:	b580      	push	{r7, lr}
 8006f4e:	b084      	sub	sp, #16
 8006f50:	af00      	add	r7, sp, #0
 8006f52:	6078      	str	r0, [r7, #4]
 8006f54:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006f56:	2300      	movs	r3, #0
 8006f58:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006f5a:	4b70      	ldr	r3, [pc, #448]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006f5c:	68db      	ldr	r3, [r3, #12]
 8006f5e:	f003 0303 	and.w	r3, r3, #3
 8006f62:	2b00      	cmp	r3, #0
 8006f64:	d00e      	beq.n	8006f84 <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006f66:	4b6d      	ldr	r3, [pc, #436]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006f68:	68db      	ldr	r3, [r3, #12]
 8006f6a:	f003 0203 	and.w	r2, r3, #3
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	429a      	cmp	r2, r3
 8006f74:	d103      	bne.n	8006f7e <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	681b      	ldr	r3, [r3, #0]
       ||
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d13f      	bne.n	8006ffe <RCCEx_PLLSAI2_Config+0xb2>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8006f7e:	2301      	movs	r3, #1
 8006f80:	73fb      	strb	r3, [r7, #15]
 8006f82:	e03c      	b.n	8006ffe <RCCEx_PLLSAI2_Config+0xb2>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006f84:	687b      	ldr	r3, [r7, #4]
 8006f86:	681b      	ldr	r3, [r3, #0]
 8006f88:	2b02      	cmp	r3, #2
 8006f8a:	d00c      	beq.n	8006fa6 <RCCEx_PLLSAI2_Config+0x5a>
 8006f8c:	2b03      	cmp	r3, #3
 8006f8e:	d013      	beq.n	8006fb8 <RCCEx_PLLSAI2_Config+0x6c>
 8006f90:	2b01      	cmp	r3, #1
 8006f92:	d120      	bne.n	8006fd6 <RCCEx_PLLSAI2_Config+0x8a>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006f94:	4b61      	ldr	r3, [pc, #388]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d11d      	bne.n	8006fdc <RCCEx_PLLSAI2_Config+0x90>
      {
        status = HAL_ERROR;
 8006fa0:	2301      	movs	r3, #1
 8006fa2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fa4:	e01a      	b.n	8006fdc <RCCEx_PLLSAI2_Config+0x90>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006fa6:	4b5d      	ldr	r3, [pc, #372]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fae:	2b00      	cmp	r3, #0
 8006fb0:	d116      	bne.n	8006fe0 <RCCEx_PLLSAI2_Config+0x94>
      {
        status = HAL_ERROR;
 8006fb2:	2301      	movs	r3, #1
 8006fb4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006fb6:	e013      	b.n	8006fe0 <RCCEx_PLLSAI2_Config+0x94>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006fb8:	4b58      	ldr	r3, [pc, #352]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006fc0:	2b00      	cmp	r3, #0
 8006fc2:	d10f      	bne.n	8006fe4 <RCCEx_PLLSAI2_Config+0x98>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006fc4:	4b55      	ldr	r3, [pc, #340]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fc6:	681b      	ldr	r3, [r3, #0]
 8006fc8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006fcc:	2b00      	cmp	r3, #0
 8006fce:	d109      	bne.n	8006fe4 <RCCEx_PLLSAI2_Config+0x98>
        {
          status = HAL_ERROR;
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006fd4:	e006      	b.n	8006fe4 <RCCEx_PLLSAI2_Config+0x98>
    default:
      status = HAL_ERROR;
 8006fd6:	2301      	movs	r3, #1
 8006fd8:	73fb      	strb	r3, [r7, #15]
      break;
 8006fda:	e004      	b.n	8006fe6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8006fdc:	bf00      	nop
 8006fde:	e002      	b.n	8006fe6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8006fe0:	bf00      	nop
 8006fe2:	e000      	b.n	8006fe6 <RCCEx_PLLSAI2_Config+0x9a>
      break;
 8006fe4:	bf00      	nop
    }

    if(status == HAL_OK)
 8006fe6:	7bfb      	ldrb	r3, [r7, #15]
 8006fe8:	2b00      	cmp	r3, #0
 8006fea:	d108      	bne.n	8006ffe <RCCEx_PLLSAI2_Config+0xb2>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 8006fec:	4b4b      	ldr	r3, [pc, #300]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006fee:	68db      	ldr	r3, [r3, #12]
 8006ff0:	f023 0203 	bic.w	r2, r3, #3
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	4948      	ldr	r1, [pc, #288]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8006ffa:	4313      	orrs	r3, r2
 8006ffc:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8006ffe:	7bfb      	ldrb	r3, [r7, #15]
 8007000:	2b00      	cmp	r3, #0
 8007002:	f040 8086 	bne.w	8007112 <RCCEx_PLLSAI2_Config+0x1c6>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8007006:	4b45      	ldr	r3, [pc, #276]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007008:	681b      	ldr	r3, [r3, #0]
 800700a:	4a44      	ldr	r2, [pc, #272]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 800700c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007010:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007012:	f7fb fabf 	bl	8002594 <HAL_GetTick>
 8007016:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8007018:	e009      	b.n	800702e <RCCEx_PLLSAI2_Config+0xe2>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 800701a:	f7fb fabb 	bl	8002594 <HAL_GetTick>
 800701e:	4602      	mov	r2, r0
 8007020:	68bb      	ldr	r3, [r7, #8]
 8007022:	1ad3      	subs	r3, r2, r3
 8007024:	2b02      	cmp	r3, #2
 8007026:	d902      	bls.n	800702e <RCCEx_PLLSAI2_Config+0xe2>
      {
        status = HAL_TIMEOUT;
 8007028:	2303      	movs	r3, #3
 800702a:	73fb      	strb	r3, [r7, #15]
        break;
 800702c:	e005      	b.n	800703a <RCCEx_PLLSAI2_Config+0xee>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800702e:	4b3b      	ldr	r3, [pc, #236]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1ef      	bne.n	800701a <RCCEx_PLLSAI2_Config+0xce>
      }
    }

    if(status == HAL_OK)
 800703a:	7bfb      	ldrb	r3, [r7, #15]
 800703c:	2b00      	cmp	r3, #0
 800703e:	d168      	bne.n	8007112 <RCCEx_PLLSAI2_Config+0x1c6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007040:	683b      	ldr	r3, [r7, #0]
 8007042:	2b00      	cmp	r3, #0
 8007044:	d113      	bne.n	800706e <RCCEx_PLLSAI2_Config+0x122>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007046:	4b35      	ldr	r3, [pc, #212]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007048:	695a      	ldr	r2, [r3, #20]
 800704a:	4b35      	ldr	r3, [pc, #212]	; (8007120 <RCCEx_PLLSAI2_Config+0x1d4>)
 800704c:	4013      	ands	r3, r2
 800704e:	687a      	ldr	r2, [r7, #4]
 8007050:	6892      	ldr	r2, [r2, #8]
 8007052:	0211      	lsls	r1, r2, #8
 8007054:	687a      	ldr	r2, [r7, #4]
 8007056:	68d2      	ldr	r2, [r2, #12]
 8007058:	06d2      	lsls	r2, r2, #27
 800705a:	4311      	orrs	r1, r2
 800705c:	687a      	ldr	r2, [r7, #4]
 800705e:	6852      	ldr	r2, [r2, #4]
 8007060:	3a01      	subs	r2, #1
 8007062:	0112      	lsls	r2, r2, #4
 8007064:	430a      	orrs	r2, r1
 8007066:	492d      	ldr	r1, [pc, #180]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007068:	4313      	orrs	r3, r2
 800706a:	614b      	str	r3, [r1, #20]
 800706c:	e02d      	b.n	80070ca <RCCEx_PLLSAI2_Config+0x17e>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800706e:	683b      	ldr	r3, [r7, #0]
 8007070:	2b01      	cmp	r3, #1
 8007072:	d115      	bne.n	80070a0 <RCCEx_PLLSAI2_Config+0x154>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8007074:	4b29      	ldr	r3, [pc, #164]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007076:	695a      	ldr	r2, [r3, #20]
 8007078:	4b2a      	ldr	r3, [pc, #168]	; (8007124 <RCCEx_PLLSAI2_Config+0x1d8>)
 800707a:	4013      	ands	r3, r2
 800707c:	687a      	ldr	r2, [r7, #4]
 800707e:	6892      	ldr	r2, [r2, #8]
 8007080:	0211      	lsls	r1, r2, #8
 8007082:	687a      	ldr	r2, [r7, #4]
 8007084:	6912      	ldr	r2, [r2, #16]
 8007086:	0852      	lsrs	r2, r2, #1
 8007088:	3a01      	subs	r2, #1
 800708a:	0552      	lsls	r2, r2, #21
 800708c:	4311      	orrs	r1, r2
 800708e:	687a      	ldr	r2, [r7, #4]
 8007090:	6852      	ldr	r2, [r2, #4]
 8007092:	3a01      	subs	r2, #1
 8007094:	0112      	lsls	r2, r2, #4
 8007096:	430a      	orrs	r2, r1
 8007098:	4920      	ldr	r1, [pc, #128]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 800709a:	4313      	orrs	r3, r2
 800709c:	614b      	str	r3, [r1, #20]
 800709e:	e014      	b.n	80070ca <RCCEx_PLLSAI2_Config+0x17e>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80070a0:	4b1e      	ldr	r3, [pc, #120]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 80070a2:	695a      	ldr	r2, [r3, #20]
 80070a4:	4b20      	ldr	r3, [pc, #128]	; (8007128 <RCCEx_PLLSAI2_Config+0x1dc>)
 80070a6:	4013      	ands	r3, r2
 80070a8:	687a      	ldr	r2, [r7, #4]
 80070aa:	6892      	ldr	r2, [r2, #8]
 80070ac:	0211      	lsls	r1, r2, #8
 80070ae:	687a      	ldr	r2, [r7, #4]
 80070b0:	6952      	ldr	r2, [r2, #20]
 80070b2:	0852      	lsrs	r2, r2, #1
 80070b4:	3a01      	subs	r2, #1
 80070b6:	0652      	lsls	r2, r2, #25
 80070b8:	4311      	orrs	r1, r2
 80070ba:	687a      	ldr	r2, [r7, #4]
 80070bc:	6852      	ldr	r2, [r2, #4]
 80070be:	3a01      	subs	r2, #1
 80070c0:	0112      	lsls	r2, r2, #4
 80070c2:	430a      	orrs	r2, r1
 80070c4:	4915      	ldr	r1, [pc, #84]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 80070c6:	4313      	orrs	r3, r2
 80070c8:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80070ca:	4b14      	ldr	r3, [pc, #80]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a13      	ldr	r2, [pc, #76]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 80070d0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80070d4:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80070d6:	f7fb fa5d 	bl	8002594 <HAL_GetTick>
 80070da:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80070dc:	e009      	b.n	80070f2 <RCCEx_PLLSAI2_Config+0x1a6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80070de:	f7fb fa59 	bl	8002594 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	68bb      	ldr	r3, [r7, #8]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	2b02      	cmp	r3, #2
 80070ea:	d902      	bls.n	80070f2 <RCCEx_PLLSAI2_Config+0x1a6>
        {
          status = HAL_TIMEOUT;
 80070ec:	2303      	movs	r3, #3
 80070ee:	73fb      	strb	r3, [r7, #15]
          break;
 80070f0:	e005      	b.n	80070fe <RCCEx_PLLSAI2_Config+0x1b2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80070f2:	4b0a      	ldr	r3, [pc, #40]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d0ef      	beq.n	80070de <RCCEx_PLLSAI2_Config+0x192>
        }
      }

      if(status == HAL_OK)
 80070fe:	7bfb      	ldrb	r3, [r7, #15]
 8007100:	2b00      	cmp	r3, #0
 8007102:	d106      	bne.n	8007112 <RCCEx_PLLSAI2_Config+0x1c6>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8007104:	4b05      	ldr	r3, [pc, #20]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 8007106:	695a      	ldr	r2, [r3, #20]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	699b      	ldr	r3, [r3, #24]
 800710c:	4903      	ldr	r1, [pc, #12]	; (800711c <RCCEx_PLLSAI2_Config+0x1d0>)
 800710e:	4313      	orrs	r3, r2
 8007110:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8007112:	7bfb      	ldrb	r3, [r7, #15]
}
 8007114:	4618      	mov	r0, r3
 8007116:	3710      	adds	r7, #16
 8007118:	46bd      	mov	sp, r7
 800711a:	bd80      	pop	{r7, pc}
 800711c:	40021000 	.word	0x40021000
 8007120:	07ff800f 	.word	0x07ff800f
 8007124:	ff9f800f 	.word	0xff9f800f
 8007128:	f9ff800f 	.word	0xf9ff800f

0800712c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800712c:	b580      	push	{r7, lr}
 800712e:	b082      	sub	sp, #8
 8007130:	af00      	add	r7, sp, #0
 8007132:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	2b00      	cmp	r3, #0
 8007138:	d101      	bne.n	800713e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800713a:	2301      	movs	r3, #1
 800713c:	e042      	b.n	80071c4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8007144:	2b00      	cmp	r3, #0
 8007146:	d106      	bne.n	8007156 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f7fb f869 	bl	8002228 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	2224      	movs	r2, #36	; 0x24
 800715a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  __HAL_UART_DISABLE(huart);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	681a      	ldr	r2, [r3, #0]
 8007164:	687b      	ldr	r3, [r7, #4]
 8007166:	681b      	ldr	r3, [r3, #0]
 8007168:	f022 0201 	bic.w	r2, r2, #1
 800716c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800716e:	6878      	ldr	r0, [r7, #4]
 8007170:	f000 f8c4 	bl	80072fc <UART_SetConfig>
 8007174:	4603      	mov	r3, r0
 8007176:	2b01      	cmp	r3, #1
 8007178:	d101      	bne.n	800717e <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 800717a:	2301      	movs	r3, #1
 800717c:	e022      	b.n	80071c4 <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007182:	2b00      	cmp	r3, #0
 8007184:	d002      	beq.n	800718c <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 8007186:	6878      	ldr	r0, [r7, #4]
 8007188:	f000 fb8a 	bl	80078a0 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	681b      	ldr	r3, [r3, #0]
 8007190:	685a      	ldr	r2, [r3, #4]
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800719a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800719c:	687b      	ldr	r3, [r7, #4]
 800719e:	681b      	ldr	r3, [r3, #0]
 80071a0:	689a      	ldr	r2, [r3, #8]
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80071aa:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	681a      	ldr	r2, [r3, #0]
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	681b      	ldr	r3, [r3, #0]
 80071b6:	f042 0201 	orr.w	r2, r2, #1
 80071ba:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80071bc:	6878      	ldr	r0, [r7, #4]
 80071be:	f000 fc11 	bl	80079e4 <UART_CheckIdleState>
 80071c2:	4603      	mov	r3, r0
}
 80071c4:	4618      	mov	r0, r3
 80071c6:	3708      	adds	r7, #8
 80071c8:	46bd      	mov	sp, r7
 80071ca:	bd80      	pop	{r7, pc}

080071cc <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80071cc:	b580      	push	{r7, lr}
 80071ce:	b08a      	sub	sp, #40	; 0x28
 80071d0:	af02      	add	r7, sp, #8
 80071d2:	60f8      	str	r0, [r7, #12]
 80071d4:	60b9      	str	r1, [r7, #8]
 80071d6:	603b      	str	r3, [r7, #0]
 80071d8:	4613      	mov	r3, r2
 80071da:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80071dc:	68fb      	ldr	r3, [r7, #12]
 80071de:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80071e2:	2b20      	cmp	r3, #32
 80071e4:	f040 8084 	bne.w	80072f0 <HAL_UART_Transmit+0x124>
  {
    if ((pData == NULL) || (Size == 0U))
 80071e8:	68bb      	ldr	r3, [r7, #8]
 80071ea:	2b00      	cmp	r3, #0
 80071ec:	d002      	beq.n	80071f4 <HAL_UART_Transmit+0x28>
 80071ee:	88fb      	ldrh	r3, [r7, #6]
 80071f0:	2b00      	cmp	r3, #0
 80071f2:	d101      	bne.n	80071f8 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 80071f4:	2301      	movs	r3, #1
 80071f6:	e07c      	b.n	80072f2 <HAL_UART_Transmit+0x126>
    }

    __HAL_LOCK(huart);
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 80071fe:	2b01      	cmp	r3, #1
 8007200:	d101      	bne.n	8007206 <HAL_UART_Transmit+0x3a>
 8007202:	2302      	movs	r3, #2
 8007204:	e075      	b.n	80072f2 <HAL_UART_Transmit+0x126>
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2201      	movs	r2, #1
 800720a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800720e:	68fb      	ldr	r3, [r7, #12]
 8007210:	2200      	movs	r2, #0
 8007212:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007216:	68fb      	ldr	r3, [r7, #12]
 8007218:	2221      	movs	r2, #33	; 0x21
 800721a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800721e:	f7fb f9b9 	bl	8002594 <HAL_GetTick>
 8007222:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	88fa      	ldrh	r2, [r7, #6]
 8007228:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	88fa      	ldrh	r2, [r7, #6]
 8007230:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007234:	68fb      	ldr	r3, [r7, #12]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800723c:	d108      	bne.n	8007250 <HAL_UART_Transmit+0x84>
 800723e:	68fb      	ldr	r3, [r7, #12]
 8007240:	691b      	ldr	r3, [r3, #16]
 8007242:	2b00      	cmp	r3, #0
 8007244:	d104      	bne.n	8007250 <HAL_UART_Transmit+0x84>
    {
      pdata8bits  = NULL;
 8007246:	2300      	movs	r3, #0
 8007248:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	61bb      	str	r3, [r7, #24]
 800724e:	e003      	b.n	8007258 <HAL_UART_Transmit+0x8c>
    }
    else
    {
      pdata8bits  = pData;
 8007250:	68bb      	ldr	r3, [r7, #8]
 8007252:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007254:	2300      	movs	r3, #0
 8007256:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8007258:	68fb      	ldr	r3, [r7, #12]
 800725a:	2200      	movs	r2, #0
 800725c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

    while (huart->TxXferCount > 0U)
 8007260:	e02d      	b.n	80072be <HAL_UART_Transmit+0xf2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007262:	683b      	ldr	r3, [r7, #0]
 8007264:	9300      	str	r3, [sp, #0]
 8007266:	697b      	ldr	r3, [r7, #20]
 8007268:	2200      	movs	r2, #0
 800726a:	2180      	movs	r1, #128	; 0x80
 800726c:	68f8      	ldr	r0, [r7, #12]
 800726e:	f000 fc01 	bl	8007a74 <UART_WaitOnFlagUntilTimeout>
 8007272:	4603      	mov	r3, r0
 8007274:	2b00      	cmp	r3, #0
 8007276:	d001      	beq.n	800727c <HAL_UART_Transmit+0xb0>
      {
        return HAL_TIMEOUT;
 8007278:	2303      	movs	r3, #3
 800727a:	e03a      	b.n	80072f2 <HAL_UART_Transmit+0x126>
      }
      if (pdata8bits == NULL)
 800727c:	69fb      	ldr	r3, [r7, #28]
 800727e:	2b00      	cmp	r3, #0
 8007280:	d10b      	bne.n	800729a <HAL_UART_Transmit+0xce>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007282:	69bb      	ldr	r3, [r7, #24]
 8007284:	881a      	ldrh	r2, [r3, #0]
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800728e:	b292      	uxth	r2, r2
 8007290:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007292:	69bb      	ldr	r3, [r7, #24]
 8007294:	3302      	adds	r3, #2
 8007296:	61bb      	str	r3, [r7, #24]
 8007298:	e008      	b.n	80072ac <HAL_UART_Transmit+0xe0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800729a:	69fb      	ldr	r3, [r7, #28]
 800729c:	781a      	ldrb	r2, [r3, #0]
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	681b      	ldr	r3, [r3, #0]
 80072a2:	b292      	uxth	r2, r2
 80072a4:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 80072a6:	69fb      	ldr	r3, [r7, #28]
 80072a8:	3301      	adds	r3, #1
 80072aa:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80072b2:	b29b      	uxth	r3, r3
 80072b4:	3b01      	subs	r3, #1
 80072b6:	b29a      	uxth	r2, r3
 80072b8:	68fb      	ldr	r3, [r7, #12]
 80072ba:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    while (huart->TxXferCount > 0U)
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	; 0x56
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d1cb      	bne.n	8007262 <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80072ca:	683b      	ldr	r3, [r7, #0]
 80072cc:	9300      	str	r3, [sp, #0]
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	2200      	movs	r2, #0
 80072d2:	2140      	movs	r1, #64	; 0x40
 80072d4:	68f8      	ldr	r0, [r7, #12]
 80072d6:	f000 fbcd 	bl	8007a74 <UART_WaitOnFlagUntilTimeout>
 80072da:	4603      	mov	r3, r0
 80072dc:	2b00      	cmp	r3, #0
 80072de:	d001      	beq.n	80072e4 <HAL_UART_Transmit+0x118>
    {
      return HAL_TIMEOUT;
 80072e0:	2303      	movs	r3, #3
 80072e2:	e006      	b.n	80072f2 <HAL_UART_Transmit+0x126>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80072e4:	68fb      	ldr	r3, [r7, #12]
 80072e6:	2220      	movs	r2, #32
 80072e8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    return HAL_OK;
 80072ec:	2300      	movs	r3, #0
 80072ee:	e000      	b.n	80072f2 <HAL_UART_Transmit+0x126>
  }
  else
  {
    return HAL_BUSY;
 80072f0:	2302      	movs	r3, #2
  }
}
 80072f2:	4618      	mov	r0, r3
 80072f4:	3720      	adds	r7, #32
 80072f6:	46bd      	mov	sp, r7
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80072fc:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 8007300:	b088      	sub	sp, #32
 8007302:	af00      	add	r7, sp, #0
 8007304:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007306:	2300      	movs	r3, #0
 8007308:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	689a      	ldr	r2, [r3, #8]
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	691b      	ldr	r3, [r3, #16]
 8007312:	431a      	orrs	r2, r3
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	695b      	ldr	r3, [r3, #20]
 8007318:	431a      	orrs	r2, r3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	69db      	ldr	r3, [r3, #28]
 800731e:	4313      	orrs	r3, r2
 8007320:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
 8007322:	687b      	ldr	r3, [r7, #4]
 8007324:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007326:	69fa      	ldr	r2, [r7, #28]
 8007328:	4313      	orrs	r3, r2
 800732a:	61fb      	str	r3, [r7, #28]
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	681b      	ldr	r3, [r3, #0]
 8007330:	681a      	ldr	r2, [r3, #0]
 8007332:	4bb1      	ldr	r3, [pc, #708]	; (80075f8 <UART_SetConfig+0x2fc>)
 8007334:	4013      	ands	r3, r2
 8007336:	687a      	ldr	r2, [r7, #4]
 8007338:	6812      	ldr	r2, [r2, #0]
 800733a:	69f9      	ldr	r1, [r7, #28]
 800733c:	430b      	orrs	r3, r1
 800733e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	685b      	ldr	r3, [r3, #4]
 8007346:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800734a:	687b      	ldr	r3, [r7, #4]
 800734c:	68da      	ldr	r2, [r3, #12]
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	681b      	ldr	r3, [r3, #0]
 8007352:	430a      	orrs	r2, r1
 8007354:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	699b      	ldr	r3, [r3, #24]
 800735a:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4aa6      	ldr	r2, [pc, #664]	; (80075fc <UART_SetConfig+0x300>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d004      	beq.n	8007370 <UART_SetConfig+0x74>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	6a1b      	ldr	r3, [r3, #32]
 800736a:	69fa      	ldr	r2, [r7, #28]
 800736c:	4313      	orrs	r3, r2
 800736e:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	689b      	ldr	r3, [r3, #8]
 8007376:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 800737a:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800737e:	687a      	ldr	r2, [r7, #4]
 8007380:	6812      	ldr	r2, [r2, #0]
 8007382:	69f9      	ldr	r1, [r7, #28]
 8007384:	430b      	orrs	r3, r1
 8007386:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8007388:	687b      	ldr	r3, [r7, #4]
 800738a:	681b      	ldr	r3, [r3, #0]
 800738c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800738e:	f023 010f 	bic.w	r1, r3, #15
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8007396:	687b      	ldr	r3, [r7, #4]
 8007398:	681b      	ldr	r3, [r3, #0]
 800739a:	430a      	orrs	r2, r1
 800739c:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800739e:	687b      	ldr	r3, [r7, #4]
 80073a0:	681b      	ldr	r3, [r3, #0]
 80073a2:	4a97      	ldr	r2, [pc, #604]	; (8007600 <UART_SetConfig+0x304>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d121      	bne.n	80073ec <UART_SetConfig+0xf0>
 80073a8:	4b96      	ldr	r3, [pc, #600]	; (8007604 <UART_SetConfig+0x308>)
 80073aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073ae:	f003 0303 	and.w	r3, r3, #3
 80073b2:	2b03      	cmp	r3, #3
 80073b4:	d816      	bhi.n	80073e4 <UART_SetConfig+0xe8>
 80073b6:	a201      	add	r2, pc, #4	; (adr r2, 80073bc <UART_SetConfig+0xc0>)
 80073b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073bc:	080073cd 	.word	0x080073cd
 80073c0:	080073d9 	.word	0x080073d9
 80073c4:	080073d3 	.word	0x080073d3
 80073c8:	080073df 	.word	0x080073df
 80073cc:	2301      	movs	r3, #1
 80073ce:	76fb      	strb	r3, [r7, #27]
 80073d0:	e0e8      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80073d2:	2302      	movs	r3, #2
 80073d4:	76fb      	strb	r3, [r7, #27]
 80073d6:	e0e5      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80073d8:	2304      	movs	r3, #4
 80073da:	76fb      	strb	r3, [r7, #27]
 80073dc:	e0e2      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80073de:	2308      	movs	r3, #8
 80073e0:	76fb      	strb	r3, [r7, #27]
 80073e2:	e0df      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80073e4:	2310      	movs	r3, #16
 80073e6:	76fb      	strb	r3, [r7, #27]
 80073e8:	bf00      	nop
 80073ea:	e0db      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	4a85      	ldr	r2, [pc, #532]	; (8007608 <UART_SetConfig+0x30c>)
 80073f2:	4293      	cmp	r3, r2
 80073f4:	d134      	bne.n	8007460 <UART_SetConfig+0x164>
 80073f6:	4b83      	ldr	r3, [pc, #524]	; (8007604 <UART_SetConfig+0x308>)
 80073f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80073fc:	f003 030c 	and.w	r3, r3, #12
 8007400:	2b0c      	cmp	r3, #12
 8007402:	d829      	bhi.n	8007458 <UART_SetConfig+0x15c>
 8007404:	a201      	add	r2, pc, #4	; (adr r2, 800740c <UART_SetConfig+0x110>)
 8007406:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800740a:	bf00      	nop
 800740c:	08007441 	.word	0x08007441
 8007410:	08007459 	.word	0x08007459
 8007414:	08007459 	.word	0x08007459
 8007418:	08007459 	.word	0x08007459
 800741c:	0800744d 	.word	0x0800744d
 8007420:	08007459 	.word	0x08007459
 8007424:	08007459 	.word	0x08007459
 8007428:	08007459 	.word	0x08007459
 800742c:	08007447 	.word	0x08007447
 8007430:	08007459 	.word	0x08007459
 8007434:	08007459 	.word	0x08007459
 8007438:	08007459 	.word	0x08007459
 800743c:	08007453 	.word	0x08007453
 8007440:	2300      	movs	r3, #0
 8007442:	76fb      	strb	r3, [r7, #27]
 8007444:	e0ae      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007446:	2302      	movs	r3, #2
 8007448:	76fb      	strb	r3, [r7, #27]
 800744a:	e0ab      	b.n	80075a4 <UART_SetConfig+0x2a8>
 800744c:	2304      	movs	r3, #4
 800744e:	76fb      	strb	r3, [r7, #27]
 8007450:	e0a8      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007452:	2308      	movs	r3, #8
 8007454:	76fb      	strb	r3, [r7, #27]
 8007456:	e0a5      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007458:	2310      	movs	r3, #16
 800745a:	76fb      	strb	r3, [r7, #27]
 800745c:	bf00      	nop
 800745e:	e0a1      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007460:	687b      	ldr	r3, [r7, #4]
 8007462:	681b      	ldr	r3, [r3, #0]
 8007464:	4a69      	ldr	r2, [pc, #420]	; (800760c <UART_SetConfig+0x310>)
 8007466:	4293      	cmp	r3, r2
 8007468:	d120      	bne.n	80074ac <UART_SetConfig+0x1b0>
 800746a:	4b66      	ldr	r3, [pc, #408]	; (8007604 <UART_SetConfig+0x308>)
 800746c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007470:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8007474:	2b10      	cmp	r3, #16
 8007476:	d00f      	beq.n	8007498 <UART_SetConfig+0x19c>
 8007478:	2b10      	cmp	r3, #16
 800747a:	d802      	bhi.n	8007482 <UART_SetConfig+0x186>
 800747c:	2b00      	cmp	r3, #0
 800747e:	d005      	beq.n	800748c <UART_SetConfig+0x190>
 8007480:	e010      	b.n	80074a4 <UART_SetConfig+0x1a8>
 8007482:	2b20      	cmp	r3, #32
 8007484:	d005      	beq.n	8007492 <UART_SetConfig+0x196>
 8007486:	2b30      	cmp	r3, #48	; 0x30
 8007488:	d009      	beq.n	800749e <UART_SetConfig+0x1a2>
 800748a:	e00b      	b.n	80074a4 <UART_SetConfig+0x1a8>
 800748c:	2300      	movs	r3, #0
 800748e:	76fb      	strb	r3, [r7, #27]
 8007490:	e088      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007492:	2302      	movs	r3, #2
 8007494:	76fb      	strb	r3, [r7, #27]
 8007496:	e085      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007498:	2304      	movs	r3, #4
 800749a:	76fb      	strb	r3, [r7, #27]
 800749c:	e082      	b.n	80075a4 <UART_SetConfig+0x2a8>
 800749e:	2308      	movs	r3, #8
 80074a0:	76fb      	strb	r3, [r7, #27]
 80074a2:	e07f      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074a4:	2310      	movs	r3, #16
 80074a6:	76fb      	strb	r3, [r7, #27]
 80074a8:	bf00      	nop
 80074aa:	e07b      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074ac:	687b      	ldr	r3, [r7, #4]
 80074ae:	681b      	ldr	r3, [r3, #0]
 80074b0:	4a57      	ldr	r2, [pc, #348]	; (8007610 <UART_SetConfig+0x314>)
 80074b2:	4293      	cmp	r3, r2
 80074b4:	d120      	bne.n	80074f8 <UART_SetConfig+0x1fc>
 80074b6:	4b53      	ldr	r3, [pc, #332]	; (8007604 <UART_SetConfig+0x308>)
 80074b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80074bc:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80074c0:	2b40      	cmp	r3, #64	; 0x40
 80074c2:	d00f      	beq.n	80074e4 <UART_SetConfig+0x1e8>
 80074c4:	2b40      	cmp	r3, #64	; 0x40
 80074c6:	d802      	bhi.n	80074ce <UART_SetConfig+0x1d2>
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d005      	beq.n	80074d8 <UART_SetConfig+0x1dc>
 80074cc:	e010      	b.n	80074f0 <UART_SetConfig+0x1f4>
 80074ce:	2b80      	cmp	r3, #128	; 0x80
 80074d0:	d005      	beq.n	80074de <UART_SetConfig+0x1e2>
 80074d2:	2bc0      	cmp	r3, #192	; 0xc0
 80074d4:	d009      	beq.n	80074ea <UART_SetConfig+0x1ee>
 80074d6:	e00b      	b.n	80074f0 <UART_SetConfig+0x1f4>
 80074d8:	2300      	movs	r3, #0
 80074da:	76fb      	strb	r3, [r7, #27]
 80074dc:	e062      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074de:	2302      	movs	r3, #2
 80074e0:	76fb      	strb	r3, [r7, #27]
 80074e2:	e05f      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074e4:	2304      	movs	r3, #4
 80074e6:	76fb      	strb	r3, [r7, #27]
 80074e8:	e05c      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074ea:	2308      	movs	r3, #8
 80074ec:	76fb      	strb	r3, [r7, #27]
 80074ee:	e059      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074f0:	2310      	movs	r3, #16
 80074f2:	76fb      	strb	r3, [r7, #27]
 80074f4:	bf00      	nop
 80074f6:	e055      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	4a45      	ldr	r2, [pc, #276]	; (8007614 <UART_SetConfig+0x318>)
 80074fe:	4293      	cmp	r3, r2
 8007500:	d124      	bne.n	800754c <UART_SetConfig+0x250>
 8007502:	4b40      	ldr	r3, [pc, #256]	; (8007604 <UART_SetConfig+0x308>)
 8007504:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007508:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800750c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007510:	d012      	beq.n	8007538 <UART_SetConfig+0x23c>
 8007512:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007516:	d802      	bhi.n	800751e <UART_SetConfig+0x222>
 8007518:	2b00      	cmp	r3, #0
 800751a:	d007      	beq.n	800752c <UART_SetConfig+0x230>
 800751c:	e012      	b.n	8007544 <UART_SetConfig+0x248>
 800751e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8007522:	d006      	beq.n	8007532 <UART_SetConfig+0x236>
 8007524:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8007528:	d009      	beq.n	800753e <UART_SetConfig+0x242>
 800752a:	e00b      	b.n	8007544 <UART_SetConfig+0x248>
 800752c:	2300      	movs	r3, #0
 800752e:	76fb      	strb	r3, [r7, #27]
 8007530:	e038      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007532:	2302      	movs	r3, #2
 8007534:	76fb      	strb	r3, [r7, #27]
 8007536:	e035      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007538:	2304      	movs	r3, #4
 800753a:	76fb      	strb	r3, [r7, #27]
 800753c:	e032      	b.n	80075a4 <UART_SetConfig+0x2a8>
 800753e:	2308      	movs	r3, #8
 8007540:	76fb      	strb	r3, [r7, #27]
 8007542:	e02f      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007544:	2310      	movs	r3, #16
 8007546:	76fb      	strb	r3, [r7, #27]
 8007548:	bf00      	nop
 800754a:	e02b      	b.n	80075a4 <UART_SetConfig+0x2a8>
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	681b      	ldr	r3, [r3, #0]
 8007550:	4a2a      	ldr	r2, [pc, #168]	; (80075fc <UART_SetConfig+0x300>)
 8007552:	4293      	cmp	r3, r2
 8007554:	d124      	bne.n	80075a0 <UART_SetConfig+0x2a4>
 8007556:	4b2b      	ldr	r3, [pc, #172]	; (8007604 <UART_SetConfig+0x308>)
 8007558:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800755c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8007560:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007564:	d012      	beq.n	800758c <UART_SetConfig+0x290>
 8007566:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800756a:	d802      	bhi.n	8007572 <UART_SetConfig+0x276>
 800756c:	2b00      	cmp	r3, #0
 800756e:	d007      	beq.n	8007580 <UART_SetConfig+0x284>
 8007570:	e012      	b.n	8007598 <UART_SetConfig+0x29c>
 8007572:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007576:	d006      	beq.n	8007586 <UART_SetConfig+0x28a>
 8007578:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800757c:	d009      	beq.n	8007592 <UART_SetConfig+0x296>
 800757e:	e00b      	b.n	8007598 <UART_SetConfig+0x29c>
 8007580:	2300      	movs	r3, #0
 8007582:	76fb      	strb	r3, [r7, #27]
 8007584:	e00e      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007586:	2302      	movs	r3, #2
 8007588:	76fb      	strb	r3, [r7, #27]
 800758a:	e00b      	b.n	80075a4 <UART_SetConfig+0x2a8>
 800758c:	2304      	movs	r3, #4
 800758e:	76fb      	strb	r3, [r7, #27]
 8007590:	e008      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007592:	2308      	movs	r3, #8
 8007594:	76fb      	strb	r3, [r7, #27]
 8007596:	e005      	b.n	80075a4 <UART_SetConfig+0x2a8>
 8007598:	2310      	movs	r3, #16
 800759a:	76fb      	strb	r3, [r7, #27]
 800759c:	bf00      	nop
 800759e:	e001      	b.n	80075a4 <UART_SetConfig+0x2a8>
 80075a0:	2310      	movs	r3, #16
 80075a2:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	681b      	ldr	r3, [r3, #0]
 80075a8:	4a14      	ldr	r2, [pc, #80]	; (80075fc <UART_SetConfig+0x300>)
 80075aa:	4293      	cmp	r3, r2
 80075ac:	f040 80a1 	bne.w	80076f2 <UART_SetConfig+0x3f6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80075b0:	7efb      	ldrb	r3, [r7, #27]
 80075b2:	2b08      	cmp	r3, #8
 80075b4:	d836      	bhi.n	8007624 <UART_SetConfig+0x328>
 80075b6:	a201      	add	r2, pc, #4	; (adr r2, 80075bc <UART_SetConfig+0x2c0>)
 80075b8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075bc:	080075e1 	.word	0x080075e1
 80075c0:	08007625 	.word	0x08007625
 80075c4:	080075e9 	.word	0x080075e9
 80075c8:	08007625 	.word	0x08007625
 80075cc:	080075ef 	.word	0x080075ef
 80075d0:	08007625 	.word	0x08007625
 80075d4:	08007625 	.word	0x08007625
 80075d8:	08007625 	.word	0x08007625
 80075dc:	0800761d 	.word	0x0800761d
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80075e0:	f7fe ff50 	bl	8006484 <HAL_RCC_GetPCLK1Freq>
 80075e4:	6178      	str	r0, [r7, #20]
        break;
 80075e6:	e022      	b.n	800762e <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80075e8:	4b0b      	ldr	r3, [pc, #44]	; (8007618 <UART_SetConfig+0x31c>)
 80075ea:	617b      	str	r3, [r7, #20]
        break;
 80075ec:	e01f      	b.n	800762e <UART_SetConfig+0x332>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80075ee:	f7fe feb5 	bl	800635c <HAL_RCC_GetSysClockFreq>
 80075f2:	6178      	str	r0, [r7, #20]
        break;
 80075f4:	e01b      	b.n	800762e <UART_SetConfig+0x332>
 80075f6:	bf00      	nop
 80075f8:	cfff69f3 	.word	0xcfff69f3
 80075fc:	40008000 	.word	0x40008000
 8007600:	40013800 	.word	0x40013800
 8007604:	40021000 	.word	0x40021000
 8007608:	40004400 	.word	0x40004400
 800760c:	40004800 	.word	0x40004800
 8007610:	40004c00 	.word	0x40004c00
 8007614:	40005000 	.word	0x40005000
 8007618:	00f42400 	.word	0x00f42400
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800761c:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8007620:	617b      	str	r3, [r7, #20]
        break;
 8007622:	e004      	b.n	800762e <UART_SetConfig+0x332>
      default:
        pclk = 0U;
 8007624:	2300      	movs	r3, #0
 8007626:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007628:	2301      	movs	r3, #1
 800762a:	76bb      	strb	r3, [r7, #26]
        break;
 800762c:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800762e:	697b      	ldr	r3, [r7, #20]
 8007630:	2b00      	cmp	r3, #0
 8007632:	f000 811d 	beq.w	8007870 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800763a:	4a97      	ldr	r2, [pc, #604]	; (8007898 <UART_SetConfig+0x59c>)
 800763c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007640:	461a      	mov	r2, r3
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	fbb3 f3f2 	udiv	r3, r3, r2
 8007648:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	685a      	ldr	r2, [r3, #4]
 800764e:	4613      	mov	r3, r2
 8007650:	005b      	lsls	r3, r3, #1
 8007652:	4413      	add	r3, r2
 8007654:	68ba      	ldr	r2, [r7, #8]
 8007656:	429a      	cmp	r2, r3
 8007658:	d305      	bcc.n	8007666 <UART_SetConfig+0x36a>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	685b      	ldr	r3, [r3, #4]
 800765e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007660:	68ba      	ldr	r2, [r7, #8]
 8007662:	429a      	cmp	r2, r3
 8007664:	d902      	bls.n	800766c <UART_SetConfig+0x370>
      {
        ret = HAL_ERROR;
 8007666:	2301      	movs	r3, #1
 8007668:	76bb      	strb	r3, [r7, #26]
 800766a:	e101      	b.n	8007870 <UART_SetConfig+0x574>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, (uint64_t)huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800766c:	697b      	ldr	r3, [r7, #20]
 800766e:	4618      	mov	r0, r3
 8007670:	f04f 0100 	mov.w	r1, #0
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007678:	4a87      	ldr	r2, [pc, #540]	; (8007898 <UART_SetConfig+0x59c>)
 800767a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800767e:	b29b      	uxth	r3, r3
 8007680:	f04f 0400 	mov.w	r4, #0
 8007684:	461a      	mov	r2, r3
 8007686:	4623      	mov	r3, r4
 8007688:	f7f9 fafe 	bl	8000c88 <__aeabi_uldivmod>
 800768c:	4603      	mov	r3, r0
 800768e:	460c      	mov	r4, r1
 8007690:	4619      	mov	r1, r3
 8007692:	4622      	mov	r2, r4
 8007694:	f04f 0300 	mov.w	r3, #0
 8007698:	f04f 0400 	mov.w	r4, #0
 800769c:	0214      	lsls	r4, r2, #8
 800769e:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80076a2:	020b      	lsls	r3, r1, #8
 80076a4:	687a      	ldr	r2, [r7, #4]
 80076a6:	6852      	ldr	r2, [r2, #4]
 80076a8:	0852      	lsrs	r2, r2, #1
 80076aa:	4611      	mov	r1, r2
 80076ac:	f04f 0200 	mov.w	r2, #0
 80076b0:	eb13 0b01 	adds.w	fp, r3, r1
 80076b4:	eb44 0c02 	adc.w	ip, r4, r2
 80076b8:	4658      	mov	r0, fp
 80076ba:	4661      	mov	r1, ip
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	685b      	ldr	r3, [r3, #4]
 80076c0:	f04f 0400 	mov.w	r4, #0
 80076c4:	461a      	mov	r2, r3
 80076c6:	4623      	mov	r3, r4
 80076c8:	f7f9 fade 	bl	8000c88 <__aeabi_uldivmod>
 80076cc:	4603      	mov	r3, r0
 80076ce:	460c      	mov	r4, r1
 80076d0:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80076d2:	693b      	ldr	r3, [r7, #16]
 80076d4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80076d8:	d308      	bcc.n	80076ec <UART_SetConfig+0x3f0>
 80076da:	693b      	ldr	r3, [r7, #16]
 80076dc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80076e0:	d204      	bcs.n	80076ec <UART_SetConfig+0x3f0>
        {
          huart->Instance->BRR = usartdiv;
 80076e2:	687b      	ldr	r3, [r7, #4]
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	693a      	ldr	r2, [r7, #16]
 80076e8:	60da      	str	r2, [r3, #12]
 80076ea:	e0c1      	b.n	8007870 <UART_SetConfig+0x574>
        }
        else
        {
          ret = HAL_ERROR;
 80076ec:	2301      	movs	r3, #1
 80076ee:	76bb      	strb	r3, [r7, #26]
 80076f0:	e0be      	b.n	8007870 <UART_SetConfig+0x574>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80076f2:	687b      	ldr	r3, [r7, #4]
 80076f4:	69db      	ldr	r3, [r3, #28]
 80076f6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80076fa:	d164      	bne.n	80077c6 <UART_SetConfig+0x4ca>
  {
    switch (clocksource)
 80076fc:	7efb      	ldrb	r3, [r7, #27]
 80076fe:	2b08      	cmp	r3, #8
 8007700:	d827      	bhi.n	8007752 <UART_SetConfig+0x456>
 8007702:	a201      	add	r2, pc, #4	; (adr r2, 8007708 <UART_SetConfig+0x40c>)
 8007704:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007708:	0800772d 	.word	0x0800772d
 800770c:	08007735 	.word	0x08007735
 8007710:	0800773d 	.word	0x0800773d
 8007714:	08007753 	.word	0x08007753
 8007718:	08007743 	.word	0x08007743
 800771c:	08007753 	.word	0x08007753
 8007720:	08007753 	.word	0x08007753
 8007724:	08007753 	.word	0x08007753
 8007728:	0800774b 	.word	0x0800774b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800772c:	f7fe feaa 	bl	8006484 <HAL_RCC_GetPCLK1Freq>
 8007730:	6178      	str	r0, [r7, #20]
        break;
 8007732:	e013      	b.n	800775c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007734:	f7fe febc 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 8007738:	6178      	str	r0, [r7, #20]
        break;
 800773a:	e00f      	b.n	800775c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800773c:	4b57      	ldr	r3, [pc, #348]	; (800789c <UART_SetConfig+0x5a0>)
 800773e:	617b      	str	r3, [r7, #20]
        break;
 8007740:	e00c      	b.n	800775c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007742:	f7fe fe0b 	bl	800635c <HAL_RCC_GetSysClockFreq>
 8007746:	6178      	str	r0, [r7, #20]
        break;
 8007748:	e008      	b.n	800775c <UART_SetConfig+0x460>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800774a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800774e:	617b      	str	r3, [r7, #20]
        break;
 8007750:	e004      	b.n	800775c <UART_SetConfig+0x460>
      default:
        pclk = 0U;
 8007752:	2300      	movs	r3, #0
 8007754:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007756:	2301      	movs	r3, #1
 8007758:	76bb      	strb	r3, [r7, #26]
        break;
 800775a:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800775c:	697b      	ldr	r3, [r7, #20]
 800775e:	2b00      	cmp	r3, #0
 8007760:	f000 8086 	beq.w	8007870 <UART_SetConfig+0x574>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007768:	4a4b      	ldr	r2, [pc, #300]	; (8007898 <UART_SetConfig+0x59c>)
 800776a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800776e:	461a      	mov	r2, r3
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	fbb3 f3f2 	udiv	r3, r3, r2
 8007776:	005a      	lsls	r2, r3, #1
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	685b      	ldr	r3, [r3, #4]
 800777c:	085b      	lsrs	r3, r3, #1
 800777e:	441a      	add	r2, r3
 8007780:	687b      	ldr	r3, [r7, #4]
 8007782:	685b      	ldr	r3, [r3, #4]
 8007784:	fbb2 f3f3 	udiv	r3, r2, r3
 8007788:	b29b      	uxth	r3, r3
 800778a:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800778c:	693b      	ldr	r3, [r7, #16]
 800778e:	2b0f      	cmp	r3, #15
 8007790:	d916      	bls.n	80077c0 <UART_SetConfig+0x4c4>
 8007792:	693b      	ldr	r3, [r7, #16]
 8007794:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007798:	d212      	bcs.n	80077c0 <UART_SetConfig+0x4c4>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800779a:	693b      	ldr	r3, [r7, #16]
 800779c:	b29b      	uxth	r3, r3
 800779e:	f023 030f 	bic.w	r3, r3, #15
 80077a2:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80077a4:	693b      	ldr	r3, [r7, #16]
 80077a6:	085b      	lsrs	r3, r3, #1
 80077a8:	b29b      	uxth	r3, r3
 80077aa:	f003 0307 	and.w	r3, r3, #7
 80077ae:	b29a      	uxth	r2, r3
 80077b0:	89fb      	ldrh	r3, [r7, #14]
 80077b2:	4313      	orrs	r3, r2
 80077b4:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80077b6:	687b      	ldr	r3, [r7, #4]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	89fa      	ldrh	r2, [r7, #14]
 80077bc:	60da      	str	r2, [r3, #12]
 80077be:	e057      	b.n	8007870 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 80077c0:	2301      	movs	r3, #1
 80077c2:	76bb      	strb	r3, [r7, #26]
 80077c4:	e054      	b.n	8007870 <UART_SetConfig+0x574>
      }
    }
  }
  else
  {
    switch (clocksource)
 80077c6:	7efb      	ldrb	r3, [r7, #27]
 80077c8:	2b08      	cmp	r3, #8
 80077ca:	d828      	bhi.n	800781e <UART_SetConfig+0x522>
 80077cc:	a201      	add	r2, pc, #4	; (adr r2, 80077d4 <UART_SetConfig+0x4d8>)
 80077ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80077d2:	bf00      	nop
 80077d4:	080077f9 	.word	0x080077f9
 80077d8:	08007801 	.word	0x08007801
 80077dc:	08007809 	.word	0x08007809
 80077e0:	0800781f 	.word	0x0800781f
 80077e4:	0800780f 	.word	0x0800780f
 80077e8:	0800781f 	.word	0x0800781f
 80077ec:	0800781f 	.word	0x0800781f
 80077f0:	0800781f 	.word	0x0800781f
 80077f4:	08007817 	.word	0x08007817
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80077f8:	f7fe fe44 	bl	8006484 <HAL_RCC_GetPCLK1Freq>
 80077fc:	6178      	str	r0, [r7, #20]
        break;
 80077fe:	e013      	b.n	8007828 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007800:	f7fe fe56 	bl	80064b0 <HAL_RCC_GetPCLK2Freq>
 8007804:	6178      	str	r0, [r7, #20]
        break;
 8007806:	e00f      	b.n	8007828 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007808:	4b24      	ldr	r3, [pc, #144]	; (800789c <UART_SetConfig+0x5a0>)
 800780a:	617b      	str	r3, [r7, #20]
        break;
 800780c:	e00c      	b.n	8007828 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800780e:	f7fe fda5 	bl	800635c <HAL_RCC_GetSysClockFreq>
 8007812:	6178      	str	r0, [r7, #20]
        break;
 8007814:	e008      	b.n	8007828 <UART_SetConfig+0x52c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8007816:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800781a:	617b      	str	r3, [r7, #20]
        break;
 800781c:	e004      	b.n	8007828 <UART_SetConfig+0x52c>
      default:
        pclk = 0U;
 800781e:	2300      	movs	r3, #0
 8007820:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8007822:	2301      	movs	r3, #1
 8007824:	76bb      	strb	r3, [r7, #26]
        break;
 8007826:	bf00      	nop
    }

    if (pclk != 0U)
 8007828:	697b      	ldr	r3, [r7, #20]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d020      	beq.n	8007870 <UART_SetConfig+0x574>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007832:	4a19      	ldr	r2, [pc, #100]	; (8007898 <UART_SetConfig+0x59c>)
 8007834:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007838:	461a      	mov	r2, r3
 800783a:	697b      	ldr	r3, [r7, #20]
 800783c:	fbb3 f2f2 	udiv	r2, r3, r2
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	685b      	ldr	r3, [r3, #4]
 8007844:	085b      	lsrs	r3, r3, #1
 8007846:	441a      	add	r2, r3
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	685b      	ldr	r3, [r3, #4]
 800784c:	fbb2 f3f3 	udiv	r3, r2, r3
 8007850:	b29b      	uxth	r3, r3
 8007852:	613b      	str	r3, [r7, #16]
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007854:	693b      	ldr	r3, [r7, #16]
 8007856:	2b0f      	cmp	r3, #15
 8007858:	d908      	bls.n	800786c <UART_SetConfig+0x570>
 800785a:	693b      	ldr	r3, [r7, #16]
 800785c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007860:	d204      	bcs.n	800786c <UART_SetConfig+0x570>
      {
        huart->Instance->BRR = usartdiv;
 8007862:	687b      	ldr	r3, [r7, #4]
 8007864:	681b      	ldr	r3, [r3, #0]
 8007866:	693a      	ldr	r2, [r7, #16]
 8007868:	60da      	str	r2, [r3, #12]
 800786a:	e001      	b.n	8007870 <UART_SetConfig+0x574>
      }
      else
      {
        ret = HAL_ERROR;
 800786c:	2301      	movs	r3, #1
 800786e:	76bb      	strb	r3, [r7, #26]
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	2201      	movs	r2, #1
 800787c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	2200      	movs	r2, #0
 8007884:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->TxISR = NULL;
 8007886:	687b      	ldr	r3, [r7, #4]
 8007888:	2200      	movs	r2, #0
 800788a:	671a      	str	r2, [r3, #112]	; 0x70

  return ret;
 800788c:	7ebb      	ldrb	r3, [r7, #26]
}
 800788e:	4618      	mov	r0, r3
 8007890:	3720      	adds	r7, #32
 8007892:	46bd      	mov	sp, r7
 8007894:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8007898:	0800dac4 	.word	0x0800dac4
 800789c:	00f42400 	.word	0x00f42400

080078a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80078a0:	b480      	push	{r7}
 80078a2:	b083      	sub	sp, #12
 80078a4:	af00      	add	r7, sp, #0
 80078a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ac:	f003 0301 	and.w	r3, r3, #1
 80078b0:	2b00      	cmp	r3, #0
 80078b2:	d00a      	beq.n	80078ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	681b      	ldr	r3, [r3, #0]
 80078b8:	685b      	ldr	r3, [r3, #4]
 80078ba:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80078c2:	687b      	ldr	r3, [r7, #4]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	430a      	orrs	r2, r1
 80078c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078ce:	f003 0302 	and.w	r3, r3, #2
 80078d2:	2b00      	cmp	r3, #0
 80078d4:	d00a      	beq.n	80078ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	685b      	ldr	r3, [r3, #4]
 80078dc:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80078e0:	687b      	ldr	r3, [r7, #4]
 80078e2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80078e4:	687b      	ldr	r3, [r7, #4]
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	430a      	orrs	r2, r1
 80078ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078f0:	f003 0304 	and.w	r3, r3, #4
 80078f4:	2b00      	cmp	r3, #0
 80078f6:	d00a      	beq.n	800790e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	685b      	ldr	r3, [r3, #4]
 80078fe:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	430a      	orrs	r2, r1
 800790c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007912:	f003 0308 	and.w	r3, r3, #8
 8007916:	2b00      	cmp	r3, #0
 8007918:	d00a      	beq.n	8007930 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	685b      	ldr	r3, [r3, #4]
 8007920:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	430a      	orrs	r2, r1
 800792e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007934:	f003 0310 	and.w	r3, r3, #16
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00a      	beq.n	8007952 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	689b      	ldr	r3, [r3, #8]
 8007942:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	681b      	ldr	r3, [r3, #0]
 800794e:	430a      	orrs	r2, r1
 8007950:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007952:	687b      	ldr	r3, [r7, #4]
 8007954:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007956:	f003 0320 	and.w	r3, r3, #32
 800795a:	2b00      	cmp	r3, #0
 800795c:	d00a      	beq.n	8007974 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	681b      	ldr	r3, [r3, #0]
 8007962:	689b      	ldr	r3, [r3, #8]
 8007964:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	681b      	ldr	r3, [r3, #0]
 8007970:	430a      	orrs	r2, r1
 8007972:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007978:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800797c:	2b00      	cmp	r3, #0
 800797e:	d01a      	beq.n	80079b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	681b      	ldr	r3, [r3, #0]
 8007984:	685b      	ldr	r3, [r3, #4]
 8007986:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800798a:	687b      	ldr	r3, [r7, #4]
 800798c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	681b      	ldr	r3, [r3, #0]
 8007992:	430a      	orrs	r2, r1
 8007994:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800799a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800799e:	d10a      	bne.n	80079b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	681b      	ldr	r3, [r3, #0]
 80079a4:	685b      	ldr	r3, [r3, #4]
 80079a6:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	430a      	orrs	r2, r1
 80079b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80079ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d00a      	beq.n	80079d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	685b      	ldr	r3, [r3, #4]
 80079c8:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80079cc:	687b      	ldr	r3, [r7, #4]
 80079ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80079d0:	687b      	ldr	r3, [r7, #4]
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	430a      	orrs	r2, r1
 80079d6:	605a      	str	r2, [r3, #4]
  }
}
 80079d8:	bf00      	nop
 80079da:	370c      	adds	r7, #12
 80079dc:	46bd      	mov	sp, r7
 80079de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e2:	4770      	bx	lr

080079e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b086      	sub	sp, #24
 80079e8:	af02      	add	r7, sp, #8
 80079ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	2200      	movs	r2, #0
 80079f0:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 80079f4:	f7fa fdce 	bl	8002594 <HAL_GetTick>
 80079f8:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	681b      	ldr	r3, [r3, #0]
 8007a00:	f003 0308 	and.w	r3, r3, #8
 8007a04:	2b08      	cmp	r3, #8
 8007a06:	d10e      	bne.n	8007a26 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a08:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a0c:	9300      	str	r3, [sp, #0]
 8007a0e:	68fb      	ldr	r3, [r7, #12]
 8007a10:	2200      	movs	r2, #0
 8007a12:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8007a16:	6878      	ldr	r0, [r7, #4]
 8007a18:	f000 f82c 	bl	8007a74 <UART_WaitOnFlagUntilTimeout>
 8007a1c:	4603      	mov	r3, r0
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d001      	beq.n	8007a26 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a22:	2303      	movs	r3, #3
 8007a24:	e022      	b.n	8007a6c <UART_CheckIdleState+0x88>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 0304 	and.w	r3, r3, #4
 8007a30:	2b04      	cmp	r3, #4
 8007a32:	d10e      	bne.n	8007a52 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007a34:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8007a38:	9300      	str	r3, [sp, #0]
 8007a3a:	68fb      	ldr	r3, [r7, #12]
 8007a3c:	2200      	movs	r2, #0
 8007a3e:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8007a42:	6878      	ldr	r0, [r7, #4]
 8007a44:	f000 f816 	bl	8007a74 <UART_WaitOnFlagUntilTimeout>
 8007a48:	4603      	mov	r3, r0
 8007a4a:	2b00      	cmp	r3, #0
 8007a4c:	d001      	beq.n	8007a52 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007a4e:	2303      	movs	r3, #3
 8007a50:	e00c      	b.n	8007a6c <UART_CheckIdleState+0x88>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	2220      	movs	r2, #32
 8007a56:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	2220      	movs	r2, #32
 8007a5e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UNLOCK(huart);
 8007a62:	687b      	ldr	r3, [r7, #4]
 8007a64:	2200      	movs	r2, #0
 8007a66:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007a6a:	2300      	movs	r3, #0
}
 8007a6c:	4618      	mov	r0, r3
 8007a6e:	3710      	adds	r7, #16
 8007a70:	46bd      	mov	sp, r7
 8007a72:	bd80      	pop	{r7, pc}

08007a74 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007a74:	b580      	push	{r7, lr}
 8007a76:	b084      	sub	sp, #16
 8007a78:	af00      	add	r7, sp, #0
 8007a7a:	60f8      	str	r0, [r7, #12]
 8007a7c:	60b9      	str	r1, [r7, #8]
 8007a7e:	603b      	str	r3, [r7, #0]
 8007a80:	4613      	mov	r3, r2
 8007a82:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007a84:	e062      	b.n	8007b4c <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a86:	69bb      	ldr	r3, [r7, #24]
 8007a88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a8c:	d05e      	beq.n	8007b4c <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a8e:	f7fa fd81 	bl	8002594 <HAL_GetTick>
 8007a92:	4602      	mov	r2, r0
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	1ad3      	subs	r3, r2, r3
 8007a98:	69ba      	ldr	r2, [r7, #24]
 8007a9a:	429a      	cmp	r2, r3
 8007a9c:	d302      	bcc.n	8007aa4 <UART_WaitOnFlagUntilTimeout+0x30>
 8007a9e:	69bb      	ldr	r3, [r7, #24]
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d11d      	bne.n	8007ae0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	681a      	ldr	r2, [r3, #0]
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	681b      	ldr	r3, [r3, #0]
 8007aae:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007ab2:	601a      	str	r2, [r3, #0]
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	689a      	ldr	r2, [r3, #8]
 8007aba:	68fb      	ldr	r3, [r7, #12]
 8007abc:	681b      	ldr	r3, [r3, #0]
 8007abe:	f022 0201 	bic.w	r2, r2, #1
 8007ac2:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8007ac4:	68fb      	ldr	r3, [r7, #12]
 8007ac6:	2220      	movs	r2, #32
 8007ac8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        huart->RxState = HAL_UART_STATE_READY;
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	2220      	movs	r2, #32
 8007ad0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        __HAL_UNLOCK(huart);
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	2200      	movs	r2, #0
 8007ad8:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

        return HAL_TIMEOUT;
 8007adc:	2303      	movs	r3, #3
 8007ade:	e045      	b.n	8007b6c <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8007ae0:	68fb      	ldr	r3, [r7, #12]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f003 0304 	and.w	r3, r3, #4
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d02e      	beq.n	8007b4c <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8007aee:	68fb      	ldr	r3, [r7, #12]
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	69db      	ldr	r3, [r3, #28]
 8007af4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8007af8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007afc:	d126      	bne.n	8007b4c <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007afe:	68fb      	ldr	r3, [r7, #12]
 8007b00:	681b      	ldr	r3, [r3, #0]
 8007b02:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007b06:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8007b08:	68fb      	ldr	r3, [r7, #12]
 8007b0a:	681b      	ldr	r3, [r3, #0]
 8007b0c:	681a      	ldr	r2, [r3, #0]
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	681b      	ldr	r3, [r3, #0]
 8007b12:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8007b16:	601a      	str	r2, [r3, #0]
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007b18:	68fb      	ldr	r3, [r7, #12]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	689a      	ldr	r2, [r3, #8]
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	f022 0201 	bic.w	r2, r2, #1
 8007b26:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2220      	movs	r2, #32
 8007b2c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
          huart->RxState = HAL_UART_STATE_READY;
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	2220      	movs	r2, #32
 8007b34:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	2220      	movs	r2, #32
 8007b3c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2200      	movs	r2, #0
 8007b44:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

          return HAL_TIMEOUT;
 8007b48:	2303      	movs	r3, #3
 8007b4a:	e00f      	b.n	8007b6c <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007b4c:	68fb      	ldr	r3, [r7, #12]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	69da      	ldr	r2, [r3, #28]
 8007b52:	68bb      	ldr	r3, [r7, #8]
 8007b54:	4013      	ands	r3, r2
 8007b56:	68ba      	ldr	r2, [r7, #8]
 8007b58:	429a      	cmp	r2, r3
 8007b5a:	bf0c      	ite	eq
 8007b5c:	2301      	moveq	r3, #1
 8007b5e:	2300      	movne	r3, #0
 8007b60:	b2db      	uxtb	r3, r3
 8007b62:	461a      	mov	r2, r3
 8007b64:	79fb      	ldrb	r3, [r7, #7]
 8007b66:	429a      	cmp	r2, r3
 8007b68:	d08d      	beq.n	8007a86 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007b74:	b480      	push	{r7}
 8007b76:	b085      	sub	sp, #20
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007b7c:	687b      	ldr	r3, [r7, #4]
 8007b7e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007b82:	2b01      	cmp	r3, #1
 8007b84:	d101      	bne.n	8007b8a <HAL_UARTEx_DisableFifoMode+0x16>
 8007b86:	2302      	movs	r3, #2
 8007b88:	e027      	b.n	8007bda <HAL_UARTEx_DisableFifoMode+0x66>
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	2201      	movs	r2, #1
 8007b8e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	2224      	movs	r2, #36	; 0x24
 8007b96:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	681b      	ldr	r3, [r3, #0]
 8007b9e:	681b      	ldr	r3, [r3, #0]
 8007ba0:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	681a      	ldr	r2, [r3, #0]
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	681b      	ldr	r3, [r3, #0]
 8007bac:	f022 0201 	bic.w	r2, r2, #1
 8007bb0:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007bb2:	68fb      	ldr	r3, [r7, #12]
 8007bb4:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 8007bb8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	2200      	movs	r2, #0
 8007bbe:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	681b      	ldr	r3, [r3, #0]
 8007bc4:	68fa      	ldr	r2, [r7, #12]
 8007bc6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	2220      	movs	r2, #32
 8007bcc:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007bd8:	2300      	movs	r3, #0
}
 8007bda:	4618      	mov	r0, r3
 8007bdc:	3714      	adds	r7, #20
 8007bde:	46bd      	mov	sp, r7
 8007be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007be4:	4770      	bx	lr

08007be6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007be6:	b580      	push	{r7, lr}
 8007be8:	b084      	sub	sp, #16
 8007bea:	af00      	add	r7, sp, #0
 8007bec:	6078      	str	r0, [r7, #4]
 8007bee:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d101      	bne.n	8007bfe <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007bfa:	2302      	movs	r3, #2
 8007bfc:	e02d      	b.n	8007c5a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007bfe:	687b      	ldr	r3, [r7, #4]
 8007c00:	2201      	movs	r2, #1
 8007c02:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	2224      	movs	r2, #36	; 0x24
 8007c0a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c0e:	687b      	ldr	r3, [r7, #4]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681b      	ldr	r3, [r3, #0]
 8007c14:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c16:	687b      	ldr	r3, [r7, #4]
 8007c18:	681b      	ldr	r3, [r3, #0]
 8007c1a:	681a      	ldr	r2, [r3, #0]
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	f022 0201 	bic.w	r2, r2, #1
 8007c24:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	689b      	ldr	r3, [r3, #8]
 8007c2c:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8007c30:	687b      	ldr	r3, [r7, #4]
 8007c32:	681b      	ldr	r3, [r3, #0]
 8007c34:	683a      	ldr	r2, [r7, #0]
 8007c36:	430a      	orrs	r2, r1
 8007c38:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 f850 	bl	8007ce0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	68fa      	ldr	r2, [r7, #12]
 8007c46:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	2220      	movs	r2, #32
 8007c4c:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007c50:	687b      	ldr	r3, [r7, #4]
 8007c52:	2200      	movs	r2, #0
 8007c54:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007c58:	2300      	movs	r3, #0
}
 8007c5a:	4618      	mov	r0, r3
 8007c5c:	3710      	adds	r7, #16
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd80      	pop	{r7, pc}

08007c62 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007c62:	b580      	push	{r7, lr}
 8007c64:	b084      	sub	sp, #16
 8007c66:	af00      	add	r7, sp, #0
 8007c68:	6078      	str	r0, [r7, #4]
 8007c6a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007c6c:	687b      	ldr	r3, [r7, #4]
 8007c6e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8007c72:	2b01      	cmp	r3, #1
 8007c74:	d101      	bne.n	8007c7a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007c76:	2302      	movs	r3, #2
 8007c78:	e02d      	b.n	8007cd6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	2201      	movs	r2, #1
 8007c7e:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  huart->gState = HAL_UART_STATE_BUSY;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	2224      	movs	r2, #36	; 0x24
 8007c86:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007c8a:	687b      	ldr	r3, [r7, #4]
 8007c8c:	681b      	ldr	r3, [r3, #0]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007c92:	687b      	ldr	r3, [r7, #4]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	681a      	ldr	r2, [r3, #0]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	f022 0201 	bic.w	r2, r2, #1
 8007ca0:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	689b      	ldr	r3, [r3, #8]
 8007ca8:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8007cac:	687b      	ldr	r3, [r7, #4]
 8007cae:	681b      	ldr	r3, [r3, #0]
 8007cb0:	683a      	ldr	r2, [r7, #0]
 8007cb2:	430a      	orrs	r2, r1
 8007cb4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f000 f812 	bl	8007ce0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	68fa      	ldr	r2, [r7, #12]
 8007cc2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007cc4:	687b      	ldr	r3, [r7, #4]
 8007cc6:	2220      	movs	r2, #32
 8007cc8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	2200      	movs	r2, #0
 8007cd0:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

  return HAL_OK;
 8007cd4:	2300      	movs	r3, #0
}
 8007cd6:	4618      	mov	r0, r3
 8007cd8:	3710      	adds	r7, #16
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}
	...

08007ce0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007ce0:	b480      	push	{r7}
 8007ce2:	b089      	sub	sp, #36	; 0x24
 8007ce4:	af00      	add	r7, sp, #0
 8007ce6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8007ce8:	4a2f      	ldr	r2, [pc, #188]	; (8007da8 <UARTEx_SetNbDataToProcess+0xc8>)
 8007cea:	f107 0314 	add.w	r3, r7, #20
 8007cee:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007cf2:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8007cf6:	4a2d      	ldr	r2, [pc, #180]	; (8007dac <UARTEx_SetNbDataToProcess+0xcc>)
 8007cf8:	f107 030c 	add.w	r3, r7, #12
 8007cfc:	e892 0003 	ldmia.w	r2, {r0, r1}
 8007d00:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8007d08:	2b00      	cmp	r3, #0
 8007d0a:	d108      	bne.n	8007d1e <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	2201      	movs	r2, #1
 8007d10:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	2201      	movs	r2, #1
 8007d18:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007d1c:	e03d      	b.n	8007d9a <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007d1e:	2308      	movs	r3, #8
 8007d20:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007d22:	2308      	movs	r3, #8
 8007d24:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	689b      	ldr	r3, [r3, #8]
 8007d2c:	0e5b      	lsrs	r3, r3, #25
 8007d2e:	b2db      	uxtb	r3, r3
 8007d30:	f003 0307 	and.w	r3, r3, #7
 8007d34:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8007d36:	687b      	ldr	r3, [r7, #4]
 8007d38:	681b      	ldr	r3, [r3, #0]
 8007d3a:	689b      	ldr	r3, [r3, #8]
 8007d3c:	0f5b      	lsrs	r3, r3, #29
 8007d3e:	b2db      	uxtb	r3, r3
 8007d40:	f003 0307 	and.w	r3, r3, #7
 8007d44:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) / (uint16_t)denominator[tx_fifo_threshold];
 8007d46:	7fbb      	ldrb	r3, [r7, #30]
 8007d48:	7f3a      	ldrb	r2, [r7, #28]
 8007d4a:	f107 0120 	add.w	r1, r7, #32
 8007d4e:	440a      	add	r2, r1
 8007d50:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007d54:	fb02 f303 	mul.w	r3, r2, r3
 8007d58:	7f3a      	ldrb	r2, [r7, #28]
 8007d5a:	f107 0120 	add.w	r1, r7, #32
 8007d5e:	440a      	add	r2, r1
 8007d60:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007d64:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d68:	b29a      	uxth	r2, r3
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) / (uint16_t)denominator[rx_fifo_threshold];
 8007d70:	7ffb      	ldrb	r3, [r7, #31]
 8007d72:	7f7a      	ldrb	r2, [r7, #29]
 8007d74:	f107 0120 	add.w	r1, r7, #32
 8007d78:	440a      	add	r2, r1
 8007d7a:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8007d7e:	fb02 f303 	mul.w	r3, r2, r3
 8007d82:	7f7a      	ldrb	r2, [r7, #29]
 8007d84:	f107 0120 	add.w	r1, r7, #32
 8007d88:	440a      	add	r2, r1
 8007d8a:	f812 2c14 	ldrb.w	r2, [r2, #-20]
 8007d8e:	fb93 f3f2 	sdiv	r3, r3, r2
 8007d92:	b29a      	uxth	r2, r3
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8007d9a:	bf00      	nop
 8007d9c:	3724      	adds	r7, #36	; 0x24
 8007d9e:	46bd      	mov	sp, r7
 8007da0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da4:	4770      	bx	lr
 8007da6:	bf00      	nop
 8007da8:	0800da24 	.word	0x0800da24
 8007dac:	0800da2c 	.word	0x0800da2c

08007db0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007db0:	b084      	sub	sp, #16
 8007db2:	b580      	push	{r7, lr}
 8007db4:	b084      	sub	sp, #16
 8007db6:	af00      	add	r7, sp, #0
 8007db8:	6078      	str	r0, [r7, #4]
 8007dba:	f107 001c 	add.w	r0, r7, #28
 8007dbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007dc2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007dc4:	2b01      	cmp	r3, #1
 8007dc6:	d122      	bne.n	8007e0e <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007dcc:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	68db      	ldr	r3, [r3, #12]
 8007dd8:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8007ddc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007de0:	687a      	ldr	r2, [r7, #4]
 8007de2:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	68db      	ldr	r3, [r3, #12]
 8007de8:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007df0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007df2:	2b01      	cmp	r3, #1
 8007df4:	d105      	bne.n	8007e02 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007df6:	687b      	ldr	r3, [r7, #4]
 8007df8:	68db      	ldr	r3, [r3, #12]
 8007dfa:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8007dfe:	687b      	ldr	r3, [r7, #4]
 8007e00:	60da      	str	r2, [r3, #12]
    }
    /* Reset after a PHY select  */
    ret = USB_CoreReset(USBx);
 8007e02:	6878      	ldr	r0, [r7, #4]
 8007e04:	f001 f9da 	bl	80091bc <USB_CoreReset>
 8007e08:	4603      	mov	r3, r0
 8007e0a:	73fb      	strb	r3, [r7, #15]
 8007e0c:	e01a      	b.n	8007e44 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	68db      	ldr	r3, [r3, #12]
 8007e12:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8007e16:	687b      	ldr	r3, [r7, #4]
 8007e18:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select and set Host mode */
    ret = USB_CoreReset(USBx);
 8007e1a:	6878      	ldr	r0, [r7, #4]
 8007e1c:	f001 f9ce 	bl	80091bc <USB_CoreReset>
 8007e20:	4603      	mov	r3, r0
 8007e22:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8007e24:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8007e26:	2b00      	cmp	r3, #0
 8007e28:	d106      	bne.n	8007e38 <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e2e:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	639a      	str	r2, [r3, #56]	; 0x38
 8007e36:	e005      	b.n	8007e44 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007e3c:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  return ret;
 8007e44:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e46:	4618      	mov	r0, r3
 8007e48:	3710      	adds	r7, #16
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e50:	b004      	add	sp, #16
 8007e52:	4770      	bx	lr

08007e54 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8007e54:	b480      	push	{r7}
 8007e56:	b087      	sub	sp, #28
 8007e58:	af00      	add	r7, sp, #0
 8007e5a:	60f8      	str	r0, [r7, #12]
 8007e5c:	60b9      	str	r1, [r7, #8]
 8007e5e:	4613      	mov	r3, r2
 8007e60:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8007e62:	79fb      	ldrb	r3, [r7, #7]
 8007e64:	2b02      	cmp	r3, #2
 8007e66:	d165      	bne.n	8007f34 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8007e68:	68bb      	ldr	r3, [r7, #8]
 8007e6a:	4a3e      	ldr	r2, [pc, #248]	; (8007f64 <USB_SetTurnaroundTime+0x110>)
 8007e6c:	4293      	cmp	r3, r2
 8007e6e:	d906      	bls.n	8007e7e <USB_SetTurnaroundTime+0x2a>
 8007e70:	68bb      	ldr	r3, [r7, #8]
 8007e72:	4a3d      	ldr	r2, [pc, #244]	; (8007f68 <USB_SetTurnaroundTime+0x114>)
 8007e74:	4293      	cmp	r3, r2
 8007e76:	d802      	bhi.n	8007e7e <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8007e78:	230f      	movs	r3, #15
 8007e7a:	617b      	str	r3, [r7, #20]
 8007e7c:	e05c      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4a39      	ldr	r2, [pc, #228]	; (8007f68 <USB_SetTurnaroundTime+0x114>)
 8007e82:	4293      	cmp	r3, r2
 8007e84:	d906      	bls.n	8007e94 <USB_SetTurnaroundTime+0x40>
 8007e86:	68bb      	ldr	r3, [r7, #8]
 8007e88:	4a38      	ldr	r2, [pc, #224]	; (8007f6c <USB_SetTurnaroundTime+0x118>)
 8007e8a:	4293      	cmp	r3, r2
 8007e8c:	d802      	bhi.n	8007e94 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8007e8e:	230e      	movs	r3, #14
 8007e90:	617b      	str	r3, [r7, #20]
 8007e92:	e051      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8007e94:	68bb      	ldr	r3, [r7, #8]
 8007e96:	4a35      	ldr	r2, [pc, #212]	; (8007f6c <USB_SetTurnaroundTime+0x118>)
 8007e98:	4293      	cmp	r3, r2
 8007e9a:	d906      	bls.n	8007eaa <USB_SetTurnaroundTime+0x56>
 8007e9c:	68bb      	ldr	r3, [r7, #8]
 8007e9e:	4a34      	ldr	r2, [pc, #208]	; (8007f70 <USB_SetTurnaroundTime+0x11c>)
 8007ea0:	4293      	cmp	r3, r2
 8007ea2:	d802      	bhi.n	8007eaa <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8007ea4:	230d      	movs	r3, #13
 8007ea6:	617b      	str	r3, [r7, #20]
 8007ea8:	e046      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8007eaa:	68bb      	ldr	r3, [r7, #8]
 8007eac:	4a30      	ldr	r2, [pc, #192]	; (8007f70 <USB_SetTurnaroundTime+0x11c>)
 8007eae:	4293      	cmp	r3, r2
 8007eb0:	d906      	bls.n	8007ec0 <USB_SetTurnaroundTime+0x6c>
 8007eb2:	68bb      	ldr	r3, [r7, #8]
 8007eb4:	4a2f      	ldr	r2, [pc, #188]	; (8007f74 <USB_SetTurnaroundTime+0x120>)
 8007eb6:	4293      	cmp	r3, r2
 8007eb8:	d802      	bhi.n	8007ec0 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8007eba:	230c      	movs	r3, #12
 8007ebc:	617b      	str	r3, [r7, #20]
 8007ebe:	e03b      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8007ec0:	68bb      	ldr	r3, [r7, #8]
 8007ec2:	4a2c      	ldr	r2, [pc, #176]	; (8007f74 <USB_SetTurnaroundTime+0x120>)
 8007ec4:	4293      	cmp	r3, r2
 8007ec6:	d906      	bls.n	8007ed6 <USB_SetTurnaroundTime+0x82>
 8007ec8:	68bb      	ldr	r3, [r7, #8]
 8007eca:	4a2b      	ldr	r2, [pc, #172]	; (8007f78 <USB_SetTurnaroundTime+0x124>)
 8007ecc:	4293      	cmp	r3, r2
 8007ece:	d802      	bhi.n	8007ed6 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8007ed0:	230b      	movs	r3, #11
 8007ed2:	617b      	str	r3, [r7, #20]
 8007ed4:	e030      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	4a27      	ldr	r2, [pc, #156]	; (8007f78 <USB_SetTurnaroundTime+0x124>)
 8007eda:	4293      	cmp	r3, r2
 8007edc:	d906      	bls.n	8007eec <USB_SetTurnaroundTime+0x98>
 8007ede:	68bb      	ldr	r3, [r7, #8]
 8007ee0:	4a26      	ldr	r2, [pc, #152]	; (8007f7c <USB_SetTurnaroundTime+0x128>)
 8007ee2:	4293      	cmp	r3, r2
 8007ee4:	d802      	bhi.n	8007eec <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8007ee6:	230a      	movs	r3, #10
 8007ee8:	617b      	str	r3, [r7, #20]
 8007eea:	e025      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	4a23      	ldr	r2, [pc, #140]	; (8007f7c <USB_SetTurnaroundTime+0x128>)
 8007ef0:	4293      	cmp	r3, r2
 8007ef2:	d906      	bls.n	8007f02 <USB_SetTurnaroundTime+0xae>
 8007ef4:	68bb      	ldr	r3, [r7, #8]
 8007ef6:	4a22      	ldr	r2, [pc, #136]	; (8007f80 <USB_SetTurnaroundTime+0x12c>)
 8007ef8:	4293      	cmp	r3, r2
 8007efa:	d802      	bhi.n	8007f02 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8007efc:	2309      	movs	r3, #9
 8007efe:	617b      	str	r3, [r7, #20]
 8007f00:	e01a      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8007f02:	68bb      	ldr	r3, [r7, #8]
 8007f04:	4a1e      	ldr	r2, [pc, #120]	; (8007f80 <USB_SetTurnaroundTime+0x12c>)
 8007f06:	4293      	cmp	r3, r2
 8007f08:	d906      	bls.n	8007f18 <USB_SetTurnaroundTime+0xc4>
 8007f0a:	68bb      	ldr	r3, [r7, #8]
 8007f0c:	4a1d      	ldr	r2, [pc, #116]	; (8007f84 <USB_SetTurnaroundTime+0x130>)
 8007f0e:	4293      	cmp	r3, r2
 8007f10:	d802      	bhi.n	8007f18 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8007f12:	2308      	movs	r3, #8
 8007f14:	617b      	str	r3, [r7, #20]
 8007f16:	e00f      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8007f18:	68bb      	ldr	r3, [r7, #8]
 8007f1a:	4a1a      	ldr	r2, [pc, #104]	; (8007f84 <USB_SetTurnaroundTime+0x130>)
 8007f1c:	4293      	cmp	r3, r2
 8007f1e:	d906      	bls.n	8007f2e <USB_SetTurnaroundTime+0xda>
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	4a19      	ldr	r2, [pc, #100]	; (8007f88 <USB_SetTurnaroundTime+0x134>)
 8007f24:	4293      	cmp	r3, r2
 8007f26:	d802      	bhi.n	8007f2e <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8007f28:	2307      	movs	r3, #7
 8007f2a:	617b      	str	r3, [r7, #20]
 8007f2c:	e004      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8007f2e:	2306      	movs	r3, #6
 8007f30:	617b      	str	r3, [r7, #20]
 8007f32:	e001      	b.n	8007f38 <USB_SetTurnaroundTime+0xe4>
    }
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8007f34:	2309      	movs	r3, #9
 8007f36:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8007f38:	68fb      	ldr	r3, [r7, #12]
 8007f3a:	68db      	ldr	r3, [r3, #12]
 8007f3c:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	68da      	ldr	r2, [r3, #12]
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	029b      	lsls	r3, r3, #10
 8007f4c:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 8007f50:	431a      	orrs	r2, r3
 8007f52:	68fb      	ldr	r3, [r7, #12]
 8007f54:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8007f56:	2300      	movs	r3, #0
}
 8007f58:	4618      	mov	r0, r3
 8007f5a:	371c      	adds	r7, #28
 8007f5c:	46bd      	mov	sp, r7
 8007f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f62:	4770      	bx	lr
 8007f64:	00d8acbf 	.word	0x00d8acbf
 8007f68:	00e4e1bf 	.word	0x00e4e1bf
 8007f6c:	00f423ff 	.word	0x00f423ff
 8007f70:	0106737f 	.word	0x0106737f
 8007f74:	011a499f 	.word	0x011a499f
 8007f78:	01312cff 	.word	0x01312cff
 8007f7c:	014ca43f 	.word	0x014ca43f
 8007f80:	016e35ff 	.word	0x016e35ff
 8007f84:	01a6ab1f 	.word	0x01a6ab1f
 8007f88:	01e847ff 	.word	0x01e847ff

08007f8c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007f8c:	b480      	push	{r7}
 8007f8e:	b083      	sub	sp, #12
 8007f90:	af00      	add	r7, sp, #0
 8007f92:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	689b      	ldr	r3, [r3, #8]
 8007f98:	f043 0201 	orr.w	r2, r3, #1
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fa0:	2300      	movs	r3, #0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	370c      	adds	r7, #12
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007fae:	b480      	push	{r7}
 8007fb0:	b083      	sub	sp, #12
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	689b      	ldr	r3, [r3, #8]
 8007fba:	f023 0201 	bic.w	r2, r3, #1
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007fc2:	2300      	movs	r3, #0
}
 8007fc4:	4618      	mov	r0, r3
 8007fc6:	370c      	adds	r7, #12
 8007fc8:	46bd      	mov	sp, r7
 8007fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fce:	4770      	bx	lr

08007fd0 <USB_SetCurrentMode>:
  *            @arg USB_HOST_MODE: Host mode
  *            @arg USB_DRD_MODE: Dual Role Device mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_ModeTypeDef mode)
{
 8007fd0:	b580      	push	{r7, lr}
 8007fd2:	b082      	sub	sp, #8
 8007fd4:	af00      	add	r7, sp, #0
 8007fd6:	6078      	str	r0, [r7, #4]
 8007fd8:	460b      	mov	r3, r1
 8007fda:	70fb      	strb	r3, [r7, #3]
  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007fdc:	687b      	ldr	r3, [r7, #4]
 8007fde:	68db      	ldr	r3, [r3, #12]
 8007fe0:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007fe8:	78fb      	ldrb	r3, [r7, #3]
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d106      	bne.n	8007ffc <USB_SetCurrentMode+0x2c>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	68db      	ldr	r3, [r3, #12]
 8007ff2:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 8007ff6:	687b      	ldr	r3, [r7, #4]
 8007ff8:	60da      	str	r2, [r3, #12]
 8007ffa:	e00b      	b.n	8008014 <USB_SetCurrentMode+0x44>
  }
  else if (mode == USB_DEVICE_MODE)
 8007ffc:	78fb      	ldrb	r3, [r7, #3]
 8007ffe:	2b00      	cmp	r3, #0
 8008000:	d106      	bne.n	8008010 <USB_SetCurrentMode+0x40>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	68db      	ldr	r3, [r3, #12]
 8008006:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	60da      	str	r2, [r3, #12]
 800800e:	e001      	b.n	8008014 <USB_SetCurrentMode+0x44>
  }
  else
  {
    return HAL_ERROR;
 8008010:	2301      	movs	r3, #1
 8008012:	e003      	b.n	800801c <USB_SetCurrentMode+0x4c>
  }
  HAL_Delay(50U);
 8008014:	2032      	movs	r0, #50	; 0x32
 8008016:	f7fa fac9 	bl	80025ac <HAL_Delay>

  return HAL_OK;
 800801a:	2300      	movs	r3, #0
}
 800801c:	4618      	mov	r0, r3
 800801e:	3708      	adds	r7, #8
 8008020:	46bd      	mov	sp, r7
 8008022:	bd80      	pop	{r7, pc}

08008024 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008024:	b084      	sub	sp, #16
 8008026:	b580      	push	{r7, lr}
 8008028:	b086      	sub	sp, #24
 800802a:	af00      	add	r7, sp, #0
 800802c:	6078      	str	r0, [r7, #4]
 800802e:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008032:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8008036:	2300      	movs	r3, #0
 8008038:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 800803e:	2300      	movs	r3, #0
 8008040:	613b      	str	r3, [r7, #16]
 8008042:	e009      	b.n	8008058 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008044:	687a      	ldr	r2, [r7, #4]
 8008046:	693b      	ldr	r3, [r7, #16]
 8008048:	3340      	adds	r3, #64	; 0x40
 800804a:	009b      	lsls	r3, r3, #2
 800804c:	4413      	add	r3, r2
 800804e:	2200      	movs	r2, #0
 8008050:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008052:	693b      	ldr	r3, [r7, #16]
 8008054:	3301      	adds	r3, #1
 8008056:	613b      	str	r3, [r7, #16]
 8008058:	693b      	ldr	r3, [r7, #16]
 800805a:	2b0e      	cmp	r3, #14
 800805c:	d9f2      	bls.n	8008044 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 800805e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008060:	2b00      	cmp	r3, #0
 8008062:	d11c      	bne.n	800809e <USB_DevInit+0x7a>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800806a:	685b      	ldr	r3, [r3, #4]
 800806c:	68fa      	ldr	r2, [r7, #12]
 800806e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008072:	f043 0302 	orr.w	r3, r3, #2
 8008076:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800807c:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	639a      	str	r2, [r3, #56]	; 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	681b      	ldr	r3, [r3, #0]
 8008088:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	601a      	str	r2, [r3, #0]
 800809c:	e005      	b.n	80080aa <USB_DevInit+0x86>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80080a2:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	639a      	str	r2, [r3, #56]	; 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80080b0:	461a      	mov	r2, r3
 80080b2:	2300      	movs	r3, #0
 80080b4:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 80080b6:	68fb      	ldr	r3, [r7, #12]
 80080b8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080bc:	4619      	mov	r1, r3
 80080be:	68fb      	ldr	r3, [r7, #12]
 80080c0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080c4:	461a      	mov	r2, r3
 80080c6:	680b      	ldr	r3, [r1, #0]
 80080c8:	6013      	str	r3, [r2, #0]

  /* Set Core speed to Full speed mode */
  (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80080ca:	2103      	movs	r1, #3
 80080cc:	6878      	ldr	r0, [r7, #4]
 80080ce:	f000 f93d 	bl	800834c <USB_SetDevSpeed>

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80080d2:	2110      	movs	r1, #16
 80080d4:	6878      	ldr	r0, [r7, #4]
 80080d6:	f000 f8f1 	bl	80082bc <USB_FlushTxFifo>
 80080da:	4603      	mov	r3, r0
 80080dc:	2b00      	cmp	r3, #0
 80080de:	d001      	beq.n	80080e4 <USB_DevInit+0xc0>
  {
    ret = HAL_ERROR;
 80080e0:	2301      	movs	r3, #1
 80080e2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80080e4:	6878      	ldr	r0, [r7, #4]
 80080e6:	f000 f90f 	bl	8008308 <USB_FlushRxFifo>
 80080ea:	4603      	mov	r3, r0
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d001      	beq.n	80080f4 <USB_DevInit+0xd0>
  {
    ret = HAL_ERROR;
 80080f0:	2301      	movs	r3, #1
 80080f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80080f4:	68fb      	ldr	r3, [r7, #12]
 80080f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080fa:	461a      	mov	r2, r3
 80080fc:	2300      	movs	r3, #0
 80080fe:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008106:	461a      	mov	r2, r3
 8008108:	2300      	movs	r3, #0
 800810a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800810c:	68fb      	ldr	r3, [r7, #12]
 800810e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008112:	461a      	mov	r2, r3
 8008114:	2300      	movs	r3, #0
 8008116:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008118:	2300      	movs	r3, #0
 800811a:	613b      	str	r3, [r7, #16]
 800811c:	e043      	b.n	80081a6 <USB_DevInit+0x182>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800811e:	693b      	ldr	r3, [r7, #16]
 8008120:	015a      	lsls	r2, r3, #5
 8008122:	68fb      	ldr	r3, [r7, #12]
 8008124:	4413      	add	r3, r2
 8008126:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008130:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008134:	d118      	bne.n	8008168 <USB_DevInit+0x144>
    {
      if (i == 0U)
 8008136:	693b      	ldr	r3, [r7, #16]
 8008138:	2b00      	cmp	r3, #0
 800813a:	d10a      	bne.n	8008152 <USB_DevInit+0x12e>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800813c:	693b      	ldr	r3, [r7, #16]
 800813e:	015a      	lsls	r2, r3, #5
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	4413      	add	r3, r2
 8008144:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008148:	461a      	mov	r2, r3
 800814a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800814e:	6013      	str	r3, [r2, #0]
 8008150:	e013      	b.n	800817a <USB_DevInit+0x156>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008152:	693b      	ldr	r3, [r7, #16]
 8008154:	015a      	lsls	r2, r3, #5
 8008156:	68fb      	ldr	r3, [r7, #12]
 8008158:	4413      	add	r3, r2
 800815a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800815e:	461a      	mov	r2, r3
 8008160:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008164:	6013      	str	r3, [r2, #0]
 8008166:	e008      	b.n	800817a <USB_DevInit+0x156>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008168:	693b      	ldr	r3, [r7, #16]
 800816a:	015a      	lsls	r2, r3, #5
 800816c:	68fb      	ldr	r3, [r7, #12]
 800816e:	4413      	add	r3, r2
 8008170:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008174:	461a      	mov	r2, r3
 8008176:	2300      	movs	r3, #0
 8008178:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800817a:	693b      	ldr	r3, [r7, #16]
 800817c:	015a      	lsls	r2, r3, #5
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	4413      	add	r3, r2
 8008182:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008186:	461a      	mov	r2, r3
 8008188:	2300      	movs	r3, #0
 800818a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800818c:	693b      	ldr	r3, [r7, #16]
 800818e:	015a      	lsls	r2, r3, #5
 8008190:	68fb      	ldr	r3, [r7, #12]
 8008192:	4413      	add	r3, r2
 8008194:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008198:	461a      	mov	r2, r3
 800819a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800819e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081a0:	693b      	ldr	r3, [r7, #16]
 80081a2:	3301      	adds	r3, #1
 80081a4:	613b      	str	r3, [r7, #16]
 80081a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80081a8:	693a      	ldr	r2, [r7, #16]
 80081aa:	429a      	cmp	r2, r3
 80081ac:	d3b7      	bcc.n	800811e <USB_DevInit+0xfa>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80081ae:	2300      	movs	r3, #0
 80081b0:	613b      	str	r3, [r7, #16]
 80081b2:	e043      	b.n	800823c <USB_DevInit+0x218>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80081b4:	693b      	ldr	r3, [r7, #16]
 80081b6:	015a      	lsls	r2, r3, #5
 80081b8:	68fb      	ldr	r3, [r7, #12]
 80081ba:	4413      	add	r3, r2
 80081bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081c0:	681b      	ldr	r3, [r3, #0]
 80081c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80081c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80081ca:	d118      	bne.n	80081fe <USB_DevInit+0x1da>
    {
      if (i == 0U)
 80081cc:	693b      	ldr	r3, [r7, #16]
 80081ce:	2b00      	cmp	r3, #0
 80081d0:	d10a      	bne.n	80081e8 <USB_DevInit+0x1c4>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80081d2:	693b      	ldr	r3, [r7, #16]
 80081d4:	015a      	lsls	r2, r3, #5
 80081d6:	68fb      	ldr	r3, [r7, #12]
 80081d8:	4413      	add	r3, r2
 80081da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081de:	461a      	mov	r2, r3
 80081e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80081e4:	6013      	str	r3, [r2, #0]
 80081e6:	e013      	b.n	8008210 <USB_DevInit+0x1ec>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80081e8:	693b      	ldr	r3, [r7, #16]
 80081ea:	015a      	lsls	r2, r3, #5
 80081ec:	68fb      	ldr	r3, [r7, #12]
 80081ee:	4413      	add	r3, r2
 80081f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80081f4:	461a      	mov	r2, r3
 80081f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80081fa:	6013      	str	r3, [r2, #0]
 80081fc:	e008      	b.n	8008210 <USB_DevInit+0x1ec>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	015a      	lsls	r2, r3, #5
 8008202:	68fb      	ldr	r3, [r7, #12]
 8008204:	4413      	add	r3, r2
 8008206:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800820a:	461a      	mov	r2, r3
 800820c:	2300      	movs	r3, #0
 800820e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008210:	693b      	ldr	r3, [r7, #16]
 8008212:	015a      	lsls	r2, r3, #5
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	4413      	add	r3, r2
 8008218:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800821c:	461a      	mov	r2, r3
 800821e:	2300      	movs	r3, #0
 8008220:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008222:	693b      	ldr	r3, [r7, #16]
 8008224:	015a      	lsls	r2, r3, #5
 8008226:	68fb      	ldr	r3, [r7, #12]
 8008228:	4413      	add	r3, r2
 800822a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800822e:	461a      	mov	r2, r3
 8008230:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008234:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	3301      	adds	r3, #1
 800823a:	613b      	str	r3, [r7, #16]
 800823c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800823e:	693a      	ldr	r2, [r7, #16]
 8008240:	429a      	cmp	r2, r3
 8008242:	d3b7      	bcc.n	80081b4 <USB_DevInit+0x190>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008244:	68fb      	ldr	r3, [r7, #12]
 8008246:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800824a:	691b      	ldr	r3, [r3, #16]
 800824c:	68fa      	ldr	r2, [r7, #12]
 800824e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008252:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008256:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2200      	movs	r2, #0
 800825c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008264:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	699b      	ldr	r3, [r3, #24]
 800826a:	f043 0210 	orr.w	r2, r3, #16
 800826e:	687b      	ldr	r3, [r7, #4]
 8008270:	619a      	str	r2, [r3, #24]

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	699a      	ldr	r2, [r3, #24]
 8008276:	4b10      	ldr	r3, [pc, #64]	; (80082b8 <USB_DevInit+0x294>)
 8008278:	4313      	orrs	r3, r2
 800827a:	687a      	ldr	r2, [r7, #4]
 800827c:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 800827e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008280:	2b00      	cmp	r3, #0
 8008282:	d005      	beq.n	8008290 <USB_DevInit+0x26c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8008284:	687b      	ldr	r3, [r7, #4]
 8008286:	699b      	ldr	r3, [r3, #24]
 8008288:	f043 0208 	orr.w	r2, r3, #8
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008290:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008292:	2b01      	cmp	r3, #1
 8008294:	d107      	bne.n	80082a6 <USB_DevInit+0x282>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8008296:	687b      	ldr	r3, [r7, #4]
 8008298:	699b      	ldr	r3, [r3, #24]
 800829a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800829e:	f043 0304 	orr.w	r3, r3, #4
 80082a2:	687a      	ldr	r2, [r7, #4]
 80082a4:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80082a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80082a8:	4618      	mov	r0, r3
 80082aa:	3718      	adds	r7, #24
 80082ac:	46bd      	mov	sp, r7
 80082ae:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80082b2:	b004      	add	sp, #16
 80082b4:	4770      	bx	lr
 80082b6:	bf00      	nop
 80082b8:	803c3800 	.word	0x803c3800

080082bc <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80082bc:	b480      	push	{r7}
 80082be:	b085      	sub	sp, #20
 80082c0:	af00      	add	r7, sp, #0
 80082c2:	6078      	str	r0, [r7, #4]
 80082c4:	6039      	str	r1, [r7, #0]
  uint32_t count = 0U;
 80082c6:	2300      	movs	r3, #0
 80082c8:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80082ca:	683b      	ldr	r3, [r7, #0]
 80082cc:	019b      	lsls	r3, r3, #6
 80082ce:	f043 0220 	orr.w	r2, r3, #32
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	3301      	adds	r3, #1
 80082da:	60fb      	str	r3, [r7, #12]
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	4a09      	ldr	r2, [pc, #36]	; (8008304 <USB_FlushTxFifo+0x48>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d901      	bls.n	80082e8 <USB_FlushTxFifo+0x2c>
    {
      return HAL_TIMEOUT;
 80082e4:	2303      	movs	r3, #3
 80082e6:	e006      	b.n	80082f6 <USB_FlushTxFifo+0x3a>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	691b      	ldr	r3, [r3, #16]
 80082ec:	f003 0320 	and.w	r3, r3, #32
 80082f0:	2b20      	cmp	r3, #32
 80082f2:	d0f0      	beq.n	80082d6 <USB_FlushTxFifo+0x1a>

  return HAL_OK;
 80082f4:	2300      	movs	r3, #0
}
 80082f6:	4618      	mov	r0, r3
 80082f8:	3714      	adds	r7, #20
 80082fa:	46bd      	mov	sp, r7
 80082fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008300:	4770      	bx	lr
 8008302:	bf00      	nop
 8008304:	00030d40 	.word	0x00030d40

08008308 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008308:	b480      	push	{r7}
 800830a:	b085      	sub	sp, #20
 800830c:	af00      	add	r7, sp, #0
 800830e:	6078      	str	r0, [r7, #4]
  uint32_t count = 0;
 8008310:	2300      	movs	r3, #0
 8008312:	60fb      	str	r3, [r7, #12]

  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2210      	movs	r2, #16
 8008318:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 800831a:	68fb      	ldr	r3, [r7, #12]
 800831c:	3301      	adds	r3, #1
 800831e:	60fb      	str	r3, [r7, #12]
 8008320:	68fb      	ldr	r3, [r7, #12]
 8008322:	4a09      	ldr	r2, [pc, #36]	; (8008348 <USB_FlushRxFifo+0x40>)
 8008324:	4293      	cmp	r3, r2
 8008326:	d901      	bls.n	800832c <USB_FlushRxFifo+0x24>
    {
      return HAL_TIMEOUT;
 8008328:	2303      	movs	r3, #3
 800832a:	e006      	b.n	800833a <USB_FlushRxFifo+0x32>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	691b      	ldr	r3, [r3, #16]
 8008330:	f003 0310 	and.w	r3, r3, #16
 8008334:	2b10      	cmp	r3, #16
 8008336:	d0f0      	beq.n	800831a <USB_FlushRxFifo+0x12>

  return HAL_OK;
 8008338:	2300      	movs	r3, #0
}
 800833a:	4618      	mov	r0, r3
 800833c:	3714      	adds	r7, #20
 800833e:	46bd      	mov	sp, r7
 8008340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008344:	4770      	bx	lr
 8008346:	bf00      	nop
 8008348:	00030d40 	.word	0x00030d40

0800834c <USB_SetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 800834c:	b480      	push	{r7}
 800834e:	b085      	sub	sp, #20
 8008350:	af00      	add	r7, sp, #0
 8008352:	6078      	str	r0, [r7, #4]
 8008354:	460b      	mov	r3, r1
 8008356:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008362:	681a      	ldr	r2, [r3, #0]
 8008364:	78fb      	ldrb	r3, [r7, #3]
 8008366:	68f9      	ldr	r1, [r7, #12]
 8008368:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800836c:	4313      	orrs	r3, r2
 800836e:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8008370:	2300      	movs	r3, #0
}
 8008372:	4618      	mov	r0, r3
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <USB_GetDevSpeed>:
  * @retval speed  device speed
  *          This parameter can be one of these values:
  *            @arg PCD_SPEED_FULL: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 800837e:	b480      	push	{r7}
 8008380:	b087      	sub	sp, #28
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008386:	687b      	ldr	r3, [r7, #4]
 8008388:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 800838a:	693b      	ldr	r3, [r7, #16]
 800838c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008390:	689b      	ldr	r3, [r3, #8]
 8008392:	f003 0306 	and.w	r3, r3, #6
 8008396:	60fb      	str	r3, [r7, #12]

  if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 8008398:	68fb      	ldr	r3, [r7, #12]
 800839a:	2b02      	cmp	r3, #2
 800839c:	d002      	beq.n	80083a4 <USB_GetDevSpeed+0x26>
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	2b06      	cmp	r3, #6
 80083a2:	d102      	bne.n	80083aa <USB_GetDevSpeed+0x2c>
      (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80083a4:	2302      	movs	r3, #2
 80083a6:	75fb      	strb	r3, [r7, #23]
 80083a8:	e001      	b.n	80083ae <USB_GetDevSpeed+0x30>
  }
  else
  {
    speed = 0xFU;
 80083aa:	230f      	movs	r3, #15
 80083ac:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80083ae:	7dfb      	ldrb	r3, [r7, #23]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	371c      	adds	r7, #28
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80083bc:	b480      	push	{r7}
 80083be:	b085      	sub	sp, #20
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]
 80083c4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80083c6:	687b      	ldr	r3, [r7, #4]
 80083c8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80083ca:	683b      	ldr	r3, [r7, #0]
 80083cc:	781b      	ldrb	r3, [r3, #0]
 80083ce:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80083d0:	683b      	ldr	r3, [r7, #0]
 80083d2:	785b      	ldrb	r3, [r3, #1]
 80083d4:	2b01      	cmp	r3, #1
 80083d6:	d13a      	bne.n	800844e <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80083de:	69da      	ldr	r2, [r3, #28]
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	781b      	ldrb	r3, [r3, #0]
 80083e4:	f003 030f 	and.w	r3, r3, #15
 80083e8:	2101      	movs	r1, #1
 80083ea:	fa01 f303 	lsl.w	r3, r1, r3
 80083ee:	b29b      	uxth	r3, r3
 80083f0:	68f9      	ldr	r1, [r7, #12]
 80083f2:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80083f6:	4313      	orrs	r3, r2
 80083f8:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 80083fa:	68bb      	ldr	r3, [r7, #8]
 80083fc:	015a      	lsls	r2, r3, #5
 80083fe:	68fb      	ldr	r3, [r7, #12]
 8008400:	4413      	add	r3, r2
 8008402:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800840c:	2b00      	cmp	r3, #0
 800840e:	d155      	bne.n	80084bc <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008410:	68bb      	ldr	r3, [r7, #8]
 8008412:	015a      	lsls	r2, r3, #5
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	4413      	add	r3, r2
 8008418:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800841c:	681a      	ldr	r2, [r3, #0]
 800841e:	683b      	ldr	r3, [r7, #0]
 8008420:	689b      	ldr	r3, [r3, #8]
 8008422:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008426:	683b      	ldr	r3, [r7, #0]
 8008428:	78db      	ldrb	r3, [r3, #3]
 800842a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800842c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800842e:	68bb      	ldr	r3, [r7, #8]
 8008430:	059b      	lsls	r3, r3, #22
 8008432:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008434:	4313      	orrs	r3, r2
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	0151      	lsls	r1, r2, #5
 800843a:	68fa      	ldr	r2, [r7, #12]
 800843c:	440a      	add	r2, r1
 800843e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008442:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008446:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800844a:	6013      	str	r3, [r2, #0]
 800844c:	e036      	b.n	80084bc <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 800844e:	68fb      	ldr	r3, [r7, #12]
 8008450:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008454:	69da      	ldr	r2, [r3, #28]
 8008456:	683b      	ldr	r3, [r7, #0]
 8008458:	781b      	ldrb	r3, [r3, #0]
 800845a:	f003 030f 	and.w	r3, r3, #15
 800845e:	2101      	movs	r1, #1
 8008460:	fa01 f303 	lsl.w	r3, r1, r3
 8008464:	041b      	lsls	r3, r3, #16
 8008466:	68f9      	ldr	r1, [r7, #12]
 8008468:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800846c:	4313      	orrs	r3, r2
 800846e:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 8008470:	68bb      	ldr	r3, [r7, #8]
 8008472:	015a      	lsls	r2, r3, #5
 8008474:	68fb      	ldr	r3, [r7, #12]
 8008476:	4413      	add	r3, r2
 8008478:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800847c:	681b      	ldr	r3, [r3, #0]
 800847e:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008482:	2b00      	cmp	r3, #0
 8008484:	d11a      	bne.n	80084bc <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8008486:	68bb      	ldr	r3, [r7, #8]
 8008488:	015a      	lsls	r2, r3, #5
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	4413      	add	r3, r2
 800848e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008492:	681a      	ldr	r2, [r3, #0]
 8008494:	683b      	ldr	r3, [r7, #0]
 8008496:	689b      	ldr	r3, [r3, #8]
 8008498:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 800849c:	683b      	ldr	r3, [r7, #0]
 800849e:	78db      	ldrb	r3, [r3, #3]
 80084a0:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80084a2:	430b      	orrs	r3, r1
 80084a4:	4313      	orrs	r3, r2
 80084a6:	68ba      	ldr	r2, [r7, #8]
 80084a8:	0151      	lsls	r1, r2, #5
 80084aa:	68fa      	ldr	r2, [r7, #12]
 80084ac:	440a      	add	r2, r1
 80084ae:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80084b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80084b6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80084ba:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80084bc:	2300      	movs	r3, #0
}
 80084be:	4618      	mov	r0, r3
 80084c0:	3714      	adds	r7, #20
 80084c2:	46bd      	mov	sp, r7
 80084c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084c8:	4770      	bx	lr
	...

080084cc <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80084cc:	b480      	push	{r7}
 80084ce:	b085      	sub	sp, #20
 80084d0:	af00      	add	r7, sp, #0
 80084d2:	6078      	str	r0, [r7, #4]
 80084d4:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80084d6:	687b      	ldr	r3, [r7, #4]
 80084d8:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	781b      	ldrb	r3, [r3, #0]
 80084de:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 80084e0:	683b      	ldr	r3, [r7, #0]
 80084e2:	785b      	ldrb	r3, [r3, #1]
 80084e4:	2b01      	cmp	r3, #1
 80084e6:	d161      	bne.n	80085ac <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 80084e8:	68bb      	ldr	r3, [r7, #8]
 80084ea:	015a      	lsls	r2, r3, #5
 80084ec:	68fb      	ldr	r3, [r7, #12]
 80084ee:	4413      	add	r3, r2
 80084f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80084f4:	681b      	ldr	r3, [r3, #0]
 80084f6:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80084fa:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80084fe:	d11f      	bne.n	8008540 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008500:	68bb      	ldr	r3, [r7, #8]
 8008502:	015a      	lsls	r2, r3, #5
 8008504:	68fb      	ldr	r3, [r7, #12]
 8008506:	4413      	add	r3, r2
 8008508:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	68ba      	ldr	r2, [r7, #8]
 8008510:	0151      	lsls	r1, r2, #5
 8008512:	68fa      	ldr	r2, [r7, #12]
 8008514:	440a      	add	r2, r1
 8008516:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800851a:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800851e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008520:	68bb      	ldr	r3, [r7, #8]
 8008522:	015a      	lsls	r2, r3, #5
 8008524:	68fb      	ldr	r3, [r7, #12]
 8008526:	4413      	add	r3, r2
 8008528:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800852c:	681b      	ldr	r3, [r3, #0]
 800852e:	68ba      	ldr	r2, [r7, #8]
 8008530:	0151      	lsls	r1, r2, #5
 8008532:	68fa      	ldr	r2, [r7, #12]
 8008534:	440a      	add	r2, r1
 8008536:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800853a:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800853e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008546:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008548:	683b      	ldr	r3, [r7, #0]
 800854a:	781b      	ldrb	r3, [r3, #0]
 800854c:	f003 030f 	and.w	r3, r3, #15
 8008550:	2101      	movs	r1, #1
 8008552:	fa01 f303 	lsl.w	r3, r1, r3
 8008556:	b29b      	uxth	r3, r3
 8008558:	43db      	mvns	r3, r3
 800855a:	68f9      	ldr	r1, [r7, #12]
 800855c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008560:	4013      	ands	r3, r2
 8008562:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008564:	68fb      	ldr	r3, [r7, #12]
 8008566:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800856a:	69da      	ldr	r2, [r3, #28]
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	781b      	ldrb	r3, [r3, #0]
 8008570:	f003 030f 	and.w	r3, r3, #15
 8008574:	2101      	movs	r1, #1
 8008576:	fa01 f303 	lsl.w	r3, r1, r3
 800857a:	b29b      	uxth	r3, r3
 800857c:	43db      	mvns	r3, r3
 800857e:	68f9      	ldr	r1, [r7, #12]
 8008580:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008584:	4013      	ands	r3, r2
 8008586:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 8008588:	68bb      	ldr	r3, [r7, #8]
 800858a:	015a      	lsls	r2, r3, #5
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	4413      	add	r3, r2
 8008590:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008594:	681a      	ldr	r2, [r3, #0]
 8008596:	68bb      	ldr	r3, [r7, #8]
 8008598:	0159      	lsls	r1, r3, #5
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	440b      	add	r3, r1
 800859e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80085a2:	4619      	mov	r1, r3
 80085a4:	4b35      	ldr	r3, [pc, #212]	; (800867c <USB_DeactivateEndpoint+0x1b0>)
 80085a6:	4013      	ands	r3, r2
 80085a8:	600b      	str	r3, [r1, #0]
 80085aa:	e060      	b.n	800866e <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085ac:	68bb      	ldr	r3, [r7, #8]
 80085ae:	015a      	lsls	r2, r3, #5
 80085b0:	68fb      	ldr	r3, [r7, #12]
 80085b2:	4413      	add	r3, r2
 80085b4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085be:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085c2:	d11f      	bne.n	8008604 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80085c4:	68bb      	ldr	r3, [r7, #8]
 80085c6:	015a      	lsls	r2, r3, #5
 80085c8:	68fb      	ldr	r3, [r7, #12]
 80085ca:	4413      	add	r3, r2
 80085cc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68ba      	ldr	r2, [r7, #8]
 80085d4:	0151      	lsls	r1, r2, #5
 80085d6:	68fa      	ldr	r2, [r7, #12]
 80085d8:	440a      	add	r2, r1
 80085da:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085de:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80085e2:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 80085e4:	68bb      	ldr	r3, [r7, #8]
 80085e6:	015a      	lsls	r2, r3, #5
 80085e8:	68fb      	ldr	r3, [r7, #12]
 80085ea:	4413      	add	r3, r2
 80085ec:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	68ba      	ldr	r2, [r7, #8]
 80085f4:	0151      	lsls	r1, r2, #5
 80085f6:	68fa      	ldr	r2, [r7, #12]
 80085f8:	440a      	add	r2, r1
 80085fa:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80085fe:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008602:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800860a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800860c:	683b      	ldr	r3, [r7, #0]
 800860e:	781b      	ldrb	r3, [r3, #0]
 8008610:	f003 030f 	and.w	r3, r3, #15
 8008614:	2101      	movs	r1, #1
 8008616:	fa01 f303 	lsl.w	r3, r1, r3
 800861a:	041b      	lsls	r3, r3, #16
 800861c:	43db      	mvns	r3, r3
 800861e:	68f9      	ldr	r1, [r7, #12]
 8008620:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008624:	4013      	ands	r3, r2
 8008626:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800862e:	69da      	ldr	r2, [r3, #28]
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	781b      	ldrb	r3, [r3, #0]
 8008634:	f003 030f 	and.w	r3, r3, #15
 8008638:	2101      	movs	r1, #1
 800863a:	fa01 f303 	lsl.w	r3, r1, r3
 800863e:	041b      	lsls	r3, r3, #16
 8008640:	43db      	mvns	r3, r3
 8008642:	68f9      	ldr	r1, [r7, #12]
 8008644:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008648:	4013      	ands	r3, r2
 800864a:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 800864c:	68bb      	ldr	r3, [r7, #8]
 800864e:	015a      	lsls	r2, r3, #5
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	4413      	add	r3, r2
 8008654:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008658:	681a      	ldr	r2, [r3, #0]
 800865a:	68bb      	ldr	r3, [r7, #8]
 800865c:	0159      	lsls	r1, r3, #5
 800865e:	68fb      	ldr	r3, [r7, #12]
 8008660:	440b      	add	r3, r1
 8008662:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008666:	4619      	mov	r1, r3
 8008668:	4b05      	ldr	r3, [pc, #20]	; (8008680 <USB_DeactivateEndpoint+0x1b4>)
 800866a:	4013      	ands	r3, r2
 800866c:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 800866e:	2300      	movs	r3, #0
}
 8008670:	4618      	mov	r0, r3
 8008672:	3714      	adds	r7, #20
 8008674:	46bd      	mov	sp, r7
 8008676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867a:	4770      	bx	lr
 800867c:	ec337800 	.word	0xec337800
 8008680:	eff37800 	.word	0xeff37800

08008684 <USB_EPStartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008684:	b580      	push	{r7, lr}
 8008686:	b086      	sub	sp, #24
 8008688:	af00      	add	r7, sp, #0
 800868a:	6078      	str	r0, [r7, #4]
 800868c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008692:	683b      	ldr	r3, [r7, #0]
 8008694:	781b      	ldrb	r3, [r3, #0]
 8008696:	613b      	str	r3, [r7, #16]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008698:	683b      	ldr	r3, [r7, #0]
 800869a:	785b      	ldrb	r3, [r3, #1]
 800869c:	2b01      	cmp	r3, #1
 800869e:	f040 810a 	bne.w	80088b6 <USB_EPStartXfer+0x232>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80086a2:	683b      	ldr	r3, [r7, #0]
 80086a4:	695b      	ldr	r3, [r3, #20]
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d132      	bne.n	8008710 <USB_EPStartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80086aa:	693b      	ldr	r3, [r7, #16]
 80086ac:	015a      	lsls	r2, r3, #5
 80086ae:	697b      	ldr	r3, [r7, #20]
 80086b0:	4413      	add	r3, r2
 80086b2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086b6:	691b      	ldr	r3, [r3, #16]
 80086b8:	693a      	ldr	r2, [r7, #16]
 80086ba:	0151      	lsls	r1, r2, #5
 80086bc:	697a      	ldr	r2, [r7, #20]
 80086be:	440a      	add	r2, r1
 80086c0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086c4:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80086c8:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80086cc:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80086ce:	693b      	ldr	r3, [r7, #16]
 80086d0:	015a      	lsls	r2, r3, #5
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	4413      	add	r3, r2
 80086d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086da:	691b      	ldr	r3, [r3, #16]
 80086dc:	693a      	ldr	r2, [r7, #16]
 80086de:	0151      	lsls	r1, r2, #5
 80086e0:	697a      	ldr	r2, [r7, #20]
 80086e2:	440a      	add	r2, r1
 80086e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80086e8:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80086ec:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	015a      	lsls	r2, r3, #5
 80086f2:	697b      	ldr	r3, [r7, #20]
 80086f4:	4413      	add	r3, r2
 80086f6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	693a      	ldr	r2, [r7, #16]
 80086fe:	0151      	lsls	r1, r2, #5
 8008700:	697a      	ldr	r2, [r7, #20]
 8008702:	440a      	add	r2, r1
 8008704:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008708:	0cdb      	lsrs	r3, r3, #19
 800870a:	04db      	lsls	r3, r3, #19
 800870c:	6113      	str	r3, [r2, #16]
 800870e:	e074      	b.n	80087fa <USB_EPStartXfer+0x176>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008710:	693b      	ldr	r3, [r7, #16]
 8008712:	015a      	lsls	r2, r3, #5
 8008714:	697b      	ldr	r3, [r7, #20]
 8008716:	4413      	add	r3, r2
 8008718:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800871c:	691b      	ldr	r3, [r3, #16]
 800871e:	693a      	ldr	r2, [r7, #16]
 8008720:	0151      	lsls	r1, r2, #5
 8008722:	697a      	ldr	r2, [r7, #20]
 8008724:	440a      	add	r2, r1
 8008726:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800872a:	0cdb      	lsrs	r3, r3, #19
 800872c:	04db      	lsls	r3, r3, #19
 800872e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008730:	693b      	ldr	r3, [r7, #16]
 8008732:	015a      	lsls	r2, r3, #5
 8008734:	697b      	ldr	r3, [r7, #20]
 8008736:	4413      	add	r3, r2
 8008738:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800873c:	691b      	ldr	r3, [r3, #16]
 800873e:	693a      	ldr	r2, [r7, #16]
 8008740:	0151      	lsls	r1, r2, #5
 8008742:	697a      	ldr	r2, [r7, #20]
 8008744:	440a      	add	r2, r1
 8008746:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800874a:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800874e:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008752:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008754:	693b      	ldr	r3, [r7, #16]
 8008756:	015a      	lsls	r2, r3, #5
 8008758:	697b      	ldr	r3, [r7, #20]
 800875a:	4413      	add	r3, r2
 800875c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008760:	691a      	ldr	r2, [r3, #16]
 8008762:	683b      	ldr	r3, [r7, #0]
 8008764:	6959      	ldr	r1, [r3, #20]
 8008766:	683b      	ldr	r3, [r7, #0]
 8008768:	689b      	ldr	r3, [r3, #8]
 800876a:	440b      	add	r3, r1
 800876c:	1e59      	subs	r1, r3, #1
 800876e:	683b      	ldr	r3, [r7, #0]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	fbb1 f3f3 	udiv	r3, r1, r3
 8008776:	04d9      	lsls	r1, r3, #19
 8008778:	4baf      	ldr	r3, [pc, #700]	; (8008a38 <USB_EPStartXfer+0x3b4>)
 800877a:	400b      	ands	r3, r1
 800877c:	6939      	ldr	r1, [r7, #16]
 800877e:	0148      	lsls	r0, r1, #5
 8008780:	6979      	ldr	r1, [r7, #20]
 8008782:	4401      	add	r1, r0
 8008784:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008788:	4313      	orrs	r3, r2
 800878a:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 800878c:	693b      	ldr	r3, [r7, #16]
 800878e:	015a      	lsls	r2, r3, #5
 8008790:	697b      	ldr	r3, [r7, #20]
 8008792:	4413      	add	r3, r2
 8008794:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008798:	691a      	ldr	r2, [r3, #16]
 800879a:	683b      	ldr	r3, [r7, #0]
 800879c:	695b      	ldr	r3, [r3, #20]
 800879e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80087a2:	6939      	ldr	r1, [r7, #16]
 80087a4:	0148      	lsls	r0, r1, #5
 80087a6:	6979      	ldr	r1, [r7, #20]
 80087a8:	4401      	add	r1, r0
 80087aa:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 80087ae:	4313      	orrs	r3, r2
 80087b0:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 80087b2:	683b      	ldr	r3, [r7, #0]
 80087b4:	78db      	ldrb	r3, [r3, #3]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d11f      	bne.n	80087fa <USB_EPStartXfer+0x176>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 80087ba:	693b      	ldr	r3, [r7, #16]
 80087bc:	015a      	lsls	r2, r3, #5
 80087be:	697b      	ldr	r3, [r7, #20]
 80087c0:	4413      	add	r3, r2
 80087c2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087c6:	691b      	ldr	r3, [r3, #16]
 80087c8:	693a      	ldr	r2, [r7, #16]
 80087ca:	0151      	lsls	r1, r2, #5
 80087cc:	697a      	ldr	r2, [r7, #20]
 80087ce:	440a      	add	r2, r1
 80087d0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087d4:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 80087d8:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 80087da:	693b      	ldr	r3, [r7, #16]
 80087dc:	015a      	lsls	r2, r3, #5
 80087de:	697b      	ldr	r3, [r7, #20]
 80087e0:	4413      	add	r3, r2
 80087e2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80087e6:	691b      	ldr	r3, [r3, #16]
 80087e8:	693a      	ldr	r2, [r7, #16]
 80087ea:	0151      	lsls	r1, r2, #5
 80087ec:	697a      	ldr	r2, [r7, #20]
 80087ee:	440a      	add	r2, r1
 80087f0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80087f4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80087f8:	6113      	str	r3, [r2, #16]
      }
    }
    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80087fa:	693b      	ldr	r3, [r7, #16]
 80087fc:	015a      	lsls	r2, r3, #5
 80087fe:	697b      	ldr	r3, [r7, #20]
 8008800:	4413      	add	r3, r2
 8008802:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	693a      	ldr	r2, [r7, #16]
 800880a:	0151      	lsls	r1, r2, #5
 800880c:	697a      	ldr	r2, [r7, #20]
 800880e:	440a      	add	r2, r1
 8008810:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008814:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008818:	6013      	str	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 800881a:	683b      	ldr	r3, [r7, #0]
 800881c:	78db      	ldrb	r3, [r3, #3]
 800881e:	2b01      	cmp	r3, #1
 8008820:	d015      	beq.n	800884e <USB_EPStartXfer+0x1ca>
    {
      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 8008822:	683b      	ldr	r3, [r7, #0]
 8008824:	695b      	ldr	r3, [r3, #20]
 8008826:	2b00      	cmp	r3, #0
 8008828:	f000 8100 	beq.w	8008a2c <USB_EPStartXfer+0x3a8>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800882c:	697b      	ldr	r3, [r7, #20]
 800882e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008832:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008834:	683b      	ldr	r3, [r7, #0]
 8008836:	781b      	ldrb	r3, [r3, #0]
 8008838:	f003 030f 	and.w	r3, r3, #15
 800883c:	2101      	movs	r1, #1
 800883e:	fa01 f303 	lsl.w	r3, r1, r3
 8008842:	6979      	ldr	r1, [r7, #20]
 8008844:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008848:	4313      	orrs	r3, r2
 800884a:	634b      	str	r3, [r1, #52]	; 0x34
 800884c:	e0ee      	b.n	8008a2c <USB_EPStartXfer+0x3a8>
      }
    }
    else
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800884e:	697b      	ldr	r3, [r7, #20]
 8008850:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008854:	689b      	ldr	r3, [r3, #8]
 8008856:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800885a:	2b00      	cmp	r3, #0
 800885c:	d110      	bne.n	8008880 <USB_EPStartXfer+0x1fc>
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800885e:	693b      	ldr	r3, [r7, #16]
 8008860:	015a      	lsls	r2, r3, #5
 8008862:	697b      	ldr	r3, [r7, #20]
 8008864:	4413      	add	r3, r2
 8008866:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800886a:	681b      	ldr	r3, [r3, #0]
 800886c:	693a      	ldr	r2, [r7, #16]
 800886e:	0151      	lsls	r1, r2, #5
 8008870:	697a      	ldr	r2, [r7, #20]
 8008872:	440a      	add	r2, r1
 8008874:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008878:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 800887c:	6013      	str	r3, [r2, #0]
 800887e:	e00f      	b.n	80088a0 <USB_EPStartXfer+0x21c>
      }
      else
      {
        USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008880:	693b      	ldr	r3, [r7, #16]
 8008882:	015a      	lsls	r2, r3, #5
 8008884:	697b      	ldr	r3, [r7, #20]
 8008886:	4413      	add	r3, r2
 8008888:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	693a      	ldr	r2, [r7, #16]
 8008890:	0151      	lsls	r1, r2, #5
 8008892:	697a      	ldr	r2, [r7, #20]
 8008894:	440a      	add	r2, r1
 8008896:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800889a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800889e:	6013      	str	r3, [r2, #0]
      }

      (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len);
 80088a0:	683b      	ldr	r3, [r7, #0]
 80088a2:	68d9      	ldr	r1, [r3, #12]
 80088a4:	683b      	ldr	r3, [r7, #0]
 80088a6:	781a      	ldrb	r2, [r3, #0]
 80088a8:	683b      	ldr	r3, [r7, #0]
 80088aa:	695b      	ldr	r3, [r3, #20]
 80088ac:	b29b      	uxth	r3, r3
 80088ae:	6878      	ldr	r0, [r7, #4]
 80088b0:	f000 f9e2 	bl	8008c78 <USB_WritePacket>
 80088b4:	e0ba      	b.n	8008a2c <USB_EPStartXfer+0x3a8>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80088b6:	693b      	ldr	r3, [r7, #16]
 80088b8:	015a      	lsls	r2, r3, #5
 80088ba:	697b      	ldr	r3, [r7, #20]
 80088bc:	4413      	add	r3, r2
 80088be:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c2:	691b      	ldr	r3, [r3, #16]
 80088c4:	693a      	ldr	r2, [r7, #16]
 80088c6:	0151      	lsls	r1, r2, #5
 80088c8:	697a      	ldr	r2, [r7, #20]
 80088ca:	440a      	add	r2, r1
 80088cc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088d0:	0cdb      	lsrs	r3, r3, #19
 80088d2:	04db      	lsls	r3, r3, #19
 80088d4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	015a      	lsls	r2, r3, #5
 80088da:	697b      	ldr	r3, [r7, #20]
 80088dc:	4413      	add	r3, r2
 80088de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088e2:	691b      	ldr	r3, [r3, #16]
 80088e4:	693a      	ldr	r2, [r7, #16]
 80088e6:	0151      	lsls	r1, r2, #5
 80088e8:	697a      	ldr	r2, [r7, #20]
 80088ea:	440a      	add	r2, r1
 80088ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088f0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 80088f4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 80088f8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 80088fa:	683b      	ldr	r3, [r7, #0]
 80088fc:	695b      	ldr	r3, [r3, #20]
 80088fe:	2b00      	cmp	r3, #0
 8008900:	d123      	bne.n	800894a <USB_EPStartXfer+0x2c6>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008902:	693b      	ldr	r3, [r7, #16]
 8008904:	015a      	lsls	r2, r3, #5
 8008906:	697b      	ldr	r3, [r7, #20]
 8008908:	4413      	add	r3, r2
 800890a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800890e:	691a      	ldr	r2, [r3, #16]
 8008910:	683b      	ldr	r3, [r7, #0]
 8008912:	689b      	ldr	r3, [r3, #8]
 8008914:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008918:	6939      	ldr	r1, [r7, #16]
 800891a:	0148      	lsls	r0, r1, #5
 800891c:	6979      	ldr	r1, [r7, #20]
 800891e:	4401      	add	r1, r0
 8008920:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008924:	4313      	orrs	r3, r2
 8008926:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008928:	693b      	ldr	r3, [r7, #16]
 800892a:	015a      	lsls	r2, r3, #5
 800892c:	697b      	ldr	r3, [r7, #20]
 800892e:	4413      	add	r3, r2
 8008930:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008934:	691b      	ldr	r3, [r3, #16]
 8008936:	693a      	ldr	r2, [r7, #16]
 8008938:	0151      	lsls	r1, r2, #5
 800893a:	697a      	ldr	r2, [r7, #20]
 800893c:	440a      	add	r2, r1
 800893e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008942:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008946:	6113      	str	r3, [r2, #16]
 8008948:	e033      	b.n	80089b2 <USB_EPStartXfer+0x32e>
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 800894a:	683b      	ldr	r3, [r7, #0]
 800894c:	695a      	ldr	r2, [r3, #20]
 800894e:	683b      	ldr	r3, [r7, #0]
 8008950:	689b      	ldr	r3, [r3, #8]
 8008952:	4413      	add	r3, r2
 8008954:	1e5a      	subs	r2, r3, #1
 8008956:	683b      	ldr	r3, [r7, #0]
 8008958:	689b      	ldr	r3, [r3, #8]
 800895a:	fbb2 f3f3 	udiv	r3, r2, r3
 800895e:	81fb      	strh	r3, [r7, #14]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008960:	693b      	ldr	r3, [r7, #16]
 8008962:	015a      	lsls	r2, r3, #5
 8008964:	697b      	ldr	r3, [r7, #20]
 8008966:	4413      	add	r3, r2
 8008968:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800896c:	691a      	ldr	r2, [r3, #16]
 800896e:	89fb      	ldrh	r3, [r7, #14]
 8008970:	04d9      	lsls	r1, r3, #19
 8008972:	4b31      	ldr	r3, [pc, #196]	; (8008a38 <USB_EPStartXfer+0x3b4>)
 8008974:	400b      	ands	r3, r1
 8008976:	6939      	ldr	r1, [r7, #16]
 8008978:	0148      	lsls	r0, r1, #5
 800897a:	6979      	ldr	r1, [r7, #20]
 800897c:	4401      	add	r1, r0
 800897e:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008982:	4313      	orrs	r3, r2
 8008984:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket * pktcnt);
 8008986:	693b      	ldr	r3, [r7, #16]
 8008988:	015a      	lsls	r2, r3, #5
 800898a:	697b      	ldr	r3, [r7, #20]
 800898c:	4413      	add	r3, r2
 800898e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008992:	691a      	ldr	r2, [r3, #16]
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	689b      	ldr	r3, [r3, #8]
 8008998:	89f9      	ldrh	r1, [r7, #14]
 800899a:	fb01 f303 	mul.w	r3, r1, r3
 800899e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80089a2:	6939      	ldr	r1, [r7, #16]
 80089a4:	0148      	lsls	r0, r1, #5
 80089a6:	6979      	ldr	r1, [r7, #20]
 80089a8:	4401      	add	r1, r0
 80089aa:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80089ae:	4313      	orrs	r3, r2
 80089b0:	610b      	str	r3, [r1, #16]
    }

    if (ep->type == EP_TYPE_ISOC)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	78db      	ldrb	r3, [r3, #3]
 80089b6:	2b01      	cmp	r3, #1
 80089b8:	d128      	bne.n	8008a0c <USB_EPStartXfer+0x388>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80089ba:	697b      	ldr	r3, [r7, #20]
 80089bc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80089c6:	2b00      	cmp	r3, #0
 80089c8:	d110      	bne.n	80089ec <USB_EPStartXfer+0x368>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 80089ca:	693b      	ldr	r3, [r7, #16]
 80089cc:	015a      	lsls	r2, r3, #5
 80089ce:	697b      	ldr	r3, [r7, #20]
 80089d0:	4413      	add	r3, r2
 80089d2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089d6:	681b      	ldr	r3, [r3, #0]
 80089d8:	693a      	ldr	r2, [r7, #16]
 80089da:	0151      	lsls	r1, r2, #5
 80089dc:	697a      	ldr	r2, [r7, #20]
 80089de:	440a      	add	r2, r1
 80089e0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80089e4:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80089e8:	6013      	str	r3, [r2, #0]
 80089ea:	e00f      	b.n	8008a0c <USB_EPStartXfer+0x388>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80089ec:	693b      	ldr	r3, [r7, #16]
 80089ee:	015a      	lsls	r2, r3, #5
 80089f0:	697b      	ldr	r3, [r7, #20]
 80089f2:	4413      	add	r3, r2
 80089f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	693a      	ldr	r2, [r7, #16]
 80089fc:	0151      	lsls	r1, r2, #5
 80089fe:	697a      	ldr	r2, [r7, #20]
 8008a00:	440a      	add	r2, r1
 8008a02:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a06:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008a0a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008a0c:	693b      	ldr	r3, [r7, #16]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	697b      	ldr	r3, [r7, #20]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	693a      	ldr	r2, [r7, #16]
 8008a1c:	0151      	lsls	r1, r2, #5
 8008a1e:	697a      	ldr	r2, [r7, #20]
 8008a20:	440a      	add	r2, r1
 8008a22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a26:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008a2a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008a2c:	2300      	movs	r3, #0
}
 8008a2e:	4618      	mov	r0, r3
 8008a30:	3718      	adds	r7, #24
 8008a32:	46bd      	mov	sp, r7
 8008a34:	bd80      	pop	{r7, pc}
 8008a36:	bf00      	nop
 8008a38:	1ff80000 	.word	0x1ff80000

08008a3c <USB_EP0StartXfer>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008a3c:	b480      	push	{r7}
 8008a3e:	b085      	sub	sp, #20
 8008a40:	af00      	add	r7, sp, #0
 8008a42:	6078      	str	r0, [r7, #4]
 8008a44:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008a46:	687b      	ldr	r3, [r7, #4]
 8008a48:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008a4a:	683b      	ldr	r3, [r7, #0]
 8008a4c:	781b      	ldrb	r3, [r3, #0]
 8008a4e:	60bb      	str	r3, [r7, #8]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008a50:	683b      	ldr	r3, [r7, #0]
 8008a52:	785b      	ldrb	r3, [r3, #1]
 8008a54:	2b01      	cmp	r3, #1
 8008a56:	f040 80ab 	bne.w	8008bb0 <USB_EP0StartXfer+0x174>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008a5a:	683b      	ldr	r3, [r7, #0]
 8008a5c:	695b      	ldr	r3, [r3, #20]
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d132      	bne.n	8008ac8 <USB_EP0StartXfer+0x8c>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008a62:	68bb      	ldr	r3, [r7, #8]
 8008a64:	015a      	lsls	r2, r3, #5
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	4413      	add	r3, r2
 8008a6a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a6e:	691b      	ldr	r3, [r3, #16]
 8008a70:	68ba      	ldr	r2, [r7, #8]
 8008a72:	0151      	lsls	r1, r2, #5
 8008a74:	68fa      	ldr	r2, [r7, #12]
 8008a76:	440a      	add	r2, r1
 8008a78:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008a7c:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008a80:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008a84:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008a86:	68bb      	ldr	r3, [r7, #8]
 8008a88:	015a      	lsls	r2, r3, #5
 8008a8a:	68fb      	ldr	r3, [r7, #12]
 8008a8c:	4413      	add	r3, r2
 8008a8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008a92:	691b      	ldr	r3, [r3, #16]
 8008a94:	68ba      	ldr	r2, [r7, #8]
 8008a96:	0151      	lsls	r1, r2, #5
 8008a98:	68fa      	ldr	r2, [r7, #12]
 8008a9a:	440a      	add	r2, r1
 8008a9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008aa0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008aa4:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008aa6:	68bb      	ldr	r3, [r7, #8]
 8008aa8:	015a      	lsls	r2, r3, #5
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	4413      	add	r3, r2
 8008aae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ab2:	691b      	ldr	r3, [r3, #16]
 8008ab4:	68ba      	ldr	r2, [r7, #8]
 8008ab6:	0151      	lsls	r1, r2, #5
 8008ab8:	68fa      	ldr	r2, [r7, #12]
 8008aba:	440a      	add	r2, r1
 8008abc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ac0:	0cdb      	lsrs	r3, r3, #19
 8008ac2:	04db      	lsls	r3, r3, #19
 8008ac4:	6113      	str	r3, [r2, #16]
 8008ac6:	e04e      	b.n	8008b66 <USB_EP0StartXfer+0x12a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008ac8:	68bb      	ldr	r3, [r7, #8]
 8008aca:	015a      	lsls	r2, r3, #5
 8008acc:	68fb      	ldr	r3, [r7, #12]
 8008ace:	4413      	add	r3, r2
 8008ad0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ad4:	691b      	ldr	r3, [r3, #16]
 8008ad6:	68ba      	ldr	r2, [r7, #8]
 8008ad8:	0151      	lsls	r1, r2, #5
 8008ada:	68fa      	ldr	r2, [r7, #12]
 8008adc:	440a      	add	r2, r1
 8008ade:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008ae2:	0cdb      	lsrs	r3, r3, #19
 8008ae4:	04db      	lsls	r3, r3, #19
 8008ae6:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	015a      	lsls	r2, r3, #5
 8008aec:	68fb      	ldr	r3, [r7, #12]
 8008aee:	4413      	add	r3, r2
 8008af0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008af4:	691b      	ldr	r3, [r3, #16]
 8008af6:	68ba      	ldr	r2, [r7, #8]
 8008af8:	0151      	lsls	r1, r2, #5
 8008afa:	68fa      	ldr	r2, [r7, #12]
 8008afc:	440a      	add	r2, r1
 8008afe:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b02:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b06:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b0a:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8008b0c:	683b      	ldr	r3, [r7, #0]
 8008b0e:	695a      	ldr	r2, [r3, #20]
 8008b10:	683b      	ldr	r3, [r7, #0]
 8008b12:	689b      	ldr	r3, [r3, #8]
 8008b14:	429a      	cmp	r2, r3
 8008b16:	d903      	bls.n	8008b20 <USB_EP0StartXfer+0xe4>
      {
        ep->xfer_len = ep->maxpacket;
 8008b18:	683b      	ldr	r3, [r7, #0]
 8008b1a:	689a      	ldr	r2, [r3, #8]
 8008b1c:	683b      	ldr	r3, [r7, #0]
 8008b1e:	615a      	str	r2, [r3, #20]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b20:	68bb      	ldr	r3, [r7, #8]
 8008b22:	015a      	lsls	r2, r3, #5
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	4413      	add	r3, r2
 8008b28:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b2c:	691b      	ldr	r3, [r3, #16]
 8008b2e:	68ba      	ldr	r2, [r7, #8]
 8008b30:	0151      	lsls	r1, r2, #5
 8008b32:	68fa      	ldr	r2, [r7, #12]
 8008b34:	440a      	add	r2, r1
 8008b36:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b3a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b3e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008b40:	68bb      	ldr	r3, [r7, #8]
 8008b42:	015a      	lsls	r2, r3, #5
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	4413      	add	r3, r2
 8008b48:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b4c:	691a      	ldr	r2, [r3, #16]
 8008b4e:	683b      	ldr	r3, [r7, #0]
 8008b50:	695b      	ldr	r3, [r3, #20]
 8008b52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008b56:	68b9      	ldr	r1, [r7, #8]
 8008b58:	0148      	lsls	r0, r1, #5
 8008b5a:	68f9      	ldr	r1, [r7, #12]
 8008b5c:	4401      	add	r1, r0
 8008b5e:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008b62:	4313      	orrs	r3, r2
 8008b64:	610b      	str	r3, [r1, #16]
    }

    /* EP enable, IN data in FIFO */
    USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008b66:	68bb      	ldr	r3, [r7, #8]
 8008b68:	015a      	lsls	r2, r3, #5
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	4413      	add	r3, r2
 8008b6e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b72:	681b      	ldr	r3, [r3, #0]
 8008b74:	68ba      	ldr	r2, [r7, #8]
 8008b76:	0151      	lsls	r1, r2, #5
 8008b78:	68fa      	ldr	r2, [r7, #12]
 8008b7a:	440a      	add	r2, r1
 8008b7c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b80:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008b84:	6013      	str	r3, [r2, #0]

    /* Enable the Tx FIFO Empty Interrupt for this EP */
    if (ep->xfer_len > 0U)
 8008b86:	683b      	ldr	r3, [r7, #0]
 8008b88:	695b      	ldr	r3, [r3, #20]
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d06d      	beq.n	8008c6a <USB_EP0StartXfer+0x22e>
    {
      USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008b8e:	68fb      	ldr	r3, [r7, #12]
 8008b90:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008b94:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008b96:	683b      	ldr	r3, [r7, #0]
 8008b98:	781b      	ldrb	r3, [r3, #0]
 8008b9a:	f003 030f 	and.w	r3, r3, #15
 8008b9e:	2101      	movs	r1, #1
 8008ba0:	fa01 f303 	lsl.w	r3, r1, r3
 8008ba4:	68f9      	ldr	r1, [r7, #12]
 8008ba6:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008baa:	4313      	orrs	r3, r2
 8008bac:	634b      	str	r3, [r1, #52]	; 0x34
 8008bae:	e05c      	b.n	8008c6a <USB_EP0StartXfer+0x22e>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008bb0:	68bb      	ldr	r3, [r7, #8]
 8008bb2:	015a      	lsls	r2, r3, #5
 8008bb4:	68fb      	ldr	r3, [r7, #12]
 8008bb6:	4413      	add	r3, r2
 8008bb8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bbc:	691b      	ldr	r3, [r3, #16]
 8008bbe:	68ba      	ldr	r2, [r7, #8]
 8008bc0:	0151      	lsls	r1, r2, #5
 8008bc2:	68fa      	ldr	r2, [r7, #12]
 8008bc4:	440a      	add	r2, r1
 8008bc6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bca:	0cdb      	lsrs	r3, r3, #19
 8008bcc:	04db      	lsls	r3, r3, #19
 8008bce:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008bd0:	68bb      	ldr	r3, [r7, #8]
 8008bd2:	015a      	lsls	r2, r3, #5
 8008bd4:	68fb      	ldr	r3, [r7, #12]
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008bdc:	691b      	ldr	r3, [r3, #16]
 8008bde:	68ba      	ldr	r2, [r7, #8]
 8008be0:	0151      	lsls	r1, r2, #5
 8008be2:	68fa      	ldr	r2, [r7, #12]
 8008be4:	440a      	add	r2, r1
 8008be6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008bea:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008bee:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008bf2:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 8008bf4:	683b      	ldr	r3, [r7, #0]
 8008bf6:	695b      	ldr	r3, [r3, #20]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d003      	beq.n	8008c04 <USB_EP0StartXfer+0x1c8>
    {
      ep->xfer_len = ep->maxpacket;
 8008bfc:	683b      	ldr	r3, [r7, #0]
 8008bfe:	689a      	ldr	r2, [r3, #8]
 8008c00:	683b      	ldr	r3, [r7, #0]
 8008c02:	615a      	str	r2, [r3, #20]
    }

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008c04:	68bb      	ldr	r3, [r7, #8]
 8008c06:	015a      	lsls	r2, r3, #5
 8008c08:	68fb      	ldr	r3, [r7, #12]
 8008c0a:	4413      	add	r3, r2
 8008c0c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c10:	691b      	ldr	r3, [r3, #16]
 8008c12:	68ba      	ldr	r2, [r7, #8]
 8008c14:	0151      	lsls	r1, r2, #5
 8008c16:	68fa      	ldr	r2, [r7, #12]
 8008c18:	440a      	add	r2, r1
 8008c1a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c1e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008c22:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & (ep->maxpacket));
 8008c24:	68bb      	ldr	r3, [r7, #8]
 8008c26:	015a      	lsls	r2, r3, #5
 8008c28:	68fb      	ldr	r3, [r7, #12]
 8008c2a:	4413      	add	r3, r2
 8008c2c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c30:	691a      	ldr	r2, [r3, #16]
 8008c32:	683b      	ldr	r3, [r7, #0]
 8008c34:	689b      	ldr	r3, [r3, #8]
 8008c36:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008c3a:	68b9      	ldr	r1, [r7, #8]
 8008c3c:	0148      	lsls	r0, r1, #5
 8008c3e:	68f9      	ldr	r1, [r7, #12]
 8008c40:	4401      	add	r1, r0
 8008c42:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008c46:	4313      	orrs	r3, r2
 8008c48:	610b      	str	r3, [r1, #16]

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008c4a:	68bb      	ldr	r3, [r7, #8]
 8008c4c:	015a      	lsls	r2, r3, #5
 8008c4e:	68fb      	ldr	r3, [r7, #12]
 8008c50:	4413      	add	r3, r2
 8008c52:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008c56:	681b      	ldr	r3, [r3, #0]
 8008c58:	68ba      	ldr	r2, [r7, #8]
 8008c5a:	0151      	lsls	r1, r2, #5
 8008c5c:	68fa      	ldr	r2, [r7, #12]
 8008c5e:	440a      	add	r2, r1
 8008c60:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008c64:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008c68:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008c6a:	2300      	movs	r3, #0
}
 8008c6c:	4618      	mov	r0, r3
 8008c6e:	3714      	adds	r7, #20
 8008c70:	46bd      	mov	sp, r7
 8008c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c76:	4770      	bx	lr

08008c78 <USB_WritePacket>:
  * @param  ch_ep_num  endpoint or host channel number
  * @param  len  Number of bytes to write
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src, uint8_t ch_ep_num, uint16_t len)
{
 8008c78:	b480      	push	{r7}
 8008c7a:	b089      	sub	sp, #36	; 0x24
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	60f8      	str	r0, [r7, #12]
 8008c80:	60b9      	str	r1, [r7, #8]
 8008c82:	4611      	mov	r1, r2
 8008c84:	461a      	mov	r2, r3
 8008c86:	460b      	mov	r3, r1
 8008c88:	71fb      	strb	r3, [r7, #7]
 8008c8a:	4613      	mov	r3, r2
 8008c8c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008c8e:	68fb      	ldr	r3, [r7, #12]
 8008c90:	617b      	str	r3, [r7, #20]
  uint32_t *pSrc = (uint32_t *)src;
 8008c92:	68bb      	ldr	r3, [r7, #8]
 8008c94:	61fb      	str	r3, [r7, #28]
  uint32_t count32b, i;

  count32b = ((uint32_t)len + 3U) / 4U;
 8008c96:	88bb      	ldrh	r3, [r7, #4]
 8008c98:	3303      	adds	r3, #3
 8008c9a:	089b      	lsrs	r3, r3, #2
 8008c9c:	613b      	str	r3, [r7, #16]
  for (i = 0U; i < count32b; i++)
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	61bb      	str	r3, [r7, #24]
 8008ca2:	e00f      	b.n	8008cc4 <USB_WritePacket+0x4c>
  {
    USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8008ca4:	79fb      	ldrb	r3, [r7, #7]
 8008ca6:	031a      	lsls	r2, r3, #12
 8008ca8:	697b      	ldr	r3, [r7, #20]
 8008caa:	4413      	add	r3, r2
 8008cac:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008cb0:	461a      	mov	r2, r3
 8008cb2:	69fb      	ldr	r3, [r7, #28]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	6013      	str	r3, [r2, #0]
    pSrc++;
 8008cb8:	69fb      	ldr	r3, [r7, #28]
 8008cba:	3304      	adds	r3, #4
 8008cbc:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008cbe:	69bb      	ldr	r3, [r7, #24]
 8008cc0:	3301      	adds	r3, #1
 8008cc2:	61bb      	str	r3, [r7, #24]
 8008cc4:	69ba      	ldr	r2, [r7, #24]
 8008cc6:	693b      	ldr	r3, [r7, #16]
 8008cc8:	429a      	cmp	r2, r3
 8008cca:	d3eb      	bcc.n	8008ca4 <USB_WritePacket+0x2c>
  }

  return HAL_OK;
 8008ccc:	2300      	movs	r3, #0
}
 8008cce:	4618      	mov	r0, r3
 8008cd0:	3724      	adds	r7, #36	; 0x24
 8008cd2:	46bd      	mov	sp, r7
 8008cd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cd8:	4770      	bx	lr

08008cda <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8008cda:	b480      	push	{r7}
 8008cdc:	b089      	sub	sp, #36	; 0x24
 8008cde:	af00      	add	r7, sp, #0
 8008ce0:	60f8      	str	r0, [r7, #12]
 8008ce2:	60b9      	str	r1, [r7, #8]
 8008ce4:	4613      	mov	r3, r2
 8008ce6:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	617b      	str	r3, [r7, #20]
  uint32_t *pDest = (uint32_t *)dest;
 8008cec:	68bb      	ldr	r3, [r7, #8]
 8008cee:	61fb      	str	r3, [r7, #28]
  uint32_t i;
  uint32_t count32b = ((uint32_t)len + 3U) / 4U;
 8008cf0:	88fb      	ldrh	r3, [r7, #6]
 8008cf2:	3303      	adds	r3, #3
 8008cf4:	089b      	lsrs	r3, r3, #2
 8008cf6:	613b      	str	r3, [r7, #16]

  for (i = 0U; i < count32b; i++)
 8008cf8:	2300      	movs	r3, #0
 8008cfa:	61bb      	str	r3, [r7, #24]
 8008cfc:	e00b      	b.n	8008d16 <USB_ReadPacket+0x3c>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8008cfe:	697b      	ldr	r3, [r7, #20]
 8008d00:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8008d04:	681a      	ldr	r2, [r3, #0]
 8008d06:	69fb      	ldr	r3, [r7, #28]
 8008d08:	601a      	str	r2, [r3, #0]
    pDest++;
 8008d0a:	69fb      	ldr	r3, [r7, #28]
 8008d0c:	3304      	adds	r3, #4
 8008d0e:	61fb      	str	r3, [r7, #28]
  for (i = 0U; i < count32b; i++)
 8008d10:	69bb      	ldr	r3, [r7, #24]
 8008d12:	3301      	adds	r3, #1
 8008d14:	61bb      	str	r3, [r7, #24]
 8008d16:	69ba      	ldr	r2, [r7, #24]
 8008d18:	693b      	ldr	r3, [r7, #16]
 8008d1a:	429a      	cmp	r2, r3
 8008d1c:	d3ef      	bcc.n	8008cfe <USB_ReadPacket+0x24>
  }

  return ((void *)pDest);
 8008d1e:	69fb      	ldr	r3, [r7, #28]
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3724      	adds	r7, #36	; 0x24
 8008d24:	46bd      	mov	sp, r7
 8008d26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2a:	4770      	bx	lr

08008d2c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008d2c:	b480      	push	{r7}
 8008d2e:	b085      	sub	sp, #20
 8008d30:	af00      	add	r7, sp, #0
 8008d32:	6078      	str	r0, [r7, #4]
 8008d34:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008d36:	687b      	ldr	r3, [r7, #4]
 8008d38:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008d3a:	683b      	ldr	r3, [r7, #0]
 8008d3c:	781b      	ldrb	r3, [r3, #0]
 8008d3e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008d40:	683b      	ldr	r3, [r7, #0]
 8008d42:	785b      	ldrb	r3, [r3, #1]
 8008d44:	2b01      	cmp	r3, #1
 8008d46:	d12c      	bne.n	8008da2 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008d48:	68bb      	ldr	r3, [r7, #8]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	68fb      	ldr	r3, [r7, #12]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	2b00      	cmp	r3, #0
 8008d58:	db12      	blt.n	8008d80 <USB_EPSetStall+0x54>
 8008d5a:	68bb      	ldr	r3, [r7, #8]
 8008d5c:	2b00      	cmp	r3, #0
 8008d5e:	d00f      	beq.n	8008d80 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8008d60:	68bb      	ldr	r3, [r7, #8]
 8008d62:	015a      	lsls	r2, r3, #5
 8008d64:	68fb      	ldr	r3, [r7, #12]
 8008d66:	4413      	add	r3, r2
 8008d68:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d6c:	681b      	ldr	r3, [r3, #0]
 8008d6e:	68ba      	ldr	r2, [r7, #8]
 8008d70:	0151      	lsls	r1, r2, #5
 8008d72:	68fa      	ldr	r2, [r7, #12]
 8008d74:	440a      	add	r2, r1
 8008d76:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d7a:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008d7e:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8008d80:	68bb      	ldr	r3, [r7, #8]
 8008d82:	015a      	lsls	r2, r3, #5
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	4413      	add	r3, r2
 8008d88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d8c:	681b      	ldr	r3, [r3, #0]
 8008d8e:	68ba      	ldr	r2, [r7, #8]
 8008d90:	0151      	lsls	r1, r2, #5
 8008d92:	68fa      	ldr	r2, [r7, #12]
 8008d94:	440a      	add	r2, r1
 8008d96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d9a:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008d9e:	6013      	str	r3, [r2, #0]
 8008da0:	e02b      	b.n	8008dfa <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8008da2:	68bb      	ldr	r3, [r7, #8]
 8008da4:	015a      	lsls	r2, r3, #5
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	4413      	add	r3, r2
 8008daa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	2b00      	cmp	r3, #0
 8008db2:	db12      	blt.n	8008dda <USB_EPSetStall+0xae>
 8008db4:	68bb      	ldr	r3, [r7, #8]
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	d00f      	beq.n	8008dda <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8008dba:	68bb      	ldr	r3, [r7, #8]
 8008dbc:	015a      	lsls	r2, r3, #5
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	4413      	add	r3, r2
 8008dc2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	68ba      	ldr	r2, [r7, #8]
 8008dca:	0151      	lsls	r1, r2, #5
 8008dcc:	68fa      	ldr	r2, [r7, #12]
 8008dce:	440a      	add	r2, r1
 8008dd0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dd4:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8008dd8:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8008dda:	68bb      	ldr	r3, [r7, #8]
 8008ddc:	015a      	lsls	r2, r3, #5
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	4413      	add	r3, r2
 8008de2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	68ba      	ldr	r2, [r7, #8]
 8008dea:	0151      	lsls	r1, r2, #5
 8008dec:	68fa      	ldr	r2, [r7, #12]
 8008dee:	440a      	add	r2, r1
 8008df0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008df4:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8008df8:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008dfa:	2300      	movs	r3, #0
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3714      	adds	r7, #20
 8008e00:	46bd      	mov	sp, r7
 8008e02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e06:	4770      	bx	lr

08008e08 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008e08:	b480      	push	{r7}
 8008e0a:	b085      	sub	sp, #20
 8008e0c:	af00      	add	r7, sp, #0
 8008e0e:	6078      	str	r0, [r7, #4]
 8008e10:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008e12:	687b      	ldr	r3, [r7, #4]
 8008e14:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008e16:	683b      	ldr	r3, [r7, #0]
 8008e18:	781b      	ldrb	r3, [r3, #0]
 8008e1a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008e1c:	683b      	ldr	r3, [r7, #0]
 8008e1e:	785b      	ldrb	r3, [r3, #1]
 8008e20:	2b01      	cmp	r3, #1
 8008e22:	d128      	bne.n	8008e76 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8008e24:	68bb      	ldr	r3, [r7, #8]
 8008e26:	015a      	lsls	r2, r3, #5
 8008e28:	68fb      	ldr	r3, [r7, #12]
 8008e2a:	4413      	add	r3, r2
 8008e2c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	68ba      	ldr	r2, [r7, #8]
 8008e34:	0151      	lsls	r1, r2, #5
 8008e36:	68fa      	ldr	r2, [r7, #12]
 8008e38:	440a      	add	r2, r1
 8008e3a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e3e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e42:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008e44:	683b      	ldr	r3, [r7, #0]
 8008e46:	78db      	ldrb	r3, [r3, #3]
 8008e48:	2b03      	cmp	r3, #3
 8008e4a:	d003      	beq.n	8008e54 <USB_EPClearStall+0x4c>
 8008e4c:	683b      	ldr	r3, [r7, #0]
 8008e4e:	78db      	ldrb	r3, [r3, #3]
 8008e50:	2b02      	cmp	r3, #2
 8008e52:	d138      	bne.n	8008ec6 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	015a      	lsls	r2, r3, #5
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	4413      	add	r3, r2
 8008e5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008e60:	681b      	ldr	r3, [r3, #0]
 8008e62:	68ba      	ldr	r2, [r7, #8]
 8008e64:	0151      	lsls	r1, r2, #5
 8008e66:	68fa      	ldr	r2, [r7, #12]
 8008e68:	440a      	add	r2, r1
 8008e6a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008e6e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008e72:	6013      	str	r3, [r2, #0]
 8008e74:	e027      	b.n	8008ec6 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8008e76:	68bb      	ldr	r3, [r7, #8]
 8008e78:	015a      	lsls	r2, r3, #5
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	4413      	add	r3, r2
 8008e7e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e82:	681b      	ldr	r3, [r3, #0]
 8008e84:	68ba      	ldr	r2, [r7, #8]
 8008e86:	0151      	lsls	r1, r2, #5
 8008e88:	68fa      	ldr	r2, [r7, #12]
 8008e8a:	440a      	add	r2, r1
 8008e8c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e90:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8008e94:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8008e96:	683b      	ldr	r3, [r7, #0]
 8008e98:	78db      	ldrb	r3, [r3, #3]
 8008e9a:	2b03      	cmp	r3, #3
 8008e9c:	d003      	beq.n	8008ea6 <USB_EPClearStall+0x9e>
 8008e9e:	683b      	ldr	r3, [r7, #0]
 8008ea0:	78db      	ldrb	r3, [r3, #3]
 8008ea2:	2b02      	cmp	r3, #2
 8008ea4:	d10f      	bne.n	8008ec6 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8008ea6:	68bb      	ldr	r3, [r7, #8]
 8008ea8:	015a      	lsls	r2, r3, #5
 8008eaa:	68fb      	ldr	r3, [r7, #12]
 8008eac:	4413      	add	r3, r2
 8008eae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008eb2:	681b      	ldr	r3, [r3, #0]
 8008eb4:	68ba      	ldr	r2, [r7, #8]
 8008eb6:	0151      	lsls	r1, r2, #5
 8008eb8:	68fa      	ldr	r2, [r7, #12]
 8008eba:	440a      	add	r2, r1
 8008ebc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008ec0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008ec4:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8008ec6:	2300      	movs	r3, #0
}
 8008ec8:	4618      	mov	r0, r3
 8008eca:	3714      	adds	r7, #20
 8008ecc:	46bd      	mov	sp, r7
 8008ece:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ed2:	4770      	bx	lr

08008ed4 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8008ed4:	b480      	push	{r7}
 8008ed6:	b085      	sub	sp, #20
 8008ed8:	af00      	add	r7, sp, #0
 8008eda:	6078      	str	r0, [r7, #4]
 8008edc:	460b      	mov	r3, r1
 8008ede:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	68fa      	ldr	r2, [r7, #12]
 8008eee:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008ef2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8008ef6:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008efe:	681a      	ldr	r2, [r3, #0]
 8008f00:	78fb      	ldrb	r3, [r7, #3]
 8008f02:	011b      	lsls	r3, r3, #4
 8008f04:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8008f08:	68f9      	ldr	r1, [r7, #12]
 8008f0a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008f0e:	4313      	orrs	r3, r2
 8008f10:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8008f12:	2300      	movs	r3, #0
}
 8008f14:	4618      	mov	r0, r3
 8008f16:	3714      	adds	r7, #20
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f1e:	4770      	bx	lr

08008f20 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f20:	b480      	push	{r7}
 8008f22:	b085      	sub	sp, #20
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f28:	687b      	ldr	r3, [r7, #4]
 8008f2a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f32:	681b      	ldr	r3, [r3, #0]
 8008f34:	68fa      	ldr	r2, [r7, #12]
 8008f36:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f3a:	f023 0303 	bic.w	r3, r3, #3
 8008f3e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8008f40:	68fb      	ldr	r3, [r7, #12]
 8008f42:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f46:	685b      	ldr	r3, [r3, #4]
 8008f48:	68fa      	ldr	r2, [r7, #12]
 8008f4a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f4e:	f023 0302 	bic.w	r3, r3, #2
 8008f52:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f54:	2300      	movs	r3, #0
}
 8008f56:	4618      	mov	r0, r3
 8008f58:	3714      	adds	r7, #20
 8008f5a:	46bd      	mov	sp, r7
 8008f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f60:	4770      	bx	lr

08008f62 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 8008f62:	b480      	push	{r7}
 8008f64:	b085      	sub	sp, #20
 8008f66:	af00      	add	r7, sp, #0
 8008f68:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008f74:	681b      	ldr	r3, [r3, #0]
 8008f76:	68fa      	ldr	r2, [r7, #12]
 8008f78:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 8008f7c:	f023 0303 	bic.w	r3, r3, #3
 8008f80:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008f82:	68fb      	ldr	r3, [r7, #12]
 8008f84:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008f88:	685b      	ldr	r3, [r3, #4]
 8008f8a:	68fa      	ldr	r2, [r7, #12]
 8008f8c:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008f90:	f043 0302 	orr.w	r3, r3, #2
 8008f94:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8008f96:	2300      	movs	r3, #0
}
 8008f98:	4618      	mov	r0, r3
 8008f9a:	3714      	adds	r7, #20
 8008f9c:	46bd      	mov	sp, r7
 8008f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa2:	4770      	bx	lr

08008fa4 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b085      	sub	sp, #20
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8008fac:	687b      	ldr	r3, [r7, #4]
 8008fae:	695b      	ldr	r3, [r3, #20]
 8008fb0:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	699b      	ldr	r3, [r3, #24]
 8008fb6:	68fa      	ldr	r2, [r7, #12]
 8008fb8:	4013      	ands	r3, r2
 8008fba:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8008fbc:	68fb      	ldr	r3, [r7, #12]
}
 8008fbe:	4618      	mov	r0, r3
 8008fc0:	3714      	adds	r7, #20
 8008fc2:	46bd      	mov	sp, r7
 8008fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fc8:	4770      	bx	lr

08008fca <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008fca:	b480      	push	{r7}
 8008fcc:	b085      	sub	sp, #20
 8008fce:	af00      	add	r7, sp, #0
 8008fd0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008fd2:	687b      	ldr	r3, [r7, #4]
 8008fd4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fdc:	699b      	ldr	r3, [r3, #24]
 8008fde:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008fe6:	69db      	ldr	r3, [r3, #28]
 8008fe8:	68ba      	ldr	r2, [r7, #8]
 8008fea:	4013      	ands	r3, r2
 8008fec:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8008fee:	68bb      	ldr	r3, [r7, #8]
 8008ff0:	0c1b      	lsrs	r3, r3, #16
}
 8008ff2:	4618      	mov	r0, r3
 8008ff4:	3714      	adds	r7, #20
 8008ff6:	46bd      	mov	sp, r7
 8008ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ffc:	4770      	bx	lr

08008ffe <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 8008ffe:	b480      	push	{r7}
 8009000:	b085      	sub	sp, #20
 8009002:	af00      	add	r7, sp, #0
 8009004:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009010:	699b      	ldr	r3, [r3, #24]
 8009012:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009014:	68fb      	ldr	r3, [r7, #12]
 8009016:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800901a:	69db      	ldr	r3, [r3, #28]
 800901c:	68ba      	ldr	r2, [r7, #8]
 800901e:	4013      	ands	r3, r2
 8009020:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009022:	68bb      	ldr	r3, [r7, #8]
 8009024:	b29b      	uxth	r3, r3
}
 8009026:	4618      	mov	r0, r3
 8009028:	3714      	adds	r7, #20
 800902a:	46bd      	mov	sp, r7
 800902c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009030:	4770      	bx	lr

08009032 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009032:	b480      	push	{r7}
 8009034:	b085      	sub	sp, #20
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	460b      	mov	r3, r1
 800903c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800903e:	687b      	ldr	r3, [r7, #4]
 8009040:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8009042:	78fb      	ldrb	r3, [r7, #3]
 8009044:	015a      	lsls	r2, r3, #5
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	4413      	add	r3, r2
 800904a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800904e:	689b      	ldr	r3, [r3, #8]
 8009050:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8009052:	68fb      	ldr	r3, [r7, #12]
 8009054:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009058:	695b      	ldr	r3, [r3, #20]
 800905a:	68ba      	ldr	r2, [r7, #8]
 800905c:	4013      	ands	r3, r2
 800905e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8009060:	68bb      	ldr	r3, [r7, #8]
}
 8009062:	4618      	mov	r0, r3
 8009064:	3714      	adds	r7, #20
 8009066:	46bd      	mov	sp, r7
 8009068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800906c:	4770      	bx	lr

0800906e <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800906e:	b480      	push	{r7}
 8009070:	b087      	sub	sp, #28
 8009072:	af00      	add	r7, sp, #0
 8009074:	6078      	str	r0, [r7, #4]
 8009076:	460b      	mov	r3, r1
 8009078:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg, msk, emp;

  msk = USBx_DEVICE->DIEPMSK;
 800907e:	697b      	ldr	r3, [r7, #20]
 8009080:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009084:	691b      	ldr	r3, [r3, #16]
 8009086:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8009088:	697b      	ldr	r3, [r7, #20]
 800908a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800908e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8009090:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8009092:	78fb      	ldrb	r3, [r7, #3]
 8009094:	f003 030f 	and.w	r3, r3, #15
 8009098:	68fa      	ldr	r2, [r7, #12]
 800909a:	fa22 f303 	lsr.w	r3, r2, r3
 800909e:	01db      	lsls	r3, r3, #7
 80090a0:	b2db      	uxtb	r3, r3
 80090a2:	693a      	ldr	r2, [r7, #16]
 80090a4:	4313      	orrs	r3, r2
 80090a6:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 80090a8:	78fb      	ldrb	r3, [r7, #3]
 80090aa:	015a      	lsls	r2, r3, #5
 80090ac:	697b      	ldr	r3, [r7, #20]
 80090ae:	4413      	add	r3, r2
 80090b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090b4:	689b      	ldr	r3, [r3, #8]
 80090b6:	693a      	ldr	r2, [r7, #16]
 80090b8:	4013      	ands	r3, r2
 80090ba:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80090bc:	68bb      	ldr	r3, [r7, #8]
}
 80090be:	4618      	mov	r0, r3
 80090c0:	371c      	adds	r7, #28
 80090c2:	46bd      	mov	sp, r7
 80090c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090c8:	4770      	bx	lr

080090ca <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 80090ca:	b480      	push	{r7}
 80090cc:	b083      	sub	sp, #12
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 80090d2:	687b      	ldr	r3, [r7, #4]
 80090d4:	695b      	ldr	r3, [r3, #20]
 80090d6:	f003 0301 	and.w	r3, r3, #1
}
 80090da:	4618      	mov	r0, r3
 80090dc:	370c      	adds	r7, #12
 80090de:	46bd      	mov	sp, r7
 80090e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090e4:	4770      	bx	lr

080090e6 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 80090e6:	b480      	push	{r7}
 80090e8:	b085      	sub	sp, #20
 80090ea:	af00      	add	r7, sp, #0
 80090ec:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80090ee:	687b      	ldr	r3, [r7, #4]
 80090f0:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 80090f2:	68fb      	ldr	r3, [r7, #12]
 80090f4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090f8:	681b      	ldr	r3, [r3, #0]
 80090fa:	68fa      	ldr	r2, [r7, #12]
 80090fc:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009100:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009104:	f023 0307 	bic.w	r3, r3, #7
 8009108:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009110:	685b      	ldr	r3, [r3, #4]
 8009112:	68fa      	ldr	r2, [r7, #12]
 8009114:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009118:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800911c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800911e:	2300      	movs	r3, #0
}
 8009120:	4618      	mov	r0, r3
 8009122:	3714      	adds	r7, #20
 8009124:	46bd      	mov	sp, r7
 8009126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800912a:	4770      	bx	lr

0800912c <USB_EP0_OutStart>:
  * @param  USBx  Selected device
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t *psetup)
{
 800912c:	b480      	push	{r7}
 800912e:	b085      	sub	sp, #20
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
 8009134:	6039      	str	r1, [r7, #0]
  UNUSED(psetup);
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	60fb      	str	r3, [r7, #12]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800913a:	687b      	ldr	r3, [r7, #4]
 800913c:	333c      	adds	r3, #60	; 0x3c
 800913e:	3304      	adds	r3, #4
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	60bb      	str	r3, [r7, #8]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8009144:	68bb      	ldr	r3, [r7, #8]
 8009146:	4a1c      	ldr	r2, [pc, #112]	; (80091b8 <USB_EP0_OutStart+0x8c>)
 8009148:	4293      	cmp	r3, r2
 800914a:	d90a      	bls.n	8009162 <USB_EP0_OutStart+0x36>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800914c:	68fb      	ldr	r3, [r7, #12]
 800914e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8009158:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 800915c:	d101      	bne.n	8009162 <USB_EP0_OutStart+0x36>
    {
      return HAL_OK;
 800915e:	2300      	movs	r3, #0
 8009160:	e024      	b.n	80091ac <USB_EP0_OutStart+0x80>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 8009162:	68fb      	ldr	r3, [r7, #12]
 8009164:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009168:	461a      	mov	r2, r3
 800916a:	2300      	movs	r3, #0
 800916c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009174:	691b      	ldr	r3, [r3, #16]
 8009176:	68fa      	ldr	r2, [r7, #12]
 8009178:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800917c:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009180:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009188:	691b      	ldr	r3, [r3, #16]
 800918a:	68fa      	ldr	r2, [r7, #12]
 800918c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009190:	f043 0318 	orr.w	r3, r3, #24
 8009194:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8009196:	68fb      	ldr	r3, [r7, #12]
 8009198:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	68fa      	ldr	r2, [r7, #12]
 80091a0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091a4:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 80091a8:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80091aa:	2300      	movs	r3, #0
}
 80091ac:	4618      	mov	r0, r3
 80091ae:	3714      	adds	r7, #20
 80091b0:	46bd      	mov	sp, r7
 80091b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80091b6:	4770      	bx	lr
 80091b8:	4f54300a 	.word	0x4f54300a

080091bc <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 80091bc:	b480      	push	{r7}
 80091be:	b085      	sub	sp, #20
 80091c0:	af00      	add	r7, sp, #0
 80091c2:	6078      	str	r0, [r7, #4]
  uint32_t count = 0U;
 80091c4:	2300      	movs	r3, #0
 80091c6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    if (++count > 200000U)
 80091c8:	68fb      	ldr	r3, [r7, #12]
 80091ca:	3301      	adds	r3, #1
 80091cc:	60fb      	str	r3, [r7, #12]
 80091ce:	68fb      	ldr	r3, [r7, #12]
 80091d0:	4a13      	ldr	r2, [pc, #76]	; (8009220 <USB_CoreReset+0x64>)
 80091d2:	4293      	cmp	r3, r2
 80091d4:	d901      	bls.n	80091da <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 80091d6:	2303      	movs	r3, #3
 80091d8:	e01b      	b.n	8009212 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80091da:	687b      	ldr	r3, [r7, #4]
 80091dc:	691b      	ldr	r3, [r3, #16]
 80091de:	2b00      	cmp	r3, #0
 80091e0:	daf2      	bge.n	80091c8 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 80091e2:	2300      	movs	r3, #0
 80091e4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 80091e6:	687b      	ldr	r3, [r7, #4]
 80091e8:	691b      	ldr	r3, [r3, #16]
 80091ea:	f043 0201 	orr.w	r2, r3, #1
 80091ee:	687b      	ldr	r3, [r7, #4]
 80091f0:	611a      	str	r2, [r3, #16]

  do
  {
    if (++count > 200000U)
 80091f2:	68fb      	ldr	r3, [r7, #12]
 80091f4:	3301      	adds	r3, #1
 80091f6:	60fb      	str	r3, [r7, #12]
 80091f8:	68fb      	ldr	r3, [r7, #12]
 80091fa:	4a09      	ldr	r2, [pc, #36]	; (8009220 <USB_CoreReset+0x64>)
 80091fc:	4293      	cmp	r3, r2
 80091fe:	d901      	bls.n	8009204 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8009200:	2303      	movs	r3, #3
 8009202:	e006      	b.n	8009212 <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	691b      	ldr	r3, [r3, #16]
 8009208:	f003 0301 	and.w	r3, r3, #1
 800920c:	2b01      	cmp	r3, #1
 800920e:	d0f0      	beq.n	80091f2 <USB_CoreReset+0x36>

  return HAL_OK;
 8009210:	2300      	movs	r3, #0
}
 8009212:	4618      	mov	r0, r3
 8009214:	3714      	adds	r7, #20
 8009216:	46bd      	mov	sp, r7
 8009218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800921c:	4770      	bx	lr
 800921e:	bf00      	nop
 8009220:	00030d40 	.word	0x00030d40

08009224 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009224:	b580      	push	{r7, lr}
 8009226:	b084      	sub	sp, #16
 8009228:	af00      	add	r7, sp, #0
 800922a:	6078      	str	r0, [r7, #4]
 800922c:	460b      	mov	r3, r1
 800922e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8009230:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8009234:	f003 fb24 	bl	800c880 <malloc>
 8009238:	4603      	mov	r3, r0
 800923a:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800923c:	68fb      	ldr	r3, [r7, #12]
 800923e:	2b00      	cmp	r3, #0
 8009240:	d105      	bne.n	800924e <USBD_CDC_Init+0x2a>
  {
    pdev->pClassData = NULL;
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	2200      	movs	r2, #0
 8009246:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
    return (uint8_t)USBD_EMEM;
 800924a:	2302      	movs	r3, #2
 800924c:	e066      	b.n	800931c <USBD_CDC_Init+0xf8>
  }

  pdev->pClassData = (void *)hcdc;
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	68fa      	ldr	r2, [r7, #12]
 8009252:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	7c1b      	ldrb	r3, [r3, #16]
 800925a:	2b00      	cmp	r3, #0
 800925c:	d119      	bne.n	8009292 <USBD_CDC_Init+0x6e>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800925e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009262:	2202      	movs	r2, #2
 8009264:	2181      	movs	r1, #129	; 0x81
 8009266:	6878      	ldr	r0, [r7, #4]
 8009268:	f001 ffbc 	bl	800b1e4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800926c:	687b      	ldr	r3, [r7, #4]
 800926e:	2201      	movs	r2, #1
 8009270:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8009272:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009276:	2202      	movs	r2, #2
 8009278:	2101      	movs	r1, #1
 800927a:	6878      	ldr	r0, [r7, #4]
 800927c:	f001 ffb2 	bl	800b1e4 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	2201      	movs	r2, #1
 8009284:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	2210      	movs	r2, #16
 800928c:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
 8009290:	e016      	b.n	80092c0 <USBD_CDC_Init+0x9c>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8009292:	2340      	movs	r3, #64	; 0x40
 8009294:	2202      	movs	r2, #2
 8009296:	2181      	movs	r1, #129	; 0x81
 8009298:	6878      	ldr	r0, [r7, #4]
 800929a:	f001 ffa3 	bl	800b1e4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	2201      	movs	r2, #1
 80092a2:	871a      	strh	r2, [r3, #56]	; 0x38

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 80092a4:	2340      	movs	r3, #64	; 0x40
 80092a6:	2202      	movs	r2, #2
 80092a8:	2101      	movs	r1, #1
 80092aa:	6878      	ldr	r0, [r7, #4]
 80092ac:	f001 ff9a 	bl	800b1e4 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80092b8:	687b      	ldr	r3, [r7, #4]
 80092ba:	2210      	movs	r2, #16
 80092bc:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80092c0:	2308      	movs	r3, #8
 80092c2:	2203      	movs	r2, #3
 80092c4:	2182      	movs	r1, #130	; 0x82
 80092c6:	6878      	ldr	r0, [r7, #4]
 80092c8:	f001 ff8c 	bl	800b1e4 <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	2201      	movs	r2, #1
 80092d0:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80092da:	681b      	ldr	r3, [r3, #0]
 80092dc:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80092de:	68fb      	ldr	r3, [r7, #12]
 80092e0:	2200      	movs	r2, #0
 80092e2:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	2200      	movs	r2, #0
 80092ea:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	7c1b      	ldrb	r3, [r3, #16]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d109      	bne.n	800930a <USBD_CDC_Init+0xe6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80092fc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009300:	2101      	movs	r1, #1
 8009302:	6878      	ldr	r0, [r7, #4]
 8009304:	f002 f8e8 	bl	800b4d8 <USBD_LL_PrepareReceive>
 8009308:	e007      	b.n	800931a <USBD_CDC_Init+0xf6>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009310:	2340      	movs	r3, #64	; 0x40
 8009312:	2101      	movs	r1, #1
 8009314:	6878      	ldr	r0, [r7, #4]
 8009316:	f002 f8df 	bl	800b4d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800931a:	2300      	movs	r3, #0
}
 800931c:	4618      	mov	r0, r3
 800931e:	3710      	adds	r7, #16
 8009320:	46bd      	mov	sp, r7
 8009322:	bd80      	pop	{r7, pc}

08009324 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009324:	b580      	push	{r7, lr}
 8009326:	b082      	sub	sp, #8
 8009328:	af00      	add	r7, sp, #0
 800932a:	6078      	str	r0, [r7, #4]
 800932c:	460b      	mov	r3, r1
 800932e:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8009330:	2181      	movs	r1, #129	; 0x81
 8009332:	6878      	ldr	r0, [r7, #4]
 8009334:	f001 ff94 	bl	800b260 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2200      	movs	r2, #0
 800933c:	871a      	strh	r2, [r3, #56]	; 0x38

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800933e:	2101      	movs	r1, #1
 8009340:	6878      	ldr	r0, [r7, #4]
 8009342:	f001 ff8d 	bl	800b260 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	2200      	movs	r2, #0
 800934a:	f8a3 2178 	strh.w	r2, [r3, #376]	; 0x178

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800934e:	2182      	movs	r1, #130	; 0x82
 8009350:	6878      	ldr	r0, [r7, #4]
 8009352:	f001 ff85 	bl	800b260 <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8009356:	687b      	ldr	r3, [r7, #4]
 8009358:	2200      	movs	r2, #0
 800935a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = 0U;
 800935e:	687b      	ldr	r3, [r7, #4]
 8009360:	2200      	movs	r2, #0
 8009362:	f8a3 204e 	strh.w	r2, [r3, #78]	; 0x4e

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800936c:	2b00      	cmp	r3, #0
 800936e:	d00e      	beq.n	800938e <USBD_CDC_DeInit+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009376:	685b      	ldr	r3, [r3, #4]
 8009378:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009380:	4618      	mov	r0, r3
 8009382:	f003 fa85 	bl	800c890 <free>
    pdev->pClassData = NULL;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	2200      	movs	r2, #0
 800938a:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 800938e:	2300      	movs	r3, #0
}
 8009390:	4618      	mov	r0, r3
 8009392:	3708      	adds	r7, #8
 8009394:	46bd      	mov	sp, r7
 8009396:	bd80      	pop	{r7, pc}

08009398 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009398:	b580      	push	{r7, lr}
 800939a:	b086      	sub	sp, #24
 800939c:	af00      	add	r7, sp, #0
 800939e:	6078      	str	r0, [r7, #4]
 80093a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80093a2:	687b      	ldr	r3, [r7, #4]
 80093a4:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80093a8:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 80093aa:	2300      	movs	r3, #0
 80093ac:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 80093ae:	2300      	movs	r3, #0
 80093b0:	81bb      	strh	r3, [r7, #12]
  USBD_StatusTypeDef ret = USBD_OK;
 80093b2:	2300      	movs	r3, #0
 80093b4:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093b6:	683b      	ldr	r3, [r7, #0]
 80093b8:	781b      	ldrb	r3, [r3, #0]
 80093ba:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d03a      	beq.n	8009438 <USBD_CDC_Setup+0xa0>
 80093c2:	2b20      	cmp	r3, #32
 80093c4:	f040 8097 	bne.w	80094f6 <USBD_CDC_Setup+0x15e>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80093c8:	683b      	ldr	r3, [r7, #0]
 80093ca:	88db      	ldrh	r3, [r3, #6]
 80093cc:	2b00      	cmp	r3, #0
 80093ce:	d029      	beq.n	8009424 <USBD_CDC_Setup+0x8c>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80093d0:	683b      	ldr	r3, [r7, #0]
 80093d2:	781b      	ldrb	r3, [r3, #0]
 80093d4:	b25b      	sxtb	r3, r3
 80093d6:	2b00      	cmp	r3, #0
 80093d8:	da11      	bge.n	80093fe <USBD_CDC_Setup+0x66>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80093da:	687b      	ldr	r3, [r7, #4]
 80093dc:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	683a      	ldr	r2, [r7, #0]
 80093e4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)hcdc->data,
 80093e6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 80093e8:	683a      	ldr	r2, [r7, #0]
 80093ea:	88d2      	ldrh	r2, [r2, #6]
 80093ec:	4798      	blx	r3
                                                            req->wLength);

          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, req->wLength);
 80093ee:	6939      	ldr	r1, [r7, #16]
 80093f0:	683b      	ldr	r3, [r7, #0]
 80093f2:	88db      	ldrh	r3, [r3, #6]
 80093f4:	461a      	mov	r2, r3
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f001 fa9f 	bl	800a93a <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)req, 0U);
      }
      break;
 80093fc:	e082      	b.n	8009504 <USBD_CDC_Setup+0x16c>
          hcdc->CmdOpCode = req->bRequest;
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	785a      	ldrb	r2, [r3, #1]
 8009402:	693b      	ldr	r3, [r7, #16]
 8009404:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8009408:	683b      	ldr	r3, [r7, #0]
 800940a:	88db      	ldrh	r3, [r3, #6]
 800940c:	b2da      	uxtb	r2, r3
 800940e:	693b      	ldr	r3, [r7, #16]
 8009410:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 8009414:	6939      	ldr	r1, [r7, #16]
 8009416:	683b      	ldr	r3, [r7, #0]
 8009418:	88db      	ldrh	r3, [r3, #6]
 800941a:	461a      	mov	r2, r3
 800941c:	6878      	ldr	r0, [r7, #4]
 800941e:	f001 fab8 	bl	800a992 <USBD_CtlPrepareRx>
      break;
 8009422:	e06f      	b.n	8009504 <USBD_CDC_Setup+0x16c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	683a      	ldr	r2, [r7, #0]
 800942e:	7850      	ldrb	r0, [r2, #1]
 8009430:	2200      	movs	r2, #0
 8009432:	6839      	ldr	r1, [r7, #0]
 8009434:	4798      	blx	r3
      break;
 8009436:	e065      	b.n	8009504 <USBD_CDC_Setup+0x16c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009438:	683b      	ldr	r3, [r7, #0]
 800943a:	785b      	ldrb	r3, [r3, #1]
 800943c:	2b0b      	cmp	r3, #11
 800943e:	d84f      	bhi.n	80094e0 <USBD_CDC_Setup+0x148>
 8009440:	a201      	add	r2, pc, #4	; (adr r2, 8009448 <USBD_CDC_Setup+0xb0>)
 8009442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009446:	bf00      	nop
 8009448:	08009479 	.word	0x08009479
 800944c:	080094ef 	.word	0x080094ef
 8009450:	080094e1 	.word	0x080094e1
 8009454:	080094e1 	.word	0x080094e1
 8009458:	080094e1 	.word	0x080094e1
 800945c:	080094e1 	.word	0x080094e1
 8009460:	080094e1 	.word	0x080094e1
 8009464:	080094e1 	.word	0x080094e1
 8009468:	080094e1 	.word	0x080094e1
 800946c:	080094e1 	.word	0x080094e1
 8009470:	080094a1 	.word	0x080094a1
 8009474:	080094c9 	.word	0x080094c9
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800947e:	2b03      	cmp	r3, #3
 8009480:	d107      	bne.n	8009492 <USBD_CDC_Setup+0xfa>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009482:	f107 030c 	add.w	r3, r7, #12
 8009486:	2202      	movs	r2, #2
 8009488:	4619      	mov	r1, r3
 800948a:	6878      	ldr	r0, [r7, #4]
 800948c:	f001 fa55 	bl	800a93a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009490:	e030      	b.n	80094f4 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 8009492:	6839      	ldr	r1, [r7, #0]
 8009494:	6878      	ldr	r0, [r7, #4]
 8009496:	f001 f9df 	bl	800a858 <USBD_CtlError>
            ret = USBD_FAIL;
 800949a:	2303      	movs	r3, #3
 800949c:	75fb      	strb	r3, [r7, #23]
          break;
 800949e:	e029      	b.n	80094f4 <USBD_CDC_Setup+0x15c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094a6:	2b03      	cmp	r3, #3
 80094a8:	d107      	bne.n	80094ba <USBD_CDC_Setup+0x122>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80094aa:	f107 030f 	add.w	r3, r7, #15
 80094ae:	2201      	movs	r2, #1
 80094b0:	4619      	mov	r1, r3
 80094b2:	6878      	ldr	r0, [r7, #4]
 80094b4:	f001 fa41 	bl	800a93a <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80094b8:	e01c      	b.n	80094f4 <USBD_CDC_Setup+0x15c>
            USBD_CtlError(pdev, req);
 80094ba:	6839      	ldr	r1, [r7, #0]
 80094bc:	6878      	ldr	r0, [r7, #4]
 80094be:	f001 f9cb 	bl	800a858 <USBD_CtlError>
            ret = USBD_FAIL;
 80094c2:	2303      	movs	r3, #3
 80094c4:	75fb      	strb	r3, [r7, #23]
          break;
 80094c6:	e015      	b.n	80094f4 <USBD_CDC_Setup+0x15c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 80094c8:	687b      	ldr	r3, [r7, #4]
 80094ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 80094ce:	2b03      	cmp	r3, #3
 80094d0:	d00f      	beq.n	80094f2 <USBD_CDC_Setup+0x15a>
          {
            USBD_CtlError(pdev, req);
 80094d2:	6839      	ldr	r1, [r7, #0]
 80094d4:	6878      	ldr	r0, [r7, #4]
 80094d6:	f001 f9bf 	bl	800a858 <USBD_CtlError>
            ret = USBD_FAIL;
 80094da:	2303      	movs	r3, #3
 80094dc:	75fb      	strb	r3, [r7, #23]
          }
          break;
 80094de:	e008      	b.n	80094f2 <USBD_CDC_Setup+0x15a>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 80094e0:	6839      	ldr	r1, [r7, #0]
 80094e2:	6878      	ldr	r0, [r7, #4]
 80094e4:	f001 f9b8 	bl	800a858 <USBD_CtlError>
          ret = USBD_FAIL;
 80094e8:	2303      	movs	r3, #3
 80094ea:	75fb      	strb	r3, [r7, #23]
          break;
 80094ec:	e002      	b.n	80094f4 <USBD_CDC_Setup+0x15c>
          break;
 80094ee:	bf00      	nop
 80094f0:	e008      	b.n	8009504 <USBD_CDC_Setup+0x16c>
          break;
 80094f2:	bf00      	nop
      }
      break;
 80094f4:	e006      	b.n	8009504 <USBD_CDC_Setup+0x16c>

    default:
      USBD_CtlError(pdev, req);
 80094f6:	6839      	ldr	r1, [r7, #0]
 80094f8:	6878      	ldr	r0, [r7, #4]
 80094fa:	f001 f9ad 	bl	800a858 <USBD_CtlError>
      ret = USBD_FAIL;
 80094fe:	2303      	movs	r3, #3
 8009500:	75fb      	strb	r3, [r7, #23]
      break;
 8009502:	bf00      	nop
  }

  return (uint8_t)ret;
 8009504:	7dfb      	ldrb	r3, [r7, #23]
}
 8009506:	4618      	mov	r0, r3
 8009508:	3718      	adds	r7, #24
 800950a:	46bd      	mov	sp, r7
 800950c:	bd80      	pop	{r7, pc}
 800950e:	bf00      	nop

08009510 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009510:	b580      	push	{r7, lr}
 8009512:	b084      	sub	sp, #16
 8009514:	af00      	add	r7, sp, #0
 8009516:	6078      	str	r0, [r7, #4]
 8009518:	460b      	mov	r3, r1
 800951a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = pdev->pData;
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 8009522:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800952a:	2b00      	cmp	r3, #0
 800952c:	d101      	bne.n	8009532 <USBD_CDC_DataIn+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800952e:	2303      	movs	r3, #3
 8009530:	e04f      	b.n	80095d2 <USBD_CDC_DataIn+0xc2>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009538:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800953a:	78fa      	ldrb	r2, [r7, #3]
 800953c:	6879      	ldr	r1, [r7, #4]
 800953e:	4613      	mov	r3, r2
 8009540:	009b      	lsls	r3, r3, #2
 8009542:	4413      	add	r3, r2
 8009544:	009b      	lsls	r3, r3, #2
 8009546:	440b      	add	r3, r1
 8009548:	3318      	adds	r3, #24
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	2b00      	cmp	r3, #0
 800954e:	d029      	beq.n	80095a4 <USBD_CDC_DataIn+0x94>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8009550:	78fa      	ldrb	r2, [r7, #3]
 8009552:	6879      	ldr	r1, [r7, #4]
 8009554:	4613      	mov	r3, r2
 8009556:	009b      	lsls	r3, r3, #2
 8009558:	4413      	add	r3, r2
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	440b      	add	r3, r1
 800955e:	3318      	adds	r3, #24
 8009560:	681a      	ldr	r2, [r3, #0]
 8009562:	78f9      	ldrb	r1, [r7, #3]
 8009564:	68f8      	ldr	r0, [r7, #12]
 8009566:	460b      	mov	r3, r1
 8009568:	00db      	lsls	r3, r3, #3
 800956a:	1a5b      	subs	r3, r3, r1
 800956c:	009b      	lsls	r3, r3, #2
 800956e:	4403      	add	r3, r0
 8009570:	3344      	adds	r3, #68	; 0x44
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	fbb2 f1f3 	udiv	r1, r2, r3
 8009578:	fb03 f301 	mul.w	r3, r3, r1
 800957c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800957e:	2b00      	cmp	r3, #0
 8009580:	d110      	bne.n	80095a4 <USBD_CDC_DataIn+0x94>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum].total_length = 0U;
 8009582:	78fa      	ldrb	r2, [r7, #3]
 8009584:	6879      	ldr	r1, [r7, #4]
 8009586:	4613      	mov	r3, r2
 8009588:	009b      	lsls	r3, r3, #2
 800958a:	4413      	add	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	440b      	add	r3, r1
 8009590:	3318      	adds	r3, #24
 8009592:	2200      	movs	r2, #0
 8009594:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009596:	78f9      	ldrb	r1, [r7, #3]
 8009598:	2300      	movs	r3, #0
 800959a:	2200      	movs	r2, #0
 800959c:	6878      	ldr	r0, [r7, #4]
 800959e:	f001 ff63 	bl	800b468 <USBD_LL_Transmit>
 80095a2:	e015      	b.n	80095d0 <USBD_CDC_DataIn+0xc0>
  }
  else
  {
    hcdc->TxState = 0U;
 80095a4:	68bb      	ldr	r3, [r7, #8]
 80095a6:	2200      	movs	r2, #0
 80095a8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095b2:	691b      	ldr	r3, [r3, #16]
 80095b4:	2b00      	cmp	r3, #0
 80095b6:	d00b      	beq.n	80095d0 <USBD_CDC_DataIn+0xc0>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 80095be:	691b      	ldr	r3, [r3, #16]
 80095c0:	68ba      	ldr	r2, [r7, #8]
 80095c2:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 80095c6:	68ba      	ldr	r2, [r7, #8]
 80095c8:	f502 7104 	add.w	r1, r2, #528	; 0x210
 80095cc:	78fa      	ldrb	r2, [r7, #3]
 80095ce:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 80095d0:	2300      	movs	r3, #0
}
 80095d2:	4618      	mov	r0, r3
 80095d4:	3710      	adds	r7, #16
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}

080095da <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80095da:	b580      	push	{r7, lr}
 80095dc:	b084      	sub	sp, #16
 80095de:	af00      	add	r7, sp, #0
 80095e0:	6078      	str	r0, [r7, #4]
 80095e2:	460b      	mov	r3, r1
 80095e4:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 80095e6:	687b      	ldr	r3, [r7, #4]
 80095e8:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095ec:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	d101      	bne.n	80095fc <USBD_CDC_DataOut+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80095f8:	2303      	movs	r3, #3
 80095fa:	e015      	b.n	8009628 <USBD_CDC_DataOut+0x4e>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 80095fc:	78fb      	ldrb	r3, [r7, #3]
 80095fe:	4619      	mov	r1, r3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f001 ffa1 	bl	800b548 <USBD_LL_GetRxDataSize>
 8009606:	4602      	mov	r2, r0
 8009608:	68fb      	ldr	r3, [r7, #12]
 800960a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009614:	68db      	ldr	r3, [r3, #12]
 8009616:	68fa      	ldr	r2, [r7, #12]
 8009618:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 800961c:	68fa      	ldr	r2, [r7, #12]
 800961e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009622:	4611      	mov	r1, r2
 8009624:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3710      	adds	r7, #16
 800962c:	46bd      	mov	sp, r7
 800962e:	bd80      	pop	{r7, pc}

08009630 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009630:	b580      	push	{r7, lr}
 8009632:	b084      	sub	sp, #16
 8009634:	af00      	add	r7, sp, #0
 8009636:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009638:	687b      	ldr	r3, [r7, #4]
 800963a:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800963e:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 8009646:	2b00      	cmp	r3, #0
 8009648:	d015      	beq.n	8009676 <USBD_CDC_EP0_RxReady+0x46>
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8009650:	2bff      	cmp	r3, #255	; 0xff
 8009652:	d010      	beq.n	8009676 <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009654:	687b      	ldr	r3, [r7, #4]
 8009656:	f8d3 32c0 	ldr.w	r3, [r3, #704]	; 0x2c0
 800965a:	689b      	ldr	r3, [r3, #8]
 800965c:	68fa      	ldr	r2, [r7, #12]
 800965e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8009662:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8009664:	68fa      	ldr	r2, [r7, #12]
 8009666:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 800966a:	b292      	uxth	r2, r2
 800966c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800966e:	68fb      	ldr	r3, [r7, #12]
 8009670:	22ff      	movs	r2, #255	; 0xff
 8009672:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009676:	2300      	movs	r3, #0
}
 8009678:	4618      	mov	r0, r3
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	2243      	movs	r2, #67	; 0x43
 800968c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgFSDesc;
 800968e:	4b03      	ldr	r3, [pc, #12]	; (800969c <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8009690:	4618      	mov	r0, r3
 8009692:	370c      	adds	r7, #12
 8009694:	46bd      	mov	sp, r7
 8009696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969a:	4770      	bx	lr
 800969c:	20000094 	.word	0x20000094

080096a0 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b083      	sub	sp, #12
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	2243      	movs	r2, #67	; 0x43
 80096ac:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_CfgHSDesc;
 80096ae:	4b03      	ldr	r3, [pc, #12]	; (80096bc <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 80096b0:	4618      	mov	r0, r3
 80096b2:	370c      	adds	r7, #12
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	20000050 	.word	0x20000050

080096c0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80096c0:	b480      	push	{r7}
 80096c2:	b083      	sub	sp, #12
 80096c4:	af00      	add	r7, sp, #0
 80096c6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	2243      	movs	r2, #67	; 0x43
 80096cc:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
 80096ce:	4b03      	ldr	r3, [pc, #12]	; (80096dc <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 80096d0:	4618      	mov	r0, r3
 80096d2:	370c      	adds	r7, #12
 80096d4:	46bd      	mov	sp, r7
 80096d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096da:	4770      	bx	lr
 80096dc:	200000d8 	.word	0x200000d8

080096e0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 80096e0:	b480      	push	{r7}
 80096e2:	b083      	sub	sp, #12
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	220a      	movs	r2, #10
 80096ec:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 80096ee:	4b03      	ldr	r3, [pc, #12]	; (80096fc <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 80096f0:	4618      	mov	r0, r3
 80096f2:	370c      	adds	r7, #12
 80096f4:	46bd      	mov	sp, r7
 80096f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fa:	4770      	bx	lr
 80096fc:	2000000c 	.word	0x2000000c

08009700 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8009700:	b480      	push	{r7}
 8009702:	b083      	sub	sp, #12
 8009704:	af00      	add	r7, sp, #0
 8009706:	6078      	str	r0, [r7, #4]
 8009708:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800970a:	683b      	ldr	r3, [r7, #0]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d101      	bne.n	8009714 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8009710:	2303      	movs	r3, #3
 8009712:	e004      	b.n	800971e <USBD_CDC_RegisterInterface+0x1e>
  }

  pdev->pUserData = fops;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	683a      	ldr	r2, [r7, #0]
 8009718:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800971c:	2300      	movs	r3, #0
}
 800971e:	4618      	mov	r0, r3
 8009720:	370c      	adds	r7, #12
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <USBD_CDC_SetTxBuffer>:
  * @param  pbuff: Tx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800972a:	b480      	push	{r7}
 800972c:	b087      	sub	sp, #28
 800972e:	af00      	add	r7, sp, #0
 8009730:	60f8      	str	r0, [r7, #12]
 8009732:	60b9      	str	r1, [r7, #8]
 8009734:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800973c:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 800973e:	697b      	ldr	r3, [r7, #20]
 8009740:	68ba      	ldr	r2, [r7, #8]
 8009742:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 8009746:	697b      	ldr	r3, [r7, #20]
 8009748:	687a      	ldr	r2, [r7, #4]
 800974a:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800974e:	2300      	movs	r3, #0
}
 8009750:	4618      	mov	r0, r3
 8009752:	371c      	adds	r7, #28
 8009754:	46bd      	mov	sp, r7
 8009756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975a:	4770      	bx	lr

0800975c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800975c:	b480      	push	{r7}
 800975e:	b085      	sub	sp, #20
 8009760:	af00      	add	r7, sp, #0
 8009762:	6078      	str	r0, [r7, #4]
 8009764:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800976c:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 800976e:	68fb      	ldr	r3, [r7, #12]
 8009770:	683a      	ldr	r2, [r7, #0]
 8009772:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 8009776:	2300      	movs	r3, #0
}
 8009778:	4618      	mov	r0, r3
 800977a:	3714      	adds	r7, #20
 800977c:	46bd      	mov	sp, r7
 800977e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009782:	4770      	bx	lr

08009784 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009784:	b580      	push	{r7, lr}
 8009786:	b084      	sub	sp, #16
 8009788:	af00      	add	r7, sp, #0
 800978a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800978c:	687b      	ldr	r3, [r7, #4]
 800978e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009792:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData == NULL)
 8009794:	687b      	ldr	r3, [r7, #4]
 8009796:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 800979a:	2b00      	cmp	r3, #0
 800979c:	d101      	bne.n	80097a2 <USBD_CDC_ReceivePacket+0x1e>
  {
    return (uint8_t)USBD_FAIL;
 800979e:	2303      	movs	r3, #3
 80097a0:	e016      	b.n	80097d0 <USBD_CDC_ReceivePacket+0x4c>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80097a2:	687b      	ldr	r3, [r7, #4]
 80097a4:	7c1b      	ldrb	r3, [r3, #16]
 80097a6:	2b00      	cmp	r3, #0
 80097a8:	d109      	bne.n	80097be <USBD_CDC_ReceivePacket+0x3a>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80097aa:	68fb      	ldr	r3, [r7, #12]
 80097ac:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097b0:	f44f 7300 	mov.w	r3, #512	; 0x200
 80097b4:	2101      	movs	r1, #1
 80097b6:	6878      	ldr	r0, [r7, #4]
 80097b8:	f001 fe8e 	bl	800b4d8 <USBD_LL_PrepareReceive>
 80097bc:	e007      	b.n	80097ce <USBD_CDC_ReceivePacket+0x4a>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 80097be:	68fb      	ldr	r3, [r7, #12]
 80097c0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80097c4:	2340      	movs	r3, #64	; 0x40
 80097c6:	2101      	movs	r1, #1
 80097c8:	6878      	ldr	r0, [r7, #4]
 80097ca:	f001 fe85 	bl	800b4d8 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 80097ce:	2300      	movs	r3, #0
}
 80097d0:	4618      	mov	r0, r3
 80097d2:	3710      	adds	r7, #16
 80097d4:	46bd      	mov	sp, r7
 80097d6:	bd80      	pop	{r7, pc}

080097d8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80097d8:	b580      	push	{r7, lr}
 80097da:	b086      	sub	sp, #24
 80097dc:	af00      	add	r7, sp, #0
 80097de:	60f8      	str	r0, [r7, #12]
 80097e0:	60b9      	str	r1, [r7, #8]
 80097e2:	4613      	mov	r3, r2
 80097e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80097e6:	68fb      	ldr	r3, [r7, #12]
 80097e8:	2b00      	cmp	r3, #0
 80097ea:	d101      	bne.n	80097f0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80097ec:	2303      	movs	r3, #3
 80097ee:	e01f      	b.n	8009830 <USBD_Init+0x58>
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	2200      	movs	r2, #0
 80097f4:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData = NULL;
 80097f8:	68fb      	ldr	r3, [r7, #12]
 80097fa:	2200      	movs	r2, #0
 80097fc:	f8c3 22c0 	str.w	r2, [r3, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 8009800:	68fb      	ldr	r3, [r7, #12]
 8009802:	2200      	movs	r2, #0
 8009804:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8009808:	68bb      	ldr	r3, [r7, #8]
 800980a:	2b00      	cmp	r3, #0
 800980c:	d003      	beq.n	8009816 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800980e:	68fb      	ldr	r3, [r7, #12]
 8009810:	68ba      	ldr	r2, [r7, #8]
 8009812:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009816:	68fb      	ldr	r3, [r7, #12]
 8009818:	2201      	movs	r2, #1
 800981a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	79fa      	ldrb	r2, [r7, #7]
 8009822:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8009824:	68f8      	ldr	r0, [r7, #12]
 8009826:	f001 fc61 	bl	800b0ec <USBD_LL_Init>
 800982a:	4603      	mov	r3, r0
 800982c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800982e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009830:	4618      	mov	r0, r3
 8009832:	3718      	adds	r7, #24
 8009834:	46bd      	mov	sp, r7
 8009836:	bd80      	pop	{r7, pc}

08009838 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8009838:	b580      	push	{r7, lr}
 800983a:	b084      	sub	sp, #16
 800983c:	af00      	add	r7, sp, #0
 800983e:	6078      	str	r0, [r7, #4]
 8009840:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8009842:	2300      	movs	r3, #0
 8009844:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8009846:	683b      	ldr	r3, [r7, #0]
 8009848:	2b00      	cmp	r3, #0
 800984a:	d101      	bne.n	8009850 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    return USBD_FAIL;
 800984c:	2303      	movs	r3, #3
 800984e:	e016      	b.n	800987e <USBD_RegisterClass+0x46>
  }

  /* link the class to the USB Device handle */
  pdev->pClass = pclass;
 8009850:	687b      	ldr	r3, [r7, #4]
 8009852:	683a      	ldr	r2, [r7, #0]
 8009854:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800985e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009860:	2b00      	cmp	r3, #0
 8009862:	d00b      	beq.n	800987c <USBD_RegisterClass+0x44>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 8009864:	687b      	ldr	r3, [r7, #4]
 8009866:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800986a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800986c:	f107 020e 	add.w	r2, r7, #14
 8009870:	4610      	mov	r0, r2
 8009872:	4798      	blx	r3
 8009874:	4602      	mov	r2, r0
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	f8c3 22cc 	str.w	r2, [r3, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800987c:	2300      	movs	r3, #0
}
 800987e:	4618      	mov	r0, r3
 8009880:	3710      	adds	r7, #16
 8009882:	46bd      	mov	sp, r7
 8009884:	bd80      	pop	{r7, pc}

08009886 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009886:	b580      	push	{r7, lr}
 8009888:	b082      	sub	sp, #8
 800988a:	af00      	add	r7, sp, #0
 800988c:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800988e:	6878      	ldr	r0, [r7, #4]
 8009890:	f001 fc76 	bl	800b180 <USBD_LL_Start>
 8009894:	4603      	mov	r3, r0
}
 8009896:	4618      	mov	r0, r3
 8009898:	3708      	adds	r7, #8
 800989a:	46bd      	mov	sp, r7
 800989c:	bd80      	pop	{r7, pc}

0800989e <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800989e:	b480      	push	{r7}
 80098a0:	b083      	sub	sp, #12
 80098a2:	af00      	add	r7, sp, #0
 80098a4:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80098a6:	2300      	movs	r3, #0
}
 80098a8:	4618      	mov	r0, r3
 80098aa:	370c      	adds	r7, #12
 80098ac:	46bd      	mov	sp, r7
 80098ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098b2:	4770      	bx	lr

080098b4 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b084      	sub	sp, #16
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
 80098bc:	460b      	mov	r3, r1
 80098be:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 80098c0:	2303      	movs	r3, #3
 80098c2:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098ca:	2b00      	cmp	r3, #0
 80098cc:	d009      	beq.n	80098e2 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 80098ce:	687b      	ldr	r3, [r7, #4]
 80098d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098d4:	681b      	ldr	r3, [r3, #0]
 80098d6:	78fa      	ldrb	r2, [r7, #3]
 80098d8:	4611      	mov	r1, r2
 80098da:	6878      	ldr	r0, [r7, #4]
 80098dc:	4798      	blx	r3
 80098de:	4603      	mov	r3, r0
 80098e0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80098e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e4:	4618      	mov	r0, r3
 80098e6:	3710      	adds	r7, #16
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b082      	sub	sp, #8
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	460b      	mov	r3, r1
 80098f6:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 80098f8:	687b      	ldr	r3, [r7, #4]
 80098fa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d007      	beq.n	8009912 <USBD_ClrClassConfig+0x26>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 8009902:	687b      	ldr	r3, [r7, #4]
 8009904:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009908:	685b      	ldr	r3, [r3, #4]
 800990a:	78fa      	ldrb	r2, [r7, #3]
 800990c:	4611      	mov	r1, r2
 800990e:	6878      	ldr	r0, [r7, #4]
 8009910:	4798      	blx	r3
  }

  return USBD_OK;
 8009912:	2300      	movs	r3, #0
}
 8009914:	4618      	mov	r0, r3
 8009916:	3708      	adds	r7, #8
 8009918:	46bd      	mov	sp, r7
 800991a:	bd80      	pop	{r7, pc}

0800991c <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800991c:	b580      	push	{r7, lr}
 800991e:	b084      	sub	sp, #16
 8009920:	af00      	add	r7, sp, #0
 8009922:	6078      	str	r0, [r7, #4]
 8009924:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800992c:	6839      	ldr	r1, [r7, #0]
 800992e:	4618      	mov	r0, r3
 8009930:	f000 ff58 	bl	800a7e4 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	2201      	movs	r2, #1
 8009938:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800993c:	687b      	ldr	r3, [r7, #4]
 800993e:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 8009942:	461a      	mov	r2, r3
 8009944:	687b      	ldr	r3, [r7, #4]
 8009946:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 8009950:	f003 031f 	and.w	r3, r3, #31
 8009954:	2b01      	cmp	r3, #1
 8009956:	d00e      	beq.n	8009976 <USBD_LL_SetupStage+0x5a>
 8009958:	2b01      	cmp	r3, #1
 800995a:	d302      	bcc.n	8009962 <USBD_LL_SetupStage+0x46>
 800995c:	2b02      	cmp	r3, #2
 800995e:	d014      	beq.n	800998a <USBD_LL_SetupStage+0x6e>
 8009960:	e01d      	b.n	800999e <USBD_LL_SetupStage+0x82>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009968:	4619      	mov	r1, r3
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f000 fa18 	bl	8009da0 <USBD_StdDevReq>
 8009970:	4603      	mov	r3, r0
 8009972:	73fb      	strb	r3, [r7, #15]
      break;
 8009974:	e020      	b.n	80099b8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8009976:	687b      	ldr	r3, [r7, #4]
 8009978:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800997c:	4619      	mov	r1, r3
 800997e:	6878      	ldr	r0, [r7, #4]
 8009980:	f000 fa7c 	bl	8009e7c <USBD_StdItfReq>
 8009984:	4603      	mov	r3, r0
 8009986:	73fb      	strb	r3, [r7, #15]
      break;
 8009988:	e016      	b.n	80099b8 <USBD_LL_SetupStage+0x9c>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 8009990:	4619      	mov	r1, r3
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fab8 	bl	8009f08 <USBD_StdEPReq>
 8009998:	4603      	mov	r3, r0
 800999a:	73fb      	strb	r3, [r7, #15]
      break;
 800999c:	e00c      	b.n	80099b8 <USBD_LL_SetupStage+0x9c>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800999e:	687b      	ldr	r3, [r7, #4]
 80099a0:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 80099a4:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80099a8:	b2db      	uxtb	r3, r3
 80099aa:	4619      	mov	r1, r3
 80099ac:	6878      	ldr	r0, [r7, #4]
 80099ae:	f001 fc8d 	bl	800b2cc <USBD_LL_StallEP>
 80099b2:	4603      	mov	r3, r0
 80099b4:	73fb      	strb	r3, [r7, #15]
      break;
 80099b6:	bf00      	nop
  }

  return ret;
 80099b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3710      	adds	r7, #16
 80099be:	46bd      	mov	sp, r7
 80099c0:	bd80      	pop	{r7, pc}

080099c2 <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 80099c2:	b580      	push	{r7, lr}
 80099c4:	b086      	sub	sp, #24
 80099c6:	af00      	add	r7, sp, #0
 80099c8:	60f8      	str	r0, [r7, #12]
 80099ca:	460b      	mov	r3, r1
 80099cc:	607a      	str	r2, [r7, #4]
 80099ce:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 80099d0:	7afb      	ldrb	r3, [r7, #11]
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d137      	bne.n	8009a46 <USBD_LL_DataOutStage+0x84>
  {
    pep = &pdev->ep_out[0];
 80099d6:	68fb      	ldr	r3, [r7, #12]
 80099d8:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 80099dc:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 80099e4:	2b03      	cmp	r3, #3
 80099e6:	d14a      	bne.n	8009a7e <USBD_LL_DataOutStage+0xbc>
    {
      if (pep->rem_length > pep->maxpacket)
 80099e8:	693b      	ldr	r3, [r7, #16]
 80099ea:	689a      	ldr	r2, [r3, #8]
 80099ec:	693b      	ldr	r3, [r7, #16]
 80099ee:	68db      	ldr	r3, [r3, #12]
 80099f0:	429a      	cmp	r2, r3
 80099f2:	d913      	bls.n	8009a1c <USBD_LL_DataOutStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 80099f4:	693b      	ldr	r3, [r7, #16]
 80099f6:	689a      	ldr	r2, [r3, #8]
 80099f8:	693b      	ldr	r3, [r7, #16]
 80099fa:	68db      	ldr	r3, [r3, #12]
 80099fc:	1ad2      	subs	r2, r2, r3
 80099fe:	693b      	ldr	r3, [r7, #16]
 8009a00:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	68da      	ldr	r2, [r3, #12]
 8009a06:	693b      	ldr	r3, [r7, #16]
 8009a08:	689b      	ldr	r3, [r3, #8]
 8009a0a:	4293      	cmp	r3, r2
 8009a0c:	bf28      	it	cs
 8009a0e:	4613      	movcs	r3, r2
 8009a10:	461a      	mov	r2, r3
 8009a12:	6879      	ldr	r1, [r7, #4]
 8009a14:	68f8      	ldr	r0, [r7, #12]
 8009a16:	f000 ffd9 	bl	800a9cc <USBD_CtlContinueRx>
 8009a1a:	e030      	b.n	8009a7e <USBD_LL_DataOutStage+0xbc>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009a1c:	68fb      	ldr	r3, [r7, #12]
 8009a1e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a22:	691b      	ldr	r3, [r3, #16]
 8009a24:	2b00      	cmp	r3, #0
 8009a26:	d00a      	beq.n	8009a3e <USBD_LL_DataOutStage+0x7c>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a28:	68fb      	ldr	r3, [r7, #12]
 8009a2a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 8009a2e:	2b03      	cmp	r3, #3
 8009a30:	d105      	bne.n	8009a3e <USBD_LL_DataOutStage+0x7c>
        {
          pdev->pClass->EP0_RxReady(pdev);
 8009a32:	68fb      	ldr	r3, [r7, #12]
 8009a34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a38:	691b      	ldr	r3, [r3, #16]
 8009a3a:	68f8      	ldr	r0, [r7, #12]
 8009a3c:	4798      	blx	r3
        }
        (void)USBD_CtlSendStatus(pdev);
 8009a3e:	68f8      	ldr	r0, [r7, #12]
 8009a40:	f000 ffd5 	bl	800a9ee <USBD_CtlSendStatus>
 8009a44:	e01b      	b.n	8009a7e <USBD_LL_DataOutStage+0xbc>
        (void)USBD_LL_StallEP(pdev, 0U);
      }
#endif
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 8009a46:	68fb      	ldr	r3, [r7, #12]
 8009a48:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a4c:	699b      	ldr	r3, [r3, #24]
 8009a4e:	2b00      	cmp	r3, #0
 8009a50:	d013      	beq.n	8009a7a <USBD_LL_DataOutStage+0xb8>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009a52:	68fb      	ldr	r3, [r7, #12]
 8009a54:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 8009a58:	2b03      	cmp	r3, #3
 8009a5a:	d10e      	bne.n	8009a7a <USBD_LL_DataOutStage+0xb8>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 8009a5c:	68fb      	ldr	r3, [r7, #12]
 8009a5e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009a62:	699b      	ldr	r3, [r3, #24]
 8009a64:	7afa      	ldrb	r2, [r7, #11]
 8009a66:	4611      	mov	r1, r2
 8009a68:	68f8      	ldr	r0, [r7, #12]
 8009a6a:	4798      	blx	r3
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009a70:	7dfb      	ldrb	r3, [r7, #23]
 8009a72:	2b00      	cmp	r3, #0
 8009a74:	d003      	beq.n	8009a7e <USBD_LL_DataOutStage+0xbc>
    {
      return ret;
 8009a76:	7dfb      	ldrb	r3, [r7, #23]
 8009a78:	e002      	b.n	8009a80 <USBD_LL_DataOutStage+0xbe>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009a7a:	2303      	movs	r3, #3
 8009a7c:	e000      	b.n	8009a80 <USBD_LL_DataOutStage+0xbe>
  }

  return USBD_OK;
 8009a7e:	2300      	movs	r3, #0
}
 8009a80:	4618      	mov	r0, r3
 8009a82:	3718      	adds	r7, #24
 8009a84:	46bd      	mov	sp, r7
 8009a86:	bd80      	pop	{r7, pc}

08009a88 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009a88:	b580      	push	{r7, lr}
 8009a8a:	b086      	sub	sp, #24
 8009a8c:	af00      	add	r7, sp, #0
 8009a8e:	60f8      	str	r0, [r7, #12]
 8009a90:	460b      	mov	r3, r1
 8009a92:	607a      	str	r2, [r7, #4]
 8009a94:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 8009a96:	7afb      	ldrb	r3, [r7, #11]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d16a      	bne.n	8009b72 <USBD_LL_DataInStage+0xea>
  {
    pep = &pdev->ep_in[0];
 8009a9c:	68fb      	ldr	r3, [r7, #12]
 8009a9e:	3314      	adds	r3, #20
 8009aa0:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 8009aa8:	2b02      	cmp	r3, #2
 8009aaa:	d155      	bne.n	8009b58 <USBD_LL_DataInStage+0xd0>
    {
      if (pep->rem_length > pep->maxpacket)
 8009aac:	693b      	ldr	r3, [r7, #16]
 8009aae:	689a      	ldr	r2, [r3, #8]
 8009ab0:	693b      	ldr	r3, [r7, #16]
 8009ab2:	68db      	ldr	r3, [r3, #12]
 8009ab4:	429a      	cmp	r2, r3
 8009ab6:	d914      	bls.n	8009ae2 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 8009ab8:	693b      	ldr	r3, [r7, #16]
 8009aba:	689a      	ldr	r2, [r3, #8]
 8009abc:	693b      	ldr	r3, [r7, #16]
 8009abe:	68db      	ldr	r3, [r3, #12]
 8009ac0:	1ad2      	subs	r2, r2, r3
 8009ac2:	693b      	ldr	r3, [r7, #16]
 8009ac4:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 8009ac6:	693b      	ldr	r3, [r7, #16]
 8009ac8:	689b      	ldr	r3, [r3, #8]
 8009aca:	461a      	mov	r2, r3
 8009acc:	6879      	ldr	r1, [r7, #4]
 8009ace:	68f8      	ldr	r0, [r7, #12]
 8009ad0:	f000 ff4e 	bl	800a970 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
       (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009ad4:	2300      	movs	r3, #0
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	2100      	movs	r1, #0
 8009ada:	68f8      	ldr	r0, [r7, #12]
 8009adc:	f001 fcfc 	bl	800b4d8 <USBD_LL_PrepareReceive>
 8009ae0:	e03a      	b.n	8009b58 <USBD_LL_DataInStage+0xd0>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8009ae2:	693b      	ldr	r3, [r7, #16]
 8009ae4:	68da      	ldr	r2, [r3, #12]
 8009ae6:	693b      	ldr	r3, [r7, #16]
 8009ae8:	689b      	ldr	r3, [r3, #8]
 8009aea:	429a      	cmp	r2, r3
 8009aec:	d11c      	bne.n	8009b28 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 8009aee:	693b      	ldr	r3, [r7, #16]
 8009af0:	685a      	ldr	r2, [r3, #4]
 8009af2:	693b      	ldr	r3, [r7, #16]
 8009af4:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8009af6:	429a      	cmp	r2, r3
 8009af8:	d316      	bcc.n	8009b28 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 8009afa:	693b      	ldr	r3, [r7, #16]
 8009afc:	685a      	ldr	r2, [r3, #4]
 8009afe:	68fb      	ldr	r3, [r7, #12]
 8009b00:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 8009b04:	429a      	cmp	r2, r3
 8009b06:	d20f      	bcs.n	8009b28 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8009b08:	2200      	movs	r2, #0
 8009b0a:	2100      	movs	r1, #0
 8009b0c:	68f8      	ldr	r0, [r7, #12]
 8009b0e:	f000 ff2f 	bl	800a970 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8009b12:	68fb      	ldr	r3, [r7, #12]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8009b1a:	2300      	movs	r3, #0
 8009b1c:	2200      	movs	r2, #0
 8009b1e:	2100      	movs	r1, #0
 8009b20:	68f8      	ldr	r0, [r7, #12]
 8009b22:	f001 fcd9 	bl	800b4d8 <USBD_LL_PrepareReceive>
 8009b26:	e017      	b.n	8009b58 <USBD_LL_DataInStage+0xd0>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009b28:	68fb      	ldr	r3, [r7, #12]
 8009b2a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b2e:	68db      	ldr	r3, [r3, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d00a      	beq.n	8009b4a <USBD_LL_DataInStage+0xc2>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009b34:	68fb      	ldr	r3, [r7, #12]
 8009b36:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 8009b3a:	2b03      	cmp	r3, #3
 8009b3c:	d105      	bne.n	8009b4a <USBD_LL_DataInStage+0xc2>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009b3e:	68fb      	ldr	r3, [r7, #12]
 8009b40:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b44:	68db      	ldr	r3, [r3, #12]
 8009b46:	68f8      	ldr	r0, [r7, #12]
 8009b48:	4798      	blx	r3
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009b4a:	2180      	movs	r1, #128	; 0x80
 8009b4c:	68f8      	ldr	r0, [r7, #12]
 8009b4e:	f001 fbbd 	bl	800b2cc <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8009b52:	68f8      	ldr	r0, [r7, #12]
 8009b54:	f000 ff5e 	bl	800aa14 <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 8009b58:	68fb      	ldr	r3, [r7, #12]
 8009b5a:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 8009b5e:	2b01      	cmp	r3, #1
 8009b60:	d123      	bne.n	8009baa <USBD_LL_DataInStage+0x122>
    {
      (void)USBD_RunTestMode(pdev);
 8009b62:	68f8      	ldr	r0, [r7, #12]
 8009b64:	f7ff fe9b 	bl	800989e <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8009b68:	68fb      	ldr	r3, [r7, #12]
 8009b6a:	2200      	movs	r2, #0
 8009b6c:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 8009b70:	e01b      	b.n	8009baa <USBD_LL_DataInStage+0x122>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009b72:	68fb      	ldr	r3, [r7, #12]
 8009b74:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b78:	695b      	ldr	r3, [r3, #20]
 8009b7a:	2b00      	cmp	r3, #0
 8009b7c:	d013      	beq.n	8009ba6 <USBD_LL_DataInStage+0x11e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009b84:	2b03      	cmp	r3, #3
 8009b86:	d10e      	bne.n	8009ba6 <USBD_LL_DataInStage+0x11e>
  {
    ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 8009b88:	68fb      	ldr	r3, [r7, #12]
 8009b8a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009b8e:	695b      	ldr	r3, [r3, #20]
 8009b90:	7afa      	ldrb	r2, [r7, #11]
 8009b92:	4611      	mov	r1, r2
 8009b94:	68f8      	ldr	r0, [r7, #12]
 8009b96:	4798      	blx	r3
 8009b98:	4603      	mov	r3, r0
 8009b9a:	75fb      	strb	r3, [r7, #23]

    if (ret != USBD_OK)
 8009b9c:	7dfb      	ldrb	r3, [r7, #23]
 8009b9e:	2b00      	cmp	r3, #0
 8009ba0:	d003      	beq.n	8009baa <USBD_LL_DataInStage+0x122>
    {
      return ret;
 8009ba2:	7dfb      	ldrb	r3, [r7, #23]
 8009ba4:	e002      	b.n	8009bac <USBD_LL_DataInStage+0x124>
    }
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009ba6:	2303      	movs	r3, #3
 8009ba8:	e000      	b.n	8009bac <USBD_LL_DataInStage+0x124>
  }

  return USBD_OK;
 8009baa:	2300      	movs	r3, #0
}
 8009bac:	4618      	mov	r0, r3
 8009bae:	3718      	adds	r7, #24
 8009bb0:	46bd      	mov	sp, r7
 8009bb2:	bd80      	pop	{r7, pc}

08009bb4 <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009bb4:	b580      	push	{r7, lr}
 8009bb6:	b082      	sub	sp, #8
 8009bb8:	af00      	add	r7, sp, #0
 8009bba:	6078      	str	r0, [r7, #4]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009bbc:	687b      	ldr	r3, [r7, #4]
 8009bbe:	2201      	movs	r2, #1
 8009bc0:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	2200      	movs	r2, #0
 8009bc8:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 8009bcc:	687b      	ldr	r3, [r7, #4]
 8009bce:	2200      	movs	r2, #0
 8009bd0:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	2200      	movs	r2, #0
 8009bd6:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4

  if (pdev->pClassData != NULL)
 8009bda:	687b      	ldr	r3, [r7, #4]
 8009bdc:	f8d3 32bc 	ldr.w	r3, [r3, #700]	; 0x2bc
 8009be0:	2b00      	cmp	r3, #0
 8009be2:	d009      	beq.n	8009bf8 <USBD_LL_Reset+0x44>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	687a      	ldr	r2, [r7, #4]
 8009bee:	6852      	ldr	r2, [r2, #4]
 8009bf0:	b2d2      	uxtb	r2, r2
 8009bf2:	4611      	mov	r1, r2
 8009bf4:	6878      	ldr	r0, [r7, #4]
 8009bf6:	4798      	blx	r3
  }

    /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009bf8:	2340      	movs	r3, #64	; 0x40
 8009bfa:	2200      	movs	r2, #0
 8009bfc:	2100      	movs	r1, #0
 8009bfe:	6878      	ldr	r0, [r7, #4]
 8009c00:	f001 faf0 	bl	800b1e4 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	2201      	movs	r2, #1
 8009c08:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	2240      	movs	r2, #64	; 0x40
 8009c10:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8009c14:	2340      	movs	r3, #64	; 0x40
 8009c16:	2200      	movs	r2, #0
 8009c18:	2180      	movs	r1, #128	; 0x80
 8009c1a:	6878      	ldr	r0, [r7, #4]
 8009c1c:	f001 fae2 	bl	800b1e4 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	2201      	movs	r2, #1
 8009c24:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2240      	movs	r2, #64	; 0x40
 8009c2a:	621a      	str	r2, [r3, #32]

  return USBD_OK;
 8009c2c:	2300      	movs	r3, #0
}
 8009c2e:	4618      	mov	r0, r3
 8009c30:	3708      	adds	r7, #8
 8009c32:	46bd      	mov	sp, r7
 8009c34:	bd80      	pop	{r7, pc}

08009c36 <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8009c36:	b480      	push	{r7}
 8009c38:	b083      	sub	sp, #12
 8009c3a:	af00      	add	r7, sp, #0
 8009c3c:	6078      	str	r0, [r7, #4]
 8009c3e:	460b      	mov	r3, r1
 8009c40:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009c42:	687b      	ldr	r3, [r7, #4]
 8009c44:	78fa      	ldrb	r2, [r7, #3]
 8009c46:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8009c48:	2300      	movs	r3, #0
}
 8009c4a:	4618      	mov	r0, r3
 8009c4c:	370c      	adds	r7, #12
 8009c4e:	46bd      	mov	sp, r7
 8009c50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c54:	4770      	bx	lr

08009c56 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009c56:	b480      	push	{r7}
 8009c58:	b083      	sub	sp, #12
 8009c5a:	af00      	add	r7, sp, #0
 8009c5c:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 8009c5e:	687b      	ldr	r3, [r7, #4]
 8009c60:	f893 229c 	ldrb.w	r2, [r3, #668]	; 0x29c
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	2204      	movs	r2, #4
 8009c6e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 8009c72:	2300      	movs	r3, #0
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	370c      	adds	r7, #12
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c7e:	4770      	bx	lr

08009c80 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009c80:	b480      	push	{r7}
 8009c82:	b083      	sub	sp, #12
 8009c84:	af00      	add	r7, sp, #0
 8009c86:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009c8e:	2b04      	cmp	r3, #4
 8009c90:	d105      	bne.n	8009c9e <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009c92:	687b      	ldr	r3, [r7, #4]
 8009c94:	f893 229d 	ldrb.w	r2, [r3, #669]	; 0x29d
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 8009c9e:	2300      	movs	r3, #0
}
 8009ca0:	4618      	mov	r0, r3
 8009ca2:	370c      	adds	r7, #12
 8009ca4:	46bd      	mov	sp, r7
 8009ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009caa:	4770      	bx	lr

08009cac <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009cac:	b580      	push	{r7, lr}
 8009cae:	b082      	sub	sp, #8
 8009cb0:	af00      	add	r7, sp, #0
 8009cb2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009cba:	2b03      	cmp	r3, #3
 8009cbc:	d10b      	bne.n	8009cd6 <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cc4:	69db      	ldr	r3, [r3, #28]
 8009cc6:	2b00      	cmp	r3, #0
 8009cc8:	d005      	beq.n	8009cd6 <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 8009cca:	687b      	ldr	r3, [r7, #4]
 8009ccc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009cd0:	69db      	ldr	r3, [r3, #28]
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8009cd6:	2300      	movs	r3, #0
}
 8009cd8:	4618      	mov	r0, r3
 8009cda:	3708      	adds	r7, #8
 8009cdc:	46bd      	mov	sp, r7
 8009cde:	bd80      	pop	{r7, pc}

08009ce0 <USBD_LL_IsoINIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	b083      	sub	sp, #12
 8009ce4:	af00      	add	r7, sp, #0
 8009ce6:	6078      	str	r0, [r7, #4]
 8009ce8:	460b      	mov	r3, r1
 8009cea:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009cec:	2300      	movs	r3, #0
}
 8009cee:	4618      	mov	r0, r3
 8009cf0:	370c      	adds	r7, #12
 8009cf2:	46bd      	mov	sp, r7
 8009cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cf8:	4770      	bx	lr

08009cfa <USBD_LL_IsoOUTIncomplete>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009cfa:	b480      	push	{r7}
 8009cfc:	b083      	sub	sp, #12
 8009cfe:	af00      	add	r7, sp, #0
 8009d00:	6078      	str	r0, [r7, #4]
 8009d02:	460b      	mov	r3, r1
 8009d04:	70fb      	strb	r3, [r7, #3]
  /* Prevent unused arguments compilation warning */
  UNUSED(pdev);
  UNUSED(epnum);

  return USBD_OK;
 8009d06:	2300      	movs	r3, #0
}
 8009d08:	4618      	mov	r0, r3
 8009d0a:	370c      	adds	r7, #12
 8009d0c:	46bd      	mov	sp, r7
 8009d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d12:	4770      	bx	lr

08009d14 <USBD_LL_DevConnected>:
*         Handle device connection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009d14:	b480      	push	{r7}
 8009d16:	b083      	sub	sp, #12
 8009d18:	af00      	add	r7, sp, #0
 8009d1a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009d1c:	2300      	movs	r3, #0
}
 8009d1e:	4618      	mov	r0, r3
 8009d20:	370c      	adds	r7, #12
 8009d22:	46bd      	mov	sp, r7
 8009d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d28:	4770      	bx	lr

08009d2a <USBD_LL_DevDisconnected>:
*         Handle device disconnection event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 8009d2a:	b580      	push	{r7, lr}
 8009d2c:	b082      	sub	sp, #8
 8009d2e:	af00      	add	r7, sp, #0
 8009d30:	6078      	str	r0, [r7, #4]
  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	2201      	movs	r2, #1
 8009d36:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  if (pdev->pClass != NULL)
 8009d3a:	687b      	ldr	r3, [r7, #4]
 8009d3c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d40:	2b00      	cmp	r3, #0
 8009d42:	d009      	beq.n	8009d58 <USBD_LL_DevDisconnected+0x2e>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 8009d44:	687b      	ldr	r3, [r7, #4]
 8009d46:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009d4a:	685b      	ldr	r3, [r3, #4]
 8009d4c:	687a      	ldr	r2, [r7, #4]
 8009d4e:	6852      	ldr	r2, [r2, #4]
 8009d50:	b2d2      	uxtb	r2, r2
 8009d52:	4611      	mov	r1, r2
 8009d54:	6878      	ldr	r0, [r7, #4]
 8009d56:	4798      	blx	r3
  }

  return USBD_OK;
 8009d58:	2300      	movs	r3, #0
}
 8009d5a:	4618      	mov	r0, r3
 8009d5c:	3708      	adds	r7, #8
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	bd80      	pop	{r7, pc}

08009d62 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8009d62:	b480      	push	{r7}
 8009d64:	b087      	sub	sp, #28
 8009d66:	af00      	add	r7, sp, #0
 8009d68:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8009d6e:	697b      	ldr	r3, [r7, #20]
 8009d70:	781b      	ldrb	r3, [r3, #0]
 8009d72:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8009d74:	697b      	ldr	r3, [r7, #20]
 8009d76:	3301      	adds	r3, #1
 8009d78:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8009d7a:	697b      	ldr	r3, [r7, #20]
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8009d80:	8a3b      	ldrh	r3, [r7, #16]
 8009d82:	021b      	lsls	r3, r3, #8
 8009d84:	b21a      	sxth	r2, r3
 8009d86:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8009d8a:	4313      	orrs	r3, r2
 8009d8c:	b21b      	sxth	r3, r3
 8009d8e:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8009d90:	89fb      	ldrh	r3, [r7, #14]
}
 8009d92:	4618      	mov	r0, r3
 8009d94:	371c      	adds	r7, #28
 8009d96:	46bd      	mov	sp, r7
 8009d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d9c:	4770      	bx	lr
	...

08009da0 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b084      	sub	sp, #16
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
 8009da8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009daa:	2300      	movs	r3, #0
 8009dac:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009dae:	683b      	ldr	r3, [r7, #0]
 8009db0:	781b      	ldrb	r3, [r3, #0]
 8009db2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009db6:	2b20      	cmp	r3, #32
 8009db8:	d004      	beq.n	8009dc4 <USBD_StdDevReq+0x24>
 8009dba:	2b40      	cmp	r3, #64	; 0x40
 8009dbc:	d002      	beq.n	8009dc4 <USBD_StdDevReq+0x24>
 8009dbe:	2b00      	cmp	r3, #0
 8009dc0:	d00a      	beq.n	8009dd8 <USBD_StdDevReq+0x38>
 8009dc2:	e050      	b.n	8009e66 <USBD_StdDevReq+0xc6>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009dca:	689b      	ldr	r3, [r3, #8]
 8009dcc:	6839      	ldr	r1, [r7, #0]
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	4798      	blx	r3
 8009dd2:	4603      	mov	r3, r0
 8009dd4:	73fb      	strb	r3, [r7, #15]
    break;
 8009dd6:	e04b      	b.n	8009e70 <USBD_StdDevReq+0xd0>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009dd8:	683b      	ldr	r3, [r7, #0]
 8009dda:	785b      	ldrb	r3, [r3, #1]
 8009ddc:	2b09      	cmp	r3, #9
 8009dde:	d83c      	bhi.n	8009e5a <USBD_StdDevReq+0xba>
 8009de0:	a201      	add	r2, pc, #4	; (adr r2, 8009de8 <USBD_StdDevReq+0x48>)
 8009de2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009de6:	bf00      	nop
 8009de8:	08009e3d 	.word	0x08009e3d
 8009dec:	08009e51 	.word	0x08009e51
 8009df0:	08009e5b 	.word	0x08009e5b
 8009df4:	08009e47 	.word	0x08009e47
 8009df8:	08009e5b 	.word	0x08009e5b
 8009dfc:	08009e1b 	.word	0x08009e1b
 8009e00:	08009e11 	.word	0x08009e11
 8009e04:	08009e5b 	.word	0x08009e5b
 8009e08:	08009e33 	.word	0x08009e33
 8009e0c:	08009e25 	.word	0x08009e25
    {
    case USB_REQ_GET_DESCRIPTOR:
      USBD_GetDescriptor(pdev, req);
 8009e10:	6839      	ldr	r1, [r7, #0]
 8009e12:	6878      	ldr	r0, [r7, #4]
 8009e14:	f000 f9d0 	bl	800a1b8 <USBD_GetDescriptor>
      break;
 8009e18:	e024      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_ADDRESS:
      USBD_SetAddress(pdev, req);
 8009e1a:	6839      	ldr	r1, [r7, #0]
 8009e1c:	6878      	ldr	r0, [r7, #4]
 8009e1e:	f000 fb5f 	bl	800a4e0 <USBD_SetAddress>
      break;
 8009e22:	e01f      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_CONFIGURATION:
      ret = USBD_SetConfig(pdev, req);
 8009e24:	6839      	ldr	r1, [r7, #0]
 8009e26:	6878      	ldr	r0, [r7, #4]
 8009e28:	f000 fb9c 	bl	800a564 <USBD_SetConfig>
 8009e2c:	4603      	mov	r3, r0
 8009e2e:	73fb      	strb	r3, [r7, #15]
      break;
 8009e30:	e018      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_CONFIGURATION:
      USBD_GetConfig(pdev, req);
 8009e32:	6839      	ldr	r1, [r7, #0]
 8009e34:	6878      	ldr	r0, [r7, #4]
 8009e36:	f000 fc39 	bl	800a6ac <USBD_GetConfig>
      break;
 8009e3a:	e013      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    case USB_REQ_GET_STATUS:
      USBD_GetStatus(pdev, req);
 8009e3c:	6839      	ldr	r1, [r7, #0]
 8009e3e:	6878      	ldr	r0, [r7, #4]
 8009e40:	f000 fc68 	bl	800a714 <USBD_GetStatus>
      break;
 8009e44:	e00e      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    case USB_REQ_SET_FEATURE:
      USBD_SetFeature(pdev, req);
 8009e46:	6839      	ldr	r1, [r7, #0]
 8009e48:	6878      	ldr	r0, [r7, #4]
 8009e4a:	f000 fc96 	bl	800a77a <USBD_SetFeature>
      break;
 8009e4e:	e009      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    case USB_REQ_CLEAR_FEATURE:
      USBD_ClrFeature(pdev, req);
 8009e50:	6839      	ldr	r1, [r7, #0]
 8009e52:	6878      	ldr	r0, [r7, #4]
 8009e54:	f000 fca5 	bl	800a7a2 <USBD_ClrFeature>
      break;
 8009e58:	e004      	b.n	8009e64 <USBD_StdDevReq+0xc4>

    default:
      USBD_CtlError(pdev, req);
 8009e5a:	6839      	ldr	r1, [r7, #0]
 8009e5c:	6878      	ldr	r0, [r7, #4]
 8009e5e:	f000 fcfb 	bl	800a858 <USBD_CtlError>
      break;
 8009e62:	bf00      	nop
    }
    break;
 8009e64:	e004      	b.n	8009e70 <USBD_StdDevReq+0xd0>

  default:
    USBD_CtlError(pdev, req);
 8009e66:	6839      	ldr	r1, [r7, #0]
 8009e68:	6878      	ldr	r0, [r7, #4]
 8009e6a:	f000 fcf5 	bl	800a858 <USBD_CtlError>
    break;
 8009e6e:	bf00      	nop
  }

  return ret;
 8009e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8009e72:	4618      	mov	r0, r3
 8009e74:	3710      	adds	r7, #16
 8009e76:	46bd      	mov	sp, r7
 8009e78:	bd80      	pop	{r7, pc}
 8009e7a:	bf00      	nop

08009e7c <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e7c:	b580      	push	{r7, lr}
 8009e7e:	b084      	sub	sp, #16
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
 8009e84:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009e86:	2300      	movs	r3, #0
 8009e88:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009e8a:	683b      	ldr	r3, [r7, #0]
 8009e8c:	781b      	ldrb	r3, [r3, #0]
 8009e8e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009e92:	2b20      	cmp	r3, #32
 8009e94:	d003      	beq.n	8009e9e <USBD_StdItfReq+0x22>
 8009e96:	2b40      	cmp	r3, #64	; 0x40
 8009e98:	d001      	beq.n	8009e9e <USBD_StdItfReq+0x22>
 8009e9a:	2b00      	cmp	r3, #0
 8009e9c:	d12a      	bne.n	8009ef4 <USBD_StdItfReq+0x78>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
  case USB_REQ_TYPE_STANDARD:
    switch (pdev->dev_state)
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009ea4:	3b01      	subs	r3, #1
 8009ea6:	2b02      	cmp	r3, #2
 8009ea8:	d81d      	bhi.n	8009ee6 <USBD_StdItfReq+0x6a>
    {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:

      if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009eaa:	683b      	ldr	r3, [r7, #0]
 8009eac:	889b      	ldrh	r3, [r3, #4]
 8009eae:	b2db      	uxtb	r3, r3
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d813      	bhi.n	8009edc <USBD_StdItfReq+0x60>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009eb4:	687b      	ldr	r3, [r7, #4]
 8009eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009eba:	689b      	ldr	r3, [r3, #8]
 8009ebc:	6839      	ldr	r1, [r7, #0]
 8009ebe:	6878      	ldr	r0, [r7, #4]
 8009ec0:	4798      	blx	r3
 8009ec2:	4603      	mov	r3, r0
 8009ec4:	73fb      	strb	r3, [r7, #15]

        if ((req->wLength == 0U) && (ret == USBD_OK))
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	88db      	ldrh	r3, [r3, #6]
 8009eca:	2b00      	cmp	r3, #0
 8009ecc:	d110      	bne.n	8009ef0 <USBD_StdItfReq+0x74>
 8009ece:	7bfb      	ldrb	r3, [r7, #15]
 8009ed0:	2b00      	cmp	r3, #0
 8009ed2:	d10d      	bne.n	8009ef0 <USBD_StdItfReq+0x74>
        {
          (void)USBD_CtlSendStatus(pdev);
 8009ed4:	6878      	ldr	r0, [r7, #4]
 8009ed6:	f000 fd8a 	bl	800a9ee <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlError(pdev, req);
      }
      break;
 8009eda:	e009      	b.n	8009ef0 <USBD_StdItfReq+0x74>
        USBD_CtlError(pdev, req);
 8009edc:	6839      	ldr	r1, [r7, #0]
 8009ede:	6878      	ldr	r0, [r7, #4]
 8009ee0:	f000 fcba 	bl	800a858 <USBD_CtlError>
      break;
 8009ee4:	e004      	b.n	8009ef0 <USBD_StdItfReq+0x74>

    default:
      USBD_CtlError(pdev, req);
 8009ee6:	6839      	ldr	r1, [r7, #0]
 8009ee8:	6878      	ldr	r0, [r7, #4]
 8009eea:	f000 fcb5 	bl	800a858 <USBD_CtlError>
      break;
 8009eee:	e000      	b.n	8009ef2 <USBD_StdItfReq+0x76>
      break;
 8009ef0:	bf00      	nop
    }
    break;
 8009ef2:	e004      	b.n	8009efe <USBD_StdItfReq+0x82>

  default:
    USBD_CtlError(pdev, req);
 8009ef4:	6839      	ldr	r1, [r7, #0]
 8009ef6:	6878      	ldr	r0, [r7, #4]
 8009ef8:	f000 fcae 	bl	800a858 <USBD_CtlError>
    break;
 8009efc:	bf00      	nop
  }

  return ret;
 8009efe:	7bfb      	ldrb	r3, [r7, #15]
}
 8009f00:	4618      	mov	r0, r3
 8009f02:	3710      	adds	r7, #16
 8009f04:	46bd      	mov	sp, r7
 8009f06:	bd80      	pop	{r7, pc}

08009f08 <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f08:	b580      	push	{r7, lr}
 8009f0a:	b084      	sub	sp, #16
 8009f0c:	af00      	add	r7, sp, #0
 8009f0e:	6078      	str	r0, [r7, #4]
 8009f10:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009f12:	2300      	movs	r3, #0
 8009f14:	73fb      	strb	r3, [r7, #15]
  ep_addr = LOBYTE(req->wIndex);
 8009f16:	683b      	ldr	r3, [r7, #0]
 8009f18:	889b      	ldrh	r3, [r3, #4]
 8009f1a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	781b      	ldrb	r3, [r3, #0]
 8009f20:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009f24:	2b20      	cmp	r3, #32
 8009f26:	d004      	beq.n	8009f32 <USBD_StdEPReq+0x2a>
 8009f28:	2b40      	cmp	r3, #64	; 0x40
 8009f2a:	d002      	beq.n	8009f32 <USBD_StdEPReq+0x2a>
 8009f2c:	2b00      	cmp	r3, #0
 8009f2e:	d00a      	beq.n	8009f46 <USBD_StdEPReq+0x3e>
 8009f30:	e137      	b.n	800a1a2 <USBD_StdEPReq+0x29a>
  {
  case USB_REQ_TYPE_CLASS:
  case USB_REQ_TYPE_VENDOR:
    ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 8009f38:	689b      	ldr	r3, [r3, #8]
 8009f3a:	6839      	ldr	r1, [r7, #0]
 8009f3c:	6878      	ldr	r0, [r7, #4]
 8009f3e:	4798      	blx	r3
 8009f40:	4603      	mov	r3, r0
 8009f42:	73fb      	strb	r3, [r7, #15]
    break;
 8009f44:	e132      	b.n	800a1ac <USBD_StdEPReq+0x2a4>

  case USB_REQ_TYPE_STANDARD:
    switch (req->bRequest)
 8009f46:	683b      	ldr	r3, [r7, #0]
 8009f48:	785b      	ldrb	r3, [r3, #1]
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d03e      	beq.n	8009fcc <USBD_StdEPReq+0xc4>
 8009f4e:	2b03      	cmp	r3, #3
 8009f50:	d002      	beq.n	8009f58 <USBD_StdEPReq+0x50>
 8009f52:	2b00      	cmp	r3, #0
 8009f54:	d079      	beq.n	800a04a <USBD_StdEPReq+0x142>
 8009f56:	e11e      	b.n	800a196 <USBD_StdEPReq+0x28e>
    {
    case USB_REQ_SET_FEATURE:
      switch (pdev->dev_state)
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009f5e:	2b02      	cmp	r3, #2
 8009f60:	d002      	beq.n	8009f68 <USBD_StdEPReq+0x60>
 8009f62:	2b03      	cmp	r3, #3
 8009f64:	d015      	beq.n	8009f92 <USBD_StdEPReq+0x8a>
 8009f66:	e02b      	b.n	8009fc0 <USBD_StdEPReq+0xb8>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009f68:	7bbb      	ldrb	r3, [r7, #14]
 8009f6a:	2b00      	cmp	r3, #0
 8009f6c:	d00c      	beq.n	8009f88 <USBD_StdEPReq+0x80>
 8009f6e:	7bbb      	ldrb	r3, [r7, #14]
 8009f70:	2b80      	cmp	r3, #128	; 0x80
 8009f72:	d009      	beq.n	8009f88 <USBD_StdEPReq+0x80>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009f74:	7bbb      	ldrb	r3, [r7, #14]
 8009f76:	4619      	mov	r1, r3
 8009f78:	6878      	ldr	r0, [r7, #4]
 8009f7a:	f001 f9a7 	bl	800b2cc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f7e:	2180      	movs	r1, #128	; 0x80
 8009f80:	6878      	ldr	r0, [r7, #4]
 8009f82:	f001 f9a3 	bl	800b2cc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009f86:	e020      	b.n	8009fca <USBD_StdEPReq+0xc2>
          USBD_CtlError(pdev, req);
 8009f88:	6839      	ldr	r1, [r7, #0]
 8009f8a:	6878      	ldr	r0, [r7, #4]
 8009f8c:	f000 fc64 	bl	800a858 <USBD_CtlError>
        break;
 8009f90:	e01b      	b.n	8009fca <USBD_StdEPReq+0xc2>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 8009f92:	683b      	ldr	r3, [r7, #0]
 8009f94:	885b      	ldrh	r3, [r3, #2]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d10e      	bne.n	8009fb8 <USBD_StdEPReq+0xb0>
        {
          if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8009f9a:	7bbb      	ldrb	r3, [r7, #14]
 8009f9c:	2b00      	cmp	r3, #0
 8009f9e:	d00b      	beq.n	8009fb8 <USBD_StdEPReq+0xb0>
 8009fa0:	7bbb      	ldrb	r3, [r7, #14]
 8009fa2:	2b80      	cmp	r3, #128	; 0x80
 8009fa4:	d008      	beq.n	8009fb8 <USBD_StdEPReq+0xb0>
 8009fa6:	683b      	ldr	r3, [r7, #0]
 8009fa8:	88db      	ldrh	r3, [r3, #6]
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d104      	bne.n	8009fb8 <USBD_StdEPReq+0xb0>
          {
            (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fae:	7bbb      	ldrb	r3, [r7, #14]
 8009fb0:	4619      	mov	r1, r3
 8009fb2:	6878      	ldr	r0, [r7, #4]
 8009fb4:	f001 f98a 	bl	800b2cc <USBD_LL_StallEP>
          }
        }
        (void)USBD_CtlSendStatus(pdev);
 8009fb8:	6878      	ldr	r0, [r7, #4]
 8009fba:	f000 fd18 	bl	800a9ee <USBD_CtlSendStatus>

        break;
 8009fbe:	e004      	b.n	8009fca <USBD_StdEPReq+0xc2>

      default:
        USBD_CtlError(pdev, req);
 8009fc0:	6839      	ldr	r1, [r7, #0]
 8009fc2:	6878      	ldr	r0, [r7, #4]
 8009fc4:	f000 fc48 	bl	800a858 <USBD_CtlError>
        break;
 8009fc8:	bf00      	nop
      }
      break;
 8009fca:	e0e9      	b.n	800a1a0 <USBD_StdEPReq+0x298>

    case USB_REQ_CLEAR_FEATURE:

      switch (pdev->dev_state)
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009fd2:	2b02      	cmp	r3, #2
 8009fd4:	d002      	beq.n	8009fdc <USBD_StdEPReq+0xd4>
 8009fd6:	2b03      	cmp	r3, #3
 8009fd8:	d015      	beq.n	800a006 <USBD_StdEPReq+0xfe>
 8009fda:	e02f      	b.n	800a03c <USBD_StdEPReq+0x134>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009fdc:	7bbb      	ldrb	r3, [r7, #14]
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	d00c      	beq.n	8009ffc <USBD_StdEPReq+0xf4>
 8009fe2:	7bbb      	ldrb	r3, [r7, #14]
 8009fe4:	2b80      	cmp	r3, #128	; 0x80
 8009fe6:	d009      	beq.n	8009ffc <USBD_StdEPReq+0xf4>
        {
          (void)USBD_LL_StallEP(pdev, ep_addr);
 8009fe8:	7bbb      	ldrb	r3, [r7, #14]
 8009fea:	4619      	mov	r1, r3
 8009fec:	6878      	ldr	r0, [r7, #4]
 8009fee:	f001 f96d 	bl	800b2cc <USBD_LL_StallEP>
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8009ff2:	2180      	movs	r1, #128	; 0x80
 8009ff4:	6878      	ldr	r0, [r7, #4]
 8009ff6:	f001 f969 	bl	800b2cc <USBD_LL_StallEP>
        }
        else
        {
          USBD_CtlError(pdev, req);
        }
        break;
 8009ffa:	e025      	b.n	800a048 <USBD_StdEPReq+0x140>
          USBD_CtlError(pdev, req);
 8009ffc:	6839      	ldr	r1, [r7, #0]
 8009ffe:	6878      	ldr	r0, [r7, #4]
 800a000:	f000 fc2a 	bl	800a858 <USBD_CtlError>
        break;
 800a004:	e020      	b.n	800a048 <USBD_StdEPReq+0x140>

      case USBD_STATE_CONFIGURED:
        if (req->wValue == USB_FEATURE_EP_HALT)
 800a006:	683b      	ldr	r3, [r7, #0]
 800a008:	885b      	ldrh	r3, [r3, #2]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d11b      	bne.n	800a046 <USBD_StdEPReq+0x13e>
        {
          if ((ep_addr & 0x7FU) != 0x00U)
 800a00e:	7bbb      	ldrb	r3, [r7, #14]
 800a010:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a014:	2b00      	cmp	r3, #0
 800a016:	d004      	beq.n	800a022 <USBD_StdEPReq+0x11a>
          {
            (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a018:	7bbb      	ldrb	r3, [r7, #14]
 800a01a:	4619      	mov	r1, r3
 800a01c:	6878      	ldr	r0, [r7, #4]
 800a01e:	f001 f98b 	bl	800b338 <USBD_LL_ClearStallEP>
          }
          (void)USBD_CtlSendStatus(pdev);
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fce3 	bl	800a9ee <USBD_CtlSendStatus>
          ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a028:	687b      	ldr	r3, [r7, #4]
 800a02a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a02e:	689b      	ldr	r3, [r3, #8]
 800a030:	6839      	ldr	r1, [r7, #0]
 800a032:	6878      	ldr	r0, [r7, #4]
 800a034:	4798      	blx	r3
 800a036:	4603      	mov	r3, r0
 800a038:	73fb      	strb	r3, [r7, #15]
        }
        break;
 800a03a:	e004      	b.n	800a046 <USBD_StdEPReq+0x13e>

      default:
        USBD_CtlError(pdev, req);
 800a03c:	6839      	ldr	r1, [r7, #0]
 800a03e:	6878      	ldr	r0, [r7, #4]
 800a040:	f000 fc0a 	bl	800a858 <USBD_CtlError>
        break;
 800a044:	e000      	b.n	800a048 <USBD_StdEPReq+0x140>
        break;
 800a046:	bf00      	nop
      }
      break;
 800a048:	e0aa      	b.n	800a1a0 <USBD_StdEPReq+0x298>

    case USB_REQ_GET_STATUS:
      switch (pdev->dev_state)
 800a04a:	687b      	ldr	r3, [r7, #4]
 800a04c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a050:	2b02      	cmp	r3, #2
 800a052:	d002      	beq.n	800a05a <USBD_StdEPReq+0x152>
 800a054:	2b03      	cmp	r3, #3
 800a056:	d032      	beq.n	800a0be <USBD_StdEPReq+0x1b6>
 800a058:	e097      	b.n	800a18a <USBD_StdEPReq+0x282>
      {
      case USBD_STATE_ADDRESSED:
        if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a05a:	7bbb      	ldrb	r3, [r7, #14]
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d007      	beq.n	800a070 <USBD_StdEPReq+0x168>
 800a060:	7bbb      	ldrb	r3, [r7, #14]
 800a062:	2b80      	cmp	r3, #128	; 0x80
 800a064:	d004      	beq.n	800a070 <USBD_StdEPReq+0x168>
        {
          USBD_CtlError(pdev, req);
 800a066:	6839      	ldr	r1, [r7, #0]
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fbf5 	bl	800a858 <USBD_CtlError>
          break;
 800a06e:	e091      	b.n	800a194 <USBD_StdEPReq+0x28c>
        }
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a070:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a074:	2b00      	cmp	r3, #0
 800a076:	da0b      	bge.n	800a090 <USBD_StdEPReq+0x188>
 800a078:	7bbb      	ldrb	r3, [r7, #14]
 800a07a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a07e:	4613      	mov	r3, r2
 800a080:	009b      	lsls	r3, r3, #2
 800a082:	4413      	add	r3, r2
 800a084:	009b      	lsls	r3, r3, #2
 800a086:	3310      	adds	r3, #16
 800a088:	687a      	ldr	r2, [r7, #4]
 800a08a:	4413      	add	r3, r2
 800a08c:	3304      	adds	r3, #4
 800a08e:	e00b      	b.n	800a0a8 <USBD_StdEPReq+0x1a0>
              &pdev->ep_out[ep_addr & 0x7FU];
 800a090:	7bbb      	ldrb	r3, [r7, #14]
 800a092:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a096:	4613      	mov	r3, r2
 800a098:	009b      	lsls	r3, r3, #2
 800a09a:	4413      	add	r3, r2
 800a09c:	009b      	lsls	r3, r3, #2
 800a09e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a0a2:	687a      	ldr	r2, [r7, #4]
 800a0a4:	4413      	add	r3, r2
 800a0a6:	3304      	adds	r3, #4
 800a0a8:	60bb      	str	r3, [r7, #8]

        pep->status = 0x0000U;
 800a0aa:	68bb      	ldr	r3, [r7, #8]
 800a0ac:	2200      	movs	r2, #0
 800a0ae:	601a      	str	r2, [r3, #0]

        (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	2202      	movs	r2, #2
 800a0b4:	4619      	mov	r1, r3
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fc3f 	bl	800a93a <USBD_CtlSendData>
        break;
 800a0bc:	e06a      	b.n	800a194 <USBD_StdEPReq+0x28c>

      case USBD_STATE_CONFIGURED:
        if ((ep_addr & 0x80U) == 0x80U)
 800a0be:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a0c2:	2b00      	cmp	r3, #0
 800a0c4:	da11      	bge.n	800a0ea <USBD_StdEPReq+0x1e2>
        {
          if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a0c6:	7bbb      	ldrb	r3, [r7, #14]
 800a0c8:	f003 020f 	and.w	r2, r3, #15
 800a0cc:	6879      	ldr	r1, [r7, #4]
 800a0ce:	4613      	mov	r3, r2
 800a0d0:	009b      	lsls	r3, r3, #2
 800a0d2:	4413      	add	r3, r2
 800a0d4:	009b      	lsls	r3, r3, #2
 800a0d6:	440b      	add	r3, r1
 800a0d8:	3324      	adds	r3, #36	; 0x24
 800a0da:	881b      	ldrh	r3, [r3, #0]
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d117      	bne.n	800a110 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800a0e0:	6839      	ldr	r1, [r7, #0]
 800a0e2:	6878      	ldr	r0, [r7, #4]
 800a0e4:	f000 fbb8 	bl	800a858 <USBD_CtlError>
            break;
 800a0e8:	e054      	b.n	800a194 <USBD_StdEPReq+0x28c>
          }
        }
        else
        {
          if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a0ea:	7bbb      	ldrb	r3, [r7, #14]
 800a0ec:	f003 020f 	and.w	r2, r3, #15
 800a0f0:	6879      	ldr	r1, [r7, #4]
 800a0f2:	4613      	mov	r3, r2
 800a0f4:	009b      	lsls	r3, r3, #2
 800a0f6:	4413      	add	r3, r2
 800a0f8:	009b      	lsls	r3, r3, #2
 800a0fa:	440b      	add	r3, r1
 800a0fc:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800a100:	881b      	ldrh	r3, [r3, #0]
 800a102:	2b00      	cmp	r3, #0
 800a104:	d104      	bne.n	800a110 <USBD_StdEPReq+0x208>
          {
            USBD_CtlError(pdev, req);
 800a106:	6839      	ldr	r1, [r7, #0]
 800a108:	6878      	ldr	r0, [r7, #4]
 800a10a:	f000 fba5 	bl	800a858 <USBD_CtlError>
            break;
 800a10e:	e041      	b.n	800a194 <USBD_StdEPReq+0x28c>
          }
        }

        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a110:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800a114:	2b00      	cmp	r3, #0
 800a116:	da0b      	bge.n	800a130 <USBD_StdEPReq+0x228>
 800a118:	7bbb      	ldrb	r3, [r7, #14]
 800a11a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800a11e:	4613      	mov	r3, r2
 800a120:	009b      	lsls	r3, r3, #2
 800a122:	4413      	add	r3, r2
 800a124:	009b      	lsls	r3, r3, #2
 800a126:	3310      	adds	r3, #16
 800a128:	687a      	ldr	r2, [r7, #4]
 800a12a:	4413      	add	r3, r2
 800a12c:	3304      	adds	r3, #4
 800a12e:	e00b      	b.n	800a148 <USBD_StdEPReq+0x240>
              &pdev->ep_out[ep_addr & 0x7FU];
 800a130:	7bbb      	ldrb	r3, [r7, #14]
 800a132:	f003 027f 	and.w	r2, r3, #127	; 0x7f
        pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a136:	4613      	mov	r3, r2
 800a138:	009b      	lsls	r3, r3, #2
 800a13a:	4413      	add	r3, r2
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800a142:	687a      	ldr	r2, [r7, #4]
 800a144:	4413      	add	r3, r2
 800a146:	3304      	adds	r3, #4
 800a148:	60bb      	str	r3, [r7, #8]

          if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a14a:	7bbb      	ldrb	r3, [r7, #14]
 800a14c:	2b00      	cmp	r3, #0
 800a14e:	d002      	beq.n	800a156 <USBD_StdEPReq+0x24e>
 800a150:	7bbb      	ldrb	r3, [r7, #14]
 800a152:	2b80      	cmp	r3, #128	; 0x80
 800a154:	d103      	bne.n	800a15e <USBD_StdEPReq+0x256>
          {
            pep->status = 0x0000U;
 800a156:	68bb      	ldr	r3, [r7, #8]
 800a158:	2200      	movs	r2, #0
 800a15a:	601a      	str	r2, [r3, #0]
 800a15c:	e00e      	b.n	800a17c <USBD_StdEPReq+0x274>
          }
          else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a15e:	7bbb      	ldrb	r3, [r7, #14]
 800a160:	4619      	mov	r1, r3
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f001 f91e 	bl	800b3a4 <USBD_LL_IsStallEP>
 800a168:	4603      	mov	r3, r0
 800a16a:	2b00      	cmp	r3, #0
 800a16c:	d003      	beq.n	800a176 <USBD_StdEPReq+0x26e>
          {
            pep->status = 0x0001U;
 800a16e:	68bb      	ldr	r3, [r7, #8]
 800a170:	2201      	movs	r2, #1
 800a172:	601a      	str	r2, [r3, #0]
 800a174:	e002      	b.n	800a17c <USBD_StdEPReq+0x274>
          }
          else
          {
            pep->status = 0x0000U;
 800a176:	68bb      	ldr	r3, [r7, #8]
 800a178:	2200      	movs	r2, #0
 800a17a:	601a      	str	r2, [r3, #0]
          }

          (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	2202      	movs	r2, #2
 800a180:	4619      	mov	r1, r3
 800a182:	6878      	ldr	r0, [r7, #4]
 800a184:	f000 fbd9 	bl	800a93a <USBD_CtlSendData>
          break;
 800a188:	e004      	b.n	800a194 <USBD_StdEPReq+0x28c>

      default:
        USBD_CtlError(pdev, req);
 800a18a:	6839      	ldr	r1, [r7, #0]
 800a18c:	6878      	ldr	r0, [r7, #4]
 800a18e:	f000 fb63 	bl	800a858 <USBD_CtlError>
        break;
 800a192:	bf00      	nop
      }
      break;
 800a194:	e004      	b.n	800a1a0 <USBD_StdEPReq+0x298>

    default:
      USBD_CtlError(pdev, req);
 800a196:	6839      	ldr	r1, [r7, #0]
 800a198:	6878      	ldr	r0, [r7, #4]
 800a19a:	f000 fb5d 	bl	800a858 <USBD_CtlError>
      break;
 800a19e:	bf00      	nop
    }
    break;
 800a1a0:	e004      	b.n	800a1ac <USBD_StdEPReq+0x2a4>

  default:
    USBD_CtlError(pdev, req);
 800a1a2:	6839      	ldr	r1, [r7, #0]
 800a1a4:	6878      	ldr	r0, [r7, #4]
 800a1a6:	f000 fb57 	bl	800a858 <USBD_CtlError>
    break;
 800a1aa:	bf00      	nop
  }

  return ret;
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a1ae:	4618      	mov	r0, r3
 800a1b0:	3710      	adds	r7, #16
 800a1b2:	46bd      	mov	sp, r7
 800a1b4:	bd80      	pop	{r7, pc}
	...

0800a1b8 <USBD_GetDescriptor>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a1b8:	b580      	push	{r7, lr}
 800a1ba:	b084      	sub	sp, #16
 800a1bc:	af00      	add	r7, sp, #0
 800a1be:	6078      	str	r0, [r7, #4]
 800a1c0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a1c2:	2300      	movs	r3, #0
 800a1c4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800a1ce:	683b      	ldr	r3, [r7, #0]
 800a1d0:	885b      	ldrh	r3, [r3, #2]
 800a1d2:	0a1b      	lsrs	r3, r3, #8
 800a1d4:	b29b      	uxth	r3, r3
 800a1d6:	3b01      	subs	r3, #1
 800a1d8:	2b0e      	cmp	r3, #14
 800a1da:	f200 8152 	bhi.w	800a482 <USBD_GetDescriptor+0x2ca>
 800a1de:	a201      	add	r2, pc, #4	; (adr r2, 800a1e4 <USBD_GetDescriptor+0x2c>)
 800a1e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a1e4:	0800a255 	.word	0x0800a255
 800a1e8:	0800a26d 	.word	0x0800a26d
 800a1ec:	0800a2ad 	.word	0x0800a2ad
 800a1f0:	0800a483 	.word	0x0800a483
 800a1f4:	0800a483 	.word	0x0800a483
 800a1f8:	0800a423 	.word	0x0800a423
 800a1fc:	0800a44f 	.word	0x0800a44f
 800a200:	0800a483 	.word	0x0800a483
 800a204:	0800a483 	.word	0x0800a483
 800a208:	0800a483 	.word	0x0800a483
 800a20c:	0800a483 	.word	0x0800a483
 800a210:	0800a483 	.word	0x0800a483
 800a214:	0800a483 	.word	0x0800a483
 800a218:	0800a483 	.word	0x0800a483
 800a21c:	0800a221 	.word	0x0800a221
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
  case USB_DESC_TYPE_BOS:
    if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a220:	687b      	ldr	r3, [r7, #4]
 800a222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a226:	69db      	ldr	r3, [r3, #28]
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d00b      	beq.n	800a244 <USBD_GetDescriptor+0x8c>
    {
      pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 800a22c:	687b      	ldr	r3, [r7, #4]
 800a22e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a232:	69db      	ldr	r3, [r3, #28]
 800a234:	687a      	ldr	r2, [r7, #4]
 800a236:	7c12      	ldrb	r2, [r2, #16]
 800a238:	f107 0108 	add.w	r1, r7, #8
 800a23c:	4610      	mov	r0, r2
 800a23e:	4798      	blx	r3
 800a240:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a242:	e126      	b.n	800a492 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a244:	6839      	ldr	r1, [r7, #0]
 800a246:	6878      	ldr	r0, [r7, #4]
 800a248:	f000 fb06 	bl	800a858 <USBD_CtlError>
      err++;
 800a24c:	7afb      	ldrb	r3, [r7, #11]
 800a24e:	3301      	adds	r3, #1
 800a250:	72fb      	strb	r3, [r7, #11]
    break;
 800a252:	e11e      	b.n	800a492 <USBD_GetDescriptor+0x2da>
#endif
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a254:	687b      	ldr	r3, [r7, #4]
 800a256:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	687a      	ldr	r2, [r7, #4]
 800a25e:	7c12      	ldrb	r2, [r2, #16]
 800a260:	f107 0108 	add.w	r1, r7, #8
 800a264:	4610      	mov	r0, r2
 800a266:	4798      	blx	r3
 800a268:	60f8      	str	r0, [r7, #12]
    break;
 800a26a:	e112      	b.n	800a492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	7c1b      	ldrb	r3, [r3, #16]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d10d      	bne.n	800a290 <USBD_GetDescriptor+0xd8>
    {
      pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a274:	687b      	ldr	r3, [r7, #4]
 800a276:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a27a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a27c:	f107 0208 	add.w	r2, r7, #8
 800a280:	4610      	mov	r0, r2
 800a282:	4798      	blx	r3
 800a284:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	3301      	adds	r3, #1
 800a28a:	2202      	movs	r2, #2
 800a28c:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 800a28e:	e100      	b.n	800a492 <USBD_GetDescriptor+0x2da>
      pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a296:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a298:	f107 0208 	add.w	r2, r7, #8
 800a29c:	4610      	mov	r0, r2
 800a29e:	4798      	blx	r3
 800a2a0:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a2a2:	68fb      	ldr	r3, [r7, #12]
 800a2a4:	3301      	adds	r3, #1
 800a2a6:	2202      	movs	r2, #2
 800a2a8:	701a      	strb	r2, [r3, #0]
    break;
 800a2aa:	e0f2      	b.n	800a492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 800a2ac:	683b      	ldr	r3, [r7, #0]
 800a2ae:	885b      	ldrh	r3, [r3, #2]
 800a2b0:	b2db      	uxtb	r3, r3
 800a2b2:	2b05      	cmp	r3, #5
 800a2b4:	f200 80ac 	bhi.w	800a410 <USBD_GetDescriptor+0x258>
 800a2b8:	a201      	add	r2, pc, #4	; (adr r2, 800a2c0 <USBD_GetDescriptor+0x108>)
 800a2ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2be:	bf00      	nop
 800a2c0:	0800a2d9 	.word	0x0800a2d9
 800a2c4:	0800a30d 	.word	0x0800a30d
 800a2c8:	0800a341 	.word	0x0800a341
 800a2cc:	0800a375 	.word	0x0800a375
 800a2d0:	0800a3a9 	.word	0x0800a3a9
 800a2d4:	0800a3dd 	.word	0x0800a3dd
    {
    case USBD_IDX_LANGID_STR:
      if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a2d8:	687b      	ldr	r3, [r7, #4]
 800a2da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2de:	685b      	ldr	r3, [r3, #4]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d00b      	beq.n	800a2fc <USBD_GetDescriptor+0x144>
      {
        pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800a2e4:	687b      	ldr	r3, [r7, #4]
 800a2e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a2ea:	685b      	ldr	r3, [r3, #4]
 800a2ec:	687a      	ldr	r2, [r7, #4]
 800a2ee:	7c12      	ldrb	r2, [r2, #16]
 800a2f0:	f107 0108 	add.w	r1, r7, #8
 800a2f4:	4610      	mov	r0, r2
 800a2f6:	4798      	blx	r3
 800a2f8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a2fa:	e091      	b.n	800a420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a2fc:	6839      	ldr	r1, [r7, #0]
 800a2fe:	6878      	ldr	r0, [r7, #4]
 800a300:	f000 faaa 	bl	800a858 <USBD_CtlError>
        err++;
 800a304:	7afb      	ldrb	r3, [r7, #11]
 800a306:	3301      	adds	r3, #1
 800a308:	72fb      	strb	r3, [r7, #11]
      break;
 800a30a:	e089      	b.n	800a420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_MFC_STR:
      if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a312:	689b      	ldr	r3, [r3, #8]
 800a314:	2b00      	cmp	r3, #0
 800a316:	d00b      	beq.n	800a330 <USBD_GetDescriptor+0x178>
      {
        pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800a318:	687b      	ldr	r3, [r7, #4]
 800a31a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a31e:	689b      	ldr	r3, [r3, #8]
 800a320:	687a      	ldr	r2, [r7, #4]
 800a322:	7c12      	ldrb	r2, [r2, #16]
 800a324:	f107 0108 	add.w	r1, r7, #8
 800a328:	4610      	mov	r0, r2
 800a32a:	4798      	blx	r3
 800a32c:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a32e:	e077      	b.n	800a420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a330:	6839      	ldr	r1, [r7, #0]
 800a332:	6878      	ldr	r0, [r7, #4]
 800a334:	f000 fa90 	bl	800a858 <USBD_CtlError>
        err++;
 800a338:	7afb      	ldrb	r3, [r7, #11]
 800a33a:	3301      	adds	r3, #1
 800a33c:	72fb      	strb	r3, [r7, #11]
      break;
 800a33e:	e06f      	b.n	800a420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_PRODUCT_STR:
      if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a346:	68db      	ldr	r3, [r3, #12]
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d00b      	beq.n	800a364 <USBD_GetDescriptor+0x1ac>
      {
        pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a352:	68db      	ldr	r3, [r3, #12]
 800a354:	687a      	ldr	r2, [r7, #4]
 800a356:	7c12      	ldrb	r2, [r2, #16]
 800a358:	f107 0108 	add.w	r1, r7, #8
 800a35c:	4610      	mov	r0, r2
 800a35e:	4798      	blx	r3
 800a360:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a362:	e05d      	b.n	800a420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a364:	6839      	ldr	r1, [r7, #0]
 800a366:	6878      	ldr	r0, [r7, #4]
 800a368:	f000 fa76 	bl	800a858 <USBD_CtlError>
        err++;
 800a36c:	7afb      	ldrb	r3, [r7, #11]
 800a36e:	3301      	adds	r3, #1
 800a370:	72fb      	strb	r3, [r7, #11]
      break;
 800a372:	e055      	b.n	800a420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_SERIAL_STR:
      if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a374:	687b      	ldr	r3, [r7, #4]
 800a376:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a37a:	691b      	ldr	r3, [r3, #16]
 800a37c:	2b00      	cmp	r3, #0
 800a37e:	d00b      	beq.n	800a398 <USBD_GetDescriptor+0x1e0>
      {
        pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800a380:	687b      	ldr	r3, [r7, #4]
 800a382:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a386:	691b      	ldr	r3, [r3, #16]
 800a388:	687a      	ldr	r2, [r7, #4]
 800a38a:	7c12      	ldrb	r2, [r2, #16]
 800a38c:	f107 0108 	add.w	r1, r7, #8
 800a390:	4610      	mov	r0, r2
 800a392:	4798      	blx	r3
 800a394:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a396:	e043      	b.n	800a420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a398:	6839      	ldr	r1, [r7, #0]
 800a39a:	6878      	ldr	r0, [r7, #4]
 800a39c:	f000 fa5c 	bl	800a858 <USBD_CtlError>
        err++;
 800a3a0:	7afb      	ldrb	r3, [r7, #11]
 800a3a2:	3301      	adds	r3, #1
 800a3a4:	72fb      	strb	r3, [r7, #11]
      break;
 800a3a6:	e03b      	b.n	800a420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_CONFIG_STR:
      if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a3a8:	687b      	ldr	r3, [r7, #4]
 800a3aa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3ae:	695b      	ldr	r3, [r3, #20]
 800a3b0:	2b00      	cmp	r3, #0
 800a3b2:	d00b      	beq.n	800a3cc <USBD_GetDescriptor+0x214>
      {
        pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800a3b4:	687b      	ldr	r3, [r7, #4]
 800a3b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3ba:	695b      	ldr	r3, [r3, #20]
 800a3bc:	687a      	ldr	r2, [r7, #4]
 800a3be:	7c12      	ldrb	r2, [r2, #16]
 800a3c0:	f107 0108 	add.w	r1, r7, #8
 800a3c4:	4610      	mov	r0, r2
 800a3c6:	4798      	blx	r3
 800a3c8:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3ca:	e029      	b.n	800a420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a3cc:	6839      	ldr	r1, [r7, #0]
 800a3ce:	6878      	ldr	r0, [r7, #4]
 800a3d0:	f000 fa42 	bl	800a858 <USBD_CtlError>
        err++;
 800a3d4:	7afb      	ldrb	r3, [r7, #11]
 800a3d6:	3301      	adds	r3, #1
 800a3d8:	72fb      	strb	r3, [r7, #11]
      break;
 800a3da:	e021      	b.n	800a420 <USBD_GetDescriptor+0x268>

    case USBD_IDX_INTERFACE_STR:
      if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3e2:	699b      	ldr	r3, [r3, #24]
 800a3e4:	2b00      	cmp	r3, #0
 800a3e6:	d00b      	beq.n	800a400 <USBD_GetDescriptor+0x248>
      {
        pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800a3e8:	687b      	ldr	r3, [r7, #4]
 800a3ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800a3ee:	699b      	ldr	r3, [r3, #24]
 800a3f0:	687a      	ldr	r2, [r7, #4]
 800a3f2:	7c12      	ldrb	r2, [r2, #16]
 800a3f4:	f107 0108 	add.w	r1, r7, #8
 800a3f8:	4610      	mov	r0, r2
 800a3fa:	4798      	blx	r3
 800a3fc:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800a3fe:	e00f      	b.n	800a420 <USBD_GetDescriptor+0x268>
        USBD_CtlError(pdev, req);
 800a400:	6839      	ldr	r1, [r7, #0]
 800a402:	6878      	ldr	r0, [r7, #4]
 800a404:	f000 fa28 	bl	800a858 <USBD_CtlError>
        err++;
 800a408:	7afb      	ldrb	r3, [r7, #11]
 800a40a:	3301      	adds	r3, #1
 800a40c:	72fb      	strb	r3, [r7, #11]
      break;
 800a40e:	e007      	b.n	800a420 <USBD_GetDescriptor+0x268>
      {
        USBD_CtlError(pdev, req);
        err++;
      }
#else
      USBD_CtlError(pdev, req);
 800a410:	6839      	ldr	r1, [r7, #0]
 800a412:	6878      	ldr	r0, [r7, #4]
 800a414:	f000 fa20 	bl	800a858 <USBD_CtlError>
      err++;
 800a418:	7afb      	ldrb	r3, [r7, #11]
 800a41a:	3301      	adds	r3, #1
 800a41c:	72fb      	strb	r3, [r7, #11]
#endif
      break;
 800a41e:	bf00      	nop
    }
    break;
 800a420:	e037      	b.n	800a492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_DEVICE_QUALIFIER:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a422:	687b      	ldr	r3, [r7, #4]
 800a424:	7c1b      	ldrb	r3, [r3, #16]
 800a426:	2b00      	cmp	r3, #0
 800a428:	d109      	bne.n	800a43e <USBD_GetDescriptor+0x286>
    {
      pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a42a:	687b      	ldr	r3, [r7, #4]
 800a42c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a430:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a432:	f107 0208 	add.w	r2, r7, #8
 800a436:	4610      	mov	r0, r2
 800a438:	4798      	blx	r3
 800a43a:	60f8      	str	r0, [r7, #12]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a43c:	e029      	b.n	800a492 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a43e:	6839      	ldr	r1, [r7, #0]
 800a440:	6878      	ldr	r0, [r7, #4]
 800a442:	f000 fa09 	bl	800a858 <USBD_CtlError>
      err++;
 800a446:	7afb      	ldrb	r3, [r7, #11]
 800a448:	3301      	adds	r3, #1
 800a44a:	72fb      	strb	r3, [r7, #11]
    break;
 800a44c:	e021      	b.n	800a492 <USBD_GetDescriptor+0x2da>

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	7c1b      	ldrb	r3, [r3, #16]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d10d      	bne.n	800a472 <USBD_GetDescriptor+0x2ba>
    {
      pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a45c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a45e:	f107 0208 	add.w	r2, r7, #8
 800a462:	4610      	mov	r0, r2
 800a464:	4798      	blx	r3
 800a466:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a468:	68fb      	ldr	r3, [r7, #12]
 800a46a:	3301      	adds	r3, #1
 800a46c:	2207      	movs	r2, #7
 800a46e:	701a      	strb	r2, [r3, #0]
    else
    {
      USBD_CtlError(pdev, req);
      err++;
    }
    break;
 800a470:	e00f      	b.n	800a492 <USBD_GetDescriptor+0x2da>
      USBD_CtlError(pdev, req);
 800a472:	6839      	ldr	r1, [r7, #0]
 800a474:	6878      	ldr	r0, [r7, #4]
 800a476:	f000 f9ef 	bl	800a858 <USBD_CtlError>
      err++;
 800a47a:	7afb      	ldrb	r3, [r7, #11]
 800a47c:	3301      	adds	r3, #1
 800a47e:	72fb      	strb	r3, [r7, #11]
    break;
 800a480:	e007      	b.n	800a492 <USBD_GetDescriptor+0x2da>

  default:
    USBD_CtlError(pdev, req);
 800a482:	6839      	ldr	r1, [r7, #0]
 800a484:	6878      	ldr	r0, [r7, #4]
 800a486:	f000 f9e7 	bl	800a858 <USBD_CtlError>
    err++;
 800a48a:	7afb      	ldrb	r3, [r7, #11]
 800a48c:	3301      	adds	r3, #1
 800a48e:	72fb      	strb	r3, [r7, #11]
    break;
 800a490:	bf00      	nop
  }

  if (err != 0U)
 800a492:	7afb      	ldrb	r3, [r7, #11]
 800a494:	2b00      	cmp	r3, #0
 800a496:	d11e      	bne.n	800a4d6 <USBD_GetDescriptor+0x31e>
  {
    return;
  }
  else
  {
    if (req->wLength != 0U)
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	88db      	ldrh	r3, [r3, #6]
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d016      	beq.n	800a4ce <USBD_GetDescriptor+0x316>
    {
      if (len != 0U)
 800a4a0:	893b      	ldrh	r3, [r7, #8]
 800a4a2:	2b00      	cmp	r3, #0
 800a4a4:	d00e      	beq.n	800a4c4 <USBD_GetDescriptor+0x30c>
      {
        len = MIN(len, req->wLength);
 800a4a6:	683b      	ldr	r3, [r7, #0]
 800a4a8:	88da      	ldrh	r2, [r3, #6]
 800a4aa:	893b      	ldrh	r3, [r7, #8]
 800a4ac:	4293      	cmp	r3, r2
 800a4ae:	bf28      	it	cs
 800a4b0:	4613      	movcs	r3, r2
 800a4b2:	b29b      	uxth	r3, r3
 800a4b4:	813b      	strh	r3, [r7, #8]
        (void)USBD_CtlSendData(pdev, pbuf, len);
 800a4b6:	893b      	ldrh	r3, [r7, #8]
 800a4b8:	461a      	mov	r2, r3
 800a4ba:	68f9      	ldr	r1, [r7, #12]
 800a4bc:	6878      	ldr	r0, [r7, #4]
 800a4be:	f000 fa3c 	bl	800a93a <USBD_CtlSendData>
 800a4c2:	e009      	b.n	800a4d8 <USBD_GetDescriptor+0x320>
      }
      else
      {
        USBD_CtlError(pdev, req);
 800a4c4:	6839      	ldr	r1, [r7, #0]
 800a4c6:	6878      	ldr	r0, [r7, #4]
 800a4c8:	f000 f9c6 	bl	800a858 <USBD_CtlError>
 800a4cc:	e004      	b.n	800a4d8 <USBD_GetDescriptor+0x320>
      }
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
 800a4ce:	6878      	ldr	r0, [r7, #4]
 800a4d0:	f000 fa8d 	bl	800a9ee <USBD_CtlSendStatus>
 800a4d4:	e000      	b.n	800a4d8 <USBD_GetDescriptor+0x320>
    return;
 800a4d6:	bf00      	nop
    }
  }
}
 800a4d8:	3710      	adds	r7, #16
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	bd80      	pop	{r7, pc}
 800a4de:	bf00      	nop

0800a4e0 <USBD_SetAddress>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b084      	sub	sp, #16
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	6078      	str	r0, [r7, #4]
 800a4e8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a4ea:	683b      	ldr	r3, [r7, #0]
 800a4ec:	889b      	ldrh	r3, [r3, #4]
 800a4ee:	2b00      	cmp	r3, #0
 800a4f0:	d130      	bne.n	800a554 <USBD_SetAddress+0x74>
 800a4f2:	683b      	ldr	r3, [r7, #0]
 800a4f4:	88db      	ldrh	r3, [r3, #6]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d12c      	bne.n	800a554 <USBD_SetAddress+0x74>
 800a4fa:	683b      	ldr	r3, [r7, #0]
 800a4fc:	885b      	ldrh	r3, [r3, #2]
 800a4fe:	2b7f      	cmp	r3, #127	; 0x7f
 800a500:	d828      	bhi.n	800a554 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a502:	683b      	ldr	r3, [r7, #0]
 800a504:	885b      	ldrh	r3, [r3, #2]
 800a506:	b2db      	uxtb	r3, r3
 800a508:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a50c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a514:	2b03      	cmp	r3, #3
 800a516:	d104      	bne.n	800a522 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 800a518:	6839      	ldr	r1, [r7, #0]
 800a51a:	6878      	ldr	r0, [r7, #4]
 800a51c:	f000 f99c 	bl	800a858 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a520:	e01c      	b.n	800a55c <USBD_SetAddress+0x7c>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	7bfa      	ldrb	r2, [r7, #15]
 800a526:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a52a:	7bfb      	ldrb	r3, [r7, #15]
 800a52c:	4619      	mov	r1, r3
 800a52e:	6878      	ldr	r0, [r7, #4]
 800a530:	f000 ff64 	bl	800b3fc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a534:	6878      	ldr	r0, [r7, #4]
 800a536:	f000 fa5a 	bl	800a9ee <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800a53a:	7bfb      	ldrb	r3, [r7, #15]
 800a53c:	2b00      	cmp	r3, #0
 800a53e:	d004      	beq.n	800a54a <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	2202      	movs	r2, #2
 800a544:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a548:	e008      	b.n	800a55c <USBD_SetAddress+0x7c>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a54a:	687b      	ldr	r3, [r7, #4]
 800a54c:	2201      	movs	r2, #1
 800a54e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a552:	e003      	b.n	800a55c <USBD_SetAddress+0x7c>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800a554:	6839      	ldr	r1, [r7, #0]
 800a556:	6878      	ldr	r0, [r7, #4]
 800a558:	f000 f97e 	bl	800a858 <USBD_CtlError>
  }
}
 800a55c:	bf00      	nop
 800a55e:	3710      	adds	r7, #16
 800a560:	46bd      	mov	sp, r7
 800a562:	bd80      	pop	{r7, pc}

0800a564 <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a564:	b580      	push	{r7, lr}
 800a566:	b084      	sub	sp, #16
 800a568:	af00      	add	r7, sp, #0
 800a56a:	6078      	str	r0, [r7, #4]
 800a56c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800a56e:	2300      	movs	r3, #0
 800a570:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800a572:	683b      	ldr	r3, [r7, #0]
 800a574:	885b      	ldrh	r3, [r3, #2]
 800a576:	b2da      	uxtb	r2, r3
 800a578:	4b4b      	ldr	r3, [pc, #300]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a57a:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a57c:	4b4a      	ldr	r3, [pc, #296]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a57e:	781b      	ldrb	r3, [r3, #0]
 800a580:	2b01      	cmp	r3, #1
 800a582:	d905      	bls.n	800a590 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800a584:	6839      	ldr	r1, [r7, #0]
 800a586:	6878      	ldr	r0, [r7, #4]
 800a588:	f000 f966 	bl	800a858 <USBD_CtlError>
    return USBD_FAIL;
 800a58c:	2303      	movs	r3, #3
 800a58e:	e087      	b.n	800a6a0 <USBD_SetConfig+0x13c>
  }

  switch (pdev->dev_state)
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a596:	2b02      	cmp	r3, #2
 800a598:	d002      	beq.n	800a5a0 <USBD_SetConfig+0x3c>
 800a59a:	2b03      	cmp	r3, #3
 800a59c:	d025      	beq.n	800a5ea <USBD_SetConfig+0x86>
 800a59e:	e071      	b.n	800a684 <USBD_SetConfig+0x120>
  {
  case USBD_STATE_ADDRESSED:
    if (cfgidx != 0U)
 800a5a0:	4b41      	ldr	r3, [pc, #260]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a5a2:	781b      	ldrb	r3, [r3, #0]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d01c      	beq.n	800a5e2 <USBD_SetConfig+0x7e>
    {
      pdev->dev_config = cfgidx;
 800a5a8:	4b3f      	ldr	r3, [pc, #252]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a5aa:	781b      	ldrb	r3, [r3, #0]
 800a5ac:	461a      	mov	r2, r3
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	605a      	str	r2, [r3, #4]

      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a5b2:	4b3d      	ldr	r3, [pc, #244]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a5b4:	781b      	ldrb	r3, [r3, #0]
 800a5b6:	4619      	mov	r1, r3
 800a5b8:	6878      	ldr	r0, [r7, #4]
 800a5ba:	f7ff f97b 	bl	80098b4 <USBD_SetClassConfig>
 800a5be:	4603      	mov	r3, r0
 800a5c0:	73fb      	strb	r3, [r7, #15]

      if (ret != USBD_OK)
 800a5c2:	7bfb      	ldrb	r3, [r7, #15]
 800a5c4:	2b00      	cmp	r3, #0
 800a5c6:	d004      	beq.n	800a5d2 <USBD_SetConfig+0x6e>
      {
        USBD_CtlError(pdev, req);
 800a5c8:	6839      	ldr	r1, [r7, #0]
 800a5ca:	6878      	ldr	r0, [r7, #4]
 800a5cc:	f000 f944 	bl	800a858 <USBD_CtlError>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a5d0:	e065      	b.n	800a69e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a5d2:	6878      	ldr	r0, [r7, #4]
 800a5d4:	f000 fa0b 	bl	800a9ee <USBD_CtlSendStatus>
        pdev->dev_state = USBD_STATE_CONFIGURED;
 800a5d8:	687b      	ldr	r3, [r7, #4]
 800a5da:	2203      	movs	r2, #3
 800a5dc:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a5e0:	e05d      	b.n	800a69e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a5e2:	6878      	ldr	r0, [r7, #4]
 800a5e4:	f000 fa03 	bl	800a9ee <USBD_CtlSendStatus>
    break;
 800a5e8:	e059      	b.n	800a69e <USBD_SetConfig+0x13a>

  case USBD_STATE_CONFIGURED:
    if (cfgidx == 0U)
 800a5ea:	4b2f      	ldr	r3, [pc, #188]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a5ec:	781b      	ldrb	r3, [r3, #0]
 800a5ee:	2b00      	cmp	r3, #0
 800a5f0:	d112      	bne.n	800a618 <USBD_SetConfig+0xb4>
    {
      pdev->dev_state = USBD_STATE_ADDRESSED;
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	2202      	movs	r2, #2
 800a5f6:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      pdev->dev_config = cfgidx;
 800a5fa:	4b2b      	ldr	r3, [pc, #172]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a5fc:	781b      	ldrb	r3, [r3, #0]
 800a5fe:	461a      	mov	r2, r3
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	605a      	str	r2, [r3, #4]
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a604:	4b28      	ldr	r3, [pc, #160]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a606:	781b      	ldrb	r3, [r3, #0]
 800a608:	4619      	mov	r1, r3
 800a60a:	6878      	ldr	r0, [r7, #4]
 800a60c:	f7ff f96e 	bl	80098ec <USBD_ClrClassConfig>
      (void)USBD_CtlSendStatus(pdev);
 800a610:	6878      	ldr	r0, [r7, #4]
 800a612:	f000 f9ec 	bl	800a9ee <USBD_CtlSendStatus>
    }
    else
    {
      (void)USBD_CtlSendStatus(pdev);
    }
    break;
 800a616:	e042      	b.n	800a69e <USBD_SetConfig+0x13a>
    else if (cfgidx != pdev->dev_config)
 800a618:	4b23      	ldr	r3, [pc, #140]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a61a:	781b      	ldrb	r3, [r3, #0]
 800a61c:	461a      	mov	r2, r3
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	685b      	ldr	r3, [r3, #4]
 800a622:	429a      	cmp	r2, r3
 800a624:	d02a      	beq.n	800a67c <USBD_SetConfig+0x118>
      (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	685b      	ldr	r3, [r3, #4]
 800a62a:	b2db      	uxtb	r3, r3
 800a62c:	4619      	mov	r1, r3
 800a62e:	6878      	ldr	r0, [r7, #4]
 800a630:	f7ff f95c 	bl	80098ec <USBD_ClrClassConfig>
      pdev->dev_config = cfgidx;
 800a634:	4b1c      	ldr	r3, [pc, #112]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a636:	781b      	ldrb	r3, [r3, #0]
 800a638:	461a      	mov	r2, r3
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	605a      	str	r2, [r3, #4]
      ret = USBD_SetClassConfig(pdev, cfgidx);
 800a63e:	4b1a      	ldr	r3, [pc, #104]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a640:	781b      	ldrb	r3, [r3, #0]
 800a642:	4619      	mov	r1, r3
 800a644:	6878      	ldr	r0, [r7, #4]
 800a646:	f7ff f935 	bl	80098b4 <USBD_SetClassConfig>
 800a64a:	4603      	mov	r3, r0
 800a64c:	73fb      	strb	r3, [r7, #15]
      if (ret != USBD_OK)
 800a64e:	7bfb      	ldrb	r3, [r7, #15]
 800a650:	2b00      	cmp	r3, #0
 800a652:	d00f      	beq.n	800a674 <USBD_SetConfig+0x110>
        USBD_CtlError(pdev, req);
 800a654:	6839      	ldr	r1, [r7, #0]
 800a656:	6878      	ldr	r0, [r7, #4]
 800a658:	f000 f8fe 	bl	800a858 <USBD_CtlError>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	685b      	ldr	r3, [r3, #4]
 800a660:	b2db      	uxtb	r3, r3
 800a662:	4619      	mov	r1, r3
 800a664:	6878      	ldr	r0, [r7, #4]
 800a666:	f7ff f941 	bl	80098ec <USBD_ClrClassConfig>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a66a:	687b      	ldr	r3, [r7, #4]
 800a66c:	2202      	movs	r2, #2
 800a66e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    break;
 800a672:	e014      	b.n	800a69e <USBD_SetConfig+0x13a>
        (void)USBD_CtlSendStatus(pdev);
 800a674:	6878      	ldr	r0, [r7, #4]
 800a676:	f000 f9ba 	bl	800a9ee <USBD_CtlSendStatus>
    break;
 800a67a:	e010      	b.n	800a69e <USBD_SetConfig+0x13a>
      (void)USBD_CtlSendStatus(pdev);
 800a67c:	6878      	ldr	r0, [r7, #4]
 800a67e:	f000 f9b6 	bl	800a9ee <USBD_CtlSendStatus>
    break;
 800a682:	e00c      	b.n	800a69e <USBD_SetConfig+0x13a>

  default:
    USBD_CtlError(pdev, req);
 800a684:	6839      	ldr	r1, [r7, #0]
 800a686:	6878      	ldr	r0, [r7, #4]
 800a688:	f000 f8e6 	bl	800a858 <USBD_CtlError>
    (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a68c:	4b06      	ldr	r3, [pc, #24]	; (800a6a8 <USBD_SetConfig+0x144>)
 800a68e:	781b      	ldrb	r3, [r3, #0]
 800a690:	4619      	mov	r1, r3
 800a692:	6878      	ldr	r0, [r7, #4]
 800a694:	f7ff f92a 	bl	80098ec <USBD_ClrClassConfig>
    ret = USBD_FAIL;
 800a698:	2303      	movs	r3, #3
 800a69a:	73fb      	strb	r3, [r7, #15]
    break;
 800a69c:	bf00      	nop
  }

  return ret;
 800a69e:	7bfb      	ldrb	r3, [r7, #15]
}
 800a6a0:	4618      	mov	r0, r3
 800a6a2:	3710      	adds	r7, #16
 800a6a4:	46bd      	mov	sp, r7
 800a6a6:	bd80      	pop	{r7, pc}
 800a6a8:	2000021c 	.word	0x2000021c

0800a6ac <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a6ac:	b580      	push	{r7, lr}
 800a6ae:	b082      	sub	sp, #8
 800a6b0:	af00      	add	r7, sp, #0
 800a6b2:	6078      	str	r0, [r7, #4]
 800a6b4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800a6b6:	683b      	ldr	r3, [r7, #0]
 800a6b8:	88db      	ldrh	r3, [r3, #6]
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d004      	beq.n	800a6c8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800a6be:	6839      	ldr	r1, [r7, #0]
 800a6c0:	6878      	ldr	r0, [r7, #4]
 800a6c2:	f000 f8c9 	bl	800a858 <USBD_CtlError>
    default:
      USBD_CtlError(pdev, req);
      break;
    }
  }
}
 800a6c6:	e021      	b.n	800a70c <USBD_GetConfig+0x60>
    switch (pdev->dev_state)
 800a6c8:	687b      	ldr	r3, [r7, #4]
 800a6ca:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6ce:	2b01      	cmp	r3, #1
 800a6d0:	db17      	blt.n	800a702 <USBD_GetConfig+0x56>
 800a6d2:	2b02      	cmp	r3, #2
 800a6d4:	dd02      	ble.n	800a6dc <USBD_GetConfig+0x30>
 800a6d6:	2b03      	cmp	r3, #3
 800a6d8:	d00b      	beq.n	800a6f2 <USBD_GetConfig+0x46>
 800a6da:	e012      	b.n	800a702 <USBD_GetConfig+0x56>
      pdev->dev_default_config = 0U;
 800a6dc:	687b      	ldr	r3, [r7, #4]
 800a6de:	2200      	movs	r2, #0
 800a6e0:	609a      	str	r2, [r3, #8]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	3308      	adds	r3, #8
 800a6e6:	2201      	movs	r2, #1
 800a6e8:	4619      	mov	r1, r3
 800a6ea:	6878      	ldr	r0, [r7, #4]
 800a6ec:	f000 f925 	bl	800a93a <USBD_CtlSendData>
      break;
 800a6f0:	e00c      	b.n	800a70c <USBD_GetConfig+0x60>
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	3304      	adds	r3, #4
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	4619      	mov	r1, r3
 800a6fa:	6878      	ldr	r0, [r7, #4]
 800a6fc:	f000 f91d 	bl	800a93a <USBD_CtlSendData>
      break;
 800a700:	e004      	b.n	800a70c <USBD_GetConfig+0x60>
      USBD_CtlError(pdev, req);
 800a702:	6839      	ldr	r1, [r7, #0]
 800a704:	6878      	ldr	r0, [r7, #4]
 800a706:	f000 f8a7 	bl	800a858 <USBD_CtlError>
      break;
 800a70a:	bf00      	nop
}
 800a70c:	bf00      	nop
 800a70e:	3708      	adds	r7, #8
 800a710:	46bd      	mov	sp, r7
 800a712:	bd80      	pop	{r7, pc}

0800a714 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a714:	b580      	push	{r7, lr}
 800a716:	b082      	sub	sp, #8
 800a718:	af00      	add	r7, sp, #0
 800a71a:	6078      	str	r0, [r7, #4]
 800a71c:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a71e:	687b      	ldr	r3, [r7, #4]
 800a720:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a724:	3b01      	subs	r3, #1
 800a726:	2b02      	cmp	r3, #2
 800a728:	d81e      	bhi.n	800a768 <USBD_GetStatus+0x54>
  {
  case USBD_STATE_DEFAULT:
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wLength != 0x2U)
 800a72a:	683b      	ldr	r3, [r7, #0]
 800a72c:	88db      	ldrh	r3, [r3, #6]
 800a72e:	2b02      	cmp	r3, #2
 800a730:	d004      	beq.n	800a73c <USBD_GetStatus+0x28>
    {
      USBD_CtlError(pdev, req);
 800a732:	6839      	ldr	r1, [r7, #0]
 800a734:	6878      	ldr	r0, [r7, #4]
 800a736:	f000 f88f 	bl	800a858 <USBD_CtlError>
      break;
 800a73a:	e01a      	b.n	800a772 <USBD_GetStatus+0x5e>
    }

#if (USBD_SELF_POWERED == 1U)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a73c:	687b      	ldr	r3, [r7, #4]
 800a73e:	2201      	movs	r2, #1
 800a740:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0U;
#endif

    if (pdev->dev_remote_wakeup != 0U)
 800a742:	687b      	ldr	r3, [r7, #4]
 800a744:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800a748:	2b00      	cmp	r3, #0
 800a74a:	d005      	beq.n	800a758 <USBD_GetStatus+0x44>
    {
      pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	68db      	ldr	r3, [r3, #12]
 800a750:	f043 0202 	orr.w	r2, r3, #2
 800a754:	687b      	ldr	r3, [r7, #4]
 800a756:	60da      	str	r2, [r3, #12]
    }

    (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a758:	687b      	ldr	r3, [r7, #4]
 800a75a:	330c      	adds	r3, #12
 800a75c:	2202      	movs	r2, #2
 800a75e:	4619      	mov	r1, r3
 800a760:	6878      	ldr	r0, [r7, #4]
 800a762:	f000 f8ea 	bl	800a93a <USBD_CtlSendData>
    break;
 800a766:	e004      	b.n	800a772 <USBD_GetStatus+0x5e>

  default:
    USBD_CtlError(pdev, req);
 800a768:	6839      	ldr	r1, [r7, #0]
 800a76a:	6878      	ldr	r0, [r7, #4]
 800a76c:	f000 f874 	bl	800a858 <USBD_CtlError>
    break;
 800a770:	bf00      	nop
  }
}
 800a772:	bf00      	nop
 800a774:	3708      	adds	r7, #8
 800a776:	46bd      	mov	sp, r7
 800a778:	bd80      	pop	{r7, pc}

0800a77a <USBD_SetFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a77a:	b580      	push	{r7, lr}
 800a77c:	b082      	sub	sp, #8
 800a77e:	af00      	add	r7, sp, #0
 800a780:	6078      	str	r0, [r7, #4]
 800a782:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a784:	683b      	ldr	r3, [r7, #0]
 800a786:	885b      	ldrh	r3, [r3, #2]
 800a788:	2b01      	cmp	r3, #1
 800a78a:	d106      	bne.n	800a79a <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	2201      	movs	r2, #1
 800a790:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800a794:	6878      	ldr	r0, [r7, #4]
 800a796:	f000 f92a 	bl	800a9ee <USBD_CtlSendStatus>
  }
}
 800a79a:	bf00      	nop
 800a79c:	3708      	adds	r7, #8
 800a79e:	46bd      	mov	sp, r7
 800a7a0:	bd80      	pop	{r7, pc}

0800a7a2 <USBD_ClrFeature>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a7a2:	b580      	push	{r7, lr}
 800a7a4:	b082      	sub	sp, #8
 800a7a6:	af00      	add	r7, sp, #0
 800a7a8:	6078      	str	r0, [r7, #4]
 800a7aa:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800a7ac:	687b      	ldr	r3, [r7, #4]
 800a7ae:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a7b2:	3b01      	subs	r3, #1
 800a7b4:	2b02      	cmp	r3, #2
 800a7b6:	d80b      	bhi.n	800a7d0 <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7b8:	683b      	ldr	r3, [r7, #0]
 800a7ba:	885b      	ldrh	r3, [r3, #2]
 800a7bc:	2b01      	cmp	r3, #1
 800a7be:	d10c      	bne.n	800a7da <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 800a7c0:	687b      	ldr	r3, [r7, #4]
 800a7c2:	2200      	movs	r2, #0
 800a7c4:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a7c8:	6878      	ldr	r0, [r7, #4]
 800a7ca:	f000 f910 	bl	800a9ee <USBD_CtlSendStatus>
      }
      break;
 800a7ce:	e004      	b.n	800a7da <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 800a7d0:	6839      	ldr	r1, [r7, #0]
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f840 	bl	800a858 <USBD_CtlError>
      break;
 800a7d8:	e000      	b.n	800a7dc <USBD_ClrFeature+0x3a>
      break;
 800a7da:	bf00      	nop
  }
}
 800a7dc:	bf00      	nop
 800a7de:	3708      	adds	r7, #8
 800a7e0:	46bd      	mov	sp, r7
 800a7e2:	bd80      	pop	{r7, pc}

0800a7e4 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800a7e4:	b580      	push	{r7, lr}
 800a7e6:	b084      	sub	sp, #16
 800a7e8:	af00      	add	r7, sp, #0
 800a7ea:	6078      	str	r0, [r7, #4]
 800a7ec:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800a7ee:	683b      	ldr	r3, [r7, #0]
 800a7f0:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800a7f2:	68fb      	ldr	r3, [r7, #12]
 800a7f4:	781a      	ldrb	r2, [r3, #0]
 800a7f6:	687b      	ldr	r3, [r7, #4]
 800a7f8:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800a7fa:	68fb      	ldr	r3, [r7, #12]
 800a7fc:	3301      	adds	r3, #1
 800a7fe:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800a800:	68fb      	ldr	r3, [r7, #12]
 800a802:	781a      	ldrb	r2, [r3, #0]
 800a804:	687b      	ldr	r3, [r7, #4]
 800a806:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800a808:	68fb      	ldr	r3, [r7, #12]
 800a80a:	3301      	adds	r3, #1
 800a80c:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800a80e:	68f8      	ldr	r0, [r7, #12]
 800a810:	f7ff faa7 	bl	8009d62 <SWAPBYTE>
 800a814:	4603      	mov	r3, r0
 800a816:	461a      	mov	r2, r3
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800a81c:	68fb      	ldr	r3, [r7, #12]
 800a81e:	3301      	adds	r3, #1
 800a820:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	3301      	adds	r3, #1
 800a826:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800a828:	68f8      	ldr	r0, [r7, #12]
 800a82a:	f7ff fa9a 	bl	8009d62 <SWAPBYTE>
 800a82e:	4603      	mov	r3, r0
 800a830:	461a      	mov	r2, r3
 800a832:	687b      	ldr	r3, [r7, #4]
 800a834:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800a836:	68fb      	ldr	r3, [r7, #12]
 800a838:	3301      	adds	r3, #1
 800a83a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	3301      	adds	r3, #1
 800a840:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800a842:	68f8      	ldr	r0, [r7, #12]
 800a844:	f7ff fa8d 	bl	8009d62 <SWAPBYTE>
 800a848:	4603      	mov	r3, r0
 800a84a:	461a      	mov	r2, r3
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	80da      	strh	r2, [r3, #6]
}
 800a850:	bf00      	nop
 800a852:	3710      	adds	r7, #16
 800a854:	46bd      	mov	sp, r7
 800a856:	bd80      	pop	{r7, pc}

0800a858 <USBD_CtlError>:
* @param  req: usb request
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800a858:	b580      	push	{r7, lr}
 800a85a:	b082      	sub	sp, #8
 800a85c:	af00      	add	r7, sp, #0
 800a85e:	6078      	str	r0, [r7, #4]
 800a860:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a862:	2180      	movs	r1, #128	; 0x80
 800a864:	6878      	ldr	r0, [r7, #4]
 800a866:	f000 fd31 	bl	800b2cc <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a86a:	2100      	movs	r1, #0
 800a86c:	6878      	ldr	r0, [r7, #4]
 800a86e:	f000 fd2d 	bl	800b2cc <USBD_LL_StallEP>
}
 800a872:	bf00      	nop
 800a874:	3708      	adds	r7, #8
 800a876:	46bd      	mov	sp, r7
 800a878:	bd80      	pop	{r7, pc}

0800a87a <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a87a:	b580      	push	{r7, lr}
 800a87c:	b086      	sub	sp, #24
 800a87e:	af00      	add	r7, sp, #0
 800a880:	60f8      	str	r0, [r7, #12]
 800a882:	60b9      	str	r1, [r7, #8]
 800a884:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a886:	2300      	movs	r3, #0
 800a888:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800a88a:	68fb      	ldr	r3, [r7, #12]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d036      	beq.n	800a8fe <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800a890:	68fb      	ldr	r3, [r7, #12]
 800a892:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a894:	6938      	ldr	r0, [r7, #16]
 800a896:	f000 f836 	bl	800a906 <USBD_GetLen>
 800a89a:	4603      	mov	r3, r0
 800a89c:	3301      	adds	r3, #1
 800a89e:	b29b      	uxth	r3, r3
 800a8a0:	005b      	lsls	r3, r3, #1
 800a8a2:	b29a      	uxth	r2, r3
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800a8a8:	7dfb      	ldrb	r3, [r7, #23]
 800a8aa:	68ba      	ldr	r2, [r7, #8]
 800a8ac:	4413      	add	r3, r2
 800a8ae:	687a      	ldr	r2, [r7, #4]
 800a8b0:	7812      	ldrb	r2, [r2, #0]
 800a8b2:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8b4:	7dfb      	ldrb	r3, [r7, #23]
 800a8b6:	3301      	adds	r3, #1
 800a8b8:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a8ba:	7dfb      	ldrb	r3, [r7, #23]
 800a8bc:	68ba      	ldr	r2, [r7, #8]
 800a8be:	4413      	add	r3, r2
 800a8c0:	2203      	movs	r2, #3
 800a8c2:	701a      	strb	r2, [r3, #0]
  idx++;
 800a8c4:	7dfb      	ldrb	r3, [r7, #23]
 800a8c6:	3301      	adds	r3, #1
 800a8c8:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a8ca:	e013      	b.n	800a8f4 <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800a8cc:	7dfb      	ldrb	r3, [r7, #23]
 800a8ce:	68ba      	ldr	r2, [r7, #8]
 800a8d0:	4413      	add	r3, r2
 800a8d2:	693a      	ldr	r2, [r7, #16]
 800a8d4:	7812      	ldrb	r2, [r2, #0]
 800a8d6:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a8d8:	693b      	ldr	r3, [r7, #16]
 800a8da:	3301      	adds	r3, #1
 800a8dc:	613b      	str	r3, [r7, #16]
    idx++;
 800a8de:	7dfb      	ldrb	r3, [r7, #23]
 800a8e0:	3301      	adds	r3, #1
 800a8e2:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a8e4:	7dfb      	ldrb	r3, [r7, #23]
 800a8e6:	68ba      	ldr	r2, [r7, #8]
 800a8e8:	4413      	add	r3, r2
 800a8ea:	2200      	movs	r2, #0
 800a8ec:	701a      	strb	r2, [r3, #0]
    idx++;
 800a8ee:	7dfb      	ldrb	r3, [r7, #23]
 800a8f0:	3301      	adds	r3, #1
 800a8f2:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a8f4:	693b      	ldr	r3, [r7, #16]
 800a8f6:	781b      	ldrb	r3, [r3, #0]
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d1e7      	bne.n	800a8cc <USBD_GetString+0x52>
 800a8fc:	e000      	b.n	800a900 <USBD_GetString+0x86>
    return;
 800a8fe:	bf00      	nop
  }
}
 800a900:	3718      	adds	r7, #24
 800a902:	46bd      	mov	sp, r7
 800a904:	bd80      	pop	{r7, pc}

0800a906 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a906:	b480      	push	{r7}
 800a908:	b085      	sub	sp, #20
 800a90a:	af00      	add	r7, sp, #0
 800a90c:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a90e:	2300      	movs	r3, #0
 800a910:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a912:	687b      	ldr	r3, [r7, #4]
 800a914:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a916:	e005      	b.n	800a924 <USBD_GetLen+0x1e>
  {
    len++;
 800a918:	7bfb      	ldrb	r3, [r7, #15]
 800a91a:	3301      	adds	r3, #1
 800a91c:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a91e:	68bb      	ldr	r3, [r7, #8]
 800a920:	3301      	adds	r3, #1
 800a922:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a924:	68bb      	ldr	r3, [r7, #8]
 800a926:	781b      	ldrb	r3, [r3, #0]
 800a928:	2b00      	cmp	r3, #0
 800a92a:	d1f5      	bne.n	800a918 <USBD_GetLen+0x12>
  }

  return len;
 800a92c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a92e:	4618      	mov	r0, r3
 800a930:	3714      	adds	r7, #20
 800a932:	46bd      	mov	sp, r7
 800a934:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a938:	4770      	bx	lr

0800a93a <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a93a:	b580      	push	{r7, lr}
 800a93c:	b084      	sub	sp, #16
 800a93e:	af00      	add	r7, sp, #0
 800a940:	60f8      	str	r0, [r7, #12]
 800a942:	60b9      	str	r1, [r7, #8]
 800a944:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a946:	68fb      	ldr	r3, [r7, #12]
 800a948:	2202      	movs	r2, #2
 800a94a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800a94e:	68fb      	ldr	r3, [r7, #12]
 800a950:	687a      	ldr	r2, [r7, #4]
 800a952:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length = len;
 800a954:	68fb      	ldr	r3, [r7, #12]
 800a956:	687a      	ldr	r2, [r7, #4]
 800a958:	61da      	str	r2, [r3, #28]

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a95a:	687b      	ldr	r3, [r7, #4]
 800a95c:	68ba      	ldr	r2, [r7, #8]
 800a95e:	2100      	movs	r1, #0
 800a960:	68f8      	ldr	r0, [r7, #12]
 800a962:	f000 fd81 	bl	800b468 <USBD_LL_Transmit>

  return USBD_OK;
 800a966:	2300      	movs	r3, #0
}
 800a968:	4618      	mov	r0, r3
 800a96a:	3710      	adds	r7, #16
 800a96c:	46bd      	mov	sp, r7
 800a96e:	bd80      	pop	{r7, pc}

0800a970 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a970:	b580      	push	{r7, lr}
 800a972:	b084      	sub	sp, #16
 800a974:	af00      	add	r7, sp, #0
 800a976:	60f8      	str	r0, [r7, #12]
 800a978:	60b9      	str	r1, [r7, #8]
 800a97a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	68ba      	ldr	r2, [r7, #8]
 800a980:	2100      	movs	r1, #0
 800a982:	68f8      	ldr	r0, [r7, #12]
 800a984:	f000 fd70 	bl	800b468 <USBD_LL_Transmit>

  return USBD_OK;
 800a988:	2300      	movs	r3, #0
}
 800a98a:	4618      	mov	r0, r3
 800a98c:	3710      	adds	r7, #16
 800a98e:	46bd      	mov	sp, r7
 800a990:	bd80      	pop	{r7, pc}

0800a992 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a992:	b580      	push	{r7, lr}
 800a994:	b084      	sub	sp, #16
 800a996:	af00      	add	r7, sp, #0
 800a998:	60f8      	str	r0, [r7, #12]
 800a99a:	60b9      	str	r1, [r7, #8]
 800a99c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2203      	movs	r2, #3
 800a9a2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800a9a6:	68fb      	ldr	r3, [r7, #12]
 800a9a8:	687a      	ldr	r2, [r7, #4]
 800a9aa:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158
  pdev->ep_out[0].rem_length = len;
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	687a      	ldr	r2, [r7, #4]
 800a9b2:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	68ba      	ldr	r2, [r7, #8]
 800a9ba:	2100      	movs	r1, #0
 800a9bc:	68f8      	ldr	r0, [r7, #12]
 800a9be:	f000 fd8b 	bl	800b4d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9c2:	2300      	movs	r3, #0
}
 800a9c4:	4618      	mov	r0, r3
 800a9c6:	3710      	adds	r7, #16
 800a9c8:	46bd      	mov	sp, r7
 800a9ca:	bd80      	pop	{r7, pc}

0800a9cc <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a9cc:	b580      	push	{r7, lr}
 800a9ce:	b084      	sub	sp, #16
 800a9d0:	af00      	add	r7, sp, #0
 800a9d2:	60f8      	str	r0, [r7, #12]
 800a9d4:	60b9      	str	r1, [r7, #8]
 800a9d6:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a9d8:	687b      	ldr	r3, [r7, #4]
 800a9da:	68ba      	ldr	r2, [r7, #8]
 800a9dc:	2100      	movs	r1, #0
 800a9de:	68f8      	ldr	r0, [r7, #12]
 800a9e0:	f000 fd7a 	bl	800b4d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a9e4:	2300      	movs	r3, #0
}
 800a9e6:	4618      	mov	r0, r3
 800a9e8:	3710      	adds	r7, #16
 800a9ea:	46bd      	mov	sp, r7
 800a9ec:	bd80      	pop	{r7, pc}

0800a9ee <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a9ee:	b580      	push	{r7, lr}
 800a9f0:	b082      	sub	sp, #8
 800a9f2:	af00      	add	r7, sp, #0
 800a9f4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a9f6:	687b      	ldr	r3, [r7, #4]
 800a9f8:	2204      	movs	r2, #4
 800a9fa:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a9fe:	2300      	movs	r3, #0
 800aa00:	2200      	movs	r2, #0
 800aa02:	2100      	movs	r1, #0
 800aa04:	6878      	ldr	r0, [r7, #4]
 800aa06:	f000 fd2f 	bl	800b468 <USBD_LL_Transmit>

  return USBD_OK;
 800aa0a:	2300      	movs	r3, #0
}
 800aa0c:	4618      	mov	r0, r3
 800aa0e:	3708      	adds	r7, #8
 800aa10:	46bd      	mov	sp, r7
 800aa12:	bd80      	pop	{r7, pc}

0800aa14 <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa14:	b580      	push	{r7, lr}
 800aa16:	b082      	sub	sp, #8
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa1c:	687b      	ldr	r3, [r7, #4]
 800aa1e:	2205      	movs	r2, #5
 800aa20:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa24:	2300      	movs	r3, #0
 800aa26:	2200      	movs	r2, #0
 800aa28:	2100      	movs	r1, #0
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 fd54 	bl	800b4d8 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800aa30:	2300      	movs	r3, #0
}
 800aa32:	4618      	mov	r0, r3
 800aa34:	3708      	adds	r7, #8
 800aa36:	46bd      	mov	sp, r7
 800aa38:	bd80      	pop	{r7, pc}
	...

0800aa3c <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800aa3c:	b580      	push	{r7, lr}
 800aa3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800aa40:	2200      	movs	r2, #0
 800aa42:	4912      	ldr	r1, [pc, #72]	; (800aa8c <MX_USB_DEVICE_Init+0x50>)
 800aa44:	4812      	ldr	r0, [pc, #72]	; (800aa90 <MX_USB_DEVICE_Init+0x54>)
 800aa46:	f7fe fec7 	bl	80097d8 <USBD_Init>
 800aa4a:	4603      	mov	r3, r0
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d001      	beq.n	800aa54 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800aa50:	f7f7 fb54 	bl	80020fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800aa54:	490f      	ldr	r1, [pc, #60]	; (800aa94 <MX_USB_DEVICE_Init+0x58>)
 800aa56:	480e      	ldr	r0, [pc, #56]	; (800aa90 <MX_USB_DEVICE_Init+0x54>)
 800aa58:	f7fe feee 	bl	8009838 <USBD_RegisterClass>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	2b00      	cmp	r3, #0
 800aa60:	d001      	beq.n	800aa66 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800aa62:	f7f7 fb4b 	bl	80020fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800aa66:	490c      	ldr	r1, [pc, #48]	; (800aa98 <MX_USB_DEVICE_Init+0x5c>)
 800aa68:	4809      	ldr	r0, [pc, #36]	; (800aa90 <MX_USB_DEVICE_Init+0x54>)
 800aa6a:	f7fe fe49 	bl	8009700 <USBD_CDC_RegisterInterface>
 800aa6e:	4603      	mov	r3, r0
 800aa70:	2b00      	cmp	r3, #0
 800aa72:	d001      	beq.n	800aa78 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800aa74:	f7f7 fb42 	bl	80020fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800aa78:	4805      	ldr	r0, [pc, #20]	; (800aa90 <MX_USB_DEVICE_Init+0x54>)
 800aa7a:	f7fe ff04 	bl	8009886 <USBD_Start>
 800aa7e:	4603      	mov	r3, r0
 800aa80:	2b00      	cmp	r3, #0
 800aa82:	d001      	beq.n	800aa88 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800aa84:	f7f7 fb3a 	bl	80020fc <Error_Handler>
  }
  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800aa88:	bf00      	nop
 800aa8a:	bd80      	pop	{r7, pc}
 800aa8c:	20000130 	.word	0x20000130
 800aa90:	20000830 	.word	0x20000830
 800aa94:	20000018 	.word	0x20000018
 800aa98:	2000011c 	.word	0x2000011c

0800aa9c <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800aa9c:	b580      	push	{r7, lr}
 800aa9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aaa0:	2200      	movs	r2, #0
 800aaa2:	4905      	ldr	r1, [pc, #20]	; (800aab8 <CDC_Init_FS+0x1c>)
 800aaa4:	4805      	ldr	r0, [pc, #20]	; (800aabc <CDC_Init_FS+0x20>)
 800aaa6:	f7fe fe40 	bl	800972a <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aaaa:	4905      	ldr	r1, [pc, #20]	; (800aac0 <CDC_Init_FS+0x24>)
 800aaac:	4803      	ldr	r0, [pc, #12]	; (800aabc <CDC_Init_FS+0x20>)
 800aaae:	f7fe fe55 	bl	800975c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800aab2:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	bd80      	pop	{r7, pc}
 800aab8:	20001300 	.word	0x20001300
 800aabc:	20000830 	.word	0x20000830
 800aac0:	20000b00 	.word	0x20000b00

0800aac4 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aac4:	b480      	push	{r7}
 800aac6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800aac8:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	46bd      	mov	sp, r7
 800aace:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aad2:	4770      	bx	lr

0800aad4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800aad4:	b480      	push	{r7}
 800aad6:	b083      	sub	sp, #12
 800aad8:	af00      	add	r7, sp, #0
 800aada:	4603      	mov	r3, r0
 800aadc:	6039      	str	r1, [r7, #0]
 800aade:	71fb      	strb	r3, [r7, #7]
 800aae0:	4613      	mov	r3, r2
 800aae2:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800aae4:	79fb      	ldrb	r3, [r7, #7]
 800aae6:	2b23      	cmp	r3, #35	; 0x23
 800aae8:	d84a      	bhi.n	800ab80 <CDC_Control_FS+0xac>
 800aaea:	a201      	add	r2, pc, #4	; (adr r2, 800aaf0 <CDC_Control_FS+0x1c>)
 800aaec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aaf0:	0800ab81 	.word	0x0800ab81
 800aaf4:	0800ab81 	.word	0x0800ab81
 800aaf8:	0800ab81 	.word	0x0800ab81
 800aafc:	0800ab81 	.word	0x0800ab81
 800ab00:	0800ab81 	.word	0x0800ab81
 800ab04:	0800ab81 	.word	0x0800ab81
 800ab08:	0800ab81 	.word	0x0800ab81
 800ab0c:	0800ab81 	.word	0x0800ab81
 800ab10:	0800ab81 	.word	0x0800ab81
 800ab14:	0800ab81 	.word	0x0800ab81
 800ab18:	0800ab81 	.word	0x0800ab81
 800ab1c:	0800ab81 	.word	0x0800ab81
 800ab20:	0800ab81 	.word	0x0800ab81
 800ab24:	0800ab81 	.word	0x0800ab81
 800ab28:	0800ab81 	.word	0x0800ab81
 800ab2c:	0800ab81 	.word	0x0800ab81
 800ab30:	0800ab81 	.word	0x0800ab81
 800ab34:	0800ab81 	.word	0x0800ab81
 800ab38:	0800ab81 	.word	0x0800ab81
 800ab3c:	0800ab81 	.word	0x0800ab81
 800ab40:	0800ab81 	.word	0x0800ab81
 800ab44:	0800ab81 	.word	0x0800ab81
 800ab48:	0800ab81 	.word	0x0800ab81
 800ab4c:	0800ab81 	.word	0x0800ab81
 800ab50:	0800ab81 	.word	0x0800ab81
 800ab54:	0800ab81 	.word	0x0800ab81
 800ab58:	0800ab81 	.word	0x0800ab81
 800ab5c:	0800ab81 	.word	0x0800ab81
 800ab60:	0800ab81 	.word	0x0800ab81
 800ab64:	0800ab81 	.word	0x0800ab81
 800ab68:	0800ab81 	.word	0x0800ab81
 800ab6c:	0800ab81 	.word	0x0800ab81
 800ab70:	0800ab81 	.word	0x0800ab81
 800ab74:	0800ab81 	.word	0x0800ab81
 800ab78:	0800ab81 	.word	0x0800ab81
 800ab7c:	0800ab81 	.word	0x0800ab81
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800ab80:	bf00      	nop
  }

  return (USBD_OK);
 800ab82:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800ab84:	4618      	mov	r0, r3
 800ab86:	370c      	adds	r7, #12
 800ab88:	46bd      	mov	sp, r7
 800ab8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8e:	4770      	bx	lr

0800ab90 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ab90:	b580      	push	{r7, lr}
 800ab92:	b082      	sub	sp, #8
 800ab94:	af00      	add	r7, sp, #0
 800ab96:	6078      	str	r0, [r7, #4]
 800ab98:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ab9a:	6879      	ldr	r1, [r7, #4]
 800ab9c:	4805      	ldr	r0, [pc, #20]	; (800abb4 <CDC_Receive_FS+0x24>)
 800ab9e:	f7fe fddd 	bl	800975c <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800aba2:	4804      	ldr	r0, [pc, #16]	; (800abb4 <CDC_Receive_FS+0x24>)
 800aba4:	f7fe fdee 	bl	8009784 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800aba8:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800abaa:	4618      	mov	r0, r3
 800abac:	3708      	adds	r7, #8
 800abae:	46bd      	mov	sp, r7
 800abb0:	bd80      	pop	{r7, pc}
 800abb2:	bf00      	nop
 800abb4:	20000830 	.word	0x20000830

0800abb8 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800abb8:	b480      	push	{r7}
 800abba:	b087      	sub	sp, #28
 800abbc:	af00      	add	r7, sp, #0
 800abbe:	60f8      	str	r0, [r7, #12]
 800abc0:	60b9      	str	r1, [r7, #8]
 800abc2:	4613      	mov	r3, r2
 800abc4:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800abc6:	2300      	movs	r3, #0
 800abc8:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800abca:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800abce:	4618      	mov	r0, r3
 800abd0:	371c      	adds	r7, #28
 800abd2:	46bd      	mov	sp, r7
 800abd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abd8:	4770      	bx	lr
	...

0800abdc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800abdc:	b480      	push	{r7}
 800abde:	b083      	sub	sp, #12
 800abe0:	af00      	add	r7, sp, #0
 800abe2:	4603      	mov	r3, r0
 800abe4:	6039      	str	r1, [r7, #0]
 800abe6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800abe8:	683b      	ldr	r3, [r7, #0]
 800abea:	2212      	movs	r2, #18
 800abec:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800abee:	4b03      	ldr	r3, [pc, #12]	; (800abfc <USBD_FS_DeviceDescriptor+0x20>)
}
 800abf0:	4618      	mov	r0, r3
 800abf2:	370c      	adds	r7, #12
 800abf4:	46bd      	mov	sp, r7
 800abf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfa:	4770      	bx	lr
 800abfc:	20000150 	.word	0x20000150

0800ac00 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac00:	b480      	push	{r7}
 800ac02:	b083      	sub	sp, #12
 800ac04:	af00      	add	r7, sp, #0
 800ac06:	4603      	mov	r3, r0
 800ac08:	6039      	str	r1, [r7, #0]
 800ac0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ac0c:	683b      	ldr	r3, [r7, #0]
 800ac0e:	2204      	movs	r2, #4
 800ac10:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ac12:	4b03      	ldr	r3, [pc, #12]	; (800ac20 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ac14:	4618      	mov	r0, r3
 800ac16:	370c      	adds	r7, #12
 800ac18:	46bd      	mov	sp, r7
 800ac1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac1e:	4770      	bx	lr
 800ac20:	20000170 	.word	0x20000170

0800ac24 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac24:	b580      	push	{r7, lr}
 800ac26:	b082      	sub	sp, #8
 800ac28:	af00      	add	r7, sp, #0
 800ac2a:	4603      	mov	r3, r0
 800ac2c:	6039      	str	r1, [r7, #0]
 800ac2e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800ac30:	79fb      	ldrb	r3, [r7, #7]
 800ac32:	2b00      	cmp	r3, #0
 800ac34:	d105      	bne.n	800ac42 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac36:	683a      	ldr	r2, [r7, #0]
 800ac38:	4907      	ldr	r1, [pc, #28]	; (800ac58 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac3a:	4808      	ldr	r0, [pc, #32]	; (800ac5c <USBD_FS_ProductStrDescriptor+0x38>)
 800ac3c:	f7ff fe1d 	bl	800a87a <USBD_GetString>
 800ac40:	e004      	b.n	800ac4c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800ac42:	683a      	ldr	r2, [r7, #0]
 800ac44:	4904      	ldr	r1, [pc, #16]	; (800ac58 <USBD_FS_ProductStrDescriptor+0x34>)
 800ac46:	4805      	ldr	r0, [pc, #20]	; (800ac5c <USBD_FS_ProductStrDescriptor+0x38>)
 800ac48:	f7ff fe17 	bl	800a87a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ac4c:	4b02      	ldr	r3, [pc, #8]	; (800ac58 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800ac4e:	4618      	mov	r0, r3
 800ac50:	3708      	adds	r7, #8
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}
 800ac56:	bf00      	nop
 800ac58:	20001b00 	.word	0x20001b00
 800ac5c:	0800da34 	.word	0x0800da34

0800ac60 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b082      	sub	sp, #8
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	4603      	mov	r3, r0
 800ac68:	6039      	str	r1, [r7, #0]
 800ac6a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ac6c:	683a      	ldr	r2, [r7, #0]
 800ac6e:	4904      	ldr	r1, [pc, #16]	; (800ac80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800ac70:	4804      	ldr	r0, [pc, #16]	; (800ac84 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800ac72:	f7ff fe02 	bl	800a87a <USBD_GetString>
  return USBD_StrDesc;
 800ac76:	4b02      	ldr	r3, [pc, #8]	; (800ac80 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800ac78:	4618      	mov	r0, r3
 800ac7a:	3708      	adds	r7, #8
 800ac7c:	46bd      	mov	sp, r7
 800ac7e:	bd80      	pop	{r7, pc}
 800ac80:	20001b00 	.word	0x20001b00
 800ac84:	0800da4c 	.word	0x0800da4c

0800ac88 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ac88:	b580      	push	{r7, lr}
 800ac8a:	b082      	sub	sp, #8
 800ac8c:	af00      	add	r7, sp, #0
 800ac8e:	4603      	mov	r3, r0
 800ac90:	6039      	str	r1, [r7, #0]
 800ac92:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800ac94:	683b      	ldr	r3, [r7, #0]
 800ac96:	221a      	movs	r2, #26
 800ac98:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800ac9a:	f000 f855 	bl	800ad48 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800ac9e:	4b02      	ldr	r3, [pc, #8]	; (800aca8 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800aca0:	4618      	mov	r0, r3
 800aca2:	3708      	adds	r7, #8
 800aca4:	46bd      	mov	sp, r7
 800aca6:	bd80      	pop	{r7, pc}
 800aca8:	20000174 	.word	0x20000174

0800acac <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b082      	sub	sp, #8
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	4603      	mov	r3, r0
 800acb4:	6039      	str	r1, [r7, #0]
 800acb6:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800acb8:	79fb      	ldrb	r3, [r7, #7]
 800acba:	2b00      	cmp	r3, #0
 800acbc:	d105      	bne.n	800acca <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800acbe:	683a      	ldr	r2, [r7, #0]
 800acc0:	4907      	ldr	r1, [pc, #28]	; (800ace0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800acc2:	4808      	ldr	r0, [pc, #32]	; (800ace4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800acc4:	f7ff fdd9 	bl	800a87a <USBD_GetString>
 800acc8:	e004      	b.n	800acd4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800acca:	683a      	ldr	r2, [r7, #0]
 800accc:	4904      	ldr	r1, [pc, #16]	; (800ace0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800acce:	4805      	ldr	r0, [pc, #20]	; (800ace4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800acd0:	f7ff fdd3 	bl	800a87a <USBD_GetString>
  }
  return USBD_StrDesc;
 800acd4:	4b02      	ldr	r3, [pc, #8]	; (800ace0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800acd6:	4618      	mov	r0, r3
 800acd8:	3708      	adds	r7, #8
 800acda:	46bd      	mov	sp, r7
 800acdc:	bd80      	pop	{r7, pc}
 800acde:	bf00      	nop
 800ace0:	20001b00 	.word	0x20001b00
 800ace4:	0800da60 	.word	0x0800da60

0800ace8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ace8:	b580      	push	{r7, lr}
 800acea:	b082      	sub	sp, #8
 800acec:	af00      	add	r7, sp, #0
 800acee:	4603      	mov	r3, r0
 800acf0:	6039      	str	r1, [r7, #0]
 800acf2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800acf4:	79fb      	ldrb	r3, [r7, #7]
 800acf6:	2b00      	cmp	r3, #0
 800acf8:	d105      	bne.n	800ad06 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800acfa:	683a      	ldr	r2, [r7, #0]
 800acfc:	4907      	ldr	r1, [pc, #28]	; (800ad1c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800acfe:	4808      	ldr	r0, [pc, #32]	; (800ad20 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad00:	f7ff fdbb 	bl	800a87a <USBD_GetString>
 800ad04:	e004      	b.n	800ad10 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800ad06:	683a      	ldr	r2, [r7, #0]
 800ad08:	4904      	ldr	r1, [pc, #16]	; (800ad1c <USBD_FS_InterfaceStrDescriptor+0x34>)
 800ad0a:	4805      	ldr	r0, [pc, #20]	; (800ad20 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800ad0c:	f7ff fdb5 	bl	800a87a <USBD_GetString>
  }
  return USBD_StrDesc;
 800ad10:	4b02      	ldr	r3, [pc, #8]	; (800ad1c <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800ad12:	4618      	mov	r0, r3
 800ad14:	3708      	adds	r7, #8
 800ad16:	46bd      	mov	sp, r7
 800ad18:	bd80      	pop	{r7, pc}
 800ad1a:	bf00      	nop
 800ad1c:	20001b00 	.word	0x20001b00
 800ad20:	0800da6c 	.word	0x0800da6c

0800ad24 <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ad24:	b480      	push	{r7}
 800ad26:	b083      	sub	sp, #12
 800ad28:	af00      	add	r7, sp, #0
 800ad2a:	4603      	mov	r3, r0
 800ad2c:	6039      	str	r1, [r7, #0]
 800ad2e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	220c      	movs	r2, #12
 800ad34:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 800ad36:	4b03      	ldr	r3, [pc, #12]	; (800ad44 <USBD_FS_USR_BOSDescriptor+0x20>)
}
 800ad38:	4618      	mov	r0, r3
 800ad3a:	370c      	adds	r7, #12
 800ad3c:	46bd      	mov	sp, r7
 800ad3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad42:	4770      	bx	lr
 800ad44:	20000164 	.word	0x20000164

0800ad48 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800ad48:	b580      	push	{r7, lr}
 800ad4a:	b084      	sub	sp, #16
 800ad4c:	af00      	add	r7, sp, #0
  uint32_t deviceserial0, deviceserial1, deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800ad4e:	4b0f      	ldr	r3, [pc, #60]	; (800ad8c <Get_SerialNum+0x44>)
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ad54:	4b0e      	ldr	r3, [pc, #56]	; (800ad90 <Get_SerialNum+0x48>)
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800ad5a:	4b0e      	ldr	r3, [pc, #56]	; (800ad94 <Get_SerialNum+0x4c>)
 800ad5c:	681b      	ldr	r3, [r3, #0]
 800ad5e:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800ad60:	68fa      	ldr	r2, [r7, #12]
 800ad62:	687b      	ldr	r3, [r7, #4]
 800ad64:	4413      	add	r3, r2
 800ad66:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800ad68:	68fb      	ldr	r3, [r7, #12]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	d009      	beq.n	800ad82 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800ad6e:	2208      	movs	r2, #8
 800ad70:	4909      	ldr	r1, [pc, #36]	; (800ad98 <Get_SerialNum+0x50>)
 800ad72:	68f8      	ldr	r0, [r7, #12]
 800ad74:	f000 f814 	bl	800ada0 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800ad78:	2204      	movs	r2, #4
 800ad7a:	4908      	ldr	r1, [pc, #32]	; (800ad9c <Get_SerialNum+0x54>)
 800ad7c:	68b8      	ldr	r0, [r7, #8]
 800ad7e:	f000 f80f 	bl	800ada0 <IntToUnicode>
  }
}
 800ad82:	bf00      	nop
 800ad84:	3710      	adds	r7, #16
 800ad86:	46bd      	mov	sp, r7
 800ad88:	bd80      	pop	{r7, pc}
 800ad8a:	bf00      	nop
 800ad8c:	1fff7590 	.word	0x1fff7590
 800ad90:	1fff7594 	.word	0x1fff7594
 800ad94:	1fff7598 	.word	0x1fff7598
 800ad98:	20000176 	.word	0x20000176
 800ad9c:	20000186 	.word	0x20000186

0800ada0 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800ada0:	b480      	push	{r7}
 800ada2:	b087      	sub	sp, #28
 800ada4:	af00      	add	r7, sp, #0
 800ada6:	60f8      	str	r0, [r7, #12]
 800ada8:	60b9      	str	r1, [r7, #8]
 800adaa:	4613      	mov	r3, r2
 800adac:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800adae:	2300      	movs	r3, #0
 800adb0:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800adb2:	2300      	movs	r3, #0
 800adb4:	75fb      	strb	r3, [r7, #23]
 800adb6:	e027      	b.n	800ae08 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800adb8:	68fb      	ldr	r3, [r7, #12]
 800adba:	0f1b      	lsrs	r3, r3, #28
 800adbc:	2b09      	cmp	r3, #9
 800adbe:	d80b      	bhi.n	800add8 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800adc0:	68fb      	ldr	r3, [r7, #12]
 800adc2:	0f1b      	lsrs	r3, r3, #28
 800adc4:	b2da      	uxtb	r2, r3
 800adc6:	7dfb      	ldrb	r3, [r7, #23]
 800adc8:	005b      	lsls	r3, r3, #1
 800adca:	4619      	mov	r1, r3
 800adcc:	68bb      	ldr	r3, [r7, #8]
 800adce:	440b      	add	r3, r1
 800add0:	3230      	adds	r2, #48	; 0x30
 800add2:	b2d2      	uxtb	r2, r2
 800add4:	701a      	strb	r2, [r3, #0]
 800add6:	e00a      	b.n	800adee <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800add8:	68fb      	ldr	r3, [r7, #12]
 800adda:	0f1b      	lsrs	r3, r3, #28
 800addc:	b2da      	uxtb	r2, r3
 800adde:	7dfb      	ldrb	r3, [r7, #23]
 800ade0:	005b      	lsls	r3, r3, #1
 800ade2:	4619      	mov	r1, r3
 800ade4:	68bb      	ldr	r3, [r7, #8]
 800ade6:	440b      	add	r3, r1
 800ade8:	3237      	adds	r2, #55	; 0x37
 800adea:	b2d2      	uxtb	r2, r2
 800adec:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800adee:	68fb      	ldr	r3, [r7, #12]
 800adf0:	011b      	lsls	r3, r3, #4
 800adf2:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800adf4:	7dfb      	ldrb	r3, [r7, #23]
 800adf6:	005b      	lsls	r3, r3, #1
 800adf8:	3301      	adds	r3, #1
 800adfa:	68ba      	ldr	r2, [r7, #8]
 800adfc:	4413      	add	r3, r2
 800adfe:	2200      	movs	r2, #0
 800ae00:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800ae02:	7dfb      	ldrb	r3, [r7, #23]
 800ae04:	3301      	adds	r3, #1
 800ae06:	75fb      	strb	r3, [r7, #23]
 800ae08:	7dfa      	ldrb	r2, [r7, #23]
 800ae0a:	79fb      	ldrb	r3, [r7, #7]
 800ae0c:	429a      	cmp	r2, r3
 800ae0e:	d3d3      	bcc.n	800adb8 <IntToUnicode+0x18>
  }
}
 800ae10:	bf00      	nop
 800ae12:	371c      	adds	r7, #28
 800ae14:	46bd      	mov	sp, r7
 800ae16:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae1a:	4770      	bx	lr

0800ae1c <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ae1c:	b580      	push	{r7, lr}
 800ae1e:	b08a      	sub	sp, #40	; 0x28
 800ae20:	af00      	add	r7, sp, #0
 800ae22:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800ae24:	f107 0314 	add.w	r3, r7, #20
 800ae28:	2200      	movs	r2, #0
 800ae2a:	601a      	str	r2, [r3, #0]
 800ae2c:	605a      	str	r2, [r3, #4]
 800ae2e:	609a      	str	r2, [r3, #8]
 800ae30:	60da      	str	r2, [r3, #12]
 800ae32:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	681b      	ldr	r3, [r3, #0]
 800ae38:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800ae3c:	d14e      	bne.n	800aedc <HAL_PCD_MspInit+0xc0>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800ae3e:	4b29      	ldr	r3, [pc, #164]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae42:	4a28      	ldr	r2, [pc, #160]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae44:	f043 0301 	orr.w	r3, r3, #1
 800ae48:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ae4a:	4b26      	ldr	r3, [pc, #152]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae4e:	f003 0301 	and.w	r3, r3, #1
 800ae52:	613b      	str	r3, [r7, #16]
 800ae54:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA12     ------> USB_OTG_FS_DP
    PA11     ------> USB_OTG_FS_DM
    */
    GPIO_InitStruct.Pin = OTG_FS_DP_Pin|OTG_FS_DM_Pin;
 800ae56:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800ae5a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800ae5c:	2302      	movs	r3, #2
 800ae5e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800ae60:	2300      	movs	r3, #0
 800ae62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800ae64:	2303      	movs	r3, #3
 800ae66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800ae68:	230a      	movs	r3, #10
 800ae6a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800ae6c:	f107 0314 	add.w	r3, r7, #20
 800ae70:	4619      	mov	r1, r3
 800ae72:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800ae76:	f7f9 f9f1 	bl	800425c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800ae7a:	4b1a      	ldr	r3, [pc, #104]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae7c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae7e:	4a19      	ldr	r2, [pc, #100]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae80:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800ae84:	64d3      	str	r3, [r2, #76]	; 0x4c
 800ae86:	4b17      	ldr	r3, [pc, #92]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae88:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ae8a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ae8e:	60fb      	str	r3, [r7, #12]
 800ae90:	68fb      	ldr	r3, [r7, #12]

    /* Enable VDDUSB */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800ae92:	4b14      	ldr	r3, [pc, #80]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800ae94:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800ae96:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d114      	bne.n	800aec8 <HAL_PCD_MspInit+0xac>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800ae9e:	4b11      	ldr	r3, [pc, #68]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800aea0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aea2:	4a10      	ldr	r2, [pc, #64]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800aea4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800aea8:	6593      	str	r3, [r2, #88]	; 0x58
 800aeaa:	4b0e      	ldr	r3, [pc, #56]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800aeac:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aeae:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800aeb2:	60bb      	str	r3, [r7, #8]
 800aeb4:	68bb      	ldr	r3, [r7, #8]
      HAL_PWREx_EnableVddUSB();
 800aeb6:	f7fa fcdf 	bl	8005878 <HAL_PWREx_EnableVddUSB>
      __HAL_RCC_PWR_CLK_DISABLE();
 800aeba:	4b0a      	ldr	r3, [pc, #40]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800aebc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800aebe:	4a09      	ldr	r2, [pc, #36]	; (800aee4 <HAL_PCD_MspInit+0xc8>)
 800aec0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800aec4:	6593      	str	r3, [r2, #88]	; 0x58
 800aec6:	e001      	b.n	800aecc <HAL_PCD_MspInit+0xb0>
    }
    else
    {
      HAL_PWREx_EnableVddUSB();
 800aec8:	f7fa fcd6 	bl	8005878 <HAL_PWREx_EnableVddUSB>
    }

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800aecc:	2200      	movs	r2, #0
 800aece:	2100      	movs	r1, #0
 800aed0:	2043      	movs	r0, #67	; 0x43
 800aed2:	f7f8 febe 	bl	8003c52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800aed6:	2043      	movs	r0, #67	; 0x43
 800aed8:	f7f8 fed7 	bl	8003c8a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800aedc:	bf00      	nop
 800aede:	3728      	adds	r7, #40	; 0x28
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}
 800aee4:	40021000 	.word	0x40021000

0800aee8 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aee8:	b580      	push	{r7, lr}
 800aeea:	b082      	sub	sp, #8
 800aeec:	af00      	add	r7, sp, #0
 800aeee:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800aef0:	687b      	ldr	r3, [r7, #4]
 800aef2:	f8d3 2404 	ldr.w	r2, [r3, #1028]	; 0x404
 800aef6:	687b      	ldr	r3, [r7, #4]
 800aef8:	f503 7371 	add.w	r3, r3, #964	; 0x3c4
 800aefc:	4619      	mov	r1, r3
 800aefe:	4610      	mov	r0, r2
 800af00:	f7fe fd0c 	bl	800991c <USBD_LL_SetupStage>
}
 800af04:	bf00      	nop
 800af06:	3708      	adds	r7, #8
 800af08:	46bd      	mov	sp, r7
 800af0a:	bd80      	pop	{r7, pc}

0800af0c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af0c:	b580      	push	{r7, lr}
 800af0e:	b082      	sub	sp, #8
 800af10:	af00      	add	r7, sp, #0
 800af12:	6078      	str	r0, [r7, #4]
 800af14:	460b      	mov	r3, r1
 800af16:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800af18:	687b      	ldr	r3, [r7, #4]
 800af1a:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800af1e:	78fa      	ldrb	r2, [r7, #3]
 800af20:	6879      	ldr	r1, [r7, #4]
 800af22:	4613      	mov	r3, r2
 800af24:	00db      	lsls	r3, r3, #3
 800af26:	1a9b      	subs	r3, r3, r2
 800af28:	009b      	lsls	r3, r3, #2
 800af2a:	440b      	add	r3, r1
 800af2c:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800af30:	681a      	ldr	r2, [r3, #0]
 800af32:	78fb      	ldrb	r3, [r7, #3]
 800af34:	4619      	mov	r1, r3
 800af36:	f7fe fd44 	bl	80099c2 <USBD_LL_DataOutStage>
}
 800af3a:	bf00      	nop
 800af3c:	3708      	adds	r7, #8
 800af3e:	46bd      	mov	sp, r7
 800af40:	bd80      	pop	{r7, pc}

0800af42 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af42:	b580      	push	{r7, lr}
 800af44:	b082      	sub	sp, #8
 800af46:	af00      	add	r7, sp, #0
 800af48:	6078      	str	r0, [r7, #4]
 800af4a:	460b      	mov	r3, r1
 800af4c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800af4e:	687b      	ldr	r3, [r7, #4]
 800af50:	f8d3 0404 	ldr.w	r0, [r3, #1028]	; 0x404
 800af54:	78fa      	ldrb	r2, [r7, #3]
 800af56:	6879      	ldr	r1, [r7, #4]
 800af58:	4613      	mov	r3, r2
 800af5a:	00db      	lsls	r3, r3, #3
 800af5c:	1a9b      	subs	r3, r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	440b      	add	r3, r1
 800af62:	3348      	adds	r3, #72	; 0x48
 800af64:	681a      	ldr	r2, [r3, #0]
 800af66:	78fb      	ldrb	r3, [r7, #3]
 800af68:	4619      	mov	r1, r3
 800af6a:	f7fe fd8d 	bl	8009a88 <USBD_LL_DataInStage>
}
 800af6e:	bf00      	nop
 800af70:	3708      	adds	r7, #8
 800af72:	46bd      	mov	sp, r7
 800af74:	bd80      	pop	{r7, pc}

0800af76 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af76:	b580      	push	{r7, lr}
 800af78:	b082      	sub	sp, #8
 800af7a:	af00      	add	r7, sp, #0
 800af7c:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800af84:	4618      	mov	r0, r3
 800af86:	f7fe fe91 	bl	8009cac <USBD_LL_SOF>
}
 800af8a:	bf00      	nop
 800af8c:	3708      	adds	r7, #8
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}

0800af92 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800af92:	b580      	push	{r7, lr}
 800af94:	b084      	sub	sp, #16
 800af96:	af00      	add	r7, sp, #0
 800af98:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800af9a:	2301      	movs	r3, #1
 800af9c:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800af9e:	687b      	ldr	r3, [r7, #4]
 800afa0:	68db      	ldr	r3, [r3, #12]
 800afa2:	2b02      	cmp	r3, #2
 800afa4:	d001      	beq.n	800afaa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800afa6:	f7f7 f8a9 	bl	80020fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800afaa:	687b      	ldr	r3, [r7, #4]
 800afac:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800afb0:	7bfa      	ldrb	r2, [r7, #15]
 800afb2:	4611      	mov	r1, r2
 800afb4:	4618      	mov	r0, r3
 800afb6:	f7fe fe3e 	bl	8009c36 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800afba:	687b      	ldr	r3, [r7, #4]
 800afbc:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800afc0:	4618      	mov	r0, r3
 800afc2:	f7fe fdf7 	bl	8009bb4 <USBD_LL_Reset>
}
 800afc6:	bf00      	nop
 800afc8:	3710      	adds	r7, #16
 800afca:	46bd      	mov	sp, r7
 800afcc:	bd80      	pop	{r7, pc}
	...

0800afd0 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800afd0:	b580      	push	{r7, lr}
 800afd2:	b082      	sub	sp, #8
 800afd4:	af00      	add	r7, sp, #0
 800afd6:	6078      	str	r0, [r7, #4]
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800afd8:	687b      	ldr	r3, [r7, #4]
 800afda:	681b      	ldr	r3, [r3, #0]
 800afdc:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	687a      	ldr	r2, [r7, #4]
 800afe4:	6812      	ldr	r2, [r2, #0]
 800afe6:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800afea:	f043 0301 	orr.w	r3, r3, #1
 800afee:	6013      	str	r3, [r2, #0]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aff0:	687b      	ldr	r3, [r7, #4]
 800aff2:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800aff6:	4618      	mov	r0, r3
 800aff8:	f7fe fe2d 	bl	8009c56 <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6a1b      	ldr	r3, [r3, #32]
 800b000:	2b00      	cmp	r3, #0
 800b002:	d005      	beq.n	800b010 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b004:	4b04      	ldr	r3, [pc, #16]	; (800b018 <HAL_PCD_SuspendCallback+0x48>)
 800b006:	691b      	ldr	r3, [r3, #16]
 800b008:	4a03      	ldr	r2, [pc, #12]	; (800b018 <HAL_PCD_SuspendCallback+0x48>)
 800b00a:	f043 0306 	orr.w	r3, r3, #6
 800b00e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800b010:	bf00      	nop
 800b012:	3708      	adds	r7, #8
 800b014:	46bd      	mov	sp, r7
 800b016:	bd80      	pop	{r7, pc}
 800b018:	e000ed00 	.word	0xe000ed00

0800b01c <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b01c:	b580      	push	{r7, lr}
 800b01e:	b082      	sub	sp, #8
 800b020:	af00      	add	r7, sp, #0
 800b022:	6078      	str	r0, [r7, #4]
  __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b024:	687b      	ldr	r3, [r7, #4]
 800b026:	681b      	ldr	r3, [r3, #0]
 800b028:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b02c:	681b      	ldr	r3, [r3, #0]
 800b02e:	687a      	ldr	r2, [r7, #4]
 800b030:	6812      	ldr	r2, [r2, #0]
 800b032:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b036:	f023 0301 	bic.w	r3, r3, #1
 800b03a:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 800b03c:	687b      	ldr	r3, [r7, #4]
 800b03e:	6a1b      	ldr	r3, [r3, #32]
 800b040:	2b00      	cmp	r3, #0
 800b042:	d007      	beq.n	800b054 <HAL_PCD_ResumeCallback+0x38>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b044:	4b08      	ldr	r3, [pc, #32]	; (800b068 <HAL_PCD_ResumeCallback+0x4c>)
 800b046:	691b      	ldr	r3, [r3, #16]
 800b048:	4a07      	ldr	r2, [pc, #28]	; (800b068 <HAL_PCD_ResumeCallback+0x4c>)
 800b04a:	f023 0306 	bic.w	r3, r3, #6
 800b04e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800b050:	f000 fadc 	bl	800b60c <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800b054:	687b      	ldr	r3, [r7, #4]
 800b056:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b05a:	4618      	mov	r0, r3
 800b05c:	f7fe fe10 	bl	8009c80 <USBD_LL_Resume>
}
 800b060:	bf00      	nop
 800b062:	3708      	adds	r7, #8
 800b064:	46bd      	mov	sp, r7
 800b066:	bd80      	pop	{r7, pc}
 800b068:	e000ed00 	.word	0xe000ed00

0800b06c <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b06c:	b580      	push	{r7, lr}
 800b06e:	b082      	sub	sp, #8
 800b070:	af00      	add	r7, sp, #0
 800b072:	6078      	str	r0, [r7, #4]
 800b074:	460b      	mov	r3, r1
 800b076:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b078:	687b      	ldr	r3, [r7, #4]
 800b07a:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b07e:	78fa      	ldrb	r2, [r7, #3]
 800b080:	4611      	mov	r1, r2
 800b082:	4618      	mov	r0, r3
 800b084:	f7fe fe39 	bl	8009cfa <USBD_LL_IsoOUTIncomplete>
}
 800b088:	bf00      	nop
 800b08a:	3708      	adds	r7, #8
 800b08c:	46bd      	mov	sp, r7
 800b08e:	bd80      	pop	{r7, pc}

0800b090 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b090:	b580      	push	{r7, lr}
 800b092:	b082      	sub	sp, #8
 800b094:	af00      	add	r7, sp, #0
 800b096:	6078      	str	r0, [r7, #4]
 800b098:	460b      	mov	r3, r1
 800b09a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b0a2:	78fa      	ldrb	r2, [r7, #3]
 800b0a4:	4611      	mov	r1, r2
 800b0a6:	4618      	mov	r0, r3
 800b0a8:	f7fe fe1a 	bl	8009ce0 <USBD_LL_IsoINIncomplete>
}
 800b0ac:	bf00      	nop
 800b0ae:	3708      	adds	r7, #8
 800b0b0:	46bd      	mov	sp, r7
 800b0b2:	bd80      	pop	{r7, pc}

0800b0b4 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	b082      	sub	sp, #8
 800b0b8:	af00      	add	r7, sp, #0
 800b0ba:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0bc:	687b      	ldr	r3, [r7, #4]
 800b0be:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b0c2:	4618      	mov	r0, r3
 800b0c4:	f7fe fe26 	bl	8009d14 <USBD_LL_DevConnected>
}
 800b0c8:	bf00      	nop
 800b0ca:	3708      	adds	r7, #8
 800b0cc:	46bd      	mov	sp, r7
 800b0ce:	bd80      	pop	{r7, pc}

0800b0d0 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800b0d0:	b580      	push	{r7, lr}
 800b0d2:	b082      	sub	sp, #8
 800b0d4:	af00      	add	r7, sp, #0
 800b0d6:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b0de:	4618      	mov	r0, r3
 800b0e0:	f7fe fe23 	bl	8009d2a <USBD_LL_DevDisconnected>
}
 800b0e4:	bf00      	nop
 800b0e6:	3708      	adds	r7, #8
 800b0e8:	46bd      	mov	sp, r7
 800b0ea:	bd80      	pop	{r7, pc}

0800b0ec <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800b0ec:	b580      	push	{r7, lr}
 800b0ee:	b082      	sub	sp, #8
 800b0f0:	af00      	add	r7, sp, #0
 800b0f2:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	781b      	ldrb	r3, [r3, #0]
 800b0f8:	2b00      	cmp	r3, #0
 800b0fa:	d139      	bne.n	800b170 <USBD_LL_Init+0x84>
  /* Enable USB power on Pwrctrl CR2 register. */
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800b0fc:	4a1f      	ldr	r2, [pc, #124]	; (800b17c <USBD_LL_Init+0x90>)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	f8c2 3404 	str.w	r3, [r2, #1028]	; 0x404
  pdev->pData = &hpcd_USB_OTG_FS;
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	4a1d      	ldr	r2, [pc, #116]	; (800b17c <USBD_LL_Init+0x90>)
 800b108:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800b10c:	4b1b      	ldr	r3, [pc, #108]	; (800b17c <USBD_LL_Init+0x90>)
 800b10e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800b112:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 800b114:	4b19      	ldr	r3, [pc, #100]	; (800b17c <USBD_LL_Init+0x90>)
 800b116:	2206      	movs	r2, #6
 800b118:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800b11a:	4b18      	ldr	r3, [pc, #96]	; (800b17c <USBD_LL_Init+0x90>)
 800b11c:	2202      	movs	r2, #2
 800b11e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800b120:	4b16      	ldr	r3, [pc, #88]	; (800b17c <USBD_LL_Init+0x90>)
 800b122:	2200      	movs	r2, #0
 800b124:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800b126:	4b15      	ldr	r3, [pc, #84]	; (800b17c <USBD_LL_Init+0x90>)
 800b128:	2200      	movs	r2, #0
 800b12a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800b12c:	4b13      	ldr	r3, [pc, #76]	; (800b17c <USBD_LL_Init+0x90>)
 800b12e:	2200      	movs	r2, #0
 800b130:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 800b132:	4b12      	ldr	r3, [pc, #72]	; (800b17c <USBD_LL_Init+0x90>)
 800b134:	2200      	movs	r2, #0
 800b136:	629a      	str	r2, [r3, #40]	; 0x28
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800b138:	4b10      	ldr	r3, [pc, #64]	; (800b17c <USBD_LL_Init+0x90>)
 800b13a:	2200      	movs	r2, #0
 800b13c:	631a      	str	r2, [r3, #48]	; 0x30
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800b13e:	4b0f      	ldr	r3, [pc, #60]	; (800b17c <USBD_LL_Init+0x90>)
 800b140:	2200      	movs	r2, #0
 800b142:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800b144:	480d      	ldr	r0, [pc, #52]	; (800b17c <USBD_LL_Init+0x90>)
 800b146:	f7f9 fa33 	bl	80045b0 <HAL_PCD_Init>
 800b14a:	4603      	mov	r3, r0
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d001      	beq.n	800b154 <USBD_LL_Init+0x68>
  {
    Error_Handler( );
 800b150:	f7f6 ffd4 	bl	80020fc <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800b154:	2180      	movs	r1, #128	; 0x80
 800b156:	4809      	ldr	r0, [pc, #36]	; (800b17c <USBD_LL_Init+0x90>)
 800b158:	f7fa fa95 	bl	8005686 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800b15c:	2240      	movs	r2, #64	; 0x40
 800b15e:	2100      	movs	r1, #0
 800b160:	4806      	ldr	r0, [pc, #24]	; (800b17c <USBD_LL_Init+0x90>)
 800b162:	f7fa fa49 	bl	80055f8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800b166:	2280      	movs	r2, #128	; 0x80
 800b168:	2101      	movs	r1, #1
 800b16a:	4804      	ldr	r0, [pc, #16]	; (800b17c <USBD_LL_Init+0x90>)
 800b16c:	f7fa fa44 	bl	80055f8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800b170:	2300      	movs	r3, #0
}
 800b172:	4618      	mov	r0, r3
 800b174:	3708      	adds	r7, #8
 800b176:	46bd      	mov	sp, r7
 800b178:	bd80      	pop	{r7, pc}
 800b17a:	bf00      	nop
 800b17c:	20001d00 	.word	0x20001d00

0800b180 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b084      	sub	sp, #16
 800b184:	af00      	add	r7, sp, #0
 800b186:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b188:	2300      	movs	r3, #0
 800b18a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b18c:	2300      	movs	r3, #0
 800b18e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_Start(pdev->pData);
 800b190:	687b      	ldr	r3, [r7, #4]
 800b192:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b196:	4618      	mov	r0, r3
 800b198:	f7f9 fb2e 	bl	80047f8 <HAL_PCD_Start>
 800b19c:	4603      	mov	r3, r0
 800b19e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b1a0:	7bbb      	ldrb	r3, [r7, #14]
 800b1a2:	2b03      	cmp	r3, #3
 800b1a4:	d816      	bhi.n	800b1d4 <USBD_LL_Start+0x54>
 800b1a6:	a201      	add	r2, pc, #4	; (adr r2, 800b1ac <USBD_LL_Start+0x2c>)
 800b1a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1ac:	0800b1bd 	.word	0x0800b1bd
 800b1b0:	0800b1c3 	.word	0x0800b1c3
 800b1b4:	0800b1c9 	.word	0x0800b1c9
 800b1b8:	0800b1cf 	.word	0x0800b1cf
    case HAL_OK :
      usb_status = USBD_OK;
 800b1bc:	2300      	movs	r3, #0
 800b1be:	73fb      	strb	r3, [r7, #15]
    break;
 800b1c0:	e00b      	b.n	800b1da <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b1c2:	2303      	movs	r3, #3
 800b1c4:	73fb      	strb	r3, [r7, #15]
    break;
 800b1c6:	e008      	b.n	800b1da <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b1c8:	2301      	movs	r3, #1
 800b1ca:	73fb      	strb	r3, [r7, #15]
    break;
 800b1cc:	e005      	b.n	800b1da <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b1ce:	2303      	movs	r3, #3
 800b1d0:	73fb      	strb	r3, [r7, #15]
    break;
 800b1d2:	e002      	b.n	800b1da <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800b1d4:	2303      	movs	r3, #3
 800b1d6:	73fb      	strb	r3, [r7, #15]
    break;
 800b1d8:	bf00      	nop
  }
  return usb_status;
 800b1da:	7bfb      	ldrb	r3, [r7, #15]
}
 800b1dc:	4618      	mov	r0, r3
 800b1de:	3710      	adds	r7, #16
 800b1e0:	46bd      	mov	sp, r7
 800b1e2:	bd80      	pop	{r7, pc}

0800b1e4 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800b1e4:	b580      	push	{r7, lr}
 800b1e6:	b084      	sub	sp, #16
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
 800b1ec:	4608      	mov	r0, r1
 800b1ee:	4611      	mov	r1, r2
 800b1f0:	461a      	mov	r2, r3
 800b1f2:	4603      	mov	r3, r0
 800b1f4:	70fb      	strb	r3, [r7, #3]
 800b1f6:	460b      	mov	r3, r1
 800b1f8:	70bb      	strb	r3, [r7, #2]
 800b1fa:	4613      	mov	r3, r2
 800b1fc:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1fe:	2300      	movs	r3, #0
 800b200:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b202:	2300      	movs	r3, #0
 800b204:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b20c:	78bb      	ldrb	r3, [r7, #2]
 800b20e:	883a      	ldrh	r2, [r7, #0]
 800b210:	78f9      	ldrb	r1, [r7, #3]
 800b212:	f7f9 fee9 	bl	8004fe8 <HAL_PCD_EP_Open>
 800b216:	4603      	mov	r3, r0
 800b218:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b21a:	7bbb      	ldrb	r3, [r7, #14]
 800b21c:	2b03      	cmp	r3, #3
 800b21e:	d817      	bhi.n	800b250 <USBD_LL_OpenEP+0x6c>
 800b220:	a201      	add	r2, pc, #4	; (adr r2, 800b228 <USBD_LL_OpenEP+0x44>)
 800b222:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b226:	bf00      	nop
 800b228:	0800b239 	.word	0x0800b239
 800b22c:	0800b23f 	.word	0x0800b23f
 800b230:	0800b245 	.word	0x0800b245
 800b234:	0800b24b 	.word	0x0800b24b
    case HAL_OK :
      usb_status = USBD_OK;
 800b238:	2300      	movs	r3, #0
 800b23a:	73fb      	strb	r3, [r7, #15]
    break;
 800b23c:	e00b      	b.n	800b256 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b23e:	2303      	movs	r3, #3
 800b240:	73fb      	strb	r3, [r7, #15]
    break;
 800b242:	e008      	b.n	800b256 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b244:	2301      	movs	r3, #1
 800b246:	73fb      	strb	r3, [r7, #15]
    break;
 800b248:	e005      	b.n	800b256 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b24a:	2303      	movs	r3, #3
 800b24c:	73fb      	strb	r3, [r7, #15]
    break;
 800b24e:	e002      	b.n	800b256 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800b250:	2303      	movs	r3, #3
 800b252:	73fb      	strb	r3, [r7, #15]
    break;
 800b254:	bf00      	nop
  }
  return usb_status;
 800b256:	7bfb      	ldrb	r3, [r7, #15]
}
 800b258:	4618      	mov	r0, r3
 800b25a:	3710      	adds	r7, #16
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bd80      	pop	{r7, pc}

0800b260 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b260:	b580      	push	{r7, lr}
 800b262:	b084      	sub	sp, #16
 800b264:	af00      	add	r7, sp, #0
 800b266:	6078      	str	r0, [r7, #4]
 800b268:	460b      	mov	r3, r1
 800b26a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b26c:	2300      	movs	r3, #0
 800b26e:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b270:	2300      	movs	r3, #0
 800b272:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b27a:	78fa      	ldrb	r2, [r7, #3]
 800b27c:	4611      	mov	r1, r2
 800b27e:	4618      	mov	r0, r3
 800b280:	f7f9 ff1a 	bl	80050b8 <HAL_PCD_EP_Close>
 800b284:	4603      	mov	r3, r0
 800b286:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b288:	7bbb      	ldrb	r3, [r7, #14]
 800b28a:	2b03      	cmp	r3, #3
 800b28c:	d816      	bhi.n	800b2bc <USBD_LL_CloseEP+0x5c>
 800b28e:	a201      	add	r2, pc, #4	; (adr r2, 800b294 <USBD_LL_CloseEP+0x34>)
 800b290:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b294:	0800b2a5 	.word	0x0800b2a5
 800b298:	0800b2ab 	.word	0x0800b2ab
 800b29c:	0800b2b1 	.word	0x0800b2b1
 800b2a0:	0800b2b7 	.word	0x0800b2b7
    case HAL_OK :
      usb_status = USBD_OK;
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	73fb      	strb	r3, [r7, #15]
    break;
 800b2a8:	e00b      	b.n	800b2c2 <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b2aa:	2303      	movs	r3, #3
 800b2ac:	73fb      	strb	r3, [r7, #15]
    break;
 800b2ae:	e008      	b.n	800b2c2 <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b2b0:	2301      	movs	r3, #1
 800b2b2:	73fb      	strb	r3, [r7, #15]
    break;
 800b2b4:	e005      	b.n	800b2c2 <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b2b6:	2303      	movs	r3, #3
 800b2b8:	73fb      	strb	r3, [r7, #15]
    break;
 800b2ba:	e002      	b.n	800b2c2 <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b2bc:	2303      	movs	r3, #3
 800b2be:	73fb      	strb	r3, [r7, #15]
    break;
 800b2c0:	bf00      	nop
  }
  return usb_status;
 800b2c2:	7bfb      	ldrb	r3, [r7, #15]
}
 800b2c4:	4618      	mov	r0, r3
 800b2c6:	3710      	adds	r7, #16
 800b2c8:	46bd      	mov	sp, r7
 800b2ca:	bd80      	pop	{r7, pc}

0800b2cc <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b2cc:	b580      	push	{r7, lr}
 800b2ce:	b084      	sub	sp, #16
 800b2d0:	af00      	add	r7, sp, #0
 800b2d2:	6078      	str	r0, [r7, #4]
 800b2d4:	460b      	mov	r3, r1
 800b2d6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b2d8:	2300      	movs	r3, #0
 800b2da:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b2dc:	2300      	movs	r3, #0
 800b2de:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b2e6:	78fa      	ldrb	r2, [r7, #3]
 800b2e8:	4611      	mov	r1, r2
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	f7f9 ffc1 	bl	8005272 <HAL_PCD_EP_SetStall>
 800b2f0:	4603      	mov	r3, r0
 800b2f2:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b2f4:	7bbb      	ldrb	r3, [r7, #14]
 800b2f6:	2b03      	cmp	r3, #3
 800b2f8:	d816      	bhi.n	800b328 <USBD_LL_StallEP+0x5c>
 800b2fa:	a201      	add	r2, pc, #4	; (adr r2, 800b300 <USBD_LL_StallEP+0x34>)
 800b2fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b300:	0800b311 	.word	0x0800b311
 800b304:	0800b317 	.word	0x0800b317
 800b308:	0800b31d 	.word	0x0800b31d
 800b30c:	0800b323 	.word	0x0800b323
    case HAL_OK :
      usb_status = USBD_OK;
 800b310:	2300      	movs	r3, #0
 800b312:	73fb      	strb	r3, [r7, #15]
    break;
 800b314:	e00b      	b.n	800b32e <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b316:	2303      	movs	r3, #3
 800b318:	73fb      	strb	r3, [r7, #15]
    break;
 800b31a:	e008      	b.n	800b32e <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b31c:	2301      	movs	r3, #1
 800b31e:	73fb      	strb	r3, [r7, #15]
    break;
 800b320:	e005      	b.n	800b32e <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b322:	2303      	movs	r3, #3
 800b324:	73fb      	strb	r3, [r7, #15]
    break;
 800b326:	e002      	b.n	800b32e <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b328:	2303      	movs	r3, #3
 800b32a:	73fb      	strb	r3, [r7, #15]
    break;
 800b32c:	bf00      	nop
  }
  return usb_status;
 800b32e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b330:	4618      	mov	r0, r3
 800b332:	3710      	adds	r7, #16
 800b334:	46bd      	mov	sp, r7
 800b336:	bd80      	pop	{r7, pc}

0800b338 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b338:	b580      	push	{r7, lr}
 800b33a:	b084      	sub	sp, #16
 800b33c:	af00      	add	r7, sp, #0
 800b33e:	6078      	str	r0, [r7, #4]
 800b340:	460b      	mov	r3, r1
 800b342:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b344:	2300      	movs	r3, #0
 800b346:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b348:	2300      	movs	r3, #0
 800b34a:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b352:	78fa      	ldrb	r2, [r7, #3]
 800b354:	4611      	mov	r1, r2
 800b356:	4618      	mov	r0, r3
 800b358:	f7f9 ffed 	bl	8005336 <HAL_PCD_EP_ClrStall>
 800b35c:	4603      	mov	r3, r0
 800b35e:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b360:	7bbb      	ldrb	r3, [r7, #14]
 800b362:	2b03      	cmp	r3, #3
 800b364:	d816      	bhi.n	800b394 <USBD_LL_ClearStallEP+0x5c>
 800b366:	a201      	add	r2, pc, #4	; (adr r2, 800b36c <USBD_LL_ClearStallEP+0x34>)
 800b368:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b36c:	0800b37d 	.word	0x0800b37d
 800b370:	0800b383 	.word	0x0800b383
 800b374:	0800b389 	.word	0x0800b389
 800b378:	0800b38f 	.word	0x0800b38f
    case HAL_OK :
      usb_status = USBD_OK;
 800b37c:	2300      	movs	r3, #0
 800b37e:	73fb      	strb	r3, [r7, #15]
    break;
 800b380:	e00b      	b.n	800b39a <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b382:	2303      	movs	r3, #3
 800b384:	73fb      	strb	r3, [r7, #15]
    break;
 800b386:	e008      	b.n	800b39a <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b388:	2301      	movs	r3, #1
 800b38a:	73fb      	strb	r3, [r7, #15]
    break;
 800b38c:	e005      	b.n	800b39a <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b38e:	2303      	movs	r3, #3
 800b390:	73fb      	strb	r3, [r7, #15]
    break;
 800b392:	e002      	b.n	800b39a <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b394:	2303      	movs	r3, #3
 800b396:	73fb      	strb	r3, [r7, #15]
    break;
 800b398:	bf00      	nop
  }
  return usb_status;
 800b39a:	7bfb      	ldrb	r3, [r7, #15]
}
 800b39c:	4618      	mov	r0, r3
 800b39e:	3710      	adds	r7, #16
 800b3a0:	46bd      	mov	sp, r7
 800b3a2:	bd80      	pop	{r7, pc}

0800b3a4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b3a4:	b480      	push	{r7}
 800b3a6:	b085      	sub	sp, #20
 800b3a8:	af00      	add	r7, sp, #0
 800b3aa:	6078      	str	r0, [r7, #4]
 800b3ac:	460b      	mov	r3, r1
 800b3ae:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b3b0:	687b      	ldr	r3, [r7, #4]
 800b3b2:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b3b6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800b3b8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b3bc:	2b00      	cmp	r3, #0
 800b3be:	da0b      	bge.n	800b3d8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b3c0:	78fb      	ldrb	r3, [r7, #3]
 800b3c2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b3c6:	68f9      	ldr	r1, [r7, #12]
 800b3c8:	4613      	mov	r3, r2
 800b3ca:	00db      	lsls	r3, r3, #3
 800b3cc:	1a9b      	subs	r3, r3, r2
 800b3ce:	009b      	lsls	r3, r3, #2
 800b3d0:	440b      	add	r3, r1
 800b3d2:	333e      	adds	r3, #62	; 0x3e
 800b3d4:	781b      	ldrb	r3, [r3, #0]
 800b3d6:	e00b      	b.n	800b3f0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b3d8:	78fb      	ldrb	r3, [r7, #3]
 800b3da:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800b3de:	68f9      	ldr	r1, [r7, #12]
 800b3e0:	4613      	mov	r3, r2
 800b3e2:	00db      	lsls	r3, r3, #3
 800b3e4:	1a9b      	subs	r3, r3, r2
 800b3e6:	009b      	lsls	r3, r3, #2
 800b3e8:	440b      	add	r3, r1
 800b3ea:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800b3ee:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b3f0:	4618      	mov	r0, r3
 800b3f2:	3714      	adds	r7, #20
 800b3f4:	46bd      	mov	sp, r7
 800b3f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3fa:	4770      	bx	lr

0800b3fc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800b3fc:	b580      	push	{r7, lr}
 800b3fe:	b084      	sub	sp, #16
 800b400:	af00      	add	r7, sp, #0
 800b402:	6078      	str	r0, [r7, #4]
 800b404:	460b      	mov	r3, r1
 800b406:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b408:	2300      	movs	r3, #0
 800b40a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b40c:	2300      	movs	r3, #0
 800b40e:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b410:	687b      	ldr	r3, [r7, #4]
 800b412:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b416:	78fa      	ldrb	r2, [r7, #3]
 800b418:	4611      	mov	r1, r2
 800b41a:	4618      	mov	r0, r3
 800b41c:	f7f9 fdbf 	bl	8004f9e <HAL_PCD_SetAddress>
 800b420:	4603      	mov	r3, r0
 800b422:	73bb      	strb	r3, [r7, #14]

  switch (hal_status) {
 800b424:	7bbb      	ldrb	r3, [r7, #14]
 800b426:	2b03      	cmp	r3, #3
 800b428:	d816      	bhi.n	800b458 <USBD_LL_SetUSBAddress+0x5c>
 800b42a:	a201      	add	r2, pc, #4	; (adr r2, 800b430 <USBD_LL_SetUSBAddress+0x34>)
 800b42c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b430:	0800b441 	.word	0x0800b441
 800b434:	0800b447 	.word	0x0800b447
 800b438:	0800b44d 	.word	0x0800b44d
 800b43c:	0800b453 	.word	0x0800b453
    case HAL_OK :
      usb_status = USBD_OK;
 800b440:	2300      	movs	r3, #0
 800b442:	73fb      	strb	r3, [r7, #15]
    break;
 800b444:	e00b      	b.n	800b45e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b446:	2303      	movs	r3, #3
 800b448:	73fb      	strb	r3, [r7, #15]
    break;
 800b44a:	e008      	b.n	800b45e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b44c:	2301      	movs	r3, #1
 800b44e:	73fb      	strb	r3, [r7, #15]
    break;
 800b450:	e005      	b.n	800b45e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b452:	2303      	movs	r3, #3
 800b454:	73fb      	strb	r3, [r7, #15]
    break;
 800b456:	e002      	b.n	800b45e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800b458:	2303      	movs	r3, #3
 800b45a:	73fb      	strb	r3, [r7, #15]
    break;
 800b45c:	bf00      	nop
  }
  return usb_status;
 800b45e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b460:	4618      	mov	r0, r3
 800b462:	3710      	adds	r7, #16
 800b464:	46bd      	mov	sp, r7
 800b466:	bd80      	pop	{r7, pc}

0800b468 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b468:	b580      	push	{r7, lr}
 800b46a:	b086      	sub	sp, #24
 800b46c:	af00      	add	r7, sp, #0
 800b46e:	60f8      	str	r0, [r7, #12]
 800b470:	607a      	str	r2, [r7, #4]
 800b472:	603b      	str	r3, [r7, #0]
 800b474:	460b      	mov	r3, r1
 800b476:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b478:	2300      	movs	r3, #0
 800b47a:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b47c:	2300      	movs	r3, #0
 800b47e:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b480:	68fb      	ldr	r3, [r7, #12]
 800b482:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b486:	7af9      	ldrb	r1, [r7, #11]
 800b488:	683b      	ldr	r3, [r7, #0]
 800b48a:	687a      	ldr	r2, [r7, #4]
 800b48c:	f7f9 feb4 	bl	80051f8 <HAL_PCD_EP_Transmit>
 800b490:	4603      	mov	r3, r0
 800b492:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b494:	7dbb      	ldrb	r3, [r7, #22]
 800b496:	2b03      	cmp	r3, #3
 800b498:	d816      	bhi.n	800b4c8 <USBD_LL_Transmit+0x60>
 800b49a:	a201      	add	r2, pc, #4	; (adr r2, 800b4a0 <USBD_LL_Transmit+0x38>)
 800b49c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b4a0:	0800b4b1 	.word	0x0800b4b1
 800b4a4:	0800b4b7 	.word	0x0800b4b7
 800b4a8:	0800b4bd 	.word	0x0800b4bd
 800b4ac:	0800b4c3 	.word	0x0800b4c3
    case HAL_OK :
      usb_status = USBD_OK;
 800b4b0:	2300      	movs	r3, #0
 800b4b2:	75fb      	strb	r3, [r7, #23]
    break;
 800b4b4:	e00b      	b.n	800b4ce <USBD_LL_Transmit+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b4b6:	2303      	movs	r3, #3
 800b4b8:	75fb      	strb	r3, [r7, #23]
    break;
 800b4ba:	e008      	b.n	800b4ce <USBD_LL_Transmit+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b4bc:	2301      	movs	r3, #1
 800b4be:	75fb      	strb	r3, [r7, #23]
    break;
 800b4c0:	e005      	b.n	800b4ce <USBD_LL_Transmit+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b4c2:	2303      	movs	r3, #3
 800b4c4:	75fb      	strb	r3, [r7, #23]
    break;
 800b4c6:	e002      	b.n	800b4ce <USBD_LL_Transmit+0x66>
    default :
      usb_status = USBD_FAIL;
 800b4c8:	2303      	movs	r3, #3
 800b4ca:	75fb      	strb	r3, [r7, #23]
    break;
 800b4cc:	bf00      	nop
  }
  return usb_status;
 800b4ce:	7dfb      	ldrb	r3, [r7, #23]
}
 800b4d0:	4618      	mov	r0, r3
 800b4d2:	3718      	adds	r7, #24
 800b4d4:	46bd      	mov	sp, r7
 800b4d6:	bd80      	pop	{r7, pc}

0800b4d8 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800b4d8:	b580      	push	{r7, lr}
 800b4da:	b086      	sub	sp, #24
 800b4dc:	af00      	add	r7, sp, #0
 800b4de:	60f8      	str	r0, [r7, #12]
 800b4e0:	607a      	str	r2, [r7, #4]
 800b4e2:	603b      	str	r3, [r7, #0]
 800b4e4:	460b      	mov	r3, r1
 800b4e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b4e8:	2300      	movs	r3, #0
 800b4ea:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b4f0:	68fb      	ldr	r3, [r7, #12]
 800b4f2:	f8d3 02c4 	ldr.w	r0, [r3, #708]	; 0x2c4
 800b4f6:	7af9      	ldrb	r1, [r7, #11]
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	687a      	ldr	r2, [r7, #4]
 800b4fc:	f7f9 fe26 	bl	800514c <HAL_PCD_EP_Receive>
 800b500:	4603      	mov	r3, r0
 800b502:	75bb      	strb	r3, [r7, #22]

  switch (hal_status) {
 800b504:	7dbb      	ldrb	r3, [r7, #22]
 800b506:	2b03      	cmp	r3, #3
 800b508:	d816      	bhi.n	800b538 <USBD_LL_PrepareReceive+0x60>
 800b50a:	a201      	add	r2, pc, #4	; (adr r2, 800b510 <USBD_LL_PrepareReceive+0x38>)
 800b50c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b510:	0800b521 	.word	0x0800b521
 800b514:	0800b527 	.word	0x0800b527
 800b518:	0800b52d 	.word	0x0800b52d
 800b51c:	0800b533 	.word	0x0800b533
    case HAL_OK :
      usb_status = USBD_OK;
 800b520:	2300      	movs	r3, #0
 800b522:	75fb      	strb	r3, [r7, #23]
    break;
 800b524:	e00b      	b.n	800b53e <USBD_LL_PrepareReceive+0x66>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b526:	2303      	movs	r3, #3
 800b528:	75fb      	strb	r3, [r7, #23]
    break;
 800b52a:	e008      	b.n	800b53e <USBD_LL_PrepareReceive+0x66>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b52c:	2301      	movs	r3, #1
 800b52e:	75fb      	strb	r3, [r7, #23]
    break;
 800b530:	e005      	b.n	800b53e <USBD_LL_PrepareReceive+0x66>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b532:	2303      	movs	r3, #3
 800b534:	75fb      	strb	r3, [r7, #23]
    break;
 800b536:	e002      	b.n	800b53e <USBD_LL_PrepareReceive+0x66>
    default :
      usb_status = USBD_FAIL;
 800b538:	2303      	movs	r3, #3
 800b53a:	75fb      	strb	r3, [r7, #23]
    break;
 800b53c:	bf00      	nop
  }
  return usb_status;
 800b53e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b540:	4618      	mov	r0, r3
 800b542:	3718      	adds	r7, #24
 800b544:	46bd      	mov	sp, r7
 800b546:	bd80      	pop	{r7, pc}

0800b548 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800b548:	b580      	push	{r7, lr}
 800b54a:	b082      	sub	sp, #8
 800b54c:	af00      	add	r7, sp, #0
 800b54e:	6078      	str	r0, [r7, #4]
 800b550:	460b      	mov	r3, r1
 800b552:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b554:	687b      	ldr	r3, [r7, #4]
 800b556:	f8d3 32c4 	ldr.w	r3, [r3, #708]	; 0x2c4
 800b55a:	78fa      	ldrb	r2, [r7, #3]
 800b55c:	4611      	mov	r1, r2
 800b55e:	4618      	mov	r0, r3
 800b560:	f7f9 fe32 	bl	80051c8 <HAL_PCD_EP_GetRxCount>
 800b564:	4603      	mov	r3, r0
}
 800b566:	4618      	mov	r0, r3
 800b568:	3708      	adds	r7, #8
 800b56a:	46bd      	mov	sp, r7
 800b56c:	bd80      	pop	{r7, pc}
	...

0800b570 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 800b570:	b580      	push	{r7, lr}
 800b572:	b082      	sub	sp, #8
 800b574:	af00      	add	r7, sp, #0
 800b576:	6078      	str	r0, [r7, #4]
 800b578:	460b      	mov	r3, r1
 800b57a:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 800b57c:	78fb      	ldrb	r3, [r7, #3]
 800b57e:	2b00      	cmp	r3, #0
 800b580:	d002      	beq.n	800b588 <HAL_PCDEx_LPM_Callback+0x18>
 800b582:	2b01      	cmp	r3, #1
 800b584:	d01f      	beq.n	800b5c6 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 800b586:	e03b      	b.n	800b600 <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 800b588:	687b      	ldr	r3, [r7, #4]
 800b58a:	6a1b      	ldr	r3, [r3, #32]
 800b58c:	2b00      	cmp	r3, #0
 800b58e:	d007      	beq.n	800b5a0 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 800b590:	f000 f83c 	bl	800b60c <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b594:	4b1c      	ldr	r3, [pc, #112]	; (800b608 <HAL_PCDEx_LPM_Callback+0x98>)
 800b596:	691b      	ldr	r3, [r3, #16]
 800b598:	4a1b      	ldr	r2, [pc, #108]	; (800b608 <HAL_PCDEx_LPM_Callback+0x98>)
 800b59a:	f023 0306 	bic.w	r3, r3, #6
 800b59e:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	687a      	ldr	r2, [r7, #4]
 800b5ac:	6812      	ldr	r2, [r2, #0]
 800b5ae:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b5b2:	f023 0301 	bic.w	r3, r3, #1
 800b5b6:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b5be:	4618      	mov	r0, r3
 800b5c0:	f7fe fb5e 	bl	8009c80 <USBD_LL_Resume>
    break;
 800b5c4:	e01c      	b.n	800b600 <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	681b      	ldr	r3, [r3, #0]
 800b5ca:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	687a      	ldr	r2, [r7, #4]
 800b5d2:	6812      	ldr	r2, [r2, #0]
 800b5d4:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800b5d8:	f043 0301 	orr.w	r3, r3, #1
 800b5dc:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800b5de:	687b      	ldr	r3, [r7, #4]
 800b5e0:	f8d3 3404 	ldr.w	r3, [r3, #1028]	; 0x404
 800b5e4:	4618      	mov	r0, r3
 800b5e6:	f7fe fb36 	bl	8009c56 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	6a1b      	ldr	r3, [r3, #32]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d005      	beq.n	800b5fe <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b5f2:	4b05      	ldr	r3, [pc, #20]	; (800b608 <HAL_PCDEx_LPM_Callback+0x98>)
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	4a04      	ldr	r2, [pc, #16]	; (800b608 <HAL_PCDEx_LPM_Callback+0x98>)
 800b5f8:	f043 0306 	orr.w	r3, r3, #6
 800b5fc:	6113      	str	r3, [r2, #16]
    break;
 800b5fe:	bf00      	nop
}
 800b600:	bf00      	nop
 800b602:	3708      	adds	r7, #8
 800b604:	46bd      	mov	sp, r7
 800b606:	bd80      	pop	{r7, pc}
 800b608:	e000ed00 	.word	0xe000ed00

0800b60c <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 800b60c:	b580      	push	{r7, lr}
 800b60e:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800b610:	f7f6 f950 	bl	80018b4 <SystemClock_Config>
}
 800b614:	bf00      	nop
 800b616:	bd80      	pop	{r7, pc}

0800b618 <arm_rfft_fast_init_f32>:
 800b618:	084b      	lsrs	r3, r1, #1
 800b61a:	2b80      	cmp	r3, #128	; 0x80
 800b61c:	b410      	push	{r4}
 800b61e:	8201      	strh	r1, [r0, #16]
 800b620:	8003      	strh	r3, [r0, #0]
 800b622:	d047      	beq.n	800b6b4 <arm_rfft_fast_init_f32+0x9c>
 800b624:	d917      	bls.n	800b656 <arm_rfft_fast_init_f32+0x3e>
 800b626:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b62a:	d03d      	beq.n	800b6a8 <arm_rfft_fast_init_f32+0x90>
 800b62c:	d929      	bls.n	800b682 <arm_rfft_fast_init_f32+0x6a>
 800b62e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800b632:	d020      	beq.n	800b676 <arm_rfft_fast_init_f32+0x5e>
 800b634:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b638:	d113      	bne.n	800b662 <arm_rfft_fast_init_f32+0x4a>
 800b63a:	4921      	ldr	r1, [pc, #132]	; (800b6c0 <arm_rfft_fast_init_f32+0xa8>)
 800b63c:	4a21      	ldr	r2, [pc, #132]	; (800b6c4 <arm_rfft_fast_init_f32+0xac>)
 800b63e:	4b22      	ldr	r3, [pc, #136]	; (800b6c8 <arm_rfft_fast_init_f32+0xb0>)
 800b640:	f44f 646e 	mov.w	r4, #3808	; 0xee0
 800b644:	8184      	strh	r4, [r0, #12]
 800b646:	6081      	str	r1, [r0, #8]
 800b648:	6042      	str	r2, [r0, #4]
 800b64a:	6143      	str	r3, [r0, #20]
 800b64c:	2000      	movs	r0, #0
 800b64e:	b240      	sxtb	r0, r0
 800b650:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b654:	4770      	bx	lr
 800b656:	2b20      	cmp	r3, #32
 800b658:	d01c      	beq.n	800b694 <arm_rfft_fast_init_f32+0x7c>
 800b65a:	2b40      	cmp	r3, #64	; 0x40
 800b65c:	d006      	beq.n	800b66c <arm_rfft_fast_init_f32+0x54>
 800b65e:	2b10      	cmp	r3, #16
 800b660:	d01d      	beq.n	800b69e <arm_rfft_fast_init_f32+0x86>
 800b662:	20ff      	movs	r0, #255	; 0xff
 800b664:	b240      	sxtb	r0, r0
 800b666:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b66a:	4770      	bx	lr
 800b66c:	2438      	movs	r4, #56	; 0x38
 800b66e:	4917      	ldr	r1, [pc, #92]	; (800b6cc <arm_rfft_fast_init_f32+0xb4>)
 800b670:	4a17      	ldr	r2, [pc, #92]	; (800b6d0 <arm_rfft_fast_init_f32+0xb8>)
 800b672:	4b18      	ldr	r3, [pc, #96]	; (800b6d4 <arm_rfft_fast_init_f32+0xbc>)
 800b674:	e7e6      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b676:	f44f 64e1 	mov.w	r4, #1800	; 0x708
 800b67a:	4917      	ldr	r1, [pc, #92]	; (800b6d8 <arm_rfft_fast_init_f32+0xc0>)
 800b67c:	4a17      	ldr	r2, [pc, #92]	; (800b6dc <arm_rfft_fast_init_f32+0xc4>)
 800b67e:	4b18      	ldr	r3, [pc, #96]	; (800b6e0 <arm_rfft_fast_init_f32+0xc8>)
 800b680:	e7e0      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b682:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b686:	d1ec      	bne.n	800b662 <arm_rfft_fast_init_f32+0x4a>
 800b688:	f44f 74dc 	mov.w	r4, #440	; 0x1b8
 800b68c:	4915      	ldr	r1, [pc, #84]	; (800b6e4 <arm_rfft_fast_init_f32+0xcc>)
 800b68e:	4a16      	ldr	r2, [pc, #88]	; (800b6e8 <arm_rfft_fast_init_f32+0xd0>)
 800b690:	4b16      	ldr	r3, [pc, #88]	; (800b6ec <arm_rfft_fast_init_f32+0xd4>)
 800b692:	e7d7      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b694:	2430      	movs	r4, #48	; 0x30
 800b696:	4916      	ldr	r1, [pc, #88]	; (800b6f0 <arm_rfft_fast_init_f32+0xd8>)
 800b698:	4a16      	ldr	r2, [pc, #88]	; (800b6f4 <arm_rfft_fast_init_f32+0xdc>)
 800b69a:	4b17      	ldr	r3, [pc, #92]	; (800b6f8 <arm_rfft_fast_init_f32+0xe0>)
 800b69c:	e7d2      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b69e:	2414      	movs	r4, #20
 800b6a0:	4916      	ldr	r1, [pc, #88]	; (800b6fc <arm_rfft_fast_init_f32+0xe4>)
 800b6a2:	4a17      	ldr	r2, [pc, #92]	; (800b700 <arm_rfft_fast_init_f32+0xe8>)
 800b6a4:	4b17      	ldr	r3, [pc, #92]	; (800b704 <arm_rfft_fast_init_f32+0xec>)
 800b6a6:	e7cd      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b6a8:	f44f 74e0 	mov.w	r4, #448	; 0x1c0
 800b6ac:	4916      	ldr	r1, [pc, #88]	; (800b708 <arm_rfft_fast_init_f32+0xf0>)
 800b6ae:	4a17      	ldr	r2, [pc, #92]	; (800b70c <arm_rfft_fast_init_f32+0xf4>)
 800b6b0:	4b17      	ldr	r3, [pc, #92]	; (800b710 <arm_rfft_fast_init_f32+0xf8>)
 800b6b2:	e7c7      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b6b4:	24d0      	movs	r4, #208	; 0xd0
 800b6b6:	4917      	ldr	r1, [pc, #92]	; (800b714 <arm_rfft_fast_init_f32+0xfc>)
 800b6b8:	4a17      	ldr	r2, [pc, #92]	; (800b718 <arm_rfft_fast_init_f32+0x100>)
 800b6ba:	4b18      	ldr	r3, [pc, #96]	; (800b71c <arm_rfft_fast_init_f32+0x104>)
 800b6bc:	e7c2      	b.n	800b644 <arm_rfft_fast_init_f32+0x2c>
 800b6be:	bf00      	nop
 800b6c0:	0801c8e4 	.word	0x0801c8e4
 800b6c4:	0800dadc 	.word	0x0800dadc
 800b6c8:	08013c4c 	.word	0x08013c4c
 800b6cc:	08011bdc 	.word	0x08011bdc
 800b6d0:	0801e6a4 	.word	0x0801e6a4
 800b6d4:	08020b94 	.word	0x08020b94
 800b6d8:	0801a5cc 	.word	0x0801a5cc
 800b6dc:	080184cc 	.word	0x080184cc
 800b6e0:	08011c4c 	.word	0x08011c4c
 800b6e4:	08020824 	.word	0x08020824
 800b6e8:	08017c4c 	.word	0x08017c4c
 800b6ec:	0801e8a4 	.word	0x0801e8a4
 800b6f0:	0801b484 	.word	0x0801b484
 800b6f4:	0801a4cc 	.word	0x0801a4cc
 800b6f8:	08011adc 	.word	0x08011adc
 800b6fc:	0801b3dc 	.word	0x0801b3dc
 800b700:	0801844c 	.word	0x0801844c
 800b704:	0801b404 	.word	0x0801b404
 800b708:	0801f0a4 	.word	0x0801f0a4
 800b70c:	0801b8e4 	.word	0x0801b8e4
 800b710:	0801f424 	.word	0x0801f424
 800b714:	08020d94 	.word	0x08020d94
 800b718:	0801b4e4 	.word	0x0801b4e4
 800b71c:	08020424 	.word	0x08020424

0800b720 <arm_rfft_fast_f32>:
 800b720:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b724:	8a06      	ldrh	r6, [r0, #16]
 800b726:	0876      	lsrs	r6, r6, #1
 800b728:	4607      	mov	r7, r0
 800b72a:	4615      	mov	r5, r2
 800b72c:	8006      	strh	r6, [r0, #0]
 800b72e:	460c      	mov	r4, r1
 800b730:	2b00      	cmp	r3, #0
 800b732:	d15c      	bne.n	800b7ee <arm_rfft_fast_f32+0xce>
 800b734:	461a      	mov	r2, r3
 800b736:	2301      	movs	r3, #1
 800b738:	f000 fbe6 	bl	800bf08 <arm_cfft_f32>
 800b73c:	edd4 7a00 	vldr	s15, [r4]
 800b740:	ed94 7a01 	vldr	s14, [r4, #4]
 800b744:	883e      	ldrh	r6, [r7, #0]
 800b746:	6978      	ldr	r0, [r7, #20]
 800b748:	ee37 7a07 	vadd.f32	s14, s14, s14
 800b74c:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800b750:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800b754:	ee77 6a87 	vadd.f32	s13, s15, s14
 800b758:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800b75c:	3e01      	subs	r6, #1
 800b75e:	ee26 7aa3 	vmul.f32	s14, s13, s7
 800b762:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b766:	eb04 03c6 	add.w	r3, r4, r6, lsl #3
 800b76a:	ed85 7a00 	vstr	s14, [r5]
 800b76e:	edc5 7a01 	vstr	s15, [r5, #4]
 800b772:	3010      	adds	r0, #16
 800b774:	f105 0210 	add.w	r2, r5, #16
 800b778:	3b08      	subs	r3, #8
 800b77a:	f104 0110 	add.w	r1, r4, #16
 800b77e:	ed51 4a02 	vldr	s9, [r1, #-8]
 800b782:	ed93 5a02 	vldr	s10, [r3, #8]
 800b786:	ed11 7a01 	vldr	s14, [r1, #-4]
 800b78a:	ed10 6a02 	vldr	s12, [r0, #-8]
 800b78e:	edd3 5a03 	vldr	s11, [r3, #12]
 800b792:	ed50 6a01 	vldr	s13, [r0, #-4]
 800b796:	ee75 7a64 	vsub.f32	s15, s10, s9
 800b79a:	ee35 4a87 	vadd.f32	s8, s11, s14
 800b79e:	ee35 5a24 	vadd.f32	s10, s10, s9
 800b7a2:	ee77 5a65 	vsub.f32	s11, s14, s11
 800b7a6:	ee66 4a27 	vmul.f32	s9, s12, s15
 800b7aa:	ee26 7aa7 	vmul.f32	s14, s13, s15
 800b7ae:	ee34 5a85 	vadd.f32	s10, s9, s10
 800b7b2:	ee26 6a04 	vmul.f32	s12, s12, s8
 800b7b6:	ee66 6a84 	vmul.f32	s13, s13, s8
 800b7ba:	ee77 7a25 	vadd.f32	s15, s14, s11
 800b7be:	ee76 6a85 	vadd.f32	s13, s13, s10
 800b7c2:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b7c6:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800b7ca:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b7ce:	3e01      	subs	r6, #1
 800b7d0:	ed42 6a02 	vstr	s13, [r2, #-8]
 800b7d4:	ed42 7a01 	vstr	s15, [r2, #-4]
 800b7d8:	f1a3 0308 	sub.w	r3, r3, #8
 800b7dc:	f101 0108 	add.w	r1, r1, #8
 800b7e0:	f100 0008 	add.w	r0, r0, #8
 800b7e4:	f102 0208 	add.w	r2, r2, #8
 800b7e8:	d1c9      	bne.n	800b77e <arm_rfft_fast_f32+0x5e>
 800b7ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b7ee:	edd1 7a00 	vldr	s15, [r1]
 800b7f2:	edd1 6a01 	vldr	s13, [r1, #4]
 800b7f6:	6941      	ldr	r1, [r0, #20]
 800b7f8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800b7fc:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800b800:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
 800b804:	ee27 7a23 	vmul.f32	s14, s14, s7
 800b808:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b80c:	3e01      	subs	r6, #1
 800b80e:	ed82 7a00 	vstr	s14, [r2]
 800b812:	edc2 7a01 	vstr	s15, [r2, #4]
 800b816:	00f0      	lsls	r0, r6, #3
 800b818:	b3ee      	cbz	r6, 800b896 <arm_rfft_fast_f32+0x176>
 800b81a:	3808      	subs	r0, #8
 800b81c:	f101 0e10 	add.w	lr, r1, #16
 800b820:	4420      	add	r0, r4
 800b822:	f104 0110 	add.w	r1, r4, #16
 800b826:	f102 0c10 	add.w	ip, r2, #16
 800b82a:	ed90 7a02 	vldr	s14, [r0, #8]
 800b82e:	ed51 6a02 	vldr	s13, [r1, #-8]
 800b832:	ed1e 6a02 	vldr	s12, [lr, #-8]
 800b836:	ed90 4a03 	vldr	s8, [r0, #12]
 800b83a:	ed11 5a01 	vldr	s10, [r1, #-4]
 800b83e:	ed5e 5a01 	vldr	s11, [lr, #-4]
 800b842:	ee76 7ac7 	vsub.f32	s15, s13, s14
 800b846:	ee74 4a05 	vadd.f32	s9, s8, s10
 800b84a:	ee26 3a27 	vmul.f32	s6, s12, s15
 800b84e:	ee77 6a26 	vadd.f32	s13, s14, s13
 800b852:	ee35 5a44 	vsub.f32	s10, s10, s8
 800b856:	ee25 7aa7 	vmul.f32	s14, s11, s15
 800b85a:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800b85e:	ee77 7a05 	vadd.f32	s15, s14, s10
 800b862:	ee26 6a24 	vmul.f32	s12, s12, s9
 800b866:	ee65 5aa4 	vmul.f32	s11, s11, s9
 800b86a:	ee77 7ac6 	vsub.f32	s15, s15, s12
 800b86e:	ee36 7ae5 	vsub.f32	s14, s13, s11
 800b872:	ee67 7aa3 	vmul.f32	s15, s15, s7
 800b876:	ee27 7a23 	vmul.f32	s14, s14, s7
 800b87a:	3e01      	subs	r6, #1
 800b87c:	ed0c 7a02 	vstr	s14, [ip, #-8]
 800b880:	ed4c 7a01 	vstr	s15, [ip, #-4]
 800b884:	f1a0 0008 	sub.w	r0, r0, #8
 800b888:	f101 0108 	add.w	r1, r1, #8
 800b88c:	f10e 0e08 	add.w	lr, lr, #8
 800b890:	f10c 0c08 	add.w	ip, ip, #8
 800b894:	d1c9      	bne.n	800b82a <arm_rfft_fast_f32+0x10a>
 800b896:	4638      	mov	r0, r7
 800b898:	4629      	mov	r1, r5
 800b89a:	461a      	mov	r2, r3
 800b89c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b8a0:	2301      	movs	r3, #1
 800b8a2:	f000 bb31 	b.w	800bf08 <arm_cfft_f32>
 800b8a6:	bf00      	nop

0800b8a8 <arm_cfft_radix8by2_f32>:
 800b8a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b8ac:	ed2d 8b08 	vpush	{d8-d11}
 800b8b0:	f8b0 e000 	ldrh.w	lr, [r0]
 800b8b4:	6842      	ldr	r2, [r0, #4]
 800b8b6:	ea4f 0c5e 	mov.w	ip, lr, lsr #1
 800b8ba:	eb01 088e 	add.w	r8, r1, lr, lsl #2
 800b8be:	ea5f 0ede 	movs.w	lr, lr, lsr #3
 800b8c2:	4607      	mov	r7, r0
 800b8c4:	ea4f 038c 	mov.w	r3, ip, lsl #2
 800b8c8:	f000 80af 	beq.w	800ba2a <arm_cfft_radix8by2_f32+0x182>
 800b8cc:	3310      	adds	r3, #16
 800b8ce:	18ce      	adds	r6, r1, r3
 800b8d0:	3210      	adds	r2, #16
 800b8d2:	4443      	add	r3, r8
 800b8d4:	f101 0510 	add.w	r5, r1, #16
 800b8d8:	f108 0410 	add.w	r4, r8, #16
 800b8dc:	ed54 1a04 	vldr	s3, [r4, #-16]
 800b8e0:	ed13 4a04 	vldr	s8, [r3, #-16]
 800b8e4:	ed53 3a03 	vldr	s7, [r3, #-12]
 800b8e8:	ed53 5a02 	vldr	s11, [r3, #-8]
 800b8ec:	ed13 5a01 	vldr	s10, [r3, #-4]
 800b8f0:	ed54 6a03 	vldr	s13, [r4, #-12]
 800b8f4:	ed14 0a02 	vldr	s0, [r4, #-8]
 800b8f8:	ed16 2a04 	vldr	s4, [r6, #-16]
 800b8fc:	ed56 2a03 	vldr	s5, [r6, #-12]
 800b900:	ed15 6a03 	vldr	s12, [r5, #-12]
 800b904:	ed15 7a01 	vldr	s14, [r5, #-4]
 800b908:	ed15 3a04 	vldr	s6, [r5, #-16]
 800b90c:	ed54 7a01 	vldr	s15, [r4, #-4]
 800b910:	ed56 0a02 	vldr	s1, [r6, #-8]
 800b914:	ed16 1a01 	vldr	s2, [r6, #-4]
 800b918:	ed55 4a02 	vldr	s9, [r5, #-8]
 800b91c:	ee73 ba21 	vadd.f32	s23, s6, s3
 800b920:	ee36 ba26 	vadd.f32	s22, s12, s13
 800b924:	ee37 aa27 	vadd.f32	s20, s14, s15
 800b928:	ee72 9a04 	vadd.f32	s19, s4, s8
 800b92c:	ee32 9aa3 	vadd.f32	s18, s5, s7
 800b930:	ee31 8a05 	vadd.f32	s16, s2, s10
 800b934:	ee74 aa80 	vadd.f32	s21, s9, s0
 800b938:	ee70 8aa5 	vadd.f32	s17, s1, s11
 800b93c:	ed45 ba04 	vstr	s23, [r5, #-16]
 800b940:	ed05 ba03 	vstr	s22, [r5, #-12]
 800b944:	ed45 aa02 	vstr	s21, [r5, #-8]
 800b948:	ed05 aa01 	vstr	s20, [r5, #-4]
 800b94c:	ed06 8a01 	vstr	s16, [r6, #-4]
 800b950:	ed46 9a04 	vstr	s19, [r6, #-16]
 800b954:	ed06 9a03 	vstr	s18, [r6, #-12]
 800b958:	ed46 8a02 	vstr	s17, [r6, #-8]
 800b95c:	ee76 6a66 	vsub.f32	s13, s12, s13
 800b960:	ee73 3ae2 	vsub.f32	s7, s7, s5
 800b964:	ed12 6a03 	vldr	s12, [r2, #-12]
 800b968:	ed52 2a04 	vldr	s5, [r2, #-16]
 800b96c:	ee33 3a61 	vsub.f32	s6, s6, s3
 800b970:	ee34 4a42 	vsub.f32	s8, s8, s4
 800b974:	ee26 8a86 	vmul.f32	s16, s13, s12
 800b978:	ee24 2a06 	vmul.f32	s4, s8, s12
 800b97c:	ee63 1a22 	vmul.f32	s3, s6, s5
 800b980:	ee24 4a22 	vmul.f32	s8, s8, s5
 800b984:	ee23 3a06 	vmul.f32	s6, s6, s12
 800b988:	ee66 6aa2 	vmul.f32	s13, s13, s5
 800b98c:	ee23 6a86 	vmul.f32	s12, s7, s12
 800b990:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800b994:	ee36 6a04 	vadd.f32	s12, s12, s8
 800b998:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800b99c:	ee72 3a63 	vsub.f32	s7, s4, s7
 800b9a0:	ee71 2a88 	vadd.f32	s5, s3, s16
 800b9a4:	ed44 6a03 	vstr	s13, [r4, #-12]
 800b9a8:	ed44 2a04 	vstr	s5, [r4, #-16]
 800b9ac:	ed43 3a04 	vstr	s7, [r3, #-16]
 800b9b0:	ed03 6a03 	vstr	s12, [r3, #-12]
 800b9b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b9b8:	ee75 6ae0 	vsub.f32	s13, s11, s1
 800b9bc:	ed12 7a01 	vldr	s14, [r2, #-4]
 800b9c0:	ed52 5a02 	vldr	s11, [r2, #-8]
 800b9c4:	ee35 6a41 	vsub.f32	s12, s10, s2
 800b9c8:	ee74 4ac0 	vsub.f32	s9, s9, s0
 800b9cc:	ee67 3a87 	vmul.f32	s7, s15, s14
 800b9d0:	ee26 5a87 	vmul.f32	s10, s13, s14
 800b9d4:	ee24 4aa5 	vmul.f32	s8, s9, s11
 800b9d8:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b9dc:	ee64 4a87 	vmul.f32	s9, s9, s14
 800b9e0:	ee66 6aa5 	vmul.f32	s13, s13, s11
 800b9e4:	ee26 7a07 	vmul.f32	s14, s12, s14
 800b9e8:	ee26 6a25 	vmul.f32	s12, s12, s11
 800b9ec:	ee77 7ae4 	vsub.f32	s15, s15, s9
 800b9f0:	ee74 5a23 	vadd.f32	s11, s8, s7
 800b9f4:	ee35 6a46 	vsub.f32	s12, s10, s12
 800b9f8:	ee37 7a26 	vadd.f32	s14, s14, s13
 800b9fc:	f1be 0e01 	subs.w	lr, lr, #1
 800ba00:	ed44 5a02 	vstr	s11, [r4, #-8]
 800ba04:	f105 0510 	add.w	r5, r5, #16
 800ba08:	ed44 7a01 	vstr	s15, [r4, #-4]
 800ba0c:	f106 0610 	add.w	r6, r6, #16
 800ba10:	ed03 6a02 	vstr	s12, [r3, #-8]
 800ba14:	ed03 7a01 	vstr	s14, [r3, #-4]
 800ba18:	f102 0210 	add.w	r2, r2, #16
 800ba1c:	f104 0410 	add.w	r4, r4, #16
 800ba20:	f103 0310 	add.w	r3, r3, #16
 800ba24:	f47f af5a 	bne.w	800b8dc <arm_cfft_radix8by2_f32+0x34>
 800ba28:	687a      	ldr	r2, [r7, #4]
 800ba2a:	fa1f f48c 	uxth.w	r4, ip
 800ba2e:	4608      	mov	r0, r1
 800ba30:	2302      	movs	r3, #2
 800ba32:	4621      	mov	r1, r4
 800ba34:	f000 fc10 	bl	800c258 <arm_radix8_butterfly_f32>
 800ba38:	ecbd 8b08 	vpop	{d8-d11}
 800ba3c:	4640      	mov	r0, r8
 800ba3e:	4621      	mov	r1, r4
 800ba40:	687a      	ldr	r2, [r7, #4]
 800ba42:	2302      	movs	r3, #2
 800ba44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800ba48:	f000 bc06 	b.w	800c258 <arm_radix8_butterfly_f32>

0800ba4c <arm_cfft_radix8by4_f32>:
 800ba4c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba50:	ed2d 8b0a 	vpush	{d8-d12}
 800ba54:	8802      	ldrh	r2, [r0, #0]
 800ba56:	ed91 6a00 	vldr	s12, [r1]
 800ba5a:	b08f      	sub	sp, #60	; 0x3c
 800ba5c:	460f      	mov	r7, r1
 800ba5e:	0852      	lsrs	r2, r2, #1
 800ba60:	0093      	lsls	r3, r2, #2
 800ba62:	900c      	str	r0, [sp, #48]	; 0x30
 800ba64:	9103      	str	r1, [sp, #12]
 800ba66:	6841      	ldr	r1, [r0, #4]
 800ba68:	ed97 7a01 	vldr	s14, [r7, #4]
 800ba6c:	4638      	mov	r0, r7
 800ba6e:	4418      	add	r0, r3
 800ba70:	4606      	mov	r6, r0
 800ba72:	9009      	str	r0, [sp, #36]	; 0x24
 800ba74:	4418      	add	r0, r3
 800ba76:	edd0 6a00 	vldr	s13, [r0]
 800ba7a:	edd6 3a00 	vldr	s7, [r6]
 800ba7e:	edd6 2a01 	vldr	s5, [r6, #4]
 800ba82:	edd0 7a01 	vldr	s15, [r0, #4]
 800ba86:	900a      	str	r0, [sp, #40]	; 0x28
 800ba88:	ee76 5a26 	vadd.f32	s11, s12, s13
 800ba8c:	4604      	mov	r4, r0
 800ba8e:	4625      	mov	r5, r4
 800ba90:	441c      	add	r4, r3
 800ba92:	ed94 4a00 	vldr	s8, [r4]
 800ba96:	ed94 5a01 	vldr	s10, [r4, #4]
 800ba9a:	9401      	str	r4, [sp, #4]
 800ba9c:	ee75 4aa3 	vadd.f32	s9, s11, s7
 800baa0:	4630      	mov	r0, r6
 800baa2:	ee74 4a24 	vadd.f32	s9, s8, s9
 800baa6:	463e      	mov	r6, r7
 800baa8:	ee14 ea90 	vmov	lr, s9
 800baac:	ee76 6a66 	vsub.f32	s13, s12, s13
 800bab0:	f846 eb08 	str.w	lr, [r6], #8
 800bab4:	ee37 6a27 	vadd.f32	s12, s14, s15
 800bab8:	edd0 4a01 	vldr	s9, [r0, #4]
 800babc:	9604      	str	r6, [sp, #16]
 800babe:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bac2:	9e01      	ldr	r6, [sp, #4]
 800bac4:	ee32 3aa6 	vadd.f32	s6, s5, s13
 800bac8:	ed96 2a01 	vldr	s4, [r6, #4]
 800bacc:	ee36 7a24 	vadd.f32	s14, s12, s9
 800bad0:	ee75 5ae3 	vsub.f32	s11, s11, s7
 800bad4:	ee77 4ae3 	vsub.f32	s9, s15, s7
 800bad8:	ee36 6a62 	vsub.f32	s12, s12, s5
 800badc:	ee77 7aa3 	vadd.f32	s15, s15, s7
 800bae0:	ee76 6ae2 	vsub.f32	s13, s13, s5
 800bae4:	ee73 3a45 	vsub.f32	s7, s6, s10
 800bae8:	4604      	mov	r4, r0
 800baea:	ee36 6a45 	vsub.f32	s12, s12, s10
 800baee:	ee75 6a26 	vadd.f32	s13, s10, s13
 800baf2:	46a3      	mov	fp, r4
 800baf4:	ee37 7a02 	vadd.f32	s14, s14, s4
 800baf8:	ee34 5a84 	vadd.f32	s10, s9, s8
 800bafc:	ee13 8a90 	vmov	r8, s7
 800bb00:	46a4      	mov	ip, r4
 800bb02:	ee75 5ac4 	vsub.f32	s11, s11, s8
 800bb06:	ed87 7a01 	vstr	s14, [r7, #4]
 800bb0a:	f84b 8b08 	str.w	r8, [fp], #8
 800bb0e:	f1ac 0704 	sub.w	r7, ip, #4
 800bb12:	ed8c 5a01 	vstr	s10, [ip, #4]
 800bb16:	f101 0c08 	add.w	ip, r1, #8
 800bb1a:	462c      	mov	r4, r5
 800bb1c:	f8cd c014 	str.w	ip, [sp, #20]
 800bb20:	ee15 ca90 	vmov	ip, s11
 800bb24:	f844 cb08 	str.w	ip, [r4], #8
 800bb28:	9407      	str	r4, [sp, #28]
 800bb2a:	f101 0410 	add.w	r4, r1, #16
 800bb2e:	ed85 6a01 	vstr	s12, [r5, #4]
 800bb32:	0852      	lsrs	r2, r2, #1
 800bb34:	9402      	str	r4, [sp, #8]
 800bb36:	462c      	mov	r4, r5
 800bb38:	f101 0518 	add.w	r5, r1, #24
 800bb3c:	920b      	str	r2, [sp, #44]	; 0x2c
 800bb3e:	46b2      	mov	sl, r6
 800bb40:	9506      	str	r5, [sp, #24]
 800bb42:	ee77 7ac4 	vsub.f32	s15, s15, s8
 800bb46:	3a02      	subs	r2, #2
 800bb48:	ee16 5a90 	vmov	r5, s13
 800bb4c:	46b6      	mov	lr, r6
 800bb4e:	4630      	mov	r0, r6
 800bb50:	0852      	lsrs	r2, r2, #1
 800bb52:	f84a 5b08 	str.w	r5, [sl], #8
 800bb56:	f1a0 0604 	sub.w	r6, r0, #4
 800bb5a:	edce 7a01 	vstr	s15, [lr, #4]
 800bb5e:	9208      	str	r2, [sp, #32]
 800bb60:	f000 8130 	beq.w	800bdc4 <arm_cfft_radix8by4_f32+0x378>
 800bb64:	4691      	mov	r9, r2
 800bb66:	9a03      	ldr	r2, [sp, #12]
 800bb68:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800bb6c:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800bb70:	3b08      	subs	r3, #8
 800bb72:	f102 0510 	add.w	r5, r2, #16
 800bb76:	f101 0c20 	add.w	ip, r1, #32
 800bb7a:	f1a4 020c 	sub.w	r2, r4, #12
 800bb7e:	f101 0e30 	add.w	lr, r1, #48	; 0x30
 800bb82:	4433      	add	r3, r6
 800bb84:	3410      	adds	r4, #16
 800bb86:	4650      	mov	r0, sl
 800bb88:	4659      	mov	r1, fp
 800bb8a:	ed55 3a02 	vldr	s7, [r5, #-8]
 800bb8e:	ed14 5a02 	vldr	s10, [r4, #-8]
 800bb92:	ed91 7a00 	vldr	s14, [r1]
 800bb96:	edd0 7a00 	vldr	s15, [r0]
 800bb9a:	ed15 4a01 	vldr	s8, [r5, #-4]
 800bb9e:	ed54 5a01 	vldr	s11, [r4, #-4]
 800bba2:	edd0 6a01 	vldr	s13, [r0, #4]
 800bba6:	ed91 6a01 	vldr	s12, [r1, #4]
 800bbaa:	ee33 8a85 	vadd.f32	s16, s7, s10
 800bbae:	ee34 0a25 	vadd.f32	s0, s8, s11
 800bbb2:	ee78 4a07 	vadd.f32	s9, s16, s14
 800bbb6:	ee74 5a65 	vsub.f32	s11, s8, s11
 800bbba:	ee77 4aa4 	vadd.f32	s9, s15, s9
 800bbbe:	ee33 5ac5 	vsub.f32	s10, s7, s10
 800bbc2:	ed45 4a02 	vstr	s9, [r5, #-8]
 800bbc6:	edd1 4a01 	vldr	s9, [r1, #4]
 800bbca:	ed90 4a01 	vldr	s8, [r0, #4]
 800bbce:	ee70 4a24 	vadd.f32	s9, s0, s9
 800bbd2:	ee76 aa05 	vadd.f32	s21, s12, s10
 800bbd6:	ee74 4a84 	vadd.f32	s9, s9, s8
 800bbda:	ee35 aac7 	vsub.f32	s20, s11, s14
 800bbde:	ed45 4a01 	vstr	s9, [r5, #-4]
 800bbe2:	edd6 1a00 	vldr	s3, [r6]
 800bbe6:	edd7 0a00 	vldr	s1, [r7]
 800bbea:	ed92 4a02 	vldr	s8, [r2, #8]
 800bbee:	edd3 3a02 	vldr	s7, [r3, #8]
 800bbf2:	ed93 2a01 	vldr	s4, [r3, #4]
 800bbf6:	ed16 1a01 	vldr	s2, [r6, #-4]
 800bbfa:	edd2 2a01 	vldr	s5, [r2, #4]
 800bbfe:	ed57 9a01 	vldr	s19, [r7, #-4]
 800bc02:	ee70 4aa1 	vadd.f32	s9, s1, s3
 800bc06:	ee39 3a81 	vadd.f32	s6, s19, s2
 800bc0a:	ee74 8a84 	vadd.f32	s17, s9, s8
 800bc0e:	ee70 1ae1 	vsub.f32	s3, s1, s3
 800bc12:	ee73 8aa8 	vadd.f32	s17, s7, s17
 800bc16:	ee7a aae6 	vsub.f32	s21, s21, s13
 800bc1a:	ee18 aa90 	vmov	sl, s17
 800bc1e:	f847 a908 	str.w	sl, [r7], #-8
 800bc22:	edd2 8a01 	vldr	s17, [r2, #4]
 800bc26:	ed93 9a01 	vldr	s18, [r3, #4]
 800bc2a:	ee73 8a28 	vadd.f32	s17, s6, s17
 800bc2e:	ee3a aa27 	vadd.f32	s20, s20, s15
 800bc32:	ee78 8a89 	vadd.f32	s17, s17, s18
 800bc36:	ee74 0a63 	vsub.f32	s1, s8, s7
 800bc3a:	edc7 8a01 	vstr	s17, [r7, #4]
 800bc3e:	ed18 ba02 	vldr	s22, [r8, #-8]
 800bc42:	ed58 8a01 	vldr	s17, [r8, #-4]
 800bc46:	ee39 1ac1 	vsub.f32	s2, s19, s2
 800bc4a:	ee6a ba28 	vmul.f32	s23, s20, s17
 800bc4e:	ee2a ca8b 	vmul.f32	s24, s21, s22
 800bc52:	ee71 9ae2 	vsub.f32	s19, s3, s5
 800bc56:	ee30 9a81 	vadd.f32	s18, s1, s2
 800bc5a:	ee79 9a82 	vadd.f32	s19, s19, s4
 800bc5e:	ee3c ca2b 	vadd.f32	s24, s24, s23
 800bc62:	ee6a aaa8 	vmul.f32	s21, s21, s17
 800bc66:	ee69 baa8 	vmul.f32	s23, s19, s17
 800bc6a:	ee2a aa0b 	vmul.f32	s20, s20, s22
 800bc6e:	ee69 9a8b 	vmul.f32	s19, s19, s22
 800bc72:	ee69 8a28 	vmul.f32	s17, s18, s17
 800bc76:	ee29 ba0b 	vmul.f32	s22, s18, s22
 800bc7a:	ee1c aa10 	vmov	sl, s24
 800bc7e:	ee78 8aa9 	vadd.f32	s17, s17, s19
 800bc82:	f841 ab08 	str.w	sl, [r1], #8
 800bc86:	ee3a aa6a 	vsub.f32	s20, s20, s21
 800bc8a:	ee3b bacb 	vsub.f32	s22, s23, s22
 800bc8e:	ee34 4ac4 	vsub.f32	s8, s9, s8
 800bc92:	ee33 3a62 	vsub.f32	s6, s6, s5
 800bc96:	ed01 aa01 	vstr	s20, [r1, #-4]
 800bc9a:	edc2 8a01 	vstr	s17, [r2, #4]
 800bc9e:	ed82 ba02 	vstr	s22, [r2, #8]
 800bca2:	ed5c 4a04 	vldr	s9, [ip, #-16]
 800bca6:	ee74 3a63 	vsub.f32	s7, s8, s7
 800bcaa:	ee38 8a47 	vsub.f32	s16, s16, s14
 800bcae:	ed1c 4a03 	vldr	s8, [ip, #-12]
 800bcb2:	ee30 0a46 	vsub.f32	s0, s0, s12
 800bcb6:	ee33 3a42 	vsub.f32	s6, s6, s4
 800bcba:	ee38 8a67 	vsub.f32	s16, s16, s15
 800bcbe:	ee30 0a66 	vsub.f32	s0, s0, s13
 800bcc2:	ee23 9ae4 	vnmul.f32	s18, s7, s9
 800bcc6:	ee63 8a04 	vmul.f32	s17, s6, s8
 800bcca:	ee28 aa24 	vmul.f32	s20, s16, s9
 800bcce:	ee60 9a04 	vmul.f32	s19, s0, s8
 800bcd2:	ee28 8a04 	vmul.f32	s16, s16, s8
 800bcd6:	ee20 0a24 	vmul.f32	s0, s0, s9
 800bcda:	ee63 3a84 	vmul.f32	s7, s7, s8
 800bcde:	ee39 4a68 	vsub.f32	s8, s18, s17
 800bce2:	ee7a 9a29 	vadd.f32	s19, s20, s19
 800bce6:	ee14 aa10 	vmov	sl, s8
 800bcea:	ee30 0a48 	vsub.f32	s0, s0, s16
 800bcee:	ee63 4a24 	vmul.f32	s9, s6, s9
 800bcf2:	ed44 9a02 	vstr	s19, [r4, #-8]
 800bcf6:	ee73 3ae4 	vsub.f32	s7, s7, s9
 800bcfa:	ed04 0a01 	vstr	s0, [r4, #-4]
 800bcfe:	f846 a908 	str.w	sl, [r6], #-8
 800bd02:	ee35 6a46 	vsub.f32	s12, s10, s12
 800bd06:	ee35 7a87 	vadd.f32	s14, s11, s14
 800bd0a:	edc6 3a01 	vstr	s7, [r6, #4]
 800bd0e:	ee76 6a86 	vadd.f32	s13, s13, s12
 800bd12:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd16:	ed1e 6a05 	vldr	s12, [lr, #-20]	; 0xffffffec
 800bd1a:	ed1e 7a06 	vldr	s14, [lr, #-24]	; 0xffffffe8
 800bd1e:	ee67 5a86 	vmul.f32	s11, s15, s12
 800bd22:	ee26 5a87 	vmul.f32	s10, s13, s14
 800bd26:	ee72 2a62 	vsub.f32	s5, s4, s5
 800bd2a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800bd2e:	ee72 2ae1 	vsub.f32	s5, s5, s3
 800bd32:	ee75 5a25 	vadd.f32	s11, s10, s11
 800bd36:	ee62 0a86 	vmul.f32	s1, s5, s12
 800bd3a:	ee66 6a86 	vmul.f32	s13, s13, s12
 800bd3e:	ee67 7a87 	vmul.f32	s15, s15, s14
 800bd42:	ee21 6a06 	vmul.f32	s12, s2, s12
 800bd46:	ee62 2a87 	vmul.f32	s5, s5, s14
 800bd4a:	ee21 1a07 	vmul.f32	s2, s2, s14
 800bd4e:	ee15 aa90 	vmov	sl, s11
 800bd52:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800bd56:	f840 ab08 	str.w	sl, [r0], #8
 800bd5a:	ee30 1ac1 	vsub.f32	s2, s1, s2
 800bd5e:	ee76 2a22 	vadd.f32	s5, s12, s5
 800bd62:	f1b9 0901 	subs.w	r9, r9, #1
 800bd66:	ed40 7a01 	vstr	s15, [r0, #-4]
 800bd6a:	f105 0508 	add.w	r5, r5, #8
 800bd6e:	ed83 1a02 	vstr	s2, [r3, #8]
 800bd72:	edc3 2a01 	vstr	s5, [r3, #4]
 800bd76:	f108 0808 	add.w	r8, r8, #8
 800bd7a:	f1a2 0208 	sub.w	r2, r2, #8
 800bd7e:	f10c 0c10 	add.w	ip, ip, #16
 800bd82:	f104 0408 	add.w	r4, r4, #8
 800bd86:	f10e 0e18 	add.w	lr, lr, #24
 800bd8a:	f1a3 0308 	sub.w	r3, r3, #8
 800bd8e:	f47f aefc 	bne.w	800bb8a <arm_cfft_radix8by4_f32+0x13e>
 800bd92:	9908      	ldr	r1, [sp, #32]
 800bd94:	9802      	ldr	r0, [sp, #8]
 800bd96:	f8dd a034 	ldr.w	sl, [sp, #52]	; 0x34
 800bd9a:	00cb      	lsls	r3, r1, #3
 800bd9c:	eb01 0241 	add.w	r2, r1, r1, lsl #1
 800bda0:	eb00 1101 	add.w	r1, r0, r1, lsl #4
 800bda4:	9102      	str	r1, [sp, #8]
 800bda6:	9904      	ldr	r1, [sp, #16]
 800bda8:	4419      	add	r1, r3
 800bdaa:	9104      	str	r1, [sp, #16]
 800bdac:	9905      	ldr	r1, [sp, #20]
 800bdae:	4419      	add	r1, r3
 800bdb0:	9105      	str	r1, [sp, #20]
 800bdb2:	9907      	ldr	r1, [sp, #28]
 800bdb4:	449b      	add	fp, r3
 800bdb6:	4419      	add	r1, r3
 800bdb8:	449a      	add	sl, r3
 800bdba:	9b06      	ldr	r3, [sp, #24]
 800bdbc:	9107      	str	r1, [sp, #28]
 800bdbe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bdc2:	9306      	str	r3, [sp, #24]
 800bdc4:	9a04      	ldr	r2, [sp, #16]
 800bdc6:	9807      	ldr	r0, [sp, #28]
 800bdc8:	edd2 3a00 	vldr	s7, [r2]
 800bdcc:	ed90 4a00 	vldr	s8, [r0]
 800bdd0:	eddb 7a00 	vldr	s15, [fp]
 800bdd4:	ed9a 3a00 	vldr	s6, [sl]
 800bdd8:	edd2 4a01 	vldr	s9, [r2, #4]
 800bddc:	ed90 7a01 	vldr	s14, [r0, #4]
 800bde0:	ed9b 2a01 	vldr	s4, [fp, #4]
 800bde4:	edda 5a01 	vldr	s11, [sl, #4]
 800bde8:	f8bd 402c 	ldrh.w	r4, [sp, #44]	; 0x2c
 800bdec:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800bdee:	ee73 6a84 	vadd.f32	s13, s7, s8
 800bdf2:	ee34 6a87 	vadd.f32	s12, s9, s14
 800bdf6:	ee36 5aa7 	vadd.f32	s10, s13, s15
 800bdfa:	ee34 7ac7 	vsub.f32	s14, s9, s14
 800bdfe:	ee33 5a05 	vadd.f32	s10, s6, s10
 800be02:	ee33 4ac4 	vsub.f32	s8, s7, s8
 800be06:	ed82 5a00 	vstr	s10, [r2]
 800be0a:	ed9b 5a01 	vldr	s10, [fp, #4]
 800be0e:	edda 4a01 	vldr	s9, [sl, #4]
 800be12:	ee36 5a05 	vadd.f32	s10, s12, s10
 800be16:	ee72 3a04 	vadd.f32	s7, s4, s8
 800be1a:	ee35 5a24 	vadd.f32	s10, s10, s9
 800be1e:	ee77 4a67 	vsub.f32	s9, s14, s15
 800be22:	ed82 5a01 	vstr	s10, [r2, #4]
 800be26:	9a05      	ldr	r2, [sp, #20]
 800be28:	ee34 5a83 	vadd.f32	s10, s9, s6
 800be2c:	edd2 1a00 	vldr	s3, [r2]
 800be30:	edd2 2a01 	vldr	s5, [r2, #4]
 800be34:	9a02      	ldr	r2, [sp, #8]
 800be36:	ee73 3ae5 	vsub.f32	s7, s7, s11
 800be3a:	ee36 6a42 	vsub.f32	s12, s12, s4
 800be3e:	ee63 4aa1 	vmul.f32	s9, s7, s3
 800be42:	ee63 3aa2 	vmul.f32	s7, s7, s5
 800be46:	ee65 2a22 	vmul.f32	s5, s10, s5
 800be4a:	ee25 5a21 	vmul.f32	s10, s10, s3
 800be4e:	ee74 2aa2 	vadd.f32	s5, s9, s5
 800be52:	ee35 5a63 	vsub.f32	s10, s10, s7
 800be56:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800be5a:	edcb 2a00 	vstr	s5, [fp]
 800be5e:	ed8b 5a01 	vstr	s10, [fp, #4]
 800be62:	edd2 3a01 	vldr	s7, [r2, #4]
 800be66:	ed92 5a00 	vldr	s10, [r2]
 800be6a:	9a06      	ldr	r2, [sp, #24]
 800be6c:	ee76 6ac3 	vsub.f32	s13, s13, s6
 800be70:	ee36 6a65 	vsub.f32	s12, s12, s11
 800be74:	ee66 4a85 	vmul.f32	s9, s13, s10
 800be78:	ee26 5a05 	vmul.f32	s10, s12, s10
 800be7c:	ee66 6aa3 	vmul.f32	s13, s13, s7
 800be80:	ee26 6a23 	vmul.f32	s12, s12, s7
 800be84:	ee75 6a66 	vsub.f32	s13, s10, s13
 800be88:	ee34 6a86 	vadd.f32	s12, s9, s12
 800be8c:	ee34 4a42 	vsub.f32	s8, s8, s4
 800be90:	ee37 7a27 	vadd.f32	s14, s14, s15
 800be94:	edc0 6a01 	vstr	s13, [r0, #4]
 800be98:	ed80 6a00 	vstr	s12, [r0]
 800be9c:	ed92 6a01 	vldr	s12, [r2, #4]
 800bea0:	9803      	ldr	r0, [sp, #12]
 800bea2:	ee77 7a43 	vsub.f32	s15, s14, s6
 800bea6:	ee75 5a84 	vadd.f32	s11, s11, s8
 800beaa:	ed92 7a00 	vldr	s14, [r2]
 800beae:	ee65 6a87 	vmul.f32	s13, s11, s14
 800beb2:	ee27 7a87 	vmul.f32	s14, s15, s14
 800beb6:	ee65 5a86 	vmul.f32	s11, s11, s12
 800beba:	ee67 7a86 	vmul.f32	s15, s15, s12
 800bebe:	ee77 5a65 	vsub.f32	s11, s14, s11
 800bec2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800bec6:	edca 5a01 	vstr	s11, [sl, #4]
 800beca:	edca 7a00 	vstr	s15, [sl]
 800bece:	6872      	ldr	r2, [r6, #4]
 800bed0:	4621      	mov	r1, r4
 800bed2:	2304      	movs	r3, #4
 800bed4:	f000 f9c0 	bl	800c258 <arm_radix8_butterfly_f32>
 800bed8:	9809      	ldr	r0, [sp, #36]	; 0x24
 800beda:	6872      	ldr	r2, [r6, #4]
 800bedc:	4621      	mov	r1, r4
 800bede:	2304      	movs	r3, #4
 800bee0:	f000 f9ba 	bl	800c258 <arm_radix8_butterfly_f32>
 800bee4:	980a      	ldr	r0, [sp, #40]	; 0x28
 800bee6:	6872      	ldr	r2, [r6, #4]
 800bee8:	4621      	mov	r1, r4
 800beea:	2304      	movs	r3, #4
 800beec:	f000 f9b4 	bl	800c258 <arm_radix8_butterfly_f32>
 800bef0:	9801      	ldr	r0, [sp, #4]
 800bef2:	6872      	ldr	r2, [r6, #4]
 800bef4:	4621      	mov	r1, r4
 800bef6:	2304      	movs	r3, #4
 800bef8:	b00f      	add	sp, #60	; 0x3c
 800befa:	ecbd 8b0a 	vpop	{d8-d12}
 800befe:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf02:	f000 b9a9 	b.w	800c258 <arm_radix8_butterfly_f32>
 800bf06:	bf00      	nop

0800bf08 <arm_cfft_f32>:
 800bf08:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bf0c:	2a01      	cmp	r2, #1
 800bf0e:	4606      	mov	r6, r0
 800bf10:	4617      	mov	r7, r2
 800bf12:	460c      	mov	r4, r1
 800bf14:	4698      	mov	r8, r3
 800bf16:	8805      	ldrh	r5, [r0, #0]
 800bf18:	d054      	beq.n	800bfc4 <arm_cfft_f32+0xbc>
 800bf1a:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800bf1e:	d04c      	beq.n	800bfba <arm_cfft_f32+0xb2>
 800bf20:	d916      	bls.n	800bf50 <arm_cfft_f32+0x48>
 800bf22:	f5b5 6f80 	cmp.w	r5, #1024	; 0x400
 800bf26:	d01a      	beq.n	800bf5e <arm_cfft_f32+0x56>
 800bf28:	d95c      	bls.n	800bfe4 <arm_cfft_f32+0xdc>
 800bf2a:	f5b5 6f00 	cmp.w	r5, #2048	; 0x800
 800bf2e:	d044      	beq.n	800bfba <arm_cfft_f32+0xb2>
 800bf30:	f5b5 5f80 	cmp.w	r5, #4096	; 0x1000
 800bf34:	d105      	bne.n	800bf42 <arm_cfft_f32+0x3a>
 800bf36:	4620      	mov	r0, r4
 800bf38:	4629      	mov	r1, r5
 800bf3a:	6872      	ldr	r2, [r6, #4]
 800bf3c:	2301      	movs	r3, #1
 800bf3e:	f000 f98b 	bl	800c258 <arm_radix8_butterfly_f32>
 800bf42:	f1b8 0f00 	cmp.w	r8, #0
 800bf46:	d111      	bne.n	800bf6c <arm_cfft_f32+0x64>
 800bf48:	2f01      	cmp	r7, #1
 800bf4a:	d016      	beq.n	800bf7a <arm_cfft_f32+0x72>
 800bf4c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bf50:	2d20      	cmp	r5, #32
 800bf52:	d032      	beq.n	800bfba <arm_cfft_f32+0xb2>
 800bf54:	d94a      	bls.n	800bfec <arm_cfft_f32+0xe4>
 800bf56:	2d40      	cmp	r5, #64	; 0x40
 800bf58:	d0ed      	beq.n	800bf36 <arm_cfft_f32+0x2e>
 800bf5a:	2d80      	cmp	r5, #128	; 0x80
 800bf5c:	d1f1      	bne.n	800bf42 <arm_cfft_f32+0x3a>
 800bf5e:	4630      	mov	r0, r6
 800bf60:	4621      	mov	r1, r4
 800bf62:	f7ff fca1 	bl	800b8a8 <arm_cfft_radix8by2_f32>
 800bf66:	f1b8 0f00 	cmp.w	r8, #0
 800bf6a:	d0ed      	beq.n	800bf48 <arm_cfft_f32+0x40>
 800bf6c:	4620      	mov	r0, r4
 800bf6e:	89b1      	ldrh	r1, [r6, #12]
 800bf70:	68b2      	ldr	r2, [r6, #8]
 800bf72:	f7f4 f945 	bl	8000200 <arm_bitreversal_32>
 800bf76:	2f01      	cmp	r7, #1
 800bf78:	d1e8      	bne.n	800bf4c <arm_cfft_f32+0x44>
 800bf7a:	ee07 5a90 	vmov	s15, r5
 800bf7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800bf82:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 800bf86:	eec7 6aa6 	vdiv.f32	s13, s15, s13
 800bf8a:	2d00      	cmp	r5, #0
 800bf8c:	d0de      	beq.n	800bf4c <arm_cfft_f32+0x44>
 800bf8e:	f104 0108 	add.w	r1, r4, #8
 800bf92:	2300      	movs	r3, #0
 800bf94:	3301      	adds	r3, #1
 800bf96:	429d      	cmp	r5, r3
 800bf98:	f101 0108 	add.w	r1, r1, #8
 800bf9c:	ed11 7a04 	vldr	s14, [r1, #-16]
 800bfa0:	ed51 7a03 	vldr	s15, [r1, #-12]
 800bfa4:	ee27 7a26 	vmul.f32	s14, s14, s13
 800bfa8:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800bfac:	ed01 7a04 	vstr	s14, [r1, #-16]
 800bfb0:	ed41 7a03 	vstr	s15, [r1, #-12]
 800bfb4:	d1ee      	bne.n	800bf94 <arm_cfft_f32+0x8c>
 800bfb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bfba:	4630      	mov	r0, r6
 800bfbc:	4621      	mov	r1, r4
 800bfbe:	f7ff fd45 	bl	800ba4c <arm_cfft_radix8by4_f32>
 800bfc2:	e7be      	b.n	800bf42 <arm_cfft_f32+0x3a>
 800bfc4:	b1ad      	cbz	r5, 800bff2 <arm_cfft_f32+0xea>
 800bfc6:	f101 030c 	add.w	r3, r1, #12
 800bfca:	2200      	movs	r2, #0
 800bfcc:	ed53 7a02 	vldr	s15, [r3, #-8]
 800bfd0:	3201      	adds	r2, #1
 800bfd2:	eef1 7a67 	vneg.f32	s15, s15
 800bfd6:	4295      	cmp	r5, r2
 800bfd8:	ed43 7a02 	vstr	s15, [r3, #-8]
 800bfdc:	f103 0308 	add.w	r3, r3, #8
 800bfe0:	d1f4      	bne.n	800bfcc <arm_cfft_f32+0xc4>
 800bfe2:	e79a      	b.n	800bf1a <arm_cfft_f32+0x12>
 800bfe4:	f5b5 7f00 	cmp.w	r5, #512	; 0x200
 800bfe8:	d0a5      	beq.n	800bf36 <arm_cfft_f32+0x2e>
 800bfea:	e7aa      	b.n	800bf42 <arm_cfft_f32+0x3a>
 800bfec:	2d10      	cmp	r5, #16
 800bfee:	d0b6      	beq.n	800bf5e <arm_cfft_f32+0x56>
 800bff0:	e7a7      	b.n	800bf42 <arm_cfft_f32+0x3a>
 800bff2:	f5b5 7f80 	cmp.w	r5, #256	; 0x100
 800bff6:	d894      	bhi.n	800bf22 <arm_cfft_f32+0x1a>
 800bff8:	e7aa      	b.n	800bf50 <arm_cfft_f32+0x48>
 800bffa:	bf00      	nop

0800bffc <arm_cmplx_mag_f32>:
 800bffc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c000:	ea5f 0892 	movs.w	r8, r2, lsr #2
 800c004:	b084      	sub	sp, #16
 800c006:	d07f      	beq.n	800c108 <arm_cmplx_mag_f32+0x10c>
 800c008:	2700      	movs	r7, #0
 800c00a:	f100 0420 	add.w	r4, r0, #32
 800c00e:	f101 0510 	add.w	r5, r1, #16
 800c012:	4646      	mov	r6, r8
 800c014:	e05a      	b.n	800c0cc <arm_cmplx_mag_f32+0xd0>
 800c016:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c01a:	eeb4 0a40 	vcmp.f32	s0, s0
 800c01e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c022:	f040 80a4 	bne.w	800c16e <arm_cmplx_mag_f32+0x172>
 800c026:	ed05 0a04 	vstr	s0, [r5, #-16]
 800c02a:	ed54 7a06 	vldr	s15, [r4, #-24]	; 0xffffffe8
 800c02e:	ed14 0a05 	vldr	s0, [r4, #-20]	; 0xffffffec
 800c032:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c036:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c03a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c03e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c042:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c046:	f2c0 808f 	blt.w	800c168 <arm_cmplx_mag_f32+0x16c>
 800c04a:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c04e:	eeb4 0a40 	vcmp.f32	s0, s0
 800c052:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c056:	f040 80af 	bne.w	800c1b8 <arm_cmplx_mag_f32+0x1bc>
 800c05a:	ed05 0a03 	vstr	s0, [r5, #-12]
 800c05e:	ed54 7a04 	vldr	s15, [r4, #-16]
 800c062:	ed14 0a03 	vldr	s0, [r4, #-12]
 800c066:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c06a:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c06e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c072:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c076:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c07a:	db72      	blt.n	800c162 <arm_cmplx_mag_f32+0x166>
 800c07c:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c080:	eeb4 0a40 	vcmp.f32	s0, s0
 800c084:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c088:	f040 808c 	bne.w	800c1a4 <arm_cmplx_mag_f32+0x1a8>
 800c08c:	ed05 0a02 	vstr	s0, [r5, #-8]
 800c090:	ed54 7a02 	vldr	s15, [r4, #-8]
 800c094:	ed14 0a01 	vldr	s0, [r4, #-4]
 800c098:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c09c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c0a0:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c0a4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c0a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ac:	db20      	blt.n	800c0f0 <arm_cmplx_mag_f32+0xf4>
 800c0ae:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c0b2:	eeb4 0a40 	vcmp.f32	s0, s0
 800c0b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0ba:	d169      	bne.n	800c190 <arm_cmplx_mag_f32+0x194>
 800c0bc:	3e01      	subs	r6, #1
 800c0be:	ed05 0a01 	vstr	s0, [r5, #-4]
 800c0c2:	f104 0420 	add.w	r4, r4, #32
 800c0c6:	f105 0510 	add.w	r5, r5, #16
 800c0ca:	d019      	beq.n	800c100 <arm_cmplx_mag_f32+0x104>
 800c0cc:	ed54 7a08 	vldr	s15, [r4, #-32]	; 0xffffffe0
 800c0d0:	ed14 0a07 	vldr	s0, [r4, #-28]	; 0xffffffe4
 800c0d4:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c0d8:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c0dc:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c0e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c0e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c0e8:	da95      	bge.n	800c016 <arm_cmplx_mag_f32+0x1a>
 800c0ea:	f845 7c10 	str.w	r7, [r5, #-16]
 800c0ee:	e79c      	b.n	800c02a <arm_cmplx_mag_f32+0x2e>
 800c0f0:	3e01      	subs	r6, #1
 800c0f2:	f845 7c04 	str.w	r7, [r5, #-4]
 800c0f6:	f104 0420 	add.w	r4, r4, #32
 800c0fa:	f105 0510 	add.w	r5, r5, #16
 800c0fe:	d1e5      	bne.n	800c0cc <arm_cmplx_mag_f32+0xd0>
 800c100:	eb00 1048 	add.w	r0, r0, r8, lsl #5
 800c104:	eb01 1108 	add.w	r1, r1, r8, lsl #4
 800c108:	f012 0503 	ands.w	r5, r2, #3
 800c10c:	d026      	beq.n	800c15c <arm_cmplx_mag_f32+0x160>
 800c10e:	2600      	movs	r6, #0
 800c110:	f100 0408 	add.w	r4, r0, #8
 800c114:	e00c      	b.n	800c130 <arm_cmplx_mag_f32+0x134>
 800c116:	eeb1 0ae7 	vsqrt.f32	s0, s15
 800c11a:	eeb4 0a40 	vcmp.f32	s0, s0
 800c11e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c122:	d12e      	bne.n	800c182 <arm_cmplx_mag_f32+0x186>
 800c124:	3d01      	subs	r5, #1
 800c126:	ed01 0a01 	vstr	s0, [r1, #-4]
 800c12a:	f104 0408 	add.w	r4, r4, #8
 800c12e:	d015      	beq.n	800c15c <arm_cmplx_mag_f32+0x160>
 800c130:	ed54 7a02 	vldr	s15, [r4, #-8]
 800c134:	ed14 0a01 	vldr	s0, [r4, #-4]
 800c138:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800c13c:	ee20 0a00 	vmul.f32	s0, s0, s0
 800c140:	3104      	adds	r1, #4
 800c142:	ee77 7a80 	vadd.f32	s15, s15, s0
 800c146:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800c14a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800c14e:	dae2      	bge.n	800c116 <arm_cmplx_mag_f32+0x11a>
 800c150:	3d01      	subs	r5, #1
 800c152:	f841 6c04 	str.w	r6, [r1, #-4]
 800c156:	f104 0408 	add.w	r4, r4, #8
 800c15a:	d1e9      	bne.n	800c130 <arm_cmplx_mag_f32+0x134>
 800c15c:	b004      	add	sp, #16
 800c15e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c162:	f845 7c08 	str.w	r7, [r5, #-8]
 800c166:	e793      	b.n	800c090 <arm_cmplx_mag_f32+0x94>
 800c168:	f845 7c0c 	str.w	r7, [r5, #-12]
 800c16c:	e777      	b.n	800c05e <arm_cmplx_mag_f32+0x62>
 800c16e:	eeb0 0a67 	vmov.f32	s0, s15
 800c172:	9203      	str	r2, [sp, #12]
 800c174:	9102      	str	r1, [sp, #8]
 800c176:	9001      	str	r0, [sp, #4]
 800c178:	f000 fd2e 	bl	800cbd8 <sqrtf>
 800c17c:	a801      	add	r0, sp, #4
 800c17e:	c807      	ldmia	r0, {r0, r1, r2}
 800c180:	e751      	b.n	800c026 <arm_cmplx_mag_f32+0x2a>
 800c182:	eeb0 0a67 	vmov.f32	s0, s15
 800c186:	9101      	str	r1, [sp, #4]
 800c188:	f000 fd26 	bl	800cbd8 <sqrtf>
 800c18c:	9901      	ldr	r1, [sp, #4]
 800c18e:	e7c9      	b.n	800c124 <arm_cmplx_mag_f32+0x128>
 800c190:	eeb0 0a67 	vmov.f32	s0, s15
 800c194:	9203      	str	r2, [sp, #12]
 800c196:	9102      	str	r1, [sp, #8]
 800c198:	9001      	str	r0, [sp, #4]
 800c19a:	f000 fd1d 	bl	800cbd8 <sqrtf>
 800c19e:	a801      	add	r0, sp, #4
 800c1a0:	c807      	ldmia	r0, {r0, r1, r2}
 800c1a2:	e78b      	b.n	800c0bc <arm_cmplx_mag_f32+0xc0>
 800c1a4:	eeb0 0a67 	vmov.f32	s0, s15
 800c1a8:	9203      	str	r2, [sp, #12]
 800c1aa:	9102      	str	r1, [sp, #8]
 800c1ac:	9001      	str	r0, [sp, #4]
 800c1ae:	f000 fd13 	bl	800cbd8 <sqrtf>
 800c1b2:	a801      	add	r0, sp, #4
 800c1b4:	c807      	ldmia	r0, {r0, r1, r2}
 800c1b6:	e769      	b.n	800c08c <arm_cmplx_mag_f32+0x90>
 800c1b8:	eeb0 0a67 	vmov.f32	s0, s15
 800c1bc:	9203      	str	r2, [sp, #12]
 800c1be:	9102      	str	r1, [sp, #8]
 800c1c0:	9001      	str	r0, [sp, #4]
 800c1c2:	f000 fd09 	bl	800cbd8 <sqrtf>
 800c1c6:	a801      	add	r0, sp, #4
 800c1c8:	c807      	ldmia	r0, {r0, r1, r2}
 800c1ca:	e746      	b.n	800c05a <arm_cmplx_mag_f32+0x5e>

0800c1cc <arm_mult_f32>:
 800c1cc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800c1ce:	ea5f 0e93 	movs.w	lr, r3, lsr #2
 800c1d2:	d033      	beq.n	800c23c <arm_mult_f32+0x70>
 800c1d4:	f100 0610 	add.w	r6, r0, #16
 800c1d8:	f101 0510 	add.w	r5, r1, #16
 800c1dc:	f102 0410 	add.w	r4, r2, #16
 800c1e0:	4677      	mov	r7, lr
 800c1e2:	ed16 6a04 	vldr	s12, [r6, #-16]
 800c1e6:	ed55 4a04 	vldr	s9, [r5, #-16]
 800c1ea:	ed56 6a02 	vldr	s13, [r6, #-8]
 800c1ee:	ed15 5a02 	vldr	s10, [r5, #-8]
 800c1f2:	ed16 7a03 	vldr	s14, [r6, #-12]
 800c1f6:	ed55 5a03 	vldr	s11, [r5, #-12]
 800c1fa:	ed56 7a01 	vldr	s15, [r6, #-4]
 800c1fe:	ee26 6a24 	vmul.f32	s12, s12, s9
 800c202:	ee66 6a85 	vmul.f32	s13, s13, s10
 800c206:	ed04 6a04 	vstr	s12, [r4, #-16]
 800c20a:	ed15 6a01 	vldr	s12, [r5, #-4]
 800c20e:	ed44 6a02 	vstr	s13, [r4, #-8]
 800c212:	ee27 7a25 	vmul.f32	s14, s14, s11
 800c216:	ee67 7a86 	vmul.f32	s15, s15, s12
 800c21a:	3f01      	subs	r7, #1
 800c21c:	ed04 7a03 	vstr	s14, [r4, #-12]
 800c220:	ed44 7a01 	vstr	s15, [r4, #-4]
 800c224:	f106 0610 	add.w	r6, r6, #16
 800c228:	f105 0510 	add.w	r5, r5, #16
 800c22c:	f104 0410 	add.w	r4, r4, #16
 800c230:	d1d7      	bne.n	800c1e2 <arm_mult_f32+0x16>
 800c232:	ea4f 140e 	mov.w	r4, lr, lsl #4
 800c236:	4420      	add	r0, r4
 800c238:	4421      	add	r1, r4
 800c23a:	4422      	add	r2, r4
 800c23c:	f013 0303 	ands.w	r3, r3, #3
 800c240:	d009      	beq.n	800c256 <arm_mult_f32+0x8a>
 800c242:	ecf0 7a01 	vldmia	r0!, {s15}
 800c246:	ecb1 7a01 	vldmia	r1!, {s14}
 800c24a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800c24e:	3b01      	subs	r3, #1
 800c250:	ece2 7a01 	vstmia	r2!, {s15}
 800c254:	d1f5      	bne.n	800c242 <arm_mult_f32+0x76>
 800c256:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800c258 <arm_radix8_butterfly_f32>:
 800c258:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c25c:	ed2d 8b10 	vpush	{d8-d15}
 800c260:	b09d      	sub	sp, #116	; 0x74
 800c262:	461c      	mov	r4, r3
 800c264:	ed9f bac8 	vldr	s22, [pc, #800]	; 800c588 <arm_radix8_butterfly_f32+0x330>
 800c268:	921a      	str	r2, [sp, #104]	; 0x68
 800c26a:	1d03      	adds	r3, r0, #4
 800c26c:	4682      	mov	sl, r0
 800c26e:	4689      	mov	r9, r1
 800c270:	468b      	mov	fp, r1
 800c272:	931b      	str	r3, [sp, #108]	; 0x6c
 800c274:	9400      	str	r4, [sp, #0]
 800c276:	469e      	mov	lr, r3
 800c278:	ea4f 03db 	mov.w	r3, fp, lsr #3
 800c27c:	005a      	lsls	r2, r3, #1
 800c27e:	18d6      	adds	r6, r2, r3
 800c280:	18f5      	adds	r5, r6, r3
 800c282:	9203      	str	r2, [sp, #12]
 800c284:	195a      	adds	r2, r3, r5
 800c286:	18d0      	adds	r0, r2, r3
 800c288:	00df      	lsls	r7, r3, #3
 800c28a:	1819      	adds	r1, r3, r0
 800c28c:	463c      	mov	r4, r7
 800c28e:	9701      	str	r7, [sp, #4]
 800c290:	4457      	add	r7, sl
 800c292:	930c      	str	r3, [sp, #48]	; 0x30
 800c294:	eb0a 02c2 	add.w	r2, sl, r2, lsl #3
 800c298:	011b      	lsls	r3, r3, #4
 800c29a:	eb0a 01c1 	add.w	r1, sl, r1, lsl #3
 800c29e:	eb07 0c04 	add.w	ip, r7, r4
 800c2a2:	9c00      	ldr	r4, [sp, #0]
 800c2a4:	9302      	str	r3, [sp, #8]
 800c2a6:	eb0a 06c6 	add.w	r6, sl, r6, lsl #3
 800c2aa:	eb0a 05c5 	add.w	r5, sl, r5, lsl #3
 800c2ae:	3204      	adds	r2, #4
 800c2b0:	3104      	adds	r1, #4
 800c2b2:	eb0a 00c0 	add.w	r0, sl, r0, lsl #3
 800c2b6:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800c2ba:	f04f 0800 	mov.w	r8, #0
 800c2be:	eddc 7a00 	vldr	s15, [ip]
 800c2c2:	edd7 6a00 	vldr	s13, [r7]
 800c2c6:	edd6 3a00 	vldr	s7, [r6]
 800c2ca:	ed5e aa01 	vldr	s21, [lr, #-4]
 800c2ce:	edd5 4a00 	vldr	s9, [r5]
 800c2d2:	ed90 2a00 	vldr	s4, [r0]
 800c2d6:	ed12 7a01 	vldr	s14, [r2, #-4]
 800c2da:	ed51 0a01 	vldr	s1, [r1, #-4]
 800c2de:	ee77 8a82 	vadd.f32	s17, s15, s4
 800c2e2:	ee33 4aa0 	vadd.f32	s8, s7, s1
 800c2e6:	ee76 1a87 	vadd.f32	s3, s13, s14
 800c2ea:	ee3a 3aa4 	vadd.f32	s6, s21, s9
 800c2ee:	ee31 6a84 	vadd.f32	s12, s3, s8
 800c2f2:	ee33 5a28 	vadd.f32	s10, s6, s17
 800c2f6:	ee36 7ac7 	vsub.f32	s14, s13, s14
 800c2fa:	ee75 6a06 	vadd.f32	s13, s10, s12
 800c2fe:	ee35 5a46 	vsub.f32	s10, s10, s12
 800c302:	ed4e 6a01 	vstr	s13, [lr, #-4]
 800c306:	ed85 5a00 	vstr	s10, [r5]
 800c30a:	ed96 1a01 	vldr	s2, [r6, #4]
 800c30e:	edd7 5a01 	vldr	s11, [r7, #4]
 800c312:	ed92 aa00 	vldr	s20, [r2]
 800c316:	ed91 6a00 	vldr	s12, [r1]
 800c31a:	ed9e 9a00 	vldr	s18, [lr]
 800c31e:	ed95 5a01 	vldr	s10, [r5, #4]
 800c322:	eddc 6a01 	vldr	s13, [ip, #4]
 800c326:	edd0 9a01 	vldr	s19, [r0, #4]
 800c32a:	ee73 0ae0 	vsub.f32	s1, s7, s1
 800c32e:	ee71 2a46 	vsub.f32	s5, s2, s12
 800c332:	ee75 3aca 	vsub.f32	s7, s11, s20
 800c336:	ee37 0a60 	vsub.f32	s0, s14, s1
 800c33a:	ee33 8aa2 	vadd.f32	s16, s7, s5
 800c33e:	ee37 7a20 	vadd.f32	s14, s14, s1
 800c342:	ee73 2ae2 	vsub.f32	s5, s7, s5
 800c346:	ee37 2ac2 	vsub.f32	s4, s15, s4
 800c34a:	ee79 3a05 	vadd.f32	s7, s18, s10
 800c34e:	ee60 0a0b 	vmul.f32	s1, s0, s22
 800c352:	ee39 5a45 	vsub.f32	s10, s18, s10
 800c356:	ee7a 4ae4 	vsub.f32	s9, s21, s9
 800c35a:	ee36 9aa9 	vadd.f32	s18, s13, s19
 800c35e:	ee75 5a8a 	vadd.f32	s11, s11, s20
 800c362:	ee31 6a06 	vadd.f32	s12, s2, s12
 800c366:	ee76 6ae9 	vsub.f32	s13, s13, s19
 800c36a:	ee28 8a0b 	vmul.f32	s16, s16, s22
 800c36e:	ee62 2a8b 	vmul.f32	s5, s5, s22
 800c372:	ee67 7a0b 	vmul.f32	s15, s14, s22
 800c376:	ee33 3a68 	vsub.f32	s6, s6, s17
 800c37a:	ee36 0a88 	vadd.f32	s0, s13, s16
 800c37e:	ee75 8a86 	vadd.f32	s17, s11, s12
 800c382:	ee36 7ac8 	vsub.f32	s14, s13, s16
 800c386:	ee71 1ac4 	vsub.f32	s3, s3, s8
 800c38a:	ee75 6a62 	vsub.f32	s13, s10, s5
 800c38e:	ee33 4ac9 	vsub.f32	s8, s7, s18
 800c392:	ee35 6ac6 	vsub.f32	s12, s11, s12
 800c396:	ee33 1a89 	vadd.f32	s2, s7, s18
 800c39a:	ee74 5ae0 	vsub.f32	s11, s9, s1
 800c39e:	ee74 3aa0 	vadd.f32	s7, s9, s1
 800c3a2:	ee75 4a22 	vadd.f32	s9, s10, s5
 800c3a6:	ee32 5a27 	vadd.f32	s10, s4, s15
 800c3aa:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c3ae:	ee33 8a06 	vadd.f32	s16, s6, s12
 800c3b2:	ee75 2a87 	vadd.f32	s5, s11, s14
 800c3b6:	ee31 9a28 	vadd.f32	s18, s2, s17
 800c3ba:	ee33 6a46 	vsub.f32	s12, s6, s12
 800c3be:	ee74 0a61 	vsub.f32	s1, s8, s3
 800c3c2:	ee33 2a80 	vadd.f32	s4, s7, s0
 800c3c6:	ee35 7ac7 	vsub.f32	s14, s11, s14
 800c3ca:	ee34 3ac5 	vsub.f32	s6, s9, s10
 800c3ce:	ee76 5ae7 	vsub.f32	s11, s13, s15
 800c3d2:	ee31 1a68 	vsub.f32	s2, s2, s17
 800c3d6:	ee34 4a21 	vadd.f32	s8, s8, s3
 800c3da:	ee73 3ac0 	vsub.f32	s7, s7, s0
 800c3de:	ee74 4a85 	vadd.f32	s9, s9, s10
 800c3e2:	ee76 6aa7 	vadd.f32	s13, s13, s15
 800c3e6:	44d8      	add	r8, fp
 800c3e8:	45c1      	cmp	r9, r8
 800c3ea:	ed8e 9a00 	vstr	s18, [lr]
 800c3ee:	ed85 1a01 	vstr	s2, [r5, #4]
 800c3f2:	449e      	add	lr, r3
 800c3f4:	ed8c 8a00 	vstr	s16, [ip]
 800c3f8:	441d      	add	r5, r3
 800c3fa:	ed80 6a00 	vstr	s12, [r0]
 800c3fe:	edcc 0a01 	vstr	s1, [ip, #4]
 800c402:	ed80 4a01 	vstr	s8, [r0, #4]
 800c406:	449c      	add	ip, r3
 800c408:	ed87 2a00 	vstr	s4, [r7]
 800c40c:	4418      	add	r0, r3
 800c40e:	ed41 3a01 	vstr	s7, [r1, #-4]
 800c412:	ed42 2a01 	vstr	s5, [r2, #-4]
 800c416:	ed86 7a00 	vstr	s14, [r6]
 800c41a:	ed87 3a01 	vstr	s6, [r7, #4]
 800c41e:	edc1 4a00 	vstr	s9, [r1]
 800c422:	441f      	add	r7, r3
 800c424:	edc2 5a00 	vstr	s11, [r2]
 800c428:	4419      	add	r1, r3
 800c42a:	edc6 6a01 	vstr	s13, [r6, #4]
 800c42e:	441a      	add	r2, r3
 800c430:	441e      	add	r6, r3
 800c432:	f63f af44 	bhi.w	800c2be <arm_radix8_butterfly_f32+0x66>
 800c436:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c438:	2907      	cmp	r1, #7
 800c43a:	4620      	mov	r0, r4
 800c43c:	f240 81e9 	bls.w	800c812 <arm_radix8_butterfly_f32+0x5ba>
 800c440:	eb04 0744 	add.w	r7, r4, r4, lsl #1
 800c444:	193e      	adds	r6, r7, r4
 800c446:	1935      	adds	r5, r6, r4
 800c448:	9c03      	ldr	r4, [sp, #12]
 800c44a:	9000      	str	r0, [sp, #0]
 800c44c:	4622      	mov	r2, r4
 800c44e:	3201      	adds	r2, #1
 800c450:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800c454:	9900      	ldr	r1, [sp, #0]
 800c456:	1828      	adds	r0, r5, r0
 800c458:	eb00 0e01 	add.w	lr, r0, r1
 800c45c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c45e:	440a      	add	r2, r1
 800c460:	eb04 0c01 	add.w	ip, r4, r1
 800c464:	ea4f 04ce 	mov.w	r4, lr, lsl #3
 800c468:	eb0a 0ec2 	add.w	lr, sl, r2, lsl #3
 800c46c:	9a00      	ldr	r2, [sp, #0]
 800c46e:	940f      	str	r4, [sp, #60]	; 0x3c
 800c470:	00ed      	lsls	r5, r5, #3
 800c472:	9511      	str	r5, [sp, #68]	; 0x44
 800c474:	00d5      	lsls	r5, r2, #3
 800c476:	950d      	str	r5, [sp, #52]	; 0x34
 800c478:	9d01      	ldr	r5, [sp, #4]
 800c47a:	3508      	adds	r5, #8
 800c47c:	9516      	str	r5, [sp, #88]	; 0x58
 800c47e:	9d02      	ldr	r5, [sp, #8]
 800c480:	3508      	adds	r5, #8
 800c482:	0114      	lsls	r4, r2, #4
 800c484:	9517      	str	r5, [sp, #92]	; 0x5c
 800c486:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c488:	9d1a      	ldr	r5, [sp, #104]	; 0x68
 800c48a:	940e      	str	r4, [sp, #56]	; 0x38
 800c48c:	00c0      	lsls	r0, r0, #3
 800c48e:	9010      	str	r0, [sp, #64]	; 0x40
 800c490:	18aa      	adds	r2, r5, r2
 800c492:	9207      	str	r2, [sp, #28]
 800c494:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c496:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800c498:	18aa      	adds	r2, r5, r2
 800c49a:	9208      	str	r2, [sp, #32]
 800c49c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800c49e:	18aa      	adds	r2, r5, r2
 800c4a0:	9209      	str	r2, [sp, #36]	; 0x24
 800c4a2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800c4a6:	f10e 0204 	add.w	r2, lr, #4
 800c4aa:	920a      	str	r2, [sp, #40]	; 0x28
 800c4ac:	00c9      	lsls	r1, r1, #3
 800c4ae:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800c4b0:	310c      	adds	r1, #12
 800c4b2:	00f6      	lsls	r6, r6, #3
 800c4b4:	ea4f 00cc 	mov.w	r0, ip, lsl #3
 800c4b8:	9114      	str	r1, [sp, #80]	; 0x50
 800c4ba:	18a9      	adds	r1, r5, r2
 800c4bc:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c4be:	9612      	str	r6, [sp, #72]	; 0x48
 800c4c0:	00ff      	lsls	r7, r7, #3
 800c4c2:	19ae      	adds	r6, r5, r6
 800c4c4:	3008      	adds	r0, #8
 800c4c6:	ea4f 1c0c 	mov.w	ip, ip, lsl #4
 800c4ca:	9606      	str	r6, [sp, #24]
 800c4cc:	9019      	str	r0, [sp, #100]	; 0x64
 800c4ce:	18aa      	adds	r2, r5, r2
 800c4d0:	0164      	lsls	r4, r4, #5
 800c4d2:	19ee      	adds	r6, r5, r7
 800c4d4:	f10c 000c 	add.w	r0, ip, #12
 800c4d8:	9713      	str	r7, [sp, #76]	; 0x4c
 800c4da:	9604      	str	r6, [sp, #16]
 800c4dc:	9015      	str	r0, [sp, #84]	; 0x54
 800c4de:	9103      	str	r1, [sp, #12]
 800c4e0:	9205      	str	r2, [sp, #20]
 800c4e2:	f104 0208 	add.w	r2, r4, #8
 800c4e6:	9218      	str	r2, [sp, #96]	; 0x60
 800c4e8:	f04f 0801 	mov.w	r8, #1
 800c4ec:	2200      	movs	r2, #0
 800c4ee:	f102 0108 	add.w	r1, r2, #8
 800c4f2:	460f      	mov	r7, r1
 800c4f4:	910b      	str	r1, [sp, #44]	; 0x2c
 800c4f6:	9918      	ldr	r1, [sp, #96]	; 0x60
 800c4f8:	188e      	adds	r6, r1, r2
 800c4fa:	9916      	ldr	r1, [sp, #88]	; 0x58
 800c4fc:	188d      	adds	r5, r1, r2
 800c4fe:	9917      	ldr	r1, [sp, #92]	; 0x5c
 800c500:	188c      	adds	r4, r1, r2
 800c502:	9919      	ldr	r1, [sp, #100]	; 0x64
 800c504:	1888      	adds	r0, r1, r2
 800c506:	9914      	ldr	r1, [sp, #80]	; 0x50
 800c508:	eb01 0c02 	add.w	ip, r1, r2
 800c50c:	9915      	ldr	r1, [sp, #84]	; 0x54
 800c50e:	440a      	add	r2, r1
 800c510:	9903      	ldr	r1, [sp, #12]
 800c512:	edd1 fa00 	vldr	s31, [r1]
 800c516:	9905      	ldr	r1, [sp, #20]
 800c518:	ed91 fa00 	vldr	s30, [r1]
 800c51c:	9904      	ldr	r1, [sp, #16]
 800c51e:	edd1 ea00 	vldr	s29, [r1]
 800c522:	9906      	ldr	r1, [sp, #24]
 800c524:	ed91 ea00 	vldr	s28, [r1]
 800c528:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c52a:	edd1 da00 	vldr	s27, [r1]
 800c52e:	9908      	ldr	r1, [sp, #32]
 800c530:	ed91 da00 	vldr	s26, [r1]
 800c534:	9907      	ldr	r1, [sp, #28]
 800c536:	edd1 ca00 	vldr	s25, [r1]
 800c53a:	9903      	ldr	r1, [sp, #12]
 800c53c:	ed91 ca01 	vldr	s24, [r1, #4]
 800c540:	9905      	ldr	r1, [sp, #20]
 800c542:	edd1 ba01 	vldr	s23, [r1, #4]
 800c546:	9904      	ldr	r1, [sp, #16]
 800c548:	edd1 aa01 	vldr	s21, [r1, #4]
 800c54c:	9906      	ldr	r1, [sp, #24]
 800c54e:	ed91 aa01 	vldr	s20, [r1, #4]
 800c552:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c554:	edd1 7a01 	vldr	s15, [r1, #4]
 800c558:	9908      	ldr	r1, [sp, #32]
 800c55a:	edcd 7a00 	vstr	s15, [sp]
 800c55e:	edd1 7a01 	vldr	s15, [r1, #4]
 800c562:	9907      	ldr	r1, [sp, #28]
 800c564:	edcd 7a01 	vstr	s15, [sp, #4]
 800c568:	edd1 7a01 	vldr	s15, [r1, #4]
 800c56c:	eb0a 0e07 	add.w	lr, sl, r7
 800c570:	9f0a      	ldr	r7, [sp, #40]	; 0x28
 800c572:	edcd 7a02 	vstr	s15, [sp, #8]
 800c576:	eb0c 010a 	add.w	r1, ip, sl
 800c57a:	4456      	add	r6, sl
 800c57c:	4455      	add	r5, sl
 800c57e:	4454      	add	r4, sl
 800c580:	4450      	add	r0, sl
 800c582:	4452      	add	r2, sl
 800c584:	46c4      	mov	ip, r8
 800c586:	e001      	b.n	800c58c <arm_radix8_butterfly_f32+0x334>
 800c588:	3f3504f3 	.word	0x3f3504f3
 800c58c:	ed96 5a00 	vldr	s10, [r6]
 800c590:	ed52 9a01 	vldr	s19, [r2, #-4]
 800c594:	ed11 6a01 	vldr	s12, [r1, #-4]
 800c598:	edd0 7a00 	vldr	s15, [r0]
 800c59c:	ed17 7a01 	vldr	s14, [r7, #-4]
 800c5a0:	edde 3a00 	vldr	s7, [lr]
 800c5a4:	ed94 3a00 	vldr	s6, [r4]
 800c5a8:	ed95 2a00 	vldr	s4, [r5]
 800c5ac:	ed9e 0a01 	vldr	s0, [lr, #4]
 800c5b0:	ee33 8a85 	vadd.f32	s16, s7, s10
 800c5b4:	ee32 1a06 	vadd.f32	s2, s4, s12
 800c5b8:	ee33 4a29 	vadd.f32	s8, s6, s19
 800c5bc:	ee77 4a87 	vadd.f32	s9, s15, s14
 800c5c0:	ee78 1a04 	vadd.f32	s3, s16, s8
 800c5c4:	ee71 6a24 	vadd.f32	s13, s2, s9
 800c5c8:	ee32 2a46 	vsub.f32	s4, s4, s12
 800c5cc:	ee31 6aa6 	vadd.f32	s12, s3, s13
 800c5d0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800c5d4:	ed8e 6a00 	vstr	s12, [lr]
 800c5d8:	edd0 8a01 	vldr	s17, [r0, #4]
 800c5dc:	ed95 9a01 	vldr	s18, [r5, #4]
 800c5e0:	edd1 2a00 	vldr	s5, [r1]
 800c5e4:	ed97 7a00 	vldr	s14, [r7]
 800c5e8:	edd4 0a01 	vldr	s1, [r4, #4]
 800c5ec:	ed96 6a01 	vldr	s12, [r6, #4]
 800c5f0:	edd2 5a00 	vldr	s11, [r2]
 800c5f4:	ee73 3ac5 	vsub.f32	s7, s7, s10
 800c5f8:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c5fc:	ee39 5a62 	vsub.f32	s10, s18, s5
 800c600:	ee78 9ac7 	vsub.f32	s19, s17, s14
 800c604:	ee38 4a44 	vsub.f32	s8, s16, s8
 800c608:	ee38 7a87 	vadd.f32	s14, s17, s14
 800c60c:	ee30 8aa5 	vadd.f32	s16, s1, s11
 800c610:	ee79 2a22 	vadd.f32	s5, s18, s5
 800c614:	ee75 8a69 	vsub.f32	s17, s10, s19
 800c618:	ee32 9a27 	vadd.f32	s18, s4, s15
 800c61c:	ee35 5a29 	vadd.f32	s10, s10, s19
 800c620:	ee72 7a67 	vsub.f32	s15, s4, s15
 800c624:	ee30 2a06 	vadd.f32	s4, s0, s12
 800c628:	ee69 9a0b 	vmul.f32	s19, s18, s22
 800c62c:	ee70 5ae5 	vsub.f32	s11, s1, s11
 800c630:	ee32 9a08 	vadd.f32	s18, s4, s16
 800c634:	ee68 8a8b 	vmul.f32	s17, s17, s22
 800c638:	ee32 2a48 	vsub.f32	s4, s4, s16
 800c63c:	ee71 4a64 	vsub.f32	s9, s2, s9
 800c640:	ee25 5a0b 	vmul.f32	s10, s10, s22
 800c644:	ee32 1a87 	vadd.f32	s2, s5, s14
 800c648:	ee67 7a8b 	vmul.f32	s15, s15, s22
 800c64c:	ee72 2ac7 	vsub.f32	s5, s5, s14
 800c650:	ee30 6a46 	vsub.f32	s12, s0, s12
 800c654:	ee73 0a29 	vadd.f32	s1, s6, s19
 800c658:	ee36 0a28 	vadd.f32	s0, s12, s17
 800c65c:	ee33 3a69 	vsub.f32	s6, s6, s19
 800c660:	ee32 7a64 	vsub.f32	s14, s4, s9
 800c664:	ee73 9aa7 	vadd.f32	s19, s7, s15
 800c668:	ee36 6a68 	vsub.f32	s12, s12, s17
 800c66c:	ee73 7ae7 	vsub.f32	s15, s7, s15
 800c670:	ee75 8a85 	vadd.f32	s17, s11, s10
 800c674:	ee74 3a22 	vadd.f32	s7, s8, s5
 800c678:	ee35 5ac5 	vsub.f32	s10, s11, s10
 800c67c:	ee71 6ae6 	vsub.f32	s13, s3, s13
 800c680:	ee79 1a41 	vsub.f32	s3, s18, s2
 800c684:	ee39 8aa8 	vadd.f32	s16, s19, s17
 800c688:	ee76 5a43 	vsub.f32	s11, s12, s6
 800c68c:	ee74 2a62 	vsub.f32	s5, s8, s5
 800c690:	ee72 4a24 	vadd.f32	s9, s4, s9
 800c694:	ee30 4a60 	vsub.f32	s8, s0, s1
 800c698:	ee79 8ae8 	vsub.f32	s17, s19, s17
 800c69c:	ee30 0a20 	vadd.f32	s0, s0, s1
 800c6a0:	ee77 9a85 	vadd.f32	s19, s15, s10
 800c6a4:	ee36 6a03 	vadd.f32	s12, s12, s6
 800c6a8:	ee77 7ac5 	vsub.f32	s15, s15, s10
 800c6ac:	ee2e 2a21 	vmul.f32	s4, s28, s3
 800c6b0:	ee2e 5a26 	vmul.f32	s10, s28, s13
 800c6b4:	ee6f 0a23 	vmul.f32	s1, s30, s7
 800c6b8:	ee2a 3a21 	vmul.f32	s6, s20, s3
 800c6bc:	ee39 1a01 	vadd.f32	s2, s18, s2
 800c6c0:	ee6a 6a26 	vmul.f32	s13, s20, s13
 800c6c4:	ee2b 9a87 	vmul.f32	s18, s23, s14
 800c6c8:	ee6b 3aa3 	vmul.f32	s7, s23, s7
 800c6cc:	ee2f 7a07 	vmul.f32	s14, s30, s14
 800c6d0:	ee6f 1a84 	vmul.f32	s3, s31, s8
 800c6d4:	ee35 3a03 	vadd.f32	s6, s10, s6
 800c6d8:	ee72 6a66 	vsub.f32	s13, s4, s13
 800c6dc:	ee2c 5a04 	vmul.f32	s10, s24, s8
 800c6e0:	ee2f 2a88 	vmul.f32	s4, s31, s16
 800c6e4:	ed9d 4a02 	vldr	s8, [sp, #8]
 800c6e8:	ed8e 1a01 	vstr	s2, [lr, #4]
 800c6ec:	ee77 3a63 	vsub.f32	s7, s14, s7
 800c6f0:	ee2c 8a08 	vmul.f32	s16, s24, s16
 800c6f4:	ed9d 7a01 	vldr	s14, [sp, #4]
 800c6f8:	ed86 3a00 	vstr	s6, [r6]
 800c6fc:	ee30 9a89 	vadd.f32	s18, s1, s18
 800c700:	ee32 2a05 	vadd.f32	s4, s4, s10
 800c704:	ee6d 0a22 	vmul.f32	s1, s26, s5
 800c708:	ee31 8ac8 	vsub.f32	s16, s3, s16
 800c70c:	ee67 2a22 	vmul.f32	s5, s14, s5
 800c710:	ee64 1a00 	vmul.f32	s3, s8, s0
 800c714:	ee27 7a24 	vmul.f32	s14, s14, s9
 800c718:	ee2c 5aa8 	vmul.f32	s10, s25, s17
 800c71c:	ee6d 4a24 	vmul.f32	s9, s26, s9
 800c720:	ee64 8a28 	vmul.f32	s17, s8, s17
 800c724:	ed9d 4a00 	vldr	s8, [sp]
 800c728:	edc6 6a01 	vstr	s13, [r6, #4]
 800c72c:	ee74 2ae2 	vsub.f32	s5, s9, s5
 800c730:	ee6d 4aa9 	vmul.f32	s9, s27, s19
 800c734:	ee64 9a29 	vmul.f32	s19, s8, s19
 800c738:	ee24 4a25 	vmul.f32	s8, s8, s11
 800c73c:	ee30 7a87 	vadd.f32	s14, s1, s14
 800c740:	ee74 4a84 	vadd.f32	s9, s9, s8
 800c744:	ee6e 0aa7 	vmul.f32	s1, s29, s15
 800c748:	ee2a 4a86 	vmul.f32	s8, s21, s12
 800c74c:	ee2c 0a80 	vmul.f32	s0, s25, s0
 800c750:	ee6d 5aa5 	vmul.f32	s11, s27, s11
 800c754:	ee6a 7aa7 	vmul.f32	s15, s21, s15
 800c758:	ee2e 6a86 	vmul.f32	s12, s29, s12
 800c75c:	ee75 1a21 	vadd.f32	s3, s10, s3
 800c760:	ee30 0a68 	vsub.f32	s0, s0, s17
 800c764:	ee75 9ae9 	vsub.f32	s19, s11, s19
 800c768:	ee70 0a84 	vadd.f32	s1, s1, s8
 800c76c:	ee36 6a67 	vsub.f32	s12, s12, s15
 800c770:	44dc      	add	ip, fp
 800c772:	45e1      	cmp	r9, ip
 800c774:	ed84 9a00 	vstr	s18, [r4]
 800c778:	edc4 3a01 	vstr	s7, [r4, #4]
 800c77c:	449e      	add	lr, r3
 800c77e:	ed02 7a01 	vstr	s14, [r2, #-4]
 800c782:	edc2 2a00 	vstr	s5, [r2]
 800c786:	441e      	add	r6, r3
 800c788:	ed85 2a00 	vstr	s4, [r5]
 800c78c:	ed85 8a01 	vstr	s16, [r5, #4]
 800c790:	441c      	add	r4, r3
 800c792:	ed47 1a01 	vstr	s3, [r7, #-4]
 800c796:	ed87 0a00 	vstr	s0, [r7]
 800c79a:	441a      	add	r2, r3
 800c79c:	ed41 4a01 	vstr	s9, [r1, #-4]
 800c7a0:	edc1 9a00 	vstr	s19, [r1]
 800c7a4:	441d      	add	r5, r3
 800c7a6:	edc0 0a00 	vstr	s1, [r0]
 800c7aa:	441f      	add	r7, r3
 800c7ac:	ed80 6a01 	vstr	s12, [r0, #4]
 800c7b0:	4419      	add	r1, r3
 800c7b2:	4418      	add	r0, r3
 800c7b4:	f63f aeea 	bhi.w	800c58c <arm_radix8_butterfly_f32+0x334>
 800c7b8:	9a03      	ldr	r2, [sp, #12]
 800c7ba:	990d      	ldr	r1, [sp, #52]	; 0x34
 800c7bc:	440a      	add	r2, r1
 800c7be:	9203      	str	r2, [sp, #12]
 800c7c0:	990e      	ldr	r1, [sp, #56]	; 0x38
 800c7c2:	9a05      	ldr	r2, [sp, #20]
 800c7c4:	440a      	add	r2, r1
 800c7c6:	9205      	str	r2, [sp, #20]
 800c7c8:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800c7ca:	9a04      	ldr	r2, [sp, #16]
 800c7cc:	440a      	add	r2, r1
 800c7ce:	9204      	str	r2, [sp, #16]
 800c7d0:	9912      	ldr	r1, [sp, #72]	; 0x48
 800c7d2:	9a06      	ldr	r2, [sp, #24]
 800c7d4:	440a      	add	r2, r1
 800c7d6:	9206      	str	r2, [sp, #24]
 800c7d8:	9911      	ldr	r1, [sp, #68]	; 0x44
 800c7da:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c7dc:	440a      	add	r2, r1
 800c7de:	9209      	str	r2, [sp, #36]	; 0x24
 800c7e0:	9910      	ldr	r1, [sp, #64]	; 0x40
 800c7e2:	9a08      	ldr	r2, [sp, #32]
 800c7e4:	440a      	add	r2, r1
 800c7e6:	9208      	str	r2, [sp, #32]
 800c7e8:	990f      	ldr	r1, [sp, #60]	; 0x3c
 800c7ea:	9a07      	ldr	r2, [sp, #28]
 800c7ec:	440a      	add	r2, r1
 800c7ee:	9207      	str	r2, [sp, #28]
 800c7f0:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c7f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c7f4:	f108 0801 	add.w	r8, r8, #1
 800c7f8:	3208      	adds	r2, #8
 800c7fa:	4588      	cmp	r8, r1
 800c7fc:	920a      	str	r2, [sp, #40]	; 0x28
 800c7fe:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800c800:	f47f ae75 	bne.w	800c4ee <arm_radix8_butterfly_f32+0x296>
 800c804:	f8bd 3034 	ldrh.w	r3, [sp, #52]	; 0x34
 800c808:	9300      	str	r3, [sp, #0]
 800c80a:	46c3      	mov	fp, r8
 800c80c:	f8dd e06c 	ldr.w	lr, [sp, #108]	; 0x6c
 800c810:	e532      	b.n	800c278 <arm_radix8_butterfly_f32+0x20>
 800c812:	b01d      	add	sp, #116	; 0x74
 800c814:	ecbd 8b10 	vpop	{d8-d15}
 800c818:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c81c <calloc>:
 800c81c:	4b02      	ldr	r3, [pc, #8]	; (800c828 <calloc+0xc>)
 800c81e:	460a      	mov	r2, r1
 800c820:	4601      	mov	r1, r0
 800c822:	6818      	ldr	r0, [r3, #0]
 800c824:	f000 b84f 	b.w	800c8c6 <_calloc_r>
 800c828:	20000190 	.word	0x20000190

0800c82c <__errno>:
 800c82c:	4b01      	ldr	r3, [pc, #4]	; (800c834 <__errno+0x8>)
 800c82e:	6818      	ldr	r0, [r3, #0]
 800c830:	4770      	bx	lr
 800c832:	bf00      	nop
 800c834:	20000190 	.word	0x20000190

0800c838 <__libc_init_array>:
 800c838:	b570      	push	{r4, r5, r6, lr}
 800c83a:	4e0d      	ldr	r6, [pc, #52]	; (800c870 <__libc_init_array+0x38>)
 800c83c:	4c0d      	ldr	r4, [pc, #52]	; (800c874 <__libc_init_array+0x3c>)
 800c83e:	1ba4      	subs	r4, r4, r6
 800c840:	10a4      	asrs	r4, r4, #2
 800c842:	2500      	movs	r5, #0
 800c844:	42a5      	cmp	r5, r4
 800c846:	d109      	bne.n	800c85c <__libc_init_array+0x24>
 800c848:	4e0b      	ldr	r6, [pc, #44]	; (800c878 <__libc_init_array+0x40>)
 800c84a:	4c0c      	ldr	r4, [pc, #48]	; (800c87c <__libc_init_array+0x44>)
 800c84c:	f001 f8de 	bl	800da0c <_init>
 800c850:	1ba4      	subs	r4, r4, r6
 800c852:	10a4      	asrs	r4, r4, #2
 800c854:	2500      	movs	r5, #0
 800c856:	42a5      	cmp	r5, r4
 800c858:	d105      	bne.n	800c866 <__libc_init_array+0x2e>
 800c85a:	bd70      	pop	{r4, r5, r6, pc}
 800c85c:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c860:	4798      	blx	r3
 800c862:	3501      	adds	r5, #1
 800c864:	e7ee      	b.n	800c844 <__libc_init_array+0xc>
 800c866:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800c86a:	4798      	blx	r3
 800c86c:	3501      	adds	r5, #1
 800c86e:	e7f2      	b.n	800c856 <__libc_init_array+0x1e>
 800c870:	08021318 	.word	0x08021318
 800c874:	08021318 	.word	0x08021318
 800c878:	08021318 	.word	0x08021318
 800c87c:	0802131c 	.word	0x0802131c

0800c880 <malloc>:
 800c880:	4b02      	ldr	r3, [pc, #8]	; (800c88c <malloc+0xc>)
 800c882:	4601      	mov	r1, r0
 800c884:	6818      	ldr	r0, [r3, #0]
 800c886:	f000 b87b 	b.w	800c980 <_malloc_r>
 800c88a:	bf00      	nop
 800c88c:	20000190 	.word	0x20000190

0800c890 <free>:
 800c890:	4b02      	ldr	r3, [pc, #8]	; (800c89c <free+0xc>)
 800c892:	4601      	mov	r1, r0
 800c894:	6818      	ldr	r0, [r3, #0]
 800c896:	f000 b825 	b.w	800c8e4 <_free_r>
 800c89a:	bf00      	nop
 800c89c:	20000190 	.word	0x20000190

0800c8a0 <memcpy>:
 800c8a0:	b510      	push	{r4, lr}
 800c8a2:	1e43      	subs	r3, r0, #1
 800c8a4:	440a      	add	r2, r1
 800c8a6:	4291      	cmp	r1, r2
 800c8a8:	d100      	bne.n	800c8ac <memcpy+0xc>
 800c8aa:	bd10      	pop	{r4, pc}
 800c8ac:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c8b0:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c8b4:	e7f7      	b.n	800c8a6 <memcpy+0x6>

0800c8b6 <memset>:
 800c8b6:	4402      	add	r2, r0
 800c8b8:	4603      	mov	r3, r0
 800c8ba:	4293      	cmp	r3, r2
 800c8bc:	d100      	bne.n	800c8c0 <memset+0xa>
 800c8be:	4770      	bx	lr
 800c8c0:	f803 1b01 	strb.w	r1, [r3], #1
 800c8c4:	e7f9      	b.n	800c8ba <memset+0x4>

0800c8c6 <_calloc_r>:
 800c8c6:	b538      	push	{r3, r4, r5, lr}
 800c8c8:	fb02 f401 	mul.w	r4, r2, r1
 800c8cc:	4621      	mov	r1, r4
 800c8ce:	f000 f857 	bl	800c980 <_malloc_r>
 800c8d2:	4605      	mov	r5, r0
 800c8d4:	b118      	cbz	r0, 800c8de <_calloc_r+0x18>
 800c8d6:	4622      	mov	r2, r4
 800c8d8:	2100      	movs	r1, #0
 800c8da:	f7ff ffec 	bl	800c8b6 <memset>
 800c8de:	4628      	mov	r0, r5
 800c8e0:	bd38      	pop	{r3, r4, r5, pc}
	...

0800c8e4 <_free_r>:
 800c8e4:	b538      	push	{r3, r4, r5, lr}
 800c8e6:	4605      	mov	r5, r0
 800c8e8:	2900      	cmp	r1, #0
 800c8ea:	d045      	beq.n	800c978 <_free_r+0x94>
 800c8ec:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c8f0:	1f0c      	subs	r4, r1, #4
 800c8f2:	2b00      	cmp	r3, #0
 800c8f4:	bfb8      	it	lt
 800c8f6:	18e4      	addlt	r4, r4, r3
 800c8f8:	f000 f8ac 	bl	800ca54 <__malloc_lock>
 800c8fc:	4a1f      	ldr	r2, [pc, #124]	; (800c97c <_free_r+0x98>)
 800c8fe:	6813      	ldr	r3, [r2, #0]
 800c900:	4610      	mov	r0, r2
 800c902:	b933      	cbnz	r3, 800c912 <_free_r+0x2e>
 800c904:	6063      	str	r3, [r4, #4]
 800c906:	6014      	str	r4, [r2, #0]
 800c908:	4628      	mov	r0, r5
 800c90a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c90e:	f000 b8a2 	b.w	800ca56 <__malloc_unlock>
 800c912:	42a3      	cmp	r3, r4
 800c914:	d90c      	bls.n	800c930 <_free_r+0x4c>
 800c916:	6821      	ldr	r1, [r4, #0]
 800c918:	1862      	adds	r2, r4, r1
 800c91a:	4293      	cmp	r3, r2
 800c91c:	bf04      	itt	eq
 800c91e:	681a      	ldreq	r2, [r3, #0]
 800c920:	685b      	ldreq	r3, [r3, #4]
 800c922:	6063      	str	r3, [r4, #4]
 800c924:	bf04      	itt	eq
 800c926:	1852      	addeq	r2, r2, r1
 800c928:	6022      	streq	r2, [r4, #0]
 800c92a:	6004      	str	r4, [r0, #0]
 800c92c:	e7ec      	b.n	800c908 <_free_r+0x24>
 800c92e:	4613      	mov	r3, r2
 800c930:	685a      	ldr	r2, [r3, #4]
 800c932:	b10a      	cbz	r2, 800c938 <_free_r+0x54>
 800c934:	42a2      	cmp	r2, r4
 800c936:	d9fa      	bls.n	800c92e <_free_r+0x4a>
 800c938:	6819      	ldr	r1, [r3, #0]
 800c93a:	1858      	adds	r0, r3, r1
 800c93c:	42a0      	cmp	r0, r4
 800c93e:	d10b      	bne.n	800c958 <_free_r+0x74>
 800c940:	6820      	ldr	r0, [r4, #0]
 800c942:	4401      	add	r1, r0
 800c944:	1858      	adds	r0, r3, r1
 800c946:	4282      	cmp	r2, r0
 800c948:	6019      	str	r1, [r3, #0]
 800c94a:	d1dd      	bne.n	800c908 <_free_r+0x24>
 800c94c:	6810      	ldr	r0, [r2, #0]
 800c94e:	6852      	ldr	r2, [r2, #4]
 800c950:	605a      	str	r2, [r3, #4]
 800c952:	4401      	add	r1, r0
 800c954:	6019      	str	r1, [r3, #0]
 800c956:	e7d7      	b.n	800c908 <_free_r+0x24>
 800c958:	d902      	bls.n	800c960 <_free_r+0x7c>
 800c95a:	230c      	movs	r3, #12
 800c95c:	602b      	str	r3, [r5, #0]
 800c95e:	e7d3      	b.n	800c908 <_free_r+0x24>
 800c960:	6820      	ldr	r0, [r4, #0]
 800c962:	1821      	adds	r1, r4, r0
 800c964:	428a      	cmp	r2, r1
 800c966:	bf04      	itt	eq
 800c968:	6811      	ldreq	r1, [r2, #0]
 800c96a:	6852      	ldreq	r2, [r2, #4]
 800c96c:	6062      	str	r2, [r4, #4]
 800c96e:	bf04      	itt	eq
 800c970:	1809      	addeq	r1, r1, r0
 800c972:	6021      	streq	r1, [r4, #0]
 800c974:	605c      	str	r4, [r3, #4]
 800c976:	e7c7      	b.n	800c908 <_free_r+0x24>
 800c978:	bd38      	pop	{r3, r4, r5, pc}
 800c97a:	bf00      	nop
 800c97c:	20000220 	.word	0x20000220

0800c980 <_malloc_r>:
 800c980:	b570      	push	{r4, r5, r6, lr}
 800c982:	1ccd      	adds	r5, r1, #3
 800c984:	f025 0503 	bic.w	r5, r5, #3
 800c988:	3508      	adds	r5, #8
 800c98a:	2d0c      	cmp	r5, #12
 800c98c:	bf38      	it	cc
 800c98e:	250c      	movcc	r5, #12
 800c990:	2d00      	cmp	r5, #0
 800c992:	4606      	mov	r6, r0
 800c994:	db01      	blt.n	800c99a <_malloc_r+0x1a>
 800c996:	42a9      	cmp	r1, r5
 800c998:	d903      	bls.n	800c9a2 <_malloc_r+0x22>
 800c99a:	230c      	movs	r3, #12
 800c99c:	6033      	str	r3, [r6, #0]
 800c99e:	2000      	movs	r0, #0
 800c9a0:	bd70      	pop	{r4, r5, r6, pc}
 800c9a2:	f000 f857 	bl	800ca54 <__malloc_lock>
 800c9a6:	4a21      	ldr	r2, [pc, #132]	; (800ca2c <_malloc_r+0xac>)
 800c9a8:	6814      	ldr	r4, [r2, #0]
 800c9aa:	4621      	mov	r1, r4
 800c9ac:	b991      	cbnz	r1, 800c9d4 <_malloc_r+0x54>
 800c9ae:	4c20      	ldr	r4, [pc, #128]	; (800ca30 <_malloc_r+0xb0>)
 800c9b0:	6823      	ldr	r3, [r4, #0]
 800c9b2:	b91b      	cbnz	r3, 800c9bc <_malloc_r+0x3c>
 800c9b4:	4630      	mov	r0, r6
 800c9b6:	f000 f83d 	bl	800ca34 <_sbrk_r>
 800c9ba:	6020      	str	r0, [r4, #0]
 800c9bc:	4629      	mov	r1, r5
 800c9be:	4630      	mov	r0, r6
 800c9c0:	f000 f838 	bl	800ca34 <_sbrk_r>
 800c9c4:	1c43      	adds	r3, r0, #1
 800c9c6:	d124      	bne.n	800ca12 <_malloc_r+0x92>
 800c9c8:	230c      	movs	r3, #12
 800c9ca:	6033      	str	r3, [r6, #0]
 800c9cc:	4630      	mov	r0, r6
 800c9ce:	f000 f842 	bl	800ca56 <__malloc_unlock>
 800c9d2:	e7e4      	b.n	800c99e <_malloc_r+0x1e>
 800c9d4:	680b      	ldr	r3, [r1, #0]
 800c9d6:	1b5b      	subs	r3, r3, r5
 800c9d8:	d418      	bmi.n	800ca0c <_malloc_r+0x8c>
 800c9da:	2b0b      	cmp	r3, #11
 800c9dc:	d90f      	bls.n	800c9fe <_malloc_r+0x7e>
 800c9de:	600b      	str	r3, [r1, #0]
 800c9e0:	50cd      	str	r5, [r1, r3]
 800c9e2:	18cc      	adds	r4, r1, r3
 800c9e4:	4630      	mov	r0, r6
 800c9e6:	f000 f836 	bl	800ca56 <__malloc_unlock>
 800c9ea:	f104 000b 	add.w	r0, r4, #11
 800c9ee:	1d23      	adds	r3, r4, #4
 800c9f0:	f020 0007 	bic.w	r0, r0, #7
 800c9f4:	1ac3      	subs	r3, r0, r3
 800c9f6:	d0d3      	beq.n	800c9a0 <_malloc_r+0x20>
 800c9f8:	425a      	negs	r2, r3
 800c9fa:	50e2      	str	r2, [r4, r3]
 800c9fc:	e7d0      	b.n	800c9a0 <_malloc_r+0x20>
 800c9fe:	428c      	cmp	r4, r1
 800ca00:	684b      	ldr	r3, [r1, #4]
 800ca02:	bf16      	itet	ne
 800ca04:	6063      	strne	r3, [r4, #4]
 800ca06:	6013      	streq	r3, [r2, #0]
 800ca08:	460c      	movne	r4, r1
 800ca0a:	e7eb      	b.n	800c9e4 <_malloc_r+0x64>
 800ca0c:	460c      	mov	r4, r1
 800ca0e:	6849      	ldr	r1, [r1, #4]
 800ca10:	e7cc      	b.n	800c9ac <_malloc_r+0x2c>
 800ca12:	1cc4      	adds	r4, r0, #3
 800ca14:	f024 0403 	bic.w	r4, r4, #3
 800ca18:	42a0      	cmp	r0, r4
 800ca1a:	d005      	beq.n	800ca28 <_malloc_r+0xa8>
 800ca1c:	1a21      	subs	r1, r4, r0
 800ca1e:	4630      	mov	r0, r6
 800ca20:	f000 f808 	bl	800ca34 <_sbrk_r>
 800ca24:	3001      	adds	r0, #1
 800ca26:	d0cf      	beq.n	800c9c8 <_malloc_r+0x48>
 800ca28:	6025      	str	r5, [r4, #0]
 800ca2a:	e7db      	b.n	800c9e4 <_malloc_r+0x64>
 800ca2c:	20000220 	.word	0x20000220
 800ca30:	20000224 	.word	0x20000224

0800ca34 <_sbrk_r>:
 800ca34:	b538      	push	{r3, r4, r5, lr}
 800ca36:	4c06      	ldr	r4, [pc, #24]	; (800ca50 <_sbrk_r+0x1c>)
 800ca38:	2300      	movs	r3, #0
 800ca3a:	4605      	mov	r5, r0
 800ca3c:	4608      	mov	r0, r1
 800ca3e:	6023      	str	r3, [r4, #0]
 800ca40:	f7f5 fcaa 	bl	8002398 <_sbrk>
 800ca44:	1c43      	adds	r3, r0, #1
 800ca46:	d102      	bne.n	800ca4e <_sbrk_r+0x1a>
 800ca48:	6823      	ldr	r3, [r4, #0]
 800ca4a:	b103      	cbz	r3, 800ca4e <_sbrk_r+0x1a>
 800ca4c:	602b      	str	r3, [r5, #0]
 800ca4e:	bd38      	pop	{r3, r4, r5, pc}
 800ca50:	20002108 	.word	0x20002108

0800ca54 <__malloc_lock>:
 800ca54:	4770      	bx	lr

0800ca56 <__malloc_unlock>:
 800ca56:	4770      	bx	lr

0800ca58 <cosf>:
 800ca58:	ee10 3a10 	vmov	r3, s0
 800ca5c:	b507      	push	{r0, r1, r2, lr}
 800ca5e:	4a1c      	ldr	r2, [pc, #112]	; (800cad0 <cosf+0x78>)
 800ca60:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800ca64:	4293      	cmp	r3, r2
 800ca66:	dc04      	bgt.n	800ca72 <cosf+0x1a>
 800ca68:	eddf 0a1a 	vldr	s1, [pc, #104]	; 800cad4 <cosf+0x7c>
 800ca6c:	f000 fbe6 	bl	800d23c <__kernel_cosf>
 800ca70:	e004      	b.n	800ca7c <cosf+0x24>
 800ca72:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800ca76:	db04      	blt.n	800ca82 <cosf+0x2a>
 800ca78:	ee30 0a40 	vsub.f32	s0, s0, s0
 800ca7c:	b003      	add	sp, #12
 800ca7e:	f85d fb04 	ldr.w	pc, [sp], #4
 800ca82:	4668      	mov	r0, sp
 800ca84:	f000 faaa 	bl	800cfdc <__ieee754_rem_pio2f>
 800ca88:	f000 0003 	and.w	r0, r0, #3
 800ca8c:	2801      	cmp	r0, #1
 800ca8e:	d007      	beq.n	800caa0 <cosf+0x48>
 800ca90:	2802      	cmp	r0, #2
 800ca92:	d00e      	beq.n	800cab2 <cosf+0x5a>
 800ca94:	b9a0      	cbnz	r0, 800cac0 <cosf+0x68>
 800ca96:	eddd 0a01 	vldr	s1, [sp, #4]
 800ca9a:	ed9d 0a00 	vldr	s0, [sp]
 800ca9e:	e7e5      	b.n	800ca6c <cosf+0x14>
 800caa0:	eddd 0a01 	vldr	s1, [sp, #4]
 800caa4:	ed9d 0a00 	vldr	s0, [sp]
 800caa8:	f000 fea8 	bl	800d7fc <__kernel_sinf>
 800caac:	eeb1 0a40 	vneg.f32	s0, s0
 800cab0:	e7e4      	b.n	800ca7c <cosf+0x24>
 800cab2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cab6:	ed9d 0a00 	vldr	s0, [sp]
 800caba:	f000 fbbf 	bl	800d23c <__kernel_cosf>
 800cabe:	e7f5      	b.n	800caac <cosf+0x54>
 800cac0:	2001      	movs	r0, #1
 800cac2:	eddd 0a01 	vldr	s1, [sp, #4]
 800cac6:	ed9d 0a00 	vldr	s0, [sp]
 800caca:	f000 fe97 	bl	800d7fc <__kernel_sinf>
 800cace:	e7d5      	b.n	800ca7c <cosf+0x24>
 800cad0:	3f490fd8 	.word	0x3f490fd8
 800cad4:	00000000 	.word	0x00000000

0800cad8 <log>:
 800cad8:	b570      	push	{r4, r5, r6, lr}
 800cada:	ed2d 8b02 	vpush	{d8}
 800cade:	b08a      	sub	sp, #40	; 0x28
 800cae0:	ec55 4b10 	vmov	r4, r5, d0
 800cae4:	f000 f8c8 	bl	800cc78 <__ieee754_log>
 800cae8:	4b36      	ldr	r3, [pc, #216]	; (800cbc4 <log+0xec>)
 800caea:	eeb0 8a40 	vmov.f32	s16, s0
 800caee:	eef0 8a60 	vmov.f32	s17, s1
 800caf2:	f993 6000 	ldrsb.w	r6, [r3]
 800caf6:	1c73      	adds	r3, r6, #1
 800caf8:	d05b      	beq.n	800cbb2 <log+0xda>
 800cafa:	4622      	mov	r2, r4
 800cafc:	462b      	mov	r3, r5
 800cafe:	4620      	mov	r0, r4
 800cb00:	4629      	mov	r1, r5
 800cb02:	f7f4 f833 	bl	8000b6c <__aeabi_dcmpun>
 800cb06:	2800      	cmp	r0, #0
 800cb08:	d153      	bne.n	800cbb2 <log+0xda>
 800cb0a:	2200      	movs	r2, #0
 800cb0c:	2300      	movs	r3, #0
 800cb0e:	4620      	mov	r0, r4
 800cb10:	4629      	mov	r1, r5
 800cb12:	f7f4 f821 	bl	8000b58 <__aeabi_dcmpgt>
 800cb16:	2800      	cmp	r0, #0
 800cb18:	d14b      	bne.n	800cbb2 <log+0xda>
 800cb1a:	4b2b      	ldr	r3, [pc, #172]	; (800cbc8 <log+0xf0>)
 800cb1c:	9301      	str	r3, [sp, #4]
 800cb1e:	9008      	str	r0, [sp, #32]
 800cb20:	e9cd 4502 	strd	r4, r5, [sp, #8]
 800cb24:	e9cd 4504 	strd	r4, r5, [sp, #16]
 800cb28:	b9a6      	cbnz	r6, 800cb54 <log+0x7c>
 800cb2a:	4b28      	ldr	r3, [pc, #160]	; (800cbcc <log+0xf4>)
 800cb2c:	f04f 4260 	mov.w	r2, #3758096384	; 0xe0000000
 800cb30:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cb34:	4620      	mov	r0, r4
 800cb36:	2200      	movs	r2, #0
 800cb38:	2300      	movs	r3, #0
 800cb3a:	4629      	mov	r1, r5
 800cb3c:	f7f3 ffe4 	bl	8000b08 <__aeabi_dcmpeq>
 800cb40:	bb40      	cbnz	r0, 800cb94 <log+0xbc>
 800cb42:	2301      	movs	r3, #1
 800cb44:	2e02      	cmp	r6, #2
 800cb46:	9300      	str	r3, [sp, #0]
 800cb48:	d119      	bne.n	800cb7e <log+0xa6>
 800cb4a:	f7ff fe6f 	bl	800c82c <__errno>
 800cb4e:	2321      	movs	r3, #33	; 0x21
 800cb50:	6003      	str	r3, [r0, #0]
 800cb52:	e019      	b.n	800cb88 <log+0xb0>
 800cb54:	4b1e      	ldr	r3, [pc, #120]	; (800cbd0 <log+0xf8>)
 800cb56:	2200      	movs	r2, #0
 800cb58:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cb5c:	4620      	mov	r0, r4
 800cb5e:	2200      	movs	r2, #0
 800cb60:	2300      	movs	r3, #0
 800cb62:	4629      	mov	r1, r5
 800cb64:	f7f3 ffd0 	bl	8000b08 <__aeabi_dcmpeq>
 800cb68:	2800      	cmp	r0, #0
 800cb6a:	d0ea      	beq.n	800cb42 <log+0x6a>
 800cb6c:	2302      	movs	r3, #2
 800cb6e:	429e      	cmp	r6, r3
 800cb70:	9300      	str	r3, [sp, #0]
 800cb72:	d111      	bne.n	800cb98 <log+0xc0>
 800cb74:	f7ff fe5a 	bl	800c82c <__errno>
 800cb78:	2322      	movs	r3, #34	; 0x22
 800cb7a:	6003      	str	r3, [r0, #0]
 800cb7c:	e011      	b.n	800cba2 <log+0xca>
 800cb7e:	4668      	mov	r0, sp
 800cb80:	f000 fe84 	bl	800d88c <matherr>
 800cb84:	2800      	cmp	r0, #0
 800cb86:	d0e0      	beq.n	800cb4a <log+0x72>
 800cb88:	4812      	ldr	r0, [pc, #72]	; (800cbd4 <log+0xfc>)
 800cb8a:	f000 fe81 	bl	800d890 <nan>
 800cb8e:	ed8d 0b06 	vstr	d0, [sp, #24]
 800cb92:	e006      	b.n	800cba2 <log+0xca>
 800cb94:	2302      	movs	r3, #2
 800cb96:	9300      	str	r3, [sp, #0]
 800cb98:	4668      	mov	r0, sp
 800cb9a:	f000 fe77 	bl	800d88c <matherr>
 800cb9e:	2800      	cmp	r0, #0
 800cba0:	d0e8      	beq.n	800cb74 <log+0x9c>
 800cba2:	9b08      	ldr	r3, [sp, #32]
 800cba4:	b11b      	cbz	r3, 800cbae <log+0xd6>
 800cba6:	f7ff fe41 	bl	800c82c <__errno>
 800cbaa:	9b08      	ldr	r3, [sp, #32]
 800cbac:	6003      	str	r3, [r0, #0]
 800cbae:	ed9d 8b06 	vldr	d8, [sp, #24]
 800cbb2:	eeb0 0a48 	vmov.f32	s0, s16
 800cbb6:	eef0 0a68 	vmov.f32	s1, s17
 800cbba:	b00a      	add	sp, #40	; 0x28
 800cbbc:	ecbd 8b02 	vpop	{d8}
 800cbc0:	bd70      	pop	{r4, r5, r6, pc}
 800cbc2:	bf00      	nop
 800cbc4:	200001f4 	.word	0x200001f4
 800cbc8:	08020f34 	.word	0x08020f34
 800cbcc:	c7efffff 	.word	0xc7efffff
 800cbd0:	fff00000 	.word	0xfff00000
 800cbd4:	08020f3d 	.word	0x08020f3d

0800cbd8 <sqrtf>:
 800cbd8:	b510      	push	{r4, lr}
 800cbda:	ed2d 8b02 	vpush	{d8}
 800cbde:	b08a      	sub	sp, #40	; 0x28
 800cbe0:	eeb0 8a40 	vmov.f32	s16, s0
 800cbe4:	f000 fb26 	bl	800d234 <__ieee754_sqrtf>
 800cbe8:	4b21      	ldr	r3, [pc, #132]	; (800cc70 <sqrtf+0x98>)
 800cbea:	f993 4000 	ldrsb.w	r4, [r3]
 800cbee:	1c63      	adds	r3, r4, #1
 800cbf0:	d02c      	beq.n	800cc4c <sqrtf+0x74>
 800cbf2:	eeb4 8a48 	vcmp.f32	s16, s16
 800cbf6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cbfa:	d627      	bvs.n	800cc4c <sqrtf+0x74>
 800cbfc:	eeb5 8ac0 	vcmpe.f32	s16, #0.0
 800cc00:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800cc04:	d522      	bpl.n	800cc4c <sqrtf+0x74>
 800cc06:	2301      	movs	r3, #1
 800cc08:	9300      	str	r3, [sp, #0]
 800cc0a:	4b1a      	ldr	r3, [pc, #104]	; (800cc74 <sqrtf+0x9c>)
 800cc0c:	9301      	str	r3, [sp, #4]
 800cc0e:	ee18 0a10 	vmov	r0, s16
 800cc12:	2300      	movs	r3, #0
 800cc14:	9308      	str	r3, [sp, #32]
 800cc16:	f7f3 fcb7 	bl	8000588 <__aeabi_f2d>
 800cc1a:	2200      	movs	r2, #0
 800cc1c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cc20:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cc24:	2300      	movs	r3, #0
 800cc26:	b9ac      	cbnz	r4, 800cc54 <sqrtf+0x7c>
 800cc28:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800cc2c:	4668      	mov	r0, sp
 800cc2e:	f000 fe2d 	bl	800d88c <matherr>
 800cc32:	b1b8      	cbz	r0, 800cc64 <sqrtf+0x8c>
 800cc34:	9b08      	ldr	r3, [sp, #32]
 800cc36:	b11b      	cbz	r3, 800cc40 <sqrtf+0x68>
 800cc38:	f7ff fdf8 	bl	800c82c <__errno>
 800cc3c:	9b08      	ldr	r3, [sp, #32]
 800cc3e:	6003      	str	r3, [r0, #0]
 800cc40:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800cc44:	f7f3 ffd0 	bl	8000be8 <__aeabi_d2f>
 800cc48:	ee00 0a10 	vmov	s0, r0
 800cc4c:	b00a      	add	sp, #40	; 0x28
 800cc4e:	ecbd 8b02 	vpop	{d8}
 800cc52:	bd10      	pop	{r4, pc}
 800cc54:	4610      	mov	r0, r2
 800cc56:	4619      	mov	r1, r3
 800cc58:	f7f3 fe18 	bl	800088c <__aeabi_ddiv>
 800cc5c:	2c02      	cmp	r4, #2
 800cc5e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800cc62:	d1e3      	bne.n	800cc2c <sqrtf+0x54>
 800cc64:	f7ff fde2 	bl	800c82c <__errno>
 800cc68:	2321      	movs	r3, #33	; 0x21
 800cc6a:	6003      	str	r3, [r0, #0]
 800cc6c:	e7e2      	b.n	800cc34 <sqrtf+0x5c>
 800cc6e:	bf00      	nop
 800cc70:	200001f4 	.word	0x200001f4
 800cc74:	08020f38 	.word	0x08020f38

0800cc78 <__ieee754_log>:
 800cc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7c:	ec51 0b10 	vmov	r0, r1, d0
 800cc80:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800cc84:	b087      	sub	sp, #28
 800cc86:	460d      	mov	r5, r1
 800cc88:	da27      	bge.n	800ccda <__ieee754_log+0x62>
 800cc8a:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800cc8e:	4303      	orrs	r3, r0
 800cc90:	ee10 2a10 	vmov	r2, s0
 800cc94:	d10a      	bne.n	800ccac <__ieee754_log+0x34>
 800cc96:	49cc      	ldr	r1, [pc, #816]	; (800cfc8 <__ieee754_log+0x350>)
 800cc98:	2200      	movs	r2, #0
 800cc9a:	2300      	movs	r3, #0
 800cc9c:	2000      	movs	r0, #0
 800cc9e:	f7f3 fdf5 	bl	800088c <__aeabi_ddiv>
 800cca2:	ec41 0b10 	vmov	d0, r0, r1
 800cca6:	b007      	add	sp, #28
 800cca8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ccac:	2900      	cmp	r1, #0
 800ccae:	da05      	bge.n	800ccbc <__ieee754_log+0x44>
 800ccb0:	460b      	mov	r3, r1
 800ccb2:	f7f3 fb09 	bl	80002c8 <__aeabi_dsub>
 800ccb6:	2200      	movs	r2, #0
 800ccb8:	2300      	movs	r3, #0
 800ccba:	e7f0      	b.n	800cc9e <__ieee754_log+0x26>
 800ccbc:	4bc3      	ldr	r3, [pc, #780]	; (800cfcc <__ieee754_log+0x354>)
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	f7f3 fcba 	bl	8000638 <__aeabi_dmul>
 800ccc4:	f06f 0335 	mvn.w	r3, #53	; 0x35
 800ccc8:	460d      	mov	r5, r1
 800ccca:	4ac1      	ldr	r2, [pc, #772]	; (800cfd0 <__ieee754_log+0x358>)
 800cccc:	4295      	cmp	r5, r2
 800ccce:	dd06      	ble.n	800ccde <__ieee754_log+0x66>
 800ccd0:	4602      	mov	r2, r0
 800ccd2:	460b      	mov	r3, r1
 800ccd4:	f7f3 fafa 	bl	80002cc <__adddf3>
 800ccd8:	e7e3      	b.n	800cca2 <__ieee754_log+0x2a>
 800ccda:	2300      	movs	r3, #0
 800ccdc:	e7f5      	b.n	800ccca <__ieee754_log+0x52>
 800ccde:	152c      	asrs	r4, r5, #20
 800cce0:	f2a4 34ff 	subw	r4, r4, #1023	; 0x3ff
 800cce4:	f3c5 0513 	ubfx	r5, r5, #0, #20
 800cce8:	441c      	add	r4, r3
 800ccea:	f505 2315 	add.w	r3, r5, #610304	; 0x95000
 800ccee:	f603 7364 	addw	r3, r3, #3940	; 0xf64
 800ccf2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800ccf6:	f083 527f 	eor.w	r2, r3, #1069547520	; 0x3fc00000
 800ccfa:	f482 1240 	eor.w	r2, r2, #3145728	; 0x300000
 800ccfe:	ea42 0105 	orr.w	r1, r2, r5
 800cd02:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 800cd06:	2200      	movs	r2, #0
 800cd08:	4bb2      	ldr	r3, [pc, #712]	; (800cfd4 <__ieee754_log+0x35c>)
 800cd0a:	f7f3 fadd 	bl	80002c8 <__aeabi_dsub>
 800cd0e:	1cab      	adds	r3, r5, #2
 800cd10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cd14:	2b02      	cmp	r3, #2
 800cd16:	4682      	mov	sl, r0
 800cd18:	468b      	mov	fp, r1
 800cd1a:	f04f 0200 	mov.w	r2, #0
 800cd1e:	dc53      	bgt.n	800cdc8 <__ieee754_log+0x150>
 800cd20:	2300      	movs	r3, #0
 800cd22:	f7f3 fef1 	bl	8000b08 <__aeabi_dcmpeq>
 800cd26:	b1d0      	cbz	r0, 800cd5e <__ieee754_log+0xe6>
 800cd28:	2c00      	cmp	r4, #0
 800cd2a:	f000 8120 	beq.w	800cf6e <__ieee754_log+0x2f6>
 800cd2e:	4620      	mov	r0, r4
 800cd30:	f7f3 fc18 	bl	8000564 <__aeabi_i2d>
 800cd34:	a390      	add	r3, pc, #576	; (adr r3, 800cf78 <__ieee754_log+0x300>)
 800cd36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd3a:	4606      	mov	r6, r0
 800cd3c:	460f      	mov	r7, r1
 800cd3e:	f7f3 fc7b 	bl	8000638 <__aeabi_dmul>
 800cd42:	a38f      	add	r3, pc, #572	; (adr r3, 800cf80 <__ieee754_log+0x308>)
 800cd44:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd48:	4604      	mov	r4, r0
 800cd4a:	460d      	mov	r5, r1
 800cd4c:	4630      	mov	r0, r6
 800cd4e:	4639      	mov	r1, r7
 800cd50:	f7f3 fc72 	bl	8000638 <__aeabi_dmul>
 800cd54:	4602      	mov	r2, r0
 800cd56:	460b      	mov	r3, r1
 800cd58:	4620      	mov	r0, r4
 800cd5a:	4629      	mov	r1, r5
 800cd5c:	e7ba      	b.n	800ccd4 <__ieee754_log+0x5c>
 800cd5e:	a38a      	add	r3, pc, #552	; (adr r3, 800cf88 <__ieee754_log+0x310>)
 800cd60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd64:	4650      	mov	r0, sl
 800cd66:	4659      	mov	r1, fp
 800cd68:	f7f3 fc66 	bl	8000638 <__aeabi_dmul>
 800cd6c:	4602      	mov	r2, r0
 800cd6e:	460b      	mov	r3, r1
 800cd70:	2000      	movs	r0, #0
 800cd72:	4999      	ldr	r1, [pc, #612]	; (800cfd8 <__ieee754_log+0x360>)
 800cd74:	f7f3 faa8 	bl	80002c8 <__aeabi_dsub>
 800cd78:	4652      	mov	r2, sl
 800cd7a:	4606      	mov	r6, r0
 800cd7c:	460f      	mov	r7, r1
 800cd7e:	465b      	mov	r3, fp
 800cd80:	4650      	mov	r0, sl
 800cd82:	4659      	mov	r1, fp
 800cd84:	f7f3 fc58 	bl	8000638 <__aeabi_dmul>
 800cd88:	4602      	mov	r2, r0
 800cd8a:	460b      	mov	r3, r1
 800cd8c:	4630      	mov	r0, r6
 800cd8e:	4639      	mov	r1, r7
 800cd90:	f7f3 fc52 	bl	8000638 <__aeabi_dmul>
 800cd94:	4606      	mov	r6, r0
 800cd96:	460f      	mov	r7, r1
 800cd98:	b914      	cbnz	r4, 800cda0 <__ieee754_log+0x128>
 800cd9a:	4632      	mov	r2, r6
 800cd9c:	463b      	mov	r3, r7
 800cd9e:	e0a0      	b.n	800cee2 <__ieee754_log+0x26a>
 800cda0:	4620      	mov	r0, r4
 800cda2:	f7f3 fbdf 	bl	8000564 <__aeabi_i2d>
 800cda6:	a374      	add	r3, pc, #464	; (adr r3, 800cf78 <__ieee754_log+0x300>)
 800cda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdac:	4680      	mov	r8, r0
 800cdae:	4689      	mov	r9, r1
 800cdb0:	f7f3 fc42 	bl	8000638 <__aeabi_dmul>
 800cdb4:	a372      	add	r3, pc, #456	; (adr r3, 800cf80 <__ieee754_log+0x308>)
 800cdb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdba:	4604      	mov	r4, r0
 800cdbc:	460d      	mov	r5, r1
 800cdbe:	4640      	mov	r0, r8
 800cdc0:	4649      	mov	r1, r9
 800cdc2:	f7f3 fc39 	bl	8000638 <__aeabi_dmul>
 800cdc6:	e0a5      	b.n	800cf14 <__ieee754_log+0x29c>
 800cdc8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800cdcc:	f7f3 fa7e 	bl	80002cc <__adddf3>
 800cdd0:	4602      	mov	r2, r0
 800cdd2:	460b      	mov	r3, r1
 800cdd4:	4650      	mov	r0, sl
 800cdd6:	4659      	mov	r1, fp
 800cdd8:	f7f3 fd58 	bl	800088c <__aeabi_ddiv>
 800cddc:	e9cd 0100 	strd	r0, r1, [sp]
 800cde0:	4620      	mov	r0, r4
 800cde2:	f7f3 fbbf 	bl	8000564 <__aeabi_i2d>
 800cde6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdea:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800cdee:	4610      	mov	r0, r2
 800cdf0:	4619      	mov	r1, r3
 800cdf2:	f7f3 fc21 	bl	8000638 <__aeabi_dmul>
 800cdf6:	4602      	mov	r2, r0
 800cdf8:	460b      	mov	r3, r1
 800cdfa:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800cdfe:	f7f3 fc1b 	bl	8000638 <__aeabi_dmul>
 800ce02:	a363      	add	r3, pc, #396	; (adr r3, 800cf90 <__ieee754_log+0x318>)
 800ce04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce08:	4680      	mov	r8, r0
 800ce0a:	4689      	mov	r9, r1
 800ce0c:	f7f3 fc14 	bl	8000638 <__aeabi_dmul>
 800ce10:	a361      	add	r3, pc, #388	; (adr r3, 800cf98 <__ieee754_log+0x320>)
 800ce12:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce16:	f7f3 fa59 	bl	80002cc <__adddf3>
 800ce1a:	4642      	mov	r2, r8
 800ce1c:	464b      	mov	r3, r9
 800ce1e:	f7f3 fc0b 	bl	8000638 <__aeabi_dmul>
 800ce22:	a35f      	add	r3, pc, #380	; (adr r3, 800cfa0 <__ieee754_log+0x328>)
 800ce24:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce28:	f7f3 fa50 	bl	80002cc <__adddf3>
 800ce2c:	4642      	mov	r2, r8
 800ce2e:	464b      	mov	r3, r9
 800ce30:	f7f3 fc02 	bl	8000638 <__aeabi_dmul>
 800ce34:	a35c      	add	r3, pc, #368	; (adr r3, 800cfa8 <__ieee754_log+0x330>)
 800ce36:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce3a:	f7f3 fa47 	bl	80002cc <__adddf3>
 800ce3e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ce42:	f7f3 fbf9 	bl	8000638 <__aeabi_dmul>
 800ce46:	a35a      	add	r3, pc, #360	; (adr r3, 800cfb0 <__ieee754_log+0x338>)
 800ce48:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce4c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800ce50:	4640      	mov	r0, r8
 800ce52:	4649      	mov	r1, r9
 800ce54:	f7f3 fbf0 	bl	8000638 <__aeabi_dmul>
 800ce58:	a357      	add	r3, pc, #348	; (adr r3, 800cfb8 <__ieee754_log+0x340>)
 800ce5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce5e:	f7f3 fa35 	bl	80002cc <__adddf3>
 800ce62:	4642      	mov	r2, r8
 800ce64:	464b      	mov	r3, r9
 800ce66:	f7f3 fbe7 	bl	8000638 <__aeabi_dmul>
 800ce6a:	a355      	add	r3, pc, #340	; (adr r3, 800cfc0 <__ieee754_log+0x348>)
 800ce6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce70:	f7f3 fa2c 	bl	80002cc <__adddf3>
 800ce74:	4642      	mov	r2, r8
 800ce76:	464b      	mov	r3, r9
 800ce78:	f7f3 fbde 	bl	8000638 <__aeabi_dmul>
 800ce7c:	f5a5 26c2 	sub.w	r6, r5, #397312	; 0x61000
 800ce80:	4602      	mov	r2, r0
 800ce82:	460b      	mov	r3, r1
 800ce84:	f5c5 25d7 	rsb	r5, r5, #440320	; 0x6b800
 800ce88:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800ce8c:	f7f3 fa1e 	bl	80002cc <__adddf3>
 800ce90:	f2a6 467a 	subw	r6, r6, #1146	; 0x47a
 800ce94:	3551      	adds	r5, #81	; 0x51
 800ce96:	4335      	orrs	r5, r6
 800ce98:	2d00      	cmp	r5, #0
 800ce9a:	4680      	mov	r8, r0
 800ce9c:	4689      	mov	r9, r1
 800ce9e:	dd48      	ble.n	800cf32 <__ieee754_log+0x2ba>
 800cea0:	2200      	movs	r2, #0
 800cea2:	4b4d      	ldr	r3, [pc, #308]	; (800cfd8 <__ieee754_log+0x360>)
 800cea4:	4650      	mov	r0, sl
 800cea6:	4659      	mov	r1, fp
 800cea8:	f7f3 fbc6 	bl	8000638 <__aeabi_dmul>
 800ceac:	4652      	mov	r2, sl
 800ceae:	465b      	mov	r3, fp
 800ceb0:	f7f3 fbc2 	bl	8000638 <__aeabi_dmul>
 800ceb4:	4602      	mov	r2, r0
 800ceb6:	460b      	mov	r3, r1
 800ceb8:	4606      	mov	r6, r0
 800ceba:	460f      	mov	r7, r1
 800cebc:	4640      	mov	r0, r8
 800cebe:	4649      	mov	r1, r9
 800cec0:	f7f3 fa04 	bl	80002cc <__adddf3>
 800cec4:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cec8:	f7f3 fbb6 	bl	8000638 <__aeabi_dmul>
 800cecc:	4680      	mov	r8, r0
 800cece:	4689      	mov	r9, r1
 800ced0:	b964      	cbnz	r4, 800ceec <__ieee754_log+0x274>
 800ced2:	4602      	mov	r2, r0
 800ced4:	460b      	mov	r3, r1
 800ced6:	4630      	mov	r0, r6
 800ced8:	4639      	mov	r1, r7
 800ceda:	f7f3 f9f5 	bl	80002c8 <__aeabi_dsub>
 800cede:	4602      	mov	r2, r0
 800cee0:	460b      	mov	r3, r1
 800cee2:	4650      	mov	r0, sl
 800cee4:	4659      	mov	r1, fp
 800cee6:	f7f3 f9ef 	bl	80002c8 <__aeabi_dsub>
 800ceea:	e6da      	b.n	800cca2 <__ieee754_log+0x2a>
 800ceec:	a322      	add	r3, pc, #136	; (adr r3, 800cf78 <__ieee754_log+0x300>)
 800ceee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cef2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cef6:	f7f3 fb9f 	bl	8000638 <__aeabi_dmul>
 800cefa:	a321      	add	r3, pc, #132	; (adr r3, 800cf80 <__ieee754_log+0x308>)
 800cefc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf00:	4604      	mov	r4, r0
 800cf02:	460d      	mov	r5, r1
 800cf04:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf08:	f7f3 fb96 	bl	8000638 <__aeabi_dmul>
 800cf0c:	4642      	mov	r2, r8
 800cf0e:	464b      	mov	r3, r9
 800cf10:	f7f3 f9dc 	bl	80002cc <__adddf3>
 800cf14:	4602      	mov	r2, r0
 800cf16:	460b      	mov	r3, r1
 800cf18:	4630      	mov	r0, r6
 800cf1a:	4639      	mov	r1, r7
 800cf1c:	f7f3 f9d4 	bl	80002c8 <__aeabi_dsub>
 800cf20:	4652      	mov	r2, sl
 800cf22:	465b      	mov	r3, fp
 800cf24:	f7f3 f9d0 	bl	80002c8 <__aeabi_dsub>
 800cf28:	4602      	mov	r2, r0
 800cf2a:	460b      	mov	r3, r1
 800cf2c:	4620      	mov	r0, r4
 800cf2e:	4629      	mov	r1, r5
 800cf30:	e7d9      	b.n	800cee6 <__ieee754_log+0x26e>
 800cf32:	4602      	mov	r2, r0
 800cf34:	460b      	mov	r3, r1
 800cf36:	4650      	mov	r0, sl
 800cf38:	4659      	mov	r1, fp
 800cf3a:	f7f3 f9c5 	bl	80002c8 <__aeabi_dsub>
 800cf3e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cf42:	f7f3 fb79 	bl	8000638 <__aeabi_dmul>
 800cf46:	4606      	mov	r6, r0
 800cf48:	460f      	mov	r7, r1
 800cf4a:	2c00      	cmp	r4, #0
 800cf4c:	f43f af25 	beq.w	800cd9a <__ieee754_log+0x122>
 800cf50:	a309      	add	r3, pc, #36	; (adr r3, 800cf78 <__ieee754_log+0x300>)
 800cf52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf56:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf5a:	f7f3 fb6d 	bl	8000638 <__aeabi_dmul>
 800cf5e:	a308      	add	r3, pc, #32	; (adr r3, 800cf80 <__ieee754_log+0x308>)
 800cf60:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cf64:	4604      	mov	r4, r0
 800cf66:	460d      	mov	r5, r1
 800cf68:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800cf6c:	e729      	b.n	800cdc2 <__ieee754_log+0x14a>
 800cf6e:	2000      	movs	r0, #0
 800cf70:	2100      	movs	r1, #0
 800cf72:	e696      	b.n	800cca2 <__ieee754_log+0x2a>
 800cf74:	f3af 8000 	nop.w
 800cf78:	fee00000 	.word	0xfee00000
 800cf7c:	3fe62e42 	.word	0x3fe62e42
 800cf80:	35793c76 	.word	0x35793c76
 800cf84:	3dea39ef 	.word	0x3dea39ef
 800cf88:	55555555 	.word	0x55555555
 800cf8c:	3fd55555 	.word	0x3fd55555
 800cf90:	df3e5244 	.word	0xdf3e5244
 800cf94:	3fc2f112 	.word	0x3fc2f112
 800cf98:	96cb03de 	.word	0x96cb03de
 800cf9c:	3fc74664 	.word	0x3fc74664
 800cfa0:	94229359 	.word	0x94229359
 800cfa4:	3fd24924 	.word	0x3fd24924
 800cfa8:	55555593 	.word	0x55555593
 800cfac:	3fe55555 	.word	0x3fe55555
 800cfb0:	d078c69f 	.word	0xd078c69f
 800cfb4:	3fc39a09 	.word	0x3fc39a09
 800cfb8:	1d8e78af 	.word	0x1d8e78af
 800cfbc:	3fcc71c5 	.word	0x3fcc71c5
 800cfc0:	9997fa04 	.word	0x9997fa04
 800cfc4:	3fd99999 	.word	0x3fd99999
 800cfc8:	c3500000 	.word	0xc3500000
 800cfcc:	43500000 	.word	0x43500000
 800cfd0:	7fefffff 	.word	0x7fefffff
 800cfd4:	3ff00000 	.word	0x3ff00000
 800cfd8:	3fe00000 	.word	0x3fe00000

0800cfdc <__ieee754_rem_pio2f>:
 800cfdc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800cfde:	ee10 6a10 	vmov	r6, s0
 800cfe2:	4b86      	ldr	r3, [pc, #536]	; (800d1fc <__ieee754_rem_pio2f+0x220>)
 800cfe4:	f026 4400 	bic.w	r4, r6, #2147483648	; 0x80000000
 800cfe8:	429c      	cmp	r4, r3
 800cfea:	b087      	sub	sp, #28
 800cfec:	4605      	mov	r5, r0
 800cfee:	dc05      	bgt.n	800cffc <__ieee754_rem_pio2f+0x20>
 800cff0:	2300      	movs	r3, #0
 800cff2:	ed85 0a00 	vstr	s0, [r5]
 800cff6:	6043      	str	r3, [r0, #4]
 800cff8:	2000      	movs	r0, #0
 800cffa:	e020      	b.n	800d03e <__ieee754_rem_pio2f+0x62>
 800cffc:	4b80      	ldr	r3, [pc, #512]	; (800d200 <__ieee754_rem_pio2f+0x224>)
 800cffe:	429c      	cmp	r4, r3
 800d000:	dc38      	bgt.n	800d074 <__ieee754_rem_pio2f+0x98>
 800d002:	2e00      	cmp	r6, #0
 800d004:	f024 040f 	bic.w	r4, r4, #15
 800d008:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 800d204 <__ieee754_rem_pio2f+0x228>
 800d00c:	4b7e      	ldr	r3, [pc, #504]	; (800d208 <__ieee754_rem_pio2f+0x22c>)
 800d00e:	dd18      	ble.n	800d042 <__ieee754_rem_pio2f+0x66>
 800d010:	429c      	cmp	r4, r3
 800d012:	ee70 7a47 	vsub.f32	s15, s0, s14
 800d016:	bf09      	itett	eq
 800d018:	ed9f 7a7c 	vldreq	s14, [pc, #496]	; 800d20c <__ieee754_rem_pio2f+0x230>
 800d01c:	ed9f 7a7c 	vldrne	s14, [pc, #496]	; 800d210 <__ieee754_rem_pio2f+0x234>
 800d020:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 800d024:	ed9f 7a7b 	vldreq	s14, [pc, #492]	; 800d214 <__ieee754_rem_pio2f+0x238>
 800d028:	ee77 6ac7 	vsub.f32	s13, s15, s14
 800d02c:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d030:	edc0 6a00 	vstr	s13, [r0]
 800d034:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d038:	edc0 7a01 	vstr	s15, [r0, #4]
 800d03c:	2001      	movs	r0, #1
 800d03e:	b007      	add	sp, #28
 800d040:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d042:	429c      	cmp	r4, r3
 800d044:	ee70 7a07 	vadd.f32	s15, s0, s14
 800d048:	bf09      	itett	eq
 800d04a:	ed9f 7a70 	vldreq	s14, [pc, #448]	; 800d20c <__ieee754_rem_pio2f+0x230>
 800d04e:	ed9f 7a70 	vldrne	s14, [pc, #448]	; 800d210 <__ieee754_rem_pio2f+0x234>
 800d052:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 800d056:	ed9f 7a6f 	vldreq	s14, [pc, #444]	; 800d214 <__ieee754_rem_pio2f+0x238>
 800d05a:	ee77 6a87 	vadd.f32	s13, s15, s14
 800d05e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800d062:	edc0 6a00 	vstr	s13, [r0]
 800d066:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d06a:	edc0 7a01 	vstr	s15, [r0, #4]
 800d06e:	f04f 30ff 	mov.w	r0, #4294967295
 800d072:	e7e4      	b.n	800d03e <__ieee754_rem_pio2f+0x62>
 800d074:	4b68      	ldr	r3, [pc, #416]	; (800d218 <__ieee754_rem_pio2f+0x23c>)
 800d076:	429c      	cmp	r4, r3
 800d078:	dc71      	bgt.n	800d15e <__ieee754_rem_pio2f+0x182>
 800d07a:	f000 fc11 	bl	800d8a0 <fabsf>
 800d07e:	ed9f 7a67 	vldr	s14, [pc, #412]	; 800d21c <__ieee754_rem_pio2f+0x240>
 800d082:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d086:	eee0 7a07 	vfma.f32	s15, s0, s14
 800d08a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d08e:	eeb8 6ae7 	vcvt.f32.s32	s12, s15
 800d092:	ee17 0a90 	vmov	r0, s15
 800d096:	eddf 7a5b 	vldr	s15, [pc, #364]	; 800d204 <__ieee754_rem_pio2f+0x228>
 800d09a:	eeb1 7a46 	vneg.f32	s14, s12
 800d09e:	eea7 0a27 	vfma.f32	s0, s14, s15
 800d0a2:	281f      	cmp	r0, #31
 800d0a4:	eddf 7a5a 	vldr	s15, [pc, #360]	; 800d210 <__ieee754_rem_pio2f+0x234>
 800d0a8:	ee66 7a27 	vmul.f32	s15, s12, s15
 800d0ac:	ee70 6a67 	vsub.f32	s13, s0, s15
 800d0b0:	ee16 3a90 	vmov	r3, s13
 800d0b4:	dc1c      	bgt.n	800d0f0 <__ieee754_rem_pio2f+0x114>
 800d0b6:	1e47      	subs	r7, r0, #1
 800d0b8:	4959      	ldr	r1, [pc, #356]	; (800d220 <__ieee754_rem_pio2f+0x244>)
 800d0ba:	f851 1027 	ldr.w	r1, [r1, r7, lsl #2]
 800d0be:	f024 02ff 	bic.w	r2, r4, #255	; 0xff
 800d0c2:	428a      	cmp	r2, r1
 800d0c4:	d014      	beq.n	800d0f0 <__ieee754_rem_pio2f+0x114>
 800d0c6:	602b      	str	r3, [r5, #0]
 800d0c8:	ed95 7a00 	vldr	s14, [r5]
 800d0cc:	ee30 0a47 	vsub.f32	s0, s0, s14
 800d0d0:	2e00      	cmp	r6, #0
 800d0d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d0d6:	ed85 0a01 	vstr	s0, [r5, #4]
 800d0da:	dab0      	bge.n	800d03e <__ieee754_rem_pio2f+0x62>
 800d0dc:	eeb1 7a47 	vneg.f32	s14, s14
 800d0e0:	eeb1 0a40 	vneg.f32	s0, s0
 800d0e4:	ed85 7a00 	vstr	s14, [r5]
 800d0e8:	ed85 0a01 	vstr	s0, [r5, #4]
 800d0ec:	4240      	negs	r0, r0
 800d0ee:	e7a6      	b.n	800d03e <__ieee754_rem_pio2f+0x62>
 800d0f0:	15e4      	asrs	r4, r4, #23
 800d0f2:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d0f6:	1aa2      	subs	r2, r4, r2
 800d0f8:	2a08      	cmp	r2, #8
 800d0fa:	dde4      	ble.n	800d0c6 <__ieee754_rem_pio2f+0xea>
 800d0fc:	eddf 7a43 	vldr	s15, [pc, #268]	; 800d20c <__ieee754_rem_pio2f+0x230>
 800d100:	eef0 6a40 	vmov.f32	s13, s0
 800d104:	eee7 6a27 	vfma.f32	s13, s14, s15
 800d108:	ee30 0a66 	vsub.f32	s0, s0, s13
 800d10c:	eea7 0a27 	vfma.f32	s0, s14, s15
 800d110:	eddf 7a40 	vldr	s15, [pc, #256]	; 800d214 <__ieee754_rem_pio2f+0x238>
 800d114:	ee96 0a27 	vfnms.f32	s0, s12, s15
 800d118:	ee76 5ac0 	vsub.f32	s11, s13, s0
 800d11c:	eef0 7a40 	vmov.f32	s15, s0
 800d120:	ee15 3a90 	vmov	r3, s11
 800d124:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800d128:	1aa4      	subs	r4, r4, r2
 800d12a:	2c19      	cmp	r4, #25
 800d12c:	dc04      	bgt.n	800d138 <__ieee754_rem_pio2f+0x15c>
 800d12e:	edc5 5a00 	vstr	s11, [r5]
 800d132:	eeb0 0a66 	vmov.f32	s0, s13
 800d136:	e7c7      	b.n	800d0c8 <__ieee754_rem_pio2f+0xec>
 800d138:	eddf 5a3a 	vldr	s11, [pc, #232]	; 800d224 <__ieee754_rem_pio2f+0x248>
 800d13c:	eeb0 0a66 	vmov.f32	s0, s13
 800d140:	eea7 0a25 	vfma.f32	s0, s14, s11
 800d144:	ee76 7ac0 	vsub.f32	s15, s13, s0
 800d148:	eee7 7a25 	vfma.f32	s15, s14, s11
 800d14c:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800d228 <__ieee754_rem_pio2f+0x24c>
 800d150:	eed6 7a07 	vfnms.f32	s15, s12, s14
 800d154:	ee30 7a67 	vsub.f32	s14, s0, s15
 800d158:	ed85 7a00 	vstr	s14, [r5]
 800d15c:	e7b4      	b.n	800d0c8 <__ieee754_rem_pio2f+0xec>
 800d15e:	f1b4 4fff 	cmp.w	r4, #2139095040	; 0x7f800000
 800d162:	db06      	blt.n	800d172 <__ieee754_rem_pio2f+0x196>
 800d164:	ee70 7a40 	vsub.f32	s15, s0, s0
 800d168:	edc0 7a01 	vstr	s15, [r0, #4]
 800d16c:	edc0 7a00 	vstr	s15, [r0]
 800d170:	e742      	b.n	800cff8 <__ieee754_rem_pio2f+0x1c>
 800d172:	15e2      	asrs	r2, r4, #23
 800d174:	3a86      	subs	r2, #134	; 0x86
 800d176:	eba4 53c2 	sub.w	r3, r4, r2, lsl #23
 800d17a:	ee07 3a90 	vmov	s15, r3
 800d17e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d182:	eddf 6a2a 	vldr	s13, [pc, #168]	; 800d22c <__ieee754_rem_pio2f+0x250>
 800d186:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d18a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d18e:	ed8d 7a03 	vstr	s14, [sp, #12]
 800d192:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d196:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 800d19a:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 800d19e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d1a2:	ed8d 7a04 	vstr	s14, [sp, #16]
 800d1a6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800d1aa:	eef5 7a40 	vcmp.f32	s15, #0.0
 800d1ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1b2:	edcd 7a05 	vstr	s15, [sp, #20]
 800d1b6:	d11e      	bne.n	800d1f6 <__ieee754_rem_pio2f+0x21a>
 800d1b8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 800d1bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d1c0:	bf0c      	ite	eq
 800d1c2:	2301      	moveq	r3, #1
 800d1c4:	2302      	movne	r3, #2
 800d1c6:	491a      	ldr	r1, [pc, #104]	; (800d230 <__ieee754_rem_pio2f+0x254>)
 800d1c8:	9101      	str	r1, [sp, #4]
 800d1ca:	2102      	movs	r1, #2
 800d1cc:	9100      	str	r1, [sp, #0]
 800d1ce:	a803      	add	r0, sp, #12
 800d1d0:	4629      	mov	r1, r5
 800d1d2:	f000 f891 	bl	800d2f8 <__kernel_rem_pio2f>
 800d1d6:	2e00      	cmp	r6, #0
 800d1d8:	f6bf af31 	bge.w	800d03e <__ieee754_rem_pio2f+0x62>
 800d1dc:	edd5 7a00 	vldr	s15, [r5]
 800d1e0:	eef1 7a67 	vneg.f32	s15, s15
 800d1e4:	edc5 7a00 	vstr	s15, [r5]
 800d1e8:	edd5 7a01 	vldr	s15, [r5, #4]
 800d1ec:	eef1 7a67 	vneg.f32	s15, s15
 800d1f0:	edc5 7a01 	vstr	s15, [r5, #4]
 800d1f4:	e77a      	b.n	800d0ec <__ieee754_rem_pio2f+0x110>
 800d1f6:	2303      	movs	r3, #3
 800d1f8:	e7e5      	b.n	800d1c6 <__ieee754_rem_pio2f+0x1ea>
 800d1fa:	bf00      	nop
 800d1fc:	3f490fd8 	.word	0x3f490fd8
 800d200:	4016cbe3 	.word	0x4016cbe3
 800d204:	3fc90f80 	.word	0x3fc90f80
 800d208:	3fc90fd0 	.word	0x3fc90fd0
 800d20c:	37354400 	.word	0x37354400
 800d210:	37354443 	.word	0x37354443
 800d214:	2e85a308 	.word	0x2e85a308
 800d218:	43490f80 	.word	0x43490f80
 800d21c:	3f22f984 	.word	0x3f22f984
 800d220:	08020f40 	.word	0x08020f40
 800d224:	2e85a300 	.word	0x2e85a300
 800d228:	248d3132 	.word	0x248d3132
 800d22c:	43800000 	.word	0x43800000
 800d230:	08020fc0 	.word	0x08020fc0

0800d234 <__ieee754_sqrtf>:
 800d234:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800d238:	4770      	bx	lr
	...

0800d23c <__kernel_cosf>:
 800d23c:	ee10 3a10 	vmov	r3, s0
 800d240:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d244:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d248:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 800d24c:	da05      	bge.n	800d25a <__kernel_cosf+0x1e>
 800d24e:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d252:	ee17 2a90 	vmov	r2, s15
 800d256:	2a00      	cmp	r2, #0
 800d258:	d03b      	beq.n	800d2d2 <__kernel_cosf+0x96>
 800d25a:	ee20 6a00 	vmul.f32	s12, s0, s0
 800d25e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800d262:	eddf 5a1d 	vldr	s11, [pc, #116]	; 800d2d8 <__kernel_cosf+0x9c>
 800d266:	4a1d      	ldr	r2, [pc, #116]	; (800d2dc <__kernel_cosf+0xa0>)
 800d268:	ee66 7a07 	vmul.f32	s15, s12, s14
 800d26c:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 800d2e0 <__kernel_cosf+0xa4>
 800d270:	eea6 7a25 	vfma.f32	s14, s12, s11
 800d274:	4293      	cmp	r3, r2
 800d276:	eddf 5a1b 	vldr	s11, [pc, #108]	; 800d2e4 <__kernel_cosf+0xa8>
 800d27a:	eee7 5a06 	vfma.f32	s11, s14, s12
 800d27e:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 800d2e8 <__kernel_cosf+0xac>
 800d282:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d286:	eddf 5a19 	vldr	s11, [pc, #100]	; 800d2ec <__kernel_cosf+0xb0>
 800d28a:	eee7 5a06 	vfma.f32	s11, s14, s12
 800d28e:	ed9f 7a18 	vldr	s14, [pc, #96]	; 800d2f0 <__kernel_cosf+0xb4>
 800d292:	eea5 7a86 	vfma.f32	s14, s11, s12
 800d296:	ee60 0ac0 	vnmul.f32	s1, s1, s0
 800d29a:	ee27 7a06 	vmul.f32	s14, s14, s12
 800d29e:	eee6 0a07 	vfma.f32	s1, s12, s14
 800d2a2:	dc04      	bgt.n	800d2ae <__kernel_cosf+0x72>
 800d2a4:	ee77 0ae0 	vsub.f32	s1, s15, s1
 800d2a8:	ee36 0ae0 	vsub.f32	s0, s13, s1
 800d2ac:	4770      	bx	lr
 800d2ae:	4a11      	ldr	r2, [pc, #68]	; (800d2f4 <__kernel_cosf+0xb8>)
 800d2b0:	4293      	cmp	r3, r2
 800d2b2:	bfda      	itte	le
 800d2b4:	f103 437f 	addle.w	r3, r3, #4278190080	; 0xff000000
 800d2b8:	ee07 3a10 	vmovle	s14, r3
 800d2bc:	eeb5 7a02 	vmovgt.f32	s14, #82	; 0x3e900000  0.2812500
 800d2c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d2c4:	ee36 0ac7 	vsub.f32	s0, s13, s14
 800d2c8:	ee77 7ae0 	vsub.f32	s15, s15, s1
 800d2cc:	ee30 0a67 	vsub.f32	s0, s0, s15
 800d2d0:	4770      	bx	lr
 800d2d2:	eeb0 0a66 	vmov.f32	s0, s13
 800d2d6:	4770      	bx	lr
 800d2d8:	ad47d74e 	.word	0xad47d74e
 800d2dc:	3e999999 	.word	0x3e999999
 800d2e0:	310f74f6 	.word	0x310f74f6
 800d2e4:	b493f27c 	.word	0xb493f27c
 800d2e8:	37d00d01 	.word	0x37d00d01
 800d2ec:	bab60b61 	.word	0xbab60b61
 800d2f0:	3d2aaaab 	.word	0x3d2aaaab
 800d2f4:	3f480000 	.word	0x3f480000

0800d2f8 <__kernel_rem_pio2f>:
 800d2f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2fc:	ed2d 8b04 	vpush	{d8-d9}
 800d300:	b0d7      	sub	sp, #348	; 0x15c
 800d302:	469b      	mov	fp, r3
 800d304:	460e      	mov	r6, r1
 800d306:	4bbe      	ldr	r3, [pc, #760]	; (800d600 <__kernel_rem_pio2f+0x308>)
 800d308:	9964      	ldr	r1, [sp, #400]	; 0x190
 800d30a:	9002      	str	r0, [sp, #8]
 800d30c:	f853 9021 	ldr.w	r9, [r3, r1, lsl #2]
 800d310:	9865      	ldr	r0, [sp, #404]	; 0x194
 800d312:	ed9f 7abf 	vldr	s14, [pc, #764]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d316:	1ed1      	subs	r1, r2, #3
 800d318:	2308      	movs	r3, #8
 800d31a:	fb91 f1f3 	sdiv	r1, r1, r3
 800d31e:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800d322:	f10b 3aff 	add.w	sl, fp, #4294967295
 800d326:	1c4c      	adds	r4, r1, #1
 800d328:	eba2 04c4 	sub.w	r4, r2, r4, lsl #3
 800d32c:	eba1 050a 	sub.w	r5, r1, sl
 800d330:	aa1a      	add	r2, sp, #104	; 0x68
 800d332:	eb09 070a 	add.w	r7, r9, sl
 800d336:	eb00 0c85 	add.w	ip, r0, r5, lsl #2
 800d33a:	4696      	mov	lr, r2
 800d33c:	2300      	movs	r3, #0
 800d33e:	42bb      	cmp	r3, r7
 800d340:	dd0f      	ble.n	800d362 <__kernel_rem_pio2f+0x6a>
 800d342:	af42      	add	r7, sp, #264	; 0x108
 800d344:	2200      	movs	r2, #0
 800d346:	454a      	cmp	r2, r9
 800d348:	dc27      	bgt.n	800d39a <__kernel_rem_pio2f+0xa2>
 800d34a:	f10d 0c68 	add.w	ip, sp, #104	; 0x68
 800d34e:	eb0b 0302 	add.w	r3, fp, r2
 800d352:	eb0c 0383 	add.w	r3, ip, r3, lsl #2
 800d356:	9d02      	ldr	r5, [sp, #8]
 800d358:	eddf 7aad 	vldr	s15, [pc, #692]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d35c:	f04f 0c00 	mov.w	ip, #0
 800d360:	e015      	b.n	800d38e <__kernel_rem_pio2f+0x96>
 800d362:	42dd      	cmn	r5, r3
 800d364:	bf5d      	ittte	pl
 800d366:	f85c 2023 	ldrpl.w	r2, [ip, r3, lsl #2]
 800d36a:	ee07 2a90 	vmovpl	s15, r2
 800d36e:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 800d372:	eef0 7a47 	vmovmi.f32	s15, s14
 800d376:	ecee 7a01 	vstmia	lr!, {s15}
 800d37a:	3301      	adds	r3, #1
 800d37c:	e7df      	b.n	800d33e <__kernel_rem_pio2f+0x46>
 800d37e:	ecf5 6a01 	vldmia	r5!, {s13}
 800d382:	ed33 7a01 	vldmdb	r3!, {s14}
 800d386:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d38a:	f10c 0c01 	add.w	ip, ip, #1
 800d38e:	45d4      	cmp	ip, sl
 800d390:	ddf5      	ble.n	800d37e <__kernel_rem_pio2f+0x86>
 800d392:	ece7 7a01 	vstmia	r7!, {s15}
 800d396:	3201      	adds	r2, #1
 800d398:	e7d5      	b.n	800d346 <__kernel_rem_pio2f+0x4e>
 800d39a:	ab06      	add	r3, sp, #24
 800d39c:	eb03 0389 	add.w	r3, r3, r9, lsl #2
 800d3a0:	9304      	str	r3, [sp, #16]
 800d3a2:	eddf 8a9a 	vldr	s17, [pc, #616]	; 800d60c <__kernel_rem_pio2f+0x314>
 800d3a6:	ed9f 9a98 	vldr	s18, [pc, #608]	; 800d608 <__kernel_rem_pio2f+0x310>
 800d3aa:	eb00 0381 	add.w	r3, r0, r1, lsl #2
 800d3ae:	9303      	str	r3, [sp, #12]
 800d3b0:	464d      	mov	r5, r9
 800d3b2:	ab56      	add	r3, sp, #344	; 0x158
 800d3b4:	f105 4780 	add.w	r7, r5, #1073741824	; 0x40000000
 800d3b8:	eb03 0385 	add.w	r3, r3, r5, lsl #2
 800d3bc:	3f01      	subs	r7, #1
 800d3be:	ed13 0a14 	vldr	s0, [r3, #-80]	; 0xffffffb0
 800d3c2:	00bf      	lsls	r7, r7, #2
 800d3c4:	ab56      	add	r3, sp, #344	; 0x158
 800d3c6:	19da      	adds	r2, r3, r7
 800d3c8:	3a4c      	subs	r2, #76	; 0x4c
 800d3ca:	2300      	movs	r3, #0
 800d3cc:	1ae9      	subs	r1, r5, r3
 800d3ce:	2900      	cmp	r1, #0
 800d3d0:	dc4c      	bgt.n	800d46c <__kernel_rem_pio2f+0x174>
 800d3d2:	4620      	mov	r0, r4
 800d3d4:	f000 faae 	bl	800d934 <scalbnf>
 800d3d8:	eeb0 8a40 	vmov.f32	s16, s0
 800d3dc:	eeb4 0a00 	vmov.f32	s0, #64	; 0x3e000000  0.125
 800d3e0:	ee28 0a00 	vmul.f32	s0, s16, s0
 800d3e4:	f000 fa64 	bl	800d8b0 <floorf>
 800d3e8:	eef2 7a00 	vmov.f32	s15, #32	; 0x41000000  8.0
 800d3ec:	eea0 8a67 	vfms.f32	s16, s0, s15
 800d3f0:	2c00      	cmp	r4, #0
 800d3f2:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 800d3f6:	edcd 7a01 	vstr	s15, [sp, #4]
 800d3fa:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d3fe:	ee38 8a67 	vsub.f32	s16, s16, s15
 800d402:	dd48      	ble.n	800d496 <__kernel_rem_pio2f+0x19e>
 800d404:	1e69      	subs	r1, r5, #1
 800d406:	ab06      	add	r3, sp, #24
 800d408:	f1c4 0008 	rsb	r0, r4, #8
 800d40c:	f853 c021 	ldr.w	ip, [r3, r1, lsl #2]
 800d410:	9a01      	ldr	r2, [sp, #4]
 800d412:	fa4c f300 	asr.w	r3, ip, r0
 800d416:	441a      	add	r2, r3
 800d418:	4083      	lsls	r3, r0
 800d41a:	9201      	str	r2, [sp, #4]
 800d41c:	ebac 0203 	sub.w	r2, ip, r3
 800d420:	ab06      	add	r3, sp, #24
 800d422:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
 800d426:	f1c4 0307 	rsb	r3, r4, #7
 800d42a:	fa42 f803 	asr.w	r8, r2, r3
 800d42e:	f1b8 0f00 	cmp.w	r8, #0
 800d432:	dd41      	ble.n	800d4b8 <__kernel_rem_pio2f+0x1c0>
 800d434:	9b01      	ldr	r3, [sp, #4]
 800d436:	2000      	movs	r0, #0
 800d438:	3301      	adds	r3, #1
 800d43a:	9301      	str	r3, [sp, #4]
 800d43c:	4601      	mov	r1, r0
 800d43e:	4285      	cmp	r5, r0
 800d440:	dc6d      	bgt.n	800d51e <__kernel_rem_pio2f+0x226>
 800d442:	2c00      	cmp	r4, #0
 800d444:	dd04      	ble.n	800d450 <__kernel_rem_pio2f+0x158>
 800d446:	2c01      	cmp	r4, #1
 800d448:	d07e      	beq.n	800d548 <__kernel_rem_pio2f+0x250>
 800d44a:	2c02      	cmp	r4, #2
 800d44c:	f000 8086 	beq.w	800d55c <__kernel_rem_pio2f+0x264>
 800d450:	f1b8 0f02 	cmp.w	r8, #2
 800d454:	d130      	bne.n	800d4b8 <__kernel_rem_pio2f+0x1c0>
 800d456:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d45a:	ee30 8a48 	vsub.f32	s16, s0, s16
 800d45e:	b359      	cbz	r1, 800d4b8 <__kernel_rem_pio2f+0x1c0>
 800d460:	4620      	mov	r0, r4
 800d462:	f000 fa67 	bl	800d934 <scalbnf>
 800d466:	ee38 8a40 	vsub.f32	s16, s16, s0
 800d46a:	e025      	b.n	800d4b8 <__kernel_rem_pio2f+0x1c0>
 800d46c:	ee60 7a28 	vmul.f32	s15, s0, s17
 800d470:	a806      	add	r0, sp, #24
 800d472:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d476:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d47a:	eea7 0ac9 	vfms.f32	s0, s15, s18
 800d47e:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d482:	ee10 1a10 	vmov	r1, s0
 800d486:	ed32 0a01 	vldmdb	r2!, {s0}
 800d48a:	f840 1023 	str.w	r1, [r0, r3, lsl #2]
 800d48e:	ee37 0a80 	vadd.f32	s0, s15, s0
 800d492:	3301      	adds	r3, #1
 800d494:	e79a      	b.n	800d3cc <__kernel_rem_pio2f+0xd4>
 800d496:	d106      	bne.n	800d4a6 <__kernel_rem_pio2f+0x1ae>
 800d498:	1e6b      	subs	r3, r5, #1
 800d49a:	aa06      	add	r2, sp, #24
 800d49c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d4a0:	ea4f 2822 	mov.w	r8, r2, asr #8
 800d4a4:	e7c3      	b.n	800d42e <__kernel_rem_pio2f+0x136>
 800d4a6:	eef6 7a00 	vmov.f32	s15, #96	; 0x3f000000  0.5
 800d4aa:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800d4ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4b2:	da31      	bge.n	800d518 <__kernel_rem_pio2f+0x220>
 800d4b4:	f04f 0800 	mov.w	r8, #0
 800d4b8:	eeb5 8a40 	vcmp.f32	s16, #0.0
 800d4bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d4c0:	f040 80a8 	bne.w	800d614 <__kernel_rem_pio2f+0x31c>
 800d4c4:	1e6b      	subs	r3, r5, #1
 800d4c6:	4618      	mov	r0, r3
 800d4c8:	2200      	movs	r2, #0
 800d4ca:	4548      	cmp	r0, r9
 800d4cc:	da4d      	bge.n	800d56a <__kernel_rem_pio2f+0x272>
 800d4ce:	2a00      	cmp	r2, #0
 800d4d0:	f000 8087 	beq.w	800d5e2 <__kernel_rem_pio2f+0x2ea>
 800d4d4:	aa06      	add	r2, sp, #24
 800d4d6:	3c08      	subs	r4, #8
 800d4d8:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800d4dc:	2900      	cmp	r1, #0
 800d4de:	f000 808d 	beq.w	800d5fc <__kernel_rem_pio2f+0x304>
 800d4e2:	4620      	mov	r0, r4
 800d4e4:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800d4e8:	9302      	str	r3, [sp, #8]
 800d4ea:	f000 fa23 	bl	800d934 <scalbnf>
 800d4ee:	9b02      	ldr	r3, [sp, #8]
 800d4f0:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800d60c <__kernel_rem_pio2f+0x314>
 800d4f4:	0099      	lsls	r1, r3, #2
 800d4f6:	aa42      	add	r2, sp, #264	; 0x108
 800d4f8:	1850      	adds	r0, r2, r1
 800d4fa:	1d05      	adds	r5, r0, #4
 800d4fc:	461c      	mov	r4, r3
 800d4fe:	2c00      	cmp	r4, #0
 800d500:	f280 80b8 	bge.w	800d674 <__kernel_rem_pio2f+0x37c>
 800d504:	2500      	movs	r5, #0
 800d506:	1b5c      	subs	r4, r3, r5
 800d508:	2c00      	cmp	r4, #0
 800d50a:	f2c0 80d8 	blt.w	800d6be <__kernel_rem_pio2f+0x3c6>
 800d50e:	4f3d      	ldr	r7, [pc, #244]	; (800d604 <__kernel_rem_pio2f+0x30c>)
 800d510:	eddf 7a3f 	vldr	s15, [pc, #252]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d514:	2400      	movs	r4, #0
 800d516:	e0c6      	b.n	800d6a6 <__kernel_rem_pio2f+0x3ae>
 800d518:	f04f 0802 	mov.w	r8, #2
 800d51c:	e78a      	b.n	800d434 <__kernel_rem_pio2f+0x13c>
 800d51e:	ab06      	add	r3, sp, #24
 800d520:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d524:	b949      	cbnz	r1, 800d53a <__kernel_rem_pio2f+0x242>
 800d526:	b12b      	cbz	r3, 800d534 <__kernel_rem_pio2f+0x23c>
 800d528:	aa06      	add	r2, sp, #24
 800d52a:	f5c3 7380 	rsb	r3, r3, #256	; 0x100
 800d52e:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d532:	2301      	movs	r3, #1
 800d534:	3001      	adds	r0, #1
 800d536:	4619      	mov	r1, r3
 800d538:	e781      	b.n	800d43e <__kernel_rem_pio2f+0x146>
 800d53a:	aa06      	add	r2, sp, #24
 800d53c:	f1c3 03ff 	rsb	r3, r3, #255	; 0xff
 800d540:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d544:	460b      	mov	r3, r1
 800d546:	e7f5      	b.n	800d534 <__kernel_rem_pio2f+0x23c>
 800d548:	1e68      	subs	r0, r5, #1
 800d54a:	ab06      	add	r3, sp, #24
 800d54c:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d550:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d554:	aa06      	add	r2, sp, #24
 800d556:	f842 3020 	str.w	r3, [r2, r0, lsl #2]
 800d55a:	e779      	b.n	800d450 <__kernel_rem_pio2f+0x158>
 800d55c:	1e68      	subs	r0, r5, #1
 800d55e:	ab06      	add	r3, sp, #24
 800d560:	f853 3020 	ldr.w	r3, [r3, r0, lsl #2]
 800d564:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800d568:	e7f4      	b.n	800d554 <__kernel_rem_pio2f+0x25c>
 800d56a:	a906      	add	r1, sp, #24
 800d56c:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800d570:	3801      	subs	r0, #1
 800d572:	430a      	orrs	r2, r1
 800d574:	e7a9      	b.n	800d4ca <__kernel_rem_pio2f+0x1d2>
 800d576:	f10c 0c01 	add.w	ip, ip, #1
 800d57a:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800d57e:	2a00      	cmp	r2, #0
 800d580:	d0f9      	beq.n	800d576 <__kernel_rem_pio2f+0x27e>
 800d582:	eb0b 0305 	add.w	r3, fp, r5
 800d586:	aa1a      	add	r2, sp, #104	; 0x68
 800d588:	009b      	lsls	r3, r3, #2
 800d58a:	1898      	adds	r0, r3, r2
 800d58c:	3004      	adds	r0, #4
 800d58e:	1c69      	adds	r1, r5, #1
 800d590:	3704      	adds	r7, #4
 800d592:	2200      	movs	r2, #0
 800d594:	4465      	add	r5, ip
 800d596:	9005      	str	r0, [sp, #20]
 800d598:	428d      	cmp	r5, r1
 800d59a:	f6ff af0a 	blt.w	800d3b2 <__kernel_rem_pio2f+0xba>
 800d59e:	a81a      	add	r0, sp, #104	; 0x68
 800d5a0:	eb02 0c03 	add.w	ip, r2, r3
 800d5a4:	4484      	add	ip, r0
 800d5a6:	9803      	ldr	r0, [sp, #12]
 800d5a8:	f8dd e008 	ldr.w	lr, [sp, #8]
 800d5ac:	f850 0021 	ldr.w	r0, [r0, r1, lsl #2]
 800d5b0:	9001      	str	r0, [sp, #4]
 800d5b2:	ee07 0a90 	vmov	s15, r0
 800d5b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d5ba:	9805      	ldr	r0, [sp, #20]
 800d5bc:	edcc 7a00 	vstr	s15, [ip]
 800d5c0:	eddf 7a13 	vldr	s15, [pc, #76]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d5c4:	eb00 0802 	add.w	r8, r0, r2
 800d5c8:	f04f 0c00 	mov.w	ip, #0
 800d5cc:	45d4      	cmp	ip, sl
 800d5ce:	dd0c      	ble.n	800d5ea <__kernel_rem_pio2f+0x2f2>
 800d5d0:	eb02 0c07 	add.w	ip, r2, r7
 800d5d4:	a842      	add	r0, sp, #264	; 0x108
 800d5d6:	4484      	add	ip, r0
 800d5d8:	edcc 7a01 	vstr	s15, [ip, #4]
 800d5dc:	3101      	adds	r1, #1
 800d5de:	3204      	adds	r2, #4
 800d5e0:	e7da      	b.n	800d598 <__kernel_rem_pio2f+0x2a0>
 800d5e2:	9b04      	ldr	r3, [sp, #16]
 800d5e4:	f04f 0c01 	mov.w	ip, #1
 800d5e8:	e7c7      	b.n	800d57a <__kernel_rem_pio2f+0x282>
 800d5ea:	ecfe 6a01 	vldmia	lr!, {s13}
 800d5ee:	ed38 7a01 	vldmdb	r8!, {s14}
 800d5f2:	f10c 0c01 	add.w	ip, ip, #1
 800d5f6:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d5fa:	e7e7      	b.n	800d5cc <__kernel_rem_pio2f+0x2d4>
 800d5fc:	3b01      	subs	r3, #1
 800d5fe:	e769      	b.n	800d4d4 <__kernel_rem_pio2f+0x1dc>
 800d600:	08021304 	.word	0x08021304
 800d604:	080212d8 	.word	0x080212d8
 800d608:	43800000 	.word	0x43800000
 800d60c:	3b800000 	.word	0x3b800000
 800d610:	00000000 	.word	0x00000000
 800d614:	4260      	negs	r0, r4
 800d616:	eeb0 0a48 	vmov.f32	s0, s16
 800d61a:	f000 f98b 	bl	800d934 <scalbnf>
 800d61e:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 800d608 <__kernel_rem_pio2f+0x310>
 800d622:	eeb4 0ac7 	vcmpe.f32	s0, s14
 800d626:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d62a:	db1a      	blt.n	800d662 <__kernel_rem_pio2f+0x36a>
 800d62c:	ed5f 7a09 	vldr	s15, [pc, #-36]	; 800d60c <__kernel_rem_pio2f+0x314>
 800d630:	ee60 7a27 	vmul.f32	s15, s0, s15
 800d634:	aa06      	add	r2, sp, #24
 800d636:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d63a:	a906      	add	r1, sp, #24
 800d63c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d640:	3408      	adds	r4, #8
 800d642:	eea7 0ac7 	vfms.f32	s0, s15, s14
 800d646:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800d64a:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d64e:	ee10 3a10 	vmov	r3, s0
 800d652:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d656:	1c6b      	adds	r3, r5, #1
 800d658:	ee17 2a90 	vmov	r2, s15
 800d65c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800d660:	e73f      	b.n	800d4e2 <__kernel_rem_pio2f+0x1ea>
 800d662:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 800d666:	aa06      	add	r2, sp, #24
 800d668:	ee10 3a10 	vmov	r3, s0
 800d66c:	f842 3025 	str.w	r3, [r2, r5, lsl #2]
 800d670:	462b      	mov	r3, r5
 800d672:	e736      	b.n	800d4e2 <__kernel_rem_pio2f+0x1ea>
 800d674:	aa06      	add	r2, sp, #24
 800d676:	f852 2024 	ldr.w	r2, [r2, r4, lsl #2]
 800d67a:	9202      	str	r2, [sp, #8]
 800d67c:	ee07 2a90 	vmov	s15, r2
 800d680:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800d684:	3c01      	subs	r4, #1
 800d686:	ee67 7a80 	vmul.f32	s15, s15, s0
 800d68a:	ee20 0a07 	vmul.f32	s0, s0, s14
 800d68e:	ed65 7a01 	vstmdb	r5!, {s15}
 800d692:	e734      	b.n	800d4fe <__kernel_rem_pio2f+0x206>
 800d694:	eb00 0c84 	add.w	ip, r0, r4, lsl #2
 800d698:	ecf7 6a01 	vldmia	r7!, {s13}
 800d69c:	ed9c 7a00 	vldr	s14, [ip]
 800d6a0:	eee6 7a87 	vfma.f32	s15, s13, s14
 800d6a4:	3401      	adds	r4, #1
 800d6a6:	454c      	cmp	r4, r9
 800d6a8:	dc01      	bgt.n	800d6ae <__kernel_rem_pio2f+0x3b6>
 800d6aa:	42a5      	cmp	r5, r4
 800d6ac:	daf2      	bge.n	800d694 <__kernel_rem_pio2f+0x39c>
 800d6ae:	aa56      	add	r2, sp, #344	; 0x158
 800d6b0:	eb02 0485 	add.w	r4, r2, r5, lsl #2
 800d6b4:	ed44 7a28 	vstr	s15, [r4, #-160]	; 0xffffff60
 800d6b8:	3501      	adds	r5, #1
 800d6ba:	3804      	subs	r0, #4
 800d6bc:	e723      	b.n	800d506 <__kernel_rem_pio2f+0x20e>
 800d6be:	9a64      	ldr	r2, [sp, #400]	; 0x190
 800d6c0:	2a03      	cmp	r2, #3
 800d6c2:	d84d      	bhi.n	800d760 <__kernel_rem_pio2f+0x468>
 800d6c4:	e8df f002 	tbb	[pc, r2]
 800d6c8:	021f1f3e 	.word	0x021f1f3e
 800d6cc:	aa56      	add	r2, sp, #344	; 0x158
 800d6ce:	4411      	add	r1, r2
 800d6d0:	399c      	subs	r1, #156	; 0x9c
 800d6d2:	4608      	mov	r0, r1
 800d6d4:	461c      	mov	r4, r3
 800d6d6:	2c00      	cmp	r4, #0
 800d6d8:	dc5f      	bgt.n	800d79a <__kernel_rem_pio2f+0x4a2>
 800d6da:	4608      	mov	r0, r1
 800d6dc:	461c      	mov	r4, r3
 800d6de:	2c01      	cmp	r4, #1
 800d6e0:	dc6b      	bgt.n	800d7ba <__kernel_rem_pio2f+0x4c2>
 800d6e2:	ed5f 7a35 	vldr	s15, [pc, #-212]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d6e6:	2b01      	cmp	r3, #1
 800d6e8:	dc77      	bgt.n	800d7da <__kernel_rem_pio2f+0x4e2>
 800d6ea:	eddd 6a2e 	vldr	s13, [sp, #184]	; 0xb8
 800d6ee:	ed9d 7a2f 	vldr	s14, [sp, #188]	; 0xbc
 800d6f2:	f1b8 0f00 	cmp.w	r8, #0
 800d6f6:	d176      	bne.n	800d7e6 <__kernel_rem_pio2f+0x4ee>
 800d6f8:	edc6 6a00 	vstr	s13, [r6]
 800d6fc:	ed86 7a01 	vstr	s14, [r6, #4]
 800d700:	edc6 7a02 	vstr	s15, [r6, #8]
 800d704:	e02c      	b.n	800d760 <__kernel_rem_pio2f+0x468>
 800d706:	aa56      	add	r2, sp, #344	; 0x158
 800d708:	4411      	add	r1, r2
 800d70a:	ed1f 7a3f 	vldr	s14, [pc, #-252]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d70e:	399c      	subs	r1, #156	; 0x9c
 800d710:	4618      	mov	r0, r3
 800d712:	2800      	cmp	r0, #0
 800d714:	da32      	bge.n	800d77c <__kernel_rem_pio2f+0x484>
 800d716:	f1b8 0f00 	cmp.w	r8, #0
 800d71a:	d035      	beq.n	800d788 <__kernel_rem_pio2f+0x490>
 800d71c:	eef1 7a47 	vneg.f32	s15, s14
 800d720:	edc6 7a00 	vstr	s15, [r6]
 800d724:	eddd 7a2e 	vldr	s15, [sp, #184]	; 0xb8
 800d728:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d72c:	a82f      	add	r0, sp, #188	; 0xbc
 800d72e:	2101      	movs	r1, #1
 800d730:	428b      	cmp	r3, r1
 800d732:	da2c      	bge.n	800d78e <__kernel_rem_pio2f+0x496>
 800d734:	f1b8 0f00 	cmp.w	r8, #0
 800d738:	d001      	beq.n	800d73e <__kernel_rem_pio2f+0x446>
 800d73a:	eef1 7a67 	vneg.f32	s15, s15
 800d73e:	edc6 7a01 	vstr	s15, [r6, #4]
 800d742:	e00d      	b.n	800d760 <__kernel_rem_pio2f+0x468>
 800d744:	aa56      	add	r2, sp, #344	; 0x158
 800d746:	4411      	add	r1, r2
 800d748:	ed5f 7a4f 	vldr	s15, [pc, #-316]	; 800d610 <__kernel_rem_pio2f+0x318>
 800d74c:	399c      	subs	r1, #156	; 0x9c
 800d74e:	2b00      	cmp	r3, #0
 800d750:	da0e      	bge.n	800d770 <__kernel_rem_pio2f+0x478>
 800d752:	f1b8 0f00 	cmp.w	r8, #0
 800d756:	d001      	beq.n	800d75c <__kernel_rem_pio2f+0x464>
 800d758:	eef1 7a67 	vneg.f32	s15, s15
 800d75c:	edc6 7a00 	vstr	s15, [r6]
 800d760:	9b01      	ldr	r3, [sp, #4]
 800d762:	f003 0007 	and.w	r0, r3, #7
 800d766:	b057      	add	sp, #348	; 0x15c
 800d768:	ecbd 8b04 	vpop	{d8-d9}
 800d76c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d770:	ed31 7a01 	vldmdb	r1!, {s14}
 800d774:	3b01      	subs	r3, #1
 800d776:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d77a:	e7e8      	b.n	800d74e <__kernel_rem_pio2f+0x456>
 800d77c:	ed71 7a01 	vldmdb	r1!, {s15}
 800d780:	3801      	subs	r0, #1
 800d782:	ee37 7a27 	vadd.f32	s14, s14, s15
 800d786:	e7c4      	b.n	800d712 <__kernel_rem_pio2f+0x41a>
 800d788:	eef0 7a47 	vmov.f32	s15, s14
 800d78c:	e7c8      	b.n	800d720 <__kernel_rem_pio2f+0x428>
 800d78e:	ecb0 7a01 	vldmia	r0!, {s14}
 800d792:	3101      	adds	r1, #1
 800d794:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d798:	e7ca      	b.n	800d730 <__kernel_rem_pio2f+0x438>
 800d79a:	ed50 7a02 	vldr	s15, [r0, #-8]
 800d79e:	ed70 6a01 	vldmdb	r0!, {s13}
 800d7a2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d7a6:	3c01      	subs	r4, #1
 800d7a8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7ac:	ed00 7a01 	vstr	s14, [r0, #-4]
 800d7b0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7b4:	edc0 7a00 	vstr	s15, [r0]
 800d7b8:	e78d      	b.n	800d6d6 <__kernel_rem_pio2f+0x3de>
 800d7ba:	ed50 7a02 	vldr	s15, [r0, #-8]
 800d7be:	ed70 6a01 	vldmdb	r0!, {s13}
 800d7c2:	ee37 7aa6 	vadd.f32	s14, s15, s13
 800d7c6:	3c01      	subs	r4, #1
 800d7c8:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800d7cc:	ed00 7a01 	vstr	s14, [r0, #-4]
 800d7d0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800d7d4:	edc0 7a00 	vstr	s15, [r0]
 800d7d8:	e781      	b.n	800d6de <__kernel_rem_pio2f+0x3e6>
 800d7da:	ed31 7a01 	vldmdb	r1!, {s14}
 800d7de:	3b01      	subs	r3, #1
 800d7e0:	ee77 7a87 	vadd.f32	s15, s15, s14
 800d7e4:	e77f      	b.n	800d6e6 <__kernel_rem_pio2f+0x3ee>
 800d7e6:	eef1 6a66 	vneg.f32	s13, s13
 800d7ea:	eeb1 7a47 	vneg.f32	s14, s14
 800d7ee:	edc6 6a00 	vstr	s13, [r6]
 800d7f2:	ed86 7a01 	vstr	s14, [r6, #4]
 800d7f6:	eef1 7a67 	vneg.f32	s15, s15
 800d7fa:	e781      	b.n	800d700 <__kernel_rem_pio2f+0x408>

0800d7fc <__kernel_sinf>:
 800d7fc:	ee10 3a10 	vmov	r3, s0
 800d800:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d804:	f1b3 5f48 	cmp.w	r3, #838860800	; 0x32000000
 800d808:	da04      	bge.n	800d814 <__kernel_sinf+0x18>
 800d80a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 800d80e:	ee17 3a90 	vmov	r3, s15
 800d812:	b35b      	cbz	r3, 800d86c <__kernel_sinf+0x70>
 800d814:	ee20 7a00 	vmul.f32	s14, s0, s0
 800d818:	eddf 7a15 	vldr	s15, [pc, #84]	; 800d870 <__kernel_sinf+0x74>
 800d81c:	ed9f 6a15 	vldr	s12, [pc, #84]	; 800d874 <__kernel_sinf+0x78>
 800d820:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d824:	eddf 7a14 	vldr	s15, [pc, #80]	; 800d878 <__kernel_sinf+0x7c>
 800d828:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d82c:	ed9f 6a13 	vldr	s12, [pc, #76]	; 800d87c <__kernel_sinf+0x80>
 800d830:	eea7 6a87 	vfma.f32	s12, s15, s14
 800d834:	eddf 7a12 	vldr	s15, [pc, #72]	; 800d880 <__kernel_sinf+0x84>
 800d838:	ee60 6a07 	vmul.f32	s13, s0, s14
 800d83c:	eee6 7a07 	vfma.f32	s15, s12, s14
 800d840:	b930      	cbnz	r0, 800d850 <__kernel_sinf+0x54>
 800d842:	ed9f 6a10 	vldr	s12, [pc, #64]	; 800d884 <__kernel_sinf+0x88>
 800d846:	eea7 6a27 	vfma.f32	s12, s14, s15
 800d84a:	eea6 0a26 	vfma.f32	s0, s12, s13
 800d84e:	4770      	bx	lr
 800d850:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 800d854:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800d858:	eee0 7a86 	vfma.f32	s15, s1, s12
 800d85c:	eed7 0a87 	vfnms.f32	s1, s15, s14
 800d860:	eddf 7a09 	vldr	s15, [pc, #36]	; 800d888 <__kernel_sinf+0x8c>
 800d864:	eee6 0aa7 	vfma.f32	s1, s13, s15
 800d868:	ee30 0a60 	vsub.f32	s0, s0, s1
 800d86c:	4770      	bx	lr
 800d86e:	bf00      	nop
 800d870:	2f2ec9d3 	.word	0x2f2ec9d3
 800d874:	b2d72f34 	.word	0xb2d72f34
 800d878:	3638ef1b 	.word	0x3638ef1b
 800d87c:	b9500d01 	.word	0xb9500d01
 800d880:	3c088889 	.word	0x3c088889
 800d884:	be2aaaab 	.word	0xbe2aaaab
 800d888:	3e2aaaab 	.word	0x3e2aaaab

0800d88c <matherr>:
 800d88c:	2000      	movs	r0, #0
 800d88e:	4770      	bx	lr

0800d890 <nan>:
 800d890:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800d898 <nan+0x8>
 800d894:	4770      	bx	lr
 800d896:	bf00      	nop
 800d898:	00000000 	.word	0x00000000
 800d89c:	7ff80000 	.word	0x7ff80000

0800d8a0 <fabsf>:
 800d8a0:	ee10 3a10 	vmov	r3, s0
 800d8a4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d8a8:	ee00 3a10 	vmov	s0, r3
 800d8ac:	4770      	bx	lr
	...

0800d8b0 <floorf>:
 800d8b0:	ee10 3a10 	vmov	r3, s0
 800d8b4:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 800d8b8:	0dca      	lsrs	r2, r1, #23
 800d8ba:	3a7f      	subs	r2, #127	; 0x7f
 800d8bc:	2a16      	cmp	r2, #22
 800d8be:	dc2a      	bgt.n	800d916 <floorf+0x66>
 800d8c0:	2a00      	cmp	r2, #0
 800d8c2:	da11      	bge.n	800d8e8 <floorf+0x38>
 800d8c4:	eddf 7a18 	vldr	s15, [pc, #96]	; 800d928 <floorf+0x78>
 800d8c8:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d8cc:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d8d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d8d4:	dd05      	ble.n	800d8e2 <floorf+0x32>
 800d8d6:	2b00      	cmp	r3, #0
 800d8d8:	da23      	bge.n	800d922 <floorf+0x72>
 800d8da:	4a14      	ldr	r2, [pc, #80]	; (800d92c <floorf+0x7c>)
 800d8dc:	2900      	cmp	r1, #0
 800d8de:	bf18      	it	ne
 800d8e0:	4613      	movne	r3, r2
 800d8e2:	ee00 3a10 	vmov	s0, r3
 800d8e6:	4770      	bx	lr
 800d8e8:	4911      	ldr	r1, [pc, #68]	; (800d930 <floorf+0x80>)
 800d8ea:	4111      	asrs	r1, r2
 800d8ec:	420b      	tst	r3, r1
 800d8ee:	d0fa      	beq.n	800d8e6 <floorf+0x36>
 800d8f0:	eddf 7a0d 	vldr	s15, [pc, #52]	; 800d928 <floorf+0x78>
 800d8f4:	ee30 0a27 	vadd.f32	s0, s0, s15
 800d8f8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d8fc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d900:	ddef      	ble.n	800d8e2 <floorf+0x32>
 800d902:	2b00      	cmp	r3, #0
 800d904:	bfbe      	ittt	lt
 800d906:	f44f 0000 	movlt.w	r0, #8388608	; 0x800000
 800d90a:	fa40 f202 	asrlt.w	r2, r0, r2
 800d90e:	189b      	addlt	r3, r3, r2
 800d910:	ea23 0301 	bic.w	r3, r3, r1
 800d914:	e7e5      	b.n	800d8e2 <floorf+0x32>
 800d916:	f1b1 4fff 	cmp.w	r1, #2139095040	; 0x7f800000
 800d91a:	d3e4      	bcc.n	800d8e6 <floorf+0x36>
 800d91c:	ee30 0a00 	vadd.f32	s0, s0, s0
 800d920:	4770      	bx	lr
 800d922:	2300      	movs	r3, #0
 800d924:	e7dd      	b.n	800d8e2 <floorf+0x32>
 800d926:	bf00      	nop
 800d928:	7149f2ca 	.word	0x7149f2ca
 800d92c:	bf800000 	.word	0xbf800000
 800d930:	007fffff 	.word	0x007fffff

0800d934 <scalbnf>:
 800d934:	b508      	push	{r3, lr}
 800d936:	ee10 2a10 	vmov	r2, s0
 800d93a:	f032 4300 	bics.w	r3, r2, #2147483648	; 0x80000000
 800d93e:	ed2d 8b02 	vpush	{d8}
 800d942:	eef0 0a40 	vmov.f32	s1, s0
 800d946:	d004      	beq.n	800d952 <scalbnf+0x1e>
 800d948:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800d94c:	d306      	bcc.n	800d95c <scalbnf+0x28>
 800d94e:	ee70 0a00 	vadd.f32	s1, s0, s0
 800d952:	ecbd 8b02 	vpop	{d8}
 800d956:	eeb0 0a60 	vmov.f32	s0, s1
 800d95a:	bd08      	pop	{r3, pc}
 800d95c:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800d960:	d21c      	bcs.n	800d99c <scalbnf+0x68>
 800d962:	4b1f      	ldr	r3, [pc, #124]	; (800d9e0 <scalbnf+0xac>)
 800d964:	eddf 7a1f 	vldr	s15, [pc, #124]	; 800d9e4 <scalbnf+0xb0>
 800d968:	4298      	cmp	r0, r3
 800d96a:	ee60 0a27 	vmul.f32	s1, s0, s15
 800d96e:	db10      	blt.n	800d992 <scalbnf+0x5e>
 800d970:	ee10 2a90 	vmov	r2, s1
 800d974:	f3c2 53c7 	ubfx	r3, r2, #23, #8
 800d978:	3b19      	subs	r3, #25
 800d97a:	4403      	add	r3, r0
 800d97c:	2bfe      	cmp	r3, #254	; 0xfe
 800d97e:	dd0f      	ble.n	800d9a0 <scalbnf+0x6c>
 800d980:	ed9f 8a19 	vldr	s16, [pc, #100]	; 800d9e8 <scalbnf+0xb4>
 800d984:	eeb0 0a48 	vmov.f32	s0, s16
 800d988:	f000 f834 	bl	800d9f4 <copysignf>
 800d98c:	ee60 0a08 	vmul.f32	s1, s0, s16
 800d990:	e7df      	b.n	800d952 <scalbnf+0x1e>
 800d992:	eddf 7a16 	vldr	s15, [pc, #88]	; 800d9ec <scalbnf+0xb8>
 800d996:	ee60 0aa7 	vmul.f32	s1, s1, s15
 800d99a:	e7da      	b.n	800d952 <scalbnf+0x1e>
 800d99c:	0ddb      	lsrs	r3, r3, #23
 800d99e:	e7ec      	b.n	800d97a <scalbnf+0x46>
 800d9a0:	2b00      	cmp	r3, #0
 800d9a2:	dd06      	ble.n	800d9b2 <scalbnf+0x7e>
 800d9a4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d9a8:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d9ac:	ee00 3a90 	vmov	s1, r3
 800d9b0:	e7cf      	b.n	800d952 <scalbnf+0x1e>
 800d9b2:	f113 0f16 	cmn.w	r3, #22
 800d9b6:	da06      	bge.n	800d9c6 <scalbnf+0x92>
 800d9b8:	f24c 3350 	movw	r3, #50000	; 0xc350
 800d9bc:	4298      	cmp	r0, r3
 800d9be:	dcdf      	bgt.n	800d980 <scalbnf+0x4c>
 800d9c0:	ed9f 8a0a 	vldr	s16, [pc, #40]	; 800d9ec <scalbnf+0xb8>
 800d9c4:	e7de      	b.n	800d984 <scalbnf+0x50>
 800d9c6:	3319      	adds	r3, #25
 800d9c8:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800d9cc:	ea42 53c3 	orr.w	r3, r2, r3, lsl #23
 800d9d0:	eddf 7a07 	vldr	s15, [pc, #28]	; 800d9f0 <scalbnf+0xbc>
 800d9d4:	ee07 3a10 	vmov	s14, r3
 800d9d8:	ee67 0a27 	vmul.f32	s1, s14, s15
 800d9dc:	e7b9      	b.n	800d952 <scalbnf+0x1e>
 800d9de:	bf00      	nop
 800d9e0:	ffff3cb0 	.word	0xffff3cb0
 800d9e4:	4c000000 	.word	0x4c000000
 800d9e8:	7149f2ca 	.word	0x7149f2ca
 800d9ec:	0da24260 	.word	0x0da24260
 800d9f0:	33000000 	.word	0x33000000

0800d9f4 <copysignf>:
 800d9f4:	ee10 3a10 	vmov	r3, s0
 800d9f8:	ee10 2a90 	vmov	r2, s1
 800d9fc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800da00:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800da04:	4313      	orrs	r3, r2
 800da06:	ee00 3a10 	vmov	s0, r3
 800da0a:	4770      	bx	lr

0800da0c <_init>:
 800da0c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da0e:	bf00      	nop
 800da10:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da12:	bc08      	pop	{r3}
 800da14:	469e      	mov	lr, r3
 800da16:	4770      	bx	lr

0800da18 <_fini>:
 800da18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da1a:	bf00      	nop
 800da1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800da1e:	bc08      	pop	{r3}
 800da20:	469e      	mov	lr, r3
 800da22:	4770      	bx	lr
