
`timescale 1ns / 1ns

module test;


wire  cout;

reg  cin;

wire [7:0]  sum;

reg [7:0]  a;
reg [7:0]  b;



adder_8bit top(cout, sum, a, b, cin); 
 

`ifdef verilog

 //please enter any additional verilog stimulus in the /home/grossfe2/ece425.work/adder_8bit_run1/testfixture.verilog file
`include "/home/grossfe2/ece425.work/adder_8bit_run1/testfixture.verilog"

`endif

endmodule 
