Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Aug 17 21:04:07 2025
| Host         : c011-07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file dirfsm_toplevel_timing_summary_routed.rpt -pb dirfsm_toplevel_timing_summary_routed.pb -rpx dirfsm_toplevel_timing_summary_routed.rpx -warn_on_violation
| Design       : dirfsm_toplevel
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  7           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.732        0.000                      0                  134        0.154        0.000                      0                  134        4.500        0.000                       0                    81  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.732        0.000                      0                  134        0.154        0.000                      0                  134        4.500        0.000                       0                    81  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.732ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_sig_reg_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.154ns  (logic 2.324ns (45.092%)  route 2.830ns (54.908%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    clk_ext_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.552     6.212    counter_reg_n_0_[2]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.869 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    counter_reg[4]_i_1_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    counter_reg[8]_i_1_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[12]_i_1_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    counter_reg[16]_i_1_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    counter_reg[20]_i_1_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.593 r  counter_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.951     8.543    data0[23]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.301     8.844 r  update_sig_i_2/O
                         net (fo=1, routed)           0.800     9.645    update_sig_i_2_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.769 r  update_sig_i_1/O
                         net (fo=2, routed)           0.527    10.296    p_0_in
    SLICE_X63Y90         FDRE                                         r  update_sig_reg_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.848    clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  update_sig_reg_lopt_replica/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)       -0.043    15.028    update_sig_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -10.296    
  -------------------------------------------------------------------
                         slack                                  4.732    

Slack (MET) :             4.902ns  (required time - arrival time)
  Source:                 counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_sig_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.965ns  (logic 2.324ns (46.811%)  route 2.641ns (53.189%))
  Logic Levels:           8  (CARRY4=6 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.621     5.142    clk_ext_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y87         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  counter_reg[2]/Q
                         net (fo=2, routed)           0.552     6.212    counter_reg_n_0_[2]
    SLICE_X60Y87         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.869 r  counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.869    counter_reg[4]_i_1_n_0
    SLICE_X60Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.986 r  counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.986    counter_reg[8]_i_1_n_0
    SLICE_X60Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.103 r  counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.103    counter_reg[12]_i_1_n_0
    SLICE_X60Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.220 r  counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.220    counter_reg[16]_i_1_n_0
    SLICE_X60Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.337 r  counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.337    counter_reg[20]_i_1_n_0
    SLICE_X60Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256     7.593 r  counter_reg[24]_i_1/O[2]
                         net (fo=2, routed)           0.951     8.543    data0[23]
    SLICE_X61Y92         LUT4 (Prop_lut4_I2_O)        0.301     8.844 r  update_sig_i_2/O
                         net (fo=1, routed)           0.800     9.645    update_sig_i_2_n_0
    SLICE_X61Y90         LUT6 (Prop_lut6_I0_O)        0.124     9.769 r  update_sig_i_1/O
                         net (fo=2, routed)           0.338    10.106    p_0_in
    SLICE_X63Y90         FDRE                                         r  update_sig_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507    14.848    clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  update_sig_reg/C
                         clock pessimism              0.258    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X63Y90         FDRE (Setup_fdre_C_D)       -0.062    15.009    update_sig_reg
  -------------------------------------------------------------------
                         required time                         15.009    
                         arrival time                         -10.106    
  -------------------------------------------------------------------
                         slack                                  4.902    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.948%)  route 2.945ns (78.052%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.694     8.915    counter[25]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    clk_ext_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  counter_reg[1]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y87         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.948%)  route 2.945ns (78.052%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.694     8.915    counter[25]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    clk_ext_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  counter_reg[2]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y87         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.948%)  route 2.945ns (78.052%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.694     8.915    counter[25]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    clk_ext_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  counter_reg[3]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y87         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.642ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.773ns  (logic 0.828ns (21.948%)  route 2.945ns (78.052%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.694     8.915    counter[25]_i_1_n_0
    SLICE_X60Y87         FDRE                                         r  counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504    14.845    clk_ext_IBUF_BUFG
    SLICE_X60Y87         FDRE                                         r  counter_reg[4]/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X60Y87         FDRE (Setup_fdre_C_R)       -0.524    14.558    counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.558    
                         arrival time                          -8.915    
  -------------------------------------------------------------------
                         slack                                  5.642    

Slack (MET) :             5.664ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.755ns  (logic 0.828ns (22.051%)  route 2.927ns (77.949%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.677     8.898    counter[25]_i_1_n_0
    SLICE_X60Y93         FDRE                                         r  counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.508    14.849    clk_ext_IBUF_BUFG
    SLICE_X60Y93         FDRE                                         r  counter_reg[25]/C
                         clock pessimism              0.272    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y93         FDRE (Setup_fdre_C_R)       -0.524    14.562    counter_reg[25]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.898    
  -------------------------------------------------------------------
                         slack                                  5.664    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.752%)  route 2.811ns (77.248%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.561     8.782    counter[25]_i_1_n_0
    SLICE_X60Y88         FDRE                                         r  counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    clk_ext_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  counter_reg[5]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y88         FDRE (Setup_fdre_C_R)       -0.524    14.562    counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.752%)  route 2.811ns (77.248%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.561     8.782    counter[25]_i_1_n_0
    SLICE_X60Y88         FDRE                                         r  counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    clk_ext_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  counter_reg[6]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y88         FDRE (Setup_fdre_C_R)       -0.524    14.562    counter_reg[6]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.779    

Slack (MET) :             5.779ns  (required time - arrival time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.828ns (22.752%)  route 2.811ns (77.248%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.143ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.622     5.143    clk_ext_IBUF_BUFG
    SLICE_X61Y88         FDRE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y88         FDRE (Prop_fdre_C_Q)         0.456     5.599 r  counter_reg[0]/Q
                         net (fo=4, routed)           0.896     6.495    counter_reg_n_0_[0]
    SLICE_X61Y91         LUT4 (Prop_lut4_I0_O)        0.124     6.619 f  counter[25]_i_6/O
                         net (fo=1, routed)           0.402     7.021    counter[25]_i_6_n_0
    SLICE_X61Y92         LUT5 (Prop_lut5_I4_O)        0.124     7.145 f  counter[25]_i_3/O
                         net (fo=1, routed)           0.952     8.097    counter[25]_i_3_n_0
    SLICE_X62Y90         LUT5 (Prop_lut5_I0_O)        0.124     8.221 r  counter[25]_i_1/O
                         net (fo=26, routed)          0.561     8.782    counter[25]_i_1_n_0
    SLICE_X60Y88         FDRE                                         r  counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_ext (IN)
                         net (fo=0)                   0.000    10.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.505    14.846    clk_ext_IBUF_BUFG
    SLICE_X60Y88         FDRE                                         r  counter_reg[7]/C
                         clock pessimism              0.275    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X60Y88         FDRE (Setup_fdre_C_R)       -0.524    14.562    counter_reg[7]
  -------------------------------------------------------------------
                         required time                         14.562    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  5.779    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 up_btn/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            up_btn/timeout_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.917%)  route 0.101ns (35.083%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    up_btn/clk_ext_IBUF_BUFG
    SLICE_X65Y86         FDRE                                         r  up_btn/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  up_btn/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.101     1.714    up_btn/timeout_counter_reg[3]
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.759 r  up_btn/timeout_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.759    up_btn/plusOp[5]
    SLICE_X64Y86         FDRE                                         r  up_btn/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.986    up_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y86         FDRE                                         r  up_btn/timeout_counter_reg[5]/C
                         clock pessimism             -0.501     1.485    
    SLICE_X64Y86         FDRE (Hold_fdre_C_D)         0.120     1.605    up_btn/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 down_btn/synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.212ns (58.985%)  route 0.147ns (41.015%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    down_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  down_btn/synchronizer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  down_btn/synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.147     1.784    down_btn/synchronizer[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.048     1.832 r  down_btn/FSM_sequential_current_state[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.832    down_btn/FSM_sequential_current_state[1]_i_1__0_n_0
    SLICE_X64Y87         FDRE                                         r  down_btn/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.987    down_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  down_btn/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.131     1.619    down_btn/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 down_btn/synchronizer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.209ns (58.640%)  route 0.147ns (41.360%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    down_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  down_btn/synchronizer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDRE (Prop_fdre_C_Q)         0.164     1.636 r  down_btn/synchronizer_reg[0]/Q
                         net (fo=2, routed)           0.147     1.784    down_btn/synchronizer[0]
    SLICE_X64Y87         LUT4 (Prop_lut4_I1_O)        0.045     1.829 r  down_btn/FSM_sequential_current_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.829    down_btn/FSM_sequential_current_state[0]_i_1__0_n_0
    SLICE_X64Y87         FDRE                                         r  down_btn/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.987    down_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y87         FDRE                                         r  down_btn/FSM_sequential_current_state_reg[0]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X64Y87         FDRE (Hold_fdre_C_D)         0.120     1.608    down_btn/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 left_btn/timeout_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_btn/timeout_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.269%)  route 0.170ns (47.731%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.589     1.472    left_btn/clk_ext_IBUF_BUFG
    SLICE_X61Y87         FDRE                                         r  left_btn/timeout_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y87         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  left_btn/timeout_counter_reg[0]/Q
                         net (fo=9, routed)           0.170     1.783    left_btn/timeout_counter_reg[0]
    SLICE_X62Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.828 r  left_btn/timeout_counter[5]_i_1__2/O
                         net (fo=1, routed)           0.000     1.828    left_btn/plusOp__2[5]
    SLICE_X62Y87         FDRE                                         r  left_btn/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.987    left_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  left_btn/timeout_counter_reg[5]/C
                         clock pessimism             -0.478     1.509    
    SLICE_X62Y87         FDRE (Hold_fdre_C_D)         0.092     1.601    left_btn/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 right_btn/timeout_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_btn/timeout_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.552%)  route 0.175ns (48.448%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    right_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  right_btn/timeout_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  right_btn/timeout_counter_reg[5]/Q
                         net (fo=4, routed)           0.175     1.792    right_btn/timeout_counter_reg[5]
    SLICE_X61Y94         LUT6 (Prop_lut6_I4_O)        0.045     1.837 r  right_btn/timeout_counter[6]_i_1__1/O
                         net (fo=1, routed)           0.000     1.837    right_btn/plusOp__1[6]
    SLICE_X61Y94         FDRE                                         r  right_btn/timeout_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     1.989    right_btn/clk_ext_IBUF_BUFG
    SLICE_X61Y94         FDRE                                         r  right_btn/timeout_counter_reg[6]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X61Y94         FDRE (Hold_fdre_C_D)         0.092     1.603    right_btn/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 left_btn/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_btn/timeout_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.924%)  route 0.159ns (46.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.590     1.473    left_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y87         FDRE                                         r  left_btn/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDRE (Prop_fdre_C_Q)         0.141     1.614 r  left_btn/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.159     1.773    left_btn/timeout_counter_reg[3]
    SLICE_X63Y87         LUT6 (Prop_lut6_I3_O)        0.045     1.818 r  left_btn/timeout_counter[6]_i_1__2/O
                         net (fo=1, routed)           0.000     1.818    left_btn/plusOp__2[6]
    SLICE_X63Y87         FDRE                                         r  left_btn/timeout_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.859     1.987    left_btn/clk_ext_IBUF_BUFG
    SLICE_X63Y87         FDRE                                         r  left_btn/timeout_counter_reg[6]/C
                         clock pessimism             -0.501     1.486    
    SLICE_X63Y87         FDRE (Hold_fdre_C_D)         0.092     1.578    left_btn/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 right_btn/timeout_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            right_btn/timeout_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.355%)  route 0.105ns (31.645%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.593     1.476    right_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  right_btn/timeout_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y94         FDRE (Prop_fdre_C_Q)         0.128     1.604 r  right_btn/timeout_counter_reg[4]/Q
                         net (fo=5, routed)           0.105     1.709    right_btn/timeout_counter_reg[4]
    SLICE_X62Y94         LUT6 (Prop_lut6_I4_O)        0.099     1.808 r  right_btn/timeout_counter[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.808    right_btn/plusOp__1[5]
    SLICE_X62Y94         FDRE                                         r  right_btn/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.863     1.991    right_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y94         FDRE                                         r  right_btn/timeout_counter_reg[5]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X62Y94         FDRE (Hold_fdre_C_D)         0.092     1.568    right_btn/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 down_btn/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/timeout_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.879%)  route 0.159ns (46.121%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    down_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  down_btn/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  down_btn/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.159     1.774    down_btn/timeout_counter_reg[3]
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.045     1.819 r  down_btn/timeout_counter[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.819    down_btn/plusOp__0[5]
    SLICE_X62Y86         FDRE                                         r  down_btn/timeout_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.986    down_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  down_btn/timeout_counter_reg[5]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.092     1.579    down_btn/timeout_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 down_btn/timeout_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            down_btn/timeout_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.186ns (53.855%)  route 0.159ns (46.145%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    down_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y88         FDRE                                         r  down_btn/timeout_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  down_btn/timeout_counter_reg[3]/Q
                         net (fo=6, routed)           0.159     1.775    down_btn/timeout_counter_reg[3]
    SLICE_X62Y86         LUT6 (Prop_lut6_I3_O)        0.045     1.820 r  down_btn/timeout_counter[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.820    down_btn/plusOp__0[6]
    SLICE_X62Y86         FDRE                                         r  down_btn/timeout_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.986    down_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y86         FDRE                                         r  down_btn/timeout_counter_reg[6]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X62Y86         FDRE (Hold_fdre_C_D)         0.091     1.578    down_btn/timeout_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 left_btn/FSM_sequential_current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            left_btn/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.591     1.474    left_btn/clk_ext_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  left_btn/FSM_sequential_current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     1.615 r  left_btn/FSM_sequential_current_state_reg[0]/Q
                         net (fo=3, routed)           0.167     1.782    left_btn/current_state[0]
    SLICE_X63Y88         LUT4 (Prop_lut4_I3_O)        0.042     1.824 r  left_btn/FSM_sequential_current_state[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.824    left_btn/FSM_sequential_current_state[1]_i_1__2_n_0
    SLICE_X63Y88         FDRE                                         r  left_btn/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     1.989    left_btn/clk_ext_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  left_btn/FSM_sequential_current_state_reg[1]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X63Y88         FDRE (Hold_fdre_C_D)         0.107     1.581    left_btn/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.243    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_ext }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_ext_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X61Y88   counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89   counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89   counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y89   counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90   counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90   counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90   counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y90   counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y91   counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y88   counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y89   counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y90   counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 update_sig_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_out
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.994ns  (logic 4.100ns (68.406%)  route 1.894ns (31.594%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.145    clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  update_sig_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  update_sig_reg_lopt_replica/Q
                         net (fo=1, routed)           1.894     7.458    update_sig_reg_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         3.681    11.139 r  update_out_OBUF_inst/O
                         net (fo=0)                   0.000    11.139    update_out
    J2                                                                r  update_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirfsm/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.936ns  (logic 4.110ns (69.236%)  route 1.826ns (30.764%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.145    dirfsm/clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  dirfsm/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.419     5.564 r  dirfsm/current_state_reg[1]/Q
                         net (fo=3, routed)           1.826     7.390    direction_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         3.691    11.081 r  direction_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.081    direction[1]
    L2                                                                r  direction[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirfsm/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.832ns  (logic 3.961ns (67.915%)  route 1.871ns (32.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.624     5.145    dirfsm/clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  dirfsm/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  dirfsm/current_state_reg[0]/Q
                         net (fo=2, routed)           1.871     7.472    direction_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         3.505    10.977 r  direction_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.977    direction[0]
    J1                                                                r  direction[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 dirfsm/current_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.755ns  (logic 1.347ns (76.743%)  route 0.408ns (23.257%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.475    dirfsm/clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  dirfsm/current_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.141     1.616 r  dirfsm/current_state_reg[0]/Q
                         net (fo=2, routed)           0.408     2.024    direction_OBUF[0]
    J1                   OBUF (Prop_obuf_I_O)         1.206     3.231 r  direction_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.231    direction[0]
    J1                                                                r  direction[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dirfsm/current_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            direction[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.792ns  (logic 1.399ns (78.060%)  route 0.393ns (21.940%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.475    dirfsm/clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  dirfsm/current_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  dirfsm/current_state_reg[1]/Q
                         net (fo=3, routed)           0.393     1.996    direction_OBUF[1]
    L2                   OBUF (Prop_obuf_I_O)         1.271     3.267 r  direction_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.267    direction[1]
    L2                                                                r  direction[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 update_sig_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            update_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.390ns (76.349%)  route 0.431ns (23.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.592     1.475    clk_ext_IBUF_BUFG
    SLICE_X63Y90         FDRE                                         r  update_sig_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y90         FDRE (Prop_fdre_C_Q)         0.128     1.603 r  update_sig_reg_lopt_replica/Q
                         net (fo=1, routed)           0.431     2.034    update_sig_reg_lopt_replica_1
    J2                   OBUF (Prop_obuf_I_O)         1.262     3.296 r  update_out_OBUF_inst/O
                         net (fo=0)                   0.000     3.296    update_out
    J2                                                                r  update_out (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.313ns  (logic 1.451ns (22.987%)  route 4.862ns (77.013%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           4.862     6.313    right_btn/D[0]
    SLICE_X62Y90         FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.507     4.848    right_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.306ns  (logic 1.452ns (23.034%)  route 4.853ns (76.966%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           4.853     6.306    down_btn/D[0]
    SLICE_X64Y85         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504     4.845    down_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.301ns  (logic 1.454ns (23.074%)  route 4.847ns (76.926%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           4.847     6.301    up_btn/D[0]
    SLICE_X64Y85         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.504     4.845    up_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  up_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.299ns  (logic 1.451ns (23.038%)  route 4.848ns (76.962%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           4.848     6.299    left_btn/D[0]
    SLICE_X63Y88         FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          1.506     4.847    left_btn/clk_ext_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  left_btn/synchronizer_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 down_button
                            (input port)
  Destination:            down_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.484ns  (logic 0.221ns (8.880%)  route 2.263ns (91.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  down_button (IN)
                         net (fo=0)                   0.000     0.000    down_button
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  down_button_IBUF_inst/O
                         net (fo=1, routed)           2.263     2.484    down_btn/D[0]
    SLICE_X64Y85         FDRE                                         r  down_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.986    down_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  down_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 left_button
                            (input port)
  Destination:            left_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.496ns  (logic 0.219ns (8.787%)  route 2.277ns (91.213%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  left_button (IN)
                         net (fo=0)                   0.000     0.000    left_button
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  left_button_IBUF_inst/O
                         net (fo=1, routed)           2.277     2.496    left_btn/D[0]
    SLICE_X63Y88         FDRE                                         r  left_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.861     1.989    left_btn/clk_ext_IBUF_BUFG
    SLICE_X63Y88         FDRE                                         r  left_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 right_button
                            (input port)
  Destination:            right_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.497ns  (logic 0.219ns (8.781%)  route 2.278ns (91.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  right_button (IN)
                         net (fo=0)                   0.000     0.000    right_button
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  right_button_IBUF_inst/O
                         net (fo=1, routed)           2.278     2.497    right_btn/D[0]
    SLICE_X62Y90         FDRE                                         r  right_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.862     1.990    right_btn/clk_ext_IBUF_BUFG
    SLICE_X62Y90         FDRE                                         r  right_btn/synchronizer_reg[1]/C

Slack:                    inf
  Source:                 up_button
                            (input port)
  Destination:            up_btn/synchronizer_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.499ns  (logic 0.222ns (8.880%)  route 2.277ns (91.120%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  up_button (IN)
                         net (fo=0)                   0.000     0.000    up_button
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  up_button_IBUF_inst/O
                         net (fo=1, routed)           2.277     2.499    up_btn/D[0]
    SLICE_X64Y85         FDRE                                         r  up_btn/synchronizer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_ext (IN)
                         net (fo=0)                   0.000     0.000    clk_ext
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_ext_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_ext_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_ext_IBUF_BUFG_inst/O
                         net (fo=80, routed)          0.858     1.986    up_btn/clk_ext_IBUF_BUFG
    SLICE_X64Y85         FDRE                                         r  up_btn/synchronizer_reg[1]/C





