CxlResult:/home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip/.cxl.verilog.xilinx_vip.xilinx_vip.lin64.rpt =
	ExecutionPlatform = lin64 ,
	SourceLibrary = xilinx_vip ,
	SourcePath = /opt/Xilinx/Vivado/2019.2/data ,
	Simulator = modelsim ,
	SimulatorVersion = 2020.1 ,
	CompiledLibrary = xilinx_vip ,
	CompiledPath = /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip ,
	Timestamp = Mon Jul 20 00:58:18 2020 ,
	Time = 1595190498 ,
	Language = verilog ,
	XilinxVersion = 2019.2 ,
	LogFile = /home/arefbhrn/University/Vivado/iscas89/iscas89.cache/compile_simlib/modelsim/xilinx_vip/.cxl.verilog.xilinx_vip.xilinx_vip.lin64.log ,
	NumOfErrors = 0 ,
	NumOfWarnings = 95 ,
