$date
	Thu Jan 21 12:11:38 2016
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testBench $end
$scope module oDoor $end
$var wire 1 ! clk $end
$var wire 1 " outerDoorCtrl $end
$var wire 1 # pressurized $end
$var wire 1 $ rst $end
$var reg 1 % ns $end
$var reg 1 & outerDoor $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0&
0%
0$
0#
0"
0!
$end
#20
1$
1!
#40
0!
#60
1"
1!
#80
0!
#100
1%
1#
1!
#120
0!
#140
1&
1!
#160
0!
#180
1!
#200
0!
#220
1!
#280
