{
  "design": {
    "design_info": {
      "boundary_crc": "0x9139513AF2B1117A",
      "device": "xc7a100tcsg324-1",
      "name": "design_1",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2019.2",
      "validated": "true"
    },
    "design_tree": {
      "model_nexys_pruned_5_0": "",
      "ila_0": "",
      "clk_wiz": "",
      "rst_clk_wiz_1_100M": "",
      "master_IA_0": ""
    },
    "ports": {
      "BTNR": {
        "direction": "I"
      },
      "BTNC": {
        "direction": "I"
      },
      "BTNL": {
        "direction": "I"
      },
      "clk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "design_1_clk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.000",
            "value_src": "default"
          }
        }
      },
      "LEDS": {
        "direction": "O",
        "left": "1",
        "right": "0"
      }
    },
    "components": {
      "model_nexys_pruned_5_0": {
        "vlnv": "xilinx.com:hls:model_nexys_pruned_5_hls4ml_prj_5:1.0",
        "xci_name": "design_1_model_nexys_pruned_5_0_0"
      },
      "ila_0": {
        "vlnv": "xilinx.com:ip:ila:6.2",
        "xci_name": "design_1_ila_0_0",
        "parameters": {
          "C_ENABLE_ILA_AXI_MON": {
            "value": "false"
          },
          "C_MONITOR_TYPE": {
            "value": "Native"
          },
          "C_NUM_OF_PROBES": {
            "value": "13"
          },
          "C_PROBE10_WIDTH": {
            "value": "16"
          },
          "C_PROBE11_WIDTH": {
            "value": "32"
          },
          "C_PROBE12_WIDTH": {
            "value": "8"
          }
        }
      },
      "clk_wiz": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "design_1_clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "144.719"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT1_USED": {
            "value": "true"
          },
          "CLKOUT2_JITTER": {
            "value": "126.455"
          },
          "CLKOUT2_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT2_REQUESTED_OUT_FREQ": {
            "value": "200.000"
          },
          "CLKOUT2_USED": {
            "value": "true"
          },
          "CLKOUT3_JITTER": {
            "value": "111.164"
          },
          "CLKOUT3_PHASE_ERROR": {
            "value": "114.212"
          },
          "CLKOUT3_REQUESTED_OUT_FREQ": {
            "value": "400.000"
          },
          "CLKOUT3_USED": {
            "value": "true"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "CLK_OUT1_PORT": {
            "value": "clk_out_100"
          },
          "CLK_OUT2_PORT": {
            "value": "clk_out_200"
          },
          "CLK_OUT3_PORT": {
            "value": "clk_out_400"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "8.000"
          },
          "MMCM_CLKOUT1_DIVIDE": {
            "value": "4"
          },
          "MMCM_CLKOUT2_DIVIDE": {
            "value": "2"
          },
          "NUM_OUT_CLKS": {
            "value": "3"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "rst_clk_wiz_1_100M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "xci_name": "design_1_rst_clk_wiz_1_100M_0",
        "parameters": {
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "master_IA_0": {
        "vlnv": "xilinx.com:module_ref:master_IA:1.0",
        "xci_name": "design_1_master_IA_0_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "master_IA",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "CLK_DOMAIN": {
                "value": "/clk_wiz_clk_out1",
                "value_src": "ip_prop"
              },
              "FREQ_HZ": {
                "value": "200000000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              }
            }
          },
          "btnr": {
            "direction": "I"
          },
          "btnc": {
            "direction": "I"
          },
          "btnl": {
            "direction": "I"
          },
          "LEDS": {
            "direction": "O",
            "left": "1",
            "right": "0"
          },
          "ap_done": {
            "direction": "I"
          },
          "ap_ready": {
            "direction": "I"
          },
          "ap_idle": {
            "direction": "I"
          },
          "o_valid": {
            "direction": "I"
          },
          "o_data": {
            "direction": "I",
            "left": "13",
            "right": "0",
            "parameters": {
              "LAYERED_METADATA": {
                "value": "undef",
                "value_src": "default_prop"
              }
            }
          },
          "state_machine_data": {
            "direction": "O",
            "left": "7",
            "right": "0"
          },
          "rst_out": {
            "direction": "O"
          },
          "ap_start": {
            "direction": "O"
          },
          "i_data": {
            "direction": "O",
            "left": "31",
            "right": "0"
          },
          "i_valid": {
            "direction": "O"
          }
        }
      }
    },
    "nets": {
      "rst_clk_wiz_1_100M_peripheral_aresetn": {
        "ports": [
          "rst_clk_wiz_1_100M/peripheral_aresetn"
        ]
      },
      "clk_wiz_clk_out_200": {
        "ports": [
          "clk_wiz/clk_out_200",
          "master_IA_0/clk"
        ]
      },
      "clk_wiz_clk_out_400": {
        "ports": [
          "clk_wiz/clk_out_400",
          "ila_0/clk"
        ]
      },
      "clk_wiz_clk_out_100": {
        "ports": [
          "clk_wiz/clk_out_100",
          "ila_0/probe6",
          "model_nexys_pruned_5_0/ap_clk",
          "rst_clk_wiz_1_100M/slowest_sync_clk"
        ]
      },
      "clk_wiz_locked": {
        "ports": [
          "clk_wiz/locked",
          "rst_clk_wiz_1_100M/dcm_locked"
        ]
      },
      "clk_1": {
        "ports": [
          "clk",
          "clk_wiz/clk_in1"
        ]
      },
      "BTNR_1": {
        "ports": [
          "BTNR",
          "clk_wiz/reset",
          "rst_clk_wiz_1_100M/ext_reset_in",
          "master_IA_0/btnr"
        ]
      },
      "BTNL_1": {
        "ports": [
          "BTNL",
          "ila_0/probe9",
          "master_IA_0/btnl"
        ]
      },
      "BTNC_1": {
        "ports": [
          "BTNC",
          "ila_0/probe8",
          "master_IA_0/btnc"
        ]
      },
      "master_IA_0_LEDS": {
        "ports": [
          "master_IA_0/LEDS",
          "LEDS"
        ]
      },
      "model_nexys_pruned_5_0_ap_done": {
        "ports": [
          "model_nexys_pruned_5_0/ap_done",
          "ila_0/probe0",
          "master_IA_0/ap_done"
        ]
      },
      "model_nexys_pruned_5_0_ap_ready": {
        "ports": [
          "model_nexys_pruned_5_0/ap_ready",
          "ila_0/probe1",
          "master_IA_0/ap_ready"
        ]
      },
      "model_nexys_pruned_5_0_ap_idle": {
        "ports": [
          "model_nexys_pruned_5_0/ap_idle",
          "ila_0/probe2",
          "master_IA_0/ap_idle"
        ]
      },
      "model_nexys_pruned_5_0_layer13_out_0_V": {
        "ports": [
          "model_nexys_pruned_5_0/layer13_out_0_V",
          "ila_0/probe10",
          "master_IA_0/o_data"
        ]
      },
      "master_IA_0_i_valid": {
        "ports": [
          "master_IA_0/i_valid",
          "model_nexys_pruned_5_0/input_1_V_ap_vld",
          "ila_0/probe5"
        ]
      },
      "master_IA_0_ap_start": {
        "ports": [
          "master_IA_0/ap_start",
          "model_nexys_pruned_5_0/ap_start",
          "ila_0/probe3"
        ]
      },
      "model_nexys_pruned_5_0_layer13_out_0_V_ap_vld": {
        "ports": [
          "model_nexys_pruned_5_0/layer13_out_0_V_ap_vld",
          "ila_0/probe4",
          "master_IA_0/o_valid"
        ]
      },
      "master_IA_0_i_data": {
        "ports": [
          "master_IA_0/i_data",
          "model_nexys_pruned_5_0/input_1_V",
          "ila_0/probe11"
        ]
      },
      "master_IA_0_rst_out": {
        "ports": [
          "master_IA_0/rst_out",
          "model_nexys_pruned_5_0/ap_rst",
          "ila_0/probe7"
        ]
      },
      "master_IA_0_state_machine_data": {
        "ports": [
          "master_IA_0/state_machine_data",
          "ila_0/probe12"
        ]
      }
    }
  }
}