
---------- Begin Simulation Statistics ----------
final_tick                               16948107170757                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  71382                       # Simulator instruction rate (inst/s)
host_mem_usage                               17039852                       # Number of bytes of host memory used
host_op_rate                                   122951                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 13989.85                       # Real time elapsed on the host
host_tick_rate                                9503763                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   998618883                       # Number of instructions simulated
sim_ops                                    1720061490                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132956                       # Number of seconds simulated
sim_ticks                                132956264979                       # Number of ticks simulated
system.cpu0.Branches                                2                       # Number of branches fetched
system.cpu0.committedInsts                         16                       # Number of instructions committed
system.cpu0.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.l2bus.snoop_filter.hit_multi_requests          437                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_multi_snoops          125                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_requests      8449135                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.hit_single_snoops         2571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.l2bus.snoop_filter.tot_requests     16840522                       # Total number of requests made to the snoop filter.
system.cpu0.l2bus.snoop_filter.tot_snoops         2696                       # Total number of snoops made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu0.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.numCycles                              30                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.num_busy_cycles                        30                       # Number of busy cycles
system.cpu0.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu0.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu0.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu0.num_int_insts                          24                       # number of integer instructions
system.cpu0.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu0.num_load_insts                          7                       # Number of load instructions
system.cpu0.num_mem_refs                           10                       # number of memory refs
system.cpu0.num_store_insts                         3                       # Number of store instructions
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu0.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu0.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu0.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu0.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu0.op_class::total                        24                       # Class of executed instruction
system.cpu0.workload.numSyscalls                    0                       # Number of system calls
system.cpu1.Branches                                2                       # Number of branches fetched
system.cpu1.committedInsts                         16                       # Number of instructions committed
system.cpu1.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.l2bus.snoop_filter.hit_multi_requests          474                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_multi_snoops          120                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_requests      8440403                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.hit_single_snoops         3351                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.l2bus.snoop_filter.tot_requests     16819147                       # Total number of requests made to the snoop filter.
system.cpu1.l2bus.snoop_filter.tot_snoops         3471                       # Total number of snoops made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu1.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.numCycles                              30                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.num_busy_cycles                        30                       # Number of busy cycles
system.cpu1.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu1.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu1.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu1.num_int_insts                          24                       # number of integer instructions
system.cpu1.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu1.num_load_insts                          7                       # Number of load instructions
system.cpu1.num_mem_refs                           10                       # number of memory refs
system.cpu1.num_store_insts                         3                       # Number of store instructions
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu1.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu1.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu1.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu1.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu1.op_class::total                        24                       # Class of executed instruction
system.cpu1.workload.numSyscalls                    0                       # Number of system calls
system.cpu2.Branches                                2                       # Number of branches fetched
system.cpu2.committedInsts                         16                       # Number of instructions committed
system.cpu2.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.l2bus.snoop_filter.hit_multi_requests          441                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_multi_snoops          127                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_requests      8467941                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.hit_single_snoops         2585                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.l2bus.snoop_filter.tot_requests     16877945                       # Total number of requests made to the snoop filter.
system.cpu2.l2bus.snoop_filter.tot_snoops         2712                       # Total number of snoops made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu2.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.numCycles                              30                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.num_busy_cycles                        30                       # Number of busy cycles
system.cpu2.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu2.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu2.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu2.num_int_insts                          24                       # number of integer instructions
system.cpu2.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu2.num_load_insts                          7                       # Number of load instructions
system.cpu2.num_mem_refs                           10                       # number of memory refs
system.cpu2.num_store_insts                         3                       # Number of store instructions
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu2.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu2.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu2.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu2.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu2.op_class::total                        24                       # Class of executed instruction
system.cpu2.workload.numSyscalls                    0                       # Number of system calls
system.cpu3.Branches                                2                       # Number of branches fetched
system.cpu3.committedInsts                         16                       # Number of instructions committed
system.cpu3.committedOps                           24                       # Number of ops (including micro ops) committed
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.l2bus.snoop_filter.hit_multi_requests          472                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_multi_snoops          121                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_requests      8454600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.hit_single_snoops         3356                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.l2bus.snoop_filter.tot_requests     16847509                       # Total number of requests made to the snoop filter.
system.cpu3.l2bus.snoop_filter.tot_snoops         3477                       # Total number of snoops made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.mmucache.mmubus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.cpu3.mmucache.mmubus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.numCycles                              30                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.num_busy_cycles                        30                       # Number of busy cycles
system.cpu3.num_cc_register_reads                  12                       # number of times the CC registers were read
system.cpu3.num_cc_register_writes                 12                       # number of times the CC registers were written
system.cpu3.num_conditional_control_insts            2                       # number of instructions that are conditional controls
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_int_alu_accesses                   24                       # Number of integer alu accesses
system.cpu3.num_int_insts                          24                       # number of integer instructions
system.cpu3.num_int_register_reads                 56                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                19                       # number of times the integer registers were written
system.cpu3.num_load_insts                          7                       # Number of load instructions
system.cpu3.num_mem_refs                           10                       # number of memory refs
system.cpu3.num_store_insts                         3                       # Number of store instructions
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.op_class::No_OpClass                    0      0.00%      0.00% # Class of executed instruction
system.cpu3.op_class::IntAlu                       14     58.33%     58.33% # Class of executed instruction
system.cpu3.op_class::IntMult                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::IntDiv                        0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMult                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMult                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShift                     0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdDiv                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAdd                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceAlu                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdReduceCmp                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceAdd            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdFloatReduceCmp            0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAes                       0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::SimdPredAlu                   0      0.00%     58.33% # Class of executed instruction
system.cpu3.op_class::MemRead                       7     29.17%     87.50% # Class of executed instruction
system.cpu3.op_class::MemWrite                      3     12.50%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::IprAccess                     0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0      0.00%    100.00% # Class of executed instruction
system.cpu3.op_class::total                        24                       # Class of executed instruction
system.cpu3.workload.numSyscalls                    0                       # Number of system calls
system.l3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l3bus.snoop_filter.hit_single_requests     18128464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l3bus.snoop_filter.tot_requests       36272514                       # Total number of requests made to the snoop filter.
system.l3bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      6815733                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      13702650                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus0.cc_regfile_reads        380245886                       # number of cc regfile reads
system.switch_cpus0.cc_regfile_writes       155299824                       # number of cc regfile writes
system.switch_cpus0.committedInsts          249706174                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            430108020                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.cpi                      1.598951                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.598951                       # CPI: Total CPI of All Threads
system.switch_cpus0.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus0.idleCycles                   9468                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.iew.branchMispredicts      5975317                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.exec_branches       100605779                       # Number of branches executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_rate            1.732778                       # Inst execution rate
system.switch_cpus0.iew.exec_refs           171670551                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_stores          35817220                       # Number of stores executed
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.iewBlockCycles      163187750                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewDispLoadInsts    156400325                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewDispSquashedInsts       209315                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispStoreInsts     40669496                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispatchedInsts    790239158                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewExecLoadInsts    135853331                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts     17713630                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.iewExecutedInsts    691842947                       # Number of executed instructions
system.switch_cpus0.iew.iewIQFullEvents        806819                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewLSQFullEvents     16122685                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.iewSquashCycles       5781913                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewUnblockCycles     17579607                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.memOrderViolationEvents        22536                       # Number of memory order violations
system.switch_cpus0.iew.predictedNotTakenIncorrect      3269531                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.predictedTakenIncorrect      2705786                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.wb_consumers        721981140                       # num instructions consuming a value
system.switch_cpus0.iew.wb_count            683341487                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_fanout            0.655404                       # average fanout of values written-back
system.switch_cpus0.iew.wb_producers        473189112                       # num instructions producing a value
system.switch_cpus0.iew.wb_rate              1.711486                       # insts written-back per cycle
system.switch_cpus0.iew.wb_sent             688012232                       # cumulative count of insts sent to commit
system.switch_cpus0.int_regfile_reads       990295840                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      555624103                       # number of integer regfile writes
system.switch_cpus0.ipc                      0.625410                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.625410                       # IPC: Total IPC of All Threads
system.switch_cpus0.iq.FU_type_0::No_OpClass       313967      0.04%      0.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    527566518     74.35%     74.40% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       729434      0.10%     74.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv      1848838      0.26%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead    141833021     19.99%     94.75% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     37264799      5.25%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     709556577                       # Type of FU issued
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fu_busy_cnt           13681627                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.019282                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu       11945976     87.31%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdDiv             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdReduceCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAes             0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAesMix            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha1Hash2            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSha256Hash2            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma2            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShaSigma3            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdPredAlu            0      0.00%     87.31% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       1608156     11.75%     99.07% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       127495      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.int_alu_accesses     722924237                       # Number of integer alu accesses
system.switch_cpus0.iq.int_inst_queue_reads   1834675519                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    683341487                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.int_inst_queue_writes   1150391607                       # Number of integer instruction queue writes
system.switch_cpus0.iq.iqInstsAdded         790239158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqInstsIssued        709556577                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined    360131038                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedInstsIssued      2622174                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedOperandsExamined    383237682                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples    399258564                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.777186                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     2.689948                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    246870184     61.83%     61.83% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23547854      5.90%     67.73% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     15847727      3.97%     71.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3     10713134      2.68%     74.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4     15803163      3.96%     78.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5     20474006      5.13%     83.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6     24596093      6.16%     89.63% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7     22236597      5.57%     95.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8     19169806      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    399258564                       # Number of insts issued each cycle
system.switch_cpus0.iq.rate                  1.777143                       # Inst issue rate
system.switch_cpus0.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus0.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus0.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus0.memDep0.conflictingLoads     15075120                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      4954644                       # Number of conflicting stores.
system.switch_cpus0.memDep0.insertedLoads    156400325                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     40669496                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.misc_regfile_reads      372538044                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus0.numCycles               399268032                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.timesIdled                     55                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.cc_regfile_reads        379526830                       # number of cc regfile reads
system.switch_cpus1.cc_regfile_writes       155021389                       # number of cc regfile writes
system.switch_cpus1.committedInsts          249193115                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            429221484                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.cpi                      1.602243                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.602243                       # CPI: Total CPI of All Threads
system.switch_cpus1.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus1.idleCycles                   9022                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.iew.branchMispredicts      5963336                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.exec_branches       100431041                       # Number of branches executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_rate            1.729607                       # Inst execution rate
system.switch_cpus1.iew.exec_refs           171332935                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_stores          35749653                       # Number of stores executed
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.iewBlockCycles      163629338                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewDispLoadInsts    156103405                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewDispSquashedInsts       209048                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispStoreInsts     40595941                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispatchedInsts    788794708                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewExecLoadInsts    135583282                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts     17679264                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.iewExecutedInsts    690576618                       # Number of executed instructions
system.switch_cpus1.iew.iewIQFullEvents        808521                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewLSQFullEvents     15805947                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.iewSquashCycles       5770678                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewUnblockCycles     17271797                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.memOrderViolationEvents        23016                       # Number of memory order violations
system.switch_cpus1.iew.predictedNotTakenIncorrect      3262702                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.predictedTakenIncorrect      2700634                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.wb_consumers        720560744                       # num instructions consuming a value
system.switch_cpus1.iew.wb_count            682093530                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_fanout            0.655440                       # average fanout of values written-back
system.switch_cpus1.iew.wb_producers        472284435                       # num instructions producing a value
system.switch_cpus1.iew.wb_rate              1.708360                       # insts written-back per cycle
system.switch_cpus1.iew.wb_sent             686753179                       # cumulative count of insts sent to commit
system.switch_cpus1.int_regfile_reads       988433591                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      554597000                       # number of integer regfile writes
system.switch_cpus1.ipc                      0.624125                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.624125                       # IPC: Total IPC of All Threads
system.switch_cpus1.iq.FU_type_0::No_OpClass       313404      0.04%      0.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    526624412     74.36%     74.40% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       727643      0.10%     74.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv      1844111      0.26%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead    141551267     19.99%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite     37195050      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     708255887                       # Type of FU issued
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fu_busy_cnt           13682951                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.019319                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu       11920280     87.12%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdDiv             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAes             0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAesMix            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha1Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSha256Hash2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma2            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShaSigma3            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdPredAlu            0      0.00%     87.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead       1636059     11.96%     99.07% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       126612      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.int_alu_accesses     721625434                       # Number of integer alu accesses
system.switch_cpus1.iq.int_inst_queue_reads   1832070714                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    682093530                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.int_inst_queue_writes   1148389843                       # Number of integer instruction queue writes
system.switch_cpus1.iq.iqInstsAdded         788794708                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqInstsIssued        708255887                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined    359573209                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedInstsIssued      2616984                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedOperandsExamined    382525141                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    399259010                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.773926                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     2.688355                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    247103429     61.89%     61.89% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23565917      5.90%     67.79% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     15831587      3.97%     71.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3     10638437      2.66%     74.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4     15792944      3.96%     78.38% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5     20444034      5.12%     83.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6     24574548      6.16%     89.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7     22192661      5.56%     95.21% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8     19115453      4.79%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    399259010                       # Number of insts issued each cycle
system.switch_cpus1.iq.rate                  1.773886                       # Inst issue rate
system.switch_cpus1.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus1.memDep0.conflictingLoads     15190411                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      5089221                       # Number of conflicting stores.
system.switch_cpus1.memDep0.insertedLoads    156103405                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores     40595941                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.misc_regfile_reads      371850650                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus1.numCycles               399268032                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.timesIdled                     57                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.cc_regfile_reads        380621578                       # number of cc regfile reads
system.switch_cpus2.cc_regfile_writes       155472850                       # number of cc regfile writes
system.switch_cpus2.committedInsts          250000002                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            430604550                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.cpi                      1.597072                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.597072                       # CPI: Total CPI of All Threads
system.switch_cpus2.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus2.idleCycles                   8364                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.iew.branchMispredicts      5979345                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.exec_branches       100712954                       # Number of branches executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_rate            1.734535                       # Inst execution rate
system.switch_cpus2.iew.exec_refs           171850829                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_stores          35859353                       # Number of stores executed
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.iewBlockCycles      162619331                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewDispLoadInsts    156548095                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewDispSquashedInsts       209296                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispStoreInsts     40714376                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispatchedInsts    790991455                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewExecLoadInsts    135991476                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts     17727388                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.iewExecutedInsts    692544554                       # Number of executed instructions
system.switch_cpus2.iew.iewIQFullEvents        808045                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewLSQFullEvents     16350867                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.iewSquashCycles       5785989                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewUnblockCycles     17810067                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.memOrderViolationEvents        22546                       # Number of memory order violations
system.switch_cpus2.iew.predictedNotTakenIncorrect      3271587                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.predictedTakenIncorrect      2707758                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.wb_consumers        722650100                       # num instructions consuming a value
system.switch_cpus2.iew.wb_count            684037328                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_fanout            0.655447                       # average fanout of values written-back
system.switch_cpus2.iew.wb_producers        473658641                       # num instructions producing a value
system.switch_cpus2.iew.wb_rate              1.713228                       # insts written-back per cycle
system.switch_cpus2.iew.wb_sent             688709739                       # cumulative count of insts sent to commit
system.switch_cpus2.int_regfile_reads       991295800                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      556173475                       # number of integer regfile writes
system.switch_cpus2.ipc                      0.626146                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.626146                       # IPC: Total IPC of All Threads
system.switch_cpus2.iq.FU_type_0::No_OpClass       314108      0.04%      0.04% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    528095609     74.35%     74.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       729595      0.10%     74.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv      1849353      0.26%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead    141974418     19.99%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite     37308865      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     710271948                       # Type of FU issued
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fu_busy_cnt           13699543                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.019288                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu       11958616     87.29%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMultAcc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMisc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdDiv             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAdd            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceAlu            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdReduceCmp            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAes             0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAesMix            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha1Hash2            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSha256Hash2            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma2            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShaSigma3            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdPredAlu            0      0.00%     87.29% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead       1614043     11.78%     99.07% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       126884      0.93%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.int_alu_accesses     723657383                       # Number of integer alu accesses
system.switch_cpus2.iq.int_inst_queue_reads   1836126384                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    684037328                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.int_inst_queue_writes   1151399711                       # Number of integer instruction queue writes
system.switch_cpus2.iq.iqInstsAdded         790991455                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqInstsIssued        710271948                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined    360386832                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedInstsIssued      2623283                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedOperandsExamined    383436174                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples    399259668                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.778972                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     2.690622                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    246703656     61.79%     61.79% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     23578813      5.91%     67.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     15872004      3.98%     71.67% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3     10725921      2.69%     74.36% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4     15818594      3.96%     78.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5     20497703      5.13%     83.45% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6     24616572      6.17%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7     22262199      5.58%     95.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8     19184206      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    399259668                       # Number of insts issued each cycle
system.switch_cpus2.iq.rate                  1.778935                       # Inst issue rate
system.switch_cpus2.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus2.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus2.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus2.memDep0.conflictingLoads     15088765                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      4985647                       # Number of conflicting stores.
system.switch_cpus2.memDep0.insertedLoads    156548095                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores     40714376                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.misc_regfile_reads      372926518                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus2.numCycles               399268032                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.cc_regfile_reads        380314354                       # number of cc regfile reads
system.switch_cpus3.cc_regfile_writes       155329471                       # number of cc regfile writes
system.switch_cpus3.committedInsts          249719528                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            430127340                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.cpi                      1.598866                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.598866                       # CPI: Total CPI of All Threads
system.switch_cpus3.fp_regfile_writes              56                       # number of floating regfile writes
system.switch_cpus3.idleCycles                   8604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.iew.branchMispredicts      5976170                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.exec_branches       100629799                       # Number of branches executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_rate            1.733103                       # Inst execution rate
system.switch_cpus3.iew.exec_refs           171681543                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_stores          35817716                       # Number of stores executed
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.iewBlockCycles      163024392                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewDispLoadInsts    156431110                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewDispSquashedInsts       209462                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispStoreInsts     40678167                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispatchedInsts    790417852                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewExecLoadInsts    135863827                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts     17711415                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.iewExecutedInsts    691972764                       # Number of executed instructions
system.switch_cpus3.iew.iewIQFullEvents        807861                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewLSQFullEvents     15933395                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.iewSquashCycles       5782243                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewUnblockCycles     17396483                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.memOrderViolationEvents        23011                       # Number of memory order violations
system.switch_cpus3.iew.predictedNotTakenIncorrect      3269963                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.predictedTakenIncorrect      2706207                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.wb_consumers        722120574                       # num instructions consuming a value
system.switch_cpus3.iew.wb_count            683472143                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_fanout            0.655380                       # average fanout of values written-back
system.switch_cpus3.iew.wb_producers        473263721                       # num instructions producing a value
system.switch_cpus3.iew.wb_rate              1.711813                       # insts written-back per cycle
system.switch_cpus3.iew.wb_sent             688142672                       # cumulative count of insts sent to commit
system.switch_cpus3.int_regfile_reads       990440581                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      555729895                       # number of integer regfile writes
system.switch_cpus3.ipc                      0.625443                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.625443                       # IPC: Total IPC of All Threads
system.switch_cpus3.iq.FU_type_0::No_OpClass       314083      0.04%      0.04% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    527685132     74.35%     74.40% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       729444      0.10%     74.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv      1848809      0.26%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAes            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAesMix            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha1Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSha256Hash2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma2            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShaSigma3            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdPredAlu            0      0.00%     74.76% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead    141841125     19.99%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite     37265586      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     709684179                       # Type of FU issued
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fu_busy_cnt           13707036                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.019314                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu       11942929     87.13%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMultAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMisc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdDiv             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceAlu            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdReduceCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceAdd            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatReduceCmp            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAes             0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAesMix            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha1Hash2            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSha256Hash2            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma2            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShaSigma3            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdPredAlu            0      0.00%     87.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead       1637491     11.95%     99.08% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       126616      0.92%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.int_alu_accesses     723077132                       # Number of integer alu accesses
system.switch_cpus3.iq.int_inst_queue_reads   1834955030                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    683472143                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.int_inst_queue_writes   1150730167                       # Number of integer instruction queue writes
system.switch_cpus3.iq.iqInstsAdded         790417852                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqInstsIssued        709684179                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined    360290412                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedInstsIssued      2620208                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedOperandsExamined    383408389                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.issued_per_cycle::samples    399259428                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.777501                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     2.689811                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    246788640     61.81%     61.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     23613750      5.91%     67.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     15869819      3.97%     71.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3     10664032      2.67%     74.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4     15826505      3.96%     78.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5     20488802      5.13%     83.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6     24618514      6.17%     89.63% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7     22237347      5.57%     95.20% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8     19152019      4.80%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    399259428                       # Number of insts issued each cycle
system.switch_cpus3.iq.rate                  1.777463                       # Inst issue rate
system.switch_cpus3.iq.vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus3.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus3.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus3.memDep0.conflictingLoads     15270802                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      5139642                       # Number of conflicting stores.
system.switch_cpus3.memDep0.insertedLoads    156431110                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores     40678167                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.misc_regfile_reads      372599730                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes             1                       # number of misc regfile writes
system.switch_cpus3.numCycles               399268032                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.timesIdled                     56                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.clk_domain.clock                           333                       # Clock period in ticks
system.cpu0.dcache.demand_hits::.cpu0.data            5                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::.switch_cpus0.data    125323260                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       125323265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data            5                       # number of overall hits
system.cpu0.dcache.overall_hits::.switch_cpus0.data    125323262                       # number of overall hits
system.cpu0.dcache.overall_hits::total      125323267                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::.switch_cpus0.data     11854702                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      11854707                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.dcache.overall_misses::.switch_cpus0.data     11854705                       # number of overall misses
system.cpu0.dcache.overall_misses::total     11854710                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.switch_cpus0.data 453934061550                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 453934061550                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus0.data 453934061550                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 453934061550                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data           10                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::.switch_cpus0.data    137177962                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    137177972                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data           10                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus0.data    137177967                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    137177977                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.500000                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus0.data     0.086418                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.086418                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.500000                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus0.data     0.086418                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.086418                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus0.data 38291.478061                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 38291.461910                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus0.data 38291.468371                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 38291.452220                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs         8158                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs              152                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    53.671053                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks      8390759                       # number of writebacks
system.cpu0.dcache.writebacks::total          8390759                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.switch_cpus0.data      3405086                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total      3405086                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus0.data      3405086                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total      3405086                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.switch_cpus0.data      8449616                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total      8449616                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus0.data      8449618                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total      8449618                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus0.data 259244048115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 259244048115                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus0.data 259244241588                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 259244241588                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus0.data     0.061596                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.061596                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus0.data     0.061596                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.061596                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus0.data 30681.163276                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 30681.163276                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus0.data 30681.178911                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 30681.178911                       # average overall mshr miss latency
system.cpu0.dcache.replacements               8390759                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data            3                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::.switch_cpus0.data    102435428                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      102435431                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data            4                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::.switch_cpus0.data     10789900                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     10789904                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus0.data 437118635475                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 437118635475                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::.switch_cpus0.data    113225328                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    113225335                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.571429                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus0.data     0.095296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.095296                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus0.data 40511.833796                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 40511.818778                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus0.data      3404942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total      3404942                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus0.data      7384958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      7384958                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus0.data 242784686619                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 242784686619                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus0.data     0.065224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.065224                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.data 32875.567690                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 32875.567690                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data            2                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus0.data     22887832                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      22887834                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data            1                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus0.data      1064802                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1064803                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus0.data  16815426075                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  16815426075                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus0.data     23952634                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     23952637                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.333333                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus0.data     0.044454                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044455                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus0.data 15792.068455                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 15792.053624                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus0.data          144                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          144                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus0.data      1064658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      1064658                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus0.data  16459361496                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  16459361496                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus0.data     0.044448                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.044448                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus0.data 15459.764071                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 15459.764071                       # average WriteReq mshr miss latency
system.cpu0.dcache.SoftPFReq_hits::.switch_cpus0.data            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu0.dcache.SoftPFReq_misses::.switch_cpus0.data            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu0.dcache.SoftPFReq_accesses::.switch_cpus0.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu0.dcache.SoftPFReq_miss_rate::.switch_cpus0.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_misses::.switch_cpus0.data            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus0.data       193473                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_latency::total       193473                       # number of SoftPFReq MSHR miss cycles
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus0.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus0.data 96736.500000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.SoftPFReq_avg_mshr_miss_latency::total 96736.500000                       # average SoftPFReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse          511.971720                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          133814188                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8391271                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.946832                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     0.006197                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus0.data   511.965523                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.000012                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus0.data     0.999933                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          486                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           26                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1105815087                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1105815087                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst           19                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::.switch_cpus0.inst    108107736                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       108107755                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst           19                       # number of overall hits
system.cpu0.icache.overall_hits::.switch_cpus0.inst    108107736                       # number of overall hits
system.cpu0.icache.overall_hits::total      108107755                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::.switch_cpus0.inst          164                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           167                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.icache.overall_misses::.switch_cpus0.inst          164                       # number of overall misses
system.cpu0.icache.overall_misses::total          167                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.switch_cpus0.inst     14649336                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     14649336                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus0.inst     14649336                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     14649336                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst           22                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::.switch_cpus0.inst    108107900                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    108107922                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst           22                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus0.inst    108107900                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    108107922                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.136364                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.136364                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus0.inst 89325.219512                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 87720.574850                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus0.inst 89325.219512                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 87720.574850                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.demand_mshr_hits::.switch_cpus0.inst           78                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           78                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus0.inst           78                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           78                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.switch_cpus0.inst           86                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           86                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus0.inst           86                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           86                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus0.inst      8983341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      8983341                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus0.inst      8983341                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      8983341                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 104457.453488                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 104457.453488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 104457.453488                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 104457.453488                       # average overall mshr miss latency
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst           19                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::.switch_cpus0.inst    108107736                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      108107755                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst            3                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::.switch_cpus0.inst          164                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          167                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus0.inst     14649336                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     14649336                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::.switch_cpus0.inst    108107900                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    108107922                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus0.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus0.inst 89325.219512                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 87720.574850                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus0.inst           78                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           78                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus0.inst           86                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           86                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus0.inst      8983341                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      8983341                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus0.inst 104457.453488                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 104457.453488                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           84.583494                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          108107844                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs               89                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         1214694.876404                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst     3.000000                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus0.inst    81.583494                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.005859                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus0.inst     0.159343                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.165202                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        864863465                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       864863465                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.trans_dist::ReadResp        7385045                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackDirty      5760918                       # Transaction distribution
system.cpu0.l2bus.trans_dist::WritebackClean      7155963                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeReq        58399                       # Transaction distribution
system.cpu0.l2bus.trans_dist::UpgradeResp        58399                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExReq       1006315                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadExResp      1006315                       # Transaction distribution
system.cpu0.l2bus.trans_dist::ReadSharedReq      7385049                       # Transaction distribution
system.cpu0.l2bus.pkt_count_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port          178                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port     25290103                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_count::total           25290281                       # Packet count per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.icache.mem_side_port::system.cpu0.l2cache.cpu_side_port         5696                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size_system.cpu0.dcache.mem_side_port::system.cpu0.l2cache.cpu_side_port   1074049920                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.pkt_size::total          1074055616                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu0.l2bus.snoops                      4526122                       # Total snoops (count)
system.cpu0.l2bus.snoopTraffic              289671808                       # Total snoop traffic (bytes)
system.cpu0.l2bus.snoop_fanout::samples      12975885                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::mean         0.000251                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::stdev        0.016443                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::0            12972751     99.98%     99.98% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::1                3009      0.02%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::2                 125      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.l2bus.snoop_fanout::total        12975885                       # Request fanout histogram
system.cpu0.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.l2bus.reqLayer0.occupancy     11196136656                       # Layer occupancy (ticks)
system.cpu0.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu0.l2bus.respLayer0.occupancy          86246                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.l2bus.respLayer1.occupancy     8402321933                       # Layer occupancy (ticks)
system.cpu0.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu0.l2cache.demand_hits::.switch_cpus0.data      3865122                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        3865122                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus0.data      3865122                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       3865122                       # number of overall hits
system.cpu0.l2cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.inst           86                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus0.data      4526148                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total      4526242                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.cpu0.l2cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.inst           86                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus0.data      4526148                       # number of overall misses
system.cpu0.l2cache.overall_misses::total      4526242                       # number of overall misses
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.inst      8923401                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus0.data 238052966076                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 238061889477                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.inst      8923401                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus0.data 238052966076                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 238061889477                       # number of overall miss cycles
system.cpu0.l2cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.inst           86                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus0.data      8391270                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total      8391364                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.inst           86                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus0.data      8391270                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total      8391364                       # number of overall (read+write) accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.inst            1                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus0.data     0.539388                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.539393                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.inst            1                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus0.data     0.539388                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.539393                       # miss rate for overall accesses
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.inst 103760.476744                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus0.data 52595.046842                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 52595.926041                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.inst 103760.476744                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus0.data 52595.046842                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 52595.926041                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      4526122                       # number of writebacks
system.cpu0.l2cache.writebacks::total         4526122                       # number of writebacks
system.cpu0.l2cache.demand_mshr_hits::.switch_cpus0.data            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.l2cache.overall_mshr_hits::.switch_cpus0.data            2                       # number of overall MSHR hits
system.cpu0.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.inst           86                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus0.data      4526146                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total      4526232                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.inst           86                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus0.data      4526146                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total      4526232                       # number of overall MSHR misses
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.inst      8894763                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus0.data 236545739811                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 236554634574                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.inst      8894763                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus0.data 236545739811                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 236554634574                       # number of overall MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus0.data     0.539387                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.539392                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus0.data     0.539387                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.539392                       # mshr miss rate for overall accesses
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 103427.476744                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 52262.065742                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 52263.037903                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 103427.476744                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 52262.065742                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 52263.037903                       # average overall mshr miss latency
system.cpu0.l2cache.replacements              4526122                       # number of replacements
system.cpu0.l2cache.WritebackDirty_hits::.writebacks      4259044                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total      4259044                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks      4259044                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total      4259044                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_hits::.writebacks      4131402                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total      4131402                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_accesses::.writebacks      4131402                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total      4131402                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus0.data        58398                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total        58398                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus0.data            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_miss_latency::.switch_cpus0.data        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus0.data        58399                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total        58399                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus0.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus0.data        18315                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus0.data            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus0.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus0.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus0.data        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus0.data       251509                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total       251509                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus0.data       754805                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total       754806                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus0.data  14452011855                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total  14452011855                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus0.data      1006314                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total      1006315                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus0.data     0.750069                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.750069                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 19146.682726                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 19146.657360                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_mshr_hits::.switch_cpus0.data            2                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus0.data       754803                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total       754803                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data  14200641477                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total  14200641477                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.750067                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.750066                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 18813.705665                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 18813.705665                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus0.data      3613613                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total      3613613                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.inst           86                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus0.data      3771343                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      3771436                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8923401                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus0.data 223600954221                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 223609877622                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus0.data      7384956                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      7385049                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.510679                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.510685                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 103760.476744                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 59289.477043                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 59290.381070                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           86                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      3771343                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      3771429                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      8894763                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 222345098334                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 222353993097                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.510679                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510684                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 103427.476744                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 58956.477397                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58957.491470                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse        2325.157167                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          16840203                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs         4528452                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            3.718755                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.832952                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.inst     0.001424                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data     2.001369                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.inst    32.889264                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus0.data  2289.432158                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.inst     0.000000                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.000489                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.inst     0.008030                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus0.data     0.558943                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total     0.567665                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         2330                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          605                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1         1429                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::4          282                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024     0.568848                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       273972148                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      273972148                       # Number of data accesses
system.cpu0.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu0.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.mmucache.replacements                   0                       # number of replacements
system.cpu0.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu0.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu0.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu0.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu0.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu0.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu0.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu0.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu0.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu0.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu0.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.numTransitions              1                       # Number of power state transitions
system.cpu0.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::OFF 132956254979                       # Cumulative time (in ticks) in various power states
system.cpu0.thread31848.numInsts                    0                       # Number of Instructions committed
system.cpu0.thread31848.numOps                      0                       # Number of Ops committed
system.cpu0.thread31848.numMemRefs                  0                       # Number of Memory References
system.cpu1.dcache.demand_hits::.cpu1.data            5                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::.switch_cpus1.data    124997788                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       124997793                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data            5                       # number of overall hits
system.cpu1.dcache.overall_hits::.switch_cpus1.data    124997790                       # number of overall hits
system.cpu1.dcache.overall_hits::total      124997795                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::.switch_cpus1.data     11845090                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      11845095                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.dcache.overall_misses::.switch_cpus1.data     11845093                       # number of overall misses
system.cpu1.dcache.overall_misses::total     11845098                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.switch_cpus1.data 451513139229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 451513139229                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus1.data 451513139229                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 451513139229                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data           10                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::.switch_cpus1.data    136842878                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    136842888                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data           10                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus1.data    136842883                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    136842893                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.500000                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus1.data     0.086560                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.086560                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.500000                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus1.data     0.086560                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.086560                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus1.data 38118.168729                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 38118.152639                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus1.data 38118.159075                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 38118.142984                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs         8075                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets           88                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs              138                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    58.514493                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets           44                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      8378059                       # number of writebacks
system.cpu1.dcache.writebacks::total          8378059                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.switch_cpus1.data      3404236                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      3404236                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus1.data      3404236                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      3404236                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.switch_cpus1.data      8440854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      8440854                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus1.data      8440856                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      8440856                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus1.data 257220845676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 257220845676                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus1.data 257221049805                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 257221049805                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus1.data     0.061683                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.061683                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus1.data     0.061683                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.061683                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus1.data 30473.320078                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 30473.320078                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus1.data 30473.337041                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 30473.337041                       # average overall mshr miss latency
system.cpu1.dcache.replacements               8378059                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data            3                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::.switch_cpus1.data    102160369                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      102160372                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data            4                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::.switch_cpus1.data     10777951                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     10777955                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus1.data 434664114453                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 434664114453                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::.switch_cpus1.data    112938320                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    112938327                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.571429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus1.data     0.095432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.095432                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus1.data 40329.011929                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 40328.996962                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus1.data      3403957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3403957                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus1.data      7373994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      7373994                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus1.data 240729444918                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 240729444918                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus1.data     0.065292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.065292                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.data 32645.733766                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32645.733766                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data            2                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus1.data     22837419                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      22837421                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data            1                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus1.data      1067139                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1067140                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus1.data  16849024776                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total  16849024776                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus1.data     23904558                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     23904561                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.333333                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus1.data     0.044642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.044642                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus1.data 15788.969175                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 15788.954379                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus1.data          279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          279                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus1.data      1066860                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1066860                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus1.data  16491400758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  16491400758                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus1.data     0.044630                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.044630                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus1.data 15457.886469                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 15457.886469                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.switch_cpus1.data            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total            2                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.switch_cpus1.data            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.switch_cpus1.data            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total            5                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.switch_cpus1.data     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.600000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.switch_cpus1.data            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus1.data       204129                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       204129                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus1.data     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus1.data 102064.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 102064.500000                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse          511.971658                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          133480696                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8378571                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            15.931201                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     0.006196                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus1.data   511.965463                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.000012                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus1.data     0.999933                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          402                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          110                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1103121715                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1103121715                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst           19                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::.switch_cpus1.inst    107927816                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       107927835                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst           19                       # number of overall hits
system.cpu1.icache.overall_hits::.switch_cpus1.inst    107927816                       # number of overall hits
system.cpu1.icache.overall_hits::total      107927835                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::.switch_cpus1.inst          168                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           171                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.icache.overall_misses::.switch_cpus1.inst          168                       # number of overall misses
system.cpu1.icache.overall_misses::total          171                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.switch_cpus1.inst     12716604                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     12716604                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus1.inst     12716604                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     12716604                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst           22                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::.switch_cpus1.inst    107927984                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    107928006                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst           22                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus1.inst    107927984                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    107928006                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.136364                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.136364                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus1.inst 75694.071429                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74366.105263                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus1.inst 75694.071429                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74366.105263                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.demand_mshr_hits::.switch_cpus1.inst           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus1.inst           80                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.switch_cpus1.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           88                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus1.inst           88                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           88                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus1.inst      7692966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      7692966                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus1.inst      7692966                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      7692966                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 87420.068182                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 87420.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 87420.068182                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 87420.068182                       # average overall mshr miss latency
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst           19                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::.switch_cpus1.inst    107927816                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      107927835                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst            3                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::.switch_cpus1.inst          168                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          171                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus1.inst     12716604                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     12716604                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::.switch_cpus1.inst    107927984                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    107928006                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus1.inst 75694.071429                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74366.105263                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus1.inst           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus1.inst           88                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           88                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus1.inst      7692966                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      7692966                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus1.inst 87420.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 87420.068182                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           83.915842                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          107927926                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs               91                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         1186021.164835                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus1.inst    80.915842                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.005859                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus1.inst     0.158039                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.163898                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        863424139                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       863424139                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.trans_dist::ReadResp        7374085                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackDirty      5763288                       # Transaction distribution
system.cpu1.l2bus.trans_dist::WritebackClean      7137867                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeReq        62425                       # Transaction distribution
system.cpu1.l2bus.trans_dist::UpgradeResp        62425                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExReq       1004577                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadExResp      1004577                       # Transaction distribution
system.cpu1.l2bus.trans_dist::ReadSharedReq      7374086                       # Transaction distribution
system.cpu1.l2bus.pkt_count_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port          182                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port     25260052                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_count::total           25260234                       # Packet count per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.icache.mem_side_port::system.cpu1.l2cache.cpu_side_port         5824                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size_system.cpu1.dcache.mem_side_port::system.cpu1.l2cache.cpu_side_port   1072424320                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.pkt_size::total          1072430144                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu1.l2bus.snoops                      4523096                       # Total snoops (count)
system.cpu1.l2bus.snoopTraffic              289478144                       # Total snoop traffic (bytes)
system.cpu1.l2bus.snoop_fanout::samples      12964184                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::mean         0.000314                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::stdev        0.018220                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::0            12960239     99.97%     99.97% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::1                3825      0.03%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::2                 120      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu1.l2bus.snoop_fanout::total        12964184                       # Request fanout histogram
system.cpu1.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.l2bus.reqLayer0.occupancy     11180560581                       # Layer occupancy (ticks)
system.cpu1.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu1.l2bus.respLayer0.occupancy          87912                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.l2bus.respLayer1.occupancy     8390975291                       # Layer occupancy (ticks)
system.cpu1.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu1.l2cache.demand_hits::.switch_cpus1.data      3856484                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        3856484                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus1.data      3856484                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       3856484                       # number of overall hits
system.cpu1.l2cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.inst           88                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus1.data      4522083                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total      4522179                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.cpu1.l2cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.inst           88                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus1.data      4522083                       # number of overall misses
system.cpu1.l2cache.overall_misses::total      4522179                       # number of overall misses
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.inst      7632360                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus1.data 236048309073                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 236055941433                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.inst      7632360                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus1.data 236048309073                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 236055941433                       # number of overall miss cycles
system.cpu1.l2cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.inst           88                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus1.data      8378567                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total      8378663                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.inst           88                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus1.data      8378567                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total      8378663                       # number of overall (read+write) accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.inst            1                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus1.data     0.539720                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.539726                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.inst            1                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus1.data     0.539720                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.539726                       # miss rate for overall accesses
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.inst 86731.363636                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus1.data 52199.021794                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 52199.601438                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.inst 86731.363636                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus1.data 52199.021794                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 52199.601438                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      4523096                       # number of writebacks
system.cpu1.l2cache.writebacks::total         4523096                       # number of writebacks
system.cpu1.l2cache.demand_mshr_hits::.switch_cpus1.data            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.l2cache.overall_mshr_hits::.switch_cpus1.data            2                       # number of overall MSHR hits
system.cpu1.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.inst           88                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus1.data      4522081                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total      4522169                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.inst           88                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus1.data      4522081                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total      4522169                       # number of overall MSHR misses
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.inst      7603056                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus1.data 234542437785                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 234550040841                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.inst      7603056                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus1.data 234542437785                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 234550040841                       # number of overall MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus1.data     0.539720                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.539724                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus1.data     0.539720                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.539724                       # mshr miss rate for overall accesses
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 86398.363636                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 51866.040831                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 51866.712819                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 86398.363636                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 51866.040831                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 51866.712819                       # average overall mshr miss latency
system.cpu1.l2cache.replacements              4523096                       # number of replacements
system.cpu1.l2cache.WritebackDirty_hits::.writebacks      4260481                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total      4260481                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks      4260481                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total      4260481                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_hits::.writebacks      4117281                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total      4117281                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_accesses::.writebacks      4117281                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total      4117281                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus1.data        62422                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total        62422                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus1.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_miss_latency::.switch_cpus1.data        55611                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_miss_latency::total        55611                       # number of UpgradeReq miss cycles
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus1.data        62425                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total        62425                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus1.data     0.000048                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.000048                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus1.data        18537                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_avg_miss_latency::total        18537                       # average UpgradeReq miss latency
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus1.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus1.data        54612                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total        54612                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus1.data     0.000048                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.000048                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus1.data        18204                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total        18204                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus1.data       243234                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total       243234                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus1.data       761342                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total       761343                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus1.data  14495271219                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total  14495271219                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus1.data      1004576                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total      1004577                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus1.data     0.757874                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.757874                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 19039.106235                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 19039.081228                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_mshr_hits::.switch_cpus1.data            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus1.data       761340                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total       761340                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data  14241726351                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total  14241726351                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.757872                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.757871                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 18706.131756                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 18706.131756                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus1.data      3613250                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total      3613250                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.inst           88                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus1.data      3760741                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      3760836                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7632360                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus1.data 221553037854                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 221560670214                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus1.data      7373991                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      7374086                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.510001                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.510007                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 86731.363636                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 58912.070215                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 58912.611508                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           88                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      3760741                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      3760829                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      7603056                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 220300711434                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 220308314490                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.510001                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510006                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 86398.363636                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 58579.070304                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58579.721250                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse        2359.311177                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          16818847                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs         4525474                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            3.716483                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     1.635693                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.inst     3.000000                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data     1.001992                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.inst    62.774087                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus1.data  2290.899404                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000399                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.inst     0.000732                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.000245                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.inst     0.015326                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus1.data     0.559302                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total     0.576004                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          254                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1          950                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2          844                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       273627538                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      273627538                       # Number of data accesses
system.cpu1.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu1.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.mmucache.replacements                   0                       # number of replacements
system.cpu1.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu1.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu1.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu1.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu1.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu1.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu1.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu1.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu1.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu1.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu1.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions
system.cpu1.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::OFF 132956254979                       # Cumulative time (in ticks) in various power states
system.cpu1.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu1.thread0.numOps                          0                       # Number of Ops committed
system.cpu1.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu2.dcache.demand_hits::.cpu2.data            5                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::.switch_cpus2.data    125430427                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       125430432                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.cpu2.data            5                       # number of overall hits
system.cpu2.dcache.overall_hits::.switch_cpus2.data    125430428                       # number of overall hits
system.cpu2.dcache.overall_hits::total      125430433                       # number of overall hits
system.cpu2.dcache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::.switch_cpus2.data     11885675                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      11885680                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::.switch_cpus2.data     11885678                       # number of overall misses
system.cpu2.dcache.overall_misses::total     11885683                       # number of overall misses
system.cpu2.dcache.demand_miss_latency::.switch_cpus2.data 454214279385                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 454214279385                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus2.data 454214279385                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 454214279385                       # number of overall miss cycles
system.cpu2.dcache.demand_accesses::.cpu2.data           10                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::.switch_cpus2.data    137316102                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    137316112                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.cpu2.data           10                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus2.data    137316106                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    137316116                       # number of overall (read+write) accesses
system.cpu2.dcache.demand_miss_rate::.cpu2.data     0.500000                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus2.data     0.086557                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.086557                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.cpu2.data     0.500000                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus2.data     0.086557                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.086557                       # miss rate for overall accesses
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus2.data 38215.270011                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 38215.253935                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus2.data 38215.260365                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 38215.244289                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs         8704                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs              142                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs    61.295775                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks      8409378                       # number of writebacks
system.cpu2.dcache.writebacks::total          8409378                       # number of writebacks
system.cpu2.dcache.demand_mshr_hits::.switch_cpus2.data      3417263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total      3417263                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus2.data      3417263                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total      3417263                       # number of overall MSHR hits
system.cpu2.dcache.demand_mshr_misses::.switch_cpus2.data      8468412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total      8468412                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus2.data      8468414                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total      8468414                       # number of overall MSHR misses
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus2.data 259285420368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 259285420368                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus2.data 259285627827                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 259285627827                       # number of overall MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus2.data     0.061671                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.061671                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus2.data     0.061671                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.061671                       # mshr miss rate for overall accesses
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus2.data 30617.950611                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 30617.950611                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus2.data 30617.967878                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 30617.967878                       # average overall mshr miss latency
system.cpu2.dcache.replacements               8409378                       # number of replacements
system.cpu2.dcache.ReadReq_hits::.cpu2.data            3                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::.switch_cpus2.data    102514117                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      102514120                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_misses::.cpu2.data            4                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::.switch_cpus2.data     10817378                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     10817382                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus2.data 437358937599                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 437358937599                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_accesses::.cpu2.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::.switch_cpus2.data    113331495                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    113331502                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_miss_rate::.cpu2.data     0.571429                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus2.data     0.095449                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.095449                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus2.data 40431.141225                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 40431.126274                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus2.data      3417118                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total      3417118                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus2.data      7400260                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      7400260                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus2.data 242786477160                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 242786477160                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus2.data     0.065297                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.065297                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.data 32807.830692                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 32807.830692                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_hits::.cpu2.data            2                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus2.data     22916310                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      22916312                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_misses::.cpu2.data            1                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus2.data      1068297                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1068298                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus2.data  16855341786                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total  16855341786                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_accesses::.cpu2.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus2.data     23984607                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23984610                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_miss_rate::.cpu2.data     0.333333                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus2.data     0.044541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.044541                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus2.data 15777.767593                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 15777.752824                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus2.data          145                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          145                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus2.data      1068152                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total      1068152                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus2.data  16498943208                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total  16498943208                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus2.data     0.044535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.044535                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus2.data 15446.250354                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 15446.250354                       # average WriteReq mshr miss latency
system.cpu2.dcache.SoftPFReq_hits::.switch_cpus2.data            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu2.dcache.SoftPFReq_misses::.switch_cpus2.data            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu2.dcache.SoftPFReq_accesses::.switch_cpus2.data            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_accesses::total            4                       # number of SoftPFReq accesses(hits+misses)
system.cpu2.dcache.SoftPFReq_miss_rate::.switch_cpus2.data     0.750000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_miss_rate::total     0.750000                       # miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_misses::.switch_cpus2.data            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus2.data       207459                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_latency::total       207459                       # number of SoftPFReq MSHR miss cycles
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus2.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus2.data 103729.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.SoftPFReq_avg_mshr_miss_latency::total 103729.500000                       # average SoftPFReq mshr miss latency
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse          511.971891                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          133940224                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          8409890                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            15.926513                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     0.006195                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus2.data   511.965697                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.000012                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus2.data     0.999933                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          225                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          287                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1106938818                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1106938818                       # Number of data accesses
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.demand_hits::.cpu2.inst           19                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::.switch_cpus2.inst    108212206                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       108212225                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.cpu2.inst           19                       # number of overall hits
system.cpu2.icache.overall_hits::.switch_cpus2.inst    108212206                       # number of overall hits
system.cpu2.icache.overall_hits::total      108212225                       # number of overall hits
system.cpu2.icache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::.switch_cpus2.inst          172                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           175                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.icache.overall_misses::.switch_cpus2.inst          172                       # number of overall misses
system.cpu2.icache.overall_misses::total          175                       # number of overall misses
system.cpu2.icache.demand_miss_latency::.switch_cpus2.inst     11791863                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     11791863                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus2.inst     11791863                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     11791863                       # number of overall miss cycles
system.cpu2.icache.demand_accesses::.cpu2.inst           22                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::.switch_cpus2.inst    108212378                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    108212400                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.cpu2.inst           22                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus2.inst    108212378                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    108212400                       # number of overall (read+write) accesses
system.cpu2.icache.demand_miss_rate::.cpu2.inst     0.136364                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.cpu2.inst     0.136364                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus2.inst 68557.343023                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 67382.074286                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus2.inst 68557.343023                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 67382.074286                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.demand_mshr_hits::.switch_cpus2.inst           83                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           83                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus2.inst           83                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           83                       # number of overall MSHR hits
system.cpu2.icache.demand_mshr_misses::.switch_cpus2.inst           89                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           89                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus2.inst           89                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           89                       # number of overall MSHR misses
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus2.inst      7447878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      7447878                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus2.inst      7447878                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      7447878                       # number of overall MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 83684.022472                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 83684.022472                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 83684.022472                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 83684.022472                       # average overall mshr miss latency
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.ReadReq_hits::.cpu2.inst           19                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::.switch_cpus2.inst    108212206                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      108212225                       # number of ReadReq hits
system.cpu2.icache.ReadReq_misses::.cpu2.inst            3                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::.switch_cpus2.inst          172                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          175                       # number of ReadReq misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus2.inst     11791863                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     11791863                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_accesses::.cpu2.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::.switch_cpus2.inst    108212378                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    108212400                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_miss_rate::.cpu2.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus2.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus2.inst 68557.343023                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 67382.074286                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus2.inst           83                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           83                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus2.inst           89                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           89                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus2.inst      7447878                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      7447878                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus2.inst 83684.022472                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 83684.022472                       # average ReadReq mshr miss latency
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse           84.585709                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          108212317                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs               92                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         1176220.836957                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst     3.000000                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus2.inst    81.585709                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.005859                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus2.inst     0.159347                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.165206                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024           86                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           86                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024     0.167969                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        865699292                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       865699292                       # Number of data accesses
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.trans_dist::ReadResp        7400350                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackDirty      5773723                       # Transaction distribution
system.cpu2.l2bus.trans_dist::WritebackClean      7173223                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeReq        58585                       # Transaction distribution
system.cpu2.l2bus.trans_dist::UpgradeResp        58585                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExReq       1009632                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadExResp      1009632                       # Transaction distribution
system.cpu2.l2bus.trans_dist::ReadSharedReq      7400350                       # Transaction distribution
system.cpu2.l2bus.pkt_count_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port          184                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port     25346328                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_count::total           25346512                       # Packet count per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.icache.mem_side_port::system.cpu2.l2cache.cpu_side_port         5888                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size_system.cpu2.dcache.mem_side_port::system.cpu2.l2cache.cpu_side_port   1076433152                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.pkt_size::total          1076439040                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu2.l2bus.snoops                      4537568                       # Total snoops (count)
system.cpu2.l2bus.snoopTraffic              290404352                       # Total snoop traffic (bytes)
system.cpu2.l2bus.snoop_fanout::samples      13006135                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::mean         0.000252                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::stdev        0.016482                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::0            13002982     99.98%     99.98% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::1                3026      0.02%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::2                 127      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu2.l2bus.snoop_fanout::total        13006135                       # Request fanout histogram
system.cpu2.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.l2bus.reqLayer0.occupancy     11220998769                       # Layer occupancy (ticks)
system.cpu2.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu2.l2bus.respLayer0.occupancy          88911                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.l2bus.respLayer1.occupancy     8420984916                       # Layer occupancy (ticks)
system.cpu2.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu2.l2cache.demand_hits::.switch_cpus2.data      3872309                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        3872309                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus2.data      3872309                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       3872309                       # number of overall hits
system.cpu2.l2cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.inst           89                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus2.data      4537576                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total      4537673                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.cpu2.l2cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.inst           89                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus2.data      4537576                       # number of overall misses
system.cpu2.l2cache.overall_misses::total      4537673                       # number of overall misses
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.inst      7388271                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus2.data 238051847196                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 238059235467                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.inst      7388271                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus2.data 238051847196                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 238059235467                       # number of overall miss cycles
system.cpu2.l2cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.inst           89                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus2.data      8409885                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total      8409982                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.inst           89                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus2.data      8409885                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total      8409982                       # number of overall (read+write) accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.inst            1                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus2.data     0.539553                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.539558                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.inst            1                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus2.data     0.539553                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.539558                       # miss rate for overall accesses
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.inst 83014.280899                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus2.data 52462.338305                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 52462.845046                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.inst 83014.280899                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus2.data 52462.338305                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 52462.845046                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      4537568                       # number of writebacks
system.cpu2.l2cache.writebacks::total         4537568                       # number of writebacks
system.cpu2.l2cache.demand_mshr_hits::.switch_cpus2.data            5                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu2.l2cache.overall_mshr_hits::.switch_cpus2.data            5                       # number of overall MSHR hits
system.cpu2.l2cache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.inst           89                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus2.data      4537571                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total      4537660                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.inst           89                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus2.data      4537571                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total      4537660                       # number of overall MSHR misses
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.inst      7358634                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus2.data 236540785770                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 236548144404                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.inst      7358634                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus2.data 236540785770                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 236548144404                       # number of overall MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus2.data     0.539552                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.539556                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus2.data     0.539552                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.539556                       # mshr miss rate for overall accesses
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 82681.280899                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 52129.385032                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 52129.984266                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 82681.280899                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 52129.385032                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 52129.984266                       # average overall mshr miss latency
system.cpu2.l2cache.replacements              4537568                       # number of replacements
system.cpu2.l2cache.WritebackDirty_hits::.writebacks      4268424                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total      4268424                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks      4268424                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total      4268424                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_hits::.writebacks      4140641                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total      4140641                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_accesses::.writebacks      4140641                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total      4140641                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus2.data        58584                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total        58584                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus2.data            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            1                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_miss_latency::.switch_cpus2.data        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_miss_latency::total        18315                       # number of UpgradeReq miss cycles
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus2.data        58585                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total        58585                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus2.data     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.000017                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus2.data        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_avg_miss_latency::total        18315                       # average UpgradeReq miss latency
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus2.data            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            1                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus2.data        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total        17982                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus2.data     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.000017                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus2.data        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        17982                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus2.data       252256                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total       252256                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus2.data       757375                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total       757376                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus2.data  14485377456                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total  14485377456                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus2.data      1009631                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total      1009632                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus2.data     0.750150                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.750151                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 19125.766570                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 19125.741317                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_mshr_hits::.switch_cpus2.data            5                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_hits::total            5                       # number of ReadExReq MSHR hits
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus2.data       757370                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total       757370                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data  14233122963                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total  14233122963                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.750145                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.750145                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 18792.826443                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 18792.826443                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus2.data      3620053                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total      3620053                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.inst           89                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus2.data      3780201                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      3780297                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      7388271                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus2.data 223566469740                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 223573858011                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.inst           89                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus2.data      7400254                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      7400350                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.510820                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.510827                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 83014.280899                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 59141.423893                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 59141.876422                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           89                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      3780201                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      3780290                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      7358634                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 222307662807                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 222315021441                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.510820                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510826                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 82681.280899                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 58808.423893                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58808.985935                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse        2325.835686                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          16877627                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs         4539899                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            3.717622                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.832105                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.inst     0.001422                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data     2.001367                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.inst    32.889575                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus2.data  2290.111217                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000203                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.inst     0.000000                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.000489                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.inst     0.008030                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus2.data     0.559109                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total     0.567831                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         2331                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1911                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2           56                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::4          283                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024     0.569092                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       274582363                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      274582363                       # Number of data accesses
system.cpu2.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu2.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.mmucache.replacements                   0                       # number of replacements
system.cpu2.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu2.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu2.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu2.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu2.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu2.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu2.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu2.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu2.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu2.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu2.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions
system.cpu2.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu2.power_state.pwrStateResidencyTicks::OFF 132956254979                       # Cumulative time (in ticks) in various power states
system.cpu2.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu2.thread0.numOps                          0                       # Number of Ops committed
system.cpu2.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu3.dcache.demand_hits::.cpu3.data            5                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::.switch_cpus3.data    125265680                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       125265685                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.cpu3.data            5                       # number of overall hits
system.cpu3.dcache.overall_hits::.switch_cpus3.data    125265681                       # number of overall hits
system.cpu3.dcache.overall_hits::total      125265686                       # number of overall hits
system.cpu3.dcache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::.switch_cpus3.data     11861522                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      11861527                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.dcache.overall_misses::.switch_cpus3.data     11861524                       # number of overall misses
system.cpu3.dcache.overall_misses::total     11861529                       # number of overall misses
system.cpu3.dcache.demand_miss_latency::.switch_cpus3.data 451941414858                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 451941414858                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus3.data 451941414858                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 451941414858                       # number of overall miss cycles
system.cpu3.dcache.demand_accesses::.cpu3.data           10                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::.switch_cpus3.data    137127202                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    137127212                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.cpu3.data           10                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus3.data    137127205                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    137127215                       # number of overall (read+write) accesses
system.cpu3.dcache.demand_miss_rate::.cpu3.data     0.500000                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus3.data     0.086500                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.086500                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.cpu3.data     0.500000                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus3.data     0.086500                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.086500                       # miss rate for overall accesses
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus3.data 38101.469176                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 38101.453115                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus3.data 38101.462751                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 38101.446690                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs         9338                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets           28                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs              178                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs    52.460674                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets           28                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks      8392221                       # number of writebacks
system.cpu3.dcache.writebacks::total          8392221                       # number of writebacks
system.cpu3.dcache.demand_mshr_hits::.switch_cpus3.data      3406452                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total      3406452                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus3.data      3406452                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total      3406452                       # number of overall MSHR hits
system.cpu3.dcache.demand_mshr_misses::.switch_cpus3.data      8455070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total      8455070                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus3.data      8455072                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total      8455072                       # number of overall MSHR misses
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus3.data 257984435322                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 257984435322                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus3.data 257984676081                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 257984676081                       # number of overall MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus3.data     0.061659                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.061659                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus3.data     0.061659                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.061659                       # mshr miss rate for overall accesses
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus3.data 30512.394968                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 30512.394968                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus3.data 30512.416226                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 30512.416226                       # average overall mshr miss latency
system.cpu3.dcache.replacements               8392221                       # number of replacements
system.cpu3.dcache.ReadReq_hits::.cpu3.data            3                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::.switch_cpus3.data    102379700                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      102379703                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_misses::.cpu3.data            4                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::.switch_cpus3.data     10792542                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     10792546                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus3.data 434960525412                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 434960525412                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_accesses::.cpu3.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::.switch_cpus3.data    113172242                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    113172249                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_miss_rate::.cpu3.data     0.571429                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus3.data     0.095364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.095364                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus3.data 40301.953461                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 40301.938524                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus3.data      3406180                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total      3406180                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus3.data      7386362                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      7386362                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus3.data 241361820243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 241361820243                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus3.data     0.065267                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.065267                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.data 32676.684441                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 32676.684441                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_hits::.cpu3.data            2                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus3.data     22885980                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      22885982                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_misses::.cpu3.data            1                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus3.data      1068980                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      1068981                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus3.data  16980889446                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total  16980889446                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_accesses::.cpu3.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus3.data     23954960                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     23954963                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_miss_rate::.cpu3.data     0.333333                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus3.data     0.044625                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.044625                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus3.data 15885.132973                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 15885.118113                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus3.data          272                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          272                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus3.data      1068708                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total      1068708                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus3.data  16622615079                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total  16622615079                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus3.data     0.044613                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.044613                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus3.data 15553.935293                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 15553.935293                       # average WriteReq mshr miss latency
system.cpu3.dcache.SoftPFReq_hits::.switch_cpus3.data            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_hits::total            1                       # number of SoftPFReq hits
system.cpu3.dcache.SoftPFReq_misses::.switch_cpus3.data            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu3.dcache.SoftPFReq_accesses::.switch_cpus3.data            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_accesses::total            3                       # number of SoftPFReq accesses(hits+misses)
system.cpu3.dcache.SoftPFReq_miss_rate::.switch_cpus3.data     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_miss_rate::total     0.666667                       # miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_misses::.switch_cpus3.data            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus3.data       240759                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_latency::total       240759                       # number of SoftPFReq MSHR miss cycles
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus3.data     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for SoftPFReq accesses
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus3.data 120379.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.SoftPFReq_avg_mshr_miss_latency::total 120379.500000                       # average SoftPFReq mshr miss latency
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse          511.971810                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133762767                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          8392733                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            15.937927                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     0.006215                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus3.data   511.965594                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.000012                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus3.data     0.999933                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          487                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1105410453                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1105410453                       # Number of data accesses
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          7                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          3                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.demand_hits::.cpu3.inst           19                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::.switch_cpus3.inst    108142395                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       108142414                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.cpu3.inst           19                       # number of overall hits
system.cpu3.icache.overall_hits::.switch_cpus3.inst    108142395                       # number of overall hits
system.cpu3.icache.overall_hits::total      108142414                       # number of overall hits
system.cpu3.icache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::.switch_cpus3.inst          174                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           177                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.icache.overall_misses::.switch_cpus3.inst          174                       # number of overall misses
system.cpu3.icache.overall_misses::total          177                       # number of overall misses
system.cpu3.icache.demand_miss_latency::.switch_cpus3.inst     14264055                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     14264055                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus3.inst     14264055                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     14264055                       # number of overall miss cycles
system.cpu3.icache.demand_accesses::.cpu3.inst           22                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::.switch_cpus3.inst    108142569                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    108142591                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.cpu3.inst           22                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus3.inst    108142569                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    108142591                       # number of overall (read+write) accesses
system.cpu3.icache.demand_miss_rate::.cpu3.inst     0.136364                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.cpu3.inst     0.136364                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus3.inst 81977.327586                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 80587.881356                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus3.inst 81977.327586                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 80587.881356                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.demand_mshr_hits::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           87                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus3.inst           87                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           87                       # number of overall MSHR hits
system.cpu3.icache.demand_mshr_misses::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           87                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus3.inst           87                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           87                       # number of overall MSHR misses
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus3.inst      8039286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      8039286                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus3.inst      8039286                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      8039286                       # number of overall MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 92405.586207                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 92405.586207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 92405.586207                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 92405.586207                       # average overall mshr miss latency
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.ReadReq_hits::.cpu3.inst           19                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::.switch_cpus3.inst    108142395                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      108142414                       # number of ReadReq hits
system.cpu3.icache.ReadReq_misses::.cpu3.inst            3                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::.switch_cpus3.inst          174                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          177                       # number of ReadReq misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus3.inst     14264055                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     14264055                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_accesses::.cpu3.inst           22                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::.switch_cpus3.inst    108142569                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    108142591                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_miss_rate::.cpu3.inst     0.136364                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus3.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus3.inst 81977.327586                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 80587.881356                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus3.inst           87                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           87                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus3.inst           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           87                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus3.inst      8039286                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      8039286                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus3.inst 92405.586207                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 92405.586207                       # average ReadReq mshr miss latency
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse           83.919941                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          108142504                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs               90                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         1201583.377778                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle     16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus3.inst    80.919941                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.005859                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus3.inst     0.158047                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.163906                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024           85                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           85                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.166016                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        865140818                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       865140818                       # Number of data accesses
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.interrupts.clk_domain.clock          5328                       # Clock period in ticks
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                         22                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.trans_dist::ReadResp        7386447                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackDirty      5772878                       # Transaction distribution
system.cpu3.l2bus.trans_dist::WritebackClean      7150714                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeReq        62460                       # Transaction distribution
system.cpu3.l2bus.trans_dist::UpgradeResp        62460                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExReq       1006377                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadExResp      1006376                       # Transaction distribution
system.cpu3.l2bus.trans_dist::ReadSharedReq      7386451                       # Transaction distribution
system.cpu3.l2bus.pkt_count_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port          180                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port     25302612                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_count::total           25302792                       # Packet count per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.icache.mem_side_port::system.cpu3.l2cache.cpu_side_port         5760                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size_system.cpu3.dcache.mem_side_port::system.cpu3.l2cache.cpu_side_port   1074237056                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.pkt_size::total          1074242816                       # Cumulative packet size per connected requestor and responder (bytes)
system.cpu3.l2bus.snoops                      4531371                       # Total snoops (count)
system.cpu3.l2bus.snoopTraffic              290007744                       # Total snoop traffic (bytes)
system.cpu3.l2bus.snoop_fanout::samples      12986659                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::mean         0.000313                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::stdev        0.018221                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::0            12982709     99.97%     99.97% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::1                3829      0.03%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::2                 121      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::3                   0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.l2bus.snoop_fanout::total        12986659                       # Request fanout histogram
system.cpu3.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.l2bus.reqLayer0.occupancy     11199437019                       # Layer occupancy (ticks)
system.cpu3.l2bus.reqLayer0.utilization           8.4                       # Layer utilization (%)
system.cpu3.l2bus.respLayer0.occupancy          87245                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.l2bus.respLayer1.occupancy     8405134784                       # Layer occupancy (ticks)
system.cpu3.l2bus.respLayer1.utilization          6.3                       # Layer utilization (%)
system.cpu3.l2cache.demand_hits::.switch_cpus3.data      3862374                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        3862374                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus3.data      3862374                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       3862374                       # number of overall hits
system.cpu3.l2cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.inst           87                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus3.data      4530359                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total      4530454                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.cpu3.l2cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.inst           87                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus3.data      4530359                       # number of overall misses
system.cpu3.l2cache.overall_misses::total      4530454                       # number of overall misses
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.inst      7980012                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus3.data 236778065586                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 236786045598                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.inst      7980012                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus3.data 236778065586                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 236786045598                       # number of overall miss cycles
system.cpu3.l2cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.inst           87                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus3.data      8392733                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total      8392828                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.inst           87                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus3.data      8392733                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total      8392828                       # number of overall (read+write) accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.inst            1                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus3.data     0.539795                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.539801                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.inst            1                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus3.data     0.539795                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.539801                       # miss rate for overall accesses
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.inst 91724.275862                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus3.data 52264.746698                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 52265.412164                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.inst 91724.275862                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus3.data 52264.746698                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 52265.412164                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      4531371                       # number of writebacks
system.cpu3.l2cache.writebacks::total         4531371                       # number of writebacks
system.cpu3.l2cache.demand_mshr_hits::.switch_cpus3.data            2                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu3.l2cache.overall_mshr_hits::.switch_cpus3.data            2                       # number of overall MSHR hits
system.cpu3.l2cache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.inst           87                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus3.data      4530357                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total      4530444                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.inst           87                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus3.data      4530357                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total      4530444                       # number of overall MSHR misses
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.inst      7951041                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus3.data 235269439056                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 235277390097                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.inst      7951041                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus3.data 235269439056                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 235277390097                       # number of overall MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus3.data     0.539795                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.539799                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus3.data     0.539795                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.539799                       # mshr miss rate for overall accesses
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 91391.275862                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 51931.765875                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 51932.523633                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 91391.275862                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 51931.765875                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 51932.523633                       # average overall mshr miss latency
system.cpu3.l2cache.replacements              4531371                       # number of replacements
system.cpu3.l2cache.WritebackDirty_hits::.writebacks      4266883                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total      4266883                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks      4266883                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total      4266883                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_hits::.writebacks      4125041                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total      4125041                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_accesses::.writebacks      4125041                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total      4125041                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus3.data        62458                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total        62458                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus3.data            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_miss_latency::.switch_cpus3.data        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_miss_latency::total        36963                       # number of UpgradeReq miss cycles
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus3.data        62460                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total        62460                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus3.data     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.000032                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::.switch_cpus3.data 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_avg_miss_latency::total 18481.500000                       # average UpgradeReq miss latency
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus3.data            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus3.data        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total        36297                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus3.data     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.000032                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus3.data 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 18148.500000                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus3.data       243725                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total       243725                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus3.data       762651                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total       762652                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus3.data  14623156206                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total  14623156206                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus3.data      1006376                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total      1006377                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus3.data     0.757819                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.757819                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 19174.112675                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 19174.087534                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_mshr_hits::.switch_cpus3.data            2                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_hits::total            2                       # number of ReadExReq MSHR hits
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus3.data       762649                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total       762649                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data  14369175108                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total  14369175108                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.757817                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.757816                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 18841.138070                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 18841.138070                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus3.data      3618649                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total      3618649                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.inst           87                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus3.data      3767708                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      3767802                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7980012                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus3.data 222154909380                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 222162889392                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus3.data      7386357                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      7386451                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.510090                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.510096                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91724.275862                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 58962.878594                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 58963.525523                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           87                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      3767708                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      3767795                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      7951041                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 220900263948                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 220908214989                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.510090                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.510095                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 91391.275862                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 58629.878947                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 58630.635422                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse        2359.530659                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          16847205                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs         4533749                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            3.715955                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle    16815150906111                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     1.636907                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.inst     3.000000                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data     1.001990                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.inst    62.774181                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus3.data  2291.117580                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000400                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.inst     0.000732                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.000245                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.inst     0.015326                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus3.data     0.559355                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total     0.576057                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         2378                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          575                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1         1472                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::4          330                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024     0.580566                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       274089637                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      274089637                       # Number of data accesses
system.cpu3.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_mshrs              0                       # number of cycles access was blocked
system.cpu3.mmucache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.mmucache.replacements                   0                       # number of replacements
system.cpu3.mmucache.mmubus.snoops                  0                       # Total snoops (count)
system.cpu3.mmucache.mmubus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.cpu3.mmucache.mmubus.snoop_fanout::samples            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::mean          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::stdev          nan                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::underflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::0            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::overflows            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::max_value            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.snoop_fanout::total            0                       # Request fanout histogram
system.cpu3.mmucache.mmubus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.mmucache.tags.tagsinuse                 0                       # Cycle average of tags in use
system.cpu3.mmucache.tags.total_refs                0                       # Total number of references to valid blocks.
system.cpu3.mmucache.tags.sampled_refs              0                       # Sample count of references to valid blocks.
system.cpu3.mmucache.tags.avg_refs                nan                       # Average number of references to valid blocks.
system.cpu3.mmucache.tags.warmup_cycle              0                       # Cycle when the warmup percentage was hit.
system.cpu3.mmucache.tags.tag_accesses              0                       # Number of tag accesses
system.cpu3.mmucache.tags.data_accesses             0                       # Number of data accesses
system.cpu3.mmucache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions
system.cpu3.power_state.pwrStateResidencyTicks::ON 16815150915778                       # Cumulative time (in ticks) in various power states
system.cpu3.power_state.pwrStateResidencyTicks::OFF 132956254979                       # Cumulative time (in ticks) in various power states
system.cpu3.thread0.numInsts                        0                       # Number of Instructions committed
system.cpu3.thread0.numOps                          0                       # Number of Ops committed
system.cpu3.thread0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       333                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l3bus.trans_dist::ReadResp            15080363                       # Transaction distribution
system.l3bus.trans_dist::WritebackDirty       6139185                       # Transaction distribution
system.l3bus.trans_dist::WritebackClean      12091062                       # Transaction distribution
system.l3bus.trans_dist::CleanEvict           6691964                       # Transaction distribution
system.l3bus.trans_dist::UpgradeReq                15                       # Transaction distribution
system.l3bus.trans_dist::UpgradeResp               15                       # Transaction distribution
system.l3bus.trans_dist::ReadExReq            3036158                       # Transaction distribution
system.l3bus.trans_dist::ReadExResp           3036157                       # Transaction distribution
system.l3bus.trans_dist::ReadSharedReq       15080371                       # Transaction distribution
system.l3bus.pkt_count_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port     13576206                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port     13564298                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port     13610499                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port     13589113                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_count::total                54340116                       # Packet count per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu0.l2cache.mem_side_port::system.l3cache.cpu_side_port    579197568                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu1.l2cache.mem_side_port::system.l3cache.cpu_side_port    578695232                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu2.l2cache.mem_side_port::system.l3cache.cpu_side_port    580660928                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size_system.cpu3.l2cache.mem_side_port::system.l3cache.cpu_side_port    579753920                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.pkt_size::total               2318307648                       # Cumulative packet size per connected requestor and responder (bytes)
system.l3bus.snoops                           6815174                       # Total snoops (count)
system.l3bus.snoopTraffic                     7885440                       # Total snoop traffic (bytes)
system.l3bus.snoop_fanout::samples           24959806                       # Request fanout histogram
system.l3bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l3bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l3bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l3bus.snoop_fanout::0                 24959806    100.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::3                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::4                        0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l3bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l3bus.snoop_fanout::total             24959806                       # Request fanout histogram
system.l3bus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.l3bus.reqLayer0.occupancy          18123390875                       # Layer occupancy (ticks)
system.l3bus.reqLayer0.utilization               13.6                       # Layer utilization (%)
system.l3bus.respLayer0.occupancy          3030933910                       # Layer occupancy (ticks)
system.l3bus.respLayer0.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer1.occupancy          3027696787                       # Layer occupancy (ticks)
system.l3bus.respLayer1.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer2.occupancy          3038355744                       # Layer occupancy (ticks)
system.l3bus.respLayer2.utilization               2.3                       # Layer utilization (%)
system.l3bus.respLayer3.occupancy          3033296906                       # Layer occupancy (ticks)
system.l3bus.respLayer3.utilization               2.3                       # Layer utilization (%)
system.l3cache.demand_hits::.switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus0.data      2800335                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.inst            6                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus1.data      2808789                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.inst            6                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus2.data      2806276                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.inst            5                       # number of demand (read+write) hits
system.l3cache.demand_hits::.switch_cpus3.data      2813628                       # number of demand (read+write) hits
system.l3cache.demand_hits::total            11229048                       # number of demand (read+write) hits
system.l3cache.overall_hits::.switch_cpus0.inst            3                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus0.data      2800335                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.inst            6                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus1.data      2808789                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.inst            6                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus2.data      2806276                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.inst            5                       # number of overall hits
system.l3cache.overall_hits::.switch_cpus3.data      2813628                       # number of overall hits
system.l3cache.overall_hits::total           11229048                       # number of overall hits
system.l3cache.demand_misses::.cpu0.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu0.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu1.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu2.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.inst            3                       # number of demand (read+write) misses
system.l3cache.demand_misses::.cpu3.data            5                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus0.data      1725809                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.inst           82                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus1.data      1713290                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.inst           83                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus2.data      1731293                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.inst           82                       # number of demand (read+write) misses
system.l3cache.demand_misses::.switch_cpus3.data      1716727                       # number of demand (read+write) misses
system.l3cache.demand_misses::total           6887481                       # number of demand (read+write) misses
system.l3cache.overall_misses::.cpu0.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu0.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu1.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu1.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu2.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu2.data            5                       # number of overall misses
system.l3cache.overall_misses::.cpu3.inst            3                       # number of overall misses
system.l3cache.overall_misses::.cpu3.data            5                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus0.data      1725809                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.inst           82                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus1.data      1713290                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.inst           83                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus2.data      1731293                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.inst           82                       # number of overall misses
system.l3cache.overall_misses::.switch_cpus3.data      1716727                       # number of overall misses
system.l3cache.overall_misses::total          6887481                       # number of overall misses
system.l3cache.demand_miss_latency::.switch_cpus0.inst      8504820                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus0.data 178906017426                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.inst      7164162                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus1.data 176804022130                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.inst      6912081                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus2.data 178774838279                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.inst      7527798                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::.switch_cpus3.data 177428317102                       # number of demand (read+write) miss cycles
system.l3cache.demand_miss_latency::total 711943303798                       # number of demand (read+write) miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.inst      8504820                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus0.data 178906017426                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.inst      7164162                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus1.data 176804022130                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.inst      6912081                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus2.data 178774838279                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.inst      7527798                       # number of overall miss cycles
system.l3cache.overall_miss_latency::.switch_cpus3.data 177428317102                       # number of overall miss cycles
system.l3cache.overall_miss_latency::total 711943303798                       # number of overall miss cycles
system.l3cache.demand_accesses::.cpu0.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu0.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu1.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu2.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.inst            3                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.cpu3.data            5                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.inst           86                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus0.data      4526144                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.inst           88                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus1.data      4522079                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.inst           89                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus2.data      4537569                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.inst           87                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::.switch_cpus3.data      4530355                       # number of demand (read+write) accesses
system.l3cache.demand_accesses::total        18116529                       # number of demand (read+write) accesses
system.l3cache.overall_accesses::.cpu0.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu0.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu1.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu2.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.inst            3                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.cpu3.data            5                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.inst           86                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus0.data      4526144                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.inst           88                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus1.data      4522079                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.inst           89                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus2.data      4537569                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.inst           87                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::.switch_cpus3.data      4530355                       # number of overall (read+write) accesses
system.l3cache.overall_accesses::total       18116529                       # number of overall (read+write) accesses
system.l3cache.demand_miss_rate::.cpu0.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu0.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu1.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu2.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.inst            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.cpu3.data            1                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.inst     0.965116                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus0.data     0.381298                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.inst     0.931818                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus1.data     0.378872                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.inst     0.932584                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus2.data     0.381546                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.inst     0.942529                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::.switch_cpus3.data     0.378939                       # miss rate for demand accesses
system.l3cache.demand_miss_rate::total       0.380177                       # miss rate for demand accesses
system.l3cache.overall_miss_rate::.cpu0.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu0.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu1.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu2.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.inst            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.cpu3.data            1                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.inst     0.965116                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus0.data     0.381298                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.inst     0.931818                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus1.data     0.378872                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.inst     0.932584                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus2.data     0.381546                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.inst     0.942529                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::.switch_cpus3.data     0.378939                       # miss rate for overall accesses
system.l3cache.overall_miss_rate::total      0.380177                       # miss rate for overall accesses
system.l3cache.demand_avg_miss_latency::.switch_cpus0.inst 102467.710843                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus0.data 103665.015900                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.inst 87367.829268                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus1.data 103195.619031                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.inst 83278.084337                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus2.data 103260.879747                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.inst 91802.414634                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::.switch_cpus3.data 103352.668830                       # average overall miss latency
system.l3cache.demand_avg_miss_latency::total 103367.733980                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.inst 102467.710843                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus0.data 103665.015900                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.inst 87367.829268                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus1.data 103195.619031                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.inst 83278.084337                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus2.data 103260.879747                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.inst 91802.414634                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::.switch_cpus3.data 103352.668830                       # average overall miss latency
system.l3cache.overall_avg_miss_latency::total 103367.733980                       # average overall miss latency
system.l3cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l3cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l3cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l3cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l3cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l3cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3cache.writebacks::.writebacks         123210                       # number of writebacks
system.l3cache.writebacks::total               123210                       # number of writebacks
system.l3cache.demand_mshr_misses::.switch_cpus0.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus0.data      1725809                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.inst           82                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus1.data      1713290                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.inst           83                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus2.data      1731293                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.inst           82                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::.switch_cpus3.data      1716727                       # number of demand (read+write) MSHR misses
system.l3cache.demand_mshr_misses::total      6887449                       # number of demand (read+write) MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus0.data      1725809                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.inst           82                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus1.data      1713290                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.inst           83                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus2.data      1731293                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.inst           82                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::.switch_cpus3.data      1716727                       # number of overall MSHR misses
system.l3cache.overall_mshr_misses::total      6887449                       # number of overall MSHR misses
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.inst      7952040                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus0.data 167412142806                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.inst      6618042                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus1.data 165393510730                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.inst      6359301                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus2.data 167244426899                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.inst      6981678                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::.switch_cpus3.data 165994935262                       # number of demand (read+write) MSHR miss cycles
system.l3cache.demand_mshr_miss_latency::total 666072926758                       # number of demand (read+write) MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.inst      7952040                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus0.data 167412142806                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.inst      6618042                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus1.data 165393510730                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.inst      6359301                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus2.data 167244426899                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.inst      6981678                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::.switch_cpus3.data 165994935262                       # number of overall MSHR miss cycles
system.l3cache.overall_mshr_miss_latency::total 666072926758                       # number of overall MSHR miss cycles
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.inst     0.965116                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus0.data     0.381298                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.inst     0.931818                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus1.data     0.378872                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.inst     0.932584                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus2.data     0.381546                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.inst     0.942529                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::.switch_cpus3.data     0.378939                       # mshr miss rate for demand accesses
system.l3cache.demand_mshr_miss_rate::total     0.380175                       # mshr miss rate for demand accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.inst     0.965116                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus0.data     0.381298                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.inst     0.931818                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus1.data     0.378872                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.inst     0.932584                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus2.data     0.381546                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.inst     0.942529                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::.switch_cpus3.data     0.378939                       # mshr miss rate for overall accesses
system.l3cache.overall_mshr_miss_rate::total     0.380175                       # mshr miss rate for overall accesses
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.inst 95807.710843                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus0.data 97005.023618                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.inst 80707.829268                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus1.data 96535.619031                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.inst 76618.084337                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus2.data 96600.879747                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.inst 85142.414634                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::.switch_cpus3.data 96692.680468                       # average overall mshr miss latency
system.l3cache.demand_avg_mshr_miss_latency::total 96708.219075                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.inst 95807.710843                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus0.data 97005.023618                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.inst 80707.829268                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus1.data 96535.619031                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.inst 76618.084337                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus2.data 96600.879747                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.inst 85142.414634                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::.switch_cpus3.data 96692.680468                       # average overall mshr miss latency
system.l3cache.overall_avg_mshr_miss_latency::total 96708.219075                       # average overall mshr miss latency
system.l3cache.replacements                   6815174                       # number of replacements
system.l3cache.WritebackDirty_hits::.writebacks      6015975                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_hits::total      6015975                       # number of WritebackDirty hits
system.l3cache.WritebackDirty_accesses::.writebacks      6015975                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackDirty_accesses::total      6015975                       # number of WritebackDirty accesses(hits+misses)
system.l3cache.WritebackClean_hits::.writebacks     12091062                       # number of WritebackClean hits
system.l3cache.WritebackClean_hits::total     12091062                       # number of WritebackClean hits
system.l3cache.WritebackClean_accesses::.writebacks     12091062                       # number of WritebackClean accesses(hits+misses)
system.l3cache.WritebackClean_accesses::total     12091062                       # number of WritebackClean accesses(hits+misses)
system.l3cache.UpgradeReq_hits::.switch_cpus0.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus1.data            5                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus2.data            3                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::.switch_cpus3.data            4                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_hits::total              15                       # number of UpgradeReq hits
system.l3cache.UpgradeReq_accesses::.switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus1.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus2.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::.switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.UpgradeReq_accesses::total           15                       # number of UpgradeReq accesses(hits+misses)
system.l3cache.ReadExReq_hits::.switch_cpus0.data       751023                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus1.data       757220                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus2.data       753582                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::.switch_cpus3.data       758405                       # number of ReadExReq hits
system.l3cache.ReadExReq_hits::total          3020230                       # number of ReadExReq hits
system.l3cache.ReadExReq_misses::.cpu0.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu1.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu2.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.cpu3.data            1                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus0.data         3778                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus1.data         4118                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus2.data         3786                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::.switch_cpus3.data         4242                       # number of ReadExReq misses
system.l3cache.ReadExReq_misses::total          15928                       # number of ReadExReq misses
system.l3cache.ReadExReq_miss_latency::.switch_cpus0.data    619783902                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus1.data    548467976                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus2.data    608225137                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::.switch_cpus3.data    654021956                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_miss_latency::total   2430498971                       # number of ReadExReq miss cycles
system.l3cache.ReadExReq_accesses::.cpu0.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu1.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu2.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.cpu3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus0.data       754801                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus1.data       761338                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus2.data       757368                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::.switch_cpus3.data       762647                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_accesses::total      3036158                       # number of ReadExReq accesses(hits+misses)
system.l3cache.ReadExReq_miss_rate::.cpu0.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu1.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu2.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.cpu3.data            1                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus0.data     0.005005                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus1.data     0.005409                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus2.data     0.004999                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::.switch_cpus3.data     0.005562                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_miss_rate::total     0.005246                       # miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus0.data 164050.794600                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus1.data 133187.949490                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus2.data 160651.119123                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::.switch_cpus3.data 154177.735974                       # average ReadExReq miss latency
system.l3cache.ReadExReq_avg_miss_latency::total 152592.853528                       # average ReadExReq miss latency
system.l3cache.ReadExReq_mshr_misses::.switch_cpus0.data         3778                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus1.data         4118                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus2.data         3786                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::.switch_cpus3.data         4242                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_misses::total        15924                       # number of ReadExReq MSHR misses
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus0.data    594622422                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus1.data    521042096                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus2.data    583010377                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::.switch_cpus3.data    625770236                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_latency::total   2324445131                       # number of ReadExReq MSHR miss cycles
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus0.data     0.005005                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus1.data     0.005409                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus2.data     0.004999                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::.switch_cpus3.data     0.005562                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_mshr_miss_rate::total     0.005245                       # mshr miss rate for ReadExReq accesses
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus0.data 157390.794600                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus1.data 126527.949490                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus2.data 153991.119123                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus3.data 147517.735974                       # average ReadExReq mshr miss latency
system.l3cache.ReadExReq_avg_mshr_miss_latency::total 145971.183811                       # average ReadExReq mshr miss latency
system.l3cache.ReadSharedReq_hits::.switch_cpus0.inst            3                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus0.data      2049312                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.inst            6                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus1.data      2051569                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.inst            6                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus2.data      2052694                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.inst            5                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::.switch_cpus3.data      2055223                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_hits::total      8208818                       # number of ReadSharedReq hits
system.l3cache.ReadSharedReq_misses::.cpu0.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu0.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu1.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu2.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.inst            3                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.cpu3.data            4                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus0.data      1722031                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus1.data      1709172                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.inst           83                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus2.data      1727507                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.inst           82                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::.switch_cpus3.data      1712485                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_misses::total      6871553                       # number of ReadSharedReq misses
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.inst      8504820                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus0.data 178286233524                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.inst      7164162                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus1.data 176255554154                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.inst      6912081                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus2.data 178166613142                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.inst      7527798                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::.switch_cpus3.data 176774295146                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_miss_latency::total 709512804827                       # number of ReadSharedReq miss cycles
system.l3cache.ReadSharedReq_accesses::.cpu0.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu1.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu2.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.cpu3.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.inst           86                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus0.data      3771343                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.inst           88                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus1.data      3760741                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.inst           89                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus2.data      3780201                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.inst           87                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::.switch_cpus3.data      3767708                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_accesses::total     15080371                       # number of ReadSharedReq accesses(hits+misses)
system.l3cache.ReadSharedReq_miss_rate::.cpu0.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu0.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu1.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu2.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.inst            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.cpu3.data            1                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.inst     0.965116                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus0.data     0.456609                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.inst     0.931818                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus1.data     0.454477                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.inst     0.932584                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus2.data     0.456988                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.inst     0.942529                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::.switch_cpus3.data     0.454516                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_miss_rate::total     0.455662                       # miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.inst 102467.710843                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus0.data 103532.534271                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.inst 87367.829268                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus1.data 103123.356897                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.inst 83278.084337                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus2.data 103135.103442                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.inst 91802.414634                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::.switch_cpus3.data 103226.769955                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_avg_miss_latency::total 103253.632014                       # average ReadSharedReq miss latency
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus0.data      1722031                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.inst           82                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus1.data      1709172                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.inst           83                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus2.data      1727507                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.inst           82                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::.switch_cpus3.data      1712485                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_misses::total      6871525                       # number of ReadSharedReq MSHR misses
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.inst      7952040                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus0.data 166817520384                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.inst      6618042                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus1.data 164872468634                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.inst      6359301                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus2.data 166661416522                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.inst      6981678                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::.switch_cpus3.data 165369165026                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_latency::total 663748481627                       # number of ReadSharedReq MSHR miss cycles
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.inst     0.965116                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus0.data     0.456609                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.inst     0.931818                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus1.data     0.454477                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.inst     0.932584                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus2.data     0.456988                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.inst     0.942529                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::.switch_cpus3.data     0.454516                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_mshr_miss_rate::total     0.455660                       # mshr miss rate for ReadSharedReq accesses
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.inst 95807.710843                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus0.data 96872.542007                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.inst 80707.829268                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus1.data 96463.356897                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.inst 76618.084337                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus2.data 96475.103442                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.inst 85142.414634                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus3.data 96566.781622                       # average ReadSharedReq mshr miss latency
system.l3cache.ReadSharedReq_avg_mshr_miss_latency::total 96594.057597                       # average ReadSharedReq mshr miss latency
system.l3cache.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.l3cache.tags.tagsinuse            61669.543475                       # Cycle average of tags in use
system.l3cache.tags.total_refs               29336100                       # Total number of references to valid blocks.
system.l3cache.tags.sampled_refs             18106404                       # Sample count of references to valid blocks.
system.l3cache.tags.avg_refs                 1.620206                       # Average number of references to valid blocks.
system.l3cache.tags.warmup_cycle         16815195119187                       # Cycle when the warmup percentage was hit.
system.l3cache.tags.occ_blocks::.writebacks 61669.543475                       # Average occupied blocks per requestor
system.l3cache.tags.occ_percent::.writebacks     0.941003                       # Average percentage of cache occupancy
system.l3cache.tags.occ_percent::total       0.941003                       # Average percentage of cache occupancy
system.l3cache.tags.occ_task_id_blocks::1024        62170                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::0         1489                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::1        11089                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::2        46250                       # Occupied blocks per task id
system.l3cache.tags.age_task_id_blocks_1024::3         3342                       # Occupied blocks per task id
system.l3cache.tags.occ_task_id_percent::1024     0.948639                       # Percentage of cache occupancy per task id
system.l3cache.tags.tag_accesses            597683700                       # Number of tag accesses
system.l3cache.tags.data_accesses           597683700                       # Number of data accesses
system.l3cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    123046.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus0.data::samples   1724892.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus1.data::samples   1712265.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.inst::samples        83.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus2.data::samples   1730546.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.inst::samples        82.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus3.data::samples   1715579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003651044984                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         7673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         7673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            11156060                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             117003                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     6887447                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     123210                       # Number of write requests accepted
system.mem_ctrls.readBursts                   6887447                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   123210                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   3835                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   164                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.46                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      56.94                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               6887447                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               123210                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  850899                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1013886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1077239                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  992028                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  817922                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  644051                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  481616                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  345303                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  240644                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  161832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                 105108                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  64778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  38368                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  21697                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  12256                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   6826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2231                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    718                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    396                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    257                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                    143                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     82                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                     42                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                     10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                     13                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      8                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                     12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     91                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     97                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   1517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   2222                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   3322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   4600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   5640                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   6502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   7147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   7777                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   9112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   9563                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   9897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                  10331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                  10422                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                  10072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   3057                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                   2194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                   1660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                   1034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                    867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                    494                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                    415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                    372                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                    307                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                    238                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                    234                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                    219                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                    178                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                    155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                     93                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                     80                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                     68                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                     49                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                     40                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                     39                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                     26                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                     22                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                     23                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                     18                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                    14                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                    13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                    11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                    10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         7673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     896.412094                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   3354.676884                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095         7024     91.54%     91.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191          364      4.74%     96.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-12287          158      2.06%     98.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-16383           59      0.77%     99.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-20479           27      0.35%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-24575           30      0.39%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-28671            6      0.08%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-32767            4      0.05%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-135167            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          7673                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         7673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.028672                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.026598                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.273455                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7577     98.75%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.07%     98.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               72      0.94%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               12      0.16%     99.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                2      0.03%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                3      0.04%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          7673                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  245440                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys               440796608                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              7885440                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   3315.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     59.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132956148429                       # Total gap between requests
system.mem_ctrls.avgGap                      18964.86                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus0.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus0.data    110393088                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus1.data    109584960                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.inst         5312                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus2.data    110754944                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.inst         5248                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus3.data    109797056                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      7871232                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus0.inst 39952.987554509091                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus0.data 830296248.299666166306                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.inst 39471.626258671633                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus1.data 824218099.217126607895                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.inst 39952.987554509091                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus2.data 833017865.066331148148                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.inst 39471.626258671633                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus3.data 825813330.551531910896                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 59201663.052457392216                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus0.data      1725809                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus1.data      1713290                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.inst           83                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus2.data      1731293                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.inst           82                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus3.data      1716725                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       123210                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.inst      4840560                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus0.data 102741116556                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.inst      3544139                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus1.data 101192019217                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.inst      3247481                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus2.data 102365104724                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.inst      3906274                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus3.data 101665816657                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 7428162718323                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.inst     58320.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus0.data     59532.15                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.inst     43221.21                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus1.data     59062.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.inst     39126.28                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus2.data     59126.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.inst     47637.49                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus3.data     59220.79                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  60288635.00                       # Per-requestor write average memory access latency
system.mem_ctrls.rh_rrs_num_accesses          3308600                       # RRS memory accesses to defense
system.mem_ctrls.rh_rrs_remapped_row_accessed            0                       # RRS remapped row accessed
system.mem_ctrls.rh_rrs_clean_install               0                       # RRS swaps inserted without eviction
system.mem_ctrls.rh_rrs_only_unswap                 0                       # RRS swaps inserted with eviction
system.mem_ctrls.rh_rrs_clean_reswap                0                       # RRS swaps inserted using re-swap without eviction
system.mem_ctrls.rh_rrs_dirty_reswap                0                       # RRS swaps inserted using re-swap with eviction
system.mem_ctrls.rh_rrs_rand_row_gen_failed            0                       # RRS rand row generation failed for 10 trials
system.mem_ctrls.rh_rrs_num_resets              30177                       # RRS number of total resets
system.mem_ctrls.rh_mg_numUniqRows                  0                       # MG number of unique rows flagged as aggressor
system.mem_ctrls.rh_move_to_qr                      0                       # RQ move from outside to within QR
system.mem_ctrls.rh_move_within_qr                  0                       # RQ move within QR
system.mem_ctrls.rh_move_to_qr_remove               0                       # RQ move from outside to within QR with remove
system.mem_ctrls.rh_move_within_qr_remove            0                       # RQ move within QR with remove
system.mem_ctrls.rh_drain_qr                        0                       # RQ rows drained from QR
system.mem_ctrls.rh_cbf_true_pos                    0                       # RQ CBF true positives
system.mem_ctrls.rh_cbf_false_pos                   0                       # RQ CBF false positives
system.mem_ctrls.rh_cbf_true_neg                    0                       # RQ CBF true negatives
system.mem_ctrls.rh_btv_true_pos                    0                       # RQ BTV true positives
system.mem_ctrls.rh_btv_false_pos                   0                       # RQ BTV false positives
system.mem_ctrls.rh_btv_true_neg                    0                       # RQ BTV true negatives
system.mem_ctrls.rh_btv_occupancy_0                 0                       # RQ BTV with 0 remapped entries
system.mem_ctrls.rh_btv_occupancy_1                 0                       # RQ BTV with 1 remapped entries
system.mem_ctrls.rh_btv_occupancy_2                 0                       # RQ BTV with 2 remapped entries
system.mem_ctrls.rh_btv_occupancy_3                 0                       # RQ BTV with 3+ remapped entries
system.mem_ctrls.rh_cache_hit                       0                       # RQ cache hit
system.mem_ctrls.rh_cache_partial_hit_orr_set            0                       # RQ cache partial hit ORR set
system.mem_ctrls.rh_cache_partial_hit_orr_unset            0                       # RQ cache partial hit ORR unset
system.mem_ctrls.rh_cache_miss                      0                       # RQ cache miss
system.mem_ctrls.rh_cache_miss_entry_inserts            0                       # RQ cache filled with missed entry
system.mem_ctrls.rh_cache_miss_line_entry_inserts            0                       # RQ cache filled with ORR line entry
system.mem_ctrls.rh_cache_clean_evicts              0                       # RQ cache clean evictions
system.mem_ctrls.rh_cache_dirty_evicts              0                       # RQ cache dirty evictions
system.mem_ctrls.rh_rq_occupancy                    0                       # RQ quarantine region occupancy per 64ms
system.mem_ctrls.rh_num_access_to_row_1             0                       # RQ rows with 1 to 10 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_10            0                       # RQ rows with 10 to 100 accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_100            0                       # RQ rows with 100 to 1K accesses per 64ms
system.mem_ctrls.rh_num_access_to_row_1000            0                       # RQ rows with 1K+ accesses per 64ms
system.mem_ctrls.rh_num_access_over_rh              0                       # RQ rows with RTH+ accesses per 64ms
system.mem_ctrls.rh_num_rfms                      749                       # Number of RFMs issued
system.mem_ctrls.rh_num_mitigs                  82583                       # Number of Mitigations issued
system.mem_ctrls.rh_num_access_to_bank_0_2            9                       # Banks with accesses 0->2 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_2_4           10                       # Banks with accesses 2->4 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_4_8            9                       # Banks with accesses 4->8 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_8_16            2                       # Banks with accesses 8->16 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_16_32            0                       # Banks with accesses 16->32 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_32_64            0                       # Banks with accesses 32->64 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_64_128            0                       # Banks with accesses 64->128 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_128_166            0                       # Banks with accesses 128->166 per 7.8us
system.mem_ctrls.rh_num_access_to_bank_166_above            0                       # Banks with accesses 166->above per 7.8us
system.mem_ctrls.rh_num_access_bank_over_rfm_th            0                       # Banks with accesses over RFM threshold per 7.8us
system.mem_ctrls.dram.bytes_read::.cpu0.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu0.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu1.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu2.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.inst          192                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu3.data          320                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus0.data    110451776                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus1.data    109650560                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.inst         5312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus2.data    110802752                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.inst         5248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus3.data    109870336                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total     440798592                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu0.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu1.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu2.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu3.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus0.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus1.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus2.inst         5312                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus3.inst         5248                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        21888                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      7885440                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      7885440                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu0.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu0.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu1.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu2.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu3.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus0.data      1725809                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus1.data      1713290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.inst           83                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus2.data      1731293                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.inst           82                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus3.data      1716724                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total        6887478                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       123210                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        123210                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu0.inst         1444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu0.data         2407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.inst         1444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu1.data         2407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.inst         1444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu2.data         2407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.inst         1444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu3.data         2407                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.inst        39953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus0.data    830737657                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.inst        39472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus1.data    824711495                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.inst        39953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus2.data    833377442                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.inst        39472                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus3.data    826364489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       3315365335                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu0.inst         1444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu1.inst         1444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu2.inst         1444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu3.inst         1444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus0.inst        39953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus1.inst        39472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus2.inst        39953                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus3.inst        39472                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       164626                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     59308525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        59308525                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     59308525                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.inst         1444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu0.data         2407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.inst         1444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu1.data         2407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.inst         1444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu2.data         2407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.inst         1444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu3.data         2407                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.inst        39953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus0.data    830737657                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.inst        39472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus1.data    824711495                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.inst        39953                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus2.data    833377442                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.inst        39472                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus3.data    826364489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      3374673860                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts              6883612                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              122988                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0       202327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1       201995                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2       226073                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3       228989                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4       219010                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5       217969                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6       214948                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7       215386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8       216402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9       216214                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10       216137                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11       216769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12       225405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13       225313                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14       225057                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15       224986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16       203427                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17       203597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18       211327                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19       212026                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20       221388                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21       221428                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22       204650                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23       205147                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24       231091                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25       231639                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26       206874                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27       204429                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28       202985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29       203630                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30       213821                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31       213173                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         3711                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4185                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         3402                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         3888                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         3813                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3719                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         3712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4084                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4097                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4062                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4063                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4188                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4187                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         3488                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         3482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         3853                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         3848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         3951                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         3947                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         3706                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         3707                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4407                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4290                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         3268                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         3191                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         3514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         3500                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         3789                       # Per bank write bursts
system.mem_ctrls.dram.totQLat            287571454504                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat           22936195184                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat       407979595608                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                41776.24                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           59268.24                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits             3685694                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              12283                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            53.54                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate            9.99                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples      3308596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   135.531722                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean    85.002000                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   217.942879                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127      2774926     83.87%     83.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       195437      5.91%     89.78% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        53929      1.63%     91.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511        45857      1.39%     92.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        35907      1.09%     93.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767        30561      0.92%     94.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895        26622      0.80%     95.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023        20655      0.62%     96.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151       124702      3.77%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total      3308596                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead             440551168                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            7871232                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             3313.504392                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               59.201663                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   17.56                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               17.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.31                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               52.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    10318774598.495974                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    13718566585.516642                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   28954652800.281239                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  462249906.047990                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 47400695514.631035                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 100677811068.675186                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 9436830765.196747                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  210969581238.864990                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1586.759234                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  13537656535                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  11975250000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 107443348444                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            6871548                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       123210                       # Transaction distribution
system.membus.trans_dist::CleanEvict          6691961                       # Transaction distribution
system.membus.trans_dist::ReadExReq             15928                       # Transaction distribution
system.membus.trans_dist::ReadExResp            15928                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq        6871551                       # Transaction distribution
system.membus.pkt_count_system.l3cache.mem_side_port::system.mem_ctrls.port     20590126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l3cache.mem_side_port::total     20590126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total               20590126                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::system.mem_ctrls.port    448683904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l3cache.mem_side_port::total    448683904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               448683904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           6887479                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 6887479    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             6887479                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer8.occupancy          4727099753                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization               3.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy        12561764621                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.4                       # Layer utilization (%)
system.switch_cpus0.branchPred.lookups      144635985                       # Number of BP lookups
system.switch_cpus0.branchPred.condPredicted     96220926                       # Number of conditional branches predicted
system.switch_cpus0.branchPred.condIncorrect      5762284                       # Number of conditional branches incorrect
system.switch_cpus0.branchPred.BTBLookups     50676841                       # Number of BTB lookups
system.switch_cpus0.branchPred.BTBHits       50613992                       # Number of BTB hits
system.switch_cpus0.branchPred.BTBHitPct    99.875981                       # BTB Hit Percentage
system.switch_cpus0.branchPred.RASUsed       19957687                       # Number of times the RAS was used to get a target.
system.switch_cpus0.branchPred.RASIncorrect            5                       # Number of incorrect RAS predictions.
system.switch_cpus0.branchPred.indirectLookups     18708250                       # Number of indirect predictor lookups.
system.switch_cpus0.branchPred.indirectHits     18528000                       # Number of indirect target hits.
system.switch_cpus0.branchPred.indirectMisses       180250                       # Number of indirect misses.
system.switch_cpus0.branchPred.indirectMispredicted        37559                       # Number of mispredicted indirect branches.
system.switch_cpus0.commit.commitSquashedInsts    360166773                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.branchMispredicts      5762194                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.numCommittedDist::samples    348206044                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::mean     1.235211                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::stdev     2.459167                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::0    244338958     70.17%     70.17% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::1     29152388      8.37%     78.54% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::2     12663349      3.64%     82.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::3     13408810      3.85%     86.03% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::4      8542283      2.45%     88.48% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::5      3790090      1.09%     89.57% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::6      2131364      0.61%     90.18% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::7      3935678      1.13%     91.31% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::8     30243124      8.69%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.numCommittedDist::total    348206044                       # Number of insts commited each cycle
system.switch_cpus0.commit.instsCommitted    249706174                       # Number of instructions committed
system.switch_cpus0.commit.opsCommitted     430108020                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.memRefs          109304297                       # Number of memory references committed
system.switch_cpus0.commit.loads             85351663                       # Number of loads committed
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus0.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          64237197                       # Number of branches committed
system.switch_cpus0.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus0.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.integer          429572508                       # Number of committed integer instructions.
system.switch_cpus0.commit.functionCalls      8259681                       # Number of function calls committed.
system.switch_cpus0.commit.committedInstType_0::No_OpClass       281333      0.07%      0.07% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntAlu    318179956     73.98%     74.04% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntMult       562941      0.13%     74.17% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IntDiv      1779493      0.41%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemRead     85351663     19.84%     94.43% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::MemWrite     23952634      5.57%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus0.commit.committedInstType_0::total    430108020                       # Class of committed instruction
system.switch_cpus0.commit.commitEligibleSamples     30243124                       # number cycles where commit BW limit reached
system.switch_cpus0.decode.idleCycles        18161679                       # Number of cycles decode is idle
system.switch_cpus0.decode.blockedCycles    242604367                       # Number of cycles decode is blocked
system.switch_cpus0.decode.runCycles        116400577                       # Number of cycles decode is running
system.switch_cpus0.decode.unblockCycles     16310018                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.squashCycles       5781913                       # Number of cycles decode is squashing
system.switch_cpus0.decode.branchResolved     46861497                       # Number of times decode resolved a  branch
system.switch_cpus0.decode.branchMispred           91                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.decodedInsts     875997215                       # Number of instructions handled by decode
system.switch_cpus0.decode.squashedInsts          596                       # Number of squashed instructions handled by decode
system.switch_cpus0.dtb.rdAccesses          135852958                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses           35817220                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses              1557682                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses               283100                       # TLB misses on write requests
system.switch_cpus0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.fetch.icacheStallCycles      4773811                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.insts             546621318                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.branches          144635985                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     89099679                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.cycles            388702741                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.squashCycles       11564006                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.switch_cpus0.fetch.cacheLines        108107900                       # Number of cache lines fetched
system.switch_cpus0.fetch.icacheSquashes          119                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.nisnDist::samples    399258564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::mean     2.370008                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::stdev     3.135561                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::0       224569409     56.25%     56.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::1        14034074      3.52%     59.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::2        12275348      3.07%     62.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::3        22063367      5.53%     68.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::4        21712950      5.44%     73.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::5        12311976      3.08%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::6        11767931      2.95%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::7        21736374      5.44%     85.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::8        58787135     14.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.nisnDist::total    399258564                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.362253                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.369059                       # Number of inst fetches per cycle
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses          108107900                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.lsq0.forwLoads           22625156                       # Number of loads that had data forwarded from stores
system.switch_cpus0.lsq0.squashedLoads       71048629                       # Number of loads squashed
system.switch_cpus0.lsq0.ignoredResponses       401620                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.lsq0.memOrderViolation        22536                       # Number of memory ordering violations
system.switch_cpus0.lsq0.squashedStores      16716850                       # Number of stores squashed
system.switch_cpus0.lsq0.rescheduledLoads         2304                       # Number of loads that were rescheduled
system.switch_cpus0.lsq0.blockedByCache           102                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF 132956264979                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.rename.squashCycles       5781913                       # Number of cycles rename is squashing
system.switch_cpus0.rename.idleCycles        25488747                       # Number of cycles rename is idle
system.switch_cpus0.rename.blockCycles      200815474                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus0.rename.runCycles        123457815                       # Number of cycles rename is running
system.switch_cpus0.rename.unblockCycles     43714605                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.renamedInsts     845285014                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents      3924612                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents      18931736                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LQFullEvents      29359683                       # Number of times rename has blocked due to LQ full
system.switch_cpus0.rename.SQFullEvents        456642                       # Number of times rename has blocked due to SQ full
system.switch_cpus0.rename.renamedOperands    883163705                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.lookups         2259129731                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.intLookups      1262594623                       # Number of integer rename lookups
system.switch_cpus0.rename.committedMaps    453722519                       # Number of HB maps that are committed
system.switch_cpus0.rename.undoneMaps       429441063                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts         47532050                       # count of insts added to the skid buffer
system.switch_cpus0.rob.reads              1108237713                       # The number of ROB reads
system.switch_cpus0.rob.writes             1631890116                       # The number of ROB writes
system.switch_cpus0.thread0.numInsts        249706174                       # Number of Instructions committed
system.switch_cpus0.thread0.numOps          430108020                       # Number of Ops committed
system.switch_cpus0.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus1.branchPred.lookups      144386726                       # Number of BP lookups
system.switch_cpus1.branchPred.condPredicted     96053613                       # Number of conditional branches predicted
system.switch_cpus1.branchPred.condIncorrect      5750633                       # Number of conditional branches incorrect
system.switch_cpus1.branchPred.BTBLookups     50605085                       # Number of BTB lookups
system.switch_cpus1.branchPred.BTBHits       50542218                       # Number of BTB hits
system.switch_cpus1.branchPred.BTBHitPct    99.875769                       # BTB Hit Percentage
system.switch_cpus1.branchPred.RASUsed       19923662                       # Number of times the RAS was used to get a target.
system.switch_cpus1.branchPred.RASIncorrect            6                       # Number of incorrect RAS predictions.
system.switch_cpus1.branchPred.indirectLookups     18675076                       # Number of indirect predictor lookups.
system.switch_cpus1.branchPred.indirectHits     18495485                       # Number of indirect target hits.
system.switch_cpus1.branchPred.indirectMisses       179591                       # Number of indirect misses.
system.switch_cpus1.branchPred.indirectMispredicted        37389                       # Number of mispredicted indirect branches.
system.switch_cpus1.commit.commitSquashedInsts    359608656                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.branchMispredicts      5750540                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.numCommittedDist::samples    348285472                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::mean     1.232384                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::stdev     2.457231                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::0    244696652     70.26%     70.26% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::1     29000626      8.33%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::2     12638445      3.63%     82.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::3     13390717      3.84%     86.06% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::4      8553671      2.46%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::5      3779256      1.09%     89.60% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::6      2123241      0.61%     90.21% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::7      3901505      1.12%     91.33% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::8     30201359      8.67%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.numCommittedDist::total    348285472                       # Number of insts commited each cycle
system.switch_cpus1.commit.instsCommitted    249193115                       # Number of instructions committed
system.switch_cpus1.commit.opsCommitted     429221484                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.memRefs          109079166                       # Number of memory references committed
system.switch_cpus1.commit.loads             85174608                       # Number of loads committed
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus1.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          64107098                       # Number of branches committed
system.switch_cpus1.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus1.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.integer          428687275                       # Number of committed integer instructions.
system.switch_cpus1.commit.functionCalls      8242728                       # Number of function calls committed.
system.switch_cpus1.commit.committedInstType_0::No_OpClass       280664      0.07%      0.07% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntAlu    317525059     73.98%     74.04% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntMult       561531      0.13%     74.17% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IntDiv      1775064      0.41%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemRead     85174608     19.84%     94.43% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::MemWrite     23904558      5.57%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus1.commit.committedInstType_0::total    429221484                       # Class of committed instruction
system.switch_cpus1.commit.commitEligibleSamples     30201359                       # number cycles where commit BW limit reached
system.switch_cpus1.decode.idleCycles        18122682                       # Number of cycles decode is idle
system.switch_cpus1.decode.blockedCycles    242900640                       # Number of cycles decode is blocked
system.switch_cpus1.decode.runCycles        116188938                       # Number of cycles decode is running
system.switch_cpus1.decode.unblockCycles     16276062                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.squashCycles       5770678                       # Number of cycles decode is squashing
system.switch_cpus1.decode.branchResolved     46787238                       # Number of times decode resolved a  branch
system.switch_cpus1.decode.branchMispred           96                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.decodedInsts     874356258                       # Number of instructions handled by decode
system.switch_cpus1.decode.squashedInsts          636                       # Number of squashed instructions handled by decode
system.switch_cpus1.dtb.rdAccesses          135583024                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses           35749653                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses              1555979                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses               282602                       # TLB misses on write requests
system.switch_cpus1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.fetch.icacheStallCycles      4762290                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.insts             545636693                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.branches          144386726                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     88961365                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.cycles            388725949                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.squashCycles       11541542                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.cacheLines        107927984                       # Number of cache lines fetched
system.switch_cpus1.fetch.icacheSquashes          120                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.nisnDist::samples    399259010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::mean     2.365745                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::stdev     3.134204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::0       224870922     56.32%     56.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::1        14013027      3.51%     59.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::2        12249139      3.07%     62.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::3        22030726      5.52%     68.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::4        21685239      5.43%     73.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::5        12293669      3.08%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::6        11753611      2.94%     79.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::7        21690999      5.43%     85.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::8        58671678     14.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.nisnDist::total    399259010                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.361629                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.366592                       # Number of inst fetches per cycle
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses          107927984                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.lsq0.forwLoads           22642139                       # Number of loads that had data forwarded from stores
system.switch_cpus1.lsq0.squashedLoads       70928794                       # Number of loads squashed
system.switch_cpus1.lsq0.ignoredResponses       400637                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.lsq0.memOrderViolation        23016                       # Number of memory ordering violations
system.switch_cpus1.lsq0.squashedStores      16691383                       # Number of stores squashed
system.switch_cpus1.lsq0.rescheduledLoads         2332                       # Number of loads that were rescheduled
system.switch_cpus1.lsq0.blockedByCache            93                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF 132956264979                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.rename.squashCycles       5770678                       # Number of cycles rename is squashing
system.switch_cpus1.rename.idleCycles        25434276                       # Number of cycles rename is idle
system.switch_cpus1.rename.blockCycles      201448976                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus1.rename.runCycles        123225565                       # Number of cycles rename is running
system.switch_cpus1.rename.unblockCycles     43379505                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.renamedInsts     843706501                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents      3997856                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents      18622466                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LQFullEvents      29070891                       # Number of times rename has blocked due to LQ full
system.switch_cpus1.rename.SQFullEvents        397886                       # Number of times rename has blocked due to SQ full
system.switch_cpus1.rename.renamedOperands    881508343                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.lookups         2254832374                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.intLookups      1260188913                       # Number of integer rename lookups
system.switch_cpus1.rename.committedMaps    452784310                       # Number of HB maps that are committed
system.switch_cpus1.rename.undoneMaps       428724009                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts         47442934                       # count of insts added to the skid buffer
system.switch_cpus1.rob.reads              1106914253                       # The number of ROB reads
system.switch_cpus1.rob.writes             1628921001                       # The number of ROB writes
system.switch_cpus1.thread0.numInsts        249193115                       # Number of Instructions committed
system.switch_cpus1.thread0.numOps          429221484                       # Number of Ops committed
system.switch_cpus1.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus2.branchPred.lookups      144772814                       # Number of BP lookups
system.switch_cpus2.branchPred.condPredicted     96311851                       # Number of conditional branches predicted
system.switch_cpus2.branchPred.condIncorrect      5766365                       # Number of conditional branches incorrect
system.switch_cpus2.branchPred.BTBLookups     50735137                       # Number of BTB lookups
system.switch_cpus2.branchPred.BTBHits       50672200                       # Number of BTB hits
system.switch_cpus2.branchPred.BTBHitPct    99.875950                       # BTB Hit Percentage
system.switch_cpus2.branchPred.RASUsed       19976412                       # Number of times the RAS was used to get a target.
system.switch_cpus2.branchPred.RASIncorrect            9                       # Number of incorrect RAS predictions.
system.switch_cpus2.branchPred.indirectLookups     18725433                       # Number of indirect predictor lookups.
system.switch_cpus2.branchPred.indirectHits     18544163                       # Number of indirect target hits.
system.switch_cpus2.branchPred.indirectMisses       181270                       # Number of indirect misses.
system.switch_cpus2.branchPred.indirectMispredicted        37576                       # Number of mispredicted indirect branches.
system.switch_cpus2.commit.commitSquashedInsts    360422474                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.branchMispredicts      5766275                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.numCommittedDist::samples    348171670                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::mean     1.236759                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::stdev     2.460439                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::0    244204309     70.14%     70.14% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::1     29175184      8.38%     78.52% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::2     12662474      3.64%     82.16% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::3     13425367      3.86%     86.01% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::4      8551468      2.46%     88.47% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::5      3796862      1.09%     89.56% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::6      2133484      0.61%     90.17% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::7      3942945      1.13%     91.30% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::8     30279577      8.70%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.numCommittedDist::total    348171670                       # Number of insts commited each cycle
system.switch_cpus2.commit.instsCommitted    250000002                       # Number of instructions committed
system.switch_cpus2.commit.opsCommitted     430604550                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.memRefs          109438585                       # Number of memory references committed
system.switch_cpus2.commit.loads             85453976                       # Number of loads committed
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus2.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          64313224                       # Number of branches committed
system.switch_cpus2.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus2.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.integer          430068896                       # Number of committed integer instructions.
system.switch_cpus2.commit.functionCalls      8268857                       # Number of function calls committed.
system.switch_cpus2.commit.committedInstType_0::No_OpClass       281406      0.07%      0.07% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntAlu    318541488     73.98%     74.04% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntMult       563098      0.13%     74.17% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IntDiv      1779973      0.41%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShift            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.58% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemRead     85453976     19.85%     94.43% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::MemWrite     23984609      5.57%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus2.commit.committedInstType_0::total    430604550                       # Class of committed instruction
system.switch_cpus2.commit.commitEligibleSamples     30279577                       # number cycles where commit BW limit reached
system.switch_cpus2.decode.idleCycles        18176116                       # Number of cycles decode is idle
system.switch_cpus2.decode.blockedCycles    242457142                       # Number of cycles decode is blocked
system.switch_cpus2.decode.runCycles        116510765                       # Number of cycles decode is running
system.switch_cpus2.decode.unblockCycles     16329646                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.squashCycles       5785989                       # Number of cycles decode is squashing
system.switch_cpus2.decode.branchResolved     46917304                       # Number of times decode resolved a  branch
system.switch_cpus2.decode.branchMispred           92                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.decodedInsts     876812026                       # Number of instructions handled by decode
system.switch_cpus2.decode.squashedInsts          596                       # Number of squashed instructions handled by decode
system.switch_cpus2.dtb.rdAccesses          135991172                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses           35859353                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses              1562253                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses               283934                       # TLB misses on write requests
system.switch_cpus2.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.fetch.icacheStallCycles      4775433                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.insts             547116795                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.branches          144772814                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     89192775                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.cycles            388698156                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.squashCycles       11572158                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.cacheLines        108212378                       # Number of cache lines fetched
system.switch_cpus2.fetch.icacheSquashes          127                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.nisnDist::samples    399259668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::mean     2.372137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::stdev     3.136096                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::0       224407731     56.21%     56.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::1        14049249      3.52%     59.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::2        12280548      3.08%     62.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::3        22087238      5.53%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::4        21741726      5.45%     73.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::5        12324285      3.09%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::6        11779917      2.95%     79.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::7        21753145      5.45%     85.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::8        58835829     14.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.nisnDist::total    399259668                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362596                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.370300                       # Number of inst fetches per cycle
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses          108212378                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus2.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.lsq0.forwLoads           22657231                       # Number of loads that had data forwarded from stores
system.switch_cpus2.lsq0.squashedLoads       71094115                       # Number of loads squashed
system.switch_cpus2.lsq0.ignoredResponses       401944                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.lsq0.memOrderViolation        22546                       # Number of memory ordering violations
system.switch_cpus2.lsq0.squashedStores      16729752                       # Number of stores squashed
system.switch_cpus2.lsq0.rescheduledLoads         2292                       # Number of loads that were rescheduled
system.switch_cpus2.lsq0.blockedByCache            95                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF 132956264979                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.rename.squashCycles       5785989                       # Number of cycles rename is squashing
system.switch_cpus2.rename.idleCycles        25510818                       # Number of cycles rename is idle
system.switch_cpus2.rename.blockCycles      200435507                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus2.rename.runCycles        123575899                       # Number of cycles rename is running
system.switch_cpus2.rename.unblockCycles     43951445                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.renamedInsts     846078221                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents      3910437                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents      19044512                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LQFullEvents      29588314                       # Number of times rename has blocked due to LQ full
system.switch_cpus2.rename.SQFullEvents        441475                       # Number of times rename has blocked due to SQ full
system.switch_cpus2.rename.renamedOperands    883988165                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.lookups         2261186723                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.intLookups      1263742432                       # Number of integer rename lookups
system.switch_cpus2.rename.committedMaps    454244888                       # Number of HB maps that are committed
system.switch_cpus2.rename.undoneMaps       429743159                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts         47610641                       # count of insts added to the skid buffer
system.switch_cpus2.rob.reads              1108919117                       # The number of ROB reads
system.switch_cpus2.rob.writes             1633430045                       # The number of ROB writes
system.switch_cpus2.thread0.numInsts        250000002                       # Number of Instructions committed
system.switch_cpus2.thread0.numOps          430604550                       # Number of Ops committed
system.switch_cpus2.thread0.numMemRefs              0                       # Number of Memory References
system.switch_cpus3.branchPred.lookups      144679548                       # Number of BP lookups
system.switch_cpus3.branchPred.condPredicted     96248893                       # Number of conditional branches predicted
system.switch_cpus3.branchPred.condIncorrect      5762228                       # Number of conditional branches incorrect
system.switch_cpus3.branchPred.BTBLookups     50698367                       # Number of BTB lookups
system.switch_cpus3.branchPred.BTBHits       50635306                       # Number of BTB hits
system.switch_cpus3.branchPred.BTBHitPct    99.875615                       # BTB Hit Percentage
system.switch_cpus3.branchPred.RASUsed       19963729                       # Number of times the RAS was used to get a target.
system.switch_cpus3.branchPred.RASIncorrect            8                       # Number of incorrect RAS predictions.
system.switch_cpus3.branchPred.indirectLookups     18713882                       # Number of indirect predictor lookups.
system.switch_cpus3.branchPred.indirectHits     18533849                       # Number of indirect target hits.
system.switch_cpus3.branchPred.indirectMisses       180033                       # Number of indirect misses.
system.switch_cpus3.branchPred.indirectMispredicted        37407                       # Number of mispredicted indirect branches.
system.switch_cpus3.commit.commitSquashedInsts    360325844                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.branchMispredicts      5762138                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.numCommittedDist::samples    348185101                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::mean     1.235341                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::stdev     2.459247                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::0    244360591     70.18%     70.18% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::1     29076138      8.35%     78.53% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::2     12660355      3.64%     82.17% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::3     13414442      3.85%     86.02% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::4      8591749      2.47%     88.49% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::5      3790230      1.09%     89.58% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::6      2132092      0.61%     90.19% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::7      3899564      1.12%     91.31% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::8     30259940      8.69%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.numCommittedDist::total    348185101                       # Number of insts commited each cycle
system.switch_cpus3.commit.instsCommitted    249719528                       # Number of instructions committed
system.switch_cpus3.commit.opsCommitted     430127340                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.memRefs          109312891                       # Number of memory references committed
system.switch_cpus3.commit.loads             85357929                       # Number of loads committed
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed
system.switch_cpus3.commit.membars                  0                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          64238799                       # Number of branches committed
system.switch_cpus3.commit.vector                   0                       # Number of committed Vector instructions.
system.switch_cpus3.commit.floating                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.integer          429591828                       # Number of committed integer instructions.
system.switch_cpus3.commit.functionCalls      8259681                       # Number of function calls committed.
system.switch_cpus3.commit.committedInstType_0::No_OpClass       281333      0.07%      0.07% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntAlu    318190682     73.98%     74.04% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntMult       562941      0.13%     74.17% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IntDiv      1779493      0.41%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShift            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     74.59% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemRead     85357929     19.84%     94.43% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::MemWrite     23954962      5.57%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus3.commit.committedInstType_0::total    430127340                       # Class of committed instruction
system.switch_cpus3.commit.commitEligibleSamples     30259940                       # number cycles where commit BW limit reached
system.switch_cpus3.decode.idleCycles        18164227                       # Number of cycles decode is idle
system.switch_cpus3.decode.blockedCycles    242585119                       # Number of cycles decode is blocked
system.switch_cpus3.decode.runCycles        116408551                       # Number of cycles decode is running
system.switch_cpus3.decode.unblockCycles     16319278                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.squashCycles       5782243                       # Number of cycles decode is squashing
system.switch_cpus3.decode.branchResolved     46873580                       # Number of times decode resolved a  branch
system.switch_cpus3.decode.branchMispred           92                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.decodedInsts     876161432                       # Number of instructions handled by decode
system.switch_cpus3.decode.squashedInsts          604                       # Number of squashed instructions handled by decode
system.switch_cpus3.dtb.rdAccesses          135863333                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses           35817716                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses              1558512                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses               283062                       # TLB misses on write requests
system.switch_cpus3.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.fetch.icacheStallCycles      4772407                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.insts             546770667                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.branches          144679548                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     89132884                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.cycles            388704688                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.squashCycles       11564666                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.cacheLines        108142569                       # Number of cache lines fetched
system.switch_cpus3.fetch.icacheSquashes          129                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.nisnDist::samples    399259428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::mean     2.370652                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::stdev     3.135657                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::0       224513186     56.23%     56.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::1        14040630      3.52%     59.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::2        12280076      3.08%     62.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::3        22073933      5.53%     68.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::4        21721350      5.44%     73.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::5        12317856      3.09%     76.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::6        11776830      2.95%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::7        21737674      5.44%     85.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::8        58797893     14.73%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.nisnDist::total    399259428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.362362                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.369433                       # Number of inst fetches per cycle
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses          108142569                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    5                       # TLB misses on write requests
system.switch_cpus3.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 16948107170757                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.lsq0.forwLoads           22688547                       # Number of loads that had data forwarded from stores
system.switch_cpus3.lsq0.squashedLoads       71073148                       # Number of loads squashed
system.switch_cpus3.lsq0.ignoredResponses       401573                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.lsq0.memOrderViolation        23011                       # Number of memory ordering violations
system.switch_cpus3.lsq0.squashedStores      16723193                       # Number of stores squashed
system.switch_cpus3.lsq0.rescheduledLoads         2320                       # Number of loads that were rescheduled
system.switch_cpus3.lsq0.blockedByCache           127                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF 132956264979                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.rename.squashCycles       5782243                       # Number of cycles rename is squashing
system.switch_cpus3.rename.idleCycles        25494292                       # Number of cycles rename is idle
system.switch_cpus3.rename.blockCycles      200862796                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus3.rename.runCycles        123466219                       # Number of cycles rename is running
system.switch_cpus3.rename.unblockCycles     43653868                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.renamedInsts     845445051                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents      3988247                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents      18735325                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LQFullEvents      29197967                       # Number of times rename has blocked due to LQ full
system.switch_cpus3.rename.SQFullEvents        514022                       # Number of times rename has blocked due to SQ full
system.switch_cpus3.rename.renamedOperands    883332855                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.lookups         2259530229                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.intLookups      1262819946                       # Number of integer rename lookups
system.switch_cpus3.rename.committedMaps    453745813                       # Number of HB maps that are committed
system.switch_cpus3.rename.undoneMaps       429586914                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializing              0                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts         47584191                       # count of insts added to the skid buffer
system.switch_cpus3.rob.reads              1108378345                       # The number of ROB reads
system.switch_cpus3.rob.writes             1632268669                       # The number of ROB writes
system.switch_cpus3.thread0.numInsts        249719528                       # Number of Instructions committed
system.switch_cpus3.thread0.numOps          430127340                       # Number of Ops committed
system.switch_cpus3.thread0.numMemRefs              0                       # Number of Memory References
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
