|DE2bot
LCD_EN <= SLCD:inst55.LCD_E
CLOCK_50 => altpll0:inst.inclk0
KEY[0] => inst39.IN1
KEY[1] => DIG_IN:inst6.DI[0]
KEY[2] => DIG_IN:inst6.DI[1]
KEY[3] => DIG_IN:inst6.DI[2]
SW[0] => DIG_IN:inst5.DI[0]
SW[1] => DIG_IN:inst5.DI[1]
SW[2] => DIG_IN:inst5.DI[2]
SW[3] => DIG_IN:inst5.DI[3]
SW[4] => DIG_IN:inst5.DI[4]
SW[5] => DIG_IN:inst5.DI[5]
SW[6] => DIG_IN:inst5.DI[6]
SW[7] => DIG_IN:inst5.DI[7]
SW[8] => DIG_IN:inst5.DI[8]
SW[9] => DIG_IN:inst5.DI[9]
SW[10] => DIG_IN:inst5.DI[10]
SW[11] => DIG_IN:inst5.DI[11]
SW[12] => DIG_IN:inst5.DI[12]
SW[13] => DIG_IN:inst5.DI[13]
SW[14] => DIG_IN:inst5.DI[14]
SW[15] => DIG_IN:inst5.DI[15]
SW[16] => DIG_IN:inst6.DI[3]
SW[17] => ~NO_FANOUT~
DI[0] => DIG_IN:inst6.DI[5]
DI[1] => DIG_IN:inst6.DI[6]
DI[2] => DIG_IN:inst6.DI[7]
DI[3] => DIG_IN:inst6.DI[8]
DI[4] => DIG_IN:inst6.DI[9]
DI[5] => DIG_IN:inst6.DI[10]
DI[6] => DIG_IN:inst6.DI[11]
DI[7] => DIG_IN:inst6.DI[12]
DI[8] => DIG_IN:inst6.DI[13]
DI[9] => DIG_IN:inst6.DI[14]
DI[10] => DIG_IN:inst6.DI[15]
UART_RXD => UART_INTERFACE:inst1.RX
CLOCK_27 => altpll1:inst11.inclk0
SRAM_DQ[0] <> SRAM:inst2.SRAM_DQ[0]
SRAM_DQ[1] <> SRAM:inst2.SRAM_DQ[1]
SRAM_DQ[2] <> SRAM:inst2.SRAM_DQ[2]
SRAM_DQ[3] <> SRAM:inst2.SRAM_DQ[3]
SRAM_DQ[4] <> SRAM:inst2.SRAM_DQ[4]
SRAM_DQ[5] <> SRAM:inst2.SRAM_DQ[5]
SRAM_DQ[6] <> SRAM:inst2.SRAM_DQ[6]
SRAM_DQ[7] <> SRAM:inst2.SRAM_DQ[7]
SRAM_DQ[8] <> SRAM:inst2.SRAM_DQ[8]
SRAM_DQ[9] <> SRAM:inst2.SRAM_DQ[9]
SRAM_DQ[10] <> SRAM:inst2.SRAM_DQ[10]
SRAM_DQ[11] <> SRAM:inst2.SRAM_DQ[11]
SRAM_DQ[12] <> SRAM:inst2.SRAM_DQ[12]
SRAM_DQ[13] <> SRAM:inst2.SRAM_DQ[13]
SRAM_DQ[14] <> SRAM:inst2.SRAM_DQ[14]
SRAM_DQ[15] <> SRAM:inst2.SRAM_DQ[15]
LCD_RS <= SLCD:inst55.LCD_RS
LCD_RW <= SLCD:inst55.LCD_RW
LCD_ON <= <VCC>
SONAR_INIT <= <GND>
SONAR_BLANK <= <GND>
WATCH_ST <= <GND>
NMOTR_L <= <GND>
NMOTR_R <= <GND>
PHASE_R <= <GND>
PHASE_L <= <GND>
AUD_DACDAT <= <GND>
AUD_XCK <= <GND>
UART_TXD <= UART_INTERFACE:inst1.TX
PWM_AUDIO <= <GND>
SRAM_CE_N <= SRAM:inst2.SRAM_CE_N
SRAM_WE_N <= SRAM:inst2.SRAM_WE_N
SRAM_OE_N <= SRAM:inst2.SRAM_OE_N
SRAM_UB_N <= SRAM:inst2.SRAM_UB_N
SRAM_LB_N <= SRAM:inst2.SRAM_LB_N
HEX0[0] <= QUAD_HEX:inst57.HEX0[0]
HEX0[1] <= QUAD_HEX:inst57.HEX0[1]
HEX0[2] <= QUAD_HEX:inst57.HEX0[2]
HEX0[3] <= QUAD_HEX:inst57.HEX0[3]
HEX0[4] <= QUAD_HEX:inst57.HEX0[4]
HEX0[5] <= QUAD_HEX:inst57.HEX0[5]
HEX0[6] <= QUAD_HEX:inst57.HEX0[6]
HEX1[0] <= QUAD_HEX:inst57.HEX1[0]
HEX1[1] <= QUAD_HEX:inst57.HEX1[1]
HEX1[2] <= QUAD_HEX:inst57.HEX1[2]
HEX1[3] <= QUAD_HEX:inst57.HEX1[3]
HEX1[4] <= QUAD_HEX:inst57.HEX1[4]
HEX1[5] <= QUAD_HEX:inst57.HEX1[5]
HEX1[6] <= QUAD_HEX:inst57.HEX1[6]
HEX2[0] <= QUAD_HEX:inst57.HEX2[0]
HEX2[1] <= QUAD_HEX:inst57.HEX2[1]
HEX2[2] <= QUAD_HEX:inst57.HEX2[2]
HEX2[3] <= QUAD_HEX:inst57.HEX2[3]
HEX2[4] <= QUAD_HEX:inst57.HEX2[4]
HEX2[5] <= QUAD_HEX:inst57.HEX2[5]
HEX2[6] <= QUAD_HEX:inst57.HEX2[6]
HEX3[0] <= QUAD_HEX:inst57.HEX3[0]
HEX3[1] <= QUAD_HEX:inst57.HEX3[1]
HEX3[2] <= QUAD_HEX:inst57.HEX3[2]
HEX3[3] <= QUAD_HEX:inst57.HEX3[3]
HEX3[4] <= QUAD_HEX:inst57.HEX3[4]
HEX3[5] <= QUAD_HEX:inst57.HEX3[5]
HEX3[6] <= QUAD_HEX:inst57.HEX3[6]
HEX4[0] <= QUAD_HEX:inst56.HEX0[0]
HEX4[1] <= QUAD_HEX:inst56.HEX0[1]
HEX4[2] <= QUAD_HEX:inst56.HEX0[2]
HEX4[3] <= QUAD_HEX:inst56.HEX0[3]
HEX4[4] <= QUAD_HEX:inst56.HEX0[4]
HEX4[5] <= QUAD_HEX:inst56.HEX0[5]
HEX4[6] <= QUAD_HEX:inst56.HEX0[6]
HEX5[0] <= QUAD_HEX:inst56.HEX1[0]
HEX5[1] <= QUAD_HEX:inst56.HEX1[1]
HEX5[2] <= QUAD_HEX:inst56.HEX1[2]
HEX5[3] <= QUAD_HEX:inst56.HEX1[3]
HEX5[4] <= QUAD_HEX:inst56.HEX1[4]
HEX5[5] <= QUAD_HEX:inst56.HEX1[5]
HEX5[6] <= QUAD_HEX:inst56.HEX1[6]
HEX6[0] <= QUAD_HEX:inst56.HEX2[0]
HEX6[1] <= QUAD_HEX:inst56.HEX2[1]
HEX6[2] <= QUAD_HEX:inst56.HEX2[2]
HEX6[3] <= QUAD_HEX:inst56.HEX2[3]
HEX6[4] <= QUAD_HEX:inst56.HEX2[4]
HEX6[5] <= QUAD_HEX:inst56.HEX2[5]
HEX6[6] <= QUAD_HEX:inst56.HEX2[6]
HEX7[0] <= QUAD_HEX:inst56.HEX3[0]
HEX7[1] <= QUAD_HEX:inst56.HEX3[1]
HEX7[2] <= QUAD_HEX:inst56.HEX3[2]
HEX7[3] <= QUAD_HEX:inst56.HEX3[3]
HEX7[4] <= QUAD_HEX:inst56.HEX3[4]
HEX7[5] <= QUAD_HEX:inst56.HEX3[5]
HEX7[6] <= QUAD_HEX:inst56.HEX3[6]
LAA2[0] <= <GND>
LAA2[1] <= <GND>
LAA2[2] <= <GND>
LAA2[3] <= <GND>
LAA2[4] <= <GND>
LAA2[5] <= <GND>
LAA2[6] <= <GND>
LAA2[7] <= <GND>
LAA3[0] <= <GND>
LAA3[1] <= <GND>
LAA3[2] <= <GND>
LAA3[3] <= <GND>
LAA3[4] <= <GND>
LAA3[5] <= <GND>
LAA3[6] <= <GND>
LAA3[7] <= <GND>
LAC2[0] <= <GND>
LAC2[1] <= <GND>
LAC2[2] <= <GND>
LAC2[3] <= <GND>
LAC2[4] <= <GND>
LAC2[5] <= <GND>
LAC2[6] <= <GND>
LAC2[7] <= <GND>
LCD_DATA[0] <= SLCD:inst55.LCD_D[0]
LCD_DATA[1] <= SLCD:inst55.LCD_D[1]
LCD_DATA[2] <= SLCD:inst55.LCD_D[2]
LCD_DATA[3] <= SLCD:inst55.LCD_D[3]
LCD_DATA[4] <= SLCD:inst55.LCD_D[4]
LCD_DATA[5] <= SLCD:inst55.LCD_D[5]
LCD_DATA[6] <= SLCD:inst55.LCD_D[6]
LCD_DATA[7] <= SLCD:inst55.LCD_D[7]
LEDG[0] <= LED2[0].DB_MAX_OUTPUT_PORT_TYPE
LEDG[1] <= LED2[1].DB_MAX_OUTPUT_PORT_TYPE
LEDG[2] <= LED2[2].DB_MAX_OUTPUT_PORT_TYPE
LEDG[3] <= LED2[3].DB_MAX_OUTPUT_PORT_TYPE
LEDG[4] <= LED2[4].DB_MAX_OUTPUT_PORT_TYPE
LEDG[5] <= LED2[5].DB_MAX_OUTPUT_PORT_TYPE
LEDG[6] <= LED2[6].DB_MAX_OUTPUT_PORT_TYPE
LEDG[7] <= LED2[7].DB_MAX_OUTPUT_PORT_TYPE
LEDG[8] <= <GND>
LEDR[0] <= LEDS:inst58.LED[0]
LEDR[1] <= LEDS:inst58.LED[1]
LEDR[2] <= LEDS:inst58.LED[2]
LEDR[3] <= LEDS:inst58.LED[3]
LEDR[4] <= LEDS:inst58.LED[4]
LEDR[5] <= LEDS:inst58.LED[5]
LEDR[6] <= LEDS:inst58.LED[6]
LEDR[7] <= LEDS:inst58.LED[7]
LEDR[8] <= LEDS:inst58.LED[8]
LEDR[9] <= LEDS:inst58.LED[9]
LEDR[10] <= LEDS:inst58.LED[10]
LEDR[11] <= LEDS:inst58.LED[11]
LEDR[12] <= LEDS:inst58.LED[12]
LEDR[13] <= LEDS:inst58.LED[13]
LEDR[14] <= LEDS:inst58.LED[14]
LEDR[15] <= LEDS:inst58.LED[15]
LEDR[16] <= LED2[8].DB_MAX_OUTPUT_PORT_TYPE
LEDR[17] <= LED2[9].DB_MAX_OUTPUT_PORT_TYPE
SONAR_SEL[0] <= <GND>
SONAR_SEL[1] <= <GND>
SONAR_SEL[2] <= <GND>
SRAM_ADDR[0] <= SRAM:inst2.SRAM_ADLO[0]
SRAM_ADDR[1] <= SRAM:inst2.SRAM_ADLO[1]
SRAM_ADDR[2] <= SRAM:inst2.SRAM_ADLO[2]
SRAM_ADDR[3] <= SRAM:inst2.SRAM_ADLO[3]
SRAM_ADDR[4] <= SRAM:inst2.SRAM_ADLO[4]
SRAM_ADDR[5] <= SRAM:inst2.SRAM_ADLO[5]
SRAM_ADDR[6] <= SRAM:inst2.SRAM_ADLO[6]
SRAM_ADDR[7] <= SRAM:inst2.SRAM_ADLO[7]
SRAM_ADDR[8] <= SRAM:inst2.SRAM_ADLO[8]
SRAM_ADDR[9] <= SRAM:inst2.SRAM_ADLO[9]
SRAM_ADDR[10] <= SRAM:inst2.SRAM_ADLO[10]
SRAM_ADDR[11] <= SRAM:inst2.SRAM_ADLO[11]
SRAM_ADDR[12] <= SRAM:inst2.SRAM_ADLO[12]
SRAM_ADDR[13] <= SRAM:inst2.SRAM_ADLO[13]
SRAM_ADDR[14] <= SRAM:inst2.SRAM_ADLO[14]
SRAM_ADDR[15] <= SRAM:inst2.SRAM_ADLO[15]
SRAM_ADDR[16] <= SRAM:inst2.SRAM_ADHI[0]
SRAM_ADDR[17] <= SRAM:inst2.SRAM_ADHI[1]
ENC_L_B => ~NO_FANOUT~
ENC_L_A => ~NO_FANOUT~
ENC_R_A => ~NO_FANOUT~
ENC_R_B => ~NO_FANOUT~
AUD_DACLR => ~NO_FANOUT~
AUD_BCLK => ~NO_FANOUT~
ASLEEP => ~NO_FANOUT~
BATT_GOOD => ~NO_FANOUT~


|DE2bot|SLCD:inst55
CLOCK_10KHZ => delay[0].CLK
CLOCK_10KHZ => delay[1].CLK
CLOCK_10KHZ => delay[2].CLK
CLOCK_10KHZ => delay[3].CLK
CLOCK_10KHZ => delay[4].CLK
CLOCK_10KHZ => delay[5].CLK
CLOCK_10KHZ => delay[6].CLK
CLOCK_10KHZ => count[0].CLK
CLOCK_10KHZ => count[1].CLK
CLOCK_10KHZ => count[2].CLK
CLOCK_10KHZ => count[3].CLK
CLOCK_10KHZ => count[4].CLK
CLOCK_10KHZ => count[5].CLK
CLOCK_10KHZ => count[6].CLK
CLOCK_10KHZ => count[7].CLK
CLOCK_10KHZ => count[8].CLK
CLOCK_10KHZ => count[9].CLK
CLOCK_10KHZ => LCD_E~reg0.CLK
CLOCK_10KHZ => LCD_RS~reg0.CLK
CLOCK_10KHZ => LCD_D[0]~reg0.CLK
CLOCK_10KHZ => LCD_D[1]~reg0.CLK
CLOCK_10KHZ => LCD_D[2]~reg0.CLK
CLOCK_10KHZ => LCD_D[3]~reg0.CLK
CLOCK_10KHZ => LCD_D[4]~reg0.CLK
CLOCK_10KHZ => LCD_D[5]~reg0.CLK
CLOCK_10KHZ => LCD_D[6]~reg0.CLK
CLOCK_10KHZ => LCD_D[7]~reg0.CLK
CLOCK_10KHZ => state~8.DATAIN
RESETN => delay[0].ACLR
RESETN => delay[1].ACLR
RESETN => delay[2].ACLR
RESETN => delay[3].ACLR
RESETN => delay[4].ACLR
RESETN => delay[5].ACLR
RESETN => delay[6].ACLR
RESETN => count[0].ACLR
RESETN => count[1].ACLR
RESETN => count[2].ACLR
RESETN => count[3].ACLR
RESETN => count[4].ACLR
RESETN => count[5].ACLR
RESETN => count[6].ACLR
RESETN => count[7].ACLR
RESETN => count[8].ACLR
RESETN => count[9].ACLR
RESETN => LCD_E~reg0.ACLR
RESETN => LCD_RS~reg0.ACLR
RESETN => LCD_D[0]~reg0.ACLR
RESETN => LCD_D[1]~reg0.ACLR
RESETN => LCD_D[2]~reg0.ACLR
RESETN => LCD_D[3]~reg0.ACLR
RESETN => LCD_D[4]~reg0.ACLR
RESETN => LCD_D[5]~reg0.ACLR
RESETN => LCD_D[6]~reg0.ACLR
RESETN => LCD_D[7]~reg0.ACLR
RESETN => data_in[0].ACLR
RESETN => data_in[1].ACLR
RESETN => data_in[2].ACLR
RESETN => data_in[3].ACLR
RESETN => data_in[4].ACLR
RESETN => data_in[5].ACLR
RESETN => data_in[6].ACLR
RESETN => data_in[7].ACLR
RESETN => data_in[8].ACLR
RESETN => data_in[9].ACLR
RESETN => data_in[10].ACLR
RESETN => data_in[11].ACLR
RESETN => data_in[12].ACLR
RESETN => data_in[13].ACLR
RESETN => data_in[14].ACLR
RESETN => data_in[15].ACLR
RESETN => state~10.DATAIN
CS => data_in[0].CLK
CS => data_in[1].CLK
CS => data_in[2].CLK
CS => data_in[3].CLK
CS => data_in[4].CLK
CS => data_in[5].CLK
CS => data_in[6].CLK
CS => data_in[7].CLK
CS => data_in[8].CLK
CS => data_in[9].CLK
CS => data_in[10].CLK
CS => data_in[11].CLK
CS => data_in[12].CLK
CS => data_in[13].CLK
CS => data_in[14].CLK
CS => data_in[15].CLK
IO_DATA[0] => data_in[0].DATAIN
IO_DATA[1] => data_in[1].DATAIN
IO_DATA[2] => data_in[2].DATAIN
IO_DATA[3] => data_in[3].DATAIN
IO_DATA[4] => data_in[4].DATAIN
IO_DATA[5] => data_in[5].DATAIN
IO_DATA[6] => data_in[6].DATAIN
IO_DATA[7] => data_in[7].DATAIN
IO_DATA[8] => data_in[8].DATAIN
IO_DATA[9] => data_in[9].DATAIN
IO_DATA[10] => data_in[10].DATAIN
IO_DATA[11] => data_in[11].DATAIN
IO_DATA[12] => data_in[12].DATAIN
IO_DATA[13] => data_in[13].DATAIN
IO_DATA[14] => data_in[14].DATAIN
IO_DATA[15] => data_in[15].DATAIN
LCD_RS <= LCD_RS~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_RW <= <GND>
LCD_E <= LCD_E~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[0] <= LCD_D[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[1] <= LCD_D[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[2] <= LCD_D[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[3] <= LCD_D[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[4] <= LCD_D[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[5] <= LCD_D[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[6] <= LCD_D[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
LCD_D[7] <= LCD_D[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|ACC_CLK_GEN:inst60
clock_25Mhz => clock_4hz_int.CLK
clock_25Mhz => count_4hz[0].CLK
clock_25Mhz => count_4hz[1].CLK
clock_25Mhz => count_4hz[2].CLK
clock_25Mhz => count_4hz[3].CLK
clock_25Mhz => count_4hz[4].CLK
clock_25Mhz => count_4hz[5].CLK
clock_25Mhz => count_4hz[6].CLK
clock_25Mhz => count_4hz[7].CLK
clock_25Mhz => count_4hz[8].CLK
clock_25Mhz => count_4hz[9].CLK
clock_25Mhz => count_4hz[10].CLK
clock_25Mhz => count_4hz[11].CLK
clock_25Mhz => count_4hz[12].CLK
clock_25Mhz => count_4hz[13].CLK
clock_25Mhz => count_4hz[14].CLK
clock_25Mhz => count_4hz[15].CLK
clock_25Mhz => count_4hz[16].CLK
clock_25Mhz => count_4hz[17].CLK
clock_25Mhz => count_4hz[18].CLK
clock_25Mhz => count_4hz[19].CLK
clock_25Mhz => count_4hz[20].CLK
clock_25Mhz => count_4hz[21].CLK
clock_25Mhz => clock_10hz_int.CLK
clock_25Mhz => count_10hz[0].CLK
clock_25Mhz => count_10hz[1].CLK
clock_25Mhz => count_10hz[2].CLK
clock_25Mhz => count_10hz[3].CLK
clock_25Mhz => count_10hz[4].CLK
clock_25Mhz => count_10hz[5].CLK
clock_25Mhz => count_10hz[6].CLK
clock_25Mhz => count_10hz[7].CLK
clock_25Mhz => count_10hz[8].CLK
clock_25Mhz => count_10hz[9].CLK
clock_25Mhz => count_10hz[10].CLK
clock_25Mhz => count_10hz[11].CLK
clock_25Mhz => count_10hz[12].CLK
clock_25Mhz => count_10hz[13].CLK
clock_25Mhz => count_10hz[14].CLK
clock_25Mhz => count_10hz[15].CLK
clock_25Mhz => count_10hz[16].CLK
clock_25Mhz => count_10hz[17].CLK
clock_25Mhz => count_10hz[18].CLK
clock_25Mhz => count_10hz[19].CLK
clock_25Mhz => count_10hz[20].CLK
clock_25Mhz => clock_32hz_int.CLK
clock_25Mhz => count_32hz[0].CLK
clock_25Mhz => count_32hz[1].CLK
clock_25Mhz => count_32hz[2].CLK
clock_25Mhz => count_32hz[3].CLK
clock_25Mhz => count_32hz[4].CLK
clock_25Mhz => count_32hz[5].CLK
clock_25Mhz => count_32hz[6].CLK
clock_25Mhz => count_32hz[7].CLK
clock_25Mhz => count_32hz[8].CLK
clock_25Mhz => count_32hz[9].CLK
clock_25Mhz => count_32hz[10].CLK
clock_25Mhz => count_32hz[11].CLK
clock_25Mhz => count_32hz[12].CLK
clock_25Mhz => count_32hz[13].CLK
clock_25Mhz => count_32hz[14].CLK
clock_25Mhz => count_32hz[15].CLK
clock_25Mhz => count_32hz[16].CLK
clock_25Mhz => count_32hz[17].CLK
clock_25Mhz => count_32hz[18].CLK
clock_25Mhz => clock_100hz_int.CLK
clock_25Mhz => count_100hz[0].CLK
clock_25Mhz => count_100hz[1].CLK
clock_25Mhz => count_100hz[2].CLK
clock_25Mhz => count_100hz[3].CLK
clock_25Mhz => count_100hz[4].CLK
clock_25Mhz => count_100hz[5].CLK
clock_25Mhz => count_100hz[6].CLK
clock_25Mhz => count_100hz[7].CLK
clock_25Mhz => count_100hz[8].CLK
clock_25Mhz => count_100hz[9].CLK
clock_25Mhz => count_100hz[10].CLK
clock_25Mhz => count_100hz[11].CLK
clock_25Mhz => count_100hz[12].CLK
clock_25Mhz => count_100hz[13].CLK
clock_25Mhz => count_100hz[14].CLK
clock_25Mhz => count_100hz[15].CLK
clock_25Mhz => count_100hz[16].CLK
clock_25Mhz => clock_10Khz_int.CLK
clock_25Mhz => count_10Khz[0].CLK
clock_25Mhz => count_10Khz[1].CLK
clock_25Mhz => count_10Khz[2].CLK
clock_25Mhz => count_10Khz[3].CLK
clock_25Mhz => count_10Khz[4].CLK
clock_25Mhz => count_10Khz[5].CLK
clock_25Mhz => count_10Khz[6].CLK
clock_25Mhz => count_10Khz[7].CLK
clock_25Mhz => count_10Khz[8].CLK
clock_25Mhz => count_10Khz[9].CLK
clock_25Mhz => count_10Khz[10].CLK
clock_25Mhz => clock_170Khz_int.CLK
clock_25Mhz => count_170Khz[0].CLK
clock_25Mhz => count_170Khz[1].CLK
clock_25Mhz => count_170Khz[2].CLK
clock_25Mhz => count_170Khz[3].CLK
clock_25Mhz => count_170Khz[4].CLK
clock_25Mhz => count_170Khz[5].CLK
clock_25Mhz => count_170Khz[6].CLK
clock_25Mhz => clock_400Khz_int.CLK
clock_25Mhz => count_400Khz[0].CLK
clock_25Mhz => count_400Khz[1].CLK
clock_25Mhz => count_400Khz[2].CLK
clock_25Mhz => count_400Khz[3].CLK
clock_25Mhz => count_400Khz[4].CLK
clock_25Mhz => clock_12500KHz_int.CLK
clock_25Mhz => clock_4Hz~reg0.CLK
clock_25Mhz => clock_10Hz~reg0.CLK
clock_25Mhz => clock_32Hz~reg0.CLK
clock_25Mhz => clock_100Hz~reg0.CLK
clock_25Mhz => clock_10KHz~reg0.CLK
clock_25Mhz => clock_170KHz~reg0.CLK
clock_25Mhz => clock_400KHz~reg0.CLK
clock_25Mhz => clock_12500KHz~reg0.CLK
clock_12500KHz <= clock_12500KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_400KHz <= clock_400KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_170KHz <= clock_170KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10KHz <= clock_10KHz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_100Hz <= clock_100Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_32Hz <= clock_32Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_10Hz <= clock_10Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE
clock_4Hz <= clock_4Hz~reg0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|altpll0:inst
areset => altpll:altpll_component.areset
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]
c2 <= altpll:altpll_component.clk[2]
locked <= altpll:altpll_component.locked


|DE2bot|altpll0:inst|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => pll.ARESET
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= clk[2].DB_MAX_OUTPUT_PORT_TYPE
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= pll.LOCKED
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2bot|IO_DECODER:inst24
IO_ADDR[0] => LessThan0.IN18
IO_ADDR[0] => LessThan1.IN18
IO_ADDR[0] => Equal0.IN7
IO_ADDR[0] => Equal1.IN8
IO_ADDR[0] => Equal2.IN6
IO_ADDR[0] => Equal3.IN8
IO_ADDR[0] => Equal4.IN6
IO_ADDR[0] => Equal5.IN8
IO_ADDR[0] => Equal6.IN5
IO_ADDR[0] => Equal7.IN8
IO_ADDR[0] => Equal8.IN5
IO_ADDR[0] => Equal9.IN5
IO_ADDR[0] => Equal10.IN6
IO_ADDR[0] => Equal11.IN5
IO_ADDR[0] => Equal12.IN8
IO_ADDR[0] => Equal13.IN5
IO_ADDR[0] => Equal14.IN4
IO_ADDR[0] => Equal15.IN8
IO_ADDR[0] => Equal16.IN5
IO_ADDR[0] => Equal17.IN8
IO_ADDR[0] => Equal18.IN4
IO_ADDR[0] => Equal19.IN4
IO_ADDR[0] => Equal20.IN8
IO_ADDR[0] => Equal21.IN5
IO_ADDR[0] => Equal22.IN8
IO_ADDR[0] => Equal23.IN4
IO_ADDR[0] => Equal24.IN8
IO_ADDR[0] => Equal25.IN4
IO_ADDR[0] => Equal26.IN8
IO_ADDR[0] => Equal27.IN4
IO_ADDR[0] => Equal28.IN8
IO_ADDR[0] => Equal29.IN6
IO_ADDR[0] => Equal30.IN8
IO_ADDR[0] => Equal31.IN5
IO_ADDR[0] => Equal32.IN8
IO_ADDR[1] => LessThan0.IN17
IO_ADDR[1] => LessThan1.IN17
IO_ADDR[1] => Equal0.IN6
IO_ADDR[1] => Equal1.IN6
IO_ADDR[1] => Equal2.IN8
IO_ADDR[1] => Equal3.IN7
IO_ADDR[1] => Equal4.IN5
IO_ADDR[1] => Equal5.IN5
IO_ADDR[1] => Equal6.IN8
IO_ADDR[1] => Equal7.IN7
IO_ADDR[1] => Equal8.IN8
IO_ADDR[1] => Equal9.IN4
IO_ADDR[1] => Equal10.IN5
IO_ADDR[1] => Equal11.IN8
IO_ADDR[1] => Equal12.IN7
IO_ADDR[1] => Equal13.IN4
IO_ADDR[1] => Equal14.IN8
IO_ADDR[1] => Equal15.IN7
IO_ADDR[1] => Equal16.IN4
IO_ADDR[1] => Equal17.IN4
IO_ADDR[1] => Equal18.IN8
IO_ADDR[1] => Equal19.IN3
IO_ADDR[1] => Equal20.IN3
IO_ADDR[1] => Equal21.IN4
IO_ADDR[1] => Equal22.IN4
IO_ADDR[1] => Equal23.IN8
IO_ADDR[1] => Equal24.IN7
IO_ADDR[1] => Equal25.IN3
IO_ADDR[1] => Equal26.IN3
IO_ADDR[1] => Equal27.IN3
IO_ADDR[1] => Equal28.IN3
IO_ADDR[1] => Equal29.IN5
IO_ADDR[1] => Equal30.IN5
IO_ADDR[1] => Equal31.IN8
IO_ADDR[1] => Equal32.IN7
IO_ADDR[2] => LessThan0.IN16
IO_ADDR[2] => LessThan1.IN16
IO_ADDR[2] => Equal0.IN5
IO_ADDR[2] => Equal1.IN5
IO_ADDR[2] => Equal2.IN5
IO_ADDR[2] => Equal3.IN5
IO_ADDR[2] => Equal4.IN8
IO_ADDR[2] => Equal5.IN7
IO_ADDR[2] => Equal6.IN7
IO_ADDR[2] => Equal7.IN6
IO_ADDR[2] => Equal8.IN4
IO_ADDR[2] => Equal9.IN8
IO_ADDR[2] => Equal10.IN4
IO_ADDR[2] => Equal11.IN4
IO_ADDR[2] => Equal12.IN4
IO_ADDR[2] => Equal13.IN3
IO_ADDR[2] => Equal14.IN3
IO_ADDR[2] => Equal15.IN3
IO_ADDR[2] => Equal16.IN3
IO_ADDR[2] => Equal17.IN3
IO_ADDR[2] => Equal18.IN3
IO_ADDR[2] => Equal19.IN2
IO_ADDR[2] => Equal20.IN2
IO_ADDR[2] => Equal21.IN3
IO_ADDR[2] => Equal22.IN3
IO_ADDR[2] => Equal23.IN3
IO_ADDR[2] => Equal24.IN3
IO_ADDR[2] => Equal25.IN2
IO_ADDR[2] => Equal26.IN2
IO_ADDR[2] => Equal27.IN2
IO_ADDR[2] => Equal28.IN2
IO_ADDR[2] => Equal29.IN4
IO_ADDR[2] => Equal30.IN4
IO_ADDR[2] => Equal31.IN4
IO_ADDR[2] => Equal32.IN4
IO_ADDR[3] => LessThan0.IN15
IO_ADDR[3] => LessThan1.IN15
IO_ADDR[3] => Equal0.IN4
IO_ADDR[3] => Equal1.IN4
IO_ADDR[3] => Equal2.IN4
IO_ADDR[3] => Equal3.IN4
IO_ADDR[3] => Equal4.IN4
IO_ADDR[3] => Equal5.IN4
IO_ADDR[3] => Equal6.IN4
IO_ADDR[3] => Equal7.IN4
IO_ADDR[3] => Equal8.IN7
IO_ADDR[3] => Equal9.IN7
IO_ADDR[3] => Equal10.IN3
IO_ADDR[3] => Equal11.IN3
IO_ADDR[3] => Equal12.IN3
IO_ADDR[3] => Equal13.IN8
IO_ADDR[3] => Equal14.IN7
IO_ADDR[3] => Equal15.IN6
IO_ADDR[3] => Equal16.IN2
IO_ADDR[3] => Equal17.IN2
IO_ADDR[3] => Equal18.IN2
IO_ADDR[3] => Equal19.IN8
IO_ADDR[3] => Equal20.IN7
IO_ADDR[3] => Equal21.IN2
IO_ADDR[3] => Equal22.IN2
IO_ADDR[3] => Equal23.IN2
IO_ADDR[3] => Equal24.IN2
IO_ADDR[3] => Equal25.IN8
IO_ADDR[3] => Equal26.IN7
IO_ADDR[3] => Equal27.IN1
IO_ADDR[3] => Equal28.IN1
IO_ADDR[3] => Equal29.IN3
IO_ADDR[3] => Equal30.IN3
IO_ADDR[3] => Equal31.IN3
IO_ADDR[3] => Equal32.IN3
IO_ADDR[4] => LessThan0.IN14
IO_ADDR[4] => LessThan1.IN14
IO_ADDR[4] => Equal0.IN3
IO_ADDR[4] => Equal1.IN3
IO_ADDR[4] => Equal2.IN3
IO_ADDR[4] => Equal3.IN3
IO_ADDR[4] => Equal4.IN3
IO_ADDR[4] => Equal5.IN3
IO_ADDR[4] => Equal6.IN3
IO_ADDR[4] => Equal7.IN3
IO_ADDR[4] => Equal8.IN3
IO_ADDR[4] => Equal9.IN3
IO_ADDR[4] => Equal10.IN2
IO_ADDR[4] => Equal11.IN2
IO_ADDR[4] => Equal12.IN2
IO_ADDR[4] => Equal13.IN2
IO_ADDR[4] => Equal14.IN2
IO_ADDR[4] => Equal15.IN2
IO_ADDR[4] => Equal16.IN8
IO_ADDR[4] => Equal17.IN7
IO_ADDR[4] => Equal18.IN7
IO_ADDR[4] => Equal19.IN7
IO_ADDR[4] => Equal20.IN6
IO_ADDR[4] => Equal21.IN1
IO_ADDR[4] => Equal22.IN1
IO_ADDR[4] => Equal23.IN1
IO_ADDR[4] => Equal24.IN1
IO_ADDR[4] => Equal25.IN1
IO_ADDR[4] => Equal26.IN1
IO_ADDR[4] => Equal27.IN8
IO_ADDR[4] => Equal28.IN7
IO_ADDR[4] => Equal29.IN8
IO_ADDR[4] => Equal30.IN7
IO_ADDR[4] => Equal31.IN7
IO_ADDR[4] => Equal32.IN6
IO_ADDR[5] => LessThan0.IN13
IO_ADDR[5] => LessThan1.IN13
IO_ADDR[5] => Equal0.IN2
IO_ADDR[5] => Equal1.IN2
IO_ADDR[5] => Equal2.IN2
IO_ADDR[5] => Equal3.IN2
IO_ADDR[5] => Equal4.IN2
IO_ADDR[5] => Equal5.IN2
IO_ADDR[5] => Equal6.IN2
IO_ADDR[5] => Equal7.IN2
IO_ADDR[5] => Equal8.IN2
IO_ADDR[5] => Equal9.IN2
IO_ADDR[5] => Equal10.IN1
IO_ADDR[5] => Equal11.IN1
IO_ADDR[5] => Equal12.IN1
IO_ADDR[5] => Equal13.IN1
IO_ADDR[5] => Equal14.IN1
IO_ADDR[5] => Equal15.IN1
IO_ADDR[5] => Equal16.IN1
IO_ADDR[5] => Equal17.IN1
IO_ADDR[5] => Equal18.IN1
IO_ADDR[5] => Equal19.IN1
IO_ADDR[5] => Equal20.IN1
IO_ADDR[5] => Equal21.IN0
IO_ADDR[5] => Equal22.IN0
IO_ADDR[5] => Equal23.IN0
IO_ADDR[5] => Equal24.IN0
IO_ADDR[5] => Equal25.IN0
IO_ADDR[5] => Equal26.IN0
IO_ADDR[5] => Equal27.IN0
IO_ADDR[5] => Equal28.IN0
IO_ADDR[5] => Equal29.IN2
IO_ADDR[5] => Equal30.IN2
IO_ADDR[5] => Equal31.IN2
IO_ADDR[5] => Equal32.IN2
IO_ADDR[6] => LessThan0.IN12
IO_ADDR[6] => LessThan1.IN12
IO_ADDR[6] => Equal0.IN1
IO_ADDR[6] => Equal1.IN1
IO_ADDR[6] => Equal2.IN1
IO_ADDR[6] => Equal3.IN1
IO_ADDR[6] => Equal4.IN1
IO_ADDR[6] => Equal5.IN1
IO_ADDR[6] => Equal6.IN1
IO_ADDR[6] => Equal7.IN1
IO_ADDR[6] => Equal8.IN1
IO_ADDR[6] => Equal9.IN1
IO_ADDR[6] => Equal10.IN0
IO_ADDR[6] => Equal11.IN0
IO_ADDR[6] => Equal12.IN0
IO_ADDR[6] => Equal13.IN0
IO_ADDR[6] => Equal14.IN0
IO_ADDR[6] => Equal15.IN0
IO_ADDR[6] => Equal16.IN0
IO_ADDR[6] => Equal17.IN0
IO_ADDR[6] => Equal18.IN0
IO_ADDR[6] => Equal19.IN0
IO_ADDR[6] => Equal20.IN0
IO_ADDR[6] => Equal21.IN8
IO_ADDR[6] => Equal22.IN7
IO_ADDR[6] => Equal23.IN7
IO_ADDR[6] => Equal24.IN6
IO_ADDR[6] => Equal25.IN7
IO_ADDR[6] => Equal26.IN6
IO_ADDR[6] => Equal27.IN7
IO_ADDR[6] => Equal28.IN6
IO_ADDR[6] => Equal29.IN1
IO_ADDR[6] => Equal30.IN1
IO_ADDR[6] => Equal31.IN1
IO_ADDR[6] => Equal32.IN1
IO_ADDR[7] => LessThan0.IN11
IO_ADDR[7] => LessThan1.IN11
IO_ADDR[7] => Equal0.IN0
IO_ADDR[7] => Equal1.IN0
IO_ADDR[7] => Equal2.IN0
IO_ADDR[7] => Equal3.IN0
IO_ADDR[7] => Equal4.IN0
IO_ADDR[7] => Equal5.IN0
IO_ADDR[7] => Equal6.IN0
IO_ADDR[7] => Equal7.IN0
IO_ADDR[7] => Equal8.IN0
IO_ADDR[7] => Equal9.IN0
IO_ADDR[7] => Equal10.IN8
IO_ADDR[7] => Equal11.IN7
IO_ADDR[7] => Equal12.IN6
IO_ADDR[7] => Equal13.IN7
IO_ADDR[7] => Equal14.IN6
IO_ADDR[7] => Equal15.IN5
IO_ADDR[7] => Equal16.IN7
IO_ADDR[7] => Equal17.IN6
IO_ADDR[7] => Equal18.IN6
IO_ADDR[7] => Equal19.IN6
IO_ADDR[7] => Equal20.IN5
IO_ADDR[7] => Equal21.IN7
IO_ADDR[7] => Equal22.IN6
IO_ADDR[7] => Equal23.IN6
IO_ADDR[7] => Equal24.IN5
IO_ADDR[7] => Equal25.IN6
IO_ADDR[7] => Equal26.IN5
IO_ADDR[7] => Equal27.IN6
IO_ADDR[7] => Equal28.IN5
IO_ADDR[7] => Equal29.IN0
IO_ADDR[7] => Equal30.IN0
IO_ADDR[7] => Equal31.IN0
IO_ADDR[7] => Equal32.IN0
IO_CYCLE => LessThan0.IN10
IO_CYCLE => LessThan1.IN10
IO_CYCLE => Equal0.IN8
IO_CYCLE => Equal1.IN7
IO_CYCLE => Equal2.IN7
IO_CYCLE => Equal3.IN6
IO_CYCLE => Equal4.IN7
IO_CYCLE => Equal5.IN6
IO_CYCLE => Equal6.IN6
IO_CYCLE => Equal7.IN5
IO_CYCLE => Equal8.IN6
IO_CYCLE => Equal9.IN6
IO_CYCLE => Equal10.IN7
IO_CYCLE => Equal11.IN6
IO_CYCLE => Equal12.IN5
IO_CYCLE => Equal13.IN6
IO_CYCLE => Equal14.IN5
IO_CYCLE => Equal15.IN4
IO_CYCLE => Equal16.IN6
IO_CYCLE => Equal17.IN5
IO_CYCLE => Equal18.IN5
IO_CYCLE => Equal19.IN5
IO_CYCLE => Equal20.IN4
IO_CYCLE => Equal21.IN6
IO_CYCLE => Equal22.IN5
IO_CYCLE => Equal23.IN5
IO_CYCLE => Equal24.IN4
IO_CYCLE => Equal25.IN5
IO_CYCLE => Equal26.IN4
IO_CYCLE => Equal27.IN5
IO_CYCLE => Equal28.IN4
IO_CYCLE => Equal29.IN7
IO_CYCLE => Equal30.IN6
IO_CYCLE => Equal31.IN6
IO_CYCLE => Equal32.IN5
SWITCH_EN <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
LED_EN <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
TIMER_EN <= Equal2.DB_MAX_OUTPUT_PORT_TYPE
DIG_IN_EN <= Equal3.DB_MAX_OUTPUT_PORT_TYPE
HEX1_EN <= Equal4.DB_MAX_OUTPUT_PORT_TYPE
HEX2_EN <= Equal5.DB_MAX_OUTPUT_PORT_TYPE
LCD_EN <= Equal6.DB_MAX_OUTPUT_PORT_TYPE
LED2_EN <= Equal7.DB_MAX_OUTPUT_PORT_TYPE
BEEP_EN <= Equal8.DB_MAX_OUTPUT_PORT_TYPE
CT_EN <= Equal9.DB_MAX_OUTPUT_PORT_TYPE
L_POS_EN <= Equal10.DB_MAX_OUTPUT_PORT_TYPE
L_VEL_EN <= Equal11.DB_MAX_OUTPUT_PORT_TYPE
L_VELCTRL_EN <= Equal12.DB_MAX_OUTPUT_PORT_TYPE
R_POS_EN <= Equal13.DB_MAX_OUTPUT_PORT_TYPE
R_VEL_EN <= Equal14.DB_MAX_OUTPUT_PORT_TYPE
R_VELCTRL_EN <= Equal15.DB_MAX_OUTPUT_PORT_TYPE
SONAR_EN <= SONAR_EN.DB_MAX_OUTPUT_PORT_TYPE
I2C_CMD_EN <= Equal16.DB_MAX_OUTPUT_PORT_TYPE
I2C_DATA_EN <= Equal17.DB_MAX_OUTPUT_PORT_TYPE
I2C_RDY_EN <= Equal18.DB_MAX_OUTPUT_PORT_TYPE
UART_D_EN <= Equal19.DB_MAX_OUTPUT_PORT_TYPE
UART_S_EN <= Equal20.DB_MAX_OUTPUT_PORT_TYPE
XPOS_EN <= Equal21.DB_MAX_OUTPUT_PORT_TYPE
YPOS_EN <= Equal22.DB_MAX_OUTPUT_PORT_TYPE
TPOS_EN <= Equal23.DB_MAX_OUTPUT_PORT_TYPE
POS_RSTN <= Equal24.DB_MAX_OUTPUT_PORT_TYPE
RIN_EN <= Equal25.DB_MAX_OUTPUT_PORT_TYPE
LIN_EN <= Equal26.DB_MAX_OUTPUT_PORT_TYPE
IRHI_EN <= Equal27.DB_MAX_OUTPUT_PORT_TYPE
IRLO_EN <= Equal28.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADHI_EN <= Equal32.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLOW_EN <= Equal31.DB_MAX_OUTPUT_PORT_TYPE
SRAM_DATA_EN <= Equal30.DB_MAX_OUTPUT_PORT_TYPE
SRAM_CTRL_EN <= Equal29.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|SCOMP:inst8
CLOCK => PC_STACK[9][0].CLK
CLOCK => PC_STACK[9][1].CLK
CLOCK => PC_STACK[9][2].CLK
CLOCK => PC_STACK[9][3].CLK
CLOCK => PC_STACK[9][4].CLK
CLOCK => PC_STACK[9][5].CLK
CLOCK => PC_STACK[9][6].CLK
CLOCK => PC_STACK[9][7].CLK
CLOCK => PC_STACK[9][8].CLK
CLOCK => PC_STACK[9][9].CLK
CLOCK => PC_STACK[9][10].CLK
CLOCK => PC_STACK[8][0].CLK
CLOCK => PC_STACK[8][1].CLK
CLOCK => PC_STACK[8][2].CLK
CLOCK => PC_STACK[8][3].CLK
CLOCK => PC_STACK[8][4].CLK
CLOCK => PC_STACK[8][5].CLK
CLOCK => PC_STACK[8][6].CLK
CLOCK => PC_STACK[8][7].CLK
CLOCK => PC_STACK[8][8].CLK
CLOCK => PC_STACK[8][9].CLK
CLOCK => PC_STACK[8][10].CLK
CLOCK => PC_STACK[7][0].CLK
CLOCK => PC_STACK[7][1].CLK
CLOCK => PC_STACK[7][2].CLK
CLOCK => PC_STACK[7][3].CLK
CLOCK => PC_STACK[7][4].CLK
CLOCK => PC_STACK[7][5].CLK
CLOCK => PC_STACK[7][6].CLK
CLOCK => PC_STACK[7][7].CLK
CLOCK => PC_STACK[7][8].CLK
CLOCK => PC_STACK[7][9].CLK
CLOCK => PC_STACK[7][10].CLK
CLOCK => PC_STACK[6][0].CLK
CLOCK => PC_STACK[6][1].CLK
CLOCK => PC_STACK[6][2].CLK
CLOCK => PC_STACK[6][3].CLK
CLOCK => PC_STACK[6][4].CLK
CLOCK => PC_STACK[6][5].CLK
CLOCK => PC_STACK[6][6].CLK
CLOCK => PC_STACK[6][7].CLK
CLOCK => PC_STACK[6][8].CLK
CLOCK => PC_STACK[6][9].CLK
CLOCK => PC_STACK[6][10].CLK
CLOCK => PC_STACK[5][0].CLK
CLOCK => PC_STACK[5][1].CLK
CLOCK => PC_STACK[5][2].CLK
CLOCK => PC_STACK[5][3].CLK
CLOCK => PC_STACK[5][4].CLK
CLOCK => PC_STACK[5][5].CLK
CLOCK => PC_STACK[5][6].CLK
CLOCK => PC_STACK[5][7].CLK
CLOCK => PC_STACK[5][8].CLK
CLOCK => PC_STACK[5][9].CLK
CLOCK => PC_STACK[5][10].CLK
CLOCK => PC_STACK[4][0].CLK
CLOCK => PC_STACK[4][1].CLK
CLOCK => PC_STACK[4][2].CLK
CLOCK => PC_STACK[4][3].CLK
CLOCK => PC_STACK[4][4].CLK
CLOCK => PC_STACK[4][5].CLK
CLOCK => PC_STACK[4][6].CLK
CLOCK => PC_STACK[4][7].CLK
CLOCK => PC_STACK[4][8].CLK
CLOCK => PC_STACK[4][9].CLK
CLOCK => PC_STACK[4][10].CLK
CLOCK => PC_STACK[3][0].CLK
CLOCK => PC_STACK[3][1].CLK
CLOCK => PC_STACK[3][2].CLK
CLOCK => PC_STACK[3][3].CLK
CLOCK => PC_STACK[3][4].CLK
CLOCK => PC_STACK[3][5].CLK
CLOCK => PC_STACK[3][6].CLK
CLOCK => PC_STACK[3][7].CLK
CLOCK => PC_STACK[3][8].CLK
CLOCK => PC_STACK[3][9].CLK
CLOCK => PC_STACK[3][10].CLK
CLOCK => PC_STACK[2][0].CLK
CLOCK => PC_STACK[2][1].CLK
CLOCK => PC_STACK[2][2].CLK
CLOCK => PC_STACK[2][3].CLK
CLOCK => PC_STACK[2][4].CLK
CLOCK => PC_STACK[2][5].CLK
CLOCK => PC_STACK[2][6].CLK
CLOCK => PC_STACK[2][7].CLK
CLOCK => PC_STACK[2][8].CLK
CLOCK => PC_STACK[2][9].CLK
CLOCK => PC_STACK[2][10].CLK
CLOCK => PC_STACK[1][0].CLK
CLOCK => PC_STACK[1][1].CLK
CLOCK => PC_STACK[1][2].CLK
CLOCK => PC_STACK[1][3].CLK
CLOCK => PC_STACK[1][4].CLK
CLOCK => PC_STACK[1][5].CLK
CLOCK => PC_STACK[1][6].CLK
CLOCK => PC_STACK[1][7].CLK
CLOCK => PC_STACK[1][8].CLK
CLOCK => PC_STACK[1][9].CLK
CLOCK => PC_STACK[1][10].CLK
CLOCK => PC_STACK[0][0].CLK
CLOCK => PC_STACK[0][1].CLK
CLOCK => PC_STACK[0][2].CLK
CLOCK => PC_STACK[0][3].CLK
CLOCK => PC_STACK[0][4].CLK
CLOCK => PC_STACK[0][5].CLK
CLOCK => PC_STACK[0][6].CLK
CLOCK => PC_STACK[0][7].CLK
CLOCK => PC_STACK[0][8].CLK
CLOCK => PC_STACK[0][9].CLK
CLOCK => PC_STACK[0][10].CLK
CLOCK => IO_CYCLE~reg0.CLK
CLOCK => PC_SAVED[0].CLK
CLOCK => PC_SAVED[1].CLK
CLOCK => PC_SAVED[2].CLK
CLOCK => PC_SAVED[3].CLK
CLOCK => PC_SAVED[4].CLK
CLOCK => PC_SAVED[5].CLK
CLOCK => PC_SAVED[6].CLK
CLOCK => PC_SAVED[7].CLK
CLOCK => PC_SAVED[8].CLK
CLOCK => PC_SAVED[9].CLK
CLOCK => PC_SAVED[10].CLK
CLOCK => AC_SAVED[0].CLK
CLOCK => AC_SAVED[1].CLK
CLOCK => AC_SAVED[2].CLK
CLOCK => AC_SAVED[3].CLK
CLOCK => AC_SAVED[4].CLK
CLOCK => AC_SAVED[5].CLK
CLOCK => AC_SAVED[6].CLK
CLOCK => AC_SAVED[7].CLK
CLOCK => AC_SAVED[8].CLK
CLOCK => AC_SAVED[9].CLK
CLOCK => AC_SAVED[10].CLK
CLOCK => AC_SAVED[11].CLK
CLOCK => AC_SAVED[12].CLK
CLOCK => AC_SAVED[13].CLK
CLOCK => AC_SAVED[14].CLK
CLOCK => AC_SAVED[15].CLK
CLOCK => INT_ACK[0].CLK
CLOCK => INT_ACK[1].CLK
CLOCK => INT_ACK[2].CLK
CLOCK => INT_ACK[3].CLK
CLOCK => IR[0].CLK
CLOCK => IR[1].CLK
CLOCK => IR[2].CLK
CLOCK => IR[3].CLK
CLOCK => IR[4].CLK
CLOCK => IR[5].CLK
CLOCK => IR[6].CLK
CLOCK => IR[7].CLK
CLOCK => IR[8].CLK
CLOCK => IR[9].CLK
CLOCK => IR[10].CLK
CLOCK => IR[11].CLK
CLOCK => IR[12].CLK
CLOCK => IR[13].CLK
CLOCK => IR[14].CLK
CLOCK => IR[15].CLK
CLOCK => INT_REQ_SYNC[0].CLK
CLOCK => INT_REQ_SYNC[1].CLK
CLOCK => INT_REQ_SYNC[2].CLK
CLOCK => INT_REQ_SYNC[3].CLK
CLOCK => IIE[0].CLK
CLOCK => IIE[1].CLK
CLOCK => IIE[2].CLK
CLOCK => IIE[3].CLK
CLOCK => GIE.CLK
CLOCK => IO_WRITE_INT.CLK
CLOCK => AC[0].CLK
CLOCK => AC[1].CLK
CLOCK => AC[2].CLK
CLOCK => AC[3].CLK
CLOCK => AC[4].CLK
CLOCK => AC[5].CLK
CLOCK => AC[6].CLK
CLOCK => AC[7].CLK
CLOCK => AC[8].CLK
CLOCK => AC[9].CLK
CLOCK => AC[10].CLK
CLOCK => AC[11].CLK
CLOCK => AC[12].CLK
CLOCK => AC[13].CLK
CLOCK => AC[14].CLK
CLOCK => AC[15].CLK
CLOCK => PC[0].CLK
CLOCK => PC[1].CLK
CLOCK => PC[2].CLK
CLOCK => PC[3].CLK
CLOCK => PC[4].CLK
CLOCK => PC[5].CLK
CLOCK => PC[6].CLK
CLOCK => PC[7].CLK
CLOCK => PC[8].CLK
CLOCK => PC[9].CLK
CLOCK => PC[10].CLK
CLOCK => MW.CLK
CLOCK => STATE~1.DATAIN
CLOCK => altsyncram:MEMORY.clock0
RESETN => INT_REQ[0].IN1
RESETN => INT_REQ[1].IN1
RESETN => INT_REQ[2].IN1
RESETN => INT_REQ[3].IN1
RESETN => STATE~3.DATAIN
RESETN => MW.ENA
RESETN => PC[10].ENA
RESETN => PC[9].ENA
RESETN => PC[8].ENA
RESETN => PC[7].ENA
RESETN => PC[6].ENA
RESETN => PC[5].ENA
RESETN => PC[4].ENA
RESETN => PC[3].ENA
RESETN => PC[2].ENA
RESETN => PC[1].ENA
RESETN => PC[0].ENA
RESETN => AC[15].ENA
RESETN => AC[14].ENA
RESETN => AC[13].ENA
RESETN => AC[12].ENA
RESETN => AC[11].ENA
RESETN => AC[10].ENA
RESETN => AC[9].ENA
RESETN => AC[8].ENA
RESETN => AC[7].ENA
RESETN => AC[6].ENA
RESETN => AC[5].ENA
RESETN => AC[4].ENA
RESETN => AC[3].ENA
RESETN => AC[2].ENA
RESETN => AC[1].ENA
RESETN => AC[0].ENA
RESETN => IO_WRITE_INT.ENA
RESETN => GIE.ENA
RESETN => IIE[3].ENA
RESETN => IIE[2].ENA
RESETN => IIE[1].ENA
RESETN => IIE[0].ENA
RESETN => INT_REQ_SYNC[3].ENA
RESETN => INT_REQ_SYNC[2].ENA
RESETN => INT_REQ_SYNC[1].ENA
RESETN => INT_REQ_SYNC[0].ENA
RESETN => IR[15].ENA
RESETN => IR[14].ENA
RESETN => IR[13].ENA
RESETN => IR[12].ENA
RESETN => IR[11].ENA
RESETN => IR[10].ENA
RESETN => IR[9].ENA
RESETN => IR[8].ENA
RESETN => IR[7].ENA
RESETN => IR[6].ENA
RESETN => IR[5].ENA
RESETN => IR[4].ENA
RESETN => IR[3].ENA
RESETN => IR[2].ENA
RESETN => IR[1].ENA
RESETN => IR[0].ENA
RESETN => INT_ACK[3].ENA
RESETN => INT_ACK[2].ENA
RESETN => INT_ACK[1].ENA
RESETN => INT_ACK[0].ENA
RESETN => AC_SAVED[15].ENA
RESETN => AC_SAVED[14].ENA
RESETN => AC_SAVED[13].ENA
RESETN => AC_SAVED[12].ENA
RESETN => AC_SAVED[11].ENA
RESETN => AC_SAVED[10].ENA
RESETN => AC_SAVED[9].ENA
RESETN => AC_SAVED[8].ENA
RESETN => AC_SAVED[7].ENA
RESETN => AC_SAVED[6].ENA
RESETN => AC_SAVED[5].ENA
RESETN => AC_SAVED[4].ENA
RESETN => AC_SAVED[3].ENA
RESETN => AC_SAVED[2].ENA
RESETN => AC_SAVED[1].ENA
RESETN => AC_SAVED[0].ENA
RESETN => PC_SAVED[10].ENA
RESETN => PC_SAVED[9].ENA
RESETN => PC_SAVED[8].ENA
RESETN => PC_SAVED[7].ENA
RESETN => PC_SAVED[6].ENA
RESETN => PC_SAVED[5].ENA
RESETN => PC_SAVED[4].ENA
RESETN => PC_SAVED[3].ENA
RESETN => PC_SAVED[2].ENA
RESETN => PC_SAVED[1].ENA
RESETN => PC_SAVED[0].ENA
RESETN => IO_CYCLE~reg0.ENA
RESETN => PC_STACK[0][10].ENA
RESETN => PC_STACK[0][9].ENA
RESETN => PC_STACK[0][8].ENA
RESETN => PC_STACK[0][7].ENA
RESETN => PC_STACK[0][6].ENA
RESETN => PC_STACK[0][5].ENA
RESETN => PC_STACK[0][4].ENA
RESETN => PC_STACK[0][3].ENA
RESETN => PC_STACK[0][2].ENA
RESETN => PC_STACK[0][1].ENA
RESETN => PC_STACK[0][0].ENA
RESETN => PC_STACK[1][10].ENA
RESETN => PC_STACK[1][9].ENA
RESETN => PC_STACK[1][8].ENA
RESETN => PC_STACK[1][7].ENA
RESETN => PC_STACK[1][6].ENA
RESETN => PC_STACK[1][5].ENA
RESETN => PC_STACK[1][4].ENA
RESETN => PC_STACK[1][3].ENA
RESETN => PC_STACK[1][2].ENA
RESETN => PC_STACK[1][1].ENA
RESETN => PC_STACK[1][0].ENA
RESETN => PC_STACK[2][10].ENA
RESETN => PC_STACK[2][9].ENA
RESETN => PC_STACK[2][8].ENA
RESETN => PC_STACK[2][7].ENA
RESETN => PC_STACK[2][6].ENA
RESETN => PC_STACK[2][5].ENA
RESETN => PC_STACK[2][4].ENA
RESETN => PC_STACK[2][3].ENA
RESETN => PC_STACK[2][2].ENA
RESETN => PC_STACK[2][1].ENA
RESETN => PC_STACK[2][0].ENA
RESETN => PC_STACK[3][10].ENA
RESETN => PC_STACK[3][9].ENA
RESETN => PC_STACK[3][8].ENA
RESETN => PC_STACK[3][7].ENA
RESETN => PC_STACK[3][6].ENA
RESETN => PC_STACK[3][5].ENA
RESETN => PC_STACK[3][4].ENA
RESETN => PC_STACK[3][3].ENA
RESETN => PC_STACK[3][2].ENA
RESETN => PC_STACK[3][1].ENA
RESETN => PC_STACK[3][0].ENA
RESETN => PC_STACK[4][10].ENA
RESETN => PC_STACK[4][9].ENA
RESETN => PC_STACK[4][8].ENA
RESETN => PC_STACK[4][7].ENA
RESETN => PC_STACK[4][6].ENA
RESETN => PC_STACK[4][5].ENA
RESETN => PC_STACK[4][4].ENA
RESETN => PC_STACK[4][3].ENA
RESETN => PC_STACK[4][2].ENA
RESETN => PC_STACK[4][1].ENA
RESETN => PC_STACK[4][0].ENA
RESETN => PC_STACK[5][10].ENA
RESETN => PC_STACK[5][9].ENA
RESETN => PC_STACK[5][8].ENA
RESETN => PC_STACK[5][7].ENA
RESETN => PC_STACK[5][6].ENA
RESETN => PC_STACK[5][5].ENA
RESETN => PC_STACK[5][4].ENA
RESETN => PC_STACK[5][3].ENA
RESETN => PC_STACK[5][2].ENA
RESETN => PC_STACK[5][1].ENA
RESETN => PC_STACK[5][0].ENA
RESETN => PC_STACK[6][10].ENA
RESETN => PC_STACK[6][9].ENA
RESETN => PC_STACK[6][8].ENA
RESETN => PC_STACK[6][7].ENA
RESETN => PC_STACK[6][6].ENA
RESETN => PC_STACK[6][5].ENA
RESETN => PC_STACK[6][4].ENA
RESETN => PC_STACK[6][3].ENA
RESETN => PC_STACK[6][2].ENA
RESETN => PC_STACK[6][1].ENA
RESETN => PC_STACK[6][0].ENA
RESETN => PC_STACK[7][10].ENA
RESETN => PC_STACK[7][9].ENA
RESETN => PC_STACK[7][8].ENA
RESETN => PC_STACK[7][7].ENA
RESETN => PC_STACK[7][6].ENA
RESETN => PC_STACK[7][5].ENA
RESETN => PC_STACK[7][4].ENA
RESETN => PC_STACK[7][3].ENA
RESETN => PC_STACK[7][2].ENA
RESETN => PC_STACK[7][1].ENA
RESETN => PC_STACK[7][0].ENA
RESETN => PC_STACK[8][10].ENA
RESETN => PC_STACK[8][9].ENA
RESETN => PC_STACK[8][8].ENA
RESETN => PC_STACK[8][7].ENA
RESETN => PC_STACK[8][6].ENA
RESETN => PC_STACK[8][5].ENA
RESETN => PC_STACK[8][4].ENA
RESETN => PC_STACK[8][3].ENA
RESETN => PC_STACK[8][2].ENA
RESETN => PC_STACK[8][1].ENA
RESETN => PC_STACK[8][0].ENA
RESETN => PC_STACK[9][10].ENA
RESETN => PC_STACK[9][9].ENA
RESETN => PC_STACK[9][8].ENA
RESETN => PC_STACK[9][7].ENA
RESETN => PC_STACK[9][6].ENA
RESETN => PC_STACK[9][5].ENA
RESETN => PC_STACK[9][4].ENA
RESETN => PC_STACK[9][3].ENA
RESETN => PC_STACK[9][2].ENA
RESETN => PC_STACK[9][1].ENA
RESETN => PC_STACK[9][0].ENA
PCINT[0] => INT_REQ[0].CLK
PCINT[1] => INT_REQ[1].CLK
PCINT[2] => INT_REQ[2].CLK
PCINT[3] => INT_REQ[3].CLK
IO_WRITE <= IO_WRITE_INT.DB_MAX_OUTPUT_PORT_TYPE
IO_CYCLE <= IO_CYCLE~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[0] <= IR[0].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[1] <= IR[1].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[2] <= IR[2].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[3] <= IR[3].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[4] <= IR[4].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[5] <= IR[5].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[6] <= IR[6].DB_MAX_OUTPUT_PORT_TYPE
IO_ADDR[7] <= IR[7].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|SCOMP:inst8|altsyncram:MEMORY
wren_a => altsyncram_mut3:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_mut3:auto_generated.data_a[0]
data_a[1] => altsyncram_mut3:auto_generated.data_a[1]
data_a[2] => altsyncram_mut3:auto_generated.data_a[2]
data_a[3] => altsyncram_mut3:auto_generated.data_a[3]
data_a[4] => altsyncram_mut3:auto_generated.data_a[4]
data_a[5] => altsyncram_mut3:auto_generated.data_a[5]
data_a[6] => altsyncram_mut3:auto_generated.data_a[6]
data_a[7] => altsyncram_mut3:auto_generated.data_a[7]
data_a[8] => altsyncram_mut3:auto_generated.data_a[8]
data_a[9] => altsyncram_mut3:auto_generated.data_a[9]
data_a[10] => altsyncram_mut3:auto_generated.data_a[10]
data_a[11] => altsyncram_mut3:auto_generated.data_a[11]
data_a[12] => altsyncram_mut3:auto_generated.data_a[12]
data_a[13] => altsyncram_mut3:auto_generated.data_a[13]
data_a[14] => altsyncram_mut3:auto_generated.data_a[14]
data_a[15] => altsyncram_mut3:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_mut3:auto_generated.address_a[0]
address_a[1] => altsyncram_mut3:auto_generated.address_a[1]
address_a[2] => altsyncram_mut3:auto_generated.address_a[2]
address_a[3] => altsyncram_mut3:auto_generated.address_a[3]
address_a[4] => altsyncram_mut3:auto_generated.address_a[4]
address_a[5] => altsyncram_mut3:auto_generated.address_a[5]
address_a[6] => altsyncram_mut3:auto_generated.address_a[6]
address_a[7] => altsyncram_mut3:auto_generated.address_a[7]
address_a[8] => altsyncram_mut3:auto_generated.address_a[8]
address_a[9] => altsyncram_mut3:auto_generated.address_a[9]
address_a[10] => altsyncram_mut3:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_mut3:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_mut3:auto_generated.q_a[0]
q_a[1] <= altsyncram_mut3:auto_generated.q_a[1]
q_a[2] <= altsyncram_mut3:auto_generated.q_a[2]
q_a[3] <= altsyncram_mut3:auto_generated.q_a[3]
q_a[4] <= altsyncram_mut3:auto_generated.q_a[4]
q_a[5] <= altsyncram_mut3:auto_generated.q_a[5]
q_a[6] <= altsyncram_mut3:auto_generated.q_a[6]
q_a[7] <= altsyncram_mut3:auto_generated.q_a[7]
q_a[8] <= altsyncram_mut3:auto_generated.q_a[8]
q_a[9] <= altsyncram_mut3:auto_generated.q_a[9]
q_a[10] <= altsyncram_mut3:auto_generated.q_a[10]
q_a[11] <= altsyncram_mut3:auto_generated.q_a[11]
q_a[12] <= altsyncram_mut3:auto_generated.q_a[12]
q_a[13] <= altsyncram_mut3:auto_generated.q_a[13]
q_a[14] <= altsyncram_mut3:auto_generated.q_a[14]
q_a[15] <= altsyncram_mut3:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|DE2bot|SCOMP:inst8|altsyncram:MEMORY|altsyncram_mut3:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT
q_a[12] <= ram_block1a12.PORTADATAOUT
q_a[13] <= ram_block1a13.PORTADATAOUT
q_a[14] <= ram_block1a14.PORTADATAOUT
q_a[15] <= ram_block1a15.PORTADATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE
wren_a => ram_block1a13.PORTAWE
wren_a => ram_block1a14.PORTAWE
wren_a => ram_block1a15.PORTAWE


|DE2bot|SCOMP:inst8|LPM_CLSHIFT:SHIFTER
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
clock => ~NO_FANOUT~
data[0] => lpm_clshift_fuc:auto_generated.data[0]
data[1] => lpm_clshift_fuc:auto_generated.data[1]
data[2] => lpm_clshift_fuc:auto_generated.data[2]
data[3] => lpm_clshift_fuc:auto_generated.data[3]
data[4] => lpm_clshift_fuc:auto_generated.data[4]
data[5] => lpm_clshift_fuc:auto_generated.data[5]
data[6] => lpm_clshift_fuc:auto_generated.data[6]
data[7] => lpm_clshift_fuc:auto_generated.data[7]
data[8] => lpm_clshift_fuc:auto_generated.data[8]
data[9] => lpm_clshift_fuc:auto_generated.data[9]
data[10] => lpm_clshift_fuc:auto_generated.data[10]
data[11] => lpm_clshift_fuc:auto_generated.data[11]
data[12] => lpm_clshift_fuc:auto_generated.data[12]
data[13] => lpm_clshift_fuc:auto_generated.data[13]
data[14] => lpm_clshift_fuc:auto_generated.data[14]
data[15] => lpm_clshift_fuc:auto_generated.data[15]
direction => lpm_clshift_fuc:auto_generated.direction
distance[0] => lpm_clshift_fuc:auto_generated.distance[0]
distance[1] => lpm_clshift_fuc:auto_generated.distance[1]
distance[2] => lpm_clshift_fuc:auto_generated.distance[2]
distance[3] => lpm_clshift_fuc:auto_generated.distance[3]
overflow <= <GND>
result[0] <= lpm_clshift_fuc:auto_generated.result[0]
result[1] <= lpm_clshift_fuc:auto_generated.result[1]
result[2] <= lpm_clshift_fuc:auto_generated.result[2]
result[3] <= lpm_clshift_fuc:auto_generated.result[3]
result[4] <= lpm_clshift_fuc:auto_generated.result[4]
result[5] <= lpm_clshift_fuc:auto_generated.result[5]
result[6] <= lpm_clshift_fuc:auto_generated.result[6]
result[7] <= lpm_clshift_fuc:auto_generated.result[7]
result[8] <= lpm_clshift_fuc:auto_generated.result[8]
result[9] <= lpm_clshift_fuc:auto_generated.result[9]
result[10] <= lpm_clshift_fuc:auto_generated.result[10]
result[11] <= lpm_clshift_fuc:auto_generated.result[11]
result[12] <= lpm_clshift_fuc:auto_generated.result[12]
result[13] <= lpm_clshift_fuc:auto_generated.result[13]
result[14] <= lpm_clshift_fuc:auto_generated.result[14]
result[15] <= lpm_clshift_fuc:auto_generated.result[15]
underflow <= <GND>


|DE2bot|SCOMP:inst8|LPM_CLSHIFT:SHIFTER|lpm_clshift_fuc:auto_generated
data[0] => _.IN1
data[0] => sbit_w[16].IN1
data[1] => _.IN1
data[1] => _.IN1
data[1] => sbit_w[17].IN1
data[2] => _.IN1
data[2] => _.IN1
data[2] => sbit_w[18].IN1
data[3] => _.IN1
data[3] => _.IN1
data[3] => sbit_w[19].IN1
data[4] => _.IN1
data[4] => _.IN1
data[4] => sbit_w[20].IN1
data[5] => _.IN1
data[5] => _.IN1
data[5] => sbit_w[21].IN1
data[6] => _.IN1
data[6] => _.IN1
data[6] => sbit_w[22].IN1
data[7] => _.IN1
data[7] => _.IN1
data[7] => sbit_w[23].IN1
data[8] => _.IN1
data[8] => _.IN1
data[8] => sbit_w[24].IN1
data[9] => _.IN1
data[9] => _.IN1
data[9] => sbit_w[25].IN1
data[10] => _.IN1
data[10] => _.IN1
data[10] => sbit_w[26].IN1
data[11] => _.IN1
data[11] => _.IN1
data[11] => sbit_w[27].IN1
data[12] => _.IN1
data[12] => _.IN1
data[12] => sbit_w[28].IN1
data[13] => _.IN1
data[13] => _.IN1
data[13] => sbit_w[29].IN1
data[14] => _.IN1
data[14] => _.IN1
data[14] => sbit_w[30].IN1
data[15] => _.IN1
data[15] => sbit_w[31].IN1
data[15] => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
direction => _.IN0
direction => _.IN1
distance[0] => _.IN0
distance[0] => _.IN0
distance[0] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[1] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[2] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
distance[3] => _.IN0
result[0] <= sbit_w[64].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sbit_w[65].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sbit_w[66].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sbit_w[67].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sbit_w[68].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sbit_w[69].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sbit_w[70].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sbit_w[71].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sbit_w[72].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sbit_w[73].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sbit_w[74].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sbit_w[75].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sbit_w[76].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sbit_w[77].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sbit_w[78].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sbit_w[79].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|SCOMP:inst8|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DIG_IN:inst5
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|DIG_IN:inst5|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|DIG_IN:inst6
CS => LPM_BUSTRI:IO_BUS.ENABLEDT
CS => B_DI[0].CLK
CS => B_DI[1].CLK
CS => B_DI[2].CLK
CS => B_DI[3].CLK
CS => B_DI[4].CLK
CS => B_DI[5].CLK
CS => B_DI[6].CLK
CS => B_DI[7].CLK
CS => B_DI[8].CLK
CS => B_DI[9].CLK
CS => B_DI[10].CLK
CS => B_DI[11].CLK
CS => B_DI[12].CLK
CS => B_DI[13].CLK
CS => B_DI[14].CLK
CS => B_DI[15].CLK
DI[0] => B_DI[0].DATAIN
DI[1] => B_DI[1].DATAIN
DI[2] => B_DI[2].DATAIN
DI[3] => B_DI[3].DATAIN
DI[4] => B_DI[4].DATAIN
DI[5] => B_DI[5].DATAIN
DI[6] => B_DI[6].DATAIN
DI[7] => B_DI[7].DATAIN
DI[8] => B_DI[8].DATAIN
DI[9] => B_DI[9].DATAIN
DI[10] => B_DI[10].DATAIN
DI[11] => B_DI[11].DATAIN
DI[12] => B_DI[12].DATAIN
DI[13] => B_DI[13].DATAIN
DI[14] => B_DI[14].DATAIN
DI[15] => B_DI[15].DATAIN
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|DIG_IN:inst6|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|TIMER:inst20
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => process_0.IN1
CS => IO_OUT.IN0
CS => process_0.IN0
IO_WRITE => process_0.IN1
IO_WRITE => IO_OUT.IN1
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|TIMER:inst20|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1
TX <= UART:inst2.TX
UART_CLK => UART:inst2.CLOCK
UART_CLK => uart_dcfifo_in:inst8.rdclk
UART_CLK => uart_dcfifo_out:inst14.wrclk
RESETN => inst9.IN0
CS_D => inst5.IN0
CS_D => inst6.IN0
IO_WRITE => inst5.IN1
IO_WRITE => inst7.IN0
SCOMP_CLK => inst1.IN0
IO_DATA[0] <> lpm_bustri_uart0:inst.tridata[0]
IO_DATA[0] <> lpm_bustri_uart0:inst10.tridata[0]
IO_DATA[1] <> lpm_bustri_uart0:inst.tridata[1]
IO_DATA[1] <> lpm_bustri_uart0:inst10.tridata[1]
IO_DATA[2] <> lpm_bustri_uart0:inst.tridata[2]
IO_DATA[2] <> lpm_bustri_uart0:inst10.tridata[2]
IO_DATA[3] <> lpm_bustri_uart0:inst.tridata[3]
IO_DATA[3] <> lpm_bustri_uart0:inst10.tridata[3]
IO_DATA[4] <> lpm_bustri_uart0:inst.tridata[4]
IO_DATA[4] <> lpm_bustri_uart0:inst10.tridata[4]
IO_DATA[5] <> lpm_bustri_uart0:inst.tridata[5]
IO_DATA[5] <> lpm_bustri_uart0:inst10.tridata[5]
IO_DATA[6] <> lpm_bustri_uart0:inst.tridata[6]
IO_DATA[6] <> lpm_bustri_uart0:inst10.tridata[6]
IO_DATA[7] <> lpm_bustri_uart0:inst.tridata[7]
IO_DATA[7] <> lpm_bustri_uart0:inst10.tridata[7]
IO_DATA[8] <> lpm_bustri_uart0:inst.tridata[8]
IO_DATA[8] <> lpm_bustri_uart0:inst10.tridata[8]
IO_DATA[9] <> lpm_bustri_uart0:inst.tridata[9]
IO_DATA[9] <> lpm_bustri_uart0:inst10.tridata[9]
IO_DATA[10] <> lpm_bustri_uart0:inst.tridata[10]
IO_DATA[10] <> lpm_bustri_uart0:inst10.tridata[10]
IO_DATA[11] <> lpm_bustri_uart0:inst.tridata[11]
IO_DATA[11] <> lpm_bustri_uart0:inst10.tridata[11]
IO_DATA[12] <> lpm_bustri_uart0:inst.tridata[12]
IO_DATA[12] <> lpm_bustri_uart0:inst10.tridata[12]
IO_DATA[13] <> lpm_bustri_uart0:inst.tridata[13]
IO_DATA[13] <> lpm_bustri_uart0:inst10.tridata[13]
IO_DATA[14] <> lpm_bustri_uart0:inst.tridata[14]
IO_DATA[14] <> lpm_bustri_uart0:inst10.tridata[14]
IO_DATA[15] <> lpm_bustri_uart0:inst.tridata[15]
IO_DATA[15] <> lpm_bustri_uart0:inst10.tridata[15]
RX => UART:inst2.RX
WR_INHIBIT <= inhibit.DB_MAX_OUTPUT_PORT_TYPE
UART_D_RDY <= inst20.DB_MAX_OUTPUT_PORT_TYPE
CS_S => inst3.IN1
WR_CLK => ~NO_FANOUT~


|DE2bot|UART_INTERFACE:inst1|UART:inst2
CLOCK => uart_rx_sync_clock[0].CLK
CLOCK => uart_rx_sync_clock[1].CLK
CLOCK => uart_rx_sync_clock[2].CLK
CLOCK => uart_rx_sync_clock[3].CLK
CLOCK => uart_rx_data_out_stb.CLK
CLOCK => uart_rx_count[0].CLK
CLOCK => uart_rx_count[1].CLK
CLOCK => uart_rx_count[2].CLK
CLOCK => uart_rx_data_block[0].CLK
CLOCK => uart_rx_data_block[1].CLK
CLOCK => uart_rx_data_block[2].CLK
CLOCK => uart_rx_data_block[3].CLK
CLOCK => uart_rx_data_block[4].CLK
CLOCK => uart_rx_data_block[5].CLK
CLOCK => uart_rx_data_block[6].CLK
CLOCK => uart_rx_data_block[7].CLK
CLOCK => uart_rx_bit.CLK
CLOCK => uart_rx_filter[0].CLK
CLOCK => uart_rx_filter[1].CLK
CLOCK => oversample_baud_tick.CLK
CLOCK => oversample_baud_counter[0].CLK
CLOCK => oversample_baud_counter[1].CLK
CLOCK => oversample_baud_counter[2].CLK
CLOCK => oversample_baud_counter[3].CLK
CLOCK => oversample_baud_counter[4].CLK
CLOCK => oversample_baud_counter[5].CLK
CLOCK => oversample_baud_counter[6].CLK
CLOCK => uart_rx_data_in_ack.CLK
CLOCK => uart_tx_count[0].CLK
CLOCK => uart_tx_count[1].CLK
CLOCK => uart_tx_count[2].CLK
CLOCK => uart_tx_data_block[0].CLK
CLOCK => uart_tx_data_block[1].CLK
CLOCK => uart_tx_data_block[2].CLK
CLOCK => uart_tx_data_block[3].CLK
CLOCK => uart_tx_data_block[4].CLK
CLOCK => uart_tx_data_block[5].CLK
CLOCK => uart_tx_data_block[6].CLK
CLOCK => uart_tx_data_block[7].CLK
CLOCK => uart_tx_data.CLK
CLOCK => baud_counter[0].CLK
CLOCK => baud_counter[1].CLK
CLOCK => baud_counter[2].CLK
CLOCK => baud_counter[3].CLK
CLOCK => uart_rx_state~5.DATAIN
CLOCK => uart_tx_state~6.DATAIN
RESET => baud_tick.OUTPUTSELECT
RESET => uart_rx_sample_tick.OUTPUTSELECT
RESET => uart_rx_sync_clock[0].ACLR
RESET => uart_rx_sync_clock[1].ACLR
RESET => uart_rx_sync_clock[2].ACLR
RESET => uart_rx_sync_clock[3].ACLR
RESET => uart_rx_data_out_stb.ACLR
RESET => uart_rx_count[0].ACLR
RESET => uart_rx_count[1].ACLR
RESET => uart_rx_count[2].ACLR
RESET => uart_rx_data_block[0].ACLR
RESET => uart_rx_data_block[1].ACLR
RESET => uart_rx_data_block[2].ACLR
RESET => uart_rx_data_block[3].ACLR
RESET => uart_rx_data_block[4].ACLR
RESET => uart_rx_data_block[5].ACLR
RESET => uart_rx_data_block[6].ACLR
RESET => uart_rx_data_block[7].ACLR
RESET => uart_rx_bit.PRESET
RESET => uart_rx_filter[0].PRESET
RESET => uart_rx_filter[1].PRESET
RESET => oversample_baud_tick.ACLR
RESET => oversample_baud_counter[0].PRESET
RESET => oversample_baud_counter[1].PRESET
RESET => oversample_baud_counter[2].PRESET
RESET => oversample_baud_counter[3].PRESET
RESET => oversample_baud_counter[4].PRESET
RESET => oversample_baud_counter[5].ACLR
RESET => oversample_baud_counter[6].PRESET
RESET => uart_rx_data_in_ack.ACLR
RESET => uart_tx_count[0].ACLR
RESET => uart_tx_count[1].ACLR
RESET => uart_tx_count[2].ACLR
RESET => uart_tx_data_block[0].ACLR
RESET => uart_tx_data_block[1].ACLR
RESET => uart_tx_data_block[2].ACLR
RESET => uart_tx_data_block[3].ACLR
RESET => uart_tx_data_block[4].ACLR
RESET => uart_tx_data_block[5].ACLR
RESET => uart_tx_data_block[6].ACLR
RESET => uart_tx_data_block[7].ACLR
RESET => uart_tx_data.PRESET
RESET => baud_counter[0].PRESET
RESET => baud_counter[1].PRESET
RESET => baud_counter[2].PRESET
RESET => baud_counter[3].PRESET
RESET => uart_rx_state~7.DATAIN
RESET => uart_tx_state~8.DATAIN
DATA_STREAM_IN[0] => uart_tx_data_block.DATAB
DATA_STREAM_IN[1] => uart_tx_data_block.DATAB
DATA_STREAM_IN[2] => uart_tx_data_block.DATAB
DATA_STREAM_IN[3] => uart_tx_data_block.DATAB
DATA_STREAM_IN[4] => uart_tx_data_block.DATAB
DATA_STREAM_IN[5] => uart_tx_data_block.DATAB
DATA_STREAM_IN[6] => uart_tx_data_block.DATAB
DATA_STREAM_IN[7] => uart_tx_data_block.DATAB
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_data_block.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_tx_state.OUTPUTSELECT
DATA_STREAM_IN_STB => uart_rx_data_in_ack.DATAB
DATA_STREAM_IN_ACK <= uart_rx_data_in_ack.DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[0] <= uart_rx_data_block[0].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[1] <= uart_rx_data_block[1].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[2] <= uart_rx_data_block[2].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[3] <= uart_rx_data_block[3].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[4] <= uart_rx_data_block[4].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[5] <= uart_rx_data_block[5].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[6] <= uart_rx_data_block[6].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT[7] <= uart_rx_data_block[7].DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT_STB <= uart_rx_data_out_stb.DB_MAX_OUTPUT_PORT_TYPE
DATA_STREAM_OUT_ACK => uart_rx_data_out_stb.OUTPUTSELECT
TX <= uart_tx_data.DB_MAX_OUTPUT_PORT_TYPE
RX => RXD_SYNC_FILTER.IN1
RX => RXD_SYNC_FILTER.IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
wrfull <= dcfifo:dcfifo_component.wrfull


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component
data[0] => dcfifo_qtl1:auto_generated.data[0]
data[1] => dcfifo_qtl1:auto_generated.data[1]
data[2] => dcfifo_qtl1:auto_generated.data[2]
data[3] => dcfifo_qtl1:auto_generated.data[3]
data[4] => dcfifo_qtl1:auto_generated.data[4]
data[5] => dcfifo_qtl1:auto_generated.data[5]
data[6] => dcfifo_qtl1:auto_generated.data[6]
data[7] => dcfifo_qtl1:auto_generated.data[7]
q[0] <= dcfifo_qtl1:auto_generated.q[0]
q[1] <= dcfifo_qtl1:auto_generated.q[1]
q[2] <= dcfifo_qtl1:auto_generated.q[2]
q[3] <= dcfifo_qtl1:auto_generated.q[3]
q[4] <= dcfifo_qtl1:auto_generated.q[4]
q[5] <= dcfifo_qtl1:auto_generated.q[5]
q[6] <= dcfifo_qtl1:auto_generated.q[6]
q[7] <= dcfifo_qtl1:auto_generated.q[7]
rdclk => dcfifo_qtl1:auto_generated.rdclk
rdreq => dcfifo_qtl1:auto_generated.rdreq
wrclk => dcfifo_qtl1:auto_generated.wrclk
wrreq => dcfifo_qtl1:auto_generated.wrreq
aclr => dcfifo_qtl1:auto_generated.aclr
rdempty <= dcfifo_qtl1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= dcfifo_qtl1:auto_generated.wrfull
rdusedw[0] <= <UNC>
rdusedw[1] <= <UNC>
rdusedw[2] <= <UNC>
rdusedw[3] <= <UNC>
rdusedw[4] <= <UNC>
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated
aclr => a_graycounter_4fc:wrptr_g1p.aclr
aclr => a_graycounter_3fc:wrptr_gp.aclr
aclr => delayed_wrptr_g[5].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[5].IN0
aclr => rs_dgwp_reg[5].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[5].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_9hu:fifo_ram.data_a[0]
data[1] => altsyncram_9hu:fifo_ram.data_a[1]
data[2] => altsyncram_9hu:fifo_ram.data_a[2]
data[3] => altsyncram_9hu:fifo_ram.data_a[3]
data[4] => altsyncram_9hu:fifo_ram.data_a[4]
data[5] => altsyncram_9hu:fifo_ram.data_a[5]
data[6] => altsyncram_9hu:fifo_ram.data_a[6]
data[7] => altsyncram_9hu:fifo_ram.data_a[7]
q[0] <= altsyncram_9hu:fifo_ram.q_b[0]
q[1] <= altsyncram_9hu:fifo_ram.q_b[1]
q[2] <= altsyncram_9hu:fifo_ram.q_b[2]
q[3] <= altsyncram_9hu:fifo_ram.q_b[3]
q[4] <= altsyncram_9hu:fifo_ram.q_b[4]
q[5] <= altsyncram_9hu:fifo_ram.q_b[5]
q[6] <= altsyncram_9hu:fifo_ram.q_b[6]
q[7] <= altsyncram_9hu:fifo_ram.q_b[7]
rdclk => a_graycounter_d86:rdptr_g1p.clock
rdclk => altsyncram_9hu:fifo_ram.clock1
rdclk => _.IN0
rdclk => alt_synch_pipe_gcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
wrclk => a_graycounter_4fc:wrptr_g1p.clock
wrclk => a_graycounter_3fc:wrptr_gp.clock
wrclk => altsyncram_9hu:fifo_ram.clock0
wrclk => alt_synch_pipe_kc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrfull <= int_wrfull.DB_MAX_OUTPUT_PORT_TYPE
wrreq => valid_wrreq.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_d86:rdptr_g1p
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_4fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|a_graycounter_3fc:wrptr_gp
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp
clock => dffpipe_ed9:dffpipe16.clock
clrn => dffpipe_ed9:dffpipe16.clrn
d[0] => dffpipe_ed9:dffpipe16.d[0]
d[1] => dffpipe_ed9:dffpipe16.d[1]
d[2] => dffpipe_ed9:dffpipe16.d[2]
d[3] => dffpipe_ed9:dffpipe16.d[3]
d[4] => dffpipe_ed9:dffpipe16.d[4]
d[5] => dffpipe_ed9:dffpipe16.d[5]
q[0] <= dffpipe_ed9:dffpipe16.q[0]
q[1] <= dffpipe_ed9:dffpipe16.q[1]
q[2] <= dffpipe_ed9:dffpipe16.q[2]
q[3] <= dffpipe_ed9:dffpipe16.q[3]
q[4] <= dffpipe_ed9:dffpipe16.q[4]
q[5] <= dffpipe_ed9:dffpipe16.q[5]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_gcb:rs_dgwp|dffpipe_ed9:dffpipe16
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp
clock => dffpipe_fd9:dffpipe19.clock
clrn => dffpipe_fd9:dffpipe19.clrn
d[0] => dffpipe_fd9:dffpipe19.d[0]
d[1] => dffpipe_fd9:dffpipe19.d[1]
d[2] => dffpipe_fd9:dffpipe19.d[2]
d[3] => dffpipe_fd9:dffpipe19.d[3]
d[4] => dffpipe_fd9:dffpipe19.d[4]
d[5] => dffpipe_fd9:dffpipe19.d[5]
q[0] <= dffpipe_fd9:dffpipe19.q[0]
q[1] <= dffpipe_fd9:dffpipe19.q[1]
q[2] <= dffpipe_fd9:dffpipe19.q[2]
q[3] <= dffpipe_fd9:dffpipe19.q[3]
q[4] <= dffpipe_fd9:dffpipe19.q[4]
q[5] <= dffpipe_fd9:dffpipe19.q[5]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|alt_synch_pipe_kc8:ws_dgrp|dffpipe_fd9:dffpipe19
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|cmpr_n16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14
aclr => dcfifo:dcfifo_component.aclr
data[0] => dcfifo:dcfifo_component.data[0]
data[1] => dcfifo:dcfifo_component.data[1]
data[2] => dcfifo:dcfifo_component.data[2]
data[3] => dcfifo:dcfifo_component.data[3]
data[4] => dcfifo:dcfifo_component.data[4]
data[5] => dcfifo:dcfifo_component.data[5]
data[6] => dcfifo:dcfifo_component.data[6]
data[7] => dcfifo:dcfifo_component.data[7]
rdclk => dcfifo:dcfifo_component.rdclk
rdreq => dcfifo:dcfifo_component.rdreq
wrclk => dcfifo:dcfifo_component.wrclk
wrreq => dcfifo:dcfifo_component.wrreq
q[0] <= dcfifo:dcfifo_component.q[0]
q[1] <= dcfifo:dcfifo_component.q[1]
q[2] <= dcfifo:dcfifo_component.q[2]
q[3] <= dcfifo:dcfifo_component.q[3]
q[4] <= dcfifo:dcfifo_component.q[4]
q[5] <= dcfifo:dcfifo_component.q[5]
q[6] <= dcfifo:dcfifo_component.q[6]
q[7] <= dcfifo:dcfifo_component.q[7]
rdempty <= dcfifo:dcfifo_component.rdempty
rdusedw[0] <= dcfifo:dcfifo_component.rdusedw[0]
rdusedw[1] <= dcfifo:dcfifo_component.rdusedw[1]
rdusedw[2] <= dcfifo:dcfifo_component.rdusedw[2]
rdusedw[3] <= dcfifo:dcfifo_component.rdusedw[3]
rdusedw[4] <= dcfifo:dcfifo_component.rdusedw[4]
rdusedw[5] <= dcfifo:dcfifo_component.rdusedw[5]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component
data[0] => dcfifo_31m1:auto_generated.data[0]
data[1] => dcfifo_31m1:auto_generated.data[1]
data[2] => dcfifo_31m1:auto_generated.data[2]
data[3] => dcfifo_31m1:auto_generated.data[3]
data[4] => dcfifo_31m1:auto_generated.data[4]
data[5] => dcfifo_31m1:auto_generated.data[5]
data[6] => dcfifo_31m1:auto_generated.data[6]
data[7] => dcfifo_31m1:auto_generated.data[7]
q[0] <= dcfifo_31m1:auto_generated.q[0]
q[1] <= dcfifo_31m1:auto_generated.q[1]
q[2] <= dcfifo_31m1:auto_generated.q[2]
q[3] <= dcfifo_31m1:auto_generated.q[3]
q[4] <= dcfifo_31m1:auto_generated.q[4]
q[5] <= dcfifo_31m1:auto_generated.q[5]
q[6] <= dcfifo_31m1:auto_generated.q[6]
q[7] <= dcfifo_31m1:auto_generated.q[7]
rdclk => dcfifo_31m1:auto_generated.rdclk
rdreq => dcfifo_31m1:auto_generated.rdreq
wrclk => dcfifo_31m1:auto_generated.wrclk
wrreq => dcfifo_31m1:auto_generated.wrreq
aclr => dcfifo_31m1:auto_generated.aclr
rdempty <= dcfifo_31m1:auto_generated.rdempty
rdfull <= <UNC>
wrempty <= <GND>
wrfull <= <GND>
rdusedw[0] <= dcfifo_31m1:auto_generated.rdusedw[0]
rdusedw[1] <= dcfifo_31m1:auto_generated.rdusedw[1]
rdusedw[2] <= dcfifo_31m1:auto_generated.rdusedw[2]
rdusedw[3] <= dcfifo_31m1:auto_generated.rdusedw[3]
rdusedw[4] <= dcfifo_31m1:auto_generated.rdusedw[4]
rdusedw[5] <= dcfifo_31m1:auto_generated.rdusedw[5]
wrusedw[0] <= <GND>
wrusedw[1] <= <GND>
wrusedw[2] <= <GND>
wrusedw[3] <= <GND>
wrusedw[4] <= <GND>
wrusedw[5] <= <GND>


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated
aclr => a_graycounter_5fc:wrptr_g1p.aclr
aclr => a_graycounter_6fc:wrptr_gp.aclr
aclr => delayed_wrptr_g[6].IN0
aclr => rdemp_eq_comp_lsb_aeb.IN0
aclr => rdemp_eq_comp_msb_aeb.IN0
aclr => rdptr_g[6].IN0
aclr => rs_dgwp_reg[6].IN0
aclr => wrfull_eq_comp_lsb_mux_reg.IN0
aclr => wrfull_eq_comp_msb_mux_reg.IN0
aclr => ws_dgrp_reg[6].IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
aclr => _.IN0
data[0] => altsyncram_bhu:fifo_ram.data_a[0]
data[1] => altsyncram_bhu:fifo_ram.data_a[1]
data[2] => altsyncram_bhu:fifo_ram.data_a[2]
data[3] => altsyncram_bhu:fifo_ram.data_a[3]
data[4] => altsyncram_bhu:fifo_ram.data_a[4]
data[5] => altsyncram_bhu:fifo_ram.data_a[5]
data[6] => altsyncram_bhu:fifo_ram.data_a[6]
data[7] => altsyncram_bhu:fifo_ram.data_a[7]
q[0] <= altsyncram_bhu:fifo_ram.q_b[0]
q[1] <= altsyncram_bhu:fifo_ram.q_b[1]
q[2] <= altsyncram_bhu:fifo_ram.q_b[2]
q[3] <= altsyncram_bhu:fifo_ram.q_b[3]
q[4] <= altsyncram_bhu:fifo_ram.q_b[4]
q[5] <= altsyncram_bhu:fifo_ram.q_b[5]
q[6] <= altsyncram_bhu:fifo_ram.q_b[6]
q[7] <= altsyncram_bhu:fifo_ram.q_b[7]
rdclk => a_graycounter_e86:rdptr_g1p.clock
rdclk => altsyncram_bhu:fifo_ram.clock1
rdclk => _.IN0
rdclk => dffpipe_adc:rs_brp.clock
rdclk => dffpipe_adc:rs_bwp.clock
rdclk => alt_synch_pipe_hcb:rs_dgwp.clock
rdclk => p0addr.CLK
rdclk => rdemp_eq_comp_lsb_aeb.CLK
rdclk => rdemp_eq_comp_msb_aeb.CLK
rdclk => rdptr_g[6].CLK
rdclk => rdptr_g[5].CLK
rdclk => rdptr_g[4].CLK
rdclk => rdptr_g[3].CLK
rdclk => rdptr_g[2].CLK
rdclk => rdptr_g[1].CLK
rdclk => rdptr_g[0].CLK
rdclk => rs_dgwp_reg[6].CLK
rdclk => rs_dgwp_reg[5].CLK
rdclk => rs_dgwp_reg[4].CLK
rdclk => rs_dgwp_reg[3].CLK
rdclk => rs_dgwp_reg[2].CLK
rdclk => rs_dgwp_reg[1].CLK
rdclk => rs_dgwp_reg[0].CLK
rdempty <= int_rdempty.DB_MAX_OUTPUT_PORT_TYPE
rdreq => valid_rdreq.IN0
rdusedw[0] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[1] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[2] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[3] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[4] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
rdusedw[5] <= op_1.DB_MAX_OUTPUT_PORT_TYPE
wrclk => a_graycounter_5fc:wrptr_g1p.clock
wrclk => a_graycounter_6fc:wrptr_gp.clock
wrclk => altsyncram_bhu:fifo_ram.clock0
wrclk => alt_synch_pipe_lc8:ws_dgrp.clock
wrclk => delayed_wrptr_g[6].CLK
wrclk => delayed_wrptr_g[5].CLK
wrclk => delayed_wrptr_g[4].CLK
wrclk => delayed_wrptr_g[3].CLK
wrclk => delayed_wrptr_g[2].CLK
wrclk => delayed_wrptr_g[1].CLK
wrclk => delayed_wrptr_g[0].CLK
wrclk => wrfull_eq_comp_lsb_mux_reg.CLK
wrclk => wrfull_eq_comp_msb_mux_reg.CLK
wrclk => ws_dgrp_reg[6].CLK
wrclk => ws_dgrp_reg[5].CLK
wrclk => ws_dgrp_reg[4].CLK
wrclk => ws_dgrp_reg[3].CLK
wrclk => ws_dgrp_reg[2].CLK
wrclk => ws_dgrp_reg[1].CLK
wrclk => ws_dgrp_reg[0].CLK
wrreq => valid_wrreq.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rdptr_g_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_gray2bin_acb:rs_dgwp_gray2bin
bin[0] <= xor0.DB_MAX_OUTPUT_PORT_TYPE
bin[1] <= xor1.DB_MAX_OUTPUT_PORT_TYPE
bin[2] <= xor2.DB_MAX_OUTPUT_PORT_TYPE
bin[3] <= xor3.DB_MAX_OUTPUT_PORT_TYPE
bin[4] <= xor4.DB_MAX_OUTPUT_PORT_TYPE
bin[5] <= xor5.DB_MAX_OUTPUT_PORT_TYPE
bin[6] <= gray[6].DB_MAX_OUTPUT_PORT_TYPE
gray[0] => xor0.IN0
gray[1] => xor1.IN0
gray[2] => xor2.IN0
gray[3] => xor3.IN0
gray[4] => xor4.IN0
gray[5] => xor5.IN1
gray[6] => bin[6].DATAIN
gray[6] => xor5.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_e86:rdptr_g1p
aclr => counter7a[6].IN0
aclr => counter7a[5].IN0
aclr => counter7a[4].IN0
aclr => counter7a[3].IN0
aclr => counter7a[2].IN0
aclr => counter7a[1].IN0
aclr => counter7a[0].IN0
aclr => parity5.IN0
aclr => sub_parity6a1.IN0
aclr => sub_parity6a0.IN0
clock => counter7a[6].CLK
clock => counter7a[5].CLK
clock => counter7a[4].CLK
clock => counter7a[3].CLK
clock => counter7a[2].CLK
clock => counter7a[1].CLK
clock => counter7a[0].CLK
clock => parity5.CLK
clock => sub_parity6a0.CLK
clock => sub_parity6a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter7a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter7a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter7a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter7a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter7a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter7a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter7a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_5fc:wrptr_g1p
aclr => counter8a1.IN0
aclr => counter8a0.IN0
aclr => parity9.IN0
aclr => sub_parity10a[1].IN0
aclr => sub_parity10a[0].IN0
clock => counter8a0.CLK
clock => counter8a1.CLK
clock => counter8a2.CLK
clock => counter8a3.CLK
clock => counter8a4.CLK
clock => counter8a5.CLK
clock => counter8a6.CLK
clock => parity9.CLK
clock => sub_parity10a[1].CLK
clock => sub_parity10a[0].CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter8a0.DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter8a1.DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter8a2.DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter8a3.DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter8a4.DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter8a5.DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter8a6.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|a_graycounter_6fc:wrptr_gp
aclr => counter13a[6].IN0
aclr => counter13a[5].IN0
aclr => counter13a[4].IN0
aclr => counter13a[3].IN0
aclr => counter13a[2].IN0
aclr => counter13a[1].IN0
aclr => counter13a[0].IN0
aclr => parity11.IN0
aclr => sub_parity12a1.IN0
aclr => sub_parity12a0.IN0
clock => counter13a[6].CLK
clock => counter13a[5].CLK
clock => counter13a[4].CLK
clock => counter13a[3].CLK
clock => counter13a[2].CLK
clock => counter13a[1].CLK
clock => counter13a[0].CLK
clock => parity11.CLK
clock => sub_parity12a0.CLK
clock => sub_parity12a1.CLK
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => _.IN0
cnt_en => cntr_cout[0].IN0
cnt_en => parity_cout.IN1
q[0] <= counter13a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= counter13a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= counter13a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= counter13a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= counter13a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= counter13a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= counter13a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|altsyncram_bhu:fifo_ram
address_a[0] => ram_block14a0.PORTAADDR
address_a[0] => ram_block14a1.PORTAADDR
address_a[0] => ram_block14a2.PORTAADDR
address_a[0] => ram_block14a3.PORTAADDR
address_a[0] => ram_block14a4.PORTAADDR
address_a[0] => ram_block14a5.PORTAADDR
address_a[0] => ram_block14a6.PORTAADDR
address_a[0] => ram_block14a7.PORTAADDR
address_a[1] => ram_block14a0.PORTAADDR1
address_a[1] => ram_block14a1.PORTAADDR1
address_a[1] => ram_block14a2.PORTAADDR1
address_a[1] => ram_block14a3.PORTAADDR1
address_a[1] => ram_block14a4.PORTAADDR1
address_a[1] => ram_block14a5.PORTAADDR1
address_a[1] => ram_block14a6.PORTAADDR1
address_a[1] => ram_block14a7.PORTAADDR1
address_a[2] => ram_block14a0.PORTAADDR2
address_a[2] => ram_block14a1.PORTAADDR2
address_a[2] => ram_block14a2.PORTAADDR2
address_a[2] => ram_block14a3.PORTAADDR2
address_a[2] => ram_block14a4.PORTAADDR2
address_a[2] => ram_block14a5.PORTAADDR2
address_a[2] => ram_block14a6.PORTAADDR2
address_a[2] => ram_block14a7.PORTAADDR2
address_a[3] => ram_block14a0.PORTAADDR3
address_a[3] => ram_block14a1.PORTAADDR3
address_a[3] => ram_block14a2.PORTAADDR3
address_a[3] => ram_block14a3.PORTAADDR3
address_a[3] => ram_block14a4.PORTAADDR3
address_a[3] => ram_block14a5.PORTAADDR3
address_a[3] => ram_block14a6.PORTAADDR3
address_a[3] => ram_block14a7.PORTAADDR3
address_a[4] => ram_block14a0.PORTAADDR4
address_a[4] => ram_block14a1.PORTAADDR4
address_a[4] => ram_block14a2.PORTAADDR4
address_a[4] => ram_block14a3.PORTAADDR4
address_a[4] => ram_block14a4.PORTAADDR4
address_a[4] => ram_block14a5.PORTAADDR4
address_a[4] => ram_block14a6.PORTAADDR4
address_a[4] => ram_block14a7.PORTAADDR4
address_a[5] => ram_block14a0.PORTAADDR5
address_a[5] => ram_block14a1.PORTAADDR5
address_a[5] => ram_block14a2.PORTAADDR5
address_a[5] => ram_block14a3.PORTAADDR5
address_a[5] => ram_block14a4.PORTAADDR5
address_a[5] => ram_block14a5.PORTAADDR5
address_a[5] => ram_block14a6.PORTAADDR5
address_a[5] => ram_block14a7.PORTAADDR5
address_b[0] => ram_block14a0.PORTBADDR
address_b[0] => ram_block14a1.PORTBADDR
address_b[0] => ram_block14a2.PORTBADDR
address_b[0] => ram_block14a3.PORTBADDR
address_b[0] => ram_block14a4.PORTBADDR
address_b[0] => ram_block14a5.PORTBADDR
address_b[0] => ram_block14a6.PORTBADDR
address_b[0] => ram_block14a7.PORTBADDR
address_b[1] => ram_block14a0.PORTBADDR1
address_b[1] => ram_block14a1.PORTBADDR1
address_b[1] => ram_block14a2.PORTBADDR1
address_b[1] => ram_block14a3.PORTBADDR1
address_b[1] => ram_block14a4.PORTBADDR1
address_b[1] => ram_block14a5.PORTBADDR1
address_b[1] => ram_block14a6.PORTBADDR1
address_b[1] => ram_block14a7.PORTBADDR1
address_b[2] => ram_block14a0.PORTBADDR2
address_b[2] => ram_block14a1.PORTBADDR2
address_b[2] => ram_block14a2.PORTBADDR2
address_b[2] => ram_block14a3.PORTBADDR2
address_b[2] => ram_block14a4.PORTBADDR2
address_b[2] => ram_block14a5.PORTBADDR2
address_b[2] => ram_block14a6.PORTBADDR2
address_b[2] => ram_block14a7.PORTBADDR2
address_b[3] => ram_block14a0.PORTBADDR3
address_b[3] => ram_block14a1.PORTBADDR3
address_b[3] => ram_block14a2.PORTBADDR3
address_b[3] => ram_block14a3.PORTBADDR3
address_b[3] => ram_block14a4.PORTBADDR3
address_b[3] => ram_block14a5.PORTBADDR3
address_b[3] => ram_block14a6.PORTBADDR3
address_b[3] => ram_block14a7.PORTBADDR3
address_b[4] => ram_block14a0.PORTBADDR4
address_b[4] => ram_block14a1.PORTBADDR4
address_b[4] => ram_block14a2.PORTBADDR4
address_b[4] => ram_block14a3.PORTBADDR4
address_b[4] => ram_block14a4.PORTBADDR4
address_b[4] => ram_block14a5.PORTBADDR4
address_b[4] => ram_block14a6.PORTBADDR4
address_b[4] => ram_block14a7.PORTBADDR4
address_b[5] => ram_block14a0.PORTBADDR5
address_b[5] => ram_block14a1.PORTBADDR5
address_b[5] => ram_block14a2.PORTBADDR5
address_b[5] => ram_block14a3.PORTBADDR5
address_b[5] => ram_block14a4.PORTBADDR5
address_b[5] => ram_block14a5.PORTBADDR5
address_b[5] => ram_block14a6.PORTBADDR5
address_b[5] => ram_block14a7.PORTBADDR5
addressstall_b => ram_block14a0.PORTBADDRSTALL
addressstall_b => ram_block14a1.PORTBADDRSTALL
addressstall_b => ram_block14a2.PORTBADDRSTALL
addressstall_b => ram_block14a3.PORTBADDRSTALL
addressstall_b => ram_block14a4.PORTBADDRSTALL
addressstall_b => ram_block14a5.PORTBADDRSTALL
addressstall_b => ram_block14a6.PORTBADDRSTALL
addressstall_b => ram_block14a7.PORTBADDRSTALL
clock0 => ram_block14a0.CLK0
clock0 => ram_block14a1.CLK0
clock0 => ram_block14a2.CLK0
clock0 => ram_block14a3.CLK0
clock0 => ram_block14a4.CLK0
clock0 => ram_block14a5.CLK0
clock0 => ram_block14a6.CLK0
clock0 => ram_block14a7.CLK0
clock1 => ram_block14a0.CLK1
clock1 => ram_block14a1.CLK1
clock1 => ram_block14a2.CLK1
clock1 => ram_block14a3.CLK1
clock1 => ram_block14a4.CLK1
clock1 => ram_block14a5.CLK1
clock1 => ram_block14a6.CLK1
clock1 => ram_block14a7.CLK1
data_a[0] => ram_block14a0.PORTADATAIN
data_a[1] => ram_block14a1.PORTADATAIN
data_a[2] => ram_block14a2.PORTADATAIN
data_a[3] => ram_block14a3.PORTADATAIN
data_a[4] => ram_block14a4.PORTADATAIN
data_a[5] => ram_block14a5.PORTADATAIN
data_a[6] => ram_block14a6.PORTADATAIN
data_a[7] => ram_block14a7.PORTADATAIN
q_b[0] <= ram_block14a0.PORTBDATAOUT
q_b[1] <= ram_block14a1.PORTBDATAOUT
q_b[2] <= ram_block14a2.PORTBDATAOUT
q_b[3] <= ram_block14a3.PORTBDATAOUT
q_b[4] <= ram_block14a4.PORTBDATAOUT
q_b[5] <= ram_block14a5.PORTBDATAOUT
q_b[6] <= ram_block14a6.PORTBDATAOUT
q_b[7] <= ram_block14a7.PORTBDATAOUT
wren_a => ram_block14a0.PORTAWE
wren_a => ram_block14a0.ENA0
wren_a => ram_block14a1.PORTAWE
wren_a => ram_block14a1.ENA0
wren_a => ram_block14a2.PORTAWE
wren_a => ram_block14a2.ENA0
wren_a => ram_block14a3.PORTAWE
wren_a => ram_block14a3.ENA0
wren_a => ram_block14a4.PORTAWE
wren_a => ram_block14a4.ENA0
wren_a => ram_block14a5.PORTAWE
wren_a => ram_block14a5.ENA0
wren_a => ram_block14a6.PORTAWE
wren_a => ram_block14a6.ENA0
wren_a => ram_block14a7.PORTAWE
wren_a => ram_block14a7.ENA0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_ngh:rdaclr
clock => dffe15a[0].CLK
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_brp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp
clock => dffe15a[6].CLK
clock => dffe15a[5].CLK
clock => dffe15a[4].CLK
clock => dffe15a[3].CLK
clock => dffe15a[2].CLK
clock => dffe15a[1].CLK
clock => dffe15a[0].CLK
clrn => dffe15a[6].ACLR
clrn => dffe15a[5].ACLR
clrn => dffe15a[4].ACLR
clrn => dffe15a[3].ACLR
clrn => dffe15a[2].ACLR
clrn => dffe15a[1].ACLR
clrn => dffe15a[0].ACLR
d[0] => dffe15a[0].IN0
d[1] => dffe15a[1].IN0
d[2] => dffe15a[2].IN0
d[3] => dffe15a[3].IN0
d[4] => dffe15a[4].IN0
d[5] => dffe15a[5].IN0
d[6] => dffe15a[6].IN0
q[0] <= dffe15a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe15a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe15a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe15a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe15a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe15a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe15a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp
clock => dffpipe_gd9:dffpipe16.clock
clrn => dffpipe_gd9:dffpipe16.clrn
d[0] => dffpipe_gd9:dffpipe16.d[0]
d[1] => dffpipe_gd9:dffpipe16.d[1]
d[2] => dffpipe_gd9:dffpipe16.d[2]
d[3] => dffpipe_gd9:dffpipe16.d[3]
d[4] => dffpipe_gd9:dffpipe16.d[4]
d[5] => dffpipe_gd9:dffpipe16.d[5]
d[6] => dffpipe_gd9:dffpipe16.d[6]
q[0] <= dffpipe_gd9:dffpipe16.q[0]
q[1] <= dffpipe_gd9:dffpipe16.q[1]
q[2] <= dffpipe_gd9:dffpipe16.q[2]
q[3] <= dffpipe_gd9:dffpipe16.q[3]
q[4] <= dffpipe_gd9:dffpipe16.q[4]
q[5] <= dffpipe_gd9:dffpipe16.q[5]
q[6] <= dffpipe_gd9:dffpipe16.q[6]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_hcb:rs_dgwp|dffpipe_gd9:dffpipe16
clock => dffe17a[6].CLK
clock => dffe17a[5].CLK
clock => dffe17a[4].CLK
clock => dffe17a[3].CLK
clock => dffe17a[2].CLK
clock => dffe17a[1].CLK
clock => dffe17a[0].CLK
clock => dffe18a[6].CLK
clock => dffe18a[5].CLK
clock => dffe18a[4].CLK
clock => dffe18a[3].CLK
clock => dffe18a[2].CLK
clock => dffe18a[1].CLK
clock => dffe18a[0].CLK
clrn => dffe17a[6].ACLR
clrn => dffe17a[5].ACLR
clrn => dffe17a[4].ACLR
clrn => dffe17a[3].ACLR
clrn => dffe17a[2].ACLR
clrn => dffe17a[1].ACLR
clrn => dffe17a[0].ACLR
clrn => dffe18a[6].ACLR
clrn => dffe18a[5].ACLR
clrn => dffe18a[4].ACLR
clrn => dffe18a[3].ACLR
clrn => dffe18a[2].ACLR
clrn => dffe18a[1].ACLR
clrn => dffe18a[0].ACLR
d[0] => dffe17a[0].IN0
d[1] => dffe17a[1].IN0
d[2] => dffe17a[2].IN0
d[3] => dffe17a[3].IN0
d[4] => dffe17a[4].IN0
d[5] => dffe17a[5].IN0
d[6] => dffe17a[6].IN0
q[0] <= dffe18a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe18a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe18a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe18a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe18a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe18a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe18a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp
clock => dffpipe_hd9:dffpipe19.clock
clrn => dffpipe_hd9:dffpipe19.clrn
d[0] => dffpipe_hd9:dffpipe19.d[0]
d[1] => dffpipe_hd9:dffpipe19.d[1]
d[2] => dffpipe_hd9:dffpipe19.d[2]
d[3] => dffpipe_hd9:dffpipe19.d[3]
d[4] => dffpipe_hd9:dffpipe19.d[4]
d[5] => dffpipe_hd9:dffpipe19.d[5]
d[6] => dffpipe_hd9:dffpipe19.d[6]
q[0] <= dffpipe_hd9:dffpipe19.q[0]
q[1] <= dffpipe_hd9:dffpipe19.q[1]
q[2] <= dffpipe_hd9:dffpipe19.q[2]
q[3] <= dffpipe_hd9:dffpipe19.q[3]
q[4] <= dffpipe_hd9:dffpipe19.q[4]
q[5] <= dffpipe_hd9:dffpipe19.q[5]
q[6] <= dffpipe_hd9:dffpipe19.q[6]


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|alt_synch_pipe_lc8:ws_dgrp|dffpipe_hd9:dffpipe19
clock => dffe20a[6].CLK
clock => dffe20a[5].CLK
clock => dffe20a[4].CLK
clock => dffe20a[3].CLK
clock => dffe20a[2].CLK
clock => dffe20a[1].CLK
clock => dffe20a[0].CLK
clock => dffe21a[6].CLK
clock => dffe21a[5].CLK
clock => dffe21a[4].CLK
clock => dffe21a[3].CLK
clock => dffe21a[2].CLK
clock => dffe21a[1].CLK
clock => dffe21a[0].CLK
clrn => dffe20a[6].ACLR
clrn => dffe20a[5].ACLR
clrn => dffe20a[4].ACLR
clrn => dffe20a[3].ACLR
clrn => dffe20a[2].ACLR
clrn => dffe20a[1].ACLR
clrn => dffe20a[0].ACLR
clrn => dffe21a[6].ACLR
clrn => dffe21a[5].ACLR
clrn => dffe21a[4].ACLR
clrn => dffe21a[3].ACLR
clrn => dffe21a[2].ACLR
clrn => dffe21a[1].ACLR
clrn => dffe21a[0].ACLR
d[0] => dffe20a[0].IN0
d[1] => dffe20a[1].IN0
d[2] => dffe20a[2].IN0
d[3] => dffe20a[3].IN0
d[4] => dffe20a[4].IN0
d[5] => dffe20a[5].IN0
d[6] => dffe20a[6].IN0
q[0] <= dffe21a[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffe21a[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffe21a[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffe21a[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffe21a[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffe21a[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffe21a[6].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:rdempty_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:rdempty_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:rdempty_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:rdempty_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:wrfull_eq_comp1_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:wrfull_eq_comp1_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_o16:wrfull_eq_comp_lsb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
dataa[3] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1
datab[3] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|cmpr_n16:wrfull_eq_comp_msb
aeb <= aeb_result_wire[0].DB_MAX_OUTPUT_PORT_TYPE
dataa[0] => data_wire[0].IN0
dataa[1] => data_wire[0].IN0
dataa[2] => data_wire[1].IN0
datab[0] => data_wire[0].IN1
datab[1] => data_wire[0].IN1
datab[2] => data_wire[1].IN1


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:rdemp_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:rdemp_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:wrfull_eq_comp_lsb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|mux_1u7:wrfull_eq_comp_msb_mux
data[0] => result_node[0].IN1
data[1] => result_node[0].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst4
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst4|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|DE2bot|UART_INTERFACE:inst1|lpm_bustri_uart0:inst10|LPM_BUSTRI:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst15
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
data[12] => lpm_ff:lpm_ff_component.data[12]
data[13] => lpm_ff:lpm_ff_component.data[13]
data[14] => lpm_ff:lpm_ff_component.data[14]
data[15] => lpm_ff:lpm_ff_component.data[15]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]
q[12] <= lpm_ff:lpm_ff_component.q[12]
q[13] <= lpm_ff:lpm_ff_component.q[13]
q[14] <= lpm_ff:lpm_ff_component.q[14]
q[15] <= lpm_ff:lpm_ff_component.q[15]


|DE2bot|UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
data[14] => dffs[14].DATAIN
data[15] => dffs[15].DATAIN
clock => dffs[15].CLK
clock => dffs[14].CLK
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[15].ENA
enable => dffs[14].ENA
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE
q[14] <= dffs[14].DB_MAX_OUTPUT_PORT_TYPE
q[15] <= dffs[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|altpll1:inst11
inclk0 => altpll:altpll_component.inclk[0]
c0 <= altpll:altpll_component.clk[0]
c1 <= altpll:altpll_component.clk[1]


|DE2bot|altpll1:inst11|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => ~NO_FANOUT~
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>
clk[0] <= clk[0].DB_MAX_OUTPUT_PORT_TYPE
clk[1] <= clk[1].DB_MAX_OUTPUT_PORT_TYPE
clk[2] <= <GND>
clk[3] <= <GND>
clk[4] <= <GND>
clk[5] <= <GND>
extclk[0] <= <GND>
extclk[1] <= <GND>
extclk[2] <= <GND>
extclk[3] <= <GND>
clkbad[0] <= <GND>
clkbad[1] <= <GND>
enable1 <= <GND>
enable0 <= <GND>
activeclock <= <GND>
clkloss <= <GND>
locked <= <GND>
scandataout <= <GND>
scandone <= <GND>
sclkout0 <= <GND>
sclkout1 <= sclkout1.DB_MAX_OUTPUT_PORT_TYPE
phasedone <= <GND>
vcooverrange <= <GND>
vcounderrange <= <GND>
fbout <= <GND>
fref <= <GND>
icdrclk <= <GND>


|DE2bot|SRAM:inst2
IO_WRITE => STATE.DATAB
IO_WRITE => Selector0.IN2
CTRL_WE => WE.DATAIN
CTRL_OE => Equal0.IN3
CTRL_OE => OE.DATAIN
ADHI[0] => Equal0.IN5
ADHI[0] => ADDR[16].DATAIN
ADHI[1] => Equal0.IN4
ADHI[1] => ADDR[17].DATAIN
CLOCK => SRAM_ADLO[0]~reg0.CLK
CLOCK => SRAM_ADLO[1]~reg0.CLK
CLOCK => SRAM_ADLO[2]~reg0.CLK
CLOCK => SRAM_ADLO[3]~reg0.CLK
CLOCK => SRAM_ADLO[4]~reg0.CLK
CLOCK => SRAM_ADLO[5]~reg0.CLK
CLOCK => SRAM_ADLO[6]~reg0.CLK
CLOCK => SRAM_ADLO[7]~reg0.CLK
CLOCK => SRAM_ADLO[8]~reg0.CLK
CLOCK => SRAM_ADLO[9]~reg0.CLK
CLOCK => SRAM_ADLO[10]~reg0.CLK
CLOCK => SRAM_ADLO[11]~reg0.CLK
CLOCK => SRAM_ADLO[12]~reg0.CLK
CLOCK => SRAM_ADLO[13]~reg0.CLK
CLOCK => SRAM_ADLO[14]~reg0.CLK
CLOCK => SRAM_ADLO[15]~reg0.CLK
CLOCK => SRAM_ADHI[0]~reg0.CLK
CLOCK => SRAM_ADHI[1]~reg0.CLK
CLOCK => OE.CLK
CLOCK => WE.CLK
CLOCK => ADDR[0].CLK
CLOCK => ADDR[1].CLK
CLOCK => ADDR[2].CLK
CLOCK => ADDR[3].CLK
CLOCK => ADDR[4].CLK
CLOCK => ADDR[5].CLK
CLOCK => ADDR[6].CLK
CLOCK => ADDR[7].CLK
CLOCK => ADDR[8].CLK
CLOCK => ADDR[9].CLK
CLOCK => ADDR[10].CLK
CLOCK => ADDR[11].CLK
CLOCK => ADDR[12].CLK
CLOCK => ADDR[13].CLK
CLOCK => ADDR[14].CLK
CLOCK => ADDR[15].CLK
CLOCK => ADDR[16].CLK
CLOCK => ADDR[17].CLK
CLOCK => STATE~3.DATAIN
SRAM_CE_N <= <GND>
SRAM_WE_N <= SRAM_WE_N.DB_MAX_OUTPUT_PORT_TYPE
SRAM_OE_N <= comb.DB_MAX_OUTPUT_PORT_TYPE
SRAM_UB_N <= <GND>
SRAM_LB_N <= <GND>
SRAM_ADLO[0] <= SRAM_ADLO[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[1] <= SRAM_ADLO[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[2] <= SRAM_ADLO[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[3] <= SRAM_ADLO[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[4] <= SRAM_ADLO[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[5] <= SRAM_ADLO[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[6] <= SRAM_ADLO[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[7] <= SRAM_ADLO[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[8] <= SRAM_ADLO[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[9] <= SRAM_ADLO[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[10] <= SRAM_ADLO[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[11] <= SRAM_ADLO[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[12] <= SRAM_ADLO[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[13] <= SRAM_ADLO[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[14] <= SRAM_ADLO[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADLO[15] <= SRAM_ADLO[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADHI[0] <= SRAM_ADHI[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRAM_ADHI[1] <= SRAM_ADHI[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] <> LPM_BUSTRI:IO_BUS.TRIDATA[0]
IO_DATA[1] <> LPM_BUSTRI:IO_BUS.TRIDATA[1]
IO_DATA[2] <> LPM_BUSTRI:IO_BUS.TRIDATA[2]
IO_DATA[3] <> LPM_BUSTRI:IO_BUS.TRIDATA[3]
IO_DATA[4] <> LPM_BUSTRI:IO_BUS.TRIDATA[4]
IO_DATA[5] <> LPM_BUSTRI:IO_BUS.TRIDATA[5]
IO_DATA[6] <> LPM_BUSTRI:IO_BUS.TRIDATA[6]
IO_DATA[7] <> LPM_BUSTRI:IO_BUS.TRIDATA[7]
IO_DATA[8] <> LPM_BUSTRI:IO_BUS.TRIDATA[8]
IO_DATA[9] <> LPM_BUSTRI:IO_BUS.TRIDATA[9]
IO_DATA[10] <> LPM_BUSTRI:IO_BUS.TRIDATA[10]
IO_DATA[11] <> LPM_BUSTRI:IO_BUS.TRIDATA[11]
IO_DATA[12] <> LPM_BUSTRI:IO_BUS.TRIDATA[12]
IO_DATA[13] <> LPM_BUSTRI:IO_BUS.TRIDATA[13]
IO_DATA[14] <> LPM_BUSTRI:IO_BUS.TRIDATA[14]
IO_DATA[15] <> LPM_BUSTRI:IO_BUS.TRIDATA[15]


|DE2bot|SRAM:inst2|LPM_BUSTRI:IO_BUS
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => din[15].OE
enabletr => din[14].OE
enabletr => din[13].OE
enabletr => din[12].OE
enabletr => din[11].OE
enabletr => din[10].OE
enabletr => din[9].OE
enabletr => din[8].OE
enabletr => din[7].OE
enabletr => din[6].OE
enabletr => din[5].OE
enabletr => din[4].OE
enabletr => din[3].OE
enabletr => din[2].OE
enabletr => din[1].OE
enabletr => din[0].OE
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57
HEX0[0] <= HEX_DISP:inst27.segments[0]
HEX0[1] <= HEX_DISP:inst27.segments[1]
HEX0[2] <= HEX_DISP:inst27.segments[2]
HEX0[3] <= HEX_DISP:inst27.segments[3]
HEX0[4] <= HEX_DISP:inst27.segments[4]
HEX0[5] <= HEX_DISP:inst27.segments[5]
HEX0[6] <= HEX_DISP:inst27.segments[6]
CS => HEX_DISP:inst27.cs
CS => HEX_DISP:inst22.cs
CS => HEX_DISP:inst21.cs
CS => HEX_DISP:inst15.cs
RESETN => HEX_DISP:inst27.resetn
RESETN => HEX_DISP:inst22.resetn
RESETN => HEX_DISP:inst21.resetn
RESETN => HEX_DISP:inst15.resetn
DATA[0] => HEX_DISP:inst27.hex_val[0]
DATA[1] => HEX_DISP:inst27.hex_val[1]
DATA[2] => HEX_DISP:inst27.hex_val[2]
DATA[3] => HEX_DISP:inst27.hex_val[3]
DATA[4] => HEX_DISP:inst22.hex_val[0]
DATA[5] => HEX_DISP:inst22.hex_val[1]
DATA[6] => HEX_DISP:inst22.hex_val[2]
DATA[7] => HEX_DISP:inst22.hex_val[3]
DATA[8] => HEX_DISP:inst21.hex_val[0]
DATA[9] => HEX_DISP:inst21.hex_val[1]
DATA[10] => HEX_DISP:inst21.hex_val[2]
DATA[11] => HEX_DISP:inst21.hex_val[3]
DATA[12] => HEX_DISP:inst15.hex_val[0]
DATA[13] => HEX_DISP:inst15.hex_val[1]
DATA[14] => HEX_DISP:inst15.hex_val[2]
DATA[15] => HEX_DISP:inst15.hex_val[3]
HEX1[0] <= HEX_DISP:inst22.segments[0]
HEX1[1] <= HEX_DISP:inst22.segments[1]
HEX1[2] <= HEX_DISP:inst22.segments[2]
HEX1[3] <= HEX_DISP:inst22.segments[3]
HEX1[4] <= HEX_DISP:inst22.segments[4]
HEX1[5] <= HEX_DISP:inst22.segments[5]
HEX1[6] <= HEX_DISP:inst22.segments[6]
HEX2[0] <= HEX_DISP:inst21.segments[0]
HEX2[1] <= HEX_DISP:inst21.segments[1]
HEX2[2] <= HEX_DISP:inst21.segments[2]
HEX2[3] <= HEX_DISP:inst21.segments[3]
HEX2[4] <= HEX_DISP:inst21.segments[4]
HEX2[5] <= HEX_DISP:inst21.segments[5]
HEX2[6] <= HEX_DISP:inst21.segments[6]
HEX3[0] <= HEX_DISP:inst15.segments[0]
HEX3[1] <= HEX_DISP:inst15.segments[1]
HEX3[2] <= HEX_DISP:inst15.segments[2]
HEX3[3] <= HEX_DISP:inst15.segments[3]
HEX3[4] <= HEX_DISP:inst15.segments[4]
HEX3[5] <= HEX_DISP:inst15.segments[5]
HEX3[6] <= HEX_DISP:inst15.segments[6]


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst27
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst22
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst21
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst57|HEX_DISP:inst15
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56
HEX0[0] <= HEX_DISP:inst27.segments[0]
HEX0[1] <= HEX_DISP:inst27.segments[1]
HEX0[2] <= HEX_DISP:inst27.segments[2]
HEX0[3] <= HEX_DISP:inst27.segments[3]
HEX0[4] <= HEX_DISP:inst27.segments[4]
HEX0[5] <= HEX_DISP:inst27.segments[5]
HEX0[6] <= HEX_DISP:inst27.segments[6]
CS => HEX_DISP:inst27.cs
CS => HEX_DISP:inst22.cs
CS => HEX_DISP:inst21.cs
CS => HEX_DISP:inst15.cs
RESETN => HEX_DISP:inst27.resetn
RESETN => HEX_DISP:inst22.resetn
RESETN => HEX_DISP:inst21.resetn
RESETN => HEX_DISP:inst15.resetn
DATA[0] => HEX_DISP:inst27.hex_val[0]
DATA[1] => HEX_DISP:inst27.hex_val[1]
DATA[2] => HEX_DISP:inst27.hex_val[2]
DATA[3] => HEX_DISP:inst27.hex_val[3]
DATA[4] => HEX_DISP:inst22.hex_val[0]
DATA[5] => HEX_DISP:inst22.hex_val[1]
DATA[6] => HEX_DISP:inst22.hex_val[2]
DATA[7] => HEX_DISP:inst22.hex_val[3]
DATA[8] => HEX_DISP:inst21.hex_val[0]
DATA[9] => HEX_DISP:inst21.hex_val[1]
DATA[10] => HEX_DISP:inst21.hex_val[2]
DATA[11] => HEX_DISP:inst21.hex_val[3]
DATA[12] => HEX_DISP:inst15.hex_val[0]
DATA[13] => HEX_DISP:inst15.hex_val[1]
DATA[14] => HEX_DISP:inst15.hex_val[2]
DATA[15] => HEX_DISP:inst15.hex_val[3]
HEX1[0] <= HEX_DISP:inst22.segments[0]
HEX1[1] <= HEX_DISP:inst22.segments[1]
HEX1[2] <= HEX_DISP:inst22.segments[2]
HEX1[3] <= HEX_DISP:inst22.segments[3]
HEX1[4] <= HEX_DISP:inst22.segments[4]
HEX1[5] <= HEX_DISP:inst22.segments[5]
HEX1[6] <= HEX_DISP:inst22.segments[6]
HEX2[0] <= HEX_DISP:inst21.segments[0]
HEX2[1] <= HEX_DISP:inst21.segments[1]
HEX2[2] <= HEX_DISP:inst21.segments[2]
HEX2[3] <= HEX_DISP:inst21.segments[3]
HEX2[4] <= HEX_DISP:inst21.segments[4]
HEX2[5] <= HEX_DISP:inst21.segments[5]
HEX2[6] <= HEX_DISP:inst21.segments[6]
HEX3[0] <= HEX_DISP:inst15.segments[0]
HEX3[1] <= HEX_DISP:inst15.segments[1]
HEX3[2] <= HEX_DISP:inst15.segments[2]
HEX3[3] <= HEX_DISP:inst15.segments[3]
HEX3[4] <= HEX_DISP:inst15.segments[4]
HEX3[5] <= HEX_DISP:inst15.segments[5]
HEX3[6] <= HEX_DISP:inst15.segments[6]


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst27
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst22
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst21
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|QUAD_HEX:inst56|HEX_DISP:inst15
hex_val[0] => hex_d[0].DATAA
hex_val[0] => latched_hex[0].DATAIN
hex_val[1] => hex_d[1].DATAA
hex_val[1] => latched_hex[1].DATAIN
hex_val[2] => hex_d[2].DATAA
hex_val[2] => latched_hex[2].DATAIN
hex_val[3] => hex_d[3].DATAA
hex_val[3] => latched_hex[3].DATAIN
cs => latched_hex[0].CLK
cs => latched_hex[1].CLK
cs => latched_hex[2].CLK
cs => latched_hex[3].CLK
free => hex_d[3].OUTPUTSELECT
free => hex_d[2].OUTPUTSELECT
free => hex_d[1].OUTPUTSELECT
free => hex_d[0].OUTPUTSELECT
resetn => latched_hex[0].ACLR
resetn => latched_hex[1].ACLR
resetn => latched_hex[2].ACLR
resetn => latched_hex[3].ACLR
segments[0] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
segments[1] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
segments[2] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
segments[3] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
segments[4] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
segments[5] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
segments[6] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|DE2bot|LEDS:inst59
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
LED[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
LED[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
LED[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
LED[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
LED[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
LED[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
LED[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


|DE2bot|LEDS:inst58
RESETN => BLED[0].ACLR
RESETN => BLED[1].ACLR
RESETN => BLED[2].ACLR
RESETN => BLED[3].ACLR
RESETN => BLED[4].ACLR
RESETN => BLED[5].ACLR
RESETN => BLED[6].ACLR
RESETN => BLED[7].ACLR
RESETN => BLED[8].ACLR
RESETN => BLED[9].ACLR
RESETN => BLED[10].ACLR
RESETN => BLED[11].ACLR
RESETN => BLED[12].ACLR
RESETN => BLED[13].ACLR
RESETN => BLED[14].ACLR
RESETN => BLED[15].ACLR
CS => BLED[0].CLK
CS => BLED[1].CLK
CS => BLED[2].CLK
CS => BLED[3].CLK
CS => BLED[4].CLK
CS => BLED[5].CLK
CS => BLED[6].CLK
CS => BLED[7].CLK
CS => BLED[8].CLK
CS => BLED[9].CLK
CS => BLED[10].CLK
CS => BLED[11].CLK
CS => BLED[12].CLK
CS => BLED[13].CLK
CS => BLED[14].CLK
CS => BLED[15].CLK
LED[0] <= BLED[0].DB_MAX_OUTPUT_PORT_TYPE
LED[1] <= BLED[1].DB_MAX_OUTPUT_PORT_TYPE
LED[2] <= BLED[2].DB_MAX_OUTPUT_PORT_TYPE
LED[3] <= BLED[3].DB_MAX_OUTPUT_PORT_TYPE
LED[4] <= BLED[4].DB_MAX_OUTPUT_PORT_TYPE
LED[5] <= BLED[5].DB_MAX_OUTPUT_PORT_TYPE
LED[6] <= BLED[6].DB_MAX_OUTPUT_PORT_TYPE
LED[7] <= BLED[7].DB_MAX_OUTPUT_PORT_TYPE
LED[8] <= BLED[8].DB_MAX_OUTPUT_PORT_TYPE
LED[9] <= BLED[9].DB_MAX_OUTPUT_PORT_TYPE
LED[10] <= BLED[10].DB_MAX_OUTPUT_PORT_TYPE
LED[11] <= BLED[11].DB_MAX_OUTPUT_PORT_TYPE
LED[12] <= BLED[12].DB_MAX_OUTPUT_PORT_TYPE
LED[13] <= BLED[13].DB_MAX_OUTPUT_PORT_TYPE
LED[14] <= BLED[14].DB_MAX_OUTPUT_PORT_TYPE
LED[15] <= BLED[15].DB_MAX_OUTPUT_PORT_TYPE
IO_DATA[0] => BLED[0].DATAIN
IO_DATA[1] => BLED[1].DATAIN
IO_DATA[2] => BLED[2].DATAIN
IO_DATA[3] => BLED[3].DATAIN
IO_DATA[4] => BLED[4].DATAIN
IO_DATA[5] => BLED[5].DATAIN
IO_DATA[6] => BLED[6].DATAIN
IO_DATA[7] => BLED[7].DATAIN
IO_DATA[8] => BLED[8].DATAIN
IO_DATA[9] => BLED[9].DATAIN
IO_DATA[10] => BLED[10].DATAIN
IO_DATA[11] => BLED[11].DATAIN
IO_DATA[12] => BLED[12].DATAIN
IO_DATA[13] => BLED[13].DATAIN
IO_DATA[14] => BLED[14].DATAIN
IO_DATA[15] => BLED[15].DATAIN


|DE2bot|CTIMER:inst21
CLOCK => INT~reg0.CLK
CLOCK => COUNT[0].CLK
CLOCK => COUNT[1].CLK
CLOCK => COUNT[2].CLK
CLOCK => COUNT[3].CLK
CLOCK => COUNT[4].CLK
CLOCK => COUNT[5].CLK
CLOCK => COUNT[6].CLK
CLOCK => COUNT[7].CLK
CLOCK => COUNT[8].CLK
CLOCK => COUNT[9].CLK
CLOCK => COUNT[10].CLK
CLOCK => COUNT[11].CLK
CLOCK => COUNT[12].CLK
CLOCK => COUNT[13].CLK
CLOCK => COUNT[14].CLK
CLOCK => COUNT[15].CLK
RESETN => TRIGVAL[0].ACLR
RESETN => TRIGVAL[1].ACLR
RESETN => TRIGVAL[2].ACLR
RESETN => TRIGVAL[3].ACLR
RESETN => TRIGVAL[4].ACLR
RESETN => TRIGVAL[5].ACLR
RESETN => TRIGVAL[6].ACLR
RESETN => TRIGVAL[7].ACLR
RESETN => TRIGVAL[8].ACLR
RESETN => TRIGVAL[9].ACLR
RESETN => TRIGVAL[10].ACLR
RESETN => TRIGVAL[11].ACLR
RESETN => TRIGVAL[12].ACLR
RESETN => TRIGVAL[13].ACLR
RESETN => TRIGVAL[14].ACLR
RESETN => TRIGVAL[15].ACLR
RESETN => process_1.IN0
CS => process_1.IN1
CS => TRIGVAL[0].CLK
CS => TRIGVAL[1].CLK
CS => TRIGVAL[2].CLK
CS => TRIGVAL[3].CLK
CS => TRIGVAL[4].CLK
CS => TRIGVAL[5].CLK
CS => TRIGVAL[6].CLK
CS => TRIGVAL[7].CLK
CS => TRIGVAL[8].CLK
CS => TRIGVAL[9].CLK
CS => TRIGVAL[10].CLK
CS => TRIGVAL[11].CLK
CS => TRIGVAL[12].CLK
CS => TRIGVAL[13].CLK
CS => TRIGVAL[14].CLK
CS => TRIGVAL[15].CLK
IO_DATA[0] => TRIGVAL[0].DATAIN
IO_DATA[1] => TRIGVAL[1].DATAIN
IO_DATA[2] => TRIGVAL[2].DATAIN
IO_DATA[3] => TRIGVAL[3].DATAIN
IO_DATA[4] => TRIGVAL[4].DATAIN
IO_DATA[5] => TRIGVAL[5].DATAIN
IO_DATA[6] => TRIGVAL[6].DATAIN
IO_DATA[7] => TRIGVAL[7].DATAIN
IO_DATA[8] => TRIGVAL[8].DATAIN
IO_DATA[9] => TRIGVAL[9].DATAIN
IO_DATA[10] => TRIGVAL[10].DATAIN
IO_DATA[11] => TRIGVAL[11].DATAIN
IO_DATA[12] => TRIGVAL[12].DATAIN
IO_DATA[13] => TRIGVAL[13].DATAIN
IO_DATA[14] => TRIGVAL[14].DATAIN
IO_DATA[15] => TRIGVAL[15].DATAIN
INT <= INT~reg0.DB_MAX_OUTPUT_PORT_TYPE


