{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574877918692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574877918693 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:05:18 2019 " "Processing started: Wed Nov 27 15:05:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574877918693 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877918693 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack " "Command: quartus_map --read_settings_files=on --write_settings_files=off BlackJack -c BlackJack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877918693 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574877918888 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574877918888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displaydecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file displaydecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 displaydecoder " "Found entity 1: displaydecoder" {  } { { "displaydecoder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/displaydecoder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemAcessMux.v 1 1 " "Found 1 design units, including 1 entities, in source file MemAcessMux.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemAcessMux " "Found entity 1: MemAcessMux" {  } { { "MemAcessMux.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/MemAcessMux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EdgeDetector.v 1 1 " "Found 1 design units, including 1 entities, in source file EdgeDetector.v" { { "Info" "ISGN_ENTITY_NAME" "1 EdgeDetector " "Found entity 1: EdgeDetector" {  } { { "EdgeDetector.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/EdgeDetector.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CardAdder.v 1 1 " "Found 1 design units, including 1 entities, in source file CardAdder.v" { { "Info" "ISGN_ENTITY_NAME" "1 CardAdder " "Found entity 1: CardAdder" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CardEvaluator.v 1 1 " "Found 1 design units, including 1 entities, in source file CardEvaluator.v" { { "Info" "ISGN_ENTITY_NAME" "1 CardEvaluator " "Found entity 1: CardEvaluator" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BJController.v 1 1 " "Found 1 design units, including 1 entities, in source file BJController.v" { { "Info" "ISGN_ENTITY_NAME" "1 BlackJackController " "Found entity 1: BlackJackController" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927907 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Shuffler.v(44) " "Verilog HDL information at Shuffler.v(44): always construct contains both blocking and non-blocking assignments" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1574877927908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Shuffler.v 1 1 " "Found 1 design units, including 1 entities, in source file Shuffler.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shuffler " "Found entity 1: Shuffler" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Nxt_Addr.v 1 1 " "Found 1 design units, including 1 entities, in source file Nxt_Addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Nxt_Addr " "Found entity 1: Nxt_Addr" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BlackJack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file BlackJack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlackJack " "Found entity 1: BlackJack" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877927909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877927909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928263 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-SYN " "Found design unit 1: ram-SYN" {  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928264 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Counter.v 1 1 " "Found 1 design units, including 1 entities, in source file Counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928264 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlackJack " "Elaborating entity \"BlackJack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574877928329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BlackJackController BlackJackController:FSM_Global " "Elaborating entity \"BlackJackController\" for hierarchy \"BlackJackController:FSM_Global\"" {  } { { "BlackJack.bdf" "FSM_Global" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 208 8 240 480 "FSM_Global" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928340 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F_State BJController.v(107) " "Verilog HDL Always Construct warning at BJController.v(107): inferring latch(es) for variable \"F_State\", which holds its previous value in one or more paths through the always construct" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574877928344 "|BlackJack|BlackJackController:FSM_Global"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "BJController.v(265) " "Verilog HDL Case Statement warning at BJController.v(265): incomplete case statement has no default case item" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574877928345 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "BJController.v(265) " "Verilog HDL Case Statement information at BJController.v(265): all case item expressions in this case statement are onehot" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574877928345 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerBlackJack BJController.v(107) " "Inferred latch for \"F_State.DealerBlackJack\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928346 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Measurement BJController.v(107) " "Inferred latch for \"F_State.Measurement\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.LoseState BJController.v(107) " "Inferred latch for \"F_State.LoseState\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.TieState BJController.v(107) " "Inferred latch for \"F_State.TieState\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.WinState BJController.v(107) " "Inferred latch for \"F_State.WinState\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.CardToDealer BJController.v(107) " "Inferred latch for \"F_State.CardToDealer\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.CardToPlayer BJController.v(107) " "Inferred latch for \"F_State.CardToPlayer\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerStay BJController.v(107) " "Inferred latch for \"F_State.DealerStay\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerStay BJController.v(107) " "Inferred latch for \"F_State.PlayerStay\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerHit BJController.v(107) " "Inferred latch for \"F_State.DealerHit\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928347 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerHit BJController.v(107) " "Inferred latch for \"F_State.PlayerHit\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerTurn BJController.v(107) " "Inferred latch for \"F_State.DealerTurn\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerTurn BJController.v(107) " "Inferred latch for \"F_State.PlayerTurn\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWith2Card BJController.v(107) " "Inferred latch for \"F_State.DealerWith2Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWith2Card BJController.v(107) " "Inferred latch for \"F_State.PlayerWith2Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWith1Card BJController.v(107) " "Inferred latch for \"F_State.DealerWith1Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWith1Card BJController.v(107) " "Inferred latch for \"F_State.PlayerWith1Card\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.ShuffleDeck BJController.v(107) " "Inferred latch for \"F_State.ShuffleDeck\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Start BJController.v(107) " "Inferred latch for \"F_State.Start\" at BJController.v(107)" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928348 "|BlackJack|BlackJackController:FSM_Global"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector BlackJackController:FSM_Global\|EdgeDetector:PosEdgeDetector " "Elaborating entity \"EdgeDetector\" for hierarchy \"BlackJackController:FSM_Global\|EdgeDetector:PosEdgeDetector\"" {  } { { "BJController.v" "PosEdgeDetector" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:Contador " "Elaborating entity \"Counter\" for hierarchy \"Counter:Contador\"" {  } { { "BlackJack.bdf" "Contador" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 528 40 288 640 "Contador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928364 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter.v(33) " "Verilog HDL assignment warning at Counter.v(33): truncated value with size 32 to match size of target (12)" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928365 "|BlackJack|Counter:Contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 Counter.v(37) " "Verilog HDL assignment warning at Counter.v(37): truncated value with size 32 to match size of target (12)" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928365 "|BlackJack|Counter:Contador"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Counter.v(41) " "Verilog HDL assignment warning at Counter.v(41): truncated value with size 32 to match size of target (1)" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928365 "|BlackJack|Counter:Contador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EdgeDetector Counter:Contador\|EdgeDetector:NegEdgeDetector " "Elaborating entity \"EdgeDetector\" for hierarchy \"Counter:Contador\|EdgeDetector:NegEdgeDetector\"" {  } { { "Counter.v" "NegEdgeDetector" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928369 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL PLL:inst " "Elaborating entity \"PLL\" for hierarchy \"PLL:inst\"" {  } { { "BlackJack.bdf" "inst" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 496 -336 -120 640 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928377 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "altpll_component" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928427 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL:inst\|altpll:altpll_component\"" {  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 133 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928438 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 25000 " "Parameter \"clk0_divide_by\" = \"25000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928438 ""}  } { { "PLL.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/PLL.vhd" 133 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574877928438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/PLL_altpll.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928475 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shuffler Shuffler:FSM_Embaralhador " "Elaborating entity \"Shuffler\" for hierarchy \"Shuffler:FSM_Embaralhador\"" {  } { { "BlackJack.bdf" "FSM_Embaralhador" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 224 456 704 424 "FSM_Embaralhador" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928482 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Shuffler.v(57) " "Verilog HDL assignment warning at Shuffler.v(57): truncated value with size 32 to match size of target (6)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928482 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Shuffler.v(55) " "Verilog HDL Case Statement information at Shuffler.v(55): all case item expressions in this case statement are onehot" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574877928483 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Shuffler.v(126) " "Verilog HDL Case Statement warning at Shuffler.v(126): incomplete case statement has no default case item" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 126 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574877928484 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Shuffler.v(126) " "Verilog HDL Case Statement information at Shuffler.v(126): all case item expressions in this case statement are onehot" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 126 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574877928484 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Address Shuffler.v(123) " "Verilog HDL Always Construct warning at Shuffler.v(123): inferring latch(es) for variable \"o_Address\", which holds its previous value in one or more paths through the always construct" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574877928484 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Data Shuffler.v(123) " "Verilog HDL Always Construct warning at Shuffler.v(123): inferring latch(es) for variable \"o_Data\", which holds its previous value in one or more paths through the always construct" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574877928484 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[0\] Shuffler.v(123) " "Inferred latch for \"o_Data\[0\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928485 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[1\] Shuffler.v(123) " "Inferred latch for \"o_Data\[1\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928485 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[2\] Shuffler.v(123) " "Inferred latch for \"o_Data\[2\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928485 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Data\[3\] Shuffler.v(123) " "Inferred latch for \"o_Data\[3\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928485 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[0\] Shuffler.v(123) " "Inferred latch for \"o_Address\[0\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928485 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[1\] Shuffler.v(123) " "Inferred latch for \"o_Address\[1\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928485 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[2\] Shuffler.v(123) " "Inferred latch for \"o_Address\[2\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928486 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[3\] Shuffler.v(123) " "Inferred latch for \"o_Address\[3\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928486 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[4\] Shuffler.v(123) " "Inferred latch for \"o_Address\[4\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928486 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Address\[5\] Shuffler.v(123) " "Inferred latch for \"o_Address\[5\]\" at Shuffler.v(123)" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 123 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928486 "|BlackJack|Shuffler:FSM_Embaralhador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Nxt_Addr Nxt_Addr:NxtAddr_Decoder " "Elaborating entity \"Nxt_Addr\" for hierarchy \"Nxt_Addr:NxtAddr_Decoder\"" {  } { { "BlackJack.bdf" "NxtAddr_Decoder" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 512 448 696 640 "NxtAddr_Decoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928492 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(12) " "Verilog HDL assignment warning at Nxt_Addr.v(12): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928492 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(13) " "Verilog HDL assignment warning at Nxt_Addr.v(13): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928492 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(14) " "Verilog HDL assignment warning at Nxt_Addr.v(14): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928492 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(15) " "Verilog HDL assignment warning at Nxt_Addr.v(15): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928492 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(16) " "Verilog HDL assignment warning at Nxt_Addr.v(16): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(17) " "Verilog HDL assignment warning at Nxt_Addr.v(17): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(18) " "Verilog HDL assignment warning at Nxt_Addr.v(18): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(19) " "Verilog HDL assignment warning at Nxt_Addr.v(19): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(20) " "Verilog HDL assignment warning at Nxt_Addr.v(20): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(21) " "Verilog HDL assignment warning at Nxt_Addr.v(21): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(22) " "Verilog HDL assignment warning at Nxt_Addr.v(22): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928493 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(23) " "Verilog HDL assignment warning at Nxt_Addr.v(23): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(24) " "Verilog HDL assignment warning at Nxt_Addr.v(24): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(25) " "Verilog HDL assignment warning at Nxt_Addr.v(25): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(26) " "Verilog HDL assignment warning at Nxt_Addr.v(26): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(27) " "Verilog HDL assignment warning at Nxt_Addr.v(27): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(28) " "Verilog HDL assignment warning at Nxt_Addr.v(28): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(29) " "Verilog HDL assignment warning at Nxt_Addr.v(29): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928494 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(30) " "Verilog HDL assignment warning at Nxt_Addr.v(30): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(31) " "Verilog HDL assignment warning at Nxt_Addr.v(31): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(32) " "Verilog HDL assignment warning at Nxt_Addr.v(32): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(33) " "Verilog HDL assignment warning at Nxt_Addr.v(33): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(34) " "Verilog HDL assignment warning at Nxt_Addr.v(34): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(35) " "Verilog HDL assignment warning at Nxt_Addr.v(35): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(36) " "Verilog HDL assignment warning at Nxt_Addr.v(36): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928495 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(37) " "Verilog HDL assignment warning at Nxt_Addr.v(37): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 37 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(38) " "Verilog HDL assignment warning at Nxt_Addr.v(38): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(39) " "Verilog HDL assignment warning at Nxt_Addr.v(39): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(40) " "Verilog HDL assignment warning at Nxt_Addr.v(40): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(41) " "Verilog HDL assignment warning at Nxt_Addr.v(41): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(42) " "Verilog HDL assignment warning at Nxt_Addr.v(42): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(43) " "Verilog HDL assignment warning at Nxt_Addr.v(43): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(44) " "Verilog HDL assignment warning at Nxt_Addr.v(44): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928496 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(45) " "Verilog HDL assignment warning at Nxt_Addr.v(45): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 45 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(46) " "Verilog HDL assignment warning at Nxt_Addr.v(46): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(47) " "Verilog HDL assignment warning at Nxt_Addr.v(47): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(48) " "Verilog HDL assignment warning at Nxt_Addr.v(48): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(49) " "Verilog HDL assignment warning at Nxt_Addr.v(49): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(50) " "Verilog HDL assignment warning at Nxt_Addr.v(50): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(51) " "Verilog HDL assignment warning at Nxt_Addr.v(51): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928497 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(52) " "Verilog HDL assignment warning at Nxt_Addr.v(52): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(53) " "Verilog HDL assignment warning at Nxt_Addr.v(53): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(54) " "Verilog HDL assignment warning at Nxt_Addr.v(54): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(55) " "Verilog HDL assignment warning at Nxt_Addr.v(55): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(56) " "Verilog HDL assignment warning at Nxt_Addr.v(56): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(57) " "Verilog HDL assignment warning at Nxt_Addr.v(57): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(58) " "Verilog HDL assignment warning at Nxt_Addr.v(58): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(59) " "Verilog HDL assignment warning at Nxt_Addr.v(59): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928498 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(60) " "Verilog HDL assignment warning at Nxt_Addr.v(60): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928499 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(61) " "Verilog HDL assignment warning at Nxt_Addr.v(61): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928499 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(62) " "Verilog HDL assignment warning at Nxt_Addr.v(62): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928499 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Nxt_Addr.v(63) " "Verilog HDL assignment warning at Nxt_Addr.v(63): truncated value with size 32 to match size of target (6)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877928499 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Nxt_Addr.v(11) " "Verilog HDL Case Statement warning at Nxt_Addr.v(11): incomplete case statement has no default case item" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574877928499 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Addr_j Nxt_Addr.v(11) " "Verilog HDL Always Construct warning at Nxt_Addr.v(11): inferring latch(es) for variable \"Addr_j\", which holds its previous value in one or more paths through the always construct" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574877928500 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[0\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[0\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928501 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[1\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[1\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928501 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[2\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[2\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928501 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[3\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[3\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928501 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[4\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[4\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928501 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Addr_j\[5\] Nxt_Addr.v(11) " "Inferred latch for \"Addr_j\[5\]\" at Nxt_Addr.v(11)" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928501 "|BlackJack|Nxt_Addr:NxtAddr_Decoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"RAM:RAM\"" {  } { { "BlackJack.bdf" "RAM" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 248 1280 1496 376 "RAM" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RAM:RAM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "altsyncram_component" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:altsyncram_component\"" {  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 61 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928547 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:altsyncram_component " "Instantiated megafunction \"RAM:RAM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a UNUSED " "Parameter \"address_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_a UNUSED " "Parameter \"byteena_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_aclr_b NONE " "Parameter \"byteena_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK1 " "Parameter \"byteena_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_a UNUSED " "Parameter \"indata_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_aclr_b NONE " "Parameter \"indata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK1 " "Parameter \"indata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file BlackJack.mif " "Parameter \"init_file\" = \"BlackJack.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout PORT_A " "Parameter \"init_file_layout\" = \"PORT_A\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 0 " "Parameter \"numwords_b\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_aclr_b NONE " "Parameter \"rdcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK1 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "stratixiv_m144k_allow_dual_clocks ON " "Parameter \"stratixiv_m144k_allow_dual_clocks\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 1 " "Parameter \"width_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 3 " "Parameter \"width_eccstatus\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 1 " "Parameter \"widthad_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_a UNUSED " "Parameter \"wrcontrol_aclr_a\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_aclr_b NONE " "Parameter \"wrcontrol_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK1 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=RAM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928547 ""}  } { { "RAM.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/RAM.vhd" 61 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574877928547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_55u3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_55u3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_55u3 " "Found entity 1: altsyncram_55u3" {  } { { "db/altsyncram_55u3.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_55u3 RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated " "Elaborating entity \"altsyncram_55u3\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_thr2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_thr2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_thr2 " "Found entity 1: altsyncram_thr2" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877928618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877928618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_thr2 RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1 " "Elaborating entity \"altsyncram_thr2\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\"" {  } { { "db/altsyncram_55u3.tdf" "altsyncram1" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55u3.tdf" "mgl_prim2" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928807 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_55u3.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 37 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877928818 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1380011264 " "Parameter \"NODE_NAME\" = \"1380011264\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 64 " "Parameter \"NUMWORDS\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 6 " "Parameter \"WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877928818 ""}  } { { "db/altsyncram_55u3.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_55u3.tdf" 37 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574877928818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929196 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemAcessMux MemAcessMux:MemAcessMux " "Elaborating entity \"MemAcessMux\" for hierarchy \"MemAcessMux:MemAcessMux\"" {  } { { "BlackJack.bdf" "MemAcessMux" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 280 872 1128 424 "MemAcessMux" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CardAdder CardAdder:FSM_CardAdder " "Elaborating entity \"CardAdder\" for hierarchy \"CardAdder:FSM_CardAdder\"" {  } { { "BlackJack.bdf" "FSM_CardAdder" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 576 1296 1520 720 "FSM_CardAdder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929450 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(85) " "Verilog HDL assignment warning at CardAdder.v(85): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877929451 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(91) " "Verilog HDL assignment warning at CardAdder.v(91): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877929451 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(96) " "Verilog HDL assignment warning at CardAdder.v(96): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877929451 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 CardAdder.v(99) " "Verilog HDL assignment warning at CardAdder.v(99): truncated value with size 32 to match size of target (6)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 99 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1574877929451 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardAdder.v(82) " "Verilog HDL Case Statement information at CardAdder.v(82): all case item expressions in this case statement are onehot" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 82 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574877929451 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "F_State CardAdder.v(119) " "Verilog HDL Always Construct warning at CardAdder.v(119): inferring latch(es) for variable \"F_State\", which holds its previous value in one or more paths through the always construct" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574877929453 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardAdder.v(208) " "Verilog HDL Case Statement warning at CardAdder.v(208): incomplete case statement has no default case item" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 208 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574877929453 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "CardAdder.v(208) " "Verilog HDL Case Statement information at CardAdder.v(208): all case item expressions in this case statement are onehot" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 208 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1574877929453 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.CardOK CardAdder.v(119) " "Inferred latch for \"F_State.CardOK\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929454 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlusTenPlayer CardAdder.v(119) " "Inferred latch for \"F_State.PlusTenPlayer\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929454 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlusTenDealer CardAdder.v(119) " "Inferred latch for \"F_State.PlusTenDealer\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929454 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWithFace CardAdder.v(119) " "Inferred latch for \"F_State.PlayerWithFace\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.PlayerWithAce CardAdder.v(119) " "Inferred latch for \"F_State.PlayerWithAce\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWithFace CardAdder.v(119) " "Inferred latch for \"F_State.DealerWithFace\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.DealerWithAce CardAdder.v(119) " "Inferred latch for \"F_State.DealerWithAce\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Value2Player CardAdder.v(119) " "Inferred latch for \"F_State.Value2Player\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Value2Dealer CardAdder.v(119) " "Inferred latch for \"F_State.Value2Dealer\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.ReadMem CardAdder.v(119) " "Inferred latch for \"F_State.ReadMem\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Wait_FSM CardAdder.v(119) " "Inferred latch for \"F_State.Wait_FSM\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "F_State.Start CardAdder.v(119) " "Inferred latch for \"F_State.Start\" at CardAdder.v(119)" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929455 "|BlackJack|CardAdder:FSM_CardAdder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CardEvaluator CardEvaluator:CardEvaluatorDecoder " "Elaborating entity \"CardEvaluator\" for hierarchy \"CardEvaluator:CardEvaluatorDecoder\"" {  } { { "BlackJack.bdf" "CardEvaluatorDecoder" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 464 1296 1496 544 "CardEvaluatorDecoder" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929463 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "CardEvaluator.v(10) " "Verilog HDL Case Statement warning at CardEvaluator.v(10): incomplete case statement has no default case item" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1574877929463 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "o_Value CardEvaluator.v(10) " "Verilog HDL Always Construct warning at CardEvaluator.v(10): inferring latch(es) for variable \"o_Value\", which holds its previous value in one or more paths through the always construct" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1574877929464 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[0\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[0\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929464 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[1\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[1\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929464 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[2\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[2\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929464 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o_Value\[3\] CardEvaluator.v(10) " "Inferred latch for \"o_Value\[3\]\" at CardEvaluator.v(10)" {  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877929464 "|BlackJack|CardEvaluator:CardEvaluatorDecoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "displaydecoder displaydecoder:DealerHand " "Elaborating entity \"displaydecoder\" for hierarchy \"displaydecoder:DealerHand\"" {  } { { "BlackJack.bdf" "DealerHand" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 688 1608 1800 768 "DealerHand" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877929466 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574877929712 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2019.11.27.15:05:33 Progress: Loading sldfa1369fd/alt_sld_fab_wrapper_hw.tcl " "2019.11.27.15:05:33 Progress: Loading sldfa1369fd/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877933458 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877935688 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877935896 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877937110 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877937301 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877937483 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877937684 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877937687 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877937687 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1574877938366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldfa1369fd/alt_sld_fab.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877938696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877938696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877938826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877938826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877938826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877938826 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877938941 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877938941 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877939074 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877939074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877939074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/ip/sldfa1369fd/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877939191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877939191 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "MemAcessMux:MemAcessMux\|o_MemClk " "Found clock multiplexer MemAcessMux:MemAcessMux\|o_MemClk" {  } { { "MemAcessMux.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/MemAcessMux.v" 14 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1574877940488 "|BlackJack|MemAcessMux:MemAcessMux|o_MemClk"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1574877940488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "52 " "Inferred 52 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod42 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod42\"" {  } { { "Nxt_Addr.v" "Mod42" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod41 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod41\"" {  } { { "Nxt_Addr.v" "Mod41" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod40 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod40\"" {  } { { "Nxt_Addr.v" "Mod40" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod43 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod43\"" {  } { { "Nxt_Addr.v" "Mod43" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod37 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod37\"" {  } { { "Nxt_Addr.v" "Mod37" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 49 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod38 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod38\"" {  } { { "Nxt_Addr.v" "Mod38" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 50 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod36 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod36\"" {  } { { "Nxt_Addr.v" "Mod36" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 48 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod39 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod39\"" {  } { { "Nxt_Addr.v" "Mod39" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 51 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod34 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod34\"" {  } { { "Nxt_Addr.v" "Mod34" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 46 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod33 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod33\"" {  } { { "Nxt_Addr.v" "Mod33" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 45 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod32 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod32\"" {  } { { "Nxt_Addr.v" "Mod32" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 44 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod35 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod35\"" {  } { { "Nxt_Addr.v" "Mod35" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 47 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod45 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod45\"" {  } { { "Nxt_Addr.v" "Mod45" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod46 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod46\"" {  } { { "Nxt_Addr.v" "Mod46" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod44 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod44\"" {  } { { "Nxt_Addr.v" "Mod44" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod47 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod47\"" {  } { { "Nxt_Addr.v" "Mod47" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod21 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod21\"" {  } { { "Nxt_Addr.v" "Mod21" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 33 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod25 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod25\"" {  } { { "Nxt_Addr.v" "Mod25" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 37 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod17 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod17\"" {  } { { "Nxt_Addr.v" "Mod17" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 29 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod29 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod29\"" {  } { { "Nxt_Addr.v" "Mod29" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 41 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod26 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod26\"" {  } { { "Nxt_Addr.v" "Mod26" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 38 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod22 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod22\"" {  } { { "Nxt_Addr.v" "Mod22" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 34 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod18 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod18\"" {  } { { "Nxt_Addr.v" "Mod18" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod30 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod30\"" {  } { { "Nxt_Addr.v" "Mod30" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 42 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod24 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod24\"" {  } { { "Nxt_Addr.v" "Mod24" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 36 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod20 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod20\"" {  } { { "Nxt_Addr.v" "Mod20" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 32 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod16 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod16\"" {  } { { "Nxt_Addr.v" "Mod16" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 28 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod28 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod28\"" {  } { { "Nxt_Addr.v" "Mod28" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 40 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod23 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod23\"" {  } { { "Nxt_Addr.v" "Mod23" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod27 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod27\"" {  } { { "Nxt_Addr.v" "Mod27" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 39 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod19 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod19\"" {  } { { "Nxt_Addr.v" "Mod19" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 31 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod31 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod31\"" {  } { { "Nxt_Addr.v" "Mod31" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 43 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod10\"" {  } { { "Nxt_Addr.v" "Mod10" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 22 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod6\"" {  } { { "Nxt_Addr.v" "Mod6" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 18 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod2\"" {  } { { "Nxt_Addr.v" "Mod2" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod14 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod14\"" {  } { { "Nxt_Addr.v" "Mod14" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 26 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod5\"" {  } { { "Nxt_Addr.v" "Mod5" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 17 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod9\"" {  } { { "Nxt_Addr.v" "Mod9" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 21 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod1\"" {  } { { "Nxt_Addr.v" "Mod1" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod13 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod13\"" {  } { { "Nxt_Addr.v" "Mod13" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod8\"" {  } { { "Nxt_Addr.v" "Mod8" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 20 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod4\"" {  } { { "Nxt_Addr.v" "Mod4" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod0\"" {  } { { "Nxt_Addr.v" "Mod0" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod12\"" {  } { { "Nxt_Addr.v" "Mod12" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 24 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod7\"" {  } { { "Nxt_Addr.v" "Mod7" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 19 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod11\"" {  } { { "Nxt_Addr.v" "Mod11" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 23 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod3\"" {  } { { "Nxt_Addr.v" "Mod3" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 15 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod15 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod15\"" {  } { { "Nxt_Addr.v" "Mod15" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 27 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod50 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod50\"" {  } { { "Nxt_Addr.v" "Mod50" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod49 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod49\"" {  } { { "Nxt_Addr.v" "Mod49" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod48 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod48\"" {  } { { "Nxt_Addr.v" "Mod48" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Nxt_Addr:NxtAddr_Decoder\|Mod51 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Nxt_Addr:NxtAddr_Decoder\|Mod51\"" {  } { { "Nxt_Addr.v" "Mod51" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877940746 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1574877940746 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42 " "Elaborated megafunction instantiation \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\"" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877940781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42 " "Instantiated megafunction \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877940781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877940781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877940781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877940781 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574877940781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_n9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_n9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_n9m " "Found entity 1: lpm_divide_n9m" {  } { { "db/lpm_divide_n9m.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_n9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877940813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877940813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ckh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ckh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ckh " "Found entity 1: sign_div_unsign_ckh" {  } { { "db/sign_div_unsign_ckh.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_ckh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877940817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877940817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_c4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_c4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_c4f " "Found entity 1: alt_u_div_c4f" {  } { { "db/alt_u_div_c4f.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877940824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877940824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877940864 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877940864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877940898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877940898 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0\"" {  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877941113 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0 " "Instantiated megafunction \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 6 " "Parameter \"LPM_WIDTHN\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877941113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 6 " "Parameter \"LPM_WIDTHD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877941113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877941113 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1574877941113 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1574877941113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/lpm_divide_m9m.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877941145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877941145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/sign_div_unsign_bkh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877941150 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877941150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_a4f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574877941156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877941156 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.WinState_559 " "Latch BlackJackController:FSM_Global\|F_State.WinState_559 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:Contador\|o_TwoSec " "Ports D and ENA on the latch are fed by the same signal Counter:Contador\|o_TwoSec" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.LoseState_527 " "Latch BlackJackController:FSM_Global\|F_State.LoseState_527 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|vc_HitPlayer " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|vc_HitPlayer" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.TieState_543 " "Latch BlackJackController:FSM_Global\|F_State.TieState_543 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|vc_HitPlayer " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|vc_HitPlayer" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 42 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.PlayerHit_655 " "Latch BlackJackController:FSM_Global\|F_State.PlayerHit_655 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerHit " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerHit" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerHit_639 " "Latch BlackJackController:FSM_Global\|F_State.DealerHit_639 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.DealerHit " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.DealerHit" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.PlayerStay_623 " "Latch BlackJackController:FSM_Global\|F_State.PlayerStay_623 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerStay_607 " "Latch BlackJackController:FSM_Global\|F_State.DealerStay_607 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.DealerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.DealerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[1\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[2\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardEvaluator:CardEvaluatorDecoder\|o_Value\[3\] " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|q_a\[0\]" {  } { { "db/altsyncram_thr2.tdf" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/altsyncram_thr2.tdf" 35 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.Measurement_511 " "Latch BlackJackController:FSM_Global\|F_State.Measurement_511 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942137 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942137 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.PlayerTurn_687 " "Latch BlackJackController:FSM_Global\|F_State.PlayerTurn_687 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Counter:Contador\|o_TwoSec " "Ports D and ENA on the latch are fed by the same signal Counter:Contador\|o_TwoSec" {  } { { "Counter.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Counter.v" 14 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerTurn_671 " "Latch BlackJackController:FSM_Global\|F_State.DealerTurn_671 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.DealerBlackJack_495 " "Latch BlackJackController:FSM_Global\|F_State.DealerBlackJack_495 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerStay " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerStay" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.CardOK_378 " "Latch CardAdder:FSM_CardAdder\|F_State.CardOK_378 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|WideOr19" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.CardToPlayer_591 " "Latch BlackJackController:FSM_Global\|F_State.CardToPlayer_591 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.PlayerTurn " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.PlayerTurn" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.CardToDealer_575 " "Latch BlackJackController:FSM_Global\|F_State.CardToDealer_575 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|A_State.DealerTurn " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|A_State.DealerTurn" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 47 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.ReadMem_489 " "Latch CardAdder:FSM_CardAdder\|F_State.ReadMem_489 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|WideOr19" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 " "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Reset " "Ports D and ENA on the latch are fed by the same signal i_Reset" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 296 -600 -432 312 "i_Reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[1\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[2\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942138 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942138 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[3\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942139 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[4\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[5\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942139 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "Nxt_Addr:NxtAddr_Decoder\|Addr_j\[5\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\] " "Ports D and ENA on the latch are fed by the same signal Shuffler:FSM_Embaralhador\|vo_Addr_I\[4\]" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 44 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942139 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.Wait_FSM_502 " "Latch CardAdder:FSM_CardAdder\|F_State.Wait_FSM_502 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA BlackJackController:FSM_Global\|WideOr19 " "Ports D and ENA on the latch are fed by the same signal BlackJackController:FSM_Global\|WideOr19" {  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 265 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942139 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "BlackJackController:FSM_Global\|F_State.Start_783 " "Latch BlackJackController:FSM_Global\|F_State.Start_783 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA i_Reset " "Ports D and ENA on the latch are fed by the same signal i_Reset" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 296 -600 -432 312 "i_Reset" "" } } } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942139 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942139 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CardAdder:FSM_CardAdder\|F_State.Start_515 " "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA CardAdder:FSM_CardAdder\|A_State.ReadMem " "Ports D and ENA on the latch are fed by the same signal CardAdder:FSM_CardAdder\|A_State.ReadMem" {  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 30 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1574877942139 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1574877942139 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[0\] VCC " "Pin \"PlayerHndDisplayD\[0\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[1\] VCC " "Pin \"PlayerHndDisplayD\[1\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[2\] VCC " "Pin \"PlayerHndDisplayD\[2\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[3\] VCC " "Pin \"PlayerHndDisplayD\[3\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[4\] VCC " "Pin \"PlayerHndDisplayD\[4\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[5\] VCC " "Pin \"PlayerHndDisplayD\[5\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayD\[6\] VCC " "Pin \"PlayerHndDisplayD\[6\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -144 312 513 -128 "PlayerHndDisplayD\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayD[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[0\] VCC " "Pin \"PlayerHndDisplayU\[0\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[1\] VCC " "Pin \"PlayerHndDisplayU\[1\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[2\] VCC " "Pin \"PlayerHndDisplayU\[2\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[3\] VCC " "Pin \"PlayerHndDisplayU\[3\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[4\] VCC " "Pin \"PlayerHndDisplayU\[4\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[5\] VCC " "Pin \"PlayerHndDisplayU\[5\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "PlayerHndDisplayU\[6\] VCC " "Pin \"PlayerHndDisplayU\[6\]\" is stuck at VCC" {  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { -160 312 513 -144 "PlayerHndDisplayU\[0..6\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574877942643 "|BlackJack|PlayerHndDisplayU[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574877942643 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877942782 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "13 " "13 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574877945189 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod41\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod41\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod37\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod37\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod33\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod33\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod45\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod45\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod21\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod21\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod25\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod25\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod17\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod17\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod29\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod29\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod5\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod5\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod13\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod13\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod49\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod49\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_6_result_int\[0\]~0\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_6_result_int\[0\]~0" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 56 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod22\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod22\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod20\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod20\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod26\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod26\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod18\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod18\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod30\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod30\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod28\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod28\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod42\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod38\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod38\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod34\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod34\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod46\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod46\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod36\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod36\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod44\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod44\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod6\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod6\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod10\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod10\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod2\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod2\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod14\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod14\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod4\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod4\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod12\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod12\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[1\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[1\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""} { "Info" "ISCL_SCL_CELL_NAME" "Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod50\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10 " "Logic cell \"Nxt_Addr:NxtAddr_Decoder\|lpm_divide:Mod50\|lpm_divide_n9m:auto_generated\|sign_div_unsign_ckh:divider\|alt_u_div_c4f:divider\|add_sub_5_result_int\[0\]~10\"" {  } { { "db/alt_u_div_c4f.tdf" "add_sub_5_result_int\[0\]~10" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/alt_u_div_c4f.tdf" 51 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1574877945202 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1574877945202 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/home/erick/intelFPGA_lite/18.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1574877945232 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1574877945232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877945373 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.map.smsg " "Generated suppressed messages file /home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877946177 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574877947313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574877947313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2561 " "Implemented 2561 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574877947484 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574877947484 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2512 " "Implemented 2512 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574877947484 ""} { "Info" "ICUT_CUT_TM_RAMS" "4 " "Implemented 4 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1574877947484 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1574877947484 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574877947484 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 147 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 147 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1083 " "Peak virtual memory: 1083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574877947509 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:05:47 2019 " "Processing ended: Wed Nov 27 15:05:47 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574877947509 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574877947509 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574877947509 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574877947509 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1574877948486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574877948486 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:05:48 2019 " "Processing started: Wed Nov 27 15:05:48 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574877948486 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1574877948486 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off BlackJack -c BlackJack " "Command: quartus_fit --read_settings_files=off --write_settings_files=off BlackJack -c BlackJack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1574877948486 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1574877948522 ""}
{ "Info" "0" "" "Project  = BlackJack" {  } {  } 0 0 "Project  = BlackJack" 0 0 "Fitter" 0 0 1574877948523 ""}
{ "Info" "0" "" "Revision = BlackJack" {  } {  } 0 0 "Revision = BlackJack" 0 0 "Fitter" 0 0 1574877948523 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1574877948610 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1574877948610 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "BlackJack EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"BlackJack\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1574877948622 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574877948694 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1574877948695 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25000 0 0 " "Implementing clock multiplication of 1, clock division of 25000, and phase shift of 0 degrees (0 ps) for PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL_altpll.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1574877948772 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v" 43 -1 0 } } { "" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1574877948772 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1574877949120 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1574877949126 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1574877949275 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1574877949275 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5975 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574877949288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5977 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574877949288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5979 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574877949288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5981 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574877949288 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/erick/intelFPGA_lite/18.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5983 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1574877949288 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1574877949288 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1574877949292 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1574877949745 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 39 " "No exact pin location assignment(s) for 39 pins of 39 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1574877950427 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1574877950912 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574877950914 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574877950914 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574877950914 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1574877950914 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BlackJack.sdc " "Synopsys Design Constraints File file not found: 'BlackJack.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1574877950925 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] inclk0 " "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] is being clocked by inclk0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Node: Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.GetNxtAddr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.CardToDealer " "Node: BlackJackController:FSM_Global\|A_State.CardToDealer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardAdder:FSM_CardAdder\|F_State.PlayerWithFace_417 BlackJackController:FSM_Global\|A_State.CardToDealer " "Latch CardAdder:FSM_CardAdder\|F_State.PlayerWithFace_417 is being clocked by BlackJackController:FSM_Global\|A_State.CardToDealer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|BlackJackController:FSM_Global|A_State.CardToDealer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_Reset " "Node: i_Reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BlackJackController:FSM_Global\|F_State.CardToPlayer_591 i_Reset " "Latch BlackJackController:FSM_Global\|F_State.CardToPlayer_591 is being clocked by i_Reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|i_Reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Node: BlackJackController:FSM_Global\|A_State.ShuffleDeck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a3~porta_we_reg BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a3~porta_we_reg is being clocked by BlackJackController:FSM_Global\|A_State.ShuffleDeck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|BlackJackController:FSM_Global|A_State.ShuffleDeck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Node: Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[1\] Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[1\] is being clocked by Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|Shuffler:FSM_Embaralhador|vo_Addr_I[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.IfState " "Node: Shuffler:FSM_Embaralhador\|A_State.IfState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] Shuffler:FSM_Embaralhador\|A_State.IfState " "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.IfState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.IfState"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Node: RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] is being clocked by RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877950929 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1574877950929 "|BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|ram_block3a0~porta_we_reg"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574877950935 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1574877950935 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877950936 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877950936 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1574877950936 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1574877950936 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574877950936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574877950936 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1574877950936 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1574877950936 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inclk0~input (placed in PIN J1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node inclk0~input (placed in PIN J1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "BlackJack.bdf" "" { Schematic "/home/erick/ENGC40/Quartus/BlackJack/BlackJack.bdf" { { 344 -600 -432 360 "inclk0" "" } } } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5959 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL:inst\|altpll:altpll_component\|PLL_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "db/PLL_altpll.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/db/PLL_altpll.v" 77 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 706 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 5551 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "BlackJackController:FSM_Global\|Selector0~1  " "Automatically promoted node BlackJackController:FSM_Global\|Selector0~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "BJController.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/BJController.v" 107 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 2369 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CardAdder:FSM_CardAdder\|Selector33~0  " "Automatically promoted node CardAdder:FSM_CardAdder\|Selector33~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "CardAdder.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardAdder.v" 119 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 2394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Nxt_Addr:NxtAddr_Decoder\|Mux6~0  " "Automatically promoted node Nxt_Addr:NxtAddr_Decoder\|Mux6~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "Nxt_Addr.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Nxt_Addr.v" 11 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 3168 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Shuffler:FSM_Embaralhador\|o_Address~0  " "Automatically promoted node Shuffler:FSM_Embaralhador\|o_Address~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Shuffler:FSM_Embaralhador\|WideOr4~1 " "Destination node Shuffler:FSM_Embaralhador\|WideOr4~1" {  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 2545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 13 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 2544 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CardEvaluator:CardEvaluatorDecoder\|Mux4~0  " "Automatically promoted node CardEvaluator:CardEvaluatorDecoder\|Mux4~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "CardEvaluator.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/CardEvaluator.v" 10 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 2385 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "MemAcessMux:MemAcessMux\|o_MemClk  " "Automatically promoted node MemAcessMux:MemAcessMux\|o_MemClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "MemAcessMux.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/MemAcessMux.v" 14 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 527 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Shuffler:FSM_Embaralhador\|WideOr4~1  " "Automatically promoted node Shuffler:FSM_Embaralhador\|WideOr4~1 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1574877951106 ""}  } { { "Shuffler.v" "" { Text "/home/erick/ENGC40/Quartus/BlackJack/Shuffler.v" 126 -1 0 } } { "temporary_test_loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 0 { 0 ""} 0 2545 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1574877951106 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1574877951503 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574877951505 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1574877951505 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574877951508 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1574877951509 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1574877951511 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1574877951511 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1574877951512 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1574877951562 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1574877951563 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1574877951563 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "38 unused 2.5V 3 35 0 " "Number of I/O pins in group: 38 (unused VREF, 2.5V VCCIO, 3 input, 35 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1574877951567 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1574877951567 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1574877951567 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 9 51 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 9 total pin(s) used --  51 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 63 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 73 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 71 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 65 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 57 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  57 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 72 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 71 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  71 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1574877951569 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1574877951569 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1574877951569 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574877952077 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1574877952090 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1574877954383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574877954875 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1574877954938 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1574877955957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574877955958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1574877956476 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X58_Y37 X68_Y48 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48" {  } { { "loc" "" { Generic "/home/erick/ENGC40/Quartus/BlackJack/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X58_Y37 to location X68_Y48"} { { 12 { 0 ""} 58 37 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1574877960311 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1574877960311 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1574877960598 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1574877960598 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1574877960598 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574877960599 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1574877960754 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574877960775 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574877961220 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1574877961222 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1574877961656 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1574877962295 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.fit.smsg " "Generated suppressed messages file /home/erick/ENGC40/Quartus/BlackJack/output_files/BlackJack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1574877963247 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 19 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1720 " "Peak virtual memory: 1720 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574877963731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:06:03 2019 " "Processing ended: Wed Nov 27 15:06:03 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574877963731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574877963731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574877963731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1574877963731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1574877964678 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574877964678 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:06:04 2019 " "Processing started: Wed Nov 27 15:06:04 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574877964678 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1574877964678 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off BlackJack -c BlackJack " "Command: quartus_asm --read_settings_files=off --write_settings_files=off BlackJack -c BlackJack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1574877964679 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1574877964921 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1574877967996 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1574877968112 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "826 " "Peak virtual memory: 826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574877968403 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:06:08 2019 " "Processing ended: Wed Nov 27 15:06:08 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574877968403 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574877968403 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574877968403 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1574877968403 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1574877968526 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1574877969173 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574877969173 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 27 15:06:08 2019 " "Processing started: Wed Nov 27 15:06:08 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574877969173 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1574877969173 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta BlackJack -c BlackJack " "Command: quartus_sta BlackJack -c BlackJack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1574877969173 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1574877969210 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1574877969315 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1574877969315 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969386 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969386 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "51 " "The Timing Analyzer is analyzing 51 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1574877969893 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574877969936 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1574877969936 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1574877969936 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1574877969936 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "BlackJack.sdc " "Synopsys Design Constraints File file not found: 'BlackJack.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1574877969946 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] inclk0 " "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] is being clocked by inclk0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Node: Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] is being clocked by Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|Shuffler:FSM_Embaralhador|vo_Addr_I[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_Reset " "Node: i_Reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 i_Reset " "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 is being clocked by i_Reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|i_Reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.CardToDealer " "Node: BlackJackController:FSM_Global\|A_State.CardToDealer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 BlackJackController:FSM_Global\|A_State.CardToDealer " "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 is being clocked by BlackJackController:FSM_Global\|A_State.CardToDealer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|BlackJackController:FSM_Global|A_State.CardToDealer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Node: BlackJackController:FSM_Global\|A_State.ShuffleDeck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by BlackJackController:FSM_Global\|A_State.ShuffleDeck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|BlackJackController:FSM_Global|A_State.ShuffleDeck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Node: Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.GetNxtAddr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.IfState " "Node: Shuffler:FSM_Embaralhador\|A_State.IfState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] Shuffler:FSM_Embaralhador\|A_State.IfState " "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.IfState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.IfState"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Node: RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] is being clocked by RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877969950 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877969950 "|BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|ram_block3a0~porta_we_reg"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574877969953 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574877969953 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877969953 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877969953 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574877969953 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1574877969953 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1574877969961 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.418 " "Worst-case setup slack is 46.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969976 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.418               0.000 altera_reserved_tck  " "   46.418               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969976 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969976 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.404 " "Worst-case hold slack is 0.404" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.404               0.000 altera_reserved_tck  " "    0.404               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.656 " "Worst-case recovery slack is 97.656" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969979 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.656               0.000 altera_reserved_tck  " "   97.656               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969979 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969979 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.142 " "Worst-case removal slack is 1.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.142               0.000 altera_reserved_tck  " "    1.142               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.568 " "Worst-case minimum pulse width slack is 49.568" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969981 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.568               0.000 altera_reserved_tck  " "   49.568               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877969981 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877969981 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.397 ns " "Worst Case Available Settling Time: 344.397 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970005 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970005 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574877970005 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574877970009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1574877970033 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1574877970475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] inclk0 " "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] is being clocked by inclk0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970572 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970572 "|BlackJack|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Node: Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] is being clocked by Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|Shuffler:FSM_Embaralhador|vo_Addr_I[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_Reset " "Node: i_Reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 i_Reset " "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 is being clocked by i_Reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|i_Reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.CardToDealer " "Node: BlackJackController:FSM_Global\|A_State.CardToDealer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 BlackJackController:FSM_Global\|A_State.CardToDealer " "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 is being clocked by BlackJackController:FSM_Global\|A_State.CardToDealer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|BlackJackController:FSM_Global|A_State.CardToDealer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Node: BlackJackController:FSM_Global\|A_State.ShuffleDeck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by BlackJackController:FSM_Global\|A_State.ShuffleDeck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|BlackJackController:FSM_Global|A_State.ShuffleDeck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Node: Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.GetNxtAddr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.IfState " "Node: Shuffler:FSM_Embaralhador\|A_State.IfState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] Shuffler:FSM_Embaralhador\|A_State.IfState " "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.IfState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.IfState"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Node: RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] is being clocked by RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970573 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970573 "|BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|ram_block3a0~porta_we_reg"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574877970574 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574877970574 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877970574 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877970574 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574877970574 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.797 " "Worst-case setup slack is 46.797" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970583 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.797               0.000 altera_reserved_tck  " "   46.797               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970583 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970583 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.355 " "Worst-case hold slack is 0.355" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.355               0.000 altera_reserved_tck  " "    0.355               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970588 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.896 " "Worst-case recovery slack is 97.896" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970591 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.896               0.000 altera_reserved_tck  " "   97.896               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970591 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970591 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.042 " "Worst-case removal slack is 1.042" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.042               0.000 altera_reserved_tck  " "    1.042               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970602 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.492 " "Worst-case minimum pulse width slack is 49.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970603 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.492               0.000 altera_reserved_tck  " "   49.492               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970603 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970603 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 344.968 ns " "Worst Case Available Settling Time: 344.968 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970631 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970631 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574877970631 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1574877970635 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "inclk0 " "Node: inclk0 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] inclk0 " "Register CardAdder:FSM_CardAdder\|vc_HndD\[5\] is being clocked by inclk0" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|inclk0"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Node: Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\] " "Latch Nxt_Addr:NxtAddr_Decoder\|Addr_j\[0\] is being clocked by Shuffler:FSM_Embaralhador\|vo_Addr_I\[2\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|Shuffler:FSM_Embaralhador|vo_Addr_I[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "i_Reset " "Node: i_Reset was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 i_Reset " "Latch BlackJackController:FSM_Global\|F_State.ShuffleDeck_767 is being clocked by i_Reset" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|i_Reset"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.CardToDealer " "Node: BlackJackController:FSM_Global\|A_State.CardToDealer was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 BlackJackController:FSM_Global\|A_State.CardToDealer " "Latch CardAdder:FSM_CardAdder\|F_State.Start_515 is being clocked by BlackJackController:FSM_Global\|A_State.CardToDealer" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|BlackJackController:FSM_Global|A_State.CardToDealer"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Node: BlackJackController:FSM_Global\|A_State.ShuffleDeck was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg BlackJackController:FSM_Global\|A_State.ShuffleDeck " "Register RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg is being clocked by BlackJackController:FSM_Global\|A_State.ShuffleDeck" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|BlackJackController:FSM_Global|A_State.ShuffleDeck"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Node: Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr " "Latch Shuffler:FSM_Embaralhador\|o_Data\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.GetNxtAddr" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.GetNxtAddr"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "Shuffler:FSM_Embaralhador\|A_State.IfState " "Node: Shuffler:FSM_Embaralhador\|A_State.IfState was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] Shuffler:FSM_Embaralhador\|A_State.IfState " "Latch Shuffler:FSM_Embaralhador\|o_Address\[0\] is being clocked by Shuffler:FSM_Embaralhador\|A_State.IfState" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|Shuffler:FSM_Embaralhador|A_State.IfState"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Node: RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg " "Latch CardEvaluator:CardEvaluatorDecoder\|o_Value\[0\] is being clocked by RAM:RAM\|altsyncram:altsyncram_component\|altsyncram_55u3:auto_generated\|altsyncram_thr2:altsyncram1\|ram_block3a0~porta_we_reg" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1574877970735 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1574877970735 "|BlackJack|RAM:RAM|altsyncram:altsyncram_component|altsyncram_55u3:auto_generated|altsyncram_thr2:altsyncram1|ram_block3a0~porta_we_reg"}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1574877970736 ""}  } {  } 0 332056 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574877970736 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877970736 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1574877970736 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Timing Analyzer" 0 -1 1574877970736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 48.482 " "Worst-case setup slack is 48.482" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.482               0.000 altera_reserved_tck  " "   48.482               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970739 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970742 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 altera_reserved_tck  " "    0.182               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970742 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970742 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.845 " "Worst-case recovery slack is 98.845" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970745 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.845               0.000 altera_reserved_tck  " "   98.845               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970745 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970745 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.546 " "Worst-case removal slack is 0.546" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970747 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.546               0.000 altera_reserved_tck  " "    0.546               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970747 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970747 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.458 " "Worst-case minimum pulse width slack is 49.458" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970749 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.458               0.000 altera_reserved_tck  " "   49.458               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1574877970749 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1574877970749 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 1 synchronizer chains. " "Report Metastability: Found 1 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 1 " "Number of Synchronizer Chains Found: 1" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 5 Registers " "Shortest Synchronizer Chain: 5 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.549 ns " "Worst Case Available Settling Time: 347.549 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970778 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1574877970778 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1574877970778 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574877971134 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1574877971135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 42 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "931 " "Peak virtual memory: 931 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574877971188 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 27 15:06:11 2019 " "Processing ended: Wed Nov 27 15:06:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574877971188 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574877971188 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574877971188 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574877971188 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 209 s " "Quartus Prime Full Compilation was successful. 0 errors, 209 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1574877971346 ""}
