LISTING FOR LOGIC DESCRIPTION FILE: BW-DEC-1.pld                     Page 1

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Thu May 06 13:20:34 2021

  1:Name     Memory Decoder with VIAx2, ACIA, and Vera;
  2:PartNo   BW-DEC-1 ;
  3:Date     5/6/2021 ;
  4:Revision 01 ;
  5:Designer Brent Bettis ;
  6:Company  Brentward Industries Ltd. ;
  7:Assembly None ;
  8:Location Mill Creek, WA, USA ;
  9:Device   p22V10 ;
 10:
 11:/* *************** INPUT PINS *********************/
 12:PIN 1   = CLK                     ; /*                                 */ 
 13:PIN 2   = RW                      ; /*                                 */ 
 14:PIN 3   = A15                     ; /*                                 */ 
 15:PIN 4   = A14                     ; /*                                 */ 
 16:PIN 5   = A13                     ; /*                                 */ 
 17:PIN 6   = A12                     ; /*                                 */ 
 18:PIN 7   = A11                     ; /*                                 */ 
 19:PIN 8   = A10                     ; /*                                 */ 
 20:PIN 9   = A9                      ; /*                                 */ 
 21:PIN 10  = A8                      ; /*                                 */ 
 22:PIN 11  = A7                      ; /*                                 */ 
 23:PIN 13  = A6                      ; /*                                 */ 
 24:PIN 14  = A5                      ; /*                                 */ 
 25:PIN 15  = A4                      ; /*                                 */ 
 26:
 27:/* *************** OUTPUT PINS *********************/
 28:PIN 23  = OE                      ; /*                                 */ 
 29:PIN 22  = WE                      ; /*                                 */ 
 30:PIN 21  = RAM_CS                  ; /*                                 */ 
 31:PIN 20  = ROM_CS                  ; /*                                 */ 
 32:PIN 19  = VIA1_CS                 ; /*                                 */ 
 33:PIN 18  = VIA2_CS                 ; /*                                 */ 
 34:PIN 17  = ACIA_CS                 ; /*                                 */ 
 35:PIN 16  = VERA_CS                 ; /*                                 */ 
 36:
 37:/* *************** LOCAL VARIABLES *****************/
 38:FIELD Address = [A15..A4];
 39:
 40:/* *************** LOGIC ***************************/
 41:
 42:RAM         = Address:[0000..7FFF];
 43:VIA1_SHADOW = Address:[0200..020F];
 44:VIA2_SHADOW = Address:[0210..021F];
 45:ACIA_SHADOW = Address:[0220..022F];
 46:VERA_SHADOW = Address:[0230..024F];
 47:ROM         = Address:[8000..FFFF];
 48:
 49:!WE       = CLK & !RW;
 50:!OE       = CLK & RW;
 51:!RAM_CS   = RAM & !(VIA1_SHADOW # VIA2_SHADOW # ACIA_SHADOW # VERA_SHADOW);
 52:!ROM_CS   = ROM;
 53:VIA1_CS   = VIA1_SHADOW;

LISTING FOR LOGIC DESCRIPTION FILE: BW-DEC-1.pld                     Page 2

CUPL(WM): Universal Compiler for Programmable Logic
Version 5.0a Serial# 60008009
Copyright (c) 1983, 1998 Logical Devices, Inc.
Created Thu May 06 13:20:34 2021

 54:VIA2_CS   = VIA2_SHADOW;
 55:ACIA_CS   = ACIA_SHADOW;
 56:VERA_CS   = VERA_SHADOW;
 57:
 58:
 59:
 60:
 61:
 62:



Jedec Fuse Checksum       (6182)
Jedec Transmit Checksum   (8457)
