
*** Running vivado
    with args -log blinky_sv.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source blinky_sv.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source blinky_sv.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1567.797 ; gain = 36.867 ; free physical = 2141 ; free virtual = 15256
Command: link_design -top blinky_sv -part xc7z020clg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1932.379 ; gain = 0.000 ; free physical = 1794 ; free virtual = 14909
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.srcs/constrs_1/new/blinky.xdc]
Finished Parsing XDC File [/home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.srcs/constrs_1/new/blinky.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2149.938 ; gain = 0.000 ; free physical = 1704 ; free virtual = 14819
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 2153.941 ; gain = 586.145 ; free physical = 1698 ; free virtual = 14814
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.71 . Memory (MB): peak = 2236.781 ; gain = 82.840 ; free physical = 1672 ; free virtual = 14788

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: fa8acd99

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2711.641 ; gain = 474.859 ; free physical = 1220 ; free virtual = 14335

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: fa8acd99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: fa8acd99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033
Phase 1 Initialization | Checksum: fa8acd99

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: fa8acd99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: fa8acd99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033
Phase 2 Timer Update And Timing Data Collection | Checksum: fa8acd99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033

Phase 3 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: fa8acd99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033
Retarget | Checksum: fa8acd99
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: fa8acd99

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033
Constant propagation | Checksum: fa8acd99
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
Phase 5 Sweep | Checksum: ad8ffc95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3014.477 ; gain = 0.000 ; free physical = 918 ; free virtual = 14033
Sweep | Checksum: ad8ffc95
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: ad8ffc95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035
BUFG optimization | Checksum: ad8ffc95
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: ad8ffc95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035
Shift Register Optimization | Checksum: ad8ffc95
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: ad8ffc95

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035
Post Processing Netlist | Checksum: ad8ffc95
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.492 ; gain = 0.000 ; free physical = 920 ; free virtual = 14035
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035
Phase 9 Finalization | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3046.492 ; gain = 32.016 ; free physical = 920 ; free virtual = 14035
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.492 ; gain = 0.000 ; free physical = 920 ; free virtual = 14035

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3046.492 ; gain = 0.000 ; free physical = 920 ; free virtual = 14035

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.492 ; gain = 0.000 ; free physical = 920 ; free virtual = 14035

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.492 ; gain = 0.000 ; free physical = 920 ; free virtual = 14035
Ending Netlist Obfuscation Task | Checksum: 1ba0301ff

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3046.492 ; gain = 0.000 ; free physical = 920 ; free virtual = 14035
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 3046.492 ; gain = 892.551 ; free physical = 920 ; free virtual = 14035
INFO: [runtcl-4] Executing : report_drc -file blinky_sv_drc_opted.rpt -pb blinky_sv_drc_opted.pb -rpx blinky_sv_drc_opted.rpx
Command: report_drc -file blinky_sv_drc_opted.rpt -pb blinky_sv_drc_opted.pb -rpx blinky_sv_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/package/eda/xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 895 ; free virtual = 14010
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 891 ; free virtual = 14006
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 893 ; free virtual = 14008
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 890 ; free virtual = 14005
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 889 ; free virtual = 14004
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 889 ; free virtual = 14004
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 888 ; free virtual = 14004
INFO: [Common 17-1381] The checkpoint '/home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 883 ; free virtual = 13998
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1397ed254

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 883 ; free virtual = 13998
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 883 ; free virtual = 13998

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d101d2e6

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 872 ; free virtual = 13987

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1724f74aa

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 880 ; free virtual = 13995

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1724f74aa

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 880 ; free virtual = 13995
Phase 1 Placer Initialization | Checksum: 1724f74aa

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.2 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 880 ; free virtual = 13995

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1724f74aa

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 880 ; free virtual = 13995

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1724f74aa

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 880 ; free virtual = 13995

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1724f74aa

Time (s): cpu = 00:00:00.47 ; elapsed = 00:00:00.21 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 880 ; free virtual = 13995

Phase 2.4 Global Placement Core
WARNING: [Place 46-29] Timing had been disabled during Placer and, therefore, physical synthesis in Placer will be skipped.
Phase 2.4 Global Placement Core | Checksum: 16c60802b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 863 ; free virtual = 13978
Phase 2 Global Placement | Checksum: 16c60802b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 863 ; free virtual = 13978

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16c60802b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.4 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 863 ; free virtual = 13978

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1a6c6a74c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 863 ; free virtual = 13978

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 197ab0669

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 863 ; free virtual = 13978

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 197ab0669

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.41 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 863 ; free virtual = 13978

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975
Phase 3 Detail Placement | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.52 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.55 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975
Phase 4.3 Placer Reporting | Checksum: 1cf42a6c7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a80ce83e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975
Ending Placer Task | Checksum: c3d08af9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 860 ; free virtual = 13975
44 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [runtcl-4] Executing : report_io -file blinky_sv_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 858 ; free virtual = 13973
INFO: [runtcl-4] Executing : report_utilization -file blinky_sv_utilization_placed.rpt -pb blinky_sv_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file blinky_sv_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 858 ; free virtual = 13973
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 850 ; free virtual = 13966
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 852 ; free virtual = 13968
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 852 ; free virtual = 13968
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 852 ; free virtual = 13968
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 853 ; free virtual = 13968
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 850 ; free virtual = 13966
Write Physdb Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.18 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 843 ; free virtual = 13959
INFO: [Common 17-1381] The checkpoint '/home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 816 ; free virtual = 13931
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 806 ; free virtual = 13921
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 806 ; free virtual = 13921
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 798 ; free virtual = 13913
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 796 ; free virtual = 13912
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 795 ; free virtual = 13911
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 795 ; free virtual = 13911
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.17 . Memory (MB): peak = 3126.531 ; gain = 0.000 ; free physical = 794 ; free virtual = 13911
INFO: [Common 17-1381] The checkpoint '/home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: bf846e18 ConstDB: 0 ShapeSum: 44c1ce1 RouteDB: 0
Post Restoration Checksum: NetGraph: 4ec1952b | NumContArr: ec89715d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2c09cfbc2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3176.926 ; gain = 38.945 ; free physical = 731 ; free virtual = 13848

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2c09cfbc2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3209.926 ; gain = 71.945 ; free physical = 697 ; free virtual = 13813

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2c09cfbc2

Time (s): cpu = 00:00:20 ; elapsed = 00:00:18 . Memory (MB): peak = 3209.926 ; gain = 71.945 ; free physical = 697 ; free virtual = 13813
 Number of Nodes with overlaps = 0

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 52
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 52
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2cee75cac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 662 ; free virtual = 13778

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 2cee75cac

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 662 ; free virtual = 13778

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 2179bfa98

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780
Phase 3 Initial Routing | Checksum: 2179bfa98

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780
Phase 4 Rip-up And Reroute | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780
Phase 6 Post Hold Fix | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0105105 %
  Global Horizontal Routing Utilization  = 0.00464841 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 25%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 4.41176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 19f13b059

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 28ff16c60

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780
INFO: [Route 35-16] Router Completed Successfully

Phase 10 Post-Route Event Processing
Phase 10 Post-Route Event Processing | Checksum: 1d7252103

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780
Ending Routing Task | Checksum: 1d7252103

Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 3245.223 ; gain = 107.242 ; free physical = 664 ; free virtual = 13780

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
62 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 3245.223 ; gain = 118.691 ; free physical = 664 ; free virtual = 13780
INFO: [runtcl-4] Executing : report_drc -file blinky_sv_drc_routed.rpt -pb blinky_sv_drc_routed.pb -rpx blinky_sv_drc_routed.rpx
Command: report_drc -file blinky_sv_drc_routed.rpt -pb blinky_sv_drc_routed.pb -rpx blinky_sv_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file blinky_sv_methodology_drc_routed.rpt -pb blinky_sv_methodology_drc_routed.pb -rpx blinky_sv_methodology_drc_routed.rpx
Command: report_methodology -file blinky_sv_methodology_drc_routed.rpt -pb blinky_sv_methodology_drc_routed.pb -rpx blinky_sv_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file blinky_sv_power_routed.rpt -pb blinky_sv_power_summary_routed.pb -rpx blinky_sv_power_routed.rpx
Command: report_power -file blinky_sv_power_routed.rpt -pb blinky_sv_power_summary_routed.pb -rpx blinky_sv_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
72 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file blinky_sv_route_status.rpt -pb blinky_sv_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file blinky_sv_timing_summary_routed.rpt -pb blinky_sv_timing_summary_routed.pb -rpx blinky_sv_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file blinky_sv_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file blinky_sv_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file blinky_sv_bus_skew_routed.rpt -pb blinky_sv_bus_skew_routed.pb -rpx blinky_sv_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 653 ; free virtual = 13769
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 653 ; free virtual = 13769
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 653 ; free virtual = 13769
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 652 ; free virtual = 13769
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 651 ; free virtual = 13768
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 651 ; free virtual = 13768
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3333.266 ; gain = 0.000 ; free physical = 651 ; free virtual = 13768
INFO: [Common 17-1381] The checkpoint '/home/shay/a/kadakia0/ECE49022/zedboard/blinky/blinky.runs/impl_1/blinky_sv_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 16:35:06 2025...

*** Running vivado
    with args -log blinky_sv.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source blinky_sv.tcl -notrace


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source blinky_sv.tcl -notrace
Command: open_checkpoint blinky_sv_routed.dcp
INFO: [Device 21-403] Loading part xc7z020clg484-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1930.250 ; gain = 0.000 ; free physical = 1811 ; free virtual = 14929
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1998.062 ; gain = 1.000 ; free physical = 1737 ; free virtual = 14854
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1226 ; free virtual = 14343
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1226 ; free virtual = 14343
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1226 ; free virtual = 14343
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1226 ; free virtual = 14343
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1225 ; free virtual = 14343
Read Physdb Files: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1225 ; free virtual = 14343
Restored from archive | CPU: 0.060000 secs | Memory: 1.142197 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2586.367 ; gain = 19.844 ; free physical = 1225 ; free virtual = 14343
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2586.367 ; gain = 0.000 ; free physical = 1225 ; free virtual = 14343
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2023.2 (64-bit) build 4029153
WARNING: [Vivado 12-23575] Critical violations of the methodology design rules detected. Critical violations may contribute to timing failures or cause functional issues in hardware. Run report_methodology for more information.
open_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:21 . Memory (MB): peak = 2586.402 ; gain = 1116.711 ; free physical = 1221 ; free virtual = 14338
Command: write_bitstream -force blinky_sv.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/package/eda/xilinx/Vivado/2023.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./blinky_sv.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
22 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:12 ; elapsed = 00:00:21 . Memory (MB): peak = 3119.926 ; gain = 533.523 ; free physical = 794 ; free virtual = 13915
INFO: [Common 17-206] Exiting Vivado at Mon Mar 31 16:36:20 2025...
