 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 5
        -max_paths 5
        -sort_by group
Design : mini_mips_test_design
Version: O-2018.06-SP1
Date   : Wed Apr 16 20:59:48 2025
****************************************

Operating Conditions: typical   Library: osu05_stdcells
Wire Load Model Mode: top

  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[7] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            0.971      0.971 f
  cont/U20/Y (INVX2)                                     0.299      1.270 r
  cont/U74/Y (NAND3X1)                                   0.110      1.380 f
  cont/U72/Y (NOR2X1)                                    0.224      1.605 r
  cont/U70/Y (NOR2X1)                                    0.232      1.836 f
  cont/U69/Y (NAND3X1)                                   0.163      1.999 r
  cont/U15/Y (INVX2)                                     0.097      2.096 f
  cont/U66/Y (NAND2X1)                                   0.219      2.315 r
  cont/alusrcb[0] (controller)                           0.000      2.315 r
  dp/alusrcb[0] (datapath_test_design)                   0.000      2.315 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.315 r
  dp/mux4_b/U28/Y (NOR2X1)                               0.727      3.042 f
  dp/mux4_b/U27/Y (AOI22X1)                              0.219      3.262 r
  dp/mux4_b/U25/Y (NAND2X1)                              0.167      3.429 f
  dp/mux4_b/y[0] (mux4)                                  0.000      3.429 f
  dp/alu/b[0] (alu)                                      0.000      3.429 f
  dp/alu/U24/Y (XOR2X1)                                  0.305      3.734 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.734 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.197 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.651 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.105 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.559 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.014 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.468 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      6.922 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.427 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.427 r
  dp/alu/U47/Y (AOI22X1)                                 0.093      7.519 f
  dp/alu/U46/Y (OAI21X1)                                 0.372      7.891 r
  dp/alu/aluout[7] (alu)                                 0.000      7.891 r
  dp/mux2_pc/b[7] (mux2_2)                               0.000      7.891 r
  dp/mux2_pc/U10/Y (AOI22X1)                             0.154      8.046 f
  dp/mux2_pc/U1/Y (INVX2)                                0.184      8.230 r
  dp/mux2_pc/y[7] (mux2_2)                               0.000      8.230 r
  dp/addr[7] (datapath_test_design)                      0.000      8.230 r
  adr[7] (out)                                           0.000      8.230 r
  data arrival time                                                 8.230
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            0.971      0.971 f
  cont/U20/Y (INVX2)                                     0.299      1.270 r
  cont/U74/Y (NAND3X1)                                   0.110      1.380 f
  cont/U72/Y (NOR2X1)                                    0.224      1.605 r
  cont/U70/Y (NOR2X1)                                    0.232      1.836 f
  cont/U69/Y (NAND3X1)                                   0.163      1.999 r
  cont/U15/Y (INVX2)                                     0.097      2.096 f
  cont/U66/Y (NAND2X1)                                   0.219      2.315 r
  cont/alusrcb[0] (controller)                           0.000      2.315 r
  dp/alusrcb[0] (datapath_test_design)                   0.000      2.315 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.315 r
  dp/mux4_b/U28/Y (NOR2X1)                               0.727      3.042 f
  dp/mux4_b/U27/Y (AOI22X1)                              0.219      3.262 r
  dp/mux4_b/U25/Y (NAND2X1)                              0.167      3.429 f
  dp/mux4_b/y[0] (mux4)                                  0.000      3.429 f
  dp/alu/b[0] (alu)                                      0.000      3.429 f
  dp/alu/U24/Y (XOR2X1)                                  0.305      3.734 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.734 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.197 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.651 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.105 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.559 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.014 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.468 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      6.922 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.427 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.427 r
  dp/alu/U38/Y (AOI22X1)                                 0.156      7.582 f
  dp/alu/U37/Y (NAND2X1)                                 0.353      7.935 r
  dp/alu/aluout[0] (alu)                                 0.000      7.935 r
  dp/mux2_pc/b[0] (mux2_2)                               0.000      7.935 r
  dp/mux2_pc/U17/Y (AOI22X1)                             0.112      8.047 f
  dp/mux2_pc/U8/Y (INVX2)                                0.183      8.229 r
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.229 r
  dp/addr[0] (datapath_test_design)                      0.000      8.229 r
  adr[0] (out)                                           0.000      8.229 r
  data arrival time                                                 8.229
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[7] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            0.971      0.971 f
  cont/U20/Y (INVX2)                                     0.299      1.270 r
  cont/U74/Y (NAND3X1)                                   0.110      1.380 f
  cont/U72/Y (NOR2X1)                                    0.224      1.605 r
  cont/U70/Y (NOR2X1)                                    0.232      1.836 f
  cont/U69/Y (NAND3X1)                                   0.163      1.999 r
  cont/U15/Y (INVX2)                                     0.097      2.096 f
  cont/U66/Y (NAND2X1)                                   0.219      2.315 r
  cont/alusrcb[0] (controller)                           0.000      2.315 r
  dp/alusrcb[0] (datapath_test_design)                   0.000      2.315 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.315 r
  dp/mux4_b/U3/Y (INVX2)                                 0.109      2.424 f
  dp/mux4_b/U29/Y (NOR2X1)                               0.477      2.901 r
  dp/mux4_b/U27/Y (AOI22X1)                              0.223      3.124 f
  dp/mux4_b/U25/Y (NAND2X1)                              0.290      3.414 r
  dp/mux4_b/y[0] (mux4)                                  0.000      3.414 r
  dp/alu/b[0] (alu)                                      0.000      3.414 r
  dp/alu/U24/Y (XOR2X1)                                  0.317      3.731 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.731 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.195 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.649 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.103 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.557 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.011 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.465 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      6.919 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.424 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.424 r
  dp/alu/U47/Y (AOI22X1)                                 0.093      7.517 f
  dp/alu/U46/Y (OAI21X1)                                 0.372      7.889 r
  dp/alu/aluout[7] (alu)                                 0.000      7.889 r
  dp/mux2_pc/b[7] (mux2_2)                               0.000      7.889 r
  dp/mux2_pc/U10/Y (AOI22X1)                             0.154      8.044 f
  dp/mux2_pc/U1/Y (INVX2)                                0.184      8.227 r
  dp/mux2_pc/y[7] (mux2_2)                               0.000      8.227 r
  dp/addr[7] (datapath_test_design)                      0.000      8.227 r
  adr[7] (out)                                           0.000      8.227 r
  data arrival time                                                 8.227
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            0.971      0.971 f
  cont/U20/Y (INVX2)                                     0.299      1.270 r
  cont/U74/Y (NAND3X1)                                   0.110      1.380 f
  cont/U72/Y (NOR2X1)                                    0.224      1.605 r
  cont/U70/Y (NOR2X1)                                    0.232      1.836 f
  cont/U69/Y (NAND3X1)                                   0.163      1.999 r
  cont/U15/Y (INVX2)                                     0.097      2.096 f
  cont/U66/Y (NAND2X1)                                   0.219      2.315 r
  cont/alusrcb[0] (controller)                           0.000      2.315 r
  dp/alusrcb[0] (datapath_test_design)                   0.000      2.315 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.315 r
  dp/mux4_b/U3/Y (INVX2)                                 0.109      2.424 f
  dp/mux4_b/U29/Y (NOR2X1)                               0.477      2.901 r
  dp/mux4_b/U27/Y (AOI22X1)                              0.223      3.124 f
  dp/mux4_b/U25/Y (NAND2X1)                              0.290      3.414 r
  dp/mux4_b/y[0] (mux4)                                  0.000      3.414 r
  dp/alu/b[0] (alu)                                      0.000      3.414 r
  dp/alu/U24/Y (XOR2X1)                                  0.317      3.731 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.731 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.195 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.649 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.103 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.557 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.011 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.465 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      6.919 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.505      7.424 r
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.424 r
  dp/alu/U38/Y (AOI22X1)                                 0.156      7.580 f
  dp/alu/U37/Y (NAND2X1)                                 0.353      7.933 r
  dp/alu/aluout[0] (alu)                                 0.000      7.933 r
  dp/mux2_pc/b[0] (mux2_2)                               0.000      7.933 r
  dp/mux2_pc/U17/Y (AOI22X1)                             0.112      8.045 f
  dp/mux2_pc/U8/Y (INVX2)                                0.183      8.227 r
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.227 r
  dp/addr[0] (datapath_test_design)                      0.000      8.227 r
  adr[0] (out)                                           0.000      8.227 r
  data arrival time                                                 8.227
  --------------------------------------------------------------------------
  (Path is unconstrained)


  Startpoint: cont/state_reg[3]
              (rising edge-triggered flip-flop)
  Endpoint: adr[0] (output port clocked by clk)
  Path Group: (none)
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  cont/state_reg[3]/CLK (DFFSR)                          0.000      0.000 r
  cont/state_reg[3]/Q (DFFSR)                            0.971      0.971 f
  cont/U20/Y (INVX2)                                     0.299      1.270 r
  cont/U74/Y (NAND3X1)                                   0.110      1.380 f
  cont/U72/Y (NOR2X1)                                    0.224      1.605 r
  cont/U70/Y (NOR2X1)                                    0.232      1.836 f
  cont/U69/Y (NAND3X1)                                   0.163      1.999 r
  cont/U15/Y (INVX2)                                     0.097      2.096 f
  cont/U66/Y (NAND2X1)                                   0.219      2.315 r
  cont/alusrcb[0] (controller)                           0.000      2.315 r
  dp/alusrcb[0] (datapath_test_design)                   0.000      2.315 r
  dp/mux4_b/sel[0] (mux4)                                0.000      2.315 r
  dp/mux4_b/U28/Y (NOR2X1)                               0.727      3.042 f
  dp/mux4_b/U27/Y (AOI22X1)                              0.219      3.262 r
  dp/mux4_b/U25/Y (NAND2X1)                              0.167      3.429 f
  dp/mux4_b/y[0] (mux4)                                  0.000      3.429 f
  dp/alu/b[0] (alu)                                      0.000      3.429 f
  dp/alu/U24/Y (XOR2X1)                                  0.305      3.734 f
  dp/alu/add_1_root_add_16_2/B[0] (alu_DW01_add_0)       0.000      3.734 f
  dp/alu/add_1_root_add_16_2/U1_0/YC (FAX1)              0.463      4.197 f
  dp/alu/add_1_root_add_16_2/U1_1/YC (FAX1)              0.455      4.651 f
  dp/alu/add_1_root_add_16_2/U1_2/YC (FAX1)              0.454      5.105 f
  dp/alu/add_1_root_add_16_2/U1_3/YC (FAX1)              0.454      5.559 f
  dp/alu/add_1_root_add_16_2/U1_4/YC (FAX1)              0.454      6.014 f
  dp/alu/add_1_root_add_16_2/U1_5/YC (FAX1)              0.454      6.468 f
  dp/alu/add_1_root_add_16_2/U1_6/YC (FAX1)              0.454      6.922 f
  dp/alu/add_1_root_add_16_2/U1_7/YS (FAX1)              0.502      7.424 f
  dp/alu/add_1_root_add_16_2/SUM[7] (alu_DW01_add_0)     0.000      7.424 f
  dp/alu/U38/Y (AOI22X1)                                 0.136      7.560 r
  dp/alu/U37/Y (NAND2X1)                                 0.277      7.837 f
  dp/alu/aluout[0] (alu)                                 0.000      7.837 f
  dp/mux2_pc/b[0] (mux2_2)                               0.000      7.837 f
  dp/mux2_pc/U17/Y (AOI22X1)                             0.198      8.035 r
  dp/mux2_pc/U8/Y (INVX2)                                0.167      8.201 f
  dp/mux2_pc/y[0] (mux2_2)                               0.000      8.201 f
  dp/addr[0] (datapath_test_design)                      0.000      8.201 f
  adr[0] (out)                                           0.000      8.201 f
  data arrival time                                                 8.201
  --------------------------------------------------------------------------
  (Path is unconstrained)


1
