{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1501251864423 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1501251864428 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 28 16:24:23 2017 " "Processing started: Fri Jul 28 16:24:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1501251864428 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864428 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1 " "Command: quartus_sta Virtual_JTAG_v1 -c Virtual_JTAG_v1" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864428 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251864585 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864807 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864853 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251864853 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501251865233 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1501251865233 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1501251865233 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865233 ""}
{ "Info" "ISTA_SDC_FOUND" "Virtual_JTAG_v1.sdc " "Reading SDC File: 'Virtual_JTAG_v1.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865246 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 2 out port " "Ignored filter at Virtual_JTAG_v1.sdc(2): out could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865248 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 2 Argument <to> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(2): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports out\] " "set_false_path -from * -to \[get_ports out\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865249 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 2 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 3 Switch* port " "Ignored filter at Virtual_JTAG_v1.sdc(3): Switch* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 3 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(3): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Switch*\] " "set_false_path -to * -from \[get_ports Switch*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865249 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 3 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 4 Button* port " "Ignored filter at Virtual_JTAG_v1.sdc(4): Button* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 4 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(4): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports Button*\] " "set_false_path -to * -from \[get_ports Button*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865249 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865249 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 5 reset_n* port " "Ignored filter at Virtual_JTAG_v1.sdc(5): reset_n* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 5 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(5): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports reset_n*\] " "set_false_path -to * -from \[get_ports reset_n*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865250 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 5 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 6 Arduino_IO* port " "Ignored filter at Virtual_JTAG_v1.sdc(6): Arduino_IO* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 6 Argument <to> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(6): Argument <to> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from * -to \[get_ports Arduino_IO*\] " "set_false_path -from * -to \[get_ports Arduino_IO*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865250 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 6 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 7 data* port " "Ignored filter at Virtual_JTAG_v1.sdc(7): data* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path Virtual_JTAG_v1.sdc 7 Argument <from> is an empty collection " "Ignored set_false_path at Virtual_JTAG_v1.sdc(7): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -to * -from \[get_ports data*\] " "set_false_path -to * -from \[get_ports data*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865250 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 7 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865250 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 14 my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] pin " "Ignored filter at Virtual_JTAG_v1.sdc(14): my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\] could not be matched with a pin" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 15 SDRAM_Clock port " "Ignored filter at Virtual_JTAG_v1.sdc(15): SDRAM_Clock could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Critical Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Virtual_JTAG_v1.sdc 13 Argument <targets> is an empty collection " "Ignored create_generated_clock at Virtual_JTAG_v1.sdc(13): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_generated_clock \\\n-source \[get_pins \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \\\n-name DRAM_CLK \[get_ports \{SDRAM_Clock\}\] " "create_generated_clock \\\n-source \[get_pins \{my_PLL\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] \\\n-name DRAM_CLK \[get_ports \{SDRAM_Clock\}\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865251 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 1 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_generated_clock Virtual_JTAG_v1.sdc 13 Argument -source is an empty collection " "Ignored create_generated_clock at Virtual_JTAG_v1.sdc(13): Argument -source is an empty collection" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 13 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865251 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 19 *my_PLL* clock " "Ignored filter at Virtual_JTAG_v1.sdc(19): *my_PLL* could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 19 DRAM_CLK clock " "Ignored filter at Virtual_JTAG_v1.sdc(19): DRAM_CLK could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 19 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_ASSIGNMENT_HAD_PROBLEMS_BUT_WAS_ACCEPTED_WITH_REASON_AND_LOCATION" "set_clock_groups Virtual_JTAG_v1.sdc 17 Argument -group with value \[get_clocks \{DRAM_CLK *my_PLL*\}\] contains zero elements " "Assignment set_clock_groups is accepted but has some problems at Virtual_JTAG_v1.sdc(17): Argument -group with value \[get_clocks \{DRAM_CLK *my_PLL*\}\] contains zero elements" { { "Info" "ISTA_SDC_COMMAND" "set_clock_groups -logically_exclusive \\\n-group \[get_clocks CLK\] \\\n-group \[get_clocks \{DRAM_CLK *my_PLL*\}\] " "set_clock_groups -logically_exclusive \\\n-group \[get_clocks CLK\] \\\n-group \[get_clocks \{DRAM_CLK *my_PLL*\}\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865252 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 17 -1 0 } }  } 0 332054 "Assignment %1!s! is accepted but has some problems at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 21 DRAM_CLK clock " "Ignored filter at Virtual_JTAG_v1.sdc(21): DRAM_CLK could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 21 *altpll_component*clk\[0\] clock " "Ignored filter at Virtual_JTAG_v1.sdc(21): *altpll_component*clk\[0\] could not be matched with a clock" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Virtual_JTAG_v1.sdc 21 Argument <from> is an empty collection " "Ignored set_multicycle_path at Virtual_JTAG_v1.sdc(21): Argument <from> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_multicycle_path -from \[get_clocks \{DRAM_CLK\}\] -to \[get_clocks \{*altpll_component*clk\[0\]\}\] -setup 2 " "set_multicycle_path -from \[get_clocks \{DRAM_CLK\}\] -to \[get_clocks \{*altpll_component*clk\[0\]\}\] -setup 2" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865252 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865252 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_multicycle_path Virtual_JTAG_v1.sdc 21 Argument <to> is an empty collection " "Ignored set_multicycle_path at Virtual_JTAG_v1.sdc(21): Argument <to> is an empty collection" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 21 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 24 OP_DRAM* port " "Ignored filter at Virtual_JTAG_v1.sdc(24): OP_DRAM* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 24 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(24): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports OP_DRAM*\] " "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports OP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865253 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 24 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(24): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 24 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 25 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(25): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports OP_DRAM*\] " "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports OP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865253 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 25 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(25): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 25 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865253 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "Virtual_JTAG_v1.sdc 26 BP_DRAM* port " "Ignored filter at Virtual_JTAG_v1.sdc(26): BP_DRAM* could not be matched with a port" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 26 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(26): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports BP_DRAM*\] " "set_output_delay -max -clock DRAM_CLK 1.6 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865254 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 26 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(26): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 26 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 27 Argument <targets> is an empty collection " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(27): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports BP_DRAM*\] " "set_output_delay -min -clock DRAM_CLK -0.9 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865254 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay Virtual_JTAG_v1.sdc 27 Argument -clock is not an object ID " "Ignored set_output_delay at Virtual_JTAG_v1.sdc(27): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 27 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 29 Argument <targets> is an empty collection " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(29): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock DRAM_CLK 5.9 \[get_ports BP_DRAM*\] " "set_input_delay -max -clock DRAM_CLK 5.9 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865254 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 29 Argument -clock is not an object ID " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(29): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 29 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865254 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 30 Argument <targets> is an empty collection " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(30): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock DRAM_CLK 3.0 \[get_ports BP_DRAM*\] " "set_input_delay -min -clock DRAM_CLK 3.0 \[get_ports BP_DRAM*\]" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Design Software" 0 -1 1501251865255 ""}  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865255 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay Virtual_JTAG_v1.sdc 30 Argument -clock is not an object ID " "Ignored set_input_delay at Virtual_JTAG_v1.sdc(30): Argument -clock is not an object ID" {  } { { "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" "" { Text "C:/Users/user/Google Drive/Masters/EEE5132Z -- FPGA/Workspace/JTAG_Communicator/Virtual_JTAG_v1/Virtual_JTAG_v1.sdc" 30 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865255 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251865265 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865265 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865270 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865271 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865283 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865302 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.459 " "Worst-case setup slack is 13.459" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.459               0.000 CLK  " "   13.459               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.285               0.000 altera_reserved_tck  " "   18.285               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865312 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865312 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.263 " "Worst-case hold slack is 0.263" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.263               0.000 CLK  " "    0.263               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.340               0.000 altera_reserved_tck  " "    0.340               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865321 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865321 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.704 " "Worst-case recovery slack is 94.704" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865325 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.704               0.000 altera_reserved_tck  " "   94.704               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865325 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865325 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.321 " "Worst-case removal slack is 1.321" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865329 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.321               0.000 altera_reserved_tck  " "    1.321               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865329 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865329 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.499 " "Worst-case minimum pulse width slack is 9.499" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.499               0.000 CLK  " "    9.499               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.534               0.000 altera_reserved_tck  " "   49.534               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251865333 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865333 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.149 ns " "Worst Case Available Settling Time: 18.149 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251865359 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865359 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251865365 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251865396 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866633 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251866798 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866798 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866799 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 13.898 " "Worst-case setup slack is 13.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.898               0.000 CLK  " "   13.898               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   18.968               0.000 altera_reserved_tck  " "   18.968               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866827 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 CLK  " "    0.259               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.305               0.000 altera_reserved_tck  " "    0.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.177 " "Worst-case recovery slack is 95.177" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.177               0.000 altera_reserved_tck  " "   95.177               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.226 " "Worst-case removal slack is 1.226" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866845 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.226               0.000 altera_reserved_tck  " "    1.226               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866845 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866845 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.513 " "Worst-case minimum pulse width slack is 9.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.513               0.000 CLK  " "    9.513               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.551               0.000 altera_reserved_tck  " "   49.551               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251866849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866849 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.270 ns " "Worst Case Available Settling Time: 18.270 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251866872 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251866872 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1501251866877 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1501251867104 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867104 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867104 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.249 " "Worst-case setup slack is 17.249" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.249               0.000 CLK  " "   17.249               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.016               0.000 altera_reserved_tck  " "   24.016               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867114 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867114 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.104 " "Worst-case hold slack is 0.104" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.104               0.000 CLK  " "    0.104               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.147               0.000 altera_reserved_tck  " "    0.147               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867124 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867124 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.314 " "Worst-case recovery slack is 97.314" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867127 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.314               0.000 altera_reserved_tck  " "   97.314               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867127 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867127 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.569 " "Worst-case removal slack is 0.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867131 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.569               0.000 altera_reserved_tck  " "    0.569               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867131 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867131 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.265 " "Worst-case minimum pulse width slack is 9.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.265               0.000 CLK  " "    9.265               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.386               0.000 altera_reserved_tck  " "   49.386               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1501251867134 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867134 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 28 synchronizer chains. " "Report Metastability: Found 28 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 28 " "Number of Synchronizer Chains Found: 28" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 19.081 ns " "Worst Case Available Settling Time: 19.081 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1501251867156 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251867156 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251868293 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251868293 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 38 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1501251868359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 28 16:24:28 2017 " "Processing ended: Fri Jul 28 16:24:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1501251868359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1501251868359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1501251868359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1501251868359 ""}
