# Generated by Yosys 0.35 (git sha1 cc31c6ebc45, gcc 12.3.0 -fPIC -Os)
autoidx 3054
attribute \top 1
attribute \src "stream_demux.v:2.1-593.10"
module \top
  attribute \force_downto 1
  attribute \src "stream_demux.v:426.17-426.33|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 2 $auto$alumacc.cc:485:replace_alu$473.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:426.17-426.33|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 2 $auto$alumacc.cc:485:replace_alu$473.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$476.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$476.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$476.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$479.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$479.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$479.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$482.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$482.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$482.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$482.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$482.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$485.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$485.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$485.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:447.25-447.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$488.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:447.25-447.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$488.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:447.25-447.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$488.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$491.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$491.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$491.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$491.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$491.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$494.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$494.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$494.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$497.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$497.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$497.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$500.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$500.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$500.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$500.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$500.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$503.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$503.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$503.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$506.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$506.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$506.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$509.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$509.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$509.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$509.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$509.lcu.G
  attribute \force_downto 1
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$512.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$512.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$512.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:492.25-492.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "2"
  wire width 3 $auto$alumacc.cc:485:replace_alu$515.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:492.25-492.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 3 $auto$alumacc.cc:485:replace_alu$515.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:492.25-492.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 3 $auto$alumacc.cc:485:replace_alu$515.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:266.22-266.23"
  wire width 4 $auto$alumacc.cc:485:replace_alu$518.A
  attribute \force_downto 1
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:274.23-274.25"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$518.CO
  attribute \force_downto 1
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.23-270.24"
  wire width 4 $auto$alumacc.cc:485:replace_alu$518.X
  attribute \force_downto 1
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:270.26-270.27"
  wire width 4 $auto$alumacc.cc:485:replace_alu$518.Y
  attribute \force_downto 1
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:214.23-214.24"
  attribute \unused_bits "3"
  wire width 4 $auto$alumacc.cc:485:replace_alu$518.lcu.G
  wire $auto$opt_dff.cc:195:make_patterns_logic$417
  wire $auto$opt_dff.cc:195:make_patterns_logic$419
  wire $auto$opt_dff.cc:195:make_patterns_logic$429
  wire $auto$opt_dff.cc:195:make_patterns_logic$431
  wire $auto$opt_dff.cc:195:make_patterns_logic$441
  wire $auto$opt_dff.cc:195:make_patterns_logic$443
  wire $auto$opt_dff.cc:195:make_patterns_logic$453
  wire $auto$opt_dff.cc:195:make_patterns_logic$455
  wire $auto$opt_dff.cc:195:make_patterns_logic$467
  wire $auto$opt_dff.cc:195:make_patterns_logic$469
  wire $auto$opt_dff.cc:220:make_patterns_logic$421
  wire $auto$opt_dff.cc:220:make_patterns_logic$433
  wire $auto$opt_dff.cc:220:make_patterns_logic$445
  wire $auto$opt_dff.cc:220:make_patterns_logic$457
  wire $auto$opt_dff.cc:220:make_patterns_logic$471
  wire $auto$rtlil.cc:2491:And$1010
  wire $auto$rtlil.cc:2491:And$1012
  wire $auto$rtlil.cc:2491:And$1020
  wire $auto$rtlil.cc:2491:And$1028
  wire $auto$rtlil.cc:2491:And$1030
  wire $auto$rtlil.cc:2491:And$1036
  wire $auto$rtlil.cc:2491:And$1044
  wire $auto$rtlil.cc:2491:And$1046
  wire $auto$rtlil.cc:2491:And$1052
  wire $auto$rtlil.cc:2491:And$1058
  wire $auto$rtlil.cc:2491:And$1060
  wire $auto$rtlil.cc:2491:And$1066
  wire $auto$rtlil.cc:2491:And$590
  wire $auto$rtlil.cc:2491:And$592
  wire $auto$rtlil.cc:2491:And$600
  wire $auto$rtlil.cc:2491:And$608
  wire $auto$rtlil.cc:2491:And$610
  wire $auto$rtlil.cc:2491:And$616
  wire $auto$rtlil.cc:2491:And$624
  wire $auto$rtlil.cc:2491:And$626
  wire $auto$rtlil.cc:2491:And$632
  wire $auto$rtlil.cc:2491:And$638
  wire $auto$rtlil.cc:2491:And$640
  wire $auto$rtlil.cc:2491:And$646
  wire $auto$rtlil.cc:2491:And$695
  wire $auto$rtlil.cc:2491:And$697
  wire $auto$rtlil.cc:2491:And$705
  wire $auto$rtlil.cc:2491:And$713
  wire $auto$rtlil.cc:2491:And$715
  wire $auto$rtlil.cc:2491:And$721
  wire $auto$rtlil.cc:2491:And$729
  wire $auto$rtlil.cc:2491:And$731
  wire $auto$rtlil.cc:2491:And$737
  wire $auto$rtlil.cc:2491:And$743
  wire $auto$rtlil.cc:2491:And$745
  wire $auto$rtlil.cc:2491:And$751
  wire $auto$rtlil.cc:2491:And$800
  wire $auto$rtlil.cc:2491:And$802
  wire $auto$rtlil.cc:2491:And$810
  wire $auto$rtlil.cc:2491:And$818
  wire $auto$rtlil.cc:2491:And$820
  wire $auto$rtlil.cc:2491:And$826
  wire $auto$rtlil.cc:2491:And$834
  wire $auto$rtlil.cc:2491:And$836
  wire $auto$rtlil.cc:2491:And$842
  wire $auto$rtlil.cc:2491:And$848
  wire $auto$rtlil.cc:2491:And$850
  wire $auto$rtlil.cc:2491:And$856
  wire $auto$rtlil.cc:2491:And$905
  wire $auto$rtlil.cc:2491:And$907
  wire $auto$rtlil.cc:2491:And$915
  wire $auto$rtlil.cc:2491:And$923
  wire $auto$rtlil.cc:2491:And$925
  wire $auto$rtlil.cc:2491:And$931
  wire $auto$rtlil.cc:2491:And$939
  wire $auto$rtlil.cc:2491:And$941
  wire $auto$rtlil.cc:2491:And$947
  wire $auto$rtlil.cc:2491:And$953
  wire $auto$rtlil.cc:2491:And$955
  wire $auto$rtlil.cc:2491:And$961
  wire $auto$rtlil.cc:2499:Eq$1006
  wire $auto$rtlil.cc:2499:Eq$1008
  wire $auto$rtlil.cc:2499:Eq$586
  wire $auto$rtlil.cc:2499:Eq$588
  wire $auto$rtlil.cc:2499:Eq$691
  wire $auto$rtlil.cc:2499:Eq$693
  wire $auto$rtlil.cc:2499:Eq$796
  wire $auto$rtlil.cc:2499:Eq$798
  wire $auto$rtlil.cc:2499:Eq$901
  wire $auto$rtlil.cc:2499:Eq$903
  wire $auto$rtlil.cc:2660:NotGate$2755
  wire $auto$rtlil.cc:2660:NotGate$2757
  wire $auto$rtlil.cc:2660:NotGate$2759
  wire $auto$rtlil.cc:2660:NotGate$2761
  wire $auto$rtlil.cc:2660:NotGate$2763
  wire $auto$rtlil.cc:2660:NotGate$2769
  wire $auto$rtlil.cc:2660:NotGate$2785
  wire $auto$rtlil.cc:2660:NotGate$2807
  wire $auto$rtlil.cc:2660:NotGate$2813
  wire $auto$rtlil.cc:2660:NotGate$2817
  wire $auto$rtlil.cc:2660:NotGate$2821
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1284
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1290
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1311
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1317
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1333
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1338
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1355
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1360
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1385
  wire width 2 $auto$simplemap.cc:117:simplemap_reduce$1390
  wire $auto$simplemap.cc:117:simplemap_reduce$2621
  wire $auto$simplemap.cc:117:simplemap_reduce$2629
  wire $auto$simplemap.cc:158:logic_reduce$1960
  wire $auto$simplemap.cc:246:simplemap_eqne$1928
  wire $auto$simplemap.cc:246:simplemap_eqne$1944
  wire $auto$simplemap.cc:246:simplemap_eqne$1954
  wire width 9 $memory\storage$rdmux[0][0][0]$a$563
  wire width 9 $memory\storage$rdmux[0][0][0]$b$564
  wire width 9 $memory\storage$rdmux[0][1][0]$a$566
  wire width 9 $memory\storage$rdmux[0][1][0]$b$567
  wire width 9 $memory\storage$rdmux[0][1][1]$a$569
  wire width 9 $memory\storage$rdmux[0][1][1]$b$570
  wire $memory\storage$wren[0][0][0]$y$594
  wire $memory\storage$wren[1][0][0]$y$602
  wire $memory\storage$wren[2][0][0]$y$612
  wire $memory\storage$wren[3][0][0]$y$618
  wire $memory\storage$wren[4][0][0]$y$628
  wire $memory\storage$wren[5][0][0]$y$634
  wire $memory\storage$wren[6][0][0]$y$642
  wire $memory\storage$wren[7][0][0]$y$648
  wire width 9 $memory\storage_1$rdmux[0][0][0]$a$668
  wire width 9 $memory\storage_1$rdmux[0][0][0]$b$669
  wire width 9 $memory\storage_1$rdmux[0][1][0]$a$671
  wire width 9 $memory\storage_1$rdmux[0][1][0]$b$672
  wire width 9 $memory\storage_1$rdmux[0][1][1]$a$674
  wire width 9 $memory\storage_1$rdmux[0][1][1]$b$675
  wire $memory\storage_1$wren[0][0][0]$y$699
  wire $memory\storage_1$wren[1][0][0]$y$707
  wire $memory\storage_1$wren[2][0][0]$y$717
  wire $memory\storage_1$wren[3][0][0]$y$723
  wire $memory\storage_1$wren[4][0][0]$y$733
  wire $memory\storage_1$wren[5][0][0]$y$739
  wire $memory\storage_1$wren[6][0][0]$y$747
  wire $memory\storage_1$wren[7][0][0]$y$753
  wire width 9 $memory\storage_2$rdmux[0][0][0]$a$773
  wire width 9 $memory\storage_2$rdmux[0][0][0]$b$774
  wire width 9 $memory\storage_2$rdmux[0][1][0]$a$776
  wire width 9 $memory\storage_2$rdmux[0][1][0]$b$777
  wire width 9 $memory\storage_2$rdmux[0][1][1]$a$779
  wire width 9 $memory\storage_2$rdmux[0][1][1]$b$780
  wire $memory\storage_2$wren[0][0][0]$y$804
  wire $memory\storage_2$wren[1][0][0]$y$812
  wire $memory\storage_2$wren[2][0][0]$y$822
  wire $memory\storage_2$wren[3][0][0]$y$828
  wire $memory\storage_2$wren[4][0][0]$y$838
  wire $memory\storage_2$wren[5][0][0]$y$844
  wire $memory\storage_2$wren[6][0][0]$y$852
  wire $memory\storage_2$wren[7][0][0]$y$858
  wire width 9 $memory\storage_3$rdmux[0][0][0]$a$878
  wire width 9 $memory\storage_3$rdmux[0][0][0]$b$879
  wire width 9 $memory\storage_3$rdmux[0][1][0]$a$881
  wire width 9 $memory\storage_3$rdmux[0][1][0]$b$882
  wire width 9 $memory\storage_3$rdmux[0][1][1]$a$884
  wire width 9 $memory\storage_3$rdmux[0][1][1]$b$885
  wire $memory\storage_3$wren[0][0][0]$y$909
  wire $memory\storage_3$wren[1][0][0]$y$917
  wire $memory\storage_3$wren[2][0][0]$y$927
  wire $memory\storage_3$wren[3][0][0]$y$933
  wire $memory\storage_3$wren[4][0][0]$y$943
  wire $memory\storage_3$wren[5][0][0]$y$949
  wire $memory\storage_3$wren[6][0][0]$y$957
  wire $memory\storage_3$wren[7][0][0]$y$963
  wire width 9 $memory\storage_4$rdmux[0][0][0]$a$983
  wire width 9 $memory\storage_4$rdmux[0][0][0]$b$984
  wire width 9 $memory\storage_4$rdmux[0][1][0]$a$986
  wire width 9 $memory\storage_4$rdmux[0][1][0]$b$987
  wire width 9 $memory\storage_4$rdmux[0][1][1]$a$989
  wire width 9 $memory\storage_4$rdmux[0][1][1]$b$990
  wire $memory\storage_4$wren[0][0][0]$y$1014
  wire $memory\storage_4$wren[1][0][0]$y$1022
  wire $memory\storage_4$wren[2][0][0]$y$1032
  wire $memory\storage_4$wren[3][0][0]$y$1038
  wire $memory\storage_4$wren[4][0][0]$y$1048
  wire $memory\storage_4$wren[5][0][0]$y$1054
  wire $memory\storage_4$wren[6][0][0]$y$1062
  wire $memory\storage_4$wren[7][0][0]$y$1068
  attribute \force_downto 1
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:583.28-583.35"
  wire width 3 $procmux$318.B_AND_S
  attribute \force_downto 1
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:573.22-573.23"
  wire width 3 $procmux$318.S
  attribute \force_downto 1
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:578.19-578.22"
  wire $procmux$318.Y_B
  wire $procmux$322_CMP
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$482.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$482.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$491.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$491.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$500.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$500.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$509.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$509.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$518.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  wire $techmap$auto$alumacc.cc:485:replace_alu$518.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597.13-597.15"
  wire $techmap$procmux$318.$reduce_or$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597$1934_Y
  attribute \src "stream_demux.v:173.5-173.17"
  wire \alloc_update
  attribute \src "stream_demux.v:57.6-57.32"
  wire \demux_endpoint0_source_ack
  attribute \src "stream_demux.v:58.5-58.31"
  wire \demux_endpoint0_source_eop
  attribute \src "stream_demux.v:59.11-59.46"
  wire width 8 \demux_endpoint0_source_payload_data
  attribute \src "stream_demux.v:56.5-56.31"
  wire \demux_endpoint0_source_stb
  attribute \src "stream_demux.v:61.6-61.32"
  wire \demux_endpoint1_source_ack
  attribute \src "stream_demux.v:62.5-62.31"
  wire \demux_endpoint1_source_eop
  attribute \src "stream_demux.v:63.11-63.46"
  wire width 8 \demux_endpoint1_source_payload_data
  attribute \src "stream_demux.v:60.5-60.31"
  wire \demux_endpoint1_source_stb
  attribute \src "stream_demux.v:65.6-65.32"
  wire \demux_endpoint2_source_ack
  attribute \src "stream_demux.v:66.5-66.31"
  wire \demux_endpoint2_source_eop
  attribute \src "stream_demux.v:67.11-67.46"
  wire width 8 \demux_endpoint2_source_payload_data
  attribute \src "stream_demux.v:64.5-64.31"
  wire \demux_endpoint2_source_stb
  attribute \src "stream_demux.v:69.6-69.32"
  wire \demux_endpoint3_source_ack
  attribute \src "stream_demux.v:70.5-70.31"
  wire \demux_endpoint3_source_eop
  attribute \src "stream_demux.v:71.11-71.46"
  wire width 8 \demux_endpoint3_source_payload_data
  attribute \src "stream_demux.v:68.5-68.31"
  wire \demux_endpoint3_source_stb
  attribute \init 2'00
  attribute \src "stream_demux.v:72.11-72.20"
  wire width 2 \demux_sel
  attribute \src "stream_demux.v:53.5-53.19"
  wire \demux_sink_ack
  attribute \src "stream_demux.v:54.6-54.20"
  wire \demux_sink_eop
  attribute \src "stream_demux.v:55.12-55.35"
  wire width 8 \demux_sink_payload_data
  attribute \src "stream_demux.v:52.6-52.20"
  wire \demux_sink_stb
  attribute \src "stream_demux.v:4.9-4.17"
  wire output 2 \sink_ack
  attribute \src "stream_demux.v:5.8-5.16"
  wire input 3 \sink_eop
  attribute \src "stream_demux.v:6.14-6.31"
  wire width 8 input 4 \sink_payload_data
  attribute \src "stream_demux.v:3.8-3.16"
  wire input 1 \sink_stb
  attribute \src "stream_demux.v:8.8-8.18"
  wire input 6 \source_ack
  attribute \src "stream_demux.v:12.8-12.20"
  wire input 10 \source_ack_1
  attribute \src "stream_demux.v:16.8-16.20"
  wire input 14 \source_ack_2
  attribute \src "stream_demux.v:20.8-20.20"
  wire input 18 \source_ack_3
  attribute \src "stream_demux.v:9.9-9.19"
  wire output 7 \source_eop
  attribute \src "stream_demux.v:13.9-13.21"
  wire output 11 \source_eop_1
  attribute \src "stream_demux.v:17.9-17.21"
  wire output 15 \source_eop_2
  attribute \src "stream_demux.v:21.9-21.21"
  wire output 19 \source_eop_3
  attribute \init 3'000
  attribute \src "stream_demux.v:40.11-40.30"
  wire width 3 \source_fifo_consume
  attribute \src "stream_demux.v:45.6-45.25"
  wire \source_fifo_do_read
  attribute \src "stream_demux.v:49.6-49.29"
  wire \source_fifo_fifo_in_eop
  attribute \src "stream_demux.v:48.12-48.44"
  wire width 8 \source_fifo_fifo_in_payload_data
  attribute \src "stream_demux.v:51.6-51.30"
  wire \source_fifo_fifo_out_eop
  attribute \src "stream_demux.v:50.12-50.45"
  wire width 8 \source_fifo_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:37.11-37.28"
  wire width 4 \source_fifo_level
  attribute \init 3'000
  attribute \src "stream_demux.v:39.11-39.30"
  wire width 3 \source_fifo_produce
  attribute \src "stream_demux.v:46.12-46.34"
  wire width 3 \source_fifo_rdport_adr
  attribute \src "stream_demux.v:47.12-47.36"
  wire width 9 \source_fifo_rdport_dat_r
  attribute \src "stream_demux.v:38.5-38.24"
  wire \source_fifo_replace
  attribute \src "stream_demux.v:28.6-28.28"
  wire \source_fifo_source_ack
  attribute \src "stream_demux.v:29.6-29.28"
  wire \source_fifo_source_eop
  attribute \src "stream_demux.v:30.12-30.43"
  wire width 8 \source_fifo_source_payload_data
  attribute \src "stream_demux.v:27.6-27.28"
  wire \source_fifo_source_stb
  attribute \src "stream_demux.v:35.12-35.36"
  wire width 9 \source_fifo_syncfifo_din
  attribute \src "stream_demux.v:36.12-36.37"
  wire width 9 \source_fifo_syncfifo_dout
  attribute \src "stream_demux.v:33.6-33.29"
  wire \source_fifo_syncfifo_re
  attribute \src "stream_demux.v:34.6-34.35"
  wire \source_fifo_syncfifo_readable
  attribute \src "stream_demux.v:31.6-31.29"
  wire \source_fifo_syncfifo_we
  attribute \src "stream_demux.v:32.6-32.35"
  wire \source_fifo_syncfifo_writable
  attribute \src "stream_demux.v:41.11-41.33"
  wire width 3 \source_fifo_wrport_adr
  attribute \src "stream_demux.v:44.12-44.36"
  wire width 9 \source_fifo_wrport_dat_w
  attribute \src "stream_demux.v:43.6-43.27"
  wire \source_fifo_wrport_we
  attribute \src "stream_demux.v:10.15-10.34"
  wire width 8 output 8 \source_payload_data
  attribute \src "stream_demux.v:14.15-14.36"
  wire width 8 output 12 \source_payload_data_1
  attribute \src "stream_demux.v:18.15-18.36"
  wire width 8 output 16 \source_payload_data_2
  attribute \src "stream_demux.v:22.15-22.36"
  wire width 8 output 20 \source_payload_data_3
  attribute \src "stream_demux.v:7.9-7.19"
  wire output 5 \source_stb
  attribute \src "stream_demux.v:11.9-11.21"
  wire output 9 \source_stb_1
  attribute \src "stream_demux.v:15.9-15.21"
  wire output 13 \source_stb_2
  attribute \src "stream_demux.v:19.9-19.21"
  wire output 17 \source_stb_3
  wire width 9 \storage[0]
  wire width 9 \storage[1]
  wire width 9 \storage[2]
  wire width 9 \storage[3]
  wire width 9 \storage[4]
  wire width 9 \storage[5]
  wire width 9 \storage[6]
  wire width 9 \storage[7]
  wire width 9 \storage_1[0]
  wire width 9 \storage_1[1]
  wire width 9 \storage_1[2]
  wire width 9 \storage_1[3]
  wire width 9 \storage_1[4]
  wire width 9 \storage_1[5]
  wire width 9 \storage_1[6]
  wire width 9 \storage_1[7]
  wire width 9 \storage_2[0]
  wire width 9 \storage_2[1]
  wire width 9 \storage_2[2]
  wire width 9 \storage_2[3]
  wire width 9 \storage_2[4]
  wire width 9 \storage_2[5]
  wire width 9 \storage_2[6]
  wire width 9 \storage_2[7]
  wire width 9 \storage_3[0]
  wire width 9 \storage_3[1]
  wire width 9 \storage_3[2]
  wire width 9 \storage_3[3]
  wire width 9 \storage_3[4]
  wire width 9 \storage_3[5]
  wire width 9 \storage_3[6]
  wire width 9 \storage_3[7]
  wire width 9 \storage_4[0]
  wire width 9 \storage_4[1]
  wire width 9 \storage_4[2]
  wire width 9 \storage_4[3]
  wire width 9 \storage_4[4]
  wire width 9 \storage_4[5]
  wire width 9 \storage_4[6]
  wire width 9 \storage_4[7]
  attribute \init 3'000
  attribute \src "stream_demux.v:86.11-86.28"
  wire width 3 \syncfifo0_consume
  attribute \src "stream_demux.v:91.6-91.23"
  wire \syncfifo0_do_read
  attribute \src "stream_demux.v:95.6-95.27"
  wire \syncfifo0_fifo_in_eop
  attribute \src "stream_demux.v:94.12-94.42"
  wire width 8 \syncfifo0_fifo_in_payload_data
  attribute \src "stream_demux.v:97.6-97.28"
  wire \syncfifo0_fifo_out_eop
  attribute \src "stream_demux.v:96.12-96.43"
  wire width 8 \syncfifo0_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:83.11-83.26"
  wire width 4 \syncfifo0_level
  attribute \init 3'000
  attribute \src "stream_demux.v:85.11-85.28"
  wire width 3 \syncfifo0_produce
  attribute \src "stream_demux.v:92.12-92.32"
  wire width 3 \syncfifo0_rdport_adr
  attribute \src "stream_demux.v:93.12-93.34"
  wire width 9 \syncfifo0_rdport_dat_r
  attribute \src "stream_demux.v:84.5-84.22"
  wire \syncfifo0_replace
  attribute \src "stream_demux.v:74.6-74.24"
  wire \syncfifo0_sink_ack
  attribute \src "stream_demux.v:75.6-75.24"
  wire \syncfifo0_sink_eop
  attribute \src "stream_demux.v:76.12-76.39"
  wire width 8 \syncfifo0_sink_payload_data
  attribute \src "stream_demux.v:73.6-73.24"
  wire \syncfifo0_sink_stb
  attribute \src "stream_demux.v:81.12-81.35"
  wire width 9 \syncfifo0_syncfifo0_din
  attribute \src "stream_demux.v:82.12-82.36"
  wire width 9 \syncfifo0_syncfifo0_dout
  attribute \src "stream_demux.v:79.6-79.28"
  wire \syncfifo0_syncfifo0_re
  attribute \src "stream_demux.v:80.6-80.34"
  wire \syncfifo0_syncfifo0_readable
  attribute \src "stream_demux.v:77.6-77.28"
  wire \syncfifo0_syncfifo0_we
  attribute \src "stream_demux.v:78.6-78.34"
  wire \syncfifo0_syncfifo0_writable
  attribute \src "stream_demux.v:87.11-87.31"
  wire width 3 \syncfifo0_wrport_adr
  attribute \src "stream_demux.v:90.12-90.34"
  wire width 9 \syncfifo0_wrport_dat_w
  attribute \src "stream_demux.v:89.6-89.25"
  wire \syncfifo0_wrport_we
  attribute \init 3'000
  attribute \src "stream_demux.v:111.11-111.28"
  wire width 3 \syncfifo1_consume
  attribute \src "stream_demux.v:116.6-116.23"
  wire \syncfifo1_do_read
  attribute \src "stream_demux.v:120.6-120.27"
  wire \syncfifo1_fifo_in_eop
  attribute \src "stream_demux.v:119.12-119.42"
  wire width 8 \syncfifo1_fifo_in_payload_data
  attribute \src "stream_demux.v:122.6-122.28"
  wire \syncfifo1_fifo_out_eop
  attribute \src "stream_demux.v:121.12-121.43"
  wire width 8 \syncfifo1_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:108.11-108.26"
  wire width 4 \syncfifo1_level
  attribute \init 3'000
  attribute \src "stream_demux.v:110.11-110.28"
  wire width 3 \syncfifo1_produce
  attribute \src "stream_demux.v:117.12-117.32"
  wire width 3 \syncfifo1_rdport_adr
  attribute \src "stream_demux.v:118.12-118.34"
  wire width 9 \syncfifo1_rdport_dat_r
  attribute \src "stream_demux.v:109.5-109.22"
  wire \syncfifo1_replace
  attribute \src "stream_demux.v:99.6-99.24"
  wire \syncfifo1_sink_ack
  attribute \src "stream_demux.v:100.6-100.24"
  wire \syncfifo1_sink_eop
  attribute \src "stream_demux.v:101.12-101.39"
  wire width 8 \syncfifo1_sink_payload_data
  attribute \src "stream_demux.v:98.6-98.24"
  wire \syncfifo1_sink_stb
  attribute \src "stream_demux.v:106.12-106.35"
  wire width 9 \syncfifo1_syncfifo1_din
  attribute \src "stream_demux.v:107.12-107.36"
  wire width 9 \syncfifo1_syncfifo1_dout
  attribute \src "stream_demux.v:104.6-104.28"
  wire \syncfifo1_syncfifo1_re
  attribute \src "stream_demux.v:105.6-105.34"
  wire \syncfifo1_syncfifo1_readable
  attribute \src "stream_demux.v:102.6-102.28"
  wire \syncfifo1_syncfifo1_we
  attribute \src "stream_demux.v:103.6-103.34"
  wire \syncfifo1_syncfifo1_writable
  attribute \src "stream_demux.v:112.11-112.31"
  wire width 3 \syncfifo1_wrport_adr
  attribute \src "stream_demux.v:115.12-115.34"
  wire width 9 \syncfifo1_wrport_dat_w
  attribute \src "stream_demux.v:114.6-114.25"
  wire \syncfifo1_wrport_we
  attribute \init 3'000
  attribute \src "stream_demux.v:136.11-136.28"
  wire width 3 \syncfifo2_consume
  attribute \src "stream_demux.v:141.6-141.23"
  wire \syncfifo2_do_read
  attribute \src "stream_demux.v:145.6-145.27"
  wire \syncfifo2_fifo_in_eop
  attribute \src "stream_demux.v:144.12-144.42"
  wire width 8 \syncfifo2_fifo_in_payload_data
  attribute \src "stream_demux.v:147.6-147.28"
  wire \syncfifo2_fifo_out_eop
  attribute \src "stream_demux.v:146.12-146.43"
  wire width 8 \syncfifo2_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:133.11-133.26"
  wire width 4 \syncfifo2_level
  attribute \init 3'000
  attribute \src "stream_demux.v:135.11-135.28"
  wire width 3 \syncfifo2_produce
  attribute \src "stream_demux.v:142.12-142.32"
  wire width 3 \syncfifo2_rdport_adr
  attribute \src "stream_demux.v:143.12-143.34"
  wire width 9 \syncfifo2_rdport_dat_r
  attribute \src "stream_demux.v:134.5-134.22"
  wire \syncfifo2_replace
  attribute \src "stream_demux.v:124.6-124.24"
  wire \syncfifo2_sink_ack
  attribute \src "stream_demux.v:125.6-125.24"
  wire \syncfifo2_sink_eop
  attribute \src "stream_demux.v:126.12-126.39"
  wire width 8 \syncfifo2_sink_payload_data
  attribute \src "stream_demux.v:123.6-123.24"
  wire \syncfifo2_sink_stb
  attribute \src "stream_demux.v:131.12-131.35"
  wire width 9 \syncfifo2_syncfifo2_din
  attribute \src "stream_demux.v:132.12-132.36"
  wire width 9 \syncfifo2_syncfifo2_dout
  attribute \src "stream_demux.v:129.6-129.28"
  wire \syncfifo2_syncfifo2_re
  attribute \src "stream_demux.v:130.6-130.34"
  wire \syncfifo2_syncfifo2_readable
  attribute \src "stream_demux.v:127.6-127.28"
  wire \syncfifo2_syncfifo2_we
  attribute \src "stream_demux.v:128.6-128.34"
  wire \syncfifo2_syncfifo2_writable
  attribute \src "stream_demux.v:137.11-137.31"
  wire width 3 \syncfifo2_wrport_adr
  attribute \src "stream_demux.v:140.12-140.34"
  wire width 9 \syncfifo2_wrport_dat_w
  attribute \src "stream_demux.v:139.6-139.25"
  wire \syncfifo2_wrport_we
  attribute \init 3'000
  attribute \src "stream_demux.v:161.11-161.28"
  wire width 3 \syncfifo3_consume
  attribute \src "stream_demux.v:166.6-166.23"
  wire \syncfifo3_do_read
  attribute \src "stream_demux.v:170.6-170.27"
  wire \syncfifo3_fifo_in_eop
  attribute \src "stream_demux.v:169.12-169.42"
  wire width 8 \syncfifo3_fifo_in_payload_data
  attribute \src "stream_demux.v:172.6-172.28"
  wire \syncfifo3_fifo_out_eop
  attribute \src "stream_demux.v:171.12-171.43"
  wire width 8 \syncfifo3_fifo_out_payload_data
  attribute \init 4'0000
  attribute \src "stream_demux.v:158.11-158.26"
  wire width 4 \syncfifo3_level
  attribute \init 3'000
  attribute \src "stream_demux.v:160.11-160.28"
  wire width 3 \syncfifo3_produce
  attribute \src "stream_demux.v:167.12-167.32"
  wire width 3 \syncfifo3_rdport_adr
  attribute \src "stream_demux.v:168.12-168.34"
  wire width 9 \syncfifo3_rdport_dat_r
  attribute \src "stream_demux.v:159.5-159.22"
  wire \syncfifo3_replace
  attribute \src "stream_demux.v:149.6-149.24"
  wire \syncfifo3_sink_ack
  attribute \src "stream_demux.v:150.6-150.24"
  wire \syncfifo3_sink_eop
  attribute \src "stream_demux.v:151.12-151.39"
  wire width 8 \syncfifo3_sink_payload_data
  attribute \src "stream_demux.v:148.6-148.24"
  wire \syncfifo3_sink_stb
  attribute \src "stream_demux.v:156.12-156.35"
  wire width 9 \syncfifo3_syncfifo3_din
  attribute \src "stream_demux.v:157.12-157.36"
  wire width 9 \syncfifo3_syncfifo3_dout
  attribute \src "stream_demux.v:154.6-154.28"
  wire \syncfifo3_syncfifo3_re
  attribute \src "stream_demux.v:155.6-155.34"
  wire \syncfifo3_syncfifo3_readable
  attribute \src "stream_demux.v:152.6-152.28"
  wire \syncfifo3_syncfifo3_we
  attribute \src "stream_demux.v:153.6-153.34"
  wire \syncfifo3_syncfifo3_writable
  attribute \src "stream_demux.v:162.11-162.31"
  wire width 3 \syncfifo3_wrport_adr
  attribute \src "stream_demux.v:165.12-165.34"
  wire width 9 \syncfifo3_wrport_dat_w
  attribute \src "stream_demux.v:164.6-164.25"
  wire \syncfifo3_wrport_we
  attribute \src "stream_demux.v:23.8-23.15"
  wire input 21 \sys_clk
  attribute \src "stream_demux.v:24.8-24.15"
  wire input 22 \sys_rst
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2754
    connect \A \syncfifo1_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$2755
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2756
    connect \A \syncfifo0_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$2757
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2758
    connect \A \syncfifo2_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$2759
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2760
    connect \A \demux_sel [1]
    connect \Y $auto$rtlil.cc:2660:NotGate$2761
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2762
    connect \A \syncfifo3_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$2763
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2768
    connect \A \source_fifo_level [3]
    connect \Y $auto$rtlil.cc:2660:NotGate$2769
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2780
    connect \A \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$488.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2782
    connect \A \syncfifo0_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2784
    connect \A \syncfifo3_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$2785
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2786
    connect \A \syncfifo3_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$518.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2788
    connect \A \syncfifo1_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$494.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2794
    connect \A \syncfifo2_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$503.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2802
    connect \A \syncfifo3_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$515.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2804
    connect \A \syncfifo3_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.X [0]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2806
    connect \A \syncfifo2_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$2807
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2808
    connect \A \syncfifo2_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$509.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2810
    connect \A \source_fifo_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$482.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2812
    connect \A \source_fifo_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$2813
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2814
    connect \A \syncfifo1_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$500.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2816
    connect \A \syncfifo1_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$2817
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2818
    connect \A \syncfifo0_wrport_we
    connect \Y $auto$alumacc.cc:485:replace_alu$491.A [3]
  end
  cell $_NOT_ $auto$opt_expr.cc:613:replace_const_cells$2820
    connect \A \syncfifo0_do_read
    connect \Y $auto$rtlil.cc:2660:NotGate$2821
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$2998
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[5][0][0]$y$844
    connect \Q \storage_2[5]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$2999
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_payload_data [3:2] \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data [7:4] \demux_endpoint0_source_payload_data [1:0] }
    connect \EN $memory\storage_1$wren[0][0][0]$y$699
    connect \Q { \storage_1[0] [3:2] \storage_1[0] [8:4] \storage_1[0] [1:0] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [5] \sink_payload_data [0] \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [2] \sink_payload_data [6] \sink_payload_data [1] \sink_payload_data [3] }
    connect \EN $memory\storage$wren[2][0][0]$y$612
    connect \Q { \storage[2] [5] \storage[2] [0] \storage[2] [8:7] \storage[2] [4] \storage[2] [2] \storage[2] [6] \storage[2] [1] \storage[2] [3] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3001
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_payload_data [7:2] \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data [0] \demux_endpoint3_source_payload_data [1] }
    connect \EN $memory\storage_4$wren[1][0][0]$y$1022
    connect \Q { \storage_4[1] [7:2] \storage_4[1] [8] \storage_4[1] [0] \storage_4[1] [1] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3002
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$485.Y [2:1] $auto$alumacc.cc:485:replace_alu$485.X [0] }
    connect \EN \syncfifo0_wrport_we
    connect \Q \syncfifo0_produce
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3003
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$506.Y [2:1] $auto$alumacc.cc:485:replace_alu$506.X [0] }
    connect \EN \syncfifo2_do_read
    connect \Q \syncfifo2_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3004
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [7:2] \demux_endpoint1_source_payload_data [0] \demux_endpoint1_source_payload_data [1] }
    connect \EN $memory\storage_2$wren[0][0][0]$y$804
    connect \Q { \storage_2[0] [8:2] \storage_2[0] [0] \storage_2[0] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3005
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [0] \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [5] \sink_payload_data [6] \sink_payload_data [3:1] }
    connect \EN $memory\storage$wren[4][0][0]$y$628
    connect \Q { \storage[4] [0] \storage[4] [8:7] \storage[4] [4] \storage[4] [5] \storage[4] [6] \storage[4] [3:1] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3006
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$488.Y [2:1] $auto$alumacc.cc:485:replace_alu$488.X [0] }
    connect \EN \syncfifo0_do_read
    connect \Q \syncfifo0_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3007
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [5] \sink_payload_data [0] \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [6] \sink_payload_data [1] \sink_payload_data [2] \sink_payload_data [3] }
    connect \EN $memory\storage$wren[1][0][0]$y$602
    connect \Q { \storage[1] [5] \storage[1] [0] \storage[1] [8:7] \storage[1] [4] \storage[1] [6] \storage[1] [1] \storage[1] [2] \storage[1] [3] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3008
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data }
    connect \EN $memory\storage_4$wren[7][0][0]$y$1068
    connect \Q \storage_4[7]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3009
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[1][0][0]$y$707
    connect \Q \storage_1[1]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3010
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data [7:2] \demux_endpoint3_source_payload_data [0] \demux_endpoint3_source_payload_data [1] }
    connect \EN $memory\storage_4$wren[2][0][0]$y$1032
    connect \Q { \storage_4[2] [8:2] \storage_4[2] [0] \storage_4[2] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3011
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [0] \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [2] \sink_payload_data [3] \sink_payload_data [5] \sink_payload_data [6] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[7][0][0]$y$648
    connect \Q { \storage[7] [0] \storage[7] [8:7] \storage[7] [4] \storage[7] [2] \storage[7] [3] \storage[7] [5] \storage[7] [6] \storage[7] [1] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3012
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$479.Y [2:1] $auto$alumacc.cc:485:replace_alu$479.X [0] }
    connect \EN \source_fifo_do_read
    connect \Q \source_fifo_consume
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3013
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[4][0][0]$y$838
    connect \Q \storage_2[4]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3014
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [0] \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [5] \sink_payload_data [6] \sink_eop \sink_payload_data [1] \sink_payload_data [2] \sink_payload_data [3] }
    connect \EN $memory\storage$wren[0][0][0]$y$594
    connect \Q { \storage[0] [0] \storage[0] [7] \storage[0] [4] \storage[0] [5] \storage[0] [6] \storage[0] [8] \storage[0] [1] \storage[0] [2] \storage[0] [3] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3015
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [7:2] \demux_endpoint2_source_payload_data [0] \demux_endpoint2_source_payload_data [1] }
    connect \EN $memory\storage_3$wren[7][0][0]$y$963
    connect \Q { \storage_3[7] [8:2] \storage_3[7] [0] \storage_3[7] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3016
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [0] \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [1] \sink_payload_data [5] \sink_payload_data [3:2] \sink_payload_data [6] }
    connect \EN $memory\storage$wren[3][0][0]$y$618
    connect \Q { \storage[3] [0] \storage[3] [8:7] \storage[3] [4] \storage[3] [1] \storage[3] [5] \storage[3] [3:2] \storage[3] [6] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3017
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[2][0][0]$y$822
    connect \Q \storage_2[2]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3018
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data }
    connect \EN $memory\storage_4$wren[3][0][0]$y$1038
    connect \Q \storage_4[3]
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3019
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$509.Y [3:1] $auto$alumacc.cc:485:replace_alu$509.X [0] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$433
    connect \Q \syncfifo2_level
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3020
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data }
    connect \EN $memory\storage_3$wren[6][0][0]$y$957
    connect \Q \storage_3[6]
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3021
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$512.Y [2:1] $auto$alumacc.cc:485:replace_alu$512.X [0] }
    connect \EN \syncfifo3_wrport_we
    connect \Q \syncfifo3_produce
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3022
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[2][0][0]$y$717
    connect \Q \storage_1[2]
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3023
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$515.Y [2] $auto$alumacc.cc:485:replace_alu$515.X [0] $auto$alumacc.cc:485:replace_alu$515.Y [1] }
    connect \EN \syncfifo3_do_read
    connect \Q { \syncfifo3_consume [2] \syncfifo3_consume [0] \syncfifo3_consume [1] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3024
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$476.Y [2:1] $auto$alumacc.cc:485:replace_alu$476.X [0] }
    connect \EN \source_fifo_wrport_we
    connect \Q \source_fifo_produce
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3025
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data }
    connect \EN $memory\storage_4$wren[0][0][0]$y$1014
    connect \Q \storage_4[0]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3026
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[4][0][0]$y$733
    connect \Q \storage_1[4]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3027
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [5] \sink_payload_data [6] \sink_payload_data [2:0] \sink_payload_data [3] }
    connect \EN $memory\storage$wren[5][0][0]$y$634
    connect \Q { \storage[5] [8:7] \storage[5] [4] \storage[5] [5] \storage[5] [6] \storage[5] [2:0] \storage[5] [3] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3028
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data [7:2] \demux_endpoint3_source_payload_data [0] \demux_endpoint3_source_payload_data [1] }
    connect \EN $memory\storage_4$wren[4][0][0]$y$1048
    connect \Q { \storage_4[4] [8:2] \storage_4[4] [0] \storage_4[4] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3029
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_payload_data [7:6] \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [4:3] \demux_endpoint2_source_payload_data [5] \demux_endpoint2_source_payload_data [1:0] \demux_endpoint2_source_payload_data [2] }
    connect \EN $memory\storage_3$wren[1][0][0]$y$917
    connect \Q { \storage_3[1] [7:6] \storage_3[1] [8] \storage_3[1] [4:3] \storage_3[1] [5] \storage_3[1] [1:0] \storage_3[1] [2] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3030
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$497.Y [2] $auto$alumacc.cc:485:replace_alu$497.X [0] $auto$alumacc.cc:485:replace_alu$497.Y [1] }
    connect \EN \syncfifo1_do_read
    connect \Q { \syncfifo1_consume [2] \syncfifo1_consume [0] \syncfifo1_consume [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3031
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [7:2] \demux_endpoint2_source_payload_data [0] \demux_endpoint2_source_payload_data [1] }
    connect \EN $memory\storage_3$wren[5][0][0]$y$949
    connect \Q { \storage_3[5] [8:2] \storage_3[5] [0] \storage_3[5] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3032
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data [7:2] \demux_endpoint0_source_payload_data [0] \demux_endpoint0_source_payload_data [1] }
    connect \EN $memory\storage_1$wren[7][0][0]$y$753
    connect \Q { \storage_1[7] [8:2] \storage_1[7] [0] \storage_1[7] [1] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3033
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$491.Y [3:1] $auto$alumacc.cc:485:replace_alu$491.X [0] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$457
    connect \Q \syncfifo0_level
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3034
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$503.Y [2:1] $auto$alumacc.cc:485:replace_alu$503.X [0] }
    connect \EN \syncfifo2_wrport_we
    connect \Q \syncfifo2_produce
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3035
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
    connect \EN $memory\storage_1$wren[6][0][0]$y$747
    connect \Q \storage_1[6]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3036
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data [7:2] \demux_endpoint0_source_payload_data [0] \demux_endpoint0_source_payload_data [1] }
    connect \EN $memory\storage_1$wren[3][0][0]$y$723
    connect \Q { \storage_1[3] [8:2] \storage_1[3] [0] \storage_1[3] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3037
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [7:2] \demux_endpoint2_source_payload_data [0] \demux_endpoint2_source_payload_data [1] }
    connect \EN $memory\storage_3$wren[4][0][0]$y$943
    connect \Q { \storage_3[4] [8:2] \storage_3[4] [0] \storage_3[4] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3038
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
    connect \EN $memory\storage_2$wren[3][0][0]$y$828
    connect \Q \storage_2[3]
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3039
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [7:3] \demux_endpoint1_source_payload_data [0] \demux_endpoint1_source_payload_data [2:1] }
    connect \EN $memory\storage_2$wren[6][0][0]$y$852
    connect \Q { \storage_2[6] [8:3] \storage_2[6] [0] \storage_2[6] [2:1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3040
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_payload_data [4] \demux_endpoint2_source_payload_data [2] \demux_endpoint2_source_payload_data [6] \demux_endpoint2_source_payload_data [7] \demux_endpoint2_source_payload_data [3] \demux_endpoint2_source_payload_data [5] \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [0] \demux_endpoint2_source_payload_data [1] }
    connect \EN $memory\storage_3$wren[2][0][0]$y$927
    connect \Q { \storage_3[2] [4] \storage_3[2] [2] \storage_3[2] [6] \storage_3[2] [7] \storage_3[2] [3] \storage_3[2] [5] \storage_3[2] [8] \storage_3[2] [0] \storage_3[2] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3041
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [7:2] \demux_endpoint1_source_payload_data [0] \demux_endpoint1_source_payload_data [1] }
    connect \EN $memory\storage_2$wren[1][0][0]$y$812
    connect \Q { \storage_2[1] [8:2] \storage_2[1] [0] \storage_2[1] [1] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3042
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$518.Y [3:2] $auto$alumacc.cc:485:replace_alu$518.X [0] $auto$alumacc.cc:485:replace_alu$518.Y [1] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$421
    connect \Q { \syncfifo3_level [3:2] \syncfifo3_level [0] \syncfifo3_level [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3043
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_payload_data [4:0] \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data [5] \demux_endpoint3_source_payload_data [6] \demux_endpoint3_source_payload_data [7] }
    connect \EN $memory\storage_4$wren[5][0][0]$y$1054
    connect \Q { \storage_4[5] [4:0] \storage_4[5] [8] \storage_4[5] [5] \storage_4[5] [6] \storage_4[5] [7] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3044
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 2'00
    parameter \WIDTH 2
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$473.X [0] $auto$alumacc.cc:485:replace_alu$473.Y [1] }
    connect \EN \alloc_update
    connect \Q { \demux_sel [0] \demux_sel [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3045
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_payload_data [4] \demux_endpoint2_source_payload_data [5] \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [2] \demux_endpoint2_source_payload_data [7] \demux_endpoint2_source_payload_data [1] \demux_endpoint2_source_payload_data [3] \demux_endpoint2_source_payload_data [0] \demux_endpoint2_source_payload_data [6] }
    connect \EN $memory\storage_3$wren[3][0][0]$y$933
    connect \Q { \storage_3[3] [4] \storage_3[3] [5] \storage_3[3] [8] \storage_3[3] [2] \storage_3[3] [7] \storage_3[3] [1] \storage_3[3] [3] \storage_3[3] [0] \storage_3[3] [6] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3046
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint1_source_payload_data [2] \demux_endpoint1_source_payload_data [3] \demux_endpoint1_source_payload_data [5:4] \demux_endpoint1_source_payload_data [0] \demux_endpoint1_source_payload_data [6] \demux_endpoint1_source_payload_data [1] \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data [7] }
    connect \EN $memory\storage_2$wren[7][0][0]$y$858
    connect \Q { \storage_2[7] [2] \storage_2[7] [3] \storage_2[7] [5:4] \storage_2[7] [0] \storage_2[7] [6] \storage_2[7] [1] \storage_2[7] [8:7] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3047
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data [7:3] \demux_endpoint3_source_payload_data [1:0] \demux_endpoint3_source_payload_data [2] }
    connect \EN $memory\storage_4$wren[6][0][0]$y$1062
    connect \Q { \storage_4[6] [8:3] \storage_4[6] [1:0] \storage_4[6] [2] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3048
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data [7:2] \demux_endpoint0_source_payload_data [0] \demux_endpoint0_source_payload_data [1] }
    connect \EN $memory\storage_1$wren[5][0][0]$y$739
    connect \Q { \storage_1[5] [8:2] \storage_1[5] [0] \storage_1[5] [1] }
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3049
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \demux_endpoint2_source_payload_data [3:2] \demux_endpoint2_source_payload_data [4] \demux_endpoint2_source_payload_data [6:5] \demux_endpoint2_source_payload_data [7] \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data [1:0] }
    connect \EN $memory\storage_3$wren[0][0][0]$y$909
    connect \Q { \storage_3[0] [3:2] \storage_3[0] [4] \storage_3[0] [6:5] \storage_3[0] [7] \storage_3[0] [8] \storage_3[0] [1:0] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3050
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 3'000
    parameter \WIDTH 3
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$494.Y [2] $auto$alumacc.cc:485:replace_alu$494.X [0] $auto$alumacc.cc:485:replace_alu$494.Y [1] }
    connect \EN \syncfifo1_wrport_we
    connect \Q { \syncfifo1_produce [2] \syncfifo1_produce [0] \syncfifo1_produce [1] }
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3051
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$482.Y [3:2] $auto$alumacc.cc:485:replace_alu$482.X [0] $auto$alumacc.cc:485:replace_alu$482.Y [1] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$471
    connect \Q { \source_fifo_level [3:2] \source_fifo_level [0] \source_fifo_level [1] }
    connect \SRST \sys_rst
  end
  cell $dffe $auto$register.cc:102:replace_ff_groups$3052
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 9
    connect \CLK \sys_clk
    connect \D { \sink_payload_data [0] \sink_eop \sink_payload_data [7] \sink_payload_data [4] \sink_payload_data [5] \sink_payload_data [2] \sink_payload_data [3] \sink_payload_data [6] \sink_payload_data [1] }
    connect \EN $memory\storage$wren[6][0][0]$y$642
    connect \Q { \storage[6] [0] \storage[6] [8:7] \storage[6] [4] \storage[6] [5] \storage[6] [2] \storage[6] [3] \storage[6] [6] \storage[6] [1] }
  end
  attribute \src "stream_demux.v:424.1-521.4"
  cell $sdffe $auto$register.cc:102:replace_ff_groups$3053
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \SRST_POLARITY 1
    parameter \SRST_VALUE 4'0000
    parameter \WIDTH 4
    connect \CLK \sys_clk
    connect \D { $auto$alumacc.cc:485:replace_alu$500.Y [3:1] $auto$alumacc.cc:485:replace_alu$500.X [0] }
    connect \EN $auto$opt_dff.cc:220:make_patterns_logic$445
    connect \Q \syncfifo1_level
    connect \SRST \sys_rst
  end
  attribute \src "stream_demux.v:245.41-245.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1286
    connect \A \source_fifo_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$2769
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1284 [1]
  end
  attribute \src "stream_demux.v:245.41-245.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1288
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1284 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1284 [1]
    connect \Y \source_fifo_syncfifo_writable
  end
  attribute \src "stream_demux.v:246.41-246.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1291
    connect \A \source_fifo_level [0]
    connect \B \source_fifo_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1284 [0]
  end
  attribute \src "stream_demux.v:246.41-246.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1292
    connect \A \source_fifo_level [2]
    connect \B \source_fifo_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1290 [1]
  end
  attribute \src "stream_demux.v:246.41-246.66"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1294
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1284 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1290 [1]
    connect \Y \demux_sink_stb
  end
  attribute \src "stream_demux.v:325.40-325.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1313
    connect \A \syncfifo0_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$2757
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1311 [1]
  end
  attribute \src "stream_demux.v:325.40-325.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1315
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1311 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1311 [1]
    connect \Y \syncfifo0_syncfifo0_writable
  end
  attribute \src "stream_demux.v:326.40-326.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1318
    connect \A \syncfifo0_level [0]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1311 [0]
  end
  attribute \src "stream_demux.v:326.40-326.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1319
    connect \A \syncfifo0_level [2]
    connect \B \syncfifo0_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1317 [1]
  end
  attribute \src "stream_demux.v:326.40-326.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1321
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1311 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1317 [1]
    connect \Y \syncfifo0_syncfifo0_readable
  end
  attribute \src "stream_demux.v:357.40-357.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1335
    connect \A \syncfifo1_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$2755
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1333 [1]
  end
  attribute \src "stream_demux.v:357.40-357.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1337
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1333 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1333 [1]
    connect \Y \syncfifo1_syncfifo1_writable
  end
  attribute \src "stream_demux.v:358.40-358.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1339
    connect \A \syncfifo1_level [0]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1333 [0]
  end
  attribute \src "stream_demux.v:358.40-358.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1340
    connect \A \syncfifo1_level [2]
    connect \B \syncfifo1_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1338 [1]
  end
  attribute \src "stream_demux.v:358.40-358.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1342
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1333 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1338 [1]
    connect \Y \syncfifo1_syncfifo1_readable
  end
  attribute \src "stream_demux.v:389.40-389.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1357
    connect \A \syncfifo2_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$2759
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1355 [1]
  end
  attribute \src "stream_demux.v:389.40-389.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1359
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1355 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1355 [1]
    connect \Y \syncfifo2_syncfifo2_writable
  end
  attribute \src "stream_demux.v:390.40-390.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1361
    connect \A \syncfifo2_level [0]
    connect \B \syncfifo2_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1355 [0]
  end
  attribute \src "stream_demux.v:390.40-390.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1362
    connect \A \syncfifo2_level [2]
    connect \B \syncfifo2_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1360 [1]
  end
  attribute \src "stream_demux.v:390.40-390.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1364
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1355 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1360 [1]
    connect \Y \syncfifo2_syncfifo2_readable
  end
  attribute \src "stream_demux.v:421.40-421.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1387
    connect \A \syncfifo3_level [2]
    connect \B $auto$rtlil.cc:2660:NotGate$2763
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1385 [1]
  end
  attribute \src "stream_demux.v:421.40-421.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1389
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1385 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1385 [1]
    connect \Y \syncfifo3_syncfifo3_writable
  end
  attribute \src "stream_demux.v:422.40-422.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1391
    connect \A \syncfifo3_level [0]
    connect \B \syncfifo3_level [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1385 [0]
  end
  attribute \src "stream_demux.v:422.40-422.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1392
    connect \A \syncfifo3_level [2]
    connect \B \syncfifo3_level [3]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$1390 [1]
  end
  attribute \src "stream_demux.v:422.40-422.63"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1394
    connect \A $auto$simplemap.cc:117:simplemap_reduce$1385 [0]
    connect \B $auto$simplemap.cc:117:simplemap_reduce$1390 [1]
    connect \Y \syncfifo3_syncfifo3_readable
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1414
    connect \A \syncfifo3_wrport_we
    connect \B \syncfifo3_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$417
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1425
    connect \A $auto$alumacc.cc:485:replace_alu$518.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$2785
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$419
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$1441
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$417
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$419
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$421
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1463
    connect \A \syncfifo2_wrport_we
    connect \B \syncfifo2_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$429
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1490
    connect \A $auto$alumacc.cc:485:replace_alu$509.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$2807
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$431
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1931
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [0]
    connect \B $auto$rtlil.cc:2660:NotGate$2761
    connect \Y $auto$simplemap.cc:246:simplemap_eqne$1928
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1947
    connect \A \demux_sel [0]
    connect \B $auto$rtlil.cc:2660:NotGate$2761
    connect \Y $auto$simplemap.cc:246:simplemap_eqne$1944
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1957
    connect \A $auto$alumacc.cc:485:replace_alu$473.X [0]
    connect \B \demux_sel [1]
    connect \Y $auto$simplemap.cc:246:simplemap_eqne$1954
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$1973
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$429
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$431
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$433
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1979
    connect \A \syncfifo1_wrport_we
    connect \B \syncfifo1_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$441
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$1995
    connect \A $auto$alumacc.cc:485:replace_alu$500.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$2817
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$443
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$1999
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$469
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$467
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$471
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$2010
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$441
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$443
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$445
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2018
    connect \A $auto$alumacc.cc:485:replace_alu$482.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$2813
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$469
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2022
    connect \A \syncfifo0_wrport_we
    connect \B \syncfifo0_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$453
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2032
    connect \A \source_fifo_wrport_we
    connect \B \source_fifo_do_read
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$467
  end
  attribute \src 0'x
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2041
    connect \A $auto$alumacc.cc:485:replace_alu$491.A [3]
    connect \B $auto$rtlil.cc:2660:NotGate$2821
    connect \Y $auto$opt_dff.cc:195:make_patterns_logic$455
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:126:simplemap_reduce$2045
    connect \A $auto$opt_dff.cc:195:make_patterns_logic$453
    connect \B $auto$opt_dff.cc:195:make_patterns_logic$455
    connect \Y $auto$opt_dff.cc:220:make_patterns_logic$457
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2622
    connect \A $procmux$318.B_AND_S [0]
    connect \B $procmux$318.B_AND_S [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$2621
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:593.20-593.31"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2624
    connect \A $auto$simplemap.cc:117:simplemap_reduce$2621
    connect \B $procmux$318.B_AND_S [2]
    connect \Y $procmux$318.Y_B
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597.13-597.15"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2630
    connect \A $procmux$318.S [0]
    connect \B $procmux$318.S [1]
    connect \Y $auto$simplemap.cc:117:simplemap_reduce$2629
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597.13-597.15"
  cell $_OR_ $auto$simplemap.cc:126:simplemap_reduce$2632
    connect \A $auto$simplemap.cc:117:simplemap_reduce$2629
    connect \B $procmux$318.S [2]
    connect \Y $techmap$procmux$318.$reduce_or$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597$1934_Y
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_OR_ $auto$simplemap.cc:167:logic_reduce$1961
    connect \A \demux_sel [0]
    connect \B \demux_sel [1]
    connect \Y $auto$simplemap.cc:158:logic_reduce$1960
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1933
    connect \A $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y $procmux$318.S [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1949
    connect \A $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y $procmux$318.S [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1959
    connect \A $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y $procmux$318.S [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_NOT_ $auto$simplemap.cc:196:simplemap_lognot$1962
    connect \A $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y $procmux$322_CMP
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1366
    connect \A \storage_3[6] [0]
    connect \B \storage_3[7] [0]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1367
    connect \A \storage_3[6] [1]
    connect \B \storage_3[7] [1]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1368
    connect \A \storage_3[6] [2]
    connect \B \storage_3[7] [2]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1369
    connect \A \storage_3[6] [3]
    connect \B \storage_3[7] [3]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1370
    connect \A \storage_3[6] [4]
    connect \B \storage_3[7] [4]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1371
    connect \A \storage_3[6] [5]
    connect \B \storage_3[7] [5]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1372
    connect \A \storage_3[6] [6]
    connect \B \storage_3[7] [6]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1373
    connect \A \storage_3[6] [7]
    connect \B \storage_3[7] [7]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1374
    connect \A \storage_3[6] [8]
    connect \B \storage_3[7] [8]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$b$885 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1443
    connect \A \storage_3[4] [0]
    connect \B \storage_3[5] [0]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1444
    connect \A \storage_3[4] [1]
    connect \B \storage_3[5] [1]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1445
    connect \A \storage_3[4] [2]
    connect \B \storage_3[5] [2]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1446
    connect \A \storage_3[4] [3]
    connect \B \storage_3[5] [3]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1447
    connect \A \storage_3[4] [4]
    connect \B \storage_3[5] [4]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1448
    connect \A \storage_3[4] [5]
    connect \B \storage_3[5] [5]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1449
    connect \A \storage_3[4] [6]
    connect \B \storage_3[5] [6]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1450
    connect \A \storage_3[4] [7]
    connect \B \storage_3[5] [7]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1451
    connect \A \storage_3[4] [8]
    connect \B \storage_3[5] [8]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][1]$a$884 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1452
    connect \A \storage_2[6] [0]
    connect \B \storage_2[7] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1453
    connect \A \storage_2[6] [1]
    connect \B \storage_2[7] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1454
    connect \A \storage_2[6] [2]
    connect \B \storage_2[7] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1455
    connect \A \storage_2[6] [3]
    connect \B \storage_2[7] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1456
    connect \A \storage_2[6] [4]
    connect \B \storage_2[7] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1457
    connect \A \storage_2[6] [5]
    connect \B \storage_2[7] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1458
    connect \A \storage_2[6] [6]
    connect \B \storage_2[7] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1459
    connect \A \storage_2[6] [7]
    connect \B \storage_2[7] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1460
    connect \A \storage_2[6] [8]
    connect \B \storage_2[7] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$b$780 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1464
    connect \A \storage_2[4] [0]
    connect \B \storage_2[5] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1465
    connect \A \storage_2[4] [1]
    connect \B \storage_2[5] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1466
    connect \A \storage_2[4] [2]
    connect \B \storage_2[5] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1467
    connect \A \storage_2[4] [3]
    connect \B \storage_2[5] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1468
    connect \A \storage_2[4] [4]
    connect \B \storage_2[5] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1469
    connect \A \storage_2[4] [5]
    connect \B \storage_2[5] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1470
    connect \A \storage_2[4] [6]
    connect \B \storage_2[5] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1471
    connect \A \storage_2[4] [7]
    connect \B \storage_2[5] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1472
    connect \A \storage_2[4] [8]
    connect \B \storage_2[5] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][1]$a$779 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1474
    connect \A \storage_2[2] [0]
    connect \B \storage_2[3] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1475
    connect \A \storage_2[2] [1]
    connect \B \storage_2[3] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1476
    connect \A \storage_2[2] [2]
    connect \B \storage_2[3] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1477
    connect \A \storage_2[2] [3]
    connect \B \storage_2[3] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1478
    connect \A \storage_2[2] [4]
    connect \B \storage_2[3] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1479
    connect \A \storage_2[2] [5]
    connect \B \storage_2[3] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1480
    connect \A \storage_2[2] [6]
    connect \B \storage_2[3] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1481
    connect \A \storage_2[2] [7]
    connect \B \storage_2[3] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1482
    connect \A \storage_2[2] [8]
    connect \B \storage_2[3] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$b$777 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1492
    connect \A \storage_2[0] [0]
    connect \B \storage_2[1] [0]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1493
    connect \A \storage_2[0] [1]
    connect \B \storage_2[1] [1]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1494
    connect \A \storage_2[0] [2]
    connect \B \storage_2[1] [2]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1495
    connect \A \storage_2[0] [3]
    connect \B \storage_2[1] [3]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1496
    connect \A \storage_2[0] [4]
    connect \B \storage_2[1] [4]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1497
    connect \A \storage_2[0] [5]
    connect \B \storage_2[1] [5]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1498
    connect \A \storage_2[0] [6]
    connect \B \storage_2[1] [6]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1499
    connect \A \storage_2[0] [7]
    connect \B \storage_2[1] [7]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1500
    connect \A \storage_2[0] [8]
    connect \B \storage_2[1] [8]
    connect \S \syncfifo1_consume [0]
    connect \Y $memory\storage_2$rdmux[0][1][0]$a$776 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1501
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [0]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [0]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1502
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [1]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [1]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1503
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [2]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [2]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1504
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [3]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [3]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1505
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [4]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [4]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1506
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [5]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [5]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1507
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [6]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [6]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1508
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [7]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [7]
    connect \S \source_fifo_consume [2]
    connect \Y \source_fifo_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1509
    connect \A $memory\storage$rdmux[0][0][0]$a$563 [8]
    connect \B $memory\storage$rdmux[0][0][0]$b$564 [8]
    connect \S \source_fifo_consume [2]
    connect \Y \demux_sink_eop
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1511
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [0]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [0]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1512
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [1]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [1]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1513
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [2]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [2]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1514
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [3]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [3]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1515
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [4]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [4]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1516
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [5]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [5]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1517
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [6]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [6]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1518
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [7]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [7]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1519
    connect \A $memory\storage_2$rdmux[0][1][1]$a$779 [8]
    connect \B $memory\storage_2$rdmux[0][1][1]$b$780 [8]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$b$774 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1520
    connect \A \storage_3[2] [0]
    connect \B \storage_3[3] [0]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1521
    connect \A \storage_3[2] [1]
    connect \B \storage_3[3] [1]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1522
    connect \A \storage_3[2] [2]
    connect \B \storage_3[3] [2]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1523
    connect \A \storage_3[2] [3]
    connect \B \storage_3[3] [3]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1524
    connect \A \storage_3[2] [4]
    connect \B \storage_3[3] [4]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1525
    connect \A \storage_3[2] [5]
    connect \B \storage_3[3] [5]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1526
    connect \A \storage_3[2] [6]
    connect \B \storage_3[3] [6]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1527
    connect \A \storage_3[2] [7]
    connect \B \storage_3[3] [7]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1528
    connect \A \storage_3[2] [8]
    connect \B \storage_3[3] [8]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$b$882 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1529
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [0]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [0]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1530
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [1]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [1]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1531
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [2]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [2]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1532
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [3]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [3]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1533
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [4]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [4]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1534
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [5]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [5]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1535
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [6]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [6]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1536
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [7]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [7]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1537
    connect \A $memory\storage_2$rdmux[0][1][0]$a$776 [8]
    connect \B $memory\storage_2$rdmux[0][1][0]$b$777 [8]
    connect \S \syncfifo1_consume [1]
    connect \Y $memory\storage_2$rdmux[0][0][0]$a$773 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1549
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [0]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [0]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1550
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [1]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [1]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1551
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [2]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [2]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1552
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [3]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [3]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1553
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [4]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [4]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1554
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [5]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [5]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1555
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [6]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [6]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1556
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [7]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [7]
    connect \S \syncfifo1_consume [2]
    connect \Y \syncfifo1_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1557
    connect \A $memory\storage_2$rdmux[0][0][0]$a$773 [8]
    connect \B $memory\storage_2$rdmux[0][0][0]$b$774 [8]
    connect \S \syncfifo1_consume [2]
    connect \Y \source_eop_1
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1615
    connect \A \storage_3[0] [0]
    connect \B \storage_3[1] [0]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1616
    connect \A \storage_3[0] [1]
    connect \B \storage_3[1] [1]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1617
    connect \A \storage_3[0] [2]
    connect \B \storage_3[1] [2]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1618
    connect \A \storage_3[0] [3]
    connect \B \storage_3[1] [3]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1619
    connect \A \storage_3[0] [4]
    connect \B \storage_3[1] [4]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1620
    connect \A \storage_3[0] [5]
    connect \B \storage_3[1] [5]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1621
    connect \A \storage_3[0] [6]
    connect \B \storage_3[1] [6]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1622
    connect \A \storage_3[0] [7]
    connect \B \storage_3[1] [7]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1623
    connect \A \storage_3[0] [8]
    connect \B \storage_3[1] [8]
    connect \S \syncfifo2_consume [0]
    connect \Y $memory\storage_3$rdmux[0][1][0]$a$881 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1690
    connect \A \storage[6] [0]
    connect \B \storage[7] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1691
    connect \A \storage[6] [1]
    connect \B \storage[7] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1692
    connect \A \storage[6] [2]
    connect \B \storage[7] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1693
    connect \A \storage[6] [3]
    connect \B \storage[7] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1694
    connect \A \storage[6] [4]
    connect \B \storage[7] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1695
    connect \A \storage[6] [5]
    connect \B \storage[7] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1696
    connect \A \storage[6] [6]
    connect \B \storage[7] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1697
    connect \A \storage[6] [7]
    connect \B \storage[7] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1698
    connect \A \storage[6] [8]
    connect \B \storage[7] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$b$570 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1701
    connect \A \storage[4] [0]
    connect \B \storage[5] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1702
    connect \A \storage[4] [1]
    connect \B \storage[5] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1703
    connect \A \storage[4] [2]
    connect \B \storage[5] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1704
    connect \A \storage[4] [3]
    connect \B \storage[5] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1705
    connect \A \storage[4] [4]
    connect \B \storage[5] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1706
    connect \A \storage[4] [5]
    connect \B \storage[5] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1707
    connect \A \storage[4] [6]
    connect \B \storage[5] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1708
    connect \A \storage[4] [7]
    connect \B \storage[5] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1709
    connect \A \storage[4] [8]
    connect \B \storage[5] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][1]$a$569 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1712
    connect \A \storage[2] [0]
    connect \B \storage[3] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1713
    connect \A \storage[2] [1]
    connect \B \storage[3] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1714
    connect \A \storage[2] [2]
    connect \B \storage[3] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1715
    connect \A \storage[2] [3]
    connect \B \storage[3] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1716
    connect \A \storage[2] [4]
    connect \B \storage[3] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1717
    connect \A \storage[2] [5]
    connect \B \storage[3] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1718
    connect \A \storage[2] [6]
    connect \B \storage[3] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1719
    connect \A \storage[2] [7]
    connect \B \storage[3] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1720
    connect \A \storage[2] [8]
    connect \B \storage[3] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$b$567 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1734
    connect \A \storage[0] [0]
    connect \B \storage[1] [0]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1735
    connect \A \storage[0] [1]
    connect \B \storage[1] [1]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1736
    connect \A \storage[0] [2]
    connect \B \storage[1] [2]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1737
    connect \A \storage[0] [3]
    connect \B \storage[1] [3]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1738
    connect \A \storage[0] [4]
    connect \B \storage[1] [4]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1739
    connect \A \storage[0] [5]
    connect \B \storage[1] [5]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1740
    connect \A \storage[0] [6]
    connect \B \storage[1] [6]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1741
    connect \A \storage[0] [7]
    connect \B \storage[1] [7]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1742
    connect \A \storage[0] [8]
    connect \B \storage[1] [8]
    connect \S \source_fifo_consume [0]
    connect \Y $memory\storage$rdmux[0][1][0]$a$566 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1750
    connect \A \storage_1[6] [0]
    connect \B \storage_1[7] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1751
    connect \A \storage_1[6] [1]
    connect \B \storage_1[7] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1752
    connect \A \storage_1[6] [2]
    connect \B \storage_1[7] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1753
    connect \A \storage_1[6] [3]
    connect \B \storage_1[7] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1754
    connect \A \storage_1[6] [4]
    connect \B \storage_1[7] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1755
    connect \A \storage_1[6] [5]
    connect \B \storage_1[7] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1756
    connect \A \storage_1[6] [6]
    connect \B \storage_1[7] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1757
    connect \A \storage_1[6] [7]
    connect \B \storage_1[7] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1758
    connect \A \storage_1[6] [8]
    connect \B \storage_1[7] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$b$675 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1760
    connect \A \storage_1[4] [0]
    connect \B \storage_1[5] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1761
    connect \A \storage_1[4] [1]
    connect \B \storage_1[5] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1762
    connect \A \storage_1[4] [2]
    connect \B \storage_1[5] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1763
    connect \A \storage_1[4] [3]
    connect \B \storage_1[5] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1764
    connect \A \storage_1[4] [4]
    connect \B \storage_1[5] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1765
    connect \A \storage_1[4] [5]
    connect \B \storage_1[5] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1766
    connect \A \storage_1[4] [6]
    connect \B \storage_1[5] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1767
    connect \A \storage_1[4] [7]
    connect \B \storage_1[5] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1768
    connect \A \storage_1[4] [8]
    connect \B \storage_1[5] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][1]$a$674 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1769
    connect \A \storage_1[2] [0]
    connect \B \storage_1[3] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1770
    connect \A \storage_1[2] [1]
    connect \B \storage_1[3] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1771
    connect \A \storage_1[2] [2]
    connect \B \storage_1[3] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1772
    connect \A \storage_1[2] [3]
    connect \B \storage_1[3] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1773
    connect \A \storage_1[2] [4]
    connect \B \storage_1[3] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1774
    connect \A \storage_1[2] [5]
    connect \B \storage_1[3] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1775
    connect \A \storage_1[2] [6]
    connect \B \storage_1[3] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1776
    connect \A \storage_1[2] [7]
    connect \B \storage_1[3] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1777
    connect \A \storage_1[2] [8]
    connect \B \storage_1[3] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$b$672 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1778
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [0]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1779
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [1]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1780
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [2]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1781
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [3]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1782
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [4]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1783
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [5]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1784
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [6]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1785
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [7]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1786
    connect \A $memory\storage$rdmux[0][1][1]$a$569 [8]
    connect \B $memory\storage$rdmux[0][1][1]$b$570 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$b$564 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1787
    connect \A \storage_1[0] [0]
    connect \B \storage_1[1] [0]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1788
    connect \A \storage_1[0] [1]
    connect \B \storage_1[1] [1]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1789
    connect \A \storage_1[0] [2]
    connect \B \storage_1[1] [2]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1790
    connect \A \storage_1[0] [3]
    connect \B \storage_1[1] [3]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1791
    connect \A \storage_1[0] [4]
    connect \B \storage_1[1] [4]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1792
    connect \A \storage_1[0] [5]
    connect \B \storage_1[1] [5]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1793
    connect \A \storage_1[0] [6]
    connect \B \storage_1[1] [6]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1794
    connect \A \storage_1[0] [7]
    connect \B \storage_1[1] [7]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1795
    connect \A \storage_1[0] [8]
    connect \B \storage_1[1] [8]
    connect \S \syncfifo0_consume [0]
    connect \Y $memory\storage_1$rdmux[0][1][0]$a$671 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1796
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [0]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [0]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1797
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [1]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [1]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1798
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [2]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [2]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1799
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [3]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [3]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1800
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [4]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [4]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1801
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [5]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [5]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1802
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [6]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [6]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1803
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [7]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [7]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1804
    connect \A $memory\storage_1$rdmux[0][1][1]$a$674 [8]
    connect \B $memory\storage_1$rdmux[0][1][1]$b$675 [8]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$b$669 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1805
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [0]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [0]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1806
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [1]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [1]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1807
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [2]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [2]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1808
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [3]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [3]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1809
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [4]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [4]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1810
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [5]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [5]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1811
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [6]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [6]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1812
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [7]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [7]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1813
    connect \A $memory\storage_1$rdmux[0][1][0]$a$671 [8]
    connect \B $memory\storage_1$rdmux[0][1][0]$b$672 [8]
    connect \S \syncfifo0_consume [1]
    connect \Y $memory\storage_1$rdmux[0][0][0]$a$668 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1814
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [0]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [0]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1815
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [1]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [1]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1816
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [2]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [2]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1817
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [3]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [3]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1818
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [4]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [4]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1819
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [5]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [5]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1820
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [6]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [6]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1821
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [7]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [7]
    connect \S \syncfifo0_consume [2]
    connect \Y \syncfifo0_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1822
    connect \A $memory\storage_1$rdmux[0][0][0]$a$668 [8]
    connect \B $memory\storage_1$rdmux[0][0][0]$b$669 [8]
    connect \S \syncfifo0_consume [2]
    connect \Y \source_eop
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1832
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [0]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [0]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1833
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [1]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [1]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1834
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [2]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [2]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1835
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [3]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [3]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1836
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [4]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [4]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1837
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [5]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [5]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1838
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [6]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [6]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1839
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [7]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [7]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1840
    connect \A $memory\storage$rdmux[0][1][0]$a$566 [8]
    connect \B $memory\storage$rdmux[0][1][0]$b$567 [8]
    connect \S \source_fifo_consume [1]
    connect \Y $memory\storage$rdmux[0][0][0]$a$563 [8]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1964
    connect \A \source_fifo_rdport_dat_r [0]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1965
    connect \A \source_fifo_rdport_dat_r [1]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1966
    connect \A \source_fifo_rdport_dat_r [2]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1967
    connect \A \source_fifo_rdport_dat_r [3]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [3]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1968
    connect \A \source_fifo_rdport_dat_r [4]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [4]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1969
    connect \A \source_fifo_rdport_dat_r [5]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [5]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1970
    connect \A \source_fifo_rdport_dat_r [6]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [6]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1971
    connect \A \source_fifo_rdport_dat_r [7]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1928
    connect \Y \demux_endpoint3_source_payload_data [7]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1980
    connect \A \source_fifo_rdport_dat_r [0]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1981
    connect \A \source_fifo_rdport_dat_r [1]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1982
    connect \A \source_fifo_rdport_dat_r [2]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1983
    connect \A \source_fifo_rdport_dat_r [3]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [3]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1984
    connect \A \source_fifo_rdport_dat_r [4]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [4]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1985
    connect \A \source_fifo_rdport_dat_r [5]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [5]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1986
    connect \A \source_fifo_rdport_dat_r [6]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [6]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$1987
    connect \A \source_fifo_rdport_dat_r [7]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1944
    connect \Y \demux_endpoint2_source_payload_data [7]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2001
    connect \A \source_fifo_rdport_dat_r [0]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2002
    connect \A \source_fifo_rdport_dat_r [1]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2003
    connect \A \source_fifo_rdport_dat_r [2]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2004
    connect \A \source_fifo_rdport_dat_r [3]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [3]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2005
    connect \A \source_fifo_rdport_dat_r [4]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [4]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2006
    connect \A \source_fifo_rdport_dat_r [5]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [5]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2007
    connect \A \source_fifo_rdport_dat_r [6]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [6]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2008
    connect \A \source_fifo_rdport_dat_r [7]
    connect \B 1'0
    connect \S $auto$simplemap.cc:246:simplemap_eqne$1954
    connect \Y \demux_endpoint1_source_payload_data [7]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2023
    connect \A \source_fifo_rdport_dat_r [0]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [0]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2024
    connect \A \source_fifo_rdport_dat_r [1]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2025
    connect \A \source_fifo_rdport_dat_r [2]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2026
    connect \A \source_fifo_rdport_dat_r [3]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [3]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2027
    connect \A \source_fifo_rdport_dat_r [4]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [4]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2028
    connect \A \source_fifo_rdport_dat_r [5]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [5]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2029
    connect \A \source_fifo_rdport_dat_r [6]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [6]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2030
    connect \A \source_fifo_rdport_dat_r [7]
    connect \B 1'0
    connect \S $auto$simplemap.cc:158:logic_reduce$1960
    connect \Y \demux_endpoint0_source_payload_data [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2048
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [0]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [0]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2049
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [1]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [1]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2050
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [2]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [2]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2051
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [3]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [3]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2052
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [4]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [4]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2053
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [5]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [5]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2054
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [6]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [6]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2055
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [7]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [7]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2056
    connect \A $memory\storage_3$rdmux[0][1][1]$a$884 [8]
    connect \B $memory\storage_3$rdmux[0][1][1]$b$885 [8]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$b$879 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2057
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [0]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [0]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2058
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [1]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [1]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2059
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [2]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [2]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2060
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [3]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [3]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2061
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [4]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [4]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2062
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [5]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [5]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2063
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [6]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [6]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2064
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [7]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [7]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2065
    connect \A $memory\storage_3$rdmux[0][1][0]$a$881 [8]
    connect \B $memory\storage_3$rdmux[0][1][0]$b$882 [8]
    connect \S \syncfifo2_consume [1]
    connect \Y $memory\storage_3$rdmux[0][0][0]$a$878 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2066
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [0]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [0]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2067
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [1]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [1]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2068
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [2]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [2]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2069
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [3]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [3]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2070
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [4]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [4]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2071
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [5]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [5]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2072
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [6]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [6]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2073
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [7]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [7]
    connect \S \syncfifo2_consume [2]
    connect \Y \syncfifo2_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2074
    connect \A $memory\storage_3$rdmux[0][0][0]$a$878 [8]
    connect \B $memory\storage_3$rdmux[0][0][0]$b$879 [8]
    connect \S \syncfifo2_consume [2]
    connect \Y \source_eop_2
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2226
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [0]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [0]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2227
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [1]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [1]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2228
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [2]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [2]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2229
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [3]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [3]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2230
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [4]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [4]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2231
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [5]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [5]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2232
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [6]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [6]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2233
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [7]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [7]
    connect \S \syncfifo3_consume [2]
    connect \Y \syncfifo3_rdport_dat_r [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2234
    connect \A $memory\storage_4$rdmux[0][0][0]$a$983 [8]
    connect \B $memory\storage_4$rdmux[0][0][0]$b$984 [8]
    connect \S \syncfifo3_consume [2]
    connect \Y \source_eop_3
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2235
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [0]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [0]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2236
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [1]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [1]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2237
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [2]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [2]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2238
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [3]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [3]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2239
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [4]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [4]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2240
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [5]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [5]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2241
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [6]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [6]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2242
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [7]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [7]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2243
    connect \A $memory\storage_4$rdmux[0][1][0]$a$986 [8]
    connect \B $memory\storage_4$rdmux[0][1][0]$b$987 [8]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$a$983 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2244
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [0]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [0]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2245
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [1]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [1]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2246
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [2]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [2]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2247
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [3]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [3]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2248
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [4]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [4]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2249
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [5]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [5]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2250
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [6]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [6]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2251
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [7]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [7]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2252
    connect \A $memory\storage_4$rdmux[0][1][1]$a$989 [8]
    connect \B $memory\storage_4$rdmux[0][1][1]$b$990 [8]
    connect \S \syncfifo3_consume [1]
    connect \Y $memory\storage_4$rdmux[0][0][0]$b$984 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2253
    connect \A \storage_4[0] [0]
    connect \B \storage_4[1] [0]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2254
    connect \A \storage_4[0] [1]
    connect \B \storage_4[1] [1]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2255
    connect \A \storage_4[0] [2]
    connect \B \storage_4[1] [2]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2256
    connect \A \storage_4[0] [3]
    connect \B \storage_4[1] [3]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2257
    connect \A \storage_4[0] [4]
    connect \B \storage_4[1] [4]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2258
    connect \A \storage_4[0] [5]
    connect \B \storage_4[1] [5]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2259
    connect \A \storage_4[0] [6]
    connect \B \storage_4[1] [6]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2260
    connect \A \storage_4[0] [7]
    connect \B \storage_4[1] [7]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2261
    connect \A \storage_4[0] [8]
    connect \B \storage_4[1] [8]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$a$986 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2262
    connect \A \storage_4[2] [0]
    connect \B \storage_4[3] [0]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2263
    connect \A \storage_4[2] [1]
    connect \B \storage_4[3] [1]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2264
    connect \A \storage_4[2] [2]
    connect \B \storage_4[3] [2]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2265
    connect \A \storage_4[2] [3]
    connect \B \storage_4[3] [3]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2266
    connect \A \storage_4[2] [4]
    connect \B \storage_4[3] [4]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2267
    connect \A \storage_4[2] [5]
    connect \B \storage_4[3] [5]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2268
    connect \A \storage_4[2] [6]
    connect \B \storage_4[3] [6]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2269
    connect \A \storage_4[2] [7]
    connect \B \storage_4[3] [7]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2270
    connect \A \storage_4[2] [8]
    connect \B \storage_4[3] [8]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][0]$b$987 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2271
    connect \A \storage_4[4] [0]
    connect \B \storage_4[5] [0]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2272
    connect \A \storage_4[4] [1]
    connect \B \storage_4[5] [1]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2273
    connect \A \storage_4[4] [2]
    connect \B \storage_4[5] [2]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2274
    connect \A \storage_4[4] [3]
    connect \B \storage_4[5] [3]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2275
    connect \A \storage_4[4] [4]
    connect \B \storage_4[5] [4]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2276
    connect \A \storage_4[4] [5]
    connect \B \storage_4[5] [5]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2277
    connect \A \storage_4[4] [6]
    connect \B \storage_4[5] [6]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2278
    connect \A \storage_4[4] [7]
    connect \B \storage_4[5] [7]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2279
    connect \A \storage_4[4] [8]
    connect \B \storage_4[5] [8]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$a$989 [8]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2280
    connect \A \storage_4[6] [0]
    connect \B \storage_4[7] [0]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [0]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2281
    connect \A \storage_4[6] [1]
    connect \B \storage_4[7] [1]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [1]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2282
    connect \A \storage_4[6] [2]
    connect \B \storage_4[7] [2]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [2]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2283
    connect \A \storage_4[6] [3]
    connect \B \storage_4[7] [3]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [3]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2284
    connect \A \storage_4[6] [4]
    connect \B \storage_4[7] [4]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [4]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2285
    connect \A \storage_4[6] [5]
    connect \B \storage_4[7] [5]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [5]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2286
    connect \A \storage_4[6] [6]
    connect \B \storage_4[7] [6]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [6]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2287
    connect \A \storage_4[6] [7]
    connect \B \storage_4[7] [7]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [7]
  end
  attribute \src 0'x
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2288
    connect \A \storage_4[6] [8]
    connect \B \storage_4[7] [8]
    connect \S \syncfifo3_consume [0]
    connect \Y $memory\storage_4$rdmux[0][1][1]$b$990 [8]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597.13-597.25"
  cell $_MUX_ $auto$simplemap.cc:267:simplemap_mux$2628
    connect \A \syncfifo0_syncfifo0_writable
    connect \B $procmux$318.Y_B
    connect \S $techmap$procmux$318.$reduce_or$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:597$1934_Y
    connect \Y \demux_sink_ack
  end
  attribute \src "stream_demux.v:426.17-426.33|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2330
    connect \A \demux_sel [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.X [0]
  end
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2354
    connect \A \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.X [0]
  end
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2355
    connect \A \source_fifo_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$586
  end
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2356
    connect \A \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$588
  end
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2370
    connect \A \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$479.X [0]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2405
    connect \A \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.X [0]
  end
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2422
    connect \A \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$485.X [0]
  end
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2423
    connect \A \syncfifo0_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$691
  end
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2424
    connect \A \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$693
  end
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2476
    connect \A \syncfifo1_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$796
  end
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2477
    connect \A \syncfifo1_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$798
  end
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2491
    connect \A \syncfifo1_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$497.X [0]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2511
    connect \A \syncfifo1_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.X [0]
  end
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2529
    connect \A \syncfifo2_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$901
  end
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2530
    connect \A \syncfifo2_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$903
  end
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2544
    connect \A \syncfifo2_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$506.X [0]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2564
    connect \A \syncfifo2_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.X [0]
  end
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2581
    connect \A \syncfifo3_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$512.X [0]
  end
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2582
    connect \A \syncfifo3_produce [1]
    connect \Y $auto$rtlil.cc:2499:Eq$1006
  end
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:279.31-279.37"
  cell $_NOT_ $auto$simplemap.cc:38:simplemap_not$2583
    connect \A \syncfifo3_produce [2]
    connect \Y $auto$rtlil.cc:2499:Eq$1008
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1223
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$624
    connect \Y $auto$rtlil.cc:2491:And$632
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1269
    connect \A $auto$rtlil.cc:2491:And$856
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[7][0][0]$y$858
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1270
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$848
    connect \Y $auto$rtlil.cc:2491:And$856
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1271
    connect \A \syncfifo2_produce [0]
    connect \B $auto$rtlil.cc:2491:And$923
    connect \Y $auto$rtlil.cc:2491:And$931
  end
  attribute \src "stream_demux.v:208.21-208.52"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1272
    connect \A \demux_sink_stb
    connect \B \demux_sink_ack
    connect \Y \source_fifo_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1273
    connect \A $auto$rtlil.cc:2491:And$850
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[6][0][0]$y$852
  end
  attribute \src "stream_demux.v:241.33-241.112"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1274
    connect \A \sink_stb
    connect \B \source_fifo_syncfifo_writable
    connect \Y \source_fifo_wrport_we
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1275
    connect \A $auto$alumacc.cc:485:replace_alu$494.X [0]
    connect \B $auto$rtlil.cc:2491:And$848
    connect \Y $auto$rtlil.cc:2491:And$850
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1276
    connect \A $auto$rtlil.cc:2491:And$626
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[4][0][0]$y$628
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1289
    connect \A \syncfifo1_produce [1]
    connect \B \syncfifo1_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$848
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1295
    connect \A $auto$rtlil.cc:2491:And$931
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[3][0][0]$y$933
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1296
    connect \A $auto$rtlil.cc:2491:And$842
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[5][0][0]$y$844
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1297
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$834
    connect \Y $auto$rtlil.cc:2491:And$842
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1298
    connect \A $auto$rtlil.cc:2491:And$836
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[4][0][0]$y$838
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1299
    connect \A $auto$alumacc.cc:485:replace_alu$494.X [0]
    connect \B $auto$rtlil.cc:2491:And$834
    connect \Y $auto$rtlil.cc:2491:And$836
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1300
    connect \A $auto$rtlil.cc:2499:Eq$796
    connect \B \syncfifo1_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$834
  end
  attribute \src "stream_demux.v:321.31-321.106"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1302
    connect \A \syncfifo0_syncfifo0_we
    connect \B \syncfifo0_syncfifo0_writable
    connect \Y \syncfifo0_wrport_we
  end
  attribute \src "stream_demux.v:322.29-322.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1303
    connect \A \syncfifo0_syncfifo0_readable
    connect \B \source_ack
    connect \Y \syncfifo0_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1316
    connect \A $auto$rtlil.cc:2491:And$826
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[3][0][0]$y$828
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1322
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$818
    connect \Y $auto$rtlil.cc:2491:And$826
  end
  attribute \src "stream_demux.v:353.31-353.106"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1323
    connect \A \syncfifo1_syncfifo1_we
    connect \B \syncfifo1_syncfifo1_writable
    connect \Y \syncfifo1_wrport_we
  end
  attribute \src "stream_demux.v:354.29-354.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1324
    connect \A \syncfifo1_syncfifo1_readable
    connect \B \source_ack_1
    connect \Y \syncfifo1_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1325
    connect \A $auto$rtlil.cc:2491:And$820
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[2][0][0]$y$822
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1343
    connect \A $auto$alumacc.cc:485:replace_alu$494.X [0]
    connect \B $auto$rtlil.cc:2491:And$818
    connect \Y $auto$rtlil.cc:2491:And$820
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1344
    connect \A \syncfifo1_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$798
    connect \Y $auto$rtlil.cc:2491:And$818
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1345
    connect \A $auto$rtlil.cc:2491:And$925
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[2][0][0]$y$927
  end
  attribute \src "stream_demux.v:385.31-385.106"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1346
    connect \A \syncfifo2_syncfifo2_we
    connect \B \syncfifo2_syncfifo2_writable
    connect \Y \syncfifo2_wrport_we
  end
  attribute \src "stream_demux.v:386.29-386.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1347
    connect \A \syncfifo2_syncfifo2_readable
    connect \B \source_ack_2
    connect \Y \syncfifo2_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1365
    connect \A $auto$rtlil.cc:2491:And$810
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[1][0][0]$y$812
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1375
    connect \A \syncfifo1_produce [0]
    connect \B $auto$rtlil.cc:2491:And$800
    connect \Y $auto$rtlil.cc:2491:And$810
  end
  attribute \src "stream_demux.v:417.31-417.106"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1376
    connect \A \syncfifo3_syncfifo3_we
    connect \B \syncfifo3_syncfifo3_writable
    connect \Y \syncfifo3_wrport_we
  end
  attribute \src "stream_demux.v:418.29-418.82"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1377
    connect \A \syncfifo3_syncfifo3_readable
    connect \B \source_ack_3
    connect \Y \syncfifo3_do_read
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1405
    connect \A $auto$alumacc.cc:485:replace_alu$503.X [0]
    connect \B $auto$rtlil.cc:2491:And$923
    connect \Y $auto$rtlil.cc:2491:And$925
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1406
    connect \A $auto$rtlil.cc:2491:And$802
    connect \B \syncfifo1_wrport_we
    connect \Y $memory\storage_2$wren[0][0][0]$y$804
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1412
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [0]
    connect \B $auto$rtlil.cc:2491:And$624
    connect \Y $auto$rtlil.cc:2491:And$626
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1415
    connect \A \syncfifo2_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$903
    connect \Y $auto$rtlil.cc:2491:And$923
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1416
    connect \A $auto$alumacc.cc:485:replace_alu$494.X [0]
    connect \B $auto$rtlil.cc:2491:And$800
    connect \Y $auto$rtlil.cc:2491:And$802
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1417
    connect \A $auto$rtlil.cc:2499:Eq$796
    connect \B $auto$rtlil.cc:2499:Eq$798
    connect \Y $auto$rtlil.cc:2491:And$800
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1418
    connect \A $auto$rtlil.cc:2499:Eq$586
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$624
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1437
    connect \A $auto$rtlil.cc:2491:And$915
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[1][0][0]$y$917
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1442
    connect \A \syncfifo2_produce [0]
    connect \B $auto$rtlil.cc:2491:And$905
    connect \Y $auto$rtlil.cc:2491:And$915
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1473
    connect \A $auto$rtlil.cc:2491:And$907
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[0][0][0]$y$909
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1483
    connect \A $auto$rtlil.cc:2491:And$616
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[3][0][0]$y$618
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1491
    connect \A $auto$alumacc.cc:485:replace_alu$503.X [0]
    connect \B $auto$rtlil.cc:2491:And$905
    connect \Y $auto$rtlil.cc:2491:And$907
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1510
    connect \A $auto$rtlil.cc:2499:Eq$901
    connect \B \syncfifo2_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$939
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1538
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$729
    connect \Y $auto$rtlil.cc:2491:And$737
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1539
    connect \A $auto$alumacc.cc:485:replace_alu$503.X [0]
    connect \B $auto$rtlil.cc:2491:And$939
    connect \Y $auto$rtlil.cc:2491:And$941
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1567
    connect \A $auto$rtlil.cc:2491:And$941
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[4][0][0]$y$943
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1596
    connect \A $auto$rtlil.cc:2491:And$592
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[0][0][0]$y$594
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1633
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [0]
    connect \B $auto$rtlil.cc:2491:And$590
    connect \Y $auto$rtlil.cc:2491:And$592
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1634
    connect \A \syncfifo2_produce [0]
    connect \B $auto$rtlil.cc:2491:And$939
    connect \Y $auto$rtlil.cc:2491:And$947
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1662
    connect \A $auto$rtlil.cc:2499:Eq$586
    connect \B $auto$rtlil.cc:2499:Eq$588
    connect \Y $auto$rtlil.cc:2491:And$590
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1663
    connect \A $auto$rtlil.cc:2491:And$947
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[5][0][0]$y$949
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1673
    connect \A \syncfifo2_produce [1]
    connect \B \syncfifo2_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$953
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1674
    connect \A $auto$rtlil.cc:2491:And$751
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[7][0][0]$y$753
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1675
    connect \A $auto$alumacc.cc:485:replace_alu$503.X [0]
    connect \B $auto$rtlil.cc:2491:And$953
    connect \Y $auto$rtlil.cc:2491:And$955
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1676
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$743
    connect \Y $auto$rtlil.cc:2491:And$751
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1677
    connect \A $auto$rtlil.cc:2491:And$955
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[6][0][0]$y$957
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1678
    connect \A $auto$rtlil.cc:2491:And$745
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[6][0][0]$y$747
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1679
    connect \A \syncfifo2_produce [0]
    connect \B $auto$rtlil.cc:2491:And$953
    connect \Y $auto$rtlil.cc:2491:And$961
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1680
    connect \A $auto$alumacc.cc:485:replace_alu$485.X [0]
    connect \B $auto$rtlil.cc:2491:And$743
    connect \Y $auto$rtlil.cc:2491:And$745
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1681
    connect \A $auto$rtlil.cc:2491:And$961
    connect \B \syncfifo2_wrport_we
    connect \Y $memory\storage_3$wren[7][0][0]$y$963
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1682
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$743
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1683
    connect \A $auto$rtlil.cc:2491:And$737
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[5][0][0]$y$739
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1684
    connect \A $auto$rtlil.cc:2491:And$731
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[4][0][0]$y$733
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1686
    connect \A $auto$alumacc.cc:485:replace_alu$485.X [0]
    connect \B $auto$rtlil.cc:2491:And$729
    connect \Y $auto$rtlil.cc:2491:And$731
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1687
    connect \A $auto$rtlil.cc:2499:Eq$691
    connect \B \syncfifo0_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$729
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1689
    connect \A $auto$rtlil.cc:2491:And$721
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[3][0][0]$y$723
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1699
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$713
    connect \Y $auto$rtlil.cc:2491:And$721
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1700
    connect \A $auto$rtlil.cc:2491:And$715
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[2][0][0]$y$717
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1710
    connect \A $auto$alumacc.cc:485:replace_alu$485.X [0]
    connect \B $auto$rtlil.cc:2491:And$713
    connect \Y $auto$rtlil.cc:2491:And$715
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1711
    connect \A \syncfifo0_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$693
    connect \Y $auto$rtlil.cc:2491:And$713
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1721
    connect \A $auto$rtlil.cc:2491:And$705
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[1][0][0]$y$707
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1722
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [0]
    connect \B $auto$rtlil.cc:2491:And$608
    connect \Y $auto$rtlil.cc:2491:And$610
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1723
    connect \A \syncfifo0_produce [0]
    connect \B $auto$rtlil.cc:2491:And$695
    connect \Y $auto$rtlil.cc:2491:And$705
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1724
    connect \A \source_fifo_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$588
    connect \Y $auto$rtlil.cc:2491:And$608
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1743
    connect \A $auto$rtlil.cc:2491:And$697
    connect \B \syncfifo0_wrport_we
    connect \Y $memory\storage_1$wren[0][0][0]$y$699
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1744
    connect \A $auto$alumacc.cc:485:replace_alu$485.X [0]
    connect \B $auto$rtlil.cc:2491:And$695
    connect \Y $auto$rtlil.cc:2491:And$697
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1745
    connect \A $auto$rtlil.cc:2499:Eq$691
    connect \B $auto$rtlil.cc:2499:Eq$693
    connect \Y $auto$rtlil.cc:2491:And$695
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1748
    connect \A $auto$rtlil.cc:2491:And$600
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[1][0][0]$y$602
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1759
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$590
    connect \Y $auto$rtlil.cc:2491:And$600
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1904
    connect \A $auto$rtlil.cc:2499:Eq$901
    connect \B $auto$rtlil.cc:2499:Eq$903
    connect \Y $auto$rtlil.cc:2491:And$905
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1963
    connect \A $auto$rtlil.cc:2491:And$646
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[7][0][0]$y$648
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1974
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$608
    connect \Y $auto$rtlil.cc:2491:And$616
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1975
    connect \A $procmux$318.S [0]
    connect \B \demux_sink_eop
    connect \Y \demux_endpoint3_source_eop
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1976
    connect \A \source_fifo_produce [0]
    connect \B $auto$rtlil.cc:2491:And$638
    connect \Y $auto$rtlil.cc:2491:And$646
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1977
    connect \A $procmux$318.S [0]
    connect \B \demux_sink_stb
    connect \Y \syncfifo3_syncfifo3_we
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1988
    connect \A $procmux$318.S [1]
    connect \B \demux_sink_eop
    connect \Y \demux_endpoint2_source_eop
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1996
    connect \A $auto$rtlil.cc:2491:And$610
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[2][0][0]$y$612
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$1997
    connect \A $procmux$318.S [1]
    connect \B \demux_sink_stb
    connect \Y \syncfifo2_syncfifo2_we
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2000
    connect \A $auto$rtlil.cc:2491:And$640
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[6][0][0]$y$642
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2011
    connect \A $procmux$318.S [2]
    connect \B \demux_sink_eop
    connect \Y \demux_endpoint1_source_eop
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2019
    connect \A $auto$alumacc.cc:485:replace_alu$476.X [0]
    connect \B $auto$rtlil.cc:2491:And$638
    connect \Y $auto$rtlil.cc:2491:And$640
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2020
    connect \A $procmux$318.S [2]
    connect \B \demux_sink_stb
    connect \Y \syncfifo1_syncfifo1_we
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2033
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$638
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2034
    connect \A $procmux$322_CMP
    connect \B \demux_sink_eop
    connect \Y \demux_endpoint0_source_eop
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2042
    connect \A $procmux$322_CMP
    connect \B \demux_sink_stb
    connect \Y \syncfifo0_syncfifo0_we
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2046
    connect \A $auto$rtlil.cc:2491:And$632
    connect \B \source_fifo_wrport_we
    connect \Y $memory\storage$wren[5][0][0]$y$634
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:206.2-210.9"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2047
    connect \A $procmux$318.S [0]
    connect \B \source_fifo_do_read
    connect \Y \alloc_update
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2292
    connect \A $auto$rtlil.cc:2499:Eq$1006
    connect \B $auto$rtlil.cc:2499:Eq$1008
    connect \Y $auto$rtlil.cc:2491:And$1010
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2293
    connect \A $auto$alumacc.cc:485:replace_alu$512.X [0]
    connect \B $auto$rtlil.cc:2491:And$1010
    connect \Y $auto$rtlil.cc:2491:And$1012
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2294
    connect \A $auto$rtlil.cc:2491:And$1012
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[0][0][0]$y$1014
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2296
    connect \A \syncfifo3_produce [0]
    connect \B $auto$rtlil.cc:2491:And$1010
    connect \Y $auto$rtlil.cc:2491:And$1020
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2297
    connect \A $auto$rtlil.cc:2491:And$1020
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[1][0][0]$y$1022
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2298
    connect \A \syncfifo3_produce [1]
    connect \B $auto$rtlil.cc:2499:Eq$1008
    connect \Y $auto$rtlil.cc:2491:And$1028
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2299
    connect \A $auto$alumacc.cc:485:replace_alu$512.X [0]
    connect \B $auto$rtlil.cc:2491:And$1028
    connect \Y $auto$rtlil.cc:2491:And$1030
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2300
    connect \A $auto$rtlil.cc:2491:And$1030
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[2][0][0]$y$1032
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2301
    connect \A \syncfifo3_produce [0]
    connect \B $auto$rtlil.cc:2491:And$1028
    connect \Y $auto$rtlil.cc:2491:And$1036
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2302
    connect \A $auto$rtlil.cc:2491:And$1036
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[3][0][0]$y$1038
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2303
    connect \A $auto$rtlil.cc:2499:Eq$1006
    connect \B \syncfifo3_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$1044
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2304
    connect \A $auto$alumacc.cc:485:replace_alu$512.X [0]
    connect \B $auto$rtlil.cc:2491:And$1044
    connect \Y $auto$rtlil.cc:2491:And$1046
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2305
    connect \A $auto$rtlil.cc:2491:And$1046
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[4][0][0]$y$1048
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2306
    connect \A \syncfifo3_produce [0]
    connect \B $auto$rtlil.cc:2491:And$1044
    connect \Y $auto$rtlil.cc:2491:And$1052
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2307
    connect \A $auto$rtlil.cc:2491:And$1052
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[5][0][0]$y$1054
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2308
    connect \A \syncfifo3_produce [1]
    connect \B \syncfifo3_produce [2]
    connect \Y $auto$rtlil.cc:2491:And$1058
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2309
    connect \A $auto$alumacc.cc:485:replace_alu$512.X [0]
    connect \B $auto$rtlil.cc:2491:And$1058
    connect \Y $auto$rtlil.cc:2491:And$1060
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2310
    connect \A $auto$rtlil.cc:2491:And$1060
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[6][0][0]$y$1062
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2311
    connect \A \syncfifo3_produce [0]
    connect \B $auto$rtlil.cc:2491:And$1058
    connect \Y $auto$rtlil.cc:2491:And$1066
  end
  attribute \src 0'x
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2312
    connect \A $auto$rtlil.cc:2491:And$1066
    connect \B \syncfifo3_wrport_we
    connect \Y $memory\storage_4$wren[7][0][0]$y$1068
  end
  attribute \src "stream_demux.v:426.17-426.33|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2316
    connect \A \demux_sel [1]
    connect \B \demux_sel [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$473.Y [1]
  end
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2333
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.Y [1]
  end
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2334
    connect \A \source_fifo_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$476.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.Y [2]
  end
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2358
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$479.Y [1]
  end
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2359
    connect \A \source_fifo_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$479.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$479.Y [2]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2374
    connect \A $auto$alumacc.cc:485:replace_alu$482.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.Y [1]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2375
    connect \A $auto$alumacc.cc:485:replace_alu$482.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$482.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.Y [2]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2376
    connect \A $auto$alumacc.cc:485:replace_alu$482.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$482.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.Y [3]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2379
    connect \A $auto$alumacc.cc:485:replace_alu$482.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.X [1]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2380
    connect \A $auto$alumacc.cc:485:replace_alu$482.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.X [2]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2381
    connect \A $auto$alumacc.cc:485:replace_alu$482.A [3]
    connect \B \source_fifo_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.X [3]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2383
    connect \A $auto$alumacc.cc:485:replace_alu$482.A [3]
    connect \B \source_fifo_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.lcu.G [1]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2384
    connect \A $auto$alumacc.cc:485:replace_alu$482.A [3]
    connect \B \source_fifo_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$482.lcu.G [2]
  end
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2410
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$485.Y [1]
  end
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2411
    connect \A \syncfifo0_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$485.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$485.Y [2]
  end
  attribute \src "stream_demux.v:447.25-447.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2426
    connect \A \syncfifo0_consume [1]
    connect \B \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$488.Y [1]
  end
  attribute \src "stream_demux.v:447.25-447.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2427
    connect \A \syncfifo0_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$488.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$488.Y [2]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2442
    connect \A $auto$alumacc.cc:485:replace_alu$491.X [1]
    connect \B \syncfifo0_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.Y [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2443
    connect \A $auto$alumacc.cc:485:replace_alu$491.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$491.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.Y [2]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2444
    connect \A $auto$alumacc.cc:485:replace_alu$491.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$491.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.Y [3]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2447
    connect \A $auto$alumacc.cc:485:replace_alu$491.A [3]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.X [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2448
    connect \A $auto$alumacc.cc:485:replace_alu$491.A [3]
    connect \B \syncfifo0_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.X [2]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2449
    connect \A $auto$alumacc.cc:485:replace_alu$491.A [3]
    connect \B \syncfifo0_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.X [3]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2451
    connect \A $auto$alumacc.cc:485:replace_alu$491.A [3]
    connect \B \syncfifo0_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.lcu.G [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2452
    connect \A $auto$alumacc.cc:485:replace_alu$491.A [3]
    connect \B \syncfifo0_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$491.lcu.G [2]
  end
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2463
    connect \A \syncfifo1_produce [1]
    connect \B \syncfifo1_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$494.Y [1]
  end
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2464
    connect \A \syncfifo1_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$494.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$494.Y [2]
  end
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2479
    connect \A \syncfifo1_consume [1]
    connect \B \syncfifo1_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$497.Y [1]
  end
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2480
    connect \A \syncfifo1_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$497.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$497.Y [2]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2495
    connect \A $auto$alumacc.cc:485:replace_alu$500.X [1]
    connect \B \syncfifo1_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.Y [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2496
    connect \A $auto$alumacc.cc:485:replace_alu$500.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$500.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.Y [2]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2497
    connect \A $auto$alumacc.cc:485:replace_alu$500.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$500.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.Y [3]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2500
    connect \A $auto$alumacc.cc:485:replace_alu$500.A [3]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.X [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2501
    connect \A $auto$alumacc.cc:485:replace_alu$500.A [3]
    connect \B \syncfifo1_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.X [2]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2502
    connect \A $auto$alumacc.cc:485:replace_alu$500.A [3]
    connect \B \syncfifo1_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.X [3]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2504
    connect \A $auto$alumacc.cc:485:replace_alu$500.A [3]
    connect \B \syncfifo1_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.lcu.G [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2505
    connect \A $auto$alumacc.cc:485:replace_alu$500.A [3]
    connect \B \syncfifo1_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$500.lcu.G [2]
  end
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2516
    connect \A \syncfifo2_produce [1]
    connect \B \syncfifo2_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$503.Y [1]
  end
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2517
    connect \A \syncfifo2_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$503.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$503.Y [2]
  end
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2532
    connect \A \syncfifo2_consume [1]
    connect \B \syncfifo2_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$506.Y [1]
  end
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2533
    connect \A \syncfifo2_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$506.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$506.Y [2]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2548
    connect \A $auto$alumacc.cc:485:replace_alu$509.X [1]
    connect \B \syncfifo2_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.Y [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2549
    connect \A $auto$alumacc.cc:485:replace_alu$509.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$509.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.Y [2]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2550
    connect \A $auto$alumacc.cc:485:replace_alu$509.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$509.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.Y [3]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2553
    connect \A $auto$alumacc.cc:485:replace_alu$509.A [3]
    connect \B \syncfifo2_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.X [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2554
    connect \A $auto$alumacc.cc:485:replace_alu$509.A [3]
    connect \B \syncfifo2_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.X [2]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2555
    connect \A $auto$alumacc.cc:485:replace_alu$509.A [3]
    connect \B \syncfifo2_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.X [3]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2557
    connect \A $auto$alumacc.cc:485:replace_alu$509.A [3]
    connect \B \syncfifo2_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.lcu.G [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2558
    connect \A $auto$alumacc.cc:485:replace_alu$509.A [3]
    connect \B \syncfifo2_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$509.lcu.G [2]
  end
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2569
    connect \A \syncfifo3_produce [1]
    connect \B \syncfifo3_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$512.Y [1]
  end
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2570
    connect \A \syncfifo3_produce [2]
    connect \B $auto$alumacc.cc:485:replace_alu$512.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$512.Y [2]
  end
  attribute \src "stream_demux.v:492.25-492.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2585
    connect \A \syncfifo3_consume [1]
    connect \B \syncfifo3_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$515.Y [1]
  end
  attribute \src "stream_demux.v:492.25-492.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2586
    connect \A \syncfifo3_consume [2]
    connect \B $auto$alumacc.cc:485:replace_alu$515.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$515.Y [2]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2601
    connect \A $auto$alumacc.cc:485:replace_alu$518.X [1]
    connect \B \syncfifo3_level [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.Y [1]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2602
    connect \A $auto$alumacc.cc:485:replace_alu$518.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$518.CO [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.Y [2]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:289.13-289.25"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2603
    connect \A $auto$alumacc.cc:485:replace_alu$518.X [3]
    connect \B $auto$alumacc.cc:485:replace_alu$518.CO [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.Y [3]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2606
    connect \A $auto$alumacc.cc:485:replace_alu$518.A [3]
    connect \B \syncfifo3_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.X [1]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2607
    connect \A $auto$alumacc.cc:485:replace_alu$518.A [3]
    connect \B \syncfifo3_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.X [2]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:288.13-288.20"
  cell $_XOR_ $auto$simplemap.cc:75:simplemap_bitop$2608
    connect \A $auto$alumacc.cc:485:replace_alu$518.A [3]
    connect \B \syncfifo3_level [3]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.X [3]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2610
    connect \A $auto$alumacc.cc:485:replace_alu$518.A [3]
    connect \B \syncfifo3_level [1]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.lcu.G [1]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.42-286.49"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2611
    connect \A $auto$alumacc.cc:485:replace_alu$518.A [3]
    connect \B \syncfifo3_level [2]
    connect \Y $auto$alumacc.cc:485:replace_alu$518.lcu.G [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2625
    connect \A \syncfifo1_syncfifo1_writable
    connect \B $procmux$318.S [2]
    connect \Y $procmux$318.B_AND_S [2]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2626
    connect \A \syncfifo2_syncfifo2_writable
    connect \B $procmux$318.S [1]
    connect \Y $procmux$318.B_AND_S [1]
  end
  attribute \src "stream_demux.v:0.0-0.0|stream_demux.v:265.2-290.9|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:585.44-585.84"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2627
    connect \A \syncfifo3_syncfifo3_writable
    connect \B $procmux$318.S [0]
    connect \Y $procmux$318.B_AND_S [0]
  end
  attribute \src "stream_demux.v:429.27-429.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2638
    connect \A \source_fifo_produce [1]
    connect \B \source_fifo_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$476.CO [1]
  end
  attribute \src "stream_demux.v:432.27-432.53|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2644
    connect \A \source_fifo_consume [1]
    connect \B \source_fifo_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$479.CO [1]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2650
    connect \A $auto$alumacc.cc:485:replace_alu$482.X [1]
    connect \B \source_fifo_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$482.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2654
    connect \A $auto$alumacc.cc:485:replace_alu$482.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$482.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$482.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2656
    connect \A $auto$alumacc.cc:485:replace_alu$482.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$482.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$482.CO [1]
  end
  attribute \src "stream_demux.v:436.26-436.50|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2659
    connect \A $auto$alumacc.cc:485:replace_alu$482.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$482.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$482.CO [2]
  end
  attribute \src "stream_demux.v:444.25-444.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2661
    connect \A \syncfifo0_produce [1]
    connect \B \syncfifo0_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$485.CO [1]
  end
  attribute \src "stream_demux.v:447.25-447.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2667
    connect \A \syncfifo0_consume [1]
    connect \B \syncfifo0_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$488.CO [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2673
    connect \A $auto$alumacc.cc:485:replace_alu$491.X [1]
    connect \B \syncfifo0_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$491.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2677
    connect \A $auto$alumacc.cc:485:replace_alu$491.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$491.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$491.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2679
    connect \A $auto$alumacc.cc:485:replace_alu$491.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$491.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$491.CO [1]
  end
  attribute \src "stream_demux.v:451.24-451.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2682
    connect \A $auto$alumacc.cc:485:replace_alu$491.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$491.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$491.CO [2]
  end
  attribute \src "stream_demux.v:459.25-459.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2684
    connect \A \syncfifo1_produce [1]
    connect \B \syncfifo1_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$494.CO [1]
  end
  attribute \src "stream_demux.v:462.25-462.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2690
    connect \A \syncfifo1_consume [1]
    connect \B \syncfifo1_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$497.CO [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2696
    connect \A $auto$alumacc.cc:485:replace_alu$500.X [1]
    connect \B \syncfifo1_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$500.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2700
    connect \A $auto$alumacc.cc:485:replace_alu$500.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$500.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$500.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2702
    connect \A $auto$alumacc.cc:485:replace_alu$500.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$500.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$500.CO [1]
  end
  attribute \src "stream_demux.v:466.24-466.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2705
    connect \A $auto$alumacc.cc:485:replace_alu$500.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$500.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$500.CO [2]
  end
  attribute \src "stream_demux.v:474.25-474.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2707
    connect \A \syncfifo2_produce [1]
    connect \B \syncfifo2_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$503.CO [1]
  end
  attribute \src "stream_demux.v:477.25-477.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2713
    connect \A \syncfifo2_consume [1]
    connect \B \syncfifo2_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$506.CO [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2719
    connect \A $auto$alumacc.cc:485:replace_alu$509.X [1]
    connect \B \syncfifo2_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$509.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2723
    connect \A $auto$alumacc.cc:485:replace_alu$509.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$509.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$509.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2725
    connect \A $auto$alumacc.cc:485:replace_alu$509.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$509.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$509.CO [1]
  end
  attribute \src "stream_demux.v:481.24-481.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2728
    connect \A $auto$alumacc.cc:485:replace_alu$509.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$509.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$509.CO [2]
  end
  attribute \src "stream_demux.v:489.25-489.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2730
    connect \A \syncfifo3_produce [1]
    connect \B \syncfifo3_produce [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$512.CO [1]
  end
  attribute \src "stream_demux.v:492.25-492.49|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2736
    connect \A \syncfifo3_consume [1]
    connect \B \syncfifo3_consume [0]
    connect \Y $auto$alumacc.cc:485:replace_alu$515.CO [1]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.19-240.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2742
    connect \A $auto$alumacc.cc:485:replace_alu$518.X [1]
    connect \B \syncfifo3_level [0]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$518.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.19-248.41"
  cell $_AND_ $auto$simplemap.cc:75:simplemap_bitop$2746
    connect \A $auto$alumacc.cc:485:replace_alu$518.X [2]
    connect \B $auto$alumacc.cc:485:replace_alu$518.CO [1]
    connect \Y $techmap$auto$alumacc.cc:485:replace_alu$518.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240.12-240.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2748
    connect \A $auto$alumacc.cc:485:replace_alu$518.lcu.G [1]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$518.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:240$2389_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$518.CO [1]
  end
  attribute \src "stream_demux.v:496.24-496.46|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:286.27-286.69|/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248.12-248.41"
  cell $_OR_ $auto$simplemap.cc:75:simplemap_bitop$2751
    connect \A $auto$alumacc.cc:485:replace_alu$518.lcu.G [2]
    connect \B $techmap$auto$alumacc.cc:485:replace_alu$518.lcu.$and$/nix/store/1r2x46j1ivlf6z8b27zh4vq7m8pysp4g-yosys-0.35/bin/../share/yosys/techmap.v:248$2398_Y
    connect \Y $auto$alumacc.cc:485:replace_alu$518.CO [2]
  end
  connect $auto$alumacc.cc:485:replace_alu$515.CO [0] \syncfifo3_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$509.lcu.G [0] \syncfifo2_level [0]
  connect $auto$alumacc.cc:485:replace_alu$485.X [2:1] \syncfifo0_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$485.Y [0] $auto$alumacc.cc:485:replace_alu$485.X [0]
  connect $auto$alumacc.cc:485:replace_alu$494.X [2:1] \syncfifo1_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$485.CO [0] \syncfifo0_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$494.Y [0] $auto$alumacc.cc:485:replace_alu$494.X [0]
  connect $auto$alumacc.cc:485:replace_alu$518.CO [0] \syncfifo3_level [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$1390 [0] $auto$simplemap.cc:117:simplemap_reduce$1385 [0]
  connect $auto$alumacc.cc:485:replace_alu$494.CO [0] \syncfifo1_produce [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$1360 [0] $auto$simplemap.cc:117:simplemap_reduce$1355 [0]
  connect $auto$alumacc.cc:485:replace_alu$506.X [2:1] \syncfifo2_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$500.A [2:0] { $auto$alumacc.cc:485:replace_alu$500.A [3] $auto$alumacc.cc:485:replace_alu$500.A [3] 1'1 }
  connect $auto$simplemap.cc:117:simplemap_reduce$1338 [0] $auto$simplemap.cc:117:simplemap_reduce$1333 [0]
  connect $auto$alumacc.cc:485:replace_alu$506.Y [0] $auto$alumacc.cc:485:replace_alu$506.X [0]
  connect $auto$alumacc.cc:485:replace_alu$482.A [2:0] { $auto$alumacc.cc:485:replace_alu$482.A [3] $auto$alumacc.cc:485:replace_alu$482.A [3] 1'1 }
  connect $auto$simplemap.cc:117:simplemap_reduce$1317 [0] $auto$simplemap.cc:117:simplemap_reduce$1311 [0]
  connect $auto$alumacc.cc:485:replace_alu$482.Y [0] $auto$alumacc.cc:485:replace_alu$482.X [0]
  connect $auto$simplemap.cc:117:simplemap_reduce$1290 [0] $auto$simplemap.cc:117:simplemap_reduce$1284 [0]
  connect $auto$alumacc.cc:485:replace_alu$500.lcu.G [0] \syncfifo1_level [0]
  connect $auto$alumacc.cc:485:replace_alu$482.CO [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$500.Y [0] $auto$alumacc.cc:485:replace_alu$500.X [0]
  connect $auto$alumacc.cc:485:replace_alu$482.lcu.G [0] \source_fifo_level [0]
  connect $auto$alumacc.cc:485:replace_alu$500.CO [0] \syncfifo1_level [0]
  connect $auto$alumacc.cc:485:replace_alu$491.A [2:0] { $auto$alumacc.cc:485:replace_alu$491.A [3] $auto$alumacc.cc:485:replace_alu$491.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$491.Y [0] $auto$alumacc.cc:485:replace_alu$491.X [0]
  connect $auto$alumacc.cc:485:replace_alu$491.lcu.G [0] \syncfifo0_level [0]
  connect $auto$alumacc.cc:485:replace_alu$506.CO [0] \syncfifo2_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$479.X [2:1] \source_fifo_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$479.Y [0] $auto$alumacc.cc:485:replace_alu$479.X [0]
  connect $auto$alumacc.cc:485:replace_alu$518.lcu.G [0] \syncfifo3_level [0]
  connect $auto$alumacc.cc:485:replace_alu$491.CO [0] \syncfifo0_level [0]
  connect $auto$alumacc.cc:485:replace_alu$479.CO [0] \source_fifo_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$509.A [2:0] { $auto$alumacc.cc:485:replace_alu$509.A [3] $auto$alumacc.cc:485:replace_alu$509.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$509.Y [0] $auto$alumacc.cc:485:replace_alu$509.X [0]
  connect $auto$alumacc.cc:485:replace_alu$518.Y [0] $auto$alumacc.cc:485:replace_alu$518.X [0]
  connect $auto$alumacc.cc:485:replace_alu$515.X [2:1] \syncfifo3_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$509.CO [0] \syncfifo2_level [0]
  connect $auto$alumacc.cc:485:replace_alu$497.X [2:1] \syncfifo1_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$497.Y [0] $auto$alumacc.cc:485:replace_alu$497.X [0]
  connect $auto$alumacc.cc:485:replace_alu$488.X [2:1] \syncfifo0_consume [2:1]
  connect $auto$alumacc.cc:485:replace_alu$476.X [2:1] \source_fifo_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$476.Y [0] $auto$alumacc.cc:485:replace_alu$476.X [0]
  connect $auto$alumacc.cc:485:replace_alu$488.Y [0] $auto$alumacc.cc:485:replace_alu$488.X [0]
  connect $auto$alumacc.cc:485:replace_alu$512.X [2:1] \syncfifo3_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$476.CO [0] \source_fifo_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$512.Y [0] $auto$alumacc.cc:485:replace_alu$512.X [0]
  connect $auto$alumacc.cc:485:replace_alu$488.CO [0] \syncfifo0_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$497.CO [0] \syncfifo1_consume [0]
  connect $auto$alumacc.cc:485:replace_alu$503.X [2:1] \syncfifo2_produce [2:1]
  connect $auto$alumacc.cc:485:replace_alu$503.Y [0] $auto$alumacc.cc:485:replace_alu$503.X [0]
  connect $auto$alumacc.cc:485:replace_alu$515.Y [0] $auto$alumacc.cc:485:replace_alu$515.X [0]
  connect $auto$alumacc.cc:485:replace_alu$518.A [2:0] { $auto$alumacc.cc:485:replace_alu$518.A [3] $auto$alumacc.cc:485:replace_alu$518.A [3] 1'1 }
  connect $auto$alumacc.cc:485:replace_alu$503.CO [0] \syncfifo2_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$512.CO [0] \syncfifo3_produce [0]
  connect $auto$alumacc.cc:485:replace_alu$473.X [1] \demux_sel [1]
  connect $auto$alumacc.cc:485:replace_alu$473.Y [0] $auto$alumacc.cc:485:replace_alu$473.X [0]
  connect \demux_endpoint0_source_ack \syncfifo0_syncfifo0_writable
  connect \demux_endpoint0_source_stb \syncfifo0_syncfifo0_we
  connect \demux_endpoint1_source_ack \syncfifo1_syncfifo1_writable
  connect \demux_endpoint1_source_stb \syncfifo1_syncfifo1_we
  connect \demux_endpoint2_source_ack \syncfifo2_syncfifo2_writable
  connect \demux_endpoint2_source_stb \syncfifo2_syncfifo2_we
  connect \demux_endpoint3_source_ack \syncfifo3_syncfifo3_writable
  connect \demux_endpoint3_source_stb \syncfifo3_syncfifo3_we
  connect \demux_sink_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \sink_ack \source_fifo_syncfifo_writable
  connect \source_fifo_fifo_in_eop \sink_eop
  connect \source_fifo_fifo_in_payload_data \sink_payload_data
  connect \source_fifo_fifo_out_eop \demux_sink_eop
  connect \source_fifo_fifo_out_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \source_fifo_rdport_adr \source_fifo_consume
  connect \source_fifo_rdport_dat_r [8] \demux_sink_eop
  connect \source_fifo_replace 1'0
  connect \source_fifo_source_ack \demux_sink_ack
  connect \source_fifo_source_eop \demux_sink_eop
  connect \source_fifo_source_payload_data \source_fifo_rdport_dat_r [7:0]
  connect \source_fifo_source_stb \demux_sink_stb
  connect \source_fifo_syncfifo_din { \sink_eop \sink_payload_data }
  connect \source_fifo_syncfifo_dout { \demux_sink_eop \source_fifo_rdport_dat_r [7:0] }
  connect \source_fifo_syncfifo_re \demux_sink_ack
  connect \source_fifo_syncfifo_readable \demux_sink_stb
  connect \source_fifo_syncfifo_we \sink_stb
  connect \source_fifo_wrport_adr \source_fifo_produce
  connect \source_fifo_wrport_dat_w { \sink_eop \sink_payload_data }
  connect \source_payload_data \syncfifo0_rdport_dat_r [7:0]
  connect \source_payload_data_1 \syncfifo1_rdport_dat_r [7:0]
  connect \source_payload_data_2 \syncfifo2_rdport_dat_r [7:0]
  connect \source_payload_data_3 \syncfifo3_rdport_dat_r [7:0]
  connect \source_stb \syncfifo0_syncfifo0_readable
  connect \source_stb_1 \syncfifo1_syncfifo1_readable
  connect \source_stb_2 \syncfifo2_syncfifo2_readable
  connect \source_stb_3 \syncfifo3_syncfifo3_readable
  connect \syncfifo0_fifo_in_eop \demux_endpoint0_source_eop
  connect \syncfifo0_fifo_in_payload_data \demux_endpoint0_source_payload_data
  connect \syncfifo0_fifo_out_eop \source_eop
  connect \syncfifo0_fifo_out_payload_data \syncfifo0_rdport_dat_r [7:0]
  connect \syncfifo0_rdport_adr \syncfifo0_consume
  connect \syncfifo0_rdport_dat_r [8] \source_eop
  connect \syncfifo0_replace 1'0
  connect \syncfifo0_sink_ack \syncfifo0_syncfifo0_writable
  connect \syncfifo0_sink_eop \demux_endpoint0_source_eop
  connect \syncfifo0_sink_payload_data \demux_endpoint0_source_payload_data
  connect \syncfifo0_sink_stb \syncfifo0_syncfifo0_we
  connect \syncfifo0_syncfifo0_din { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
  connect \syncfifo0_syncfifo0_dout { \source_eop \syncfifo0_rdport_dat_r [7:0] }
  connect \syncfifo0_syncfifo0_re \source_ack
  connect \syncfifo0_wrport_adr \syncfifo0_produce
  connect \syncfifo0_wrport_dat_w { \demux_endpoint0_source_eop \demux_endpoint0_source_payload_data }
  connect \syncfifo1_fifo_in_eop \demux_endpoint1_source_eop
  connect \syncfifo1_fifo_in_payload_data \demux_endpoint1_source_payload_data
  connect \syncfifo1_fifo_out_eop \source_eop_1
  connect \syncfifo1_fifo_out_payload_data \syncfifo1_rdport_dat_r [7:0]
  connect \syncfifo1_rdport_adr \syncfifo1_consume
  connect \syncfifo1_rdport_dat_r [8] \source_eop_1
  connect \syncfifo1_replace 1'0
  connect \syncfifo1_sink_ack \syncfifo1_syncfifo1_writable
  connect \syncfifo1_sink_eop \demux_endpoint1_source_eop
  connect \syncfifo1_sink_payload_data \demux_endpoint1_source_payload_data
  connect \syncfifo1_sink_stb \syncfifo1_syncfifo1_we
  connect \syncfifo1_syncfifo1_din { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
  connect \syncfifo1_syncfifo1_dout { \source_eop_1 \syncfifo1_rdport_dat_r [7:0] }
  connect \syncfifo1_syncfifo1_re \source_ack_1
  connect \syncfifo1_wrport_adr \syncfifo1_produce
  connect \syncfifo1_wrport_dat_w { \demux_endpoint1_source_eop \demux_endpoint1_source_payload_data }
  connect \syncfifo2_fifo_in_eop \demux_endpoint2_source_eop
  connect \syncfifo2_fifo_in_payload_data \demux_endpoint2_source_payload_data
  connect \syncfifo2_fifo_out_eop \source_eop_2
  connect \syncfifo2_fifo_out_payload_data \syncfifo2_rdport_dat_r [7:0]
  connect \syncfifo2_rdport_adr \syncfifo2_consume
  connect \syncfifo2_rdport_dat_r [8] \source_eop_2
  connect \syncfifo2_replace 1'0
  connect \syncfifo2_sink_ack \syncfifo2_syncfifo2_writable
  connect \syncfifo2_sink_eop \demux_endpoint2_source_eop
  connect \syncfifo2_sink_payload_data \demux_endpoint2_source_payload_data
  connect \syncfifo2_sink_stb \syncfifo2_syncfifo2_we
  connect \syncfifo2_syncfifo2_din { \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data }
  connect \syncfifo2_syncfifo2_dout { \source_eop_2 \syncfifo2_rdport_dat_r [7:0] }
  connect \syncfifo2_syncfifo2_re \source_ack_2
  connect \syncfifo2_wrport_adr \syncfifo2_produce
  connect \syncfifo2_wrport_dat_w { \demux_endpoint2_source_eop \demux_endpoint2_source_payload_data }
  connect \syncfifo3_fifo_in_eop \demux_endpoint3_source_eop
  connect \syncfifo3_fifo_in_payload_data \demux_endpoint3_source_payload_data
  connect \syncfifo3_fifo_out_eop \source_eop_3
  connect \syncfifo3_fifo_out_payload_data \syncfifo3_rdport_dat_r [7:0]
  connect \syncfifo3_rdport_adr \syncfifo3_consume
  connect \syncfifo3_rdport_dat_r [8] \source_eop_3
  connect \syncfifo3_replace 1'0
  connect \syncfifo3_sink_ack \syncfifo3_syncfifo3_writable
  connect \syncfifo3_sink_eop \demux_endpoint3_source_eop
  connect \syncfifo3_sink_payload_data \demux_endpoint3_source_payload_data
  connect \syncfifo3_sink_stb \syncfifo3_syncfifo3_we
  connect \syncfifo3_syncfifo3_din { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data }
  connect \syncfifo3_syncfifo3_dout { \source_eop_3 \syncfifo3_rdport_dat_r [7:0] }
  connect \syncfifo3_syncfifo3_re \source_ack_3
  connect \syncfifo3_wrport_adr \syncfifo3_produce
  connect \syncfifo3_wrport_dat_w { \demux_endpoint3_source_eop \demux_endpoint3_source_payload_data }
end
