// Seed: 844092092
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input tri1 id_2,
    input wand id_3
);
  wire id_5, id_6;
  assign module_2.id_12  = 0;
  assign module_1.type_3 = 0;
endmodule
module module_1 (
    output logic id_0,
    input  wand  id_1
);
  always @(*) begin : LABEL_0
    id_0 = -1;
    if (1) begin : LABEL_1
      id_0 = id_1;
    end
  end
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
endmodule
module module_2 #(
    parameter id_13 = 32'd96
) (
    input wire id_0,
    output tri id_1,
    input tri1 id_2,
    input tri id_3,
    output supply0 id_4,
    input supply0 id_5,
    input uwire id_6,
    output tri1 id_7,
    output supply0 id_8,
    input tri1 id_9,
    output supply0 id_10,
    output supply1 id_11,
    output supply1 id_12,
    output supply0 _id_13,
    output uwire id_14
);
  wire  [1 'd0 : -1] id_16;
  logic [ id_13 : 1] id_17;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_2,
      id_5
  );
  logic id_18;
endmodule
