INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/prj/ip_fifo/ip_fifo.gen/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_generator_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/prj/ip_fifo/ip_fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0_clk_wiz
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/prj/ip_fifo/ip_fifo.gen/sources_1/ip/clk_wiz_0/clk_wiz_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_wiz_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/rtl/fifo_rd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_rd
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/rtl/fifo_wr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_wr
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/rtl/ip_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ip_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/sim/tb/tb_ip_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ip_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/VerilogCode/ip_fifo/prj/ip_fifo/ip_fifo.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
