

Implementation tool: Xilinx Vivado v.2024.2
Project:             bnn_hls
Solution:            hls
Device target:       xc7z020-clg400-1
Report date:         Sat Jun 14 08:58:22 -0700 2025

#=== Post-Implementation Resource usage ===
SLICE:          925
LUT:           2955
FF:            2518
DSP:              0
BRAM:             4
URAM:             0
LATCH:            0
SRL:              5
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      5.667
CP achieved post-implementation: 7.812
Timing met
