# ğŸ“˜ Dedicated Microprocessor for GCD Calculation

This repository presents a **dedicated microprocessor** design for computing the Greatest Common Divisor (GCD) of two 8-bit positive integers, implemented in Logisim. The design follows the **FSM+D** (Finite State Machine + Datapath) methodology described in Hwang's *Digital Logic & Microprocessor Design* îˆ€fileciteîˆ‚turn0file0îˆ.

---

## ğŸ§  1. Theory & Algorithm

We employ the **Euclidean Algorithm** to compute GCD(X, Y):

```text
1  INPUT X, Y
2  WHILE (X â‰  Y) {
3    IF (X > Y) THEN
4      X = X - Y
5    ELSE
6      Y = Y - X
7  }
8  OUTPUT X   // or Y, since X == Y
```

Key points:

- Two 8-bit registers store X and Y.
- A subtractor executes `X - Y` or `Y - X` based on comparison.
- A comparator generates two status flags: `EQ` (X == Y) and `GT` (X > Y).

---

## ğŸ›  2. Datapath Design



| Component      | Description                                                               |
| -------------- | ------------------------------------------------------------------------- |
| Registers X, Y | Two 8-bit registers with load control (`XLoad`, `YLoad`)                  |
| Subtractor     | 8-bit subtractor for X-Y and Y-X                                          |
| Multiplexers   | Select inputs for registers and subtractor (signals `In_X`, `In_Y`, `XY`) |
| Comparator     | Produces `EQ` and `GT` flags from X and Y                                 |
| Output Buffer  | Tri-state buffer to drive result on `Out` when `Done` asserted            |

Control signals:

- `In_X`, `In_Y`: choose between primary inputs or subtractor output
- `XLoad`, `YLoad`: load registers X and Y
- `XY`: select subtraction direction
- `Out`: enable output buffer
- `Done`: indicates when computation is complete

---

## ğŸ”„ 3. State Machine

### 3.1 State Diagram

```mermaid
graph TD
  S0[000] --> S1[001] | after loading X, Y |
  S1 --> S2[010] | IF GT == 1 |
  S1 --> S3[011] | IF GT == 0 and EQ == 0 |
  S1 --> S4[100] | IF EQ == 1 |
  S2 --> S1       | perform X = X - Y |
  S3 --> S1       | perform Y = Y - X |
  S4 --> S4       | OUTPUT and DONE |
```

### 3.2 Next-State & Output Table

| State (Q2 Q1 Q0) | EQ | GT | Next (Q2 Q1 Q0) | In\_X | In\_Y | XLoad | YLoad | XY | Out | Done |
| ---------------- | -- | -- | --------------- | ----- | ----- | ----- | ----- | -- | --- | ---- |
| 000 (S0)         | X  | X  | 001             | 1     | 1     | 1     | 1     | â€“  | 0   | 0    |
| 001 (S1)         | 0  | X  | 010 / 011       | 0     | 0     | 0     | 0     | X  | 0   | 0    |
|                  | 1  | X  | 100             | 0     | 0     | 0     | 0     | X  | 1   | 1    |
| 010 (S2)         | X  | X  | 001             | 0     | 0     | 1     | 0     | 1  | 0   | 0    |
| 011 (S3)         | X  | X  | 001             | 0     | 0     | 0     | 1     | 0  | 0   | 0    |
| 100 (S4)         | X  | X  | 100             | 0     | 0     | 0     | 0     | X  | 1   | 1    |

---

## âœï¸ 4. Control Logic Equations

### 4.1 Next-State Equations (D-FF Inputs)

```text
D2 = Q2'Â·EQ + Q2Â·(Â¬EQ)        // example Boolean form
D1 = Q1'Â·(Â¬EQÂ·GT) + Q1Â·(EQ)   // derive via Kâ€‘maps
D0 = Q0'Â·(Â¬EQÂ·Â¬GT) + ...      // complete per Kâ€‘map
```

*(Full equations derived from Kâ€‘maps in Hwang, Fig. 7.32(c))* îˆ€fileciteîˆ‚turn0file0îˆ

### 4.2 Output (Control) Equations

```text
In_X  = (S == 000)
In_Y  = (S == 000)
XLoad = (S == 000) + (S == 010)
YLoad = (S == 000) + (S == 011)
XY    = (S == 010)
Out   = (S == 100)
Done  = (S == 100)
```

---

## ğŸ”— 5. Complete Control Unit Circuit



- Three D flip-flops for state memory (Q2,Q1,Q0)
- Next-state logic network from above equations
- Output decoders for control signals

---

## ğŸ§ª 6. Simulation & Testing

1. **Logisim Project**: `GCD_microprocessor.circ`
2. **Test Vectors**: GCD(12,4) â†’ 4; GCD(15,10) â†’ 5
3. **Waveforms**: see `transient.png` and `ac_sweep.png`

```text
Initial: X=12, Y=4, Reset=1 â†’ State 000 loads inputs.
Clock: FSM cycles through subtraction and comparison until EQ=1.
Final: Out=4, Done asserted.
```

---

## ğŸ“‚ Repository Structure

```
/README.md
/GCD_microprocessor.circ
/images/
  â”œâ”€â”€ datapath.png
  â”œâ”€â”€ control_unit.png
  â”œâ”€â”€ transient.png
  â””â”€â”€ ac_sweep.png
```

---

## ğŸ‘· Usage

1. Open the `*.circ` file in Logisim.
2. Apply input via switches and toggle clock.
3. Observe LEDs for output and Done flag.

---

## ğŸ“š References

- E. O. Hwang, *Digital Logic & Microprocessor Design With Interfacing*, 2nd Ed., Cengage Learning, 2018. (Ch. 7, Sec. 7.5.1) îˆ€fileciteîˆ‚turn0file0îˆ

