$date
2025-03-04T13:55+0000
$end
$version
0.2
$end
$comment

$end
$timescale 1ns  $end
$scope module PipelineRegister $end
 $var wire 8 ! io_data_in $end
 $var wire 8 " io_data_out $end
 $var wire 1 # clock $end
 $var wire 1 $ io_stall_in $end
 $var wire 8 % reg $end
 $var wire 1 & reset $end
$upscope $end
$enddefinitions $end
$dumpvars
0&
0#
b00000000 !
b00000000 %
b00000000 "
0$
$end
#0
1&
#1
b00000001 %
b00000001 "
1#
#6
b10101010 !
0&
0#
1$
#11
1#
#16
b01010101 !
0#
0$
#21
b01010101 %
b01010101 "
1#
#26
b10101010 !
0#
1$
#31
1#
#36
b00000000 !
0#
0$
