# CodTech Internship Task-2: RAM Design

## ğŸ“ Task Objective
Design a simple synchronous RAM with read and write operations using Verilog.

## ğŸ“ Folder Structure
