<HTML>

<HEAD>
<TITLE>Analysis & Synthesis report for ex12</TITLE>
</HEAD>

<BODY>

<A NAME="top"></A>

<CENTER>
<H1>Analysis & Synthesis report for ex12</H1>
<H3>Wed Jun 21 09:49:55 2006<BR>
Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition</H3>
</CENTER>

<P><HR></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Table of Contents</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<OL>
<LI><A HREF="#1">Legal Notice</A></LI>
<LI><A HREF="#2">Analysis & Synthesis Summary</A></LI>
<LI><A HREF="#3">Analysis & Synthesis Settings</A></LI>
<LI><A HREF="#4">Analysis & Synthesis Source Files Read</A></LI>
<LI><A HREF="#5">Analysis & Synthesis Resource Usage Summary</A></LI>
<LI><A HREF="#6">Analysis & Synthesis Resource Utilization by Entity</A></LI>
<LI><A HREF="#7">State Machine - |ex12|cordic_core:inst1|state</A></LI>
<LI><A HREF="#8">General Register Statistics</A></LI>
<LI><A HREF="#9">Multiplexer Restructuring Statistics (Restructuring Performed)</A></LI>
<LI><A HREF="#10">Analysis & Synthesis Equations</A></LI>
<LI><A HREF="#11">Analysis & Synthesis Messages</A></LI>
</OL>

<P><A NAME="1"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Legal Notice</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>Copyright (C) 1991-2005 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.
</PRE>

<P><A NAME="2"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle">
<TD ALIGN="LEFT">Analysis & Synthesis Status</TH>
<TD ALIGN="LEFT">Successful - Wed Jun 21 09:49:55 2006</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Quartus II Version</TD>
<TD ALIGN="LEFT">5.1 Build 176 10/26/2005 SP 0.15 SJ Web Edition</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Revision Name</TD>
<TD ALIGN="LEFT">ex12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Top-level Entity Name</TD>
<TD ALIGN="LEFT">ex12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family</TD>
<TD ALIGN="LEFT">Cyclone</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic elements</TD>
<TD ALIGN="LEFT">529</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total pins</TD>
<TD ALIGN="LEFT">15</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total virtual pins</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total memory bits</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total PLLs</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="3"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Settings</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Option</TH>
<TH>Setting</TH>
<TH>Default Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Device</TD>
<TD ALIGN="LEFT">EP1C12F256C7</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Top-level entity name</TD>
<TD ALIGN="LEFT">ex12</TD>
<TD ALIGN="LEFT">ex12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Family name</TD>
<TD ALIGN="LEFT">Cyclone</TD>
<TD ALIGN="LEFT">Stratix</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Use smart compilation</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">State Machine Processing</TD>
<TD ALIGN="LEFT">One-Hot</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Restructure Multiplexers</TD>
<TD ALIGN="LEFT">Auto</TD>
<TD ALIGN="LEFT">Auto</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Create Debugging Nodes for IP Cores</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Preserve fewer node names</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Disable OpenCore Plus hardware evaluation</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Verilog Version</TD>
<TD ALIGN="LEFT">Verilog_2001</TD>
<TD ALIGN="LEFT">Verilog_2001</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">VHDL Version</TD>
<TD ALIGN="LEFT">VHDL93</TD>
<TD ALIGN="LEFT">VHDL93</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Extract Verilog State Machines</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Extract VHDL State Machines</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Add Pass-Through Logic to Inferred RAMs</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">NOT Gate Push-Back</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Power-Up Don't Care</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Remove Redundant Logic Cells</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Remove Duplicate Registers</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore CARRY Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore CASCADE Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore GLOBAL Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore ROW GLOBAL Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore LCELL Buffers</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore SOFT Buffers</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Limit AHDL Integers to 32 Bits</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Optimization Technique -- Cyclone</TD>
<TD ALIGN="LEFT">Balanced</TD>
<TD ALIGN="LEFT">Balanced</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Carry Chain Length -- Stratix/Stratix GX/Cyclone/MAX II/Cyclone II</TD>
<TD ALIGN="LEFT">70</TD>
<TD ALIGN="LEFT">70</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Carry Chains</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Open-Drain Pins</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Remove Duplicate Logic</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform WYSIWYG Primitive Resynthesis</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Perform gate-level register retiming</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow register retiming to trade off Tsu/Tco with Fmax</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto ROM Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto RAM Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Shift Register Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Clock Enable Replacement</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Synchronous Control Signals</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Force Use of Synchronous Clear Signals</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto RAM Block Balancing</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Auto Resource Sharing</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Any RAM Size For Recognition</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Any ROM Size For Recognition</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Allow Any Shift Register Size For Recognition</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Number of M512 Memory Blocks</TD>
<TD ALIGN="LEFT">-1</TD>
<TD ALIGN="LEFT">-1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Number of M4K Memory Blocks</TD>
<TD ALIGN="LEFT">-1</TD>
<TD ALIGN="LEFT">-1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum Number of M-RAM Memory Blocks</TD>
<TD ALIGN="LEFT">-1</TD>
<TD ALIGN="LEFT">-1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore translate_off and translate_on Synthesis Directives</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Show Parameter Settings Tables in Synthesis Report</TD>
<TD ALIGN="LEFT">On</TD>
<TD ALIGN="LEFT">On</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Ignore Maximum Fan-Out Assignments</TD>
<TD ALIGN="LEFT">Off</TD>
<TD ALIGN="LEFT">Off</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Retiming Meta-Stability Register Sequence Length</TD>
<TD ALIGN="LEFT">2</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PowerPlay Power Optimization</TD>
<TD ALIGN="LEFT">Normal compilation</TD>
<TD ALIGN="LEFT">Normal compilation</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">HDL message level</TD>
<TD ALIGN="LEFT">Level2</TD>
<TD ALIGN="LEFT">Level2</TD>
</TR>
</TABLE>
<P><A NAME="4"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Source Files Read</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>File Name with User-Entered Path</TH>
<TH>Used in Netlist</TH>
<TH>File Type</TH>
<TH>File Name with Absolute Path</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">PCM3006.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex12/PCM3006.vhd</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">cordic_core.VHD</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex12/cordic_core.VHD</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">ex12.bdf</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User Block Diagram/Schematic File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex12/ex12.bdf</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">mag_phase_accu.vhd</TD>
<TD ALIGN="LEFT">yes</TD>
<TD ALIGN="LEFT">User VHDL File </TD>
<TD ALIGN="LEFT">C:/altera/FPGA_course/ex12/mag_phase_accu.vhd</TD>
</TR>
</TABLE>
<P><A NAME="5"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Resource Usage Summary</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Resource</TH>
<TH>Usage</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic elements</TD>
<TD ALIGN="LEFT">529</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational with no register</TD>
<TD ALIGN="LEFT">324</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Register only</TD>
<TD ALIGN="LEFT">74</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational with a register</TD>
<TD ALIGN="LEFT">131</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic element usage by number of LUT inputs</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 4 input functions</TD>
<TD ALIGN="LEFT">194</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 3 input functions</TD>
<TD ALIGN="LEFT">185</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 2 input functions</TD>
<TD ALIGN="LEFT">74</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 1 input functions</TD>
<TD ALIGN="LEFT">2</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- 0 input functions</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;-- Combinational cells for routing</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Logic elements by mode</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- normal mode</TD>
<TD ALIGN="LEFT">447</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- arithmetic mode</TD>
<TD ALIGN="LEFT">82</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- qfbk mode</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- register cascade mode</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- synchronous clear/load mode</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;&nbsp;-- asynchronous clear/load mode</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;</TD>
<TD ALIGN="LEFT">&nbsp;</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total registers</TD>
<TD ALIGN="LEFT">205</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total logic cells in carry chains</TD>
<TD ALIGN="LEFT">87</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">I/O pins</TD>
<TD ALIGN="LEFT">15</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum fan-out node</TD>
<TD ALIGN="LEFT">12_288MHz</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Maximum fan-out</TD>
<TD ALIGN="LEFT">205</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total fan-out</TD>
<TD ALIGN="LEFT">1988</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Average fan-out</TD>
<TD ALIGN="LEFT">3.65</TD>
</TR>
</TABLE>
<P><A NAME="6"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Resource Utilization by Entity</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Compilation Hierarchy Node</TH>
<TH>Logic Cells</TH>
<TH>LC Registers</TH>
<TH>Memory Bits</TH>
<TH>Pins</TH>
<TH>Virtual Pins</TH>
<TH>LUT-Only LCs</TH>
<TH>Register-Only LCs</TH>
<TH>LUT/Register LCs</TH>
<TH>Carry Chain LCs</TH>
<TH>Packed LCs</TH>
<TH>Full Hierarchy Name</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">|ex12</TD>
<TD ALIGN="LEFT">529 (3)</TD>
<TD ALIGN="LEFT">205</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">15</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">324 (3)</TD>
<TD ALIGN="LEFT">74 (0)</TD>
<TD ALIGN="LEFT">131 (0)</TD>
<TD ALIGN="LEFT">87 (0)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex12</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|PCM3006:inst6|</TD>
<TD ALIGN="LEFT">82 (82)</TD>
<TD ALIGN="LEFT">73</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">9 (9)</TD>
<TD ALIGN="LEFT">40 (40)</TD>
<TD ALIGN="LEFT">33 (33)</TD>
<TD ALIGN="LEFT">8 (8)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex12|PCM3006:inst6</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|cordic_core:inst1|</TD>
<TD ALIGN="LEFT">427 (427)</TD>
<TD ALIGN="LEFT">116</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">311 (311)</TD>
<TD ALIGN="LEFT">34 (34)</TD>
<TD ALIGN="LEFT">82 (82)</TD>
<TD ALIGN="LEFT">63 (63)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">&nbsp;&nbsp;&nbsp;|mag_phase_accu:inst|</TD>
<TD ALIGN="LEFT">17 (17)</TD>
<TD ALIGN="LEFT">16</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1 (1)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">16 (16)</TD>
<TD ALIGN="LEFT">16 (16)</TD>
<TD ALIGN="LEFT">0 (0)</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst</TD>
</TR>
</TABLE>
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.<br>
<P><A NAME="7"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>State Machine - |ex12|cordic_core:inst1|state</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Name</TH>
<TH>state.processing</TH>
<TH>state.firststage</TH>
<TH>state.idle</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">state.idle</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">state.firststage</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">state.processing</TD>
<TD ALIGN="LEFT">1</TD>
<TD ALIGN="LEFT">0</TD>
<TD ALIGN="LEFT">1</TD>
</TR>
</TABLE>
<P><A NAME="8"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>General Register Statistics</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Statistic</TH>
<TH>Value</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Total registers</TD>
<TD ALIGN="LEFT">205</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Synchronous Clear</TD>
<TD ALIGN="LEFT">37</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Synchronous Load</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Asynchronous Clear</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Asynchronous Load</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Clock Enable</TD>
<TD ALIGN="LEFT">188</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">Number of registers using Preset</TD>
<TD ALIGN="LEFT">0</TD>
</TR>
</TABLE>
<P><A NAME="9"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Multiplexer Restructuring Statistics (Restructuring Performed)</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<TABLE BORDER="1" cellspacing="1" cellpadding="2">
<TR valign="middle" bgcolor="#C0C0C0">
<TH>Multiplexer Inputs</TH>
<TH>Bus Width</TH>
<TH>Baseline Area</TH>
<TH>Area if Restructured</TH>
<TH>Saving if Restructured</TH>
<TH>Registered</TH>
<TH>Example Multiplexer Output</TH>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3:1</TD>
<TD ALIGN="LEFT">20 bits</TD>
<TD ALIGN="LEFT">40 LEs</TD>
<TD ALIGN="LEFT">20 LEs</TD>
<TD ALIGN="LEFT">20 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_phase[9]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3:1</TD>
<TD ALIGN="LEFT">16 bits</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">16 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex12|mag_phase_accu:inst|PHASE_INT[9]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">12 LEs</TD>
<TD ALIGN="LEFT">4 LEs</TD>
<TD ALIGN="LEFT">8 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|pass_count[0]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">5:1</TD>
<TD ALIGN="LEFT">20 bits</TD>
<TD ALIGN="LEFT">60 LEs</TD>
<TD ALIGN="LEFT">20 LEs</TD>
<TD ALIGN="LEFT">40 LEs</TD>
<TD ALIGN="LEFT">Yes</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_sin[10]</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">3:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">8 LEs</TD>
<TD ALIGN="LEFT">8 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">No</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|cur_cos~38</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4:1</TD>
<TD ALIGN="LEFT">17 bits</TD>
<TD ALIGN="LEFT">34 LEs</TD>
<TD ALIGN="LEFT">34 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">No</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|add~5</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">4:1</TD>
<TD ALIGN="LEFT">22 bits</TD>
<TD ALIGN="LEFT">44 LEs</TD>
<TD ALIGN="LEFT">44 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">No</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|add~1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">6:1</TD>
<TD ALIGN="LEFT">8 bits</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">32 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">No</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|add~1</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">8:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">20 LEs</TD>
<TD ALIGN="LEFT">20 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">No</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|add~3</TD>
</TR>
<TR valign="middle">
<TD ALIGN="LEFT">10:1</TD>
<TD ALIGN="LEFT">4 bits</TD>
<TD ALIGN="LEFT">24 LEs</TD>
<TD ALIGN="LEFT">24 LEs</TD>
<TD ALIGN="LEFT">0 LEs</TD>
<TD ALIGN="LEFT">No</TD>
<TD ALIGN="LEFT">|ex12|cordic_core:inst1|add~1</TD>
</TR>
</TABLE>
<P><A NAME="10"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Equations</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<a href="file:///C:/altera/FPGA_course/ex12/ex12.map.eqn.htm">Analysis & Synthesis Equations</a><BR>
<P><A NAME="11"><HR></A></P>
<TABLE WIDTH="100%" BORDER="0"><TR VALIGN="TOP">
<TD><H2>Analysis & Synthesis Messages</H2></TD>
<TD ALIGN="RIGHT"><A HREF="#top">Top</a></TD></TR></TABLE>
<PRE>
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 5.1 Build 176 10/26/2005 Service Pack 0.15 SJ Web Edition
    Info: Processing started: Wed Jun 21 09:49:34 2006
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ex12 -c ex12
Info: Found 2 design units, including 1 entities, in source file PCM3006.vhd
    Info: Found design unit 1: PCM3006-PCM3006_architecture
    Info: Found entity 1: PCM3006
Info: Found 2 design units, including 1 entities, in source file cordic_core.VHD
    Info: Found design unit 1: cordic_core-descr
    Info: Found entity 1: cordic_core
Info: Found 1 design units, including 1 entities, in source file ex12.bdf
    Info: Found entity 1: ex12
Info: Found 2 design units, including 1 entities, in source file mag_phase_accu.vhd
    Info: Found design unit 1: mag_phase_accu-mag_phase_accu_architecture
    Info: Found entity 1: mag_phase_accu
Info: Elaborating entity "ex12" for the top level hierarchy
Info: Elaborating entity "PCM3006" for hierarchy "PCM3006:inst6"
Info (10035): Verilog HDL or VHDL information at PCM3006.vhd(61): object "NEW_BCK_TIMER" declared but not used
Info (10035): Verilog HDL or VHDL information at PCM3006.vhd(61): object "BCK_TIMER" declared but not used
Info: Elaborating entity "cordic_core" for hierarchy "cordic_core:inst1"
Info (10425): VHDL Case Statement information at cordic_core.VHD(79): OTHERS choice is never selected
Info: Elaborating entity "mag_phase_accu" for hierarchy "mag_phase_accu:inst"
Warning: Reduced register "cordic_core:inst1|des_phase[1]" with stuck data_in port to stuck value GND
Warning: Reduced register "cordic_core:inst1|des_phase[0]" with stuck data_in port to stuck value GND
Info: Duplicate registers merged to single register
    Info: Duplicate register "PCM3006:inst6|BCKOUT_INT" merged to single register "PCM3006:inst6|COUNT[2]"
    Info: Duplicate register "PCM3006:inst6|COUNT[7]" merged to single register "PCM3006:inst6|LRCOUT_INT"
Info: Duplicate registers merged to single register
    Info: Duplicate register "cordic_core:inst1|des_phase[18]" merged to single register "cordic_core:inst1|des_phase[19]"
    Info: Duplicate register "cordic_core:inst1|des_phase[17]" merged to single register "cordic_core:inst1|des_phase[19]"
Info: State machine "|ex12|cordic_core:inst1|state" contains 3 states
Info: Selected One-Hot state machine encoding method for state machine "|ex12|cordic_core:inst1|state"
Info: Encoding result for state machine "|ex12|cordic_core:inst1|state"
    Info: Completed encoding using 3 state bits
        Info: Encoded state bit "cordic_core:inst1|state.processing"
        Info: Encoded state bit "cordic_core:inst1|state.firststage"
        Info: Encoded state bit "cordic_core:inst1|state.idle"
    Info: State "|ex12|cordic_core:inst1|state.idle" uses code string "000"
    Info: State "|ex12|cordic_core:inst1|state.firststage" uses code string "011"
    Info: State "|ex12|cordic_core:inst1|state.processing" uses code string "101"
Warning: Output pins are stuck at VCC or GND
    Warning: Pin "RESETn" stuck at VCC
Warning: Design contains 1 input pin(s) that do not drive logic
    Warning: No output dependent on input pin "DOUT"
Info: Implemented 544 device resources after synthesis - the final resource count might be different
    Info: Implemented 11 input pins
    Info: Implemented 4 output pins
    Info: Implemented 529 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Processing ended: Wed Jun 21 09:49:55 2006
    Info: Elapsed time: 00:00:21
</PRE>
<HR>

<A HREF="#top">Top</A>

</BODY>

</HTML>

