{
 "Files" : [
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/SD_test_fpga_project/src/gowin_empu_m1/gowin_empu_m1.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/SD_test_fpga_project/src/gowin_empu_m1_template.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/SD_test_fpga_project/src/gowin_pll/gowin_pll.v",
   "Type" : "verilog"
  },
  {
   "Path" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/SD_test_fpga_project/src/gowin_rpll/gowin_rpll.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "D:/Tencent/WXWork/file/WXWork/1688850133589285/Cache/File/2021-09/combat_test_prj/SD_test_fpga_project/impl/temp/rtl_parser.result",
 "Top" : "Gowin_EMPU_M1_template",
 "VerilogStd" : "sysv",
 "VhdlStd" : "vhdl_93"
}