Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2.1 (win64) Build 2729669 Thu Dec  5 04:49:17 MST 2019
| Date         : Mon Dec 11 21:00:05 2023
| Host         : RHIT-R90Y2R7E running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UartTyperwriter2023fall_control_sets_placed.rpt
| Design       : UartTyperwriter2023fall
| Device       : xc7a35ti
----------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    10 |
|    Minimum number of control sets                        |    10 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    10 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              28 |            9 |
| Yes          | No                    | No                     |              32 |            8 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+------------------------------------------+---------------------------------------------+------------------+----------------+
|   Clock Signal   |               Enable Signal              |               Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------+------------------------------------------+---------------------------------------------+------------------+----------------+
|  clock_IBUF_BUFG |                                          | UARTunit/TransmitUnit/kcuart/Tx_start       |                1 |              1 |
|  clock_IBUF_BUFG | UARTunit/BaudRateUnit/en_16_x_baud       | UARTunit/TransmitUnit/kcuart/Tx_start       |                1 |              3 |
|  clock_IBUF_BUFG | UARTunit/TransmitUnit/buf_0/data_present |                                             |                1 |              4 |
|  clock_IBUF_BUFG | UARTunit/ReceiveUnit/buf_0/data_present  |                                             |                1 |              4 |
|  clock_IBUF_BUFG | UARTunit/TransmitUnit/buf_0/valid_write  |                                             |                1 |              8 |
|  clock_IBUF_BUFG | UARTunit/ReceiveUnit/buf_0/valid_write   |                                             |                1 |              8 |
|  clock_IBUF_BUFG |                                          | reset_IBUF                                  |                4 |             11 |
|  clock_IBUF_BUFG |                                          |                                             |               11 |             15 |
|  clock_IBUF_BUFG |                                          | UARTunit/BaudRateUnit/baud_count[0]_i_1_n_0 |                4 |             16 |
|  clock_IBUF_BUFG | UARTunit/BaudRateUnit/en_16_x_baud       |                                             |                6 |             42 |
+------------------+------------------------------------------+---------------------------------------------+------------------+----------------+


