[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/TypespecMask/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 94
LIB: work
FILE: ${SURELOG_DIR}/tests/TypespecMask/dut.sv
n<> u<93> t<Top_level_rule> c<1> l<1:1> el<10:1>
  n<> u<1> t<Null_rule> p<93> s<92> l<1:1>
  n<> u<92> t<Source_text> p<93> c<91> l<1:1> el<8:10>
    n<> u<91> t<Description> p<92> c<90> l<1:1> el<8:10>
      n<> u<90> t<Module_declaration> p<91> c<5> l<1:1> el<8:10>
        n<> u<5> t<Module_ansi_header> p<90> c<2> s<36> l<1:1> el<1:25>
          n<module> u<2> t<Module_keyword> p<5> s<3> l<1:1> el<1:7>
          n<flash_ctrl_erase> u<3> t<STRING_CONST> p<5> s<4> l<1:8> el<1:24>
          n<> u<4> t<Package_import_declaration_list> p<5> l<1:24> el<1:24>
        n<> u<36> t<Non_port_module_item> p<90> c<35> s<54> l<3:3> el<3:47>
          n<> u<35> t<Module_or_generate_item> p<36> c<34> l<3:3> el<3:47>
            n<> u<34> t<Module_common_item> p<35> c<33> l<3:3> el<3:47>
              n<> u<33> t<Module_or_generate_item_declaration> p<34> c<32> l<3:3> el<3:47>
                n<> u<32> t<Package_or_generate_item_declaration> p<33> c<31> l<3:3> el<3:47>
                  n<> u<31> t<Local_parameter_declaration> p<32> c<18> l<3:3> el<3:46>
                    n<> u<18> t<Data_type_or_implicit> p<31> c<17> s<30> l<3:14> el<3:25>
                      n<> u<17> t<Data_type> p<18> c<6> l<3:14> el<3:25>
                        n<> u<6> t<IntVec_TypeLogic> p<17> s<16> l<3:14> el<3:19>
                        n<> u<16> t<Packed_dimension> p<17> c<15> l<3:19> el<3:25>
                          n<> u<15> t<Constant_range> p<16> c<10> l<3:20> el<3:24>
                            n<> u<10> t<Constant_expression> p<15> c<9> s<14> l<3:20> el<3:22>
                              n<> u<9> t<Constant_primary> p<10> c<8> l<3:20> el<3:22>
                                n<> u<8> t<Primary_literal> p<9> c<7> l<3:20> el<3:22>
                                  n<17> u<7> t<INT_CONST> p<8> l<3:20> el<3:22>
                            n<> u<14> t<Constant_expression> p<15> c<13> l<3:23> el<3:24>
                              n<> u<13> t<Constant_primary> p<14> c<12> l<3:23> el<3:24>
                                n<> u<12> t<Primary_literal> p<13> c<11> l<3:23> el<3:24>
                                  n<0> u<11> t<INT_CONST> p<12> l<3:23> el<3:24>
                    n<> u<30> t<Param_assignment_list> p<31> c<29> l<3:26> el<3:46>
                      n<> u<29> t<Param_assignment> p<30> c<19> l<3:26> el<3:46>
                        n<BankAddrMask> u<19> t<STRING_CONST> p<29> s<28> l<3:26> el<3:38>
                        n<> u<28> t<Constant_param_expression> p<29> c<27> l<3:41> el<3:46>
                          n<> u<27> t<Constant_mintypmax_expression> p<28> c<26> l<3:41> el<3:46>
                            n<> u<26> t<Constant_expression> p<27> c<25> l<3:41> el<3:46>
                              n<> u<25> t<Unary_Tilda> p<26> s<24> l<3:41> el<3:42>
                              n<> u<24> t<Constant_primary> p<26> c<23> l<3:42> el<3:46>
                                n<> u<23> t<Constant_expression> p<24> c<22> l<3:43> el<3:45>
                                  n<> u<22> t<Constant_primary> p<23> c<21> l<3:43> el<3:45>
                                    n<> u<21> t<Primary_literal> p<22> c<20> l<3:43> el<3:45>
                                      n<15> u<20> t<INT_CONST> p<21> l<3:43> el<3:45>
        n<> u<54> t<Non_port_module_item> p<90> c<53> s<88> l<5:3> el<5:30>
          n<> u<53> t<Module_or_generate_item> p<54> c<52> l<5:3> el<5:30>
            n<> u<52> t<Module_common_item> p<53> c<51> l<5:3> el<5:30>
              n<> u<51> t<Module_or_generate_item_declaration> p<52> c<50> l<5:3> el<5:30>
                n<> u<50> t<Package_or_generate_item_declaration> p<51> c<49> l<5:3> el<5:30>
                  n<> u<49> t<Parameter_declaration> p<50> c<39> l<5:3> el<5:29>
                    n<> u<39> t<Data_type_or_implicit> p<49> c<38> s<48> l<5:13> el<5:16>
                      n<> u<38> t<Data_type> p<39> c<37> l<5:13> el<5:16>
                        n<> u<37> t<IntegerAtomType_Int> p<38> l<5:13> el<5:16>
                    n<> u<48> t<Param_assignment_list> p<49> c<47> l<5:17> el<5:29>
                      n<> u<47> t<Param_assignment> p<48> c<40> l<5:17> el<5:29>
                        n<NMioPads> u<40> t<STRING_CONST> p<47> s<46> l<5:17> el<5:25>
                        n<> u<46> t<Constant_param_expression> p<47> c<45> l<5:28> el<5:29>
                          n<> u<45> t<Constant_mintypmax_expression> p<46> c<44> l<5:28> el<5:29>
                            n<> u<44> t<Constant_expression> p<45> c<43> l<5:28> el<5:29>
                              n<> u<43> t<Constant_primary> p<44> c<42> l<5:28> el<5:29>
                                n<> u<42> t<Primary_literal> p<43> c<41> l<5:28> el<5:29>
                                  n<8> u<41> t<INT_CONST> p<42> l<5:28> el<5:29>
        n<> u<88> t<Non_port_module_item> p<90> c<87> s<89> l<6:3> el<6:63>
          n<> u<87> t<Module_or_generate_item> p<88> c<86> l<6:3> el<6:63>
            n<> u<86> t<Module_common_item> p<87> c<85> l<6:3> el<6:63>
              n<> u<85> t<Module_or_generate_item_declaration> p<86> c<84> l<6:3> el<6:63>
                n<> u<84> t<Package_or_generate_item_declaration> p<85> c<83> l<6:3> el<6:63>
                  n<> u<83> t<Parameter_declaration> p<84> c<73> l<6:3> el<6:62>
                    n<> u<73> t<Data_type_or_implicit> p<83> c<72> s<82> l<6:13> el<6:35>
                      n<> u<72> t<Data_type> p<73> c<55> l<6:13> el<6:35>
                        n<> u<55> t<IntVec_TypeLogic> p<72> s<71> l<6:13> el<6:18>
                        n<> u<71> t<Packed_dimension> p<72> c<70> l<6:19> el<6:35>
                          n<> u<70> t<Constant_range> p<71> c<65> l<6:20> el<6:34>
                            n<> u<65> t<Constant_expression> p<70> c<59> s<69> l<6:20> el<6:32>
                              n<> u<59> t<Constant_expression> p<65> c<58> s<64> l<6:20> el<6:28>
                                n<> u<58> t<Constant_primary> p<59> c<57> l<6:20> el<6:28>
                                  n<> u<57> t<Primary_literal> p<58> c<56> l<6:20> el<6:28>
                                    n<NMioPads> u<56> t<STRING_CONST> p<57> l<6:20> el<6:28>
                              n<> u<64> t<BinOp_Minus> p<65> s<63> l<6:29> el<6:30>
                              n<> u<63> t<Constant_expression> p<65> c<62> l<6:31> el<6:32>
                                n<> u<62> t<Constant_primary> p<63> c<61> l<6:31> el<6:32>
                                  n<> u<61> t<Primary_literal> p<62> c<60> l<6:31> el<6:32>
                                    n<1> u<60> t<INT_CONST> p<61> l<6:31> el<6:32>
                            n<> u<69> t<Constant_expression> p<70> c<68> l<6:33> el<6:34>
                              n<> u<68> t<Constant_primary> p<69> c<67> l<6:33> el<6:34>
                                n<> u<67> t<Primary_literal> p<68> c<66> l<6:33> el<6:34>
                                  n<0> u<66> t<INT_CONST> p<67> l<6:33> el<6:34>
                    n<> u<82> t<Param_assignment_list> p<83> c<81> l<6:36> el<6:62>
                      n<> u<81> t<Param_assignment> p<82> c<74> l<6:36> el<6:62>
                        n<ConnectDioIn> u<74> t<STRING_CONST> p<81> s<80> l<6:36> el<6:48>
                        n<> u<80> t<Constant_param_expression> p<81> c<79> l<6:51> el<6:62>
                          n<> u<79> t<Constant_mintypmax_expression> p<80> c<78> l<6:51> el<6:62>
                            n<> u<78> t<Constant_expression> p<79> c<77> l<6:51> el<6:62>
                              n<> u<77> t<Constant_primary> p<78> c<76> l<6:51> el<6:62>
                                n<> u<76> t<Primary_literal> p<77> c<75> l<6:51> el<6:62>
                                  n<8'b11110000> u<75> t<INT_CONST> p<76> l<6:51> el<6:62>
        n<> u<89> t<ENDMODULE> p<90> l<8:1> el<8:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/TypespecMask/dut.sv:1:1: No timescale set for "flash_ctrl_erase".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/TypespecMask/dut.sv:1:1: Compile module "work@flash_ctrl_erase".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Constant                                               7
Design                                                 1
IntTypespec                                            1
LogicTypespec                                          2
Module                                                 1
Operation                                              2
ParamAssign                                            3
Parameter                                              3
Range                                                  2
RefObj                                                 1
RefTypespec                                            3
SourceFile                                             1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/TypespecMask/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/TypespecMask/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:work@flash_ctrl_erase
  |vpiParameter:
  \_Parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:46
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiTypespec:
    \_RefTypespec: (work@flash_ctrl_erase.BankAddrMask), line:3:14, endln:3:25
      |vpiParent:
      \_Parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:46
      |vpiFullName:work@flash_ctrl_erase.BankAddrMask
      |vpiActual:
      \_LogicTypespec: 
    |vpiLocalParam:1
    |vpiName:BankAddrMask
    |vpiFullName:work@flash_ctrl_erase.BankAddrMask
  |vpiParameter:
  \_Parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:29
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |UINT:8
    |vpiTypespec:
    \_RefTypespec: (work@flash_ctrl_erase.NMioPads), line:5:13, endln:5:16
      |vpiParent:
      \_Parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:29
      |vpiFullName:work@flash_ctrl_erase.NMioPads
      |vpiActual:
      \_IntTypespec: 
    |vpiSigned:1
    |vpiName:NMioPads
    |vpiFullName:work@flash_ctrl_erase.NMioPads
  |vpiParameter:
  \_Parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:62
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |BIN:11110000
    |vpiTypespec:
    \_RefTypespec: (work@flash_ctrl_erase.ConnectDioIn), line:6:13, endln:6:35
      |vpiParent:
      \_Parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:62
      |vpiFullName:work@flash_ctrl_erase.ConnectDioIn
      |vpiActual:
      \_LogicTypespec: 
    |vpiName:ConnectDioIn
    |vpiFullName:work@flash_ctrl_erase.ConnectDioIn
  |vpiParamAssign:
  \_ParamAssign: , line:3:26, endln:3:46
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Operation: , line:3:41, endln:3:46
      |vpiParent:
      \_ParamAssign: , line:3:26, endln:3:46
      |vpiOpType:4
      |vpiOperand:
      \_Constant: , line:3:43, endln:3:45
        |vpiParent:
        \_Operation: , line:3:41, endln:3:46
        |vpiDecompile:15
        |vpiSize:64
        |UINT:15
        |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@flash_ctrl_erase.BankAddrMask), line:3:26, endln:3:46
  |vpiParamAssign:
  \_ParamAssign: , line:5:17, endln:5:29
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:5:28, endln:5:29
      |vpiParent:
      \_ParamAssign: , line:5:17, endln:5:29
      |vpiDecompile:8
      |vpiSize:64
      |UINT:8
      |vpiConstType:9
    |vpiLhs:
    \_Parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:29
  |vpiParamAssign:
  \_ParamAssign: , line:6:36, endln:6:62
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiRhs:
    \_Constant: , line:6:51, endln:6:62
      |vpiParent:
      \_ParamAssign: , line:6:36, endln:6:62
      |vpiDecompile:8'b11110000
      |vpiSize:8
      |BIN:11110000
      |vpiConstType:3
    |vpiLhs:
    \_Parameter: (work@flash_ctrl_erase.ConnectDioIn), line:6:36, endln:6:62
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:3:19, endln:3:25
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:3:20, endln:3:22
        |vpiParent:
        \_Range: , line:3:19, endln:3:25
        |vpiDecompile:17
        |vpiSize:64
        |UINT:17
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:3:23, endln:3:24
        |vpiParent:
        \_Range: , line:3:19, endln:3:25
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_IntTypespec: 
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiSigned:1
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@flash_ctrl_erase (work@flash_ctrl_erase), file:${SURELOG_DIR}/tests/TypespecMask/dut.sv, line:1:1, endln:8:10
    |vpiRange:
    \_Range: , line:6:19, endln:6:35
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Operation: , line:6:20, endln:6:32
        |vpiParent:
        \_Range: , line:6:19, endln:6:35
        |vpiOpType:11
        |vpiOperand:
        \_RefObj: (work@flash_ctrl_erase.NMioPads), line:6:20, endln:6:28
          |vpiParent:
          \_Operation: , line:6:20, endln:6:32
          |vpiName:NMioPads
          |vpiFullName:work@flash_ctrl_erase.NMioPads
          |vpiActual:
          \_Parameter: (work@flash_ctrl_erase.NMioPads), line:5:17, endln:5:29
        |vpiOperand:
        \_Constant: , line:6:31, endln:6:32
          |vpiParent:
          \_Operation: , line:6:20, endln:6:32
          |vpiDecompile:1
          |vpiSize:64
          |UINT:1
          |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:6:33, endln:6:34
        |vpiParent:
        \_Range: , line:6:19, endln:6:35
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_IntTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiDefName:work@flash_ctrl_erase
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 0
