set a(0-5664) {NAME asn(regs.regs(1))#1 TYPE ASSIGN PAR 0-5663 XREFS 44255 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5665) {NAME asn(regs.regs(0))#1 TYPE ASSIGN PAR 0-5663 XREFS 44256 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5666) {NAME asn(acc#15(0))#1 TYPE ASSIGN PAR 0-5663 XREFS 44257 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5667) {NAME asn(acc#15(1))#1 TYPE ASSIGN PAR 0-5663 XREFS 44258 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5668) {NAME asn(red_xy(0))#1 TYPE ASSIGN PAR 0-5663 XREFS 44259 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5669) {NAME asn(red_xy(1))#1 TYPE ASSIGN PAR 0-5663 XREFS 44260 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5670) {NAME asn(blue_xy(0))#1 TYPE ASSIGN PAR 0-5663 XREFS 44261 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5671) {NAME asn(blue_xy(1))#1 TYPE ASSIGN PAR 0-5663 XREFS 44262 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{258 0 0-5673 {}}} CYCLES {}}
set a(0-5672) {NAME volume_previous:asn(volume_previous) TYPE ASSIGN PAR 0-5663 XREFS 44263 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{772 0 0-5673 {}}} SUCCS {{259 0 0-5673 {}}} CYCLES {}}
set a(0-5674) {NAME oif#5:asn(lor#2.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44264 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-6267 {}}} CYCLES {}}
set a(0-5675) {NAME oif#4:asn(lor#3.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44265 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-6243 {}}} CYCLES {}}
set a(0-5676) {NAME oif#3:asn(lor#4.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44266 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-6219 {}}} CYCLES {}}
set a(0-5677) {NAME oif#2:asn(lor#5.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44267 LOC {0 1.0 1 1.0 1 1.0 2 0.967186425} PREDS {} SUCCS {{258 0 0-6195 {}}} CYCLES {}}
set a(0-5678) {NAME aif#51:aif:asn(land#15.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44268 LOC {0 1.0 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {} SUCCS {{258 0 0-6169 {}}} CYCLES {}}
set a(0-5679) {NAME aif#47:aif:aif:asn(aif#47:land.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44269 LOC {0 1.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {} SUCCS {{258 0 0-6098 {}}} CYCLES {}}
set a(0-5680) {NAME aif#45:aif:asn(land#14.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44270 LOC {0 1.0 1 1.0 1 1.0 2 0.7919105999999999} PREDS {} SUCCS {{258 0 0-6079 {}}} CYCLES {}}
set a(0-5681) {NAME aif#41:aif:aif:asn(aif#41:land.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44271 LOC {0 1.0 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {} SUCCS {{258 0 0-6068 {}}} CYCLES {}}
set a(0-5682) {NAME aif#39:aif:asn(land#12.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44272 LOC {0 1.0 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {} SUCCS {{258 0 0-6049 {}}} CYCLES {}}
set a(0-5683) {NAME blue_xy:asn(blue_xy(1).sva#2) TYPE ASSIGN PAR 0-5673 XREFS 44273 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {} SUCCS {{258 0 0-6024 {}}} CYCLES {}}
set a(0-5684) {NAME blue_xy:asn(blue_xy(0).sva#2) TYPE ASSIGN PAR 0-5673 XREFS 44274 LOC {0 1.0 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {} SUCCS {{258 0 0-6022 {}}} CYCLES {}}
set a(0-5685) {NAME red_xy:asn(red_xy(1).sva#2) TYPE ASSIGN PAR 0-5673 XREFS 44275 LOC {0 1.0 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {} SUCCS {{258 0 0-5989 {}}} CYCLES {}}
set a(0-5686) {NAME red_xy:asn(red_xy(0).sva#2) TYPE ASSIGN PAR 0-5673 XREFS 44276 LOC {0 1.0 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {} SUCCS {{258 0 0-5987 {}}} CYCLES {}}
set a(0-5687) {NAME acc:asn(acc#15(1).sva#2) TYPE ASSIGN PAR 0-5673 XREFS 44277 LOC {0 1.0 1 0.73015835 1 0.73015835 2 0.2615175} PREDS {} SUCCS {{258 0 0-5954 {}}} CYCLES {}}
set a(0-5688) {NAME aif#17:aif:aif:asn(aif#17:land.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44278 LOC {0 1.0 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {} SUCCS {{258 0 0-5951 {}}} CYCLES {}}
set a(0-5689) {NAME aif#13:aif#1:asn(land#5.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44279 LOC {0 1.0 1 0.54301 1 0.54301 2 0.07436915} PREDS {} SUCCS {{258 0 0-5939 {}}} CYCLES {}}
set a(0-5690) {NAME acc:asn(acc#15(0).sva#2) TYPE ASSIGN PAR 0-5673 XREFS 44280 LOC {0 1.0 1 0.640514975 1 0.640514975 2 0.2615175} PREDS {} SUCCS {{258 0 0-5927 {}}} CYCLES {}}
set a(0-5691) {NAME aif#3:aif#1:asn(land#2.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44281 LOC {0 1.0 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {} SUCCS {{258 0 0-5924 {}}} CYCLES {}}
set a(0-5692) {NAME aif#1:aif:asn(land#3.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44282 LOC {0 1.0 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {} SUCCS {{258 0 0-5917 {}}} CYCLES {}}
set a(0-5693) {NAME aif:aif:asn(land.sva#1) TYPE ASSIGN PAR 0-5673 XREFS 44283 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{258 0 0-5890 {}}} CYCLES {}}
set a(0-5694) {NAME SHIFT:if:else:else:else:asn(regs.regs(1)) TYPE ASSIGN PAR 0-5673 XREFS 44284 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.47852382499999996} PREDS {{262 0 0-6290 {}}} SUCCS {{256 0 0-6290 {}} {258 0 0-6291 {}}} CYCLES {}}
set a(0-5695) {NAME MAC1:asn TYPE ASSIGN PAR 0-5673 XREFS 44285 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5696 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5696) {NAME MAC1:slc(regs.regs(2)) TYPE READSLICE PAR 0-5673 XREFS 44286 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{259 0 0-5695 {}}} SUCCS {{258 0 0-5699 {}}} CYCLES {}}
set a(0-5697) {NAME MAC1:asn#16 TYPE ASSIGN PAR 0-5673 XREFS 44287 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5698 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5698) {NAME MAC1:slc(regs.regs(2))#22 TYPE READSLICE PAR 0-5673 XREFS 44288 LOC {0 1.0 0 1.0 0 1.0 1 0.47852382499999996} PREDS {{259 0 0-5697 {}}} SUCCS {{259 0 0-5699 {}}} CYCLES {}}
set a(0-5699) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#42 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44289 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.5598630533364113} PREDS {{258 0 0-5696 {}} {259 0 0-5698 {}}} SUCCS {{258 0 0-5705 {}}} CYCLES {}}
set a(0-5700) {NAME MAC1:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44290 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {} SUCCS {{259 0 0-5701 {}}} CYCLES {}}
set a(0-5701) {NAME MAC1:slc(vin) TYPE READSLICE PAR 0-5673 XREFS 44291 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {{259 0 0-5700 {}}} SUCCS {{258 0 0-5704 {}}} CYCLES {}}
set a(0-5702) {NAME MAC1:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44292 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {} SUCCS {{259 0 0-5703 {}}} CYCLES {}}
set a(0-5703) {NAME MAC1:slc(vin)#9 TYPE READSLICE PAR 0-5673 XREFS 44293 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.47852382499999996} PREDS {{259 0 0-5702 {}}} SUCCS {{259 0 0-5704 {}}} CYCLES {}}
set a(0-5704) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#41 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44294 LOC {1 0.0 1 0.021533825 1 0.021533825 1 0.10287305333641131 1 0.5598630533364113} PREDS {{258 0 0-5701 {}} {259 0 0-5703 {}}} SUCCS {{259 0 0-5705 {}}} CYCLES {}}
set a(0-5705) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#45 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44295 LOC {1 0.081339275 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.6453889813734284} PREDS {{258 0 0-5699 {}} {259 0 0-5704 {}}} SUCCS {{258 0 0-5713 {}}} CYCLES {}}
set a(0-5706) {NAME MAC1:asn#19 TYPE ASSIGN PAR 0-5673 XREFS 44296 LOC {0 1.0 0 1.0 0 1.0 1 0.5598631} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5707 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5707) {NAME MAC1:slc(regs.regs(2))#23 TYPE READSLICE PAR 0-5673 XREFS 44297 LOC {0 1.0 0 1.0 0 1.0 1 0.5598631} PREDS {{259 0 0-5706 {}}} SUCCS {{259 0 0-5708 {}}} CYCLES {}}
set a(0-5708) {NAME MAC1:conc#79 TYPE CONCATENATE PAR 0-5673 XREFS 44298 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5707 {}}} SUCCS {{258 0 0-5712 {}}} CYCLES {}}
set a(0-5709) {NAME MAC1:asn#20 TYPE ASSIGN PAR 0-5673 XREFS 44299 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5710 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5710) {NAME MAC1:slc(regs.regs(1)) TYPE READSLICE PAR 0-5673 XREFS 44300 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5709 {}}} SUCCS {{259 0 0-5711 {}}} CYCLES {}}
set a(0-5711) {NAME MAC1:conc#80 TYPE CONCATENATE PAR 0-5673 XREFS 44301 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5710 {}}} SUCCS {{259 0 0-5712 {}}} CYCLES {}}
set a(0-5712) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#44 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44302 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.6453889813734284} PREDS {{258 0 0-5708 {}} {259 0 0-5711 {}}} SUCCS {{259 0 0-5713 {}}} CYCLES {}}
set a(0-5713) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#47 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44303 LOC {1 0.1668652 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.7350323534997776} PREDS {{258 0 0-5705 {}} {259 0 0-5712 {}}} SUCCS {{258 0 0-5725 {}}} CYCLES {}}
set a(0-5714) {NAME MAC1:asn#21 TYPE ASSIGN PAR 0-5673 XREFS 44304 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5715 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5715) {NAME MAC1:slc(regs.regs(1))#22 TYPE READSLICE PAR 0-5673 XREFS 44305 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5714 {}}} SUCCS {{259 0 0-5716 {}}} CYCLES {}}
set a(0-5716) {NAME MAC1:conc#81 TYPE CONCATENATE PAR 0-5673 XREFS 44306 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5715 {}}} SUCCS {{258 0 0-5720 {}}} CYCLES {}}
set a(0-5717) {NAME MAC1:asn#22 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44307 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {} SUCCS {{259 0 0-5718 {}}} CYCLES {}}
set a(0-5718) {NAME MAC1:slc(vin)#10 TYPE READSLICE PAR 0-5673 XREFS 44308 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5717 {}}} SUCCS {{259 0 0-5719 {}}} CYCLES {}}
set a(0-5719) {NAME MAC1:conc#82 TYPE CONCATENATE PAR 0-5673 XREFS 44309 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.5598631} PREDS {{259 0 0-5718 {}}} SUCCS {{259 0 0-5720 {}}} CYCLES {}}
set a(0-5720) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#43 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44310 LOC {1 0.0 1 0.1028731 1 0.1028731 1 0.18839898137342836 1 0.6453889813734284} PREDS {{258 0 0-5716 {}} {259 0 0-5719 {}}} SUCCS {{258 0 0-5724 {}}} CYCLES {}}
set a(0-5721) {NAME MAC1:asn#23 TYPE ASSIGN PAR 0-5673 XREFS 44311 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.645389025} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5722 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5722) {NAME MAC1:slc(regs.regs(1))#23 TYPE READSLICE PAR 0-5673 XREFS 44312 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.645389025} PREDS {{259 0 0-5721 {}}} SUCCS {{259 0 0-5723 {}}} CYCLES {}}
set a(0-5723) {NAME MAC1:conc#83 TYPE CONCATENATE PAR 0-5673 XREFS 44313 LOC {0 1.0 1 0.188399025 1 0.188399025 1 0.645389025} PREDS {{259 0 0-5722 {}}} SUCCS {{259 0 0-5724 {}}} CYCLES {}}
set a(0-5724) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#46 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44314 LOC {1 0.085525925 1 0.188399025 1 0.188399025 1 0.2780423534997777 1 0.7350323534997776} PREDS {{258 0 0-5720 {}} {259 0 0-5723 {}}} SUCCS {{259 0 0-5725 {}}} CYCLES {}}
set a(0-5725) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-5673 XREFS 44315 LOC {1 0.25650857499999996 1 0.27804239999999997 1 0.27804239999999997 1 0.37174506205035807 1 0.8287350620503581} PREDS {{258 0 0-5713 {}} {259 0 0-5724 {}}} SUCCS {{259 0 0-5726 {}}} CYCLES {}}
set a(0-5726) {NAME MAC1:slc TYPE READSLICE PAR 0-5673 XREFS 44316 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.8287351} PREDS {{259 0 0-5725 {}}} SUCCS {{258 0 0-5907 {}} {258 0 0-5911 {}} {258 0 0-5928 {}} {258 0 0-6269 {}}} CYCLES {}}
set a(0-5727) {NAME MAC1:asn#24 TYPE ASSIGN PAR 0-5673 XREFS 44317 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5728 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5728) {NAME MAC1:slc(regs.regs(2))#24 TYPE READSLICE PAR 0-5673 XREFS 44318 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{259 0 0-5727 {}}} SUCCS {{258 0 0-5731 {}}} CYCLES {}}
set a(0-5729) {NAME MAC1:asn#25 TYPE ASSIGN PAR 0-5673 XREFS 44319 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5730 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5730) {NAME MAC1:slc(regs.regs(2))#25 TYPE READSLICE PAR 0-5673 XREFS 44320 LOC {0 1.0 0 1.0 0 1.0 1 0.564156275} PREDS {{259 0 0-5729 {}}} SUCCS {{259 0 0-5731 {}}} CYCLES {}}
set a(0-5731) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#49 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44321 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.6454955033364113} PREDS {{258 0 0-5728 {}} {259 0 0-5730 {}}} SUCCS {{258 0 0-5737 {}}} CYCLES {}}
set a(0-5732) {NAME MAC1:asn#26 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44322 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {} SUCCS {{259 0 0-5733 {}}} CYCLES {}}
set a(0-5733) {NAME MAC1:slc(vin)#11 TYPE READSLICE PAR 0-5673 XREFS 44323 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {{259 0 0-5732 {}}} SUCCS {{258 0 0-5736 {}}} CYCLES {}}
set a(0-5734) {NAME MAC1:asn#27 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44324 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {} SUCCS {{259 0 0-5735 {}}} CYCLES {}}
set a(0-5735) {NAME MAC1:slc(vin)#12 TYPE READSLICE PAR 0-5673 XREFS 44325 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.564156275} PREDS {{259 0 0-5734 {}}} SUCCS {{259 0 0-5736 {}}} CYCLES {}}
set a(0-5736) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#48 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44326 LOC {1 0.0 1 0.10716627499999999 1 0.10716627499999999 1 0.1885055033364113 1 0.6454955033364113} PREDS {{258 0 0-5733 {}} {259 0 0-5735 {}}} SUCCS {{259 0 0-5737 {}}} CYCLES {}}
set a(0-5737) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#52 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44327 LOC {1 0.081339275 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.7310214313734282} PREDS {{258 0 0-5731 {}} {259 0 0-5736 {}}} SUCCS {{258 0 0-5745 {}}} CYCLES {}}
set a(0-5738) {NAME MAC1:asn#28 TYPE ASSIGN PAR 0-5673 XREFS 44328 LOC {0 1.0 0 1.0 0 1.0 1 0.6454955499999999} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5739 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5739) {NAME MAC1:slc(regs.regs(2))#26 TYPE READSLICE PAR 0-5673 XREFS 44329 LOC {0 1.0 0 1.0 0 1.0 1 0.6454955499999999} PREDS {{259 0 0-5738 {}}} SUCCS {{259 0 0-5740 {}}} CYCLES {}}
set a(0-5740) {NAME MAC1:conc TYPE CONCATENATE PAR 0-5673 XREFS 44330 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-5739 {}}} SUCCS {{258 0 0-5744 {}}} CYCLES {}}
set a(0-5741) {NAME MAC1:asn#29 TYPE ASSIGN PAR 0-5673 XREFS 44331 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5742 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5742) {NAME MAC1:slc(regs.regs(1))#24 TYPE READSLICE PAR 0-5673 XREFS 44332 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{259 0 0-5741 {}}} SUCCS {{259 0 0-5743 {}}} CYCLES {}}
set a(0-5743) {NAME MAC1:conc#84 TYPE CONCATENATE PAR 0-5673 XREFS 44333 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-5742 {}}} SUCCS {{259 0 0-5744 {}}} CYCLES {}}
set a(0-5744) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#51 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44334 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.7310214313734282} PREDS {{258 0 0-5740 {}} {259 0 0-5743 {}}} SUCCS {{259 0 0-5745 {}}} CYCLES {}}
set a(0-5745) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#54 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44335 LOC {1 0.1668652 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.8206648034997776} PREDS {{258 0 0-5737 {}} {259 0 0-5744 {}}} SUCCS {{258 0 0-5757 {}}} CYCLES {}}
set a(0-5746) {NAME MAC1:asn#30 TYPE ASSIGN PAR 0-5673 XREFS 44336 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5747 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5747) {NAME MAC1:slc(regs.regs(1))#25 TYPE READSLICE PAR 0-5673 XREFS 44337 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.6454955499999999} PREDS {{259 0 0-5746 {}}} SUCCS {{259 0 0-5748 {}}} CYCLES {}}
set a(0-5748) {NAME MAC1:conc#85 TYPE CONCATENATE PAR 0-5673 XREFS 44338 LOC {0 1.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-5747 {}}} SUCCS {{258 0 0-5752 {}}} CYCLES {}}
set a(0-5749) {NAME MAC1:asn#31 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44339 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {} SUCCS {{259 0 0-5750 {}}} CYCLES {}}
set a(0-5750) {NAME MAC1:slc(vin)#13 TYPE READSLICE PAR 0-5673 XREFS 44340 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-5749 {}}} SUCCS {{259 0 0-5751 {}}} CYCLES {}}
set a(0-5751) {NAME MAC1:conc#86 TYPE CONCATENATE PAR 0-5673 XREFS 44341 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.6454955499999999} PREDS {{259 0 0-5750 {}}} SUCCS {{259 0 0-5752 {}}} CYCLES {}}
set a(0-5752) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#50 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44342 LOC {1 0.0 1 0.18850555 1 0.18850555 1 0.27403143137342834 1 0.7310214313734282} PREDS {{258 0 0-5748 {}} {259 0 0-5751 {}}} SUCCS {{258 0 0-5756 {}}} CYCLES {}}
set a(0-5753) {NAME MAC1:asn#32 TYPE ASSIGN PAR 0-5673 XREFS 44343 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.7310214749999999} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5754 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5754) {NAME MAC1:slc(regs.regs(1))#26 TYPE READSLICE PAR 0-5673 XREFS 44344 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.7310214749999999} PREDS {{259 0 0-5753 {}}} SUCCS {{259 0 0-5755 {}}} CYCLES {}}
set a(0-5755) {NAME MAC1:conc#87 TYPE CONCATENATE PAR 0-5673 XREFS 44345 LOC {0 1.0 1 0.27403147499999997 1 0.27403147499999997 1 0.7310214749999999} PREDS {{259 0 0-5754 {}}} SUCCS {{259 0 0-5756 {}}} CYCLES {}}
set a(0-5756) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#53 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44346 LOC {1 0.085525925 1 0.27403147499999997 1 0.27403147499999997 1 0.36367480349977765 1 0.8206648034997776} PREDS {{258 0 0-5752 {}} {259 0 0-5755 {}}} SUCCS {{259 0 0-5757 {}}} CYCLES {}}
set a(0-5757) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#39 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-5673 XREFS 44347 LOC {1 0.25650857499999996 1 0.36367485 1 0.36367485 1 0.45737751205035815 1 0.9143675120503582} PREDS {{258 0 0-5745 {}} {259 0 0-5756 {}}} SUCCS {{259 0 0-5758 {}}} CYCLES {}}
set a(0-5758) {NAME MAC1:slc#3 TYPE READSLICE PAR 0-5673 XREFS 44348 LOC {1 0.350211275 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{259 0 0-5757 {}}} SUCCS {{258 0 0-5919 {}} {258 0 0-5933 {}} {258 0 0-6279 {}}} CYCLES {}}
set a(0-5759) {NAME MAC1:asn#33 TYPE ASSIGN PAR 0-5673 XREFS 44349 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5760 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5760) {NAME MAC1:slc(regs.regs(2))#27 TYPE READSLICE PAR 0-5673 XREFS 44350 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-5759 {}}} SUCCS {{258 0 0-5763 {}}} CYCLES {}}
set a(0-5761) {NAME MAC1:asn#34 TYPE ASSIGN PAR 0-5673 XREFS 44351 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5762 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5762) {NAME MAC1:slc(regs.regs(2))#28 TYPE READSLICE PAR 0-5673 XREFS 44352 LOC {0 1.0 0 1.0 0 1.0 1 0.649788725} PREDS {{259 0 0-5761 {}}} SUCCS {{259 0 0-5763 {}}} CYCLES {}}
set a(0-5763) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#56 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44353 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.7311279533364112} PREDS {{258 0 0-5760 {}} {259 0 0-5762 {}}} SUCCS {{258 0 0-5769 {}}} CYCLES {}}
set a(0-5764) {NAME MAC1:asn#35 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44354 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {} SUCCS {{259 0 0-5765 {}}} CYCLES {}}
set a(0-5765) {NAME MAC1:slc(vin)#14 TYPE READSLICE PAR 0-5673 XREFS 44355 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {{259 0 0-5764 {}}} SUCCS {{258 0 0-5768 {}}} CYCLES {}}
set a(0-5766) {NAME MAC1:asn#36 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44356 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {} SUCCS {{259 0 0-5767 {}}} CYCLES {}}
set a(0-5767) {NAME MAC1:slc(vin)#15 TYPE READSLICE PAR 0-5673 XREFS 44357 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.649788725} PREDS {{259 0 0-5766 {}}} SUCCS {{259 0 0-5768 {}}} CYCLES {}}
set a(0-5768) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME MAC1:acc#55 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44358 LOC {1 0.0 1 0.192798725 1 0.192798725 1 0.27413795333641133 1 0.7311279533364112} PREDS {{258 0 0-5765 {}} {259 0 0-5767 {}}} SUCCS {{259 0 0-5769 {}}} CYCLES {}}
set a(0-5769) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#59 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44359 LOC {1 0.081339275 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.8166538813734283} PREDS {{258 0 0-5763 {}} {259 0 0-5768 {}}} SUCCS {{258 0 0-5777 {}}} CYCLES {}}
set a(0-5770) {NAME MAC1:asn#37 TYPE ASSIGN PAR 0-5673 XREFS 44360 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{262 0 0-6291 {}}} SUCCS {{259 0 0-5771 {}} {256 0 0-6291 {}}} CYCLES {}}
set a(0-5771) {NAME MAC1:slc(regs.regs(2))#29 TYPE READSLICE PAR 0-5673 XREFS 44361 LOC {0 1.0 0 1.0 0 1.0 1 0.731128} PREDS {{259 0 0-5770 {}}} SUCCS {{259 0 0-5772 {}}} CYCLES {}}
set a(0-5772) {NAME MAC1:conc#88 TYPE CONCATENATE PAR 0-5673 XREFS 44362 LOC {0 1.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-5771 {}}} SUCCS {{258 0 0-5776 {}}} CYCLES {}}
set a(0-5773) {NAME MAC1:asn#38 TYPE ASSIGN PAR 0-5673 XREFS 44363 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5774 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5774) {NAME MAC1:slc(regs.regs(1))#27 TYPE READSLICE PAR 0-5673 XREFS 44364 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{259 0 0-5773 {}}} SUCCS {{259 0 0-5775 {}}} CYCLES {}}
set a(0-5775) {NAME MAC1:conc#89 TYPE CONCATENATE PAR 0-5673 XREFS 44365 LOC {0 1.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-5774 {}}} SUCCS {{259 0 0-5776 {}}} CYCLES {}}
set a(0-5776) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#58 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44366 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.8166538813734283} PREDS {{258 0 0-5772 {}} {259 0 0-5775 {}}} SUCCS {{259 0 0-5777 {}}} CYCLES {}}
set a(0-5777) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#61 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44367 LOC {1 0.1668652 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.9062972534997776} PREDS {{258 0 0-5769 {}} {259 0 0-5776 {}}} SUCCS {{258 0 0-5789 {}}} CYCLES {}}
set a(0-5778) {NAME MAC1:asn#39 TYPE ASSIGN PAR 0-5673 XREFS 44368 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5779 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5779) {NAME MAC1:slc(regs.regs(1))#28 TYPE READSLICE PAR 0-5673 XREFS 44369 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.731128} PREDS {{259 0 0-5778 {}}} SUCCS {{259 0 0-5780 {}}} CYCLES {}}
set a(0-5780) {NAME MAC1:conc#90 TYPE CONCATENATE PAR 0-5673 XREFS 44370 LOC {0 1.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-5779 {}}} SUCCS {{258 0 0-5784 {}}} CYCLES {}}
set a(0-5781) {NAME MAC1:asn#40 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44371 LOC {1 0.0 1 0.274138 1 0.274138 1 0.731128} PREDS {} SUCCS {{259 0 0-5782 {}}} CYCLES {}}
set a(0-5782) {NAME MAC1:slc(vin)#16 TYPE READSLICE PAR 0-5673 XREFS 44372 LOC {1 0.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-5781 {}}} SUCCS {{259 0 0-5783 {}}} CYCLES {}}
set a(0-5783) {NAME MAC1:conc#91 TYPE CONCATENATE PAR 0-5673 XREFS 44373 LOC {1 0.0 1 0.274138 1 0.274138 1 0.731128} PREDS {{259 0 0-5782 {}}} SUCCS {{259 0 0-5784 {}}} CYCLES {}}
set a(0-5784) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME MAC1:acc#57 TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44374 LOC {1 0.0 1 0.274138 1 0.274138 1 0.35966388137342836 1 0.8166538813734283} PREDS {{258 0 0-5780 {}} {259 0 0-5783 {}}} SUCCS {{258 0 0-5788 {}}} CYCLES {}}
set a(0-5785) {NAME MAC1:asn#41 TYPE ASSIGN PAR 0-5673 XREFS 44375 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.816653925} PREDS {{262 0 0-6290 {}}} SUCCS {{259 0 0-5786 {}} {256 0 0-6290 {}}} CYCLES {}}
set a(0-5786) {NAME MAC1:slc(regs.regs(1))#29 TYPE READSLICE PAR 0-5673 XREFS 44376 LOC {0 1.0 1 0.1028731 1 0.1028731 1 0.816653925} PREDS {{259 0 0-5785 {}}} SUCCS {{259 0 0-5787 {}}} CYCLES {}}
set a(0-5787) {NAME MAC1:conc#92 TYPE CONCATENATE PAR 0-5673 XREFS 44377 LOC {0 1.0 1 0.359663925 1 0.359663925 1 0.816653925} PREDS {{259 0 0-5786 {}}} SUCCS {{259 0 0-5788 {}}} CYCLES {}}
set a(0-5788) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME MAC1:acc#60 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44378 LOC {1 0.085525925 1 0.359663925 1 0.359663925 1 0.4493072534997777 1 0.9062972534997776} PREDS {{258 0 0-5784 {}} {259 0 0-5787 {}}} SUCCS {{259 0 0-5789 {}}} CYCLES {}}
set a(0-5789) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(13,0,13,0,14) AREA_SCORE 14.22 QUANTITY 3 NAME MAC1:acc#40 TYPE ACCU DELAY {1.50 ns} LIBRARY_DELAY {1.50 ns} PAR 0-5673 XREFS 44379 LOC {1 0.25650857499999996 1 0.44930729999999997 1 0.44930729999999997 1 0.5430099620503581 1 0.9999999620503581} PREDS {{258 0 0-5777 {}} {259 0 0-5788 {}}} SUCCS {{259 0 0-5790 {}}} CYCLES {}}
set a(0-5790) {NAME MAC1:slc#4 TYPE READSLICE PAR 0-5673 XREFS 44380 LOC {1 0.350211275 1 0.54301 1 0.54301 2 0.07436915} PREDS {{259 0 0-5789 {}}} SUCCS {{258 0 0-5941 {}} {258 0 0-5945 {}} {258 0 0-6282 {}}} CYCLES {}}
set a(0-5791) {NAME asn#277 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44381 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {} SUCCS {{259 0 0-5792 {}}} CYCLES {}}
set a(0-5792) {NAME slc(vga_xy#1)#17 TYPE READSLICE PAR 0-5673 XREFS 44382 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {{259 0 0-5791 {}}} SUCCS {{259 0 0-5793 {}}} CYCLES {}}
set a(0-5793) {NAME if#3:conc#3 TYPE CONCATENATE PAR 0-5673 XREFS 44383 LOC {1 0.0 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {{259 0 0-5792 {}}} SUCCS {{258 0 0-5804 {}}} CYCLES {}}
set a(0-5794) {NAME asn#278 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44384 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {} SUCCS {{259 0 0-5795 {}}} CYCLES {}}
set a(0-5795) {NAME slc(vga_xy#1)#18 TYPE READSLICE PAR 0-5673 XREFS 44385 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-5794 {}}} SUCCS {{259 0 0-5796 {}}} CYCLES {}}
set a(0-5796) {NAME if#3:conc#4 TYPE CONCATENATE PAR 0-5673 XREFS 44386 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-5795 {}}} SUCCS {{258 0 0-5802 {}}} CYCLES {}}
set a(0-5797) {NAME asn#279 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44387 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {} SUCCS {{259 0 0-5798 {}}} CYCLES {}}
set a(0-5798) {NAME slc(vga_xy#1)#19 TYPE READSLICE PAR 0-5673 XREFS 44388 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-5797 {}}} SUCCS {{258 0 0-5801 {}}} CYCLES {}}
set a(0-5799) {NAME asn#280 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44389 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {} SUCCS {{259 0 0-5800 {}}} CYCLES {}}
set a(0-5800) {NAME slc(vga_xy#1)#15 TYPE READSLICE PAR 0-5673 XREFS 44390 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{259 0 0-5799 {}}} SUCCS {{259 0 0-5801 {}}} CYCLES {}}
set a(0-5801) {NAME if#3:conc#5 TYPE CONCATENATE PAR 0-5673 XREFS 44391 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.8982083} PREDS {{258 0 0-5798 {}} {259 0 0-5800 {}}} SUCCS {{259 0 0-5802 {}}} CYCLES {}}
set a(0-5802) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-5673 XREFS 44392 LOC {1 0.0 1 0.284903825 1 0.284903825 1 0.3382508451789505 1 0.9515553201789504} PREDS {{258 0 0-5796 {}} {259 0 0-5801 {}}} SUCCS {{259 0 0-5803 {}}} CYCLES {}}
set a(0-5803) {NAME if#3:slc TYPE READSLICE PAR 0-5673 XREFS 44393 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.951555375} PREDS {{259 0 0-5802 {}}} SUCCS {{259 0 0-5804 {}}} CYCLES {}}
set a(0-5804) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44394 LOC {1 0.053347075 1 0.33825089999999997 1 0.33825089999999997 1 0.386695484496936 1 0.999999959496936} PREDS {{258 0 0-5793 {}} {259 0 0-5803 {}}} SUCCS {{258 0 0-5819 {}}} CYCLES {}}
set a(0-5805) {NAME asn#281 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44395 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {} SUCCS {{259 0 0-5806 {}}} CYCLES {}}
set a(0-5806) {NAME slc(vga_xy#1)#20 TYPE READSLICE PAR 0-5673 XREFS 44396 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5805 {}}} SUCCS {{259 0 0-5807 {}}} CYCLES {}}
set a(0-5807) {NAME if#3:not#1 TYPE NOT PAR 0-5673 XREFS 44397 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5806 {}}} SUCCS {{259 0 0-5808 {}}} CYCLES {}}
set a(0-5808) {NAME if#3:conc#6 TYPE CONCATENATE PAR 0-5673 XREFS 44398 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5807 {}}} SUCCS {{259 0 0-5809 {}}} CYCLES {}}
set a(0-5809) {NAME if#3:conc TYPE CONCATENATE PAR 0-5673 XREFS 44399 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5808 {}}} SUCCS {{258 0 0-5817 {}}} CYCLES {}}
set a(0-5810) {NAME asn#282 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44400 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {} SUCCS {{259 0 0-5811 {}}} CYCLES {}}
set a(0-5811) {NAME slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44401 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5810 {}}} SUCCS {{259 0 0-5812 {}}} CYCLES {}}
set a(0-5812) {NAME if#3:not#2 TYPE NOT PAR 0-5673 XREFS 44402 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5811 {}}} SUCCS {{259 0 0-5813 {}}} CYCLES {}}
set a(0-5813) {NAME if#3:conc#1 TYPE CONCATENATE PAR 0-5673 XREFS 44403 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5812 {}}} SUCCS {{258 0 0-5816 {}}} CYCLES {}}
set a(0-5814) {NAME asn#283 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44404 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {} SUCCS {{259 0 0-5815 {}}} CYCLES {}}
set a(0-5815) {NAME slc(vga_xy#1)#16 TYPE READSLICE PAR 0-5673 XREFS 44405 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{259 0 0-5814 {}}} SUCCS {{259 0 0-5816 {}}} CYCLES {}}
set a(0-5816) {NAME if#3:conc#7 TYPE CONCATENATE PAR 0-5673 XREFS 44406 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.9414002499999999} PREDS {{258 0 0-5813 {}} {259 0 0-5815 {}}} SUCCS {{259 0 0-5817 {}}} CYCLES {}}
set a(0-5817) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,0,6) AREA_SCORE 6.28 QUANTITY 1 NAME if#3:acc#3 TYPE ACCU DELAY {0.94 ns} LIBRARY_DELAY {0.94 ns} PAR 0-5673 XREFS 44407 LOC {1 0.0 1 0.328095775 1 0.328095775 1 0.386695484496936 1 0.999999959496936} PREDS {{258 0 0-5809 {}} {259 0 0-5816 {}}} SUCCS {{259 0 0-5818 {}}} CYCLES {}}
set a(0-5818) {NAME if#3:slc#1 TYPE READSLICE PAR 0-5673 XREFS 44408 LOC {1 0.05859975 1 0.386695525 1 0.386695525 2 0.00769805} PREDS {{259 0 0-5817 {}}} SUCCS {{259 0 0-5819 {}}} CYCLES {}}
set a(0-5819) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#16 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44409 LOC {1 0.1017917 1 0.386695525 1 0.386695525 1 0.43514010949693605 2 0.05614263449693606} PREDS {{258 0 0-5804 {}} {259 0 0-5818 {}}} SUCCS {{259 0 0-5820 {}} {258 0 0-5824 {}} {258 0 0-5825 {}} {258 0 0-5829 {}}} CYCLES {}}
set a(0-5820) {NAME if#3:slc(acc.imod#2)#3 TYPE READSLICE PAR 0-5673 XREFS 44410 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-5819 {}}} SUCCS {{259 0 0-5821 {}}} CYCLES {}}
set a(0-5821) {NAME if#3:not#3 TYPE NOT PAR 0-5673 XREFS 44411 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-5820 {}}} SUCCS {{259 0 0-5822 {}}} CYCLES {}}
set a(0-5822) {NAME if#3:conc#2 TYPE CONCATENATE PAR 0-5673 XREFS 44412 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-5821 {}}} SUCCS {{259 0 0-5823 {}}} CYCLES {}}
set a(0-5823) {NAME if#3:conc#9 TYPE CONCATENATE PAR 0-5673 XREFS 44413 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{259 0 0-5822 {}}} SUCCS {{258 0 0-5827 {}}} CYCLES {}}
set a(0-5824) {NAME if#3:slc(acc.imod#2)#1 TYPE READSLICE PAR 0-5673 XREFS 44414 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{258 0 0-5819 {}}} SUCCS {{258 0 0-5826 {}}} CYCLES {}}
set a(0-5825) {NAME if#3:slc(acc.imod#2) TYPE READSLICE PAR 0-5673 XREFS 44415 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{258 0 0-5819 {}}} SUCCS {{259 0 0-5826 {}}} CYCLES {}}
set a(0-5826) {NAME if#3:conc#10 TYPE CONCATENATE PAR 0-5673 XREFS 44416 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.056142674999999996} PREDS {{258 0 0-5824 {}} {259 0 0-5825 {}}} SUCCS {{259 0 0-5827 {}}} CYCLES {}}
set a(0-5827) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME if#3:acc#5 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44417 LOC {1 0.150236325 1 0.43514015 1 0.43514015 1 0.48358473449693606 2 0.10458725949693606} PREDS {{258 0 0-5823 {}} {259 0 0-5826 {}}} SUCCS {{259 0 0-5828 {}}} CYCLES {}}
set a(0-5828) {NAME if#3:slc#2 TYPE READSLICE PAR 0-5673 XREFS 44418 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 2 0.1045873} PREDS {{259 0 0-5827 {}}} SUCCS {{258 0 0-5831 {}}} CYCLES {}}
set a(0-5829) {NAME if#3:slc(acc.imod#2)#2 TYPE READSLICE PAR 0-5673 XREFS 44419 LOC {1 0.150236325 1 0.43514015 1 0.43514015 2 0.1045873} PREDS {{258 0 0-5819 {}}} SUCCS {{259 0 0-5830 {}}} CYCLES {}}
set a(0-5830) {NAME if#3:conc#8 TYPE CONCATENATE PAR 0-5673 XREFS 44420 LOC {1 0.150236325 1 0.48358477499999997 1 0.48358477499999997 2 0.1045873} PREDS {{259 0 0-5829 {}}} SUCCS {{259 0 0-5831 {}}} CYCLES {}}
set a(0-5831) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#3:acc#1 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-5673 XREFS 44421 LOC {1 0.19868095 1 0.48358477499999997 1 0.48358477499999997 1 0.5369317951789505 2 0.15793432017895048} PREDS {{258 0 0-5828 {}} {259 0 0-5830 {}}} SUCCS {{259 0 0-5832 {}} {258 0 0-5835 {}}} CYCLES {}}
set a(0-5832) {NAME slc(exs.imod) TYPE READSLICE PAR 0-5673 XREFS 44422 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.157934375} PREDS {{259 0 0-5831 {}}} SUCCS {{259 0 0-5833 {}}} CYCLES {}}
set a(0-5833) {NAME if#3:not TYPE NOT PAR 0-5673 XREFS 44423 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.157934375} PREDS {{259 0 0-5832 {}}} SUCCS {{259 0 0-5834 {}}} CYCLES {}}
set a(0-5834) {NAME if#3:xor TYPE XOR PAR 0-5673 XREFS 44424 LOC {1 0.252028025 1 0.53693185 1 0.53693185 2 0.157934375} PREDS {{259 0 0-5833 {}}} SUCCS {{259 0 0-5835 {}}} CYCLES {}}
set a(0-5835) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#3:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5673 XREFS 44425 LOC {1 0.252028025 1 0.53693185 1 0.53693185 1 0.5805199648622739 2 0.20152248986227383} PREDS {{258 0 0-5831 {}} {259 0 0-5834 {}}} SUCCS {{259 0 0-5836 {}} {258 0 0-5837 {}} {258 0 0-5838 {}} {258 0 0-5839 {}}} CYCLES {}}
set a(0-5836) {NAME slc(if#3:acc.svs) TYPE READSLICE PAR 0-5673 XREFS 44426 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{259 0 0-5835 {}}} SUCCS {{258 0 0-5840 {}}} CYCLES {}}
set a(0-5837) {NAME slc(if#3:acc.svs)#1 TYPE READSLICE PAR 0-5673 XREFS 44427 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-5835 {}}} SUCCS {{258 0 0-5840 {}}} CYCLES {}}
set a(0-5838) {NAME slc(if#3:acc.svs)#2 TYPE READSLICE PAR 0-5673 XREFS 44428 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-5835 {}}} SUCCS {{258 0 0-5840 {}}} CYCLES {}}
set a(0-5839) {NAME slc(if#3:acc.svs)#3 TYPE READSLICE PAR 0-5673 XREFS 44429 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-5835 {}}} SUCCS {{259 0 0-5840 {}}} CYCLES {}}
set a(0-5840) {NAME or TYPE OR PAR 0-5673 XREFS 44430 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-5838 {}} {258 0 0-5837 {}} {258 0 0-5836 {}} {259 0 0-5839 {}}} SUCCS {{258 0 0-5842 {}} {258 0 0-5845 {}}} CYCLES {}}
set a(0-5841) {NAME asn#284 TYPE ASSIGN PAR 0-5673 XREFS 44431 LOC {0 1.0 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{262 0 0-6292 {}}} SUCCS {{258 0 0-5843 {}} {256 0 0-6292 {}}} CYCLES {}}
set a(0-5842) {NAME exs TYPE SIGNEXTEND PAR 0-5673 XREFS 44432 LOC {1 0.2956162 1 0.580520025 1 0.580520025 2 0.20152255} PREDS {{258 0 0-5840 {}}} SUCCS {{259 0 0-5843 {}}} CYCLES {}}
set a(0-5843) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44433 LOC {1 0.2956162 1 0.580520025 1 0.580520025 1 0.5969267562638539 2 0.2179292812638539} PREDS {{258 0 0-5841 {}} {259 0 0-5842 {}}} SUCCS {{258 0 0-5926 {}} {258 0 0-5927 {}}} CYCLES {}}
set a(0-5844) {NAME asn#285 TYPE ASSIGN PAR 0-5673 XREFS 44434 LOC {0 1.0 1 0.6701634 1 0.6701634 2 0.20152255} PREDS {{262 0 0-6293 {}}} SUCCS {{258 0 0-5846 {}} {256 0 0-6293 {}}} CYCLES {}}
set a(0-5845) {NAME exs#3 TYPE SIGNEXTEND PAR 0-5673 XREFS 44435 LOC {1 0.2956162 1 0.6701634 1 0.6701634 2 0.20152255} PREDS {{258 0 0-5840 {}}} SUCCS {{259 0 0-5846 {}}} CYCLES {}}
set a(0-5846) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(4,2) AREA_SCORE 2.92 QUANTITY 2 NAME and#2 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44436 LOC {1 0.2956162 1 0.6701634 1 0.6701634 1 0.6865701312638539 2 0.2179292812638539} PREDS {{258 0 0-5844 {}} {259 0 0-5845 {}}} SUCCS {{258 0 0-5953 {}} {258 0 0-5954 {}}} CYCLES {}}
set a(0-5847) {NAME if#4:asn TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44437 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5848 {}}} CYCLES {}}
set a(0-5848) {NAME if#4:slc(vga_xy#1) TYPE READSLICE PAR 0-5673 XREFS 44438 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5847 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5849) {NAME if#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44439 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5850 {}}} CYCLES {}}
set a(0-5850) {NAME if#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5673 XREFS 44440 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5849 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5851) {NAME if#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44441 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5852 {}}} CYCLES {}}
set a(0-5852) {NAME if#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44442 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5851 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5853) {NAME if#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44443 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5854 {}}} CYCLES {}}
set a(0-5854) {NAME if#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5673 XREFS 44444 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5853 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5855) {NAME if#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44445 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5856 {}}} CYCLES {}}
set a(0-5856) {NAME if#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5673 XREFS 44446 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5855 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5857) {NAME if#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44447 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5858 {}}} CYCLES {}}
set a(0-5858) {NAME if#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5673 XREFS 44448 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5857 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5859) {NAME if#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44449 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5860 {}}} CYCLES {}}
set a(0-5860) {NAME if#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5673 XREFS 44450 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5859 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5861) {NAME if#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44451 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5862 {}}} CYCLES {}}
set a(0-5862) {NAME if#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5673 XREFS 44452 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5861 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5863) {NAME if#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44453 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5864 {}}} CYCLES {}}
set a(0-5864) {NAME if#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5673 XREFS 44454 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5863 {}}} SUCCS {{258 0 0-5867 {}}} CYCLES {}}
set a(0-5865) {NAME if#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44455 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {} SUCCS {{259 0 0-5866 {}}} CYCLES {}}
set a(0-5866) {NAME if#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5673 XREFS 44456 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5865 {}}} SUCCS {{259 0 0-5867 {}}} CYCLES {}}
set a(0-5867) {NAME if#4:nor TYPE NOR PAR 0-5673 XREFS 44457 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{258 0 0-5864 {}} {258 0 0-5862 {}} {258 0 0-5860 {}} {258 0 0-5858 {}} {258 0 0-5856 {}} {258 0 0-5854 {}} {258 0 0-5852 {}} {258 0 0-5850 {}} {258 0 0-5848 {}} {259 0 0-5866 {}}} SUCCS {{259 0 0-5868 {}} {258 0 0-5890 {}} {258 0 0-6172 {}} {258 0 0-6195 {}}} CYCLES {}}
set a(0-5868) {NAME asel TYPE SELECT PAR 0-5673 XREFS 44458 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5867 {}}} SUCCS {{146 0 0-5869 {}} {146 0 0-5870 {}} {146 0 0-5871 {}} {146 0 0-5872 {}} {146 0 0-5873 {}} {146 0 0-5874 {}} {146 0 0-5875 {}} {146 0 0-5876 {}} {146 0 0-5877 {}} {146 0 0-5878 {}} {146 0 0-5879 {}} {146 0 0-5880 {}} {146 0 0-5881 {}} {146 0 0-5882 {}} {146 0 0-5883 {}} {146 0 0-5884 {}} {146 0 0-5885 {}} {146 0 0-5886 {}} {146 0 0-5887 {}} {146 0 0-5888 {}} {146 0 0-5889 {}}} CYCLES {}}
set a(0-5869) {NAME if#4:asn#10 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44459 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5870 {}}} CYCLES {}}
set a(0-5870) {NAME if#4:slc(vga_xy#1)#10 TYPE READSLICE PAR 0-5673 XREFS 44460 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5869 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5871) {NAME if#4:asn#11 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44461 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5872 {}}} CYCLES {}}
set a(0-5872) {NAME if#4:slc(vga_xy#1)#11 TYPE READSLICE PAR 0-5673 XREFS 44462 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5871 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5873) {NAME if#4:asn#12 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44463 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5874 {}}} CYCLES {}}
set a(0-5874) {NAME if#4:slc(vga_xy#1)#12 TYPE READSLICE PAR 0-5673 XREFS 44464 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5873 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5875) {NAME if#4:asn#13 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44465 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5876 {}}} CYCLES {}}
set a(0-5876) {NAME if#4:slc(vga_xy#1)#13 TYPE READSLICE PAR 0-5673 XREFS 44466 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5875 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5877) {NAME if#4:asn#14 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44467 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5878 {}}} CYCLES {}}
set a(0-5878) {NAME if#4:slc(vga_xy#1)#14 TYPE READSLICE PAR 0-5673 XREFS 44468 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5877 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5879) {NAME if#4:asn#15 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44469 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5880 {}}} CYCLES {}}
set a(0-5880) {NAME if#4:slc(vga_xy#1)#15 TYPE READSLICE PAR 0-5673 XREFS 44470 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5879 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5881) {NAME if#4:asn#16 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44471 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5882 {}}} CYCLES {}}
set a(0-5882) {NAME if#4:slc(vga_xy#1)#16 TYPE READSLICE PAR 0-5673 XREFS 44472 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5881 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5883) {NAME if#4:asn#17 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44473 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5884 {}}} CYCLES {}}
set a(0-5884) {NAME if#4:slc(vga_xy#1)#17 TYPE READSLICE PAR 0-5673 XREFS 44474 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5883 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5885) {NAME if#4:asn#18 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44475 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5886 {}}} CYCLES {}}
set a(0-5886) {NAME if#4:slc(vga_xy#1)#18 TYPE READSLICE PAR 0-5673 XREFS 44476 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5885 {}}} SUCCS {{258 0 0-5889 {}}} CYCLES {}}
set a(0-5887) {NAME if#4:asn#19 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44477 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}}} SUCCS {{259 0 0-5888 {}}} CYCLES {}}
set a(0-5888) {NAME if#4:slc(vga_xy#1)#19 TYPE READSLICE PAR 0-5673 XREFS 44478 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {259 0 0-5887 {}}} SUCCS {{259 0 0-5889 {}}} CYCLES {}}
set a(0-5889) {NAME aif:nor TYPE NOR PAR 0-5673 XREFS 44479 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{146 0 0-5868 {}} {258 0 0-5886 {}} {258 0 0-5884 {}} {258 0 0-5882 {}} {258 0 0-5880 {}} {258 0 0-5878 {}} {258 0 0-5876 {}} {258 0 0-5874 {}} {258 0 0-5872 {}} {258 0 0-5870 {}} {259 0 0-5888 {}}} SUCCS {{259 0 0-5890 {}}} CYCLES {}}
set a(0-5890) {NAME if#4:and TYPE AND PAR 0-5673 XREFS 44480 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{258 0 0-5867 {}} {258 0 0-5693 {}} {259 0 0-5889 {}}} SUCCS {{258 0 0-5892 {}} {258 0 0-5896 {}} {258 0 0-5900 {}} {258 0 0-5904 {}}} CYCLES {}}
set a(0-5891) {NAME asn#286 TYPE ASSIGN PAR 0-5673 XREFS 44481 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{262 0 0-6294 {}}} SUCCS {{258 0 0-5894 {}} {256 0 0-6294 {}}} CYCLES {}}
set a(0-5892) {NAME not#33 TYPE NOT PAR 0-5673 XREFS 44482 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{258 0 0-5890 {}}} SUCCS {{259 0 0-5893 {}}} CYCLES {}}
set a(0-5893) {NAME exs#4 TYPE SIGNEXTEND PAR 0-5673 XREFS 44483 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5892 {}}} SUCCS {{259 0 0-5894 {}}} CYCLES {}}
set a(0-5894) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#3 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44484 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.33302268126385387} PREDS {{258 0 0-5891 {}} {259 0 0-5893 {}}} SUCCS {{258 0 0-5970 {}} {258 0 0-5971 {}} {258 0 0-5972 {}} {258 0 0-5973 {}} {258 0 0-5974 {}} {258 0 0-5975 {}} {258 0 0-5976 {}} {258 0 0-5977 {}} {258 0 0-5978 {}} {258 0 0-5979 {}} {258 0 0-5987 {}}} CYCLES {}}
set a(0-5895) {NAME asn#287 TYPE ASSIGN PAR 0-5673 XREFS 44485 LOC {0 1.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{262 0 0-6295 {}}} SUCCS {{258 0 0-5898 {}} {256 0 0-6295 {}}} CYCLES {}}
set a(0-5896) {NAME not#34 TYPE NOT PAR 0-5673 XREFS 44486 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{258 0 0-5890 {}}} SUCCS {{259 0 0-5897 {}}} CYCLES {}}
set a(0-5897) {NAME exs#5 TYPE SIGNEXTEND PAR 0-5673 XREFS 44487 LOC {1 0.0 1 0.695613425 1 0.695613425 2 0.31661595} PREDS {{259 0 0-5896 {}}} SUCCS {{259 0 0-5898 {}}} CYCLES {}}
set a(0-5898) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#4 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44488 LOC {1 0.0 1 0.695613425 1 0.695613425 1 0.712020156263854 2 0.33302268126385387} PREDS {{258 0 0-5895 {}} {259 0 0-5897 {}}} SUCCS {{258 0 0-5960 {}} {258 0 0-5961 {}} {258 0 0-5962 {}} {258 0 0-5963 {}} {258 0 0-5964 {}} {258 0 0-5965 {}} {258 0 0-5966 {}} {258 0 0-5967 {}} {258 0 0-5968 {}} {258 0 0-5969 {}} {258 0 0-5989 {}}} CYCLES {}}
set a(0-5899) {NAME asn#288 TYPE ASSIGN PAR 0-5673 XREFS 44489 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.31661595} PREDS {{262 0 0-6296 {}}} SUCCS {{258 0 0-5902 {}} {256 0 0-6296 {}}} CYCLES {}}
set a(0-5900) {NAME not#35 TYPE NOT PAR 0-5673 XREFS 44490 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.31661595} PREDS {{258 0 0-5890 {}}} SUCCS {{259 0 0-5901 {}}} CYCLES {}}
set a(0-5901) {NAME exs#6 TYPE SIGNEXTEND PAR 0-5673 XREFS 44491 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.31661595} PREDS {{259 0 0-5900 {}}} SUCCS {{259 0 0-5902 {}}} CYCLES {}}
set a(0-5902) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#5 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44492 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.33302268126385387} PREDS {{258 0 0-5899 {}} {259 0 0-5901 {}}} SUCCS {{258 0 0-6005 {}} {258 0 0-6006 {}} {258 0 0-6007 {}} {258 0 0-6008 {}} {258 0 0-6009 {}} {258 0 0-6010 {}} {258 0 0-6011 {}} {258 0 0-6012 {}} {258 0 0-6013 {}} {258 0 0-6014 {}} {258 0 0-6022 {}}} CYCLES {}}
set a(0-5903) {NAME asn#289 TYPE ASSIGN PAR 0-5673 XREFS 44493 LOC {0 1.0 1 0.7852568 1 0.7852568 2 0.31661595} PREDS {{262 0 0-6297 {}}} SUCCS {{258 0 0-5906 {}} {256 0 0-6297 {}}} CYCLES {}}
set a(0-5904) {NAME not#10 TYPE NOT PAR 0-5673 XREFS 44494 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.31661595} PREDS {{258 0 0-5890 {}}} SUCCS {{259 0 0-5905 {}}} CYCLES {}}
set a(0-5905) {NAME exs#7 TYPE SIGNEXTEND PAR 0-5673 XREFS 44495 LOC {1 0.0 1 0.7852568 1 0.7852568 2 0.31661595} PREDS {{259 0 0-5904 {}}} SUCCS {{259 0 0-5906 {}}} CYCLES {}}
set a(0-5906) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#6 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44496 LOC {1 0.0 1 0.7852568 1 0.7852568 1 0.8016635312638539 2 0.33302268126385387} PREDS {{258 0 0-5903 {}} {259 0 0-5905 {}}} SUCCS {{258 0 0-5995 {}} {258 0 0-5996 {}} {258 0 0-5997 {}} {258 0 0-5998 {}} {258 0 0-5999 {}} {258 0 0-6000 {}} {258 0 0-6001 {}} {258 0 0-6002 {}} {258 0 0-6003 {}} {258 0 0-6004 {}} {258 0 0-6024 {}}} CYCLES {}}
set a(0-5907) {NAME MAC1:slc(MAC1:acc.psp.sg1) TYPE READSLICE PAR 0-5673 XREFS 44497 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 2 0.01120495} PREDS {{258 0 0-5726 {}}} SUCCS {{259 0 0-5908 {}}} CYCLES {}}
set a(0-5908) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,4,0,5) AREA_SCORE 5.29 QUANTITY 3 NAME if#5:acc#2 TYPE ACCU DELAY {0.85 ns} LIBRARY_DELAY {0.85 ns} PAR 0-5673 XREFS 44498 LOC {1 0.350211275 1 0.39020242499999996 1 0.39020242499999996 1 0.44354944517895045 2 0.0645519701789505} PREDS {{259 0 0-5907 {}}} SUCCS {{259 0 0-5909 {}}} CYCLES {}}
set a(0-5909) {NAME slc TYPE READSLICE PAR 0-5673 XREFS 44499 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{259 0 0-5908 {}}} SUCCS {{259 0 0-5910 {}} {258 0 0-5916 {}}} CYCLES {}}
set a(0-5910) {NAME asel#1 TYPE SELECT PAR 0-5673 XREFS 44500 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{259 0 0-5909 {}}} SUCCS {{146 0 0-5911 {}} {146 0 0-5912 {}} {146 0 0-5913 {}} {146 0 0-5914 {}} {146 0 0-5915 {}}} CYCLES {}}
set a(0-5911) {NAME MAC1:slc(MAC1:acc.psp.sg1)#1 TYPE READSLICE PAR 0-5673 XREFS 44501 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{146 0 0-5910 {}} {258 0 0-5726 {}}} SUCCS {{259 0 0-5912 {}}} CYCLES {}}
set a(0-5912) {NAME aif#1:not#1 TYPE NOT PAR 0-5673 XREFS 44502 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 2 0.064552025} PREDS {{146 0 0-5910 {}} {259 0 0-5911 {}}} SUCCS {{259 0 0-5913 {}}} CYCLES {}}
set a(0-5913) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(9,0,3,1,10) AREA_SCORE 10.00 QUANTITY 1 NAME aif#1:acc TYPE ACCU DELAY {1.08 ns} LIBRARY_DELAY {1.08 ns} PAR 0-5673 XREFS 44503 LOC {1 0.40355834999999995 1 0.4435495 1 0.4435495 1 0.5112942987783222 2 0.13229682377832225} PREDS {{146 0 0-5910 {}} {259 0 0-5912 {}}} SUCCS {{259 0 0-5914 {}}} CYCLES {}}
set a(0-5914) {NAME aif#1:slc TYPE READSLICE PAR 0-5673 XREFS 44504 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-5910 {}} {259 0 0-5913 {}}} SUCCS {{259 0 0-5915 {}}} CYCLES {}}
set a(0-5915) {NAME if#5:not TYPE NOT PAR 0-5673 XREFS 44505 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-5910 {}} {259 0 0-5914 {}}} SUCCS {{258 0 0-5917 {}}} CYCLES {}}
set a(0-5916) {NAME if#5:not#3 TYPE NOT PAR 0-5673 XREFS 44506 LOC {1 0.40355834999999995 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{258 0 0-5909 {}}} SUCCS {{259 0 0-5917 {}}} CYCLES {}}
set a(0-5917) {NAME if#5:and TYPE AND PAR 0-5673 XREFS 44507 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{258 0 0-5915 {}} {258 0 0-5692 {}} {259 0 0-5916 {}}} SUCCS {{259 0 0-5918 {}} {258 0 0-5924 {}}} CYCLES {}}
set a(0-5918) {NAME asel#3 TYPE SELECT PAR 0-5673 XREFS 44508 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{259 0 0-5917 {}}} SUCCS {{146 0 0-5919 {}} {146 0 0-5920 {}} {146 0 0-5921 {}} {146 0 0-5922 {}} {146 0 0-5923 {}}} CYCLES {}}
set a(0-5919) {NAME aif#3:aif:not#1 TYPE NOT PAR 0-5673 XREFS 44509 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-5918 {}} {258 0 0-5758 {}}} SUCCS {{259 0 0-5920 {}}} CYCLES {}}
set a(0-5920) {NAME aif#3:aif:conc TYPE CONCATENATE PAR 0-5673 XREFS 44510 LOC {1 0.4713032 1 0.51129435 1 0.51129435 2 0.13229687499999998} PREDS {{146 0 0-5918 {}} {259 0 0-5919 {}}} SUCCS {{259 0 0-5921 {}}} CYCLES {}}
set a(0-5921) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#3:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44511 LOC {1 0.4713032 1 0.51129435 1 0.51129435 1 0.5969267593138832 2 0.2179292843138832} PREDS {{146 0 0-5918 {}} {259 0 0-5920 {}}} SUCCS {{259 0 0-5922 {}}} CYCLES {}}
set a(0-5922) {NAME aif#3:aif:slc TYPE READSLICE PAR 0-5673 XREFS 44512 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{146 0 0-5918 {}} {259 0 0-5921 {}}} SUCCS {{259 0 0-5923 {}}} CYCLES {}}
set a(0-5923) {NAME if#5:not#1 TYPE NOT PAR 0-5673 XREFS 44513 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{146 0 0-5918 {}} {259 0 0-5922 {}}} SUCCS {{259 0 0-5924 {}}} CYCLES {}}
set a(0-5924) {NAME if#5:and#1 TYPE AND PAR 0-5673 XREFS 44514 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{258 0 0-5917 {}} {258 0 0-5691 {}} {259 0 0-5923 {}}} SUCCS {{259 0 0-5925 {}} {258 0 0-5927 {}}} CYCLES {}}
set a(0-5925) {NAME asel#7 TYPE SELECT PAR 0-5673 XREFS 44515 LOC {1 0.55693565 1 0.5969268 1 0.5969268 2 0.21792932499999998} PREDS {{259 0 0-5924 {}}} SUCCS {{146 0 0-5926 {}}} CYCLES {}}
set a(0-5926) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#5:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5673 XREFS 44516 LOC {1 0.55693565 1 0.5969268 1 0.5969268 1 0.6405149148622739 2 0.2615174398622738} PREDS {{146 0 0-5925 {}} {258 0 0-5843 {}}} SUCCS {{259 0 0-5927 {}}} CYCLES {}}
set a(0-5927) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME if#5:mux#2 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44517 LOC {1 0.600523825 1 0.640514975 1 0.640514975 1 0.6635755375 2 0.2845780625} PREDS {{258 0 0-5924 {}} {258 0 0-5843 {}} {258 0 0-5690 {}} {259 0 0-5926 {}}} SUCCS {{258 0 0-5955 {}} {258 0 0-6292 {}}} CYCLES {}}
set a(0-5928) {NAME aif#11:not#1 TYPE NOT PAR 0-5673 XREFS 44518 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.8287351} PREDS {{258 0 0-5726 {}}} SUCCS {{259 0 0-5929 {}}} CYCLES {}}
set a(0-5929) {NAME aif#11:conc TYPE CONCATENATE PAR 0-5673 XREFS 44519 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.8287351} PREDS {{259 0 0-5928 {}}} SUCCS {{259 0 0-5930 {}}} CYCLES {}}
set a(0-5930) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#11:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44520 LOC {1 0.350211275 1 0.3717451 1 0.3717451 1 0.4573775093138832 1 0.9143675093138831} PREDS {{259 0 0-5929 {}}} SUCCS {{259 0 0-5931 {}}} CYCLES {}}
set a(0-5931) {NAME aif#11:slc TYPE READSLICE PAR 0-5673 XREFS 44521 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{259 0 0-5930 {}}} SUCCS {{259 0 0-5932 {}} {258 0 0-5938 {}}} CYCLES {}}
set a(0-5932) {NAME asel#13 TYPE SELECT PAR 0-5673 XREFS 44522 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{259 0 0-5931 {}}} SUCCS {{146 0 0-5933 {}} {146 0 0-5934 {}} {146 0 0-5935 {}} {146 0 0-5936 {}} {146 0 0-5937 {}}} CYCLES {}}
set a(0-5933) {NAME aif#13:aif:not#1 TYPE NOT PAR 0-5673 XREFS 44523 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{146 0 0-5932 {}} {258 0 0-5758 {}}} SUCCS {{259 0 0-5934 {}}} CYCLES {}}
set a(0-5934) {NAME aif#13:aif:conc TYPE CONCATENATE PAR 0-5673 XREFS 44524 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.9143675499999999} PREDS {{146 0 0-5932 {}} {259 0 0-5933 {}}} SUCCS {{259 0 0-5935 {}}} CYCLES {}}
set a(0-5935) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#13:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44525 LOC {1 0.43584372499999996 1 0.45737754999999997 1 0.45737754999999997 1 0.5430099593138832 1 0.9999999593138831} PREDS {{146 0 0-5932 {}} {259 0 0-5934 {}}} SUCCS {{259 0 0-5936 {}}} CYCLES {}}
set a(0-5936) {NAME aif#13:aif:slc TYPE READSLICE PAR 0-5673 XREFS 44526 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{146 0 0-5932 {}} {259 0 0-5935 {}}} SUCCS {{259 0 0-5937 {}}} CYCLES {}}
set a(0-5937) {NAME if#6:not#1 TYPE NOT PAR 0-5673 XREFS 44527 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{146 0 0-5932 {}} {259 0 0-5936 {}}} SUCCS {{258 0 0-5939 {}}} CYCLES {}}
set a(0-5938) {NAME if#6:not TYPE NOT PAR 0-5673 XREFS 44528 LOC {1 0.43584372499999996 1 0.54301 1 0.54301 2 0.07436915} PREDS {{258 0 0-5931 {}}} SUCCS {{259 0 0-5939 {}}} CYCLES {}}
set a(0-5939) {NAME if#6:and TYPE AND PAR 0-5673 XREFS 44529 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{258 0 0-5937 {}} {258 0 0-5689 {}} {259 0 0-5938 {}}} SUCCS {{259 0 0-5940 {}} {258 0 0-5951 {}}} CYCLES {}}
set a(0-5940) {NAME asel#17 TYPE SELECT PAR 0-5673 XREFS 44530 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{259 0 0-5939 {}}} SUCCS {{146 0 0-5941 {}} {146 0 0-5942 {}} {130 0 0-5943 {}} {130 0 0-5944 {}}} CYCLES {}}
set a(0-5941) {NAME MAC1:slc(MAC1:acc#40.psp.sg1) TYPE READSLICE PAR 0-5673 XREFS 44531 LOC {1 0.521476175 1 0.54301 1 0.54301 2 0.07436915} PREDS {{146 0 0-5940 {}} {258 0 0-5790 {}}} SUCCS {{259 0 0-5942 {}}} CYCLES {}}
set a(0-5942) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(7,0,7,1,8) AREA_SCORE 8.00 QUANTITY 1 NAME if#6:acc#2 TYPE ACCU DELAY {0.93 ns} LIBRARY_DELAY {0.93 ns} PAR 0-5673 XREFS 44532 LOC {1 0.521476175 1 0.54301 1 0.54301 1 0.6010441879329679 2 0.1324033379329679} PREDS {{146 0 0-5940 {}} {259 0 0-5941 {}}} SUCCS {{259 0 0-5943 {}}} CYCLES {}}
set a(0-5943) {NAME aif#17:slc TYPE READSLICE PAR 0-5673 XREFS 44533 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{130 0 0-5940 {}} {259 0 0-5942 {}}} SUCCS {{259 0 0-5944 {}} {258 0 0-5950 {}}} CYCLES {}}
set a(0-5944) {NAME aif#17:asel TYPE SELECT PAR 0-5673 XREFS 44534 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{130 0 0-5940 {}} {259 0 0-5943 {}}} SUCCS {{146 0 0-5945 {}} {146 0 0-5946 {}} {146 0 0-5947 {}} {146 0 0-5948 {}} {146 0 0-5949 {}}} CYCLES {}}
set a(0-5945) {NAME aif#17:aif:not#1 TYPE NOT PAR 0-5673 XREFS 44535 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{146 0 0-5944 {}} {258 0 0-5790 {}}} SUCCS {{259 0 0-5946 {}}} CYCLES {}}
set a(0-5946) {NAME aif#17:aif:conc TYPE CONCATENATE PAR 0-5673 XREFS 44536 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 2 0.1324034} PREDS {{146 0 0-5944 {}} {259 0 0-5945 {}}} SUCCS {{259 0 0-5947 {}}} CYCLES {}}
set a(0-5947) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,11,0,12) AREA_SCORE 12.23 QUANTITY 10 NAME aif#17:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44537 LOC {1 0.5795104249999999 1 0.60104425 1 0.60104425 1 0.6865701313734283 2 0.21792928137342837} PREDS {{146 0 0-5944 {}} {259 0 0-5946 {}}} SUCCS {{259 0 0-5948 {}}} CYCLES {}}
set a(0-5948) {NAME aif#17:aif:slc TYPE READSLICE PAR 0-5673 XREFS 44538 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{146 0 0-5944 {}} {259 0 0-5947 {}}} SUCCS {{259 0 0-5949 {}}} CYCLES {}}
set a(0-5949) {NAME if#6:not#2 TYPE NOT PAR 0-5673 XREFS 44539 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{146 0 0-5944 {}} {259 0 0-5948 {}}} SUCCS {{258 0 0-5951 {}}} CYCLES {}}
set a(0-5950) {NAME if#6:not#4 TYPE NOT PAR 0-5673 XREFS 44540 LOC {1 0.5795104249999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{258 0 0-5943 {}}} SUCCS {{259 0 0-5951 {}}} CYCLES {}}
set a(0-5951) {NAME if#6:and#2 TYPE AND PAR 0-5673 XREFS 44541 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{258 0 0-5939 {}} {258 0 0-5949 {}} {258 0 0-5688 {}} {259 0 0-5950 {}}} SUCCS {{259 0 0-5952 {}} {258 0 0-5954 {}}} CYCLES {}}
set a(0-5952) {NAME sel#6 TYPE SELECT PAR 0-5673 XREFS 44542 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 2 0.21792932499999998} PREDS {{259 0 0-5951 {}}} SUCCS {{146 0 0-5953 {}}} CYCLES {}}
set a(0-5953) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#6:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5673 XREFS 44543 LOC {1 0.6650363499999999 1 0.686570175 1 0.686570175 1 0.7301582898622738 2 0.2615174398622738} PREDS {{146 0 0-5952 {}} {258 0 0-5846 {}}} SUCCS {{259 0 0-5954 {}}} CYCLES {}}
set a(0-5954) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#6 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44544 LOC {1 0.708624525 1 0.73015835 1 0.73015835 1 0.7532189125 2 0.2845780625} PREDS {{258 0 0-5951 {}} {258 0 0-5846 {}} {258 0 0-5687 {}} {259 0 0-5953 {}}} SUCCS {{258 0 0-5990 {}} {258 0 0-6293 {}}} CYCLES {}}
set a(0-5955) {NAME not#2 TYPE NOT PAR 0-5673 XREFS 44545 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.2845781} PREDS {{258 0 0-5927 {}}} SUCCS {{259 0 0-5956 {}}} CYCLES {}}
set a(0-5956) {NAME conc TYPE CONCATENATE PAR 0-5673 XREFS 44546 LOC {1 0.623584425 1 0.663575575 1 0.663575575 2 0.2845781} PREDS {{259 0 0-5955 {}}} SUCCS {{259 0 0-5957 {}}} CYCLES {}}
set a(0-5957) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#2 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44547 LOC {1 0.623584425 1 0.663575575 1 0.663575575 1 0.712020159496936 2 0.33302268449693606} PREDS {{259 0 0-5956 {}}} SUCCS {{259 0 0-5958 {}}} CYCLES {}}
set a(0-5958) {NAME slc#2 TYPE READSLICE PAR 0-5673 XREFS 44548 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{259 0 0-5957 {}}} SUCCS {{259 0 0-5959 {}} {258 0 0-5986 {}} {258 0 0-5988 {}}} CYCLES {}}
set a(0-5959) {NAME sel#7 TYPE SELECT PAR 0-5673 XREFS 44549 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{259 0 0-5958 {}}} SUCCS {{146 0 0-5960 {}} {146 0 0-5961 {}} {146 0 0-5962 {}} {146 0 0-5963 {}} {146 0 0-5964 {}} {146 0 0-5965 {}} {146 0 0-5966 {}} {146 0 0-5967 {}} {146 0 0-5968 {}} {146 0 0-5969 {}} {146 0 0-5970 {}} {146 0 0-5971 {}} {146 0 0-5972 {}} {146 0 0-5973 {}} {146 0 0-5974 {}} {146 0 0-5975 {}} {146 0 0-5976 {}} {146 0 0-5977 {}} {146 0 0-5978 {}} {146 0 0-5979 {}} {130 0 0-5980 {}} {130 0 0-5981 {}}} CYCLES {}}
set a(0-5960) {NAME red_xy:slc(red_xy(1)) TYPE READSLICE PAR 0-5673 XREFS 44550 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5961) {NAME red_xy:slc(red_xy(1))#1 TYPE READSLICE PAR 0-5673 XREFS 44551 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5962) {NAME red_xy:slc(red_xy(1))#2 TYPE READSLICE PAR 0-5673 XREFS 44552 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5963) {NAME red_xy:slc(red_xy(1))#3 TYPE READSLICE PAR 0-5673 XREFS 44553 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5964) {NAME red_xy:slc(red_xy(1))#4 TYPE READSLICE PAR 0-5673 XREFS 44554 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5965) {NAME red_xy:slc(red_xy(1))#5 TYPE READSLICE PAR 0-5673 XREFS 44555 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5966) {NAME red_xy:slc(red_xy(1))#6 TYPE READSLICE PAR 0-5673 XREFS 44556 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5967) {NAME red_xy:slc(red_xy(1))#7 TYPE READSLICE PAR 0-5673 XREFS 44557 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5968) {NAME red_xy:slc(red_xy(1))#8 TYPE READSLICE PAR 0-5673 XREFS 44558 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5969) {NAME red_xy:slc(red_xy(1))#9 TYPE READSLICE PAR 0-5673 XREFS 44559 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5898 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5970) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-5673 XREFS 44560 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5971) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-5673 XREFS 44561 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5972) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-5673 XREFS 44562 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5973) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-5673 XREFS 44563 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5974) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-5673 XREFS 44564 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5975) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-5673 XREFS 44565 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5976) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-5673 XREFS 44566 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5977) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-5673 XREFS 44567 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5978) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-5673 XREFS 44568 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{258 0 0-5980 {}}} CYCLES {}}
set a(0-5979) {NAME if#7:if:slc(red_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-5673 XREFS 44569 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{146 0 0-5959 {}} {258 0 0-5894 {}}} SUCCS {{259 0 0-5980 {}}} CYCLES {}}
set a(0-5980) {NAME if#7:if:nor TYPE NOR PAR 0-5673 XREFS 44570 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{130 0 0-5959 {}} {258 0 0-5978 {}} {258 0 0-5977 {}} {258 0 0-5976 {}} {258 0 0-5975 {}} {258 0 0-5974 {}} {258 0 0-5973 {}} {258 0 0-5972 {}} {258 0 0-5971 {}} {258 0 0-5970 {}} {258 0 0-5969 {}} {258 0 0-5968 {}} {258 0 0-5967 {}} {258 0 0-5966 {}} {258 0 0-5965 {}} {258 0 0-5964 {}} {258 0 0-5963 {}} {258 0 0-5962 {}} {258 0 0-5961 {}} {258 0 0-5960 {}} {259 0 0-5979 {}}} SUCCS {{259 0 0-5981 {}} {258 0 0-5986 {}} {258 0 0-5988 {}}} CYCLES {}}
set a(0-5981) {NAME if#7:sel TYPE SELECT PAR 0-5673 XREFS 44571 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{130 0 0-5959 {}} {259 0 0-5980 {}}} SUCCS {{146 0 0-5982 {}} {146 0 0-5983 {}} {146 0 0-5984 {}} {146 0 0-5985 {}}} CYCLES {}}
set a(0-5982) {NAME asn#290 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44572 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-5981 {}}} SUCCS {{259 0 0-5983 {}}} CYCLES {}}
set a(0-5983) {NAME slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5673 XREFS 44573 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{146 0 0-5981 {}} {259 0 0-5982 {}}} SUCCS {{258 0 0-5987 {}}} CYCLES {}}
set a(0-5984) {NAME asn#291 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44574 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-5981 {}}} SUCCS {{259 0 0-5985 {}}} CYCLES {}}
set a(0-5985) {NAME slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5673 XREFS 44575 LOC {1 0.67202905 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-5981 {}} {259 0 0-5984 {}}} SUCCS {{258 0 0-5989 {}}} CYCLES {}}
set a(0-5986) {NAME and#7 TYPE AND PAR 0-5673 XREFS 44576 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.577167425} PREDS {{258 0 0-5958 {}} {258 0 0-5980 {}}} SUCCS {{259 0 0-5987 {}}} CYCLES {}}
set a(0-5987) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#7 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44577 LOC {1 0.67202905 1 0.7120202 1 0.7120202 1 0.7350807625 2 0.6002279875} PREDS {{258 0 0-5894 {}} {258 0 0-5983 {}} {258 0 0-5686 {}} {259 0 0-5986 {}}} SUCCS {{258 0 0-6028 {}} {258 0 0-6294 {}}} CYCLES {}}
set a(0-5988) {NAME and#8 TYPE AND PAR 0-5673 XREFS 44578 LOC {1 0.67202905 1 0.7120202 1 0.7120202 2 0.33302272499999996} PREDS {{258 0 0-5958 {}} {258 0 0-5980 {}}} SUCCS {{259 0 0-5989 {}}} CYCLES {}}
set a(0-5989) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#8 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44579 LOC {1 0.67202905 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.35608328749999996} PREDS {{258 0 0-5898 {}} {258 0 0-5985 {}} {258 0 0-5685 {}} {259 0 0-5988 {}}} SUCCS {{258 0 0-6054 {}} {258 0 0-6099 {}} {258 0 0-6295 {}}} CYCLES {}}
set a(0-5990) {NAME not#3 TYPE NOT PAR 0-5673 XREFS 44580 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.2845781} PREDS {{258 0 0-5954 {}}} SUCCS {{259 0 0-5991 {}}} CYCLES {}}
set a(0-5991) {NAME conc#1 TYPE CONCATENATE PAR 0-5673 XREFS 44581 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 2 0.2845781} PREDS {{259 0 0-5990 {}}} SUCCS {{259 0 0-5992 {}}} CYCLES {}}
set a(0-5992) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME acc#3 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44582 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 1 0.8016635344969361 2 0.33302268449693606} PREDS {{259 0 0-5991 {}}} SUCCS {{259 0 0-5993 {}}} CYCLES {}}
set a(0-5993) {NAME slc#3 TYPE READSLICE PAR 0-5673 XREFS 44583 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{259 0 0-5992 {}}} SUCCS {{259 0 0-5994 {}} {258 0 0-6021 {}} {258 0 0-6023 {}}} CYCLES {}}
set a(0-5994) {NAME sel#9 TYPE SELECT PAR 0-5673 XREFS 44584 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{259 0 0-5993 {}}} SUCCS {{146 0 0-5995 {}} {146 0 0-5996 {}} {146 0 0-5997 {}} {146 0 0-5998 {}} {146 0 0-5999 {}} {146 0 0-6000 {}} {146 0 0-6001 {}} {146 0 0-6002 {}} {146 0 0-6003 {}} {146 0 0-6004 {}} {146 0 0-6005 {}} {146 0 0-6006 {}} {146 0 0-6007 {}} {146 0 0-6008 {}} {146 0 0-6009 {}} {146 0 0-6010 {}} {146 0 0-6011 {}} {146 0 0-6012 {}} {146 0 0-6013 {}} {146 0 0-6014 {}} {130 0 0-6015 {}} {130 0 0-6016 {}}} CYCLES {}}
set a(0-5995) {NAME blue_xy:slc(blue_xy(1)) TYPE READSLICE PAR 0-5673 XREFS 44585 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-5996) {NAME blue_xy:slc(blue_xy(1))#1 TYPE READSLICE PAR 0-5673 XREFS 44586 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-5997) {NAME blue_xy:slc(blue_xy(1))#2 TYPE READSLICE PAR 0-5673 XREFS 44587 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-5998) {NAME blue_xy:slc(blue_xy(1))#3 TYPE READSLICE PAR 0-5673 XREFS 44588 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-5999) {NAME blue_xy:slc(blue_xy(1))#4 TYPE READSLICE PAR 0-5673 XREFS 44589 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6000) {NAME blue_xy:slc(blue_xy(1))#5 TYPE READSLICE PAR 0-5673 XREFS 44590 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6001) {NAME blue_xy:slc(blue_xy(1))#6 TYPE READSLICE PAR 0-5673 XREFS 44591 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6002) {NAME blue_xy:slc(blue_xy(1))#7 TYPE READSLICE PAR 0-5673 XREFS 44592 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6003) {NAME blue_xy:slc(blue_xy(1))#8 TYPE READSLICE PAR 0-5673 XREFS 44593 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6004) {NAME blue_xy:slc(blue_xy(1))#9 TYPE READSLICE PAR 0-5673 XREFS 44594 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5906 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6005) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs) TYPE READSLICE PAR 0-5673 XREFS 44595 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6006) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#1 TYPE READSLICE PAR 0-5673 XREFS 44596 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6007) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#2 TYPE READSLICE PAR 0-5673 XREFS 44597 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6008) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#3 TYPE READSLICE PAR 0-5673 XREFS 44598 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6009) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#4 TYPE READSLICE PAR 0-5673 XREFS 44599 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6010) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#5 TYPE READSLICE PAR 0-5673 XREFS 44600 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6011) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#6 TYPE READSLICE PAR 0-5673 XREFS 44601 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6012) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#7 TYPE READSLICE PAR 0-5673 XREFS 44602 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6013) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#8 TYPE READSLICE PAR 0-5673 XREFS 44603 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{258 0 0-6015 {}}} CYCLES {}}
set a(0-6014) {NAME if#9:if:slc(blue_xy(0).sva.dfm.svs)#9 TYPE READSLICE PAR 0-5673 XREFS 44604 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{146 0 0-5994 {}} {258 0 0-5902 {}}} SUCCS {{259 0 0-6015 {}}} CYCLES {}}
set a(0-6015) {NAME if#9:if:nor TYPE NOR PAR 0-5673 XREFS 44605 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{130 0 0-5994 {}} {258 0 0-6013 {}} {258 0 0-6012 {}} {258 0 0-6011 {}} {258 0 0-6010 {}} {258 0 0-6009 {}} {258 0 0-6008 {}} {258 0 0-6007 {}} {258 0 0-6006 {}} {258 0 0-6005 {}} {258 0 0-6004 {}} {258 0 0-6003 {}} {258 0 0-6002 {}} {258 0 0-6001 {}} {258 0 0-6000 {}} {258 0 0-5999 {}} {258 0 0-5998 {}} {258 0 0-5997 {}} {258 0 0-5996 {}} {258 0 0-5995 {}} {259 0 0-6014 {}}} SUCCS {{259 0 0-6016 {}} {258 0 0-6021 {}} {258 0 0-6023 {}}} CYCLES {}}
set a(0-6016) {NAME if#9:sel TYPE SELECT PAR 0-5673 XREFS 44606 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{130 0 0-5994 {}} {259 0 0-6015 {}}} SUCCS {{146 0 0-6017 {}} {146 0 0-6018 {}} {146 0 0-6019 {}} {146 0 0-6020 {}}} CYCLES {}}
set a(0-6017) {NAME asn#292 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44607 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6016 {}}} SUCCS {{259 0 0-6018 {}}} CYCLES {}}
set a(0-6018) {NAME slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5673 XREFS 44608 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{146 0 0-6016 {}} {259 0 0-6017 {}}} SUCCS {{258 0 0-6022 {}}} CYCLES {}}
set a(0-6019) {NAME asn#293 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44609 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-6016 {}}} SUCCS {{259 0 0-6020 {}}} CYCLES {}}
set a(0-6020) {NAME slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5673 XREFS 44610 LOC {1 0.78012975 1 0.80595675 1 0.80595675 2 0.33302272499999996} PREDS {{146 0 0-6016 {}} {259 0 0-6019 {}}} SUCCS {{258 0 0-6024 {}}} CYCLES {}}
set a(0-6021) {NAME and#9 TYPE AND PAR 0-5673 XREFS 44611 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.593574175} PREDS {{258 0 0-5993 {}} {258 0 0-6015 {}}} SUCCS {{259 0 0-6022 {}}} CYCLES {}}
set a(0-6022) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#10 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44612 LOC {1 0.78012975 1 0.801663575 1 0.801663575 1 0.8247241375 2 0.6166347375} PREDS {{258 0 0-5902 {}} {258 0 0-6018 {}} {258 0 0-5684 {}} {259 0 0-6021 {}}} SUCCS {{258 0 0-6035 {}} {258 0 0-6296 {}}} CYCLES {}}
set a(0-6023) {NAME and#10 TYPE AND PAR 0-5673 XREFS 44613 LOC {1 0.78012975 1 0.801663575 1 0.801663575 2 0.33302272499999996} PREDS {{258 0 0-5993 {}} {258 0 0-6015 {}}} SUCCS {{259 0 0-6024 {}}} CYCLES {}}
set a(0-6024) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(10,1,2) AREA_SCORE 9.19 QUANTITY 4 NAME mux#11 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44614 LOC {1 0.78012975 1 0.80595675 1 0.80595675 1 0.8290173125 2 0.35608328749999996} PREDS {{258 0 0-5906 {}} {258 0 0-6020 {}} {258 0 0-5683 {}} {259 0 0-6023 {}}} SUCCS {{258 0 0-6084 {}} {258 0 0-6100 {}} {258 0 0-6297 {}}} CYCLES {}}
set a(0-6025) {NAME asn#294 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44615 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {} SUCCS {{259 0 0-6026 {}}} CYCLES {}}
set a(0-6026) {NAME slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5673 XREFS 44616 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-6025 {}}} SUCCS {{259 0 0-6027 {}}} CYCLES {}}
set a(0-6027) {NAME deltax_square_red:conc TYPE CONCATENATE PAR 0-5673 XREFS 44617 LOC {1 0.0 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-6026 {}}} SUCCS {{258 0 0-6030 {}}} CYCLES {}}
set a(0-6028) {NAME deltax_square_red:not TYPE NOT PAR 0-5673 XREFS 44618 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{258 0 0-5987 {}}} SUCCS {{259 0 0-6029 {}}} CYCLES {}}
set a(0-6029) {NAME deltax_square_red:conc#2 TYPE CONCATENATE PAR 0-5673 XREFS 44619 LOC {1 0.69508965 1 0.7350808 1 0.7350808 2 0.6002280249999999} PREDS {{259 0 0-6028 {}}} SUCCS {{259 0 0-6030 {}}} CYCLES {}}
set a(0-6030) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44620 LOC {1 0.69508965 1 0.7350808 1 0.7350808 1 0.8247241284997776 2 0.6898713534997776} PREDS {{258 0 0-6027 {}} {259 0 0-6029 {}}} SUCCS {{259 0 0-6031 {}}} CYCLES {}}
set a(0-6031) {NAME deltax_square_red:slc TYPE READSLICE PAR 0-5673 XREFS 44621 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-6030 {}}} SUCCS {{258 0 0-6039 {}} {258 0 0-6041 {}} {258 0 0-6047 {}}} CYCLES {}}
set a(0-6032) {NAME asn#295 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44622 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {} SUCCS {{259 0 0-6033 {}}} CYCLES {}}
set a(0-6033) {NAME slc(vga_xy#1) TYPE READSLICE PAR 0-5673 XREFS 44623 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-6032 {}}} SUCCS {{259 0 0-6034 {}}} CYCLES {}}
set a(0-6034) {NAME deltax_square_blue:conc TYPE CONCATENATE PAR 0-5673 XREFS 44624 LOC {1 0.0 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-6033 {}}} SUCCS {{258 0 0-6037 {}}} CYCLES {}}
set a(0-6035) {NAME deltax_square_blue:not TYPE NOT PAR 0-5673 XREFS 44625 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{258 0 0-6022 {}}} SUCCS {{259 0 0-6036 {}}} CYCLES {}}
set a(0-6036) {NAME deltax_square_blue:conc#2 TYPE CONCATENATE PAR 0-5673 XREFS 44626 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 2 0.616634775} PREDS {{259 0 0-6035 {}}} SUCCS {{259 0 0-6037 {}}} CYCLES {}}
set a(0-6037) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltax_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44627 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 1 0.9143675034997776 2 0.7062781034997776} PREDS {{258 0 0-6034 {}} {259 0 0-6036 {}}} SUCCS {{259 0 0-6038 {}}} CYCLES {}}
set a(0-6038) {NAME deltax_square_blue:slc TYPE READSLICE PAR 0-5673 XREFS 44628 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-6037 {}}} SUCCS {{258 0 0-6069 {}} {258 0 0-6071 {}} {258 0 0-6077 {}}} CYCLES {}}
set a(0-6039) {NAME slc#11 TYPE READSLICE PAR 0-5673 XREFS 44629 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{258 0 0-6031 {}}} SUCCS {{259 0 0-6040 {}}} CYCLES {}}
set a(0-6040) {NAME asel#39 TYPE SELECT PAR 0-5673 XREFS 44630 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{259 0 0-6039 {}}} SUCCS {{146 0 0-6041 {}} {146 0 0-6042 {}} {146 0 0-6043 {}} {146 0 0-6044 {}} {146 0 0-6045 {}} {146 0 0-6046 {}}} CYCLES {}}
set a(0-6041) {NAME deltax_square_red:slc(deltax_square_red:acc.psp) TYPE READSLICE PAR 0-5673 XREFS 44631 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-6040 {}} {258 0 0-6031 {}}} SUCCS {{259 0 0-6042 {}}} CYCLES {}}
set a(0-6042) {NAME deltax_square_red:not#1 TYPE NOT PAR 0-5673 XREFS 44632 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-6040 {}} {259 0 0-6041 {}}} SUCCS {{259 0 0-6043 {}}} CYCLES {}}
set a(0-6043) {NAME if#15:conc TYPE CONCATENATE PAR 0-5673 XREFS 44633 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.6898714} PREDS {{146 0 0-6040 {}} {259 0 0-6042 {}}} SUCCS {{259 0 0-6044 {}}} CYCLES {}}
set a(0-6044) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#39:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44634 LOC {1 0.784733025 1 0.824724175 1 0.824724175 1 0.9103565843138831 2 0.7755038093138832} PREDS {{146 0 0-6040 {}} {259 0 0-6043 {}}} SUCCS {{259 0 0-6045 {}}} CYCLES {}}
set a(0-6045) {NAME aif#39:slc TYPE READSLICE PAR 0-5673 XREFS 44635 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6040 {}} {259 0 0-6044 {}}} SUCCS {{259 0 0-6046 {}}} CYCLES {}}
set a(0-6046) {NAME if#15:not TYPE NOT PAR 0-5673 XREFS 44636 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6040 {}} {259 0 0-6045 {}}} SUCCS {{258 0 0-6049 {}}} CYCLES {}}
set a(0-6047) {NAME slc#6 TYPE READSLICE PAR 0-5673 XREFS 44637 LOC {1 0.784733025 1 0.824724175 1 0.824724175 2 0.77550385} PREDS {{258 0 0-6031 {}}} SUCCS {{259 0 0-6048 {}}} CYCLES {}}
set a(0-6048) {NAME if#15:not#2 TYPE NOT PAR 0-5673 XREFS 44638 LOC {1 0.784733025 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-6047 {}}} SUCCS {{259 0 0-6049 {}}} CYCLES {}}
set a(0-6049) {NAME if#15:and TYPE AND PAR 0-5673 XREFS 44639 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{258 0 0-6046 {}} {258 0 0-5682 {}} {259 0 0-6048 {}}} SUCCS {{259 0 0-6050 {}} {258 0 0-6068 {}}} CYCLES {}}
set a(0-6050) {NAME asel#41 TYPE SELECT PAR 0-5673 XREFS 44640 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{259 0 0-6049 {}}} SUCCS {{146 0 0-6051 {}} {146 0 0-6052 {}} {146 0 0-6053 {}} {146 0 0-6054 {}} {146 0 0-6055 {}} {146 0 0-6056 {}} {130 0 0-6057 {}} {146 0 0-6058 {}} {130 0 0-6059 {}}} CYCLES {}}
set a(0-6051) {NAME asn#296 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44641 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6050 {}}} SUCCS {{259 0 0-6052 {}}} CYCLES {}}
set a(0-6052) {NAME slc(vga_xy#1)#10 TYPE READSLICE PAR 0-5673 XREFS 44642 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6050 {}} {259 0 0-6051 {}}} SUCCS {{259 0 0-6053 {}}} CYCLES {}}
set a(0-6053) {NAME deltay_square_red:conc TYPE CONCATENATE PAR 0-5673 XREFS 44643 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6050 {}} {259 0 0-6052 {}}} SUCCS {{258 0 0-6056 {}}} CYCLES {}}
set a(0-6054) {NAME deltay_square_red:not TYPE NOT PAR 0-5673 XREFS 44644 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6050 {}} {258 0 0-5989 {}}} SUCCS {{259 0 0-6055 {}}} CYCLES {}}
set a(0-6055) {NAME deltay_square_red:conc#2 TYPE CONCATENATE PAR 0-5673 XREFS 44645 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 2 0.77550385} PREDS {{146 0 0-6050 {}} {259 0 0-6054 {}}} SUCCS {{259 0 0-6056 {}}} CYCLES {}}
set a(0-6056) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_red:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44646 LOC {1 0.8703654749999999 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.8651471784997776} PREDS {{146 0 0-6050 {}} {258 0 0-6053 {}} {259 0 0-6055 {}}} SUCCS {{259 0 0-6057 {}}} CYCLES {}}
set a(0-6057) {NAME deltay_square_red:slc TYPE READSLICE PAR 0-5673 XREFS 44647 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-6050 {}} {259 0 0-6056 {}}} SUCCS {{259 0 0-6058 {}} {258 0 0-6060 {}} {258 0 0-6066 {}}} CYCLES {}}
set a(0-6058) {NAME aif#41:slc#1 TYPE READSLICE PAR 0-5673 XREFS 44648 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-6050 {}} {259 0 0-6057 {}}} SUCCS {{259 0 0-6059 {}}} CYCLES {}}
set a(0-6059) {NAME aif#41:asel TYPE SELECT PAR 0-5673 XREFS 44649 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{130 0 0-6050 {}} {259 0 0-6058 {}}} SUCCS {{146 0 0-6060 {}} {146 0 0-6061 {}} {146 0 0-6062 {}} {146 0 0-6063 {}} {146 0 0-6064 {}} {146 0 0-6065 {}}} CYCLES {}}
set a(0-6060) {NAME deltay_square_red:slc(deltay_square_red:acc.psp) TYPE READSLICE PAR 0-5673 XREFS 44650 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.865147225} PREDS {{146 0 0-6059 {}} {258 0 0-6057 {}}} SUCCS {{259 0 0-6061 {}}} CYCLES {}}
set a(0-6061) {NAME deltay_square_red:not#1 TYPE NOT PAR 0-5673 XREFS 44651 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-6059 {}} {259 0 0-6060 {}}} SUCCS {{259 0 0-6062 {}}} CYCLES {}}
set a(0-6062) {NAME if#15:conc#1 TYPE CONCATENATE PAR 0-5673 XREFS 44652 LOC {1 0.9600088499999999 2 0.865147225 2 0.865147225 2 0.865147225} PREDS {{146 0 0-6059 {}} {259 0 0-6061 {}}} SUCCS {{259 0 0-6063 {}}} CYCLES {}}
set a(0-6063) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#41:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44653 LOC {2 0.0 2 0.865147225 2 0.865147225 2 0.9507796343138831 2 0.9507796343138831} PREDS {{146 0 0-6059 {}} {259 0 0-6062 {}}} SUCCS {{259 0 0-6064 {}}} CYCLES {}}
set a(0-6064) {NAME aif#41:aif:slc TYPE READSLICE PAR 0-5673 XREFS 44654 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-6059 {}} {259 0 0-6063 {}}} SUCCS {{259 0 0-6065 {}}} CYCLES {}}
set a(0-6065) {NAME if#15:not#1 TYPE NOT PAR 0-5673 XREFS 44655 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{146 0 0-6059 {}} {259 0 0-6064 {}}} SUCCS {{258 0 0-6068 {}}} CYCLES {}}
set a(0-6066) {NAME aif#41:slc TYPE READSLICE PAR 0-5673 XREFS 44656 LOC {1 0.9600088499999999 1 1.0 1 1.0 2 0.9507796749999999} PREDS {{258 0 0-6057 {}}} SUCCS {{259 0 0-6067 {}}} CYCLES {}}
set a(0-6067) {NAME if#15:not#3 TYPE NOT PAR 0-5673 XREFS 44657 LOC {1 0.9600088499999999 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-6066 {}}} SUCCS {{259 0 0-6068 {}}} CYCLES {}}
set a(0-6068) {NAME if#15:and#2 TYPE AND PAR 0-5673 XREFS 44658 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-6049 {}} {258 0 0-6065 {}} {258 0 0-5681 {}} {259 0 0-6067 {}}} SUCCS {{258 0 0-6268 {}} {258 0 0-6273 {}} {258 0 0-6280 {}}} CYCLES {}}
set a(0-6069) {NAME slc#12 TYPE READSLICE PAR 0-5673 XREFS 44659 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{258 0 0-6038 {}}} SUCCS {{259 0 0-6070 {}}} CYCLES {}}
set a(0-6070) {NAME asel#45 TYPE SELECT PAR 0-5673 XREFS 44660 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{259 0 0-6069 {}}} SUCCS {{146 0 0-6071 {}} {146 0 0-6072 {}} {146 0 0-6073 {}} {146 0 0-6074 {}} {146 0 0-6075 {}} {146 0 0-6076 {}}} CYCLES {}}
set a(0-6071) {NAME deltax_square_blue:slc(deltax_square_blue:acc.psp) TYPE READSLICE PAR 0-5673 XREFS 44661 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-6070 {}} {258 0 0-6038 {}}} SUCCS {{259 0 0-6072 {}}} CYCLES {}}
set a(0-6072) {NAME deltax_square_blue:not#1 TYPE NOT PAR 0-5673 XREFS 44662 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-6070 {}} {259 0 0-6071 {}}} SUCCS {{259 0 0-6073 {}}} CYCLES {}}
set a(0-6073) {NAME if#16:conc TYPE CONCATENATE PAR 0-5673 XREFS 44663 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7062781499999999} PREDS {{146 0 0-6070 {}} {259 0 0-6072 {}}} SUCCS {{259 0 0-6074 {}}} CYCLES {}}
set a(0-6074) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#45:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44664 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 1 0.9999999593138831 2 0.7919105593138831} PREDS {{146 0 0-6070 {}} {259 0 0-6073 {}}} SUCCS {{259 0 0-6075 {}}} CYCLES {}}
set a(0-6075) {NAME aif#45:slc TYPE READSLICE PAR 0-5673 XREFS 44665 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-6070 {}} {259 0 0-6074 {}}} SUCCS {{259 0 0-6076 {}}} CYCLES {}}
set a(0-6076) {NAME if#16:not TYPE NOT PAR 0-5673 XREFS 44666 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{146 0 0-6070 {}} {259 0 0-6075 {}}} SUCCS {{258 0 0-6079 {}}} CYCLES {}}
set a(0-6077) {NAME slc#7 TYPE READSLICE PAR 0-5673 XREFS 44667 LOC {1 0.8928337249999999 1 0.9143675499999999 1 0.9143675499999999 2 0.7919105999999999} PREDS {{258 0 0-6038 {}}} SUCCS {{259 0 0-6078 {}}} CYCLES {}}
set a(0-6078) {NAME if#16:not#2 TYPE NOT PAR 0-5673 XREFS 44668 LOC {1 0.8928337249999999 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-6077 {}}} SUCCS {{259 0 0-6079 {}}} CYCLES {}}
set a(0-6079) {NAME if#16:and TYPE AND PAR 0-5673 XREFS 44669 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{258 0 0-6076 {}} {258 0 0-5680 {}} {259 0 0-6078 {}}} SUCCS {{259 0 0-6080 {}} {258 0 0-6098 {}}} CYCLES {}}
set a(0-6080) {NAME asel#47 TYPE SELECT PAR 0-5673 XREFS 44670 LOC {1 0.978466175 1 1.0 1 1.0 2 0.7919105999999999} PREDS {{259 0 0-6079 {}}} SUCCS {{146 0 0-6081 {}} {146 0 0-6082 {}} {146 0 0-6083 {}} {146 0 0-6084 {}} {146 0 0-6085 {}} {146 0 0-6086 {}} {130 0 0-6087 {}} {146 0 0-6088 {}} {130 0 0-6089 {}}} CYCLES {}}
set a(0-6081) {NAME asn#297 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44671 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6080 {}}} SUCCS {{259 0 0-6082 {}}} CYCLES {}}
set a(0-6082) {NAME slc(vga_xy#1)#11 TYPE READSLICE PAR 0-5673 XREFS 44672 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6080 {}} {259 0 0-6081 {}}} SUCCS {{259 0 0-6083 {}}} CYCLES {}}
set a(0-6083) {NAME deltay_square_blue:conc TYPE CONCATENATE PAR 0-5673 XREFS 44673 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6080 {}} {259 0 0-6082 {}}} SUCCS {{258 0 0-6086 {}}} CYCLES {}}
set a(0-6084) {NAME deltay_square_blue:not TYPE NOT PAR 0-5673 XREFS 44674 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6080 {}} {258 0 0-6024 {}}} SUCCS {{259 0 0-6085 {}}} CYCLES {}}
set a(0-6085) {NAME deltay_square_blue:conc#2 TYPE CONCATENATE PAR 0-5673 XREFS 44675 LOC {1 0.978466175 2 0.7919105999999999 2 0.7919105999999999 2 0.7919105999999999} PREDS {{146 0 0-6080 {}} {259 0 0-6084 {}}} SUCCS {{259 0 0-6086 {}}} CYCLES {}}
set a(0-6086) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME deltay_square_blue:acc#1 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44676 LOC {2 0.0 2 0.7919105999999999 2 0.7919105999999999 2 0.8815539284997775 2 0.8815539284997775} PREDS {{146 0 0-6080 {}} {258 0 0-6083 {}} {259 0 0-6085 {}}} SUCCS {{259 0 0-6087 {}}} CYCLES {}}
set a(0-6087) {NAME deltay_square_blue:slc TYPE READSLICE PAR 0-5673 XREFS 44677 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-6080 {}} {259 0 0-6086 {}}} SUCCS {{259 0 0-6088 {}} {258 0 0-6090 {}} {258 0 0-6096 {}}} CYCLES {}}
set a(0-6088) {NAME aif#47:slc#1 TYPE READSLICE PAR 0-5673 XREFS 44678 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6080 {}} {259 0 0-6087 {}}} SUCCS {{259 0 0-6089 {}}} CYCLES {}}
set a(0-6089) {NAME aif#47:asel TYPE SELECT PAR 0-5673 XREFS 44679 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{130 0 0-6080 {}} {259 0 0-6088 {}}} SUCCS {{146 0 0-6090 {}} {146 0 0-6091 {}} {146 0 0-6092 {}} {146 0 0-6093 {}} {146 0 0-6094 {}} {146 0 0-6095 {}}} CYCLES {}}
set a(0-6090) {NAME deltay_square_blue:slc(deltay_square_blue:acc.psp) TYPE READSLICE PAR 0-5673 XREFS 44680 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6089 {}} {258 0 0-6087 {}}} SUCCS {{259 0 0-6091 {}}} CYCLES {}}
set a(0-6091) {NAME deltay_square_blue:not#1 TYPE NOT PAR 0-5673 XREFS 44681 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6089 {}} {259 0 0-6090 {}}} SUCCS {{259 0 0-6092 {}}} CYCLES {}}
set a(0-6092) {NAME if#16:conc#1 TYPE CONCATENATE PAR 0-5673 XREFS 44682 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.881553975} PREDS {{146 0 0-6089 {}} {259 0 0-6091 {}}} SUCCS {{259 0 0-6093 {}}} CYCLES {}}
set a(0-6093) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(11,0,10,1,11) AREA_SCORE 12.00 QUANTITY 7 NAME aif#47:aif:acc TYPE ACCU DELAY {1.37 ns} LIBRARY_DELAY {1.37 ns} PAR 0-5673 XREFS 44683 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.9671863843138832 2 0.9671863843138832} PREDS {{146 0 0-6089 {}} {259 0 0-6092 {}}} SUCCS {{259 0 0-6094 {}}} CYCLES {}}
set a(0-6094) {NAME aif#47:aif:slc TYPE READSLICE PAR 0-5673 XREFS 44684 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6089 {}} {259 0 0-6093 {}}} SUCCS {{259 0 0-6095 {}}} CYCLES {}}
set a(0-6095) {NAME if#16:not#1 TYPE NOT PAR 0-5673 XREFS 44685 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6089 {}} {259 0 0-6094 {}}} SUCCS {{258 0 0-6098 {}}} CYCLES {}}
set a(0-6096) {NAME aif#47:slc TYPE READSLICE PAR 0-5673 XREFS 44686 LOC {2 0.089643375 2 0.881553975 2 0.881553975 2 0.967186425} PREDS {{258 0 0-6087 {}}} SUCCS {{259 0 0-6097 {}}} CYCLES {}}
set a(0-6097) {NAME if#16:not#3 TYPE NOT PAR 0-5673 XREFS 44687 LOC {2 0.089643375 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6096 {}}} SUCCS {{259 0 0-6098 {}}} CYCLES {}}
set a(0-6098) {NAME if#16:and#2 TYPE AND PAR 0-5673 XREFS 44688 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6079 {}} {258 0 0-6095 {}} {258 0 0-5679 {}} {259 0 0-6097 {}}} SUCCS {{258 0 0-6270 {}} {258 0 0-6275 {}} {258 0 0-6283 {}}} CYCLES {}}
set a(0-6099) {NAME volume_current:not TYPE NOT PAR 0-5673 XREFS 44689 LOC {1 0.69508965 1 0.82901735 1 0.82901735 2 0.356083325} PREDS {{258 0 0-5989 {}}} SUCCS {{258 0 0-6101 {}}} CYCLES {}}
set a(0-6100) {NAME volume_current:not#8 TYPE NOT PAR 0-5673 XREFS 44690 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 2 0.356083325} PREDS {{258 0 0-6024 {}}} SUCCS {{259 0 0-6101 {}}} CYCLES {}}
set a(0-6101) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(10,0,10,0,11) AREA_SCORE 11.24 QUANTITY 7 NAME volume_current:acc#3 TYPE ACCU DELAY {1.30 ns} LIBRARY_DELAY {1.30 ns} PAR 0-5673 XREFS 44691 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 1 0.9103565783364113 2 0.43742255333641133} PREDS {{258 0 0-6099 {}} {259 0 0-6100 {}}} SUCCS {{259 0 0-6102 {}}} CYCLES {}}
set a(0-6102) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(12,0,12,0,13) AREA_SCORE 13.22 QUANTITY 11 NAME acc#9 TYPE ACCU DELAY {1.43 ns} LIBRARY_DELAY {1.43 ns} PAR 0-5673 XREFS 44692 LOC {1 0.884529625 1 0.9103566249999999 1 0.9103566249999999 1 0.9999999534997775 2 0.5270659284997776} PREDS {{259 0 0-6101 {}}} SUCCS {{259 0 0-6103 {}} {258 0 0-6105 {}} {258 0 0-6108 {}} {258 0 0-6112 {}} {258 0 0-6127 {}} {258 0 0-6134 {}} {258 0 0-6136 {}} {258 0 0-6142 {}} {258 0 0-6143 {}} {258 0 0-6144 {}} {258 0 0-6145 {}} {258 0 0-6151 {}}} CYCLES {}}
set a(0-6103) {NAME volume_current:slc(acc.idiv)#2 TYPE READSLICE PAR 0-5673 XREFS 44693 LOC {1 0.974173 1 1.0 1 1.0 2 0.527065975} PREDS {{259 0 0-6102 {}}} SUCCS {{259 0 0-6104 {}}} CYCLES {}}
set a(0-6104) {NAME volume_current:conc#21 TYPE CONCATENATE PAR 0-5673 XREFS 44694 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{259 0 0-6103 {}}} SUCCS {{258 0 0-6110 {}}} CYCLES {}}
set a(0-6105) {NAME volume_current:slc(acc.idiv)#3 TYPE READSLICE PAR 0-5673 XREFS 44695 LOC {1 0.974173 1 1.0 1 1.0 2 0.527065975} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6106 {}}} CYCLES {}}
set a(0-6106) {NAME volume_current:not#1 TYPE NOT PAR 0-5673 XREFS 44696 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{259 0 0-6105 {}}} SUCCS {{259 0 0-6107 {}}} CYCLES {}}
set a(0-6107) {NAME volume_current:conc#3 TYPE CONCATENATE PAR 0-5673 XREFS 44697 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{259 0 0-6106 {}}} SUCCS {{258 0 0-6109 {}}} CYCLES {}}
set a(0-6108) {NAME volume_current:slc(acc.idiv) TYPE READSLICE PAR 0-5673 XREFS 44698 LOC {1 0.974173 1 1.0 1 1.0 2 0.527065975} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6109 {}}} CYCLES {}}
set a(0-6109) {NAME volume_current:conc#22 TYPE CONCATENATE PAR 0-5673 XREFS 44699 LOC {1 0.974173 2 0.527065975 2 0.527065975 2 0.527065975} PREDS {{258 0 0-6107 {}} {259 0 0-6108 {}}} SUCCS {{259 0 0-6110 {}}} CYCLES {}}
set a(0-6110) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc#4 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44700 LOC {2 0.0 2 0.527065975 2 0.527065975 2 0.5755105594969361 2 0.5755105594969361} PREDS {{258 0 0-6104 {}} {259 0 0-6109 {}}} SUCCS {{259 0 0-6111 {}}} CYCLES {}}
set a(0-6111) {NAME volume_current:slc TYPE READSLICE PAR 0-5673 XREFS 44701 LOC {2 0.048444625 2 0.5755106 2 0.5755106 2 0.5755106} PREDS {{259 0 0-6110 {}}} SUCCS {{258 0 0-6114 {}}} CYCLES {}}
set a(0-6112) {NAME volume_current:slc(acc.idiv)#8 TYPE READSLICE PAR 0-5673 XREFS 44702 LOC {1 0.974173 1 1.0 1 1.0 2 0.5755106} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6113 {}}} CYCLES {}}
set a(0-6113) {NAME volume_current:conc TYPE CONCATENATE PAR 0-5673 XREFS 44703 LOC {1 0.974173 2 0.5755106 2 0.5755106 2 0.5755106} PREDS {{259 0 0-6112 {}}} SUCCS {{259 0 0-6114 {}}} CYCLES {}}
set a(0-6114) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,0,5,1,6) AREA_SCORE 6.00 QUANTITY 7 NAME volume_current:acc TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44704 LOC {2 0.048444625 2 0.5755106 2 0.5755106 2 0.623955184496936 2 0.623955184496936} PREDS {{258 0 0-6111 {}} {259 0 0-6113 {}}} SUCCS {{259 0 0-6115 {}} {258 0 0-6118 {}} {258 0 0-6120 {}} {258 0 0-6122 {}} {258 0 0-6124 {}}} CYCLES {}}
set a(0-6115) {NAME volume_current:slc(acc.imod)#1 TYPE READSLICE PAR 0-5673 XREFS 44705 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{259 0 0-6114 {}}} SUCCS {{259 0 0-6116 {}}} CYCLES {}}
set a(0-6116) {NAME volume_current:not#2 TYPE NOT PAR 0-5673 XREFS 44706 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{259 0 0-6115 {}}} SUCCS {{259 0 0-6117 {}}} CYCLES {}}
set a(0-6117) {NAME volume_current:xor TYPE XOR PAR 0-5673 XREFS 44707 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{259 0 0-6116 {}}} SUCCS {{258 0 0-6119 {}}} CYCLES {}}
set a(0-6118) {NAME volume_current:slc(acc.imod) TYPE READSLICE PAR 0-5673 XREFS 44708 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.623955225} PREDS {{258 0 0-6114 {}}} SUCCS {{259 0 0-6119 {}}} CYCLES {}}
set a(0-6119) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(1,0,1,1,2) AREA_SCORE 2.00 QUANTITY 1 NAME volume_current:acc#5 TYPE ACCU DELAY {0.34 ns} LIBRARY_DELAY {0.34 ns} PAR 0-5673 XREFS 44709 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.64541093625 2 0.64541093625} PREDS {{258 0 0-6117 {}} {259 0 0-6118 {}}} SUCCS {{258 0 0-6121 {}}} CYCLES {}}
set a(0-6120) {NAME volume_current:slc(acc.imod)#6 TYPE READSLICE PAR 0-5673 XREFS 44710 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.645410975} PREDS {{258 0 0-6114 {}}} SUCCS {{259 0 0-6121 {}}} CYCLES {}}
set a(0-6121) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME volume_current:acc#2 TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5673 XREFS 44711 LOC {2 0.11834499999999999 2 0.645410975 2 0.645410975 2 0.6889990898622739 2 0.6889990898622739} PREDS {{258 0 0-6119 {}} {259 0 0-6120 {}}} SUCCS {{258 0 0-6126 {}} {258 0 0-6137 {}} {258 0 0-6139 {}} {258 0 0-6140 {}} {258 0 0-6141 {}}} CYCLES {}}
set a(0-6122) {NAME volume_current:slc(acc.imod)#4 TYPE READSLICE PAR 0-5673 XREFS 44712 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.68899915} PREDS {{258 0 0-6114 {}}} SUCCS {{259 0 0-6123 {}}} CYCLES {}}
set a(0-6123) {NAME volume_current:conc#24 TYPE CONCATENATE PAR 0-5673 XREFS 44713 LOC {2 0.09688925 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{259 0 0-6122 {}}} SUCCS {{258 0 0-6131 {}}} CYCLES {}}
set a(0-6124) {NAME volume_current:slc(acc.imod)#5 TYPE READSLICE PAR 0-5673 XREFS 44714 LOC {2 0.09688925 2 0.623955225 2 0.623955225 2 0.68899915} PREDS {{258 0 0-6114 {}}} SUCCS {{259 0 0-6125 {}}} CYCLES {}}
set a(0-6125) {NAME volume_current:not#5 TYPE NOT PAR 0-5673 XREFS 44715 LOC {2 0.09688925 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{259 0 0-6124 {}}} SUCCS {{258 0 0-6130 {}}} CYCLES {}}
set a(0-6126) {NAME volume_current:slc(acc.imod#1) TYPE READSLICE PAR 0-5673 XREFS 44716 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{258 0 0-6121 {}}} SUCCS {{258 0 0-6129 {}}} CYCLES {}}
set a(0-6127) {NAME volume_current:slc(acc.idiv)#4 TYPE READSLICE PAR 0-5673 XREFS 44717 LOC {1 0.974173 1 1.0 1 1.0 2 0.68899915} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6128 {}}} CYCLES {}}
set a(0-6128) {NAME volume_current:not#3 TYPE NOT PAR 0-5673 XREFS 44718 LOC {1 0.974173 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{259 0 0-6127 {}}} SUCCS {{259 0 0-6129 {}}} CYCLES {}}
set a(0-6129) {NAME volume_current:nand TYPE NAND PAR 0-5673 XREFS 44719 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{258 0 0-6126 {}} {259 0 0-6128 {}}} SUCCS {{259 0 0-6130 {}}} CYCLES {}}
set a(0-6130) {NAME volume_current:conc#25 TYPE CONCATENATE PAR 0-5673 XREFS 44720 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.68899915} PREDS {{258 0 0-6125 {}} {259 0 0-6129 {}}} SUCCS {{259 0 0-6131 {}}} CYCLES {}}
set a(0-6131) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(2,0,2,0,3) AREA_SCORE 3.31 QUANTITY 1 NAME volume_current:acc#6 TYPE ACCU DELAY {0.65 ns} LIBRARY_DELAY {0.65 ns} PAR 0-5673 XREFS 44721 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821600894753 2 0.7297821600894753} PREDS {{258 0 0-6123 {}} {259 0 0-6130 {}}} SUCCS {{259 0 0-6132 {}}} CYCLES {}}
set a(0-6132) {NAME volume_current:slc#1 TYPE READSLICE PAR 0-5673 XREFS 44722 LOC {2 0.202716225 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-6131 {}}} SUCCS {{259 0 0-6133 {}}} CYCLES {}}
set a(0-6133) {NAME volume_current:conc#26 TYPE CONCATENATE PAR 0-5673 XREFS 44723 LOC {2 0.202716225 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-6132 {}}} SUCCS {{258 0 0-6149 {}}} CYCLES {}}
set a(0-6134) {NAME volume_current:slc(acc.idiv)#6 TYPE READSLICE PAR 0-5673 XREFS 44724 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6135 {}}} CYCLES {}}
set a(0-6135) {NAME volume_current:conc#23 TYPE CONCATENATE PAR 0-5673 XREFS 44725 LOC {1 0.974173 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{259 0 0-6134 {}}} SUCCS {{258 0 0-6148 {}}} CYCLES {}}
set a(0-6136) {NAME volume_current:slc(acc.idiv)#5 TYPE READSLICE PAR 0-5673 XREFS 44726 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-6102 {}}} SUCCS {{258 0 0-6147 {}}} CYCLES {}}
set a(0-6137) {NAME volume_current:slc(acc.imod#1)#1 TYPE READSLICE PAR 0-5673 XREFS 44727 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-6121 {}}} SUCCS {{259 0 0-6138 {}}} CYCLES {}}
set a(0-6138) {NAME volume_current:not#4 TYPE NOT PAR 0-5673 XREFS 44728 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{259 0 0-6137 {}}} SUCCS {{258 0 0-6147 {}}} CYCLES {}}
set a(0-6139) {NAME volume_current:slc(acc.imod#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44729 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-6121 {}}} SUCCS {{258 0 0-6146 {}}} CYCLES {}}
set a(0-6140) {NAME volume_current:slc(acc.imod#1)#3 TYPE READSLICE PAR 0-5673 XREFS 44730 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-6121 {}}} SUCCS {{258 0 0-6146 {}}} CYCLES {}}
set a(0-6141) {NAME volume_current:slc(acc.imod#1)#4 TYPE READSLICE PAR 0-5673 XREFS 44731 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-6121 {}}} SUCCS {{258 0 0-6146 {}}} CYCLES {}}
set a(0-6142) {NAME volume_current:slc(acc.idiv)#20 TYPE READSLICE PAR 0-5673 XREFS 44732 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-6102 {}}} SUCCS {{258 0 0-6146 {}}} CYCLES {}}
set a(0-6143) {NAME volume_current:slc(acc.idiv)#21 TYPE READSLICE PAR 0-5673 XREFS 44733 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-6102 {}}} SUCCS {{258 0 0-6146 {}}} CYCLES {}}
set a(0-6144) {NAME volume_current:slc(acc.idiv)#22 TYPE READSLICE PAR 0-5673 XREFS 44734 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-6102 {}}} SUCCS {{258 0 0-6146 {}}} CYCLES {}}
set a(0-6145) {NAME volume_current:slc(acc.idiv)#13 TYPE READSLICE PAR 0-5673 XREFS 44735 LOC {1 0.974173 1 1.0 1 1.0 2 0.7297821999999999} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6146 {}}} CYCLES {}}
set a(0-6146) {NAME volume_current:or TYPE OR PAR 0-5673 XREFS 44736 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-6144 {}} {258 0 0-6143 {}} {258 0 0-6142 {}} {258 0 0-6141 {}} {258 0 0-6140 {}} {258 0 0-6139 {}} {259 0 0-6145 {}}} SUCCS {{259 0 0-6147 {}}} CYCLES {}}
set a(0-6147) {NAME and#1 TYPE AND PAR 0-5673 XREFS 44737 LOC {2 0.16193317499999998 2 0.68899915 2 0.68899915 2 0.7297821999999999} PREDS {{258 0 0-6138 {}} {258 0 0-6136 {}} {259 0 0-6146 {}}} SUCCS {{259 0 0-6148 {}}} CYCLES {}}
set a(0-6148) {NAME volume_current:conc#27 TYPE CONCATENATE PAR 0-5673 XREFS 44738 LOC {2 0.16193317499999998 2 0.7297821999999999 2 0.7297821999999999 2 0.7297821999999999} PREDS {{258 0 0-6135 {}} {259 0 0-6147 {}}} SUCCS {{259 0 0-6149 {}}} CYCLES {}}
set a(0-6149) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(3,0,3,1,4) AREA_SCORE 4.00 QUANTITY 1 NAME volume_current:acc#7 TYPE ACCU DELAY {0.60 ns} LIBRARY_DELAY {0.60 ns} PAR 0-5673 XREFS 44739 LOC {2 0.202716225 2 0.7297821999999999 2 0.7297821999999999 2 0.7671832020708271 2 0.7671832020708271} PREDS {{258 0 0-6133 {}} {259 0 0-6148 {}}} SUCCS {{259 0 0-6150 {}}} CYCLES {}}
set a(0-6150) {NAME volume_current:slc#2 TYPE READSLICE PAR 0-5673 XREFS 44740 LOC {2 0.240117275 2 0.76718325 2 0.76718325 2 0.76718325} PREDS {{259 0 0-6149 {}}} SUCCS {{258 0 0-6152 {}}} CYCLES {}}
set a(0-6151) {NAME volume_current:slc(acc.idiv)#7 TYPE READSLICE PAR 0-5673 XREFS 44741 LOC {1 0.974173 1 1.0 1 1.0 2 0.76718325} PREDS {{258 0 0-6102 {}}} SUCCS {{259 0 0-6152 {}}} CYCLES {}}
set a(0-6152) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,0,3,1,4) AREA_SCORE 5.00 QUANTITY 1 NAME volume_current:acc#1 TYPE ACCU DELAY {0.86 ns} LIBRARY_DELAY {0.86 ns} PAR 0-5673 XREFS 44742 LOC {2 0.240117275 2 0.76718325 2 0.76718325 2 0.8207069149089293 2 0.8207069149089293} PREDS {{258 0 0-6150 {}} {259 0 0-6151 {}}} SUCCS {{259 0 0-6153 {}} {258 0 0-6170 {}}} CYCLES {}}
set a(0-6153) {NAME if#17:conc TYPE CONCATENATE PAR 0-5673 XREFS 44743 LOC {2 0.293641 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-6152 {}}} SUCCS {{258 0 0-6157 {}}} CYCLES {}}
set a(0-6154) {NAME if#17:asn TYPE ASSIGN PAR 0-5673 XREFS 44744 LOC {1 0.472934025 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{262 0 0-6298 {}}} SUCCS {{259 0 0-6155 {}} {256 0 0-6298 {}}} CYCLES {}}
set a(0-6155) {NAME not#9 TYPE NOT PAR 0-5673 XREFS 44745 LOC {1 0.472934025 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-6154 {}}} SUCCS {{259 0 0-6156 {}}} CYCLES {}}
set a(0-6156) {NAME if#17:conc#2 TYPE CONCATENATE PAR 0-5673 XREFS 44746 LOC {1 0.472934025 2 0.820706975 2 0.820706975 2 0.820706975} PREDS {{259 0 0-6155 {}}} SUCCS {{259 0 0-6157 {}}} CYCLES {}}
set a(0-6157) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(6,0,5,0,6) AREA_SCORE 7.28 QUANTITY 1 NAME if#17:acc#1 TYPE ACCU DELAY {1.02 ns} LIBRARY_DELAY {1.02 ns} PAR 0-5673 XREFS 44747 LOC {2 0.293641 2 0.820706975 2 0.820706975 2 0.8843571907468815 2 0.8843571907468815} PREDS {{258 0 0-6153 {}} {259 0 0-6156 {}}} SUCCS {{259 0 0-6158 {}}} CYCLES {}}
set a(0-6158) {NAME if#17:slc TYPE READSLICE PAR 0-5673 XREFS 44748 LOC {2 0.35729127499999996 2 0.88435725 2 0.88435725 2 0.88435725} PREDS {{259 0 0-6157 {}}} SUCCS {{259 0 0-6159 {}} {258 0 0-6162 {}}} CYCLES {}}
set a(0-6159) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(5,1,2,1,6) AREA_SCORE 6.00 QUANTITY 1 NAME acc#12 TYPE ACCU DELAY {0.78 ns} LIBRARY_DELAY {0.78 ns} PAR 0-5673 XREFS 44749 LOC {2 0.35729127499999996 2 0.88435725 2 0.88435725 2 0.933351175547025 2 0.933351175547025} PREDS {{259 0 0-6158 {}}} SUCCS {{259 0 0-6160 {}}} CYCLES {}}
set a(0-6160) {NAME slc#8 TYPE READSLICE PAR 0-5673 XREFS 44750 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-6159 {}}} SUCCS {{259 0 0-6161 {}} {258 0 0-6168 {}}} CYCLES {}}
set a(0-6161) {NAME asel#51 TYPE SELECT PAR 0-5673 XREFS 44751 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{259 0 0-6160 {}}} SUCCS {{146 0 0-6162 {}} {146 0 0-6163 {}} {146 0 0-6164 {}} {146 0 0-6165 {}} {146 0 0-6166 {}}} CYCLES {}}
set a(0-6162) {NAME if#17:slc(acc#13.cse) TYPE READSLICE PAR 0-5673 XREFS 44752 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-6161 {}} {258 0 0-6158 {}}} SUCCS {{259 0 0-6163 {}}} CYCLES {}}
set a(0-6163) {NAME aif#51:not#1 TYPE NOT PAR 0-5673 XREFS 44753 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.933351225} PREDS {{146 0 0-6161 {}} {259 0 0-6162 {}}} SUCCS {{259 0 0-6164 {}}} CYCLES {}}
set a(0-6164) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_add(4,1,2,1,5) AREA_SCORE 5.00 QUANTITY 5 NAME if#17:acc TYPE ACCU DELAY {0.70 ns} LIBRARY_DELAY {0.70 ns} PAR 0-5673 XREFS 44754 LOC {2 0.40628525 2 0.933351225 2 0.933351225 2 0.9769393398622739 2 0.9769393398622739} PREDS {{146 0 0-6161 {}} {259 0 0-6163 {}}} SUCCS {{259 0 0-6165 {}}} CYCLES {}}
set a(0-6165) {NAME aif#51:slc TYPE READSLICE PAR 0-5673 XREFS 44755 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-6161 {}} {259 0 0-6164 {}}} SUCCS {{259 0 0-6166 {}}} CYCLES {}}
set a(0-6166) {NAME if#17:not TYPE NOT PAR 0-5673 XREFS 44756 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{146 0 0-6161 {}} {259 0 0-6165 {}}} SUCCS {{258 0 0-6169 {}}} CYCLES {}}
set a(0-6167) {NAME asn#298 TYPE ASSIGN PAR 0-5673 XREFS 44757 LOC {1 0.472934025 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{262 0 0-6298 {}}} SUCCS {{258 0 0-6170 {}} {256 0 0-6298 {}}} CYCLES {}}
set a(0-6168) {NAME if#17:not#1 TYPE NOT PAR 0-5673 XREFS 44758 LOC {2 0.40628525 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-6160 {}}} SUCCS {{259 0 0-6169 {}}} CYCLES {}}
set a(0-6169) {NAME if#17:and TYPE AND PAR 0-5673 XREFS 44759 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9769393999999999} PREDS {{258 0 0-6166 {}} {258 0 0-5678 {}} {259 0 0-6168 {}}} SUCCS {{259 0 0-6170 {}}} CYCLES {}}
set a(0-6170) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_mux(4,1,2) AREA_SCORE 3.68 QUANTITY 3 NAME mux#19 TYPE MUX DELAY {0.37 ns} LIBRARY_DELAY {0.37 ns} PAR 0-5673 XREFS 44760 LOC {2 0.449873425 2 0.9769393999999999 2 0.9769393999999999 2 0.9999999624999999 2 0.9999999624999999} PREDS {{258 0 0-6167 {}} {258 0 0-6152 {}} {259 0 0-6169 {}}} SUCCS {{259 0 0-6171 {}} {258 0 0-6298 {}}} CYCLES {}}
set a(0-6171) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(4,4) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(volume:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-5673 XREFS 44761 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-6171 {}} {80 0 0-6288 {}} {259 0 0-6170 {}}} SUCCS {{260 0 0-6171 {}} {80 0 0-6288 {}}} CYCLES {}}
set a(0-6172) {NAME osel#2 TYPE SELECT PAR 0-5673 XREFS 44762 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5867 {}}} SUCCS {{146 0 0-6173 {}} {146 0 0-6174 {}} {146 0 0-6175 {}} {146 0 0-6176 {}} {146 0 0-6177 {}} {146 0 0-6178 {}} {146 0 0-6179 {}} {146 0 0-6180 {}} {146 0 0-6181 {}} {146 0 0-6182 {}} {146 0 0-6183 {}} {146 0 0-6184 {}} {146 0 0-6185 {}} {146 0 0-6186 {}} {146 0 0-6187 {}} {146 0 0-6188 {}} {146 0 0-6189 {}} {146 0 0-6190 {}} {146 0 0-6191 {}} {146 0 0-6192 {}} {146 0 0-6193 {}} {146 0 0-6194 {}}} CYCLES {}}
set a(0-6173) {NAME oelse#2:asn TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44763 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6174 {}}} CYCLES {}}
set a(0-6174) {NAME oelse#2:slc(vga_xy#1) TYPE READSLICE PAR 0-5673 XREFS 44764 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6173 {}}} SUCCS {{258 0 0-6194 {}}} CYCLES {}}
set a(0-6175) {NAME oelse#2:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44765 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6176 {}}} CYCLES {}}
set a(0-6176) {NAME oelse#2:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5673 XREFS 44766 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6175 {}}} SUCCS {{258 0 0-6194 {}}} CYCLES {}}
set a(0-6177) {NAME oelse#2:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44767 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6178 {}}} CYCLES {}}
set a(0-6178) {NAME oelse#2:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44768 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6177 {}}} SUCCS {{258 0 0-6194 {}}} CYCLES {}}
set a(0-6179) {NAME oelse#2:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44769 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6180 {}}} CYCLES {}}
set a(0-6180) {NAME oelse#2:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5673 XREFS 44770 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6179 {}}} SUCCS {{258 0 0-6194 {}}} CYCLES {}}
set a(0-6181) {NAME oelse#2:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44771 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6182 {}}} CYCLES {}}
set a(0-6182) {NAME oelse#2:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5673 XREFS 44772 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6181 {}}} SUCCS {{258 0 0-6193 {}}} CYCLES {}}
set a(0-6183) {NAME oelse#2:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44773 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6184 {}}} CYCLES {}}
set a(0-6184) {NAME oelse#2:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5673 XREFS 44774 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6183 {}}} SUCCS {{258 0 0-6193 {}}} CYCLES {}}
set a(0-6185) {NAME oelse#2:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44775 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6186 {}}} CYCLES {}}
set a(0-6186) {NAME oelse#2:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5673 XREFS 44776 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6185 {}}} SUCCS {{258 0 0-6193 {}}} CYCLES {}}
set a(0-6187) {NAME oelse#2:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44777 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6188 {}}} CYCLES {}}
set a(0-6188) {NAME oelse#2:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5673 XREFS 44778 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6187 {}}} SUCCS {{258 0 0-6193 {}}} CYCLES {}}
set a(0-6189) {NAME oelse#2:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44779 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6190 {}}} CYCLES {}}
set a(0-6190) {NAME oelse#2:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5673 XREFS 44780 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6189 {}}} SUCCS {{258 0 0-6193 {}}} CYCLES {}}
set a(0-6191) {NAME oelse#2:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44781 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}}} SUCCS {{259 0 0-6192 {}}} CYCLES {}}
set a(0-6192) {NAME oelse#2:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5673 XREFS 44782 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {259 0 0-6191 {}}} SUCCS {{259 0 0-6193 {}}} CYCLES {}}
set a(0-6193) {NAME oelse#2:nor TYPE NOR PAR 0-5673 XREFS 44783 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {258 0 0-6190 {}} {258 0 0-6188 {}} {258 0 0-6186 {}} {258 0 0-6184 {}} {258 0 0-6182 {}} {259 0 0-6192 {}}} SUCCS {{259 0 0-6194 {}}} CYCLES {}}
set a(0-6194) {NAME oelse#2:and TYPE AND PAR 0-5673 XREFS 44784 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6172 {}} {258 0 0-6180 {}} {258 0 0-6178 {}} {258 0 0-6176 {}} {258 0 0-6174 {}} {259 0 0-6193 {}}} SUCCS {{259 0 0-6195 {}}} CYCLES {}}
set a(0-6195) {NAME if#18:or TYPE OR PAR 0-5673 XREFS 44785 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-5867 {}} {258 0 0-5677 {}} {259 0 0-6194 {}}} SUCCS {{259 0 0-6196 {}} {258 0 0-6219 {}}} CYCLES {}}
set a(0-6196) {NAME osel#3 TYPE SELECT PAR 0-5673 XREFS 44786 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-6195 {}}} SUCCS {{146 0 0-6197 {}} {146 0 0-6198 {}} {146 0 0-6199 {}} {146 0 0-6200 {}} {146 0 0-6201 {}} {146 0 0-6202 {}} {146 0 0-6203 {}} {146 0 0-6204 {}} {146 0 0-6205 {}} {146 0 0-6206 {}} {146 0 0-6207 {}} {146 0 0-6208 {}} {146 0 0-6209 {}} {146 0 0-6210 {}} {146 0 0-6211 {}} {146 0 0-6212 {}} {146 0 0-6213 {}} {146 0 0-6214 {}} {146 0 0-6215 {}} {146 0 0-6216 {}} {146 0 0-6217 {}} {146 0 0-6218 {}}} CYCLES {}}
set a(0-6197) {NAME oelse#3:asn TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44787 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6198 {}}} CYCLES {}}
set a(0-6198) {NAME oelse#3:slc(vga_xy#1) TYPE READSLICE PAR 0-5673 XREFS 44788 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6197 {}}} SUCCS {{258 0 0-6218 {}}} CYCLES {}}
set a(0-6199) {NAME oelse#3:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44789 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6200 {}}} CYCLES {}}
set a(0-6200) {NAME oelse#3:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5673 XREFS 44790 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6199 {}}} SUCCS {{258 0 0-6218 {}}} CYCLES {}}
set a(0-6201) {NAME oelse#3:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44791 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6202 {}}} CYCLES {}}
set a(0-6202) {NAME oelse#3:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44792 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6201 {}}} SUCCS {{258 0 0-6218 {}}} CYCLES {}}
set a(0-6203) {NAME oelse#3:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44793 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6204 {}}} CYCLES {}}
set a(0-6204) {NAME oelse#3:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5673 XREFS 44794 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6203 {}}} SUCCS {{258 0 0-6218 {}}} CYCLES {}}
set a(0-6205) {NAME oelse#3:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44795 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6206 {}}} CYCLES {}}
set a(0-6206) {NAME oelse#3:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5673 XREFS 44796 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6205 {}}} SUCCS {{258 0 0-6217 {}}} CYCLES {}}
set a(0-6207) {NAME oelse#3:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44797 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6208 {}}} CYCLES {}}
set a(0-6208) {NAME oelse#3:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5673 XREFS 44798 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6207 {}}} SUCCS {{258 0 0-6217 {}}} CYCLES {}}
set a(0-6209) {NAME oelse#3:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44799 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6210 {}}} CYCLES {}}
set a(0-6210) {NAME oelse#3:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5673 XREFS 44800 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6209 {}}} SUCCS {{258 0 0-6217 {}}} CYCLES {}}
set a(0-6211) {NAME oelse#3:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44801 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6212 {}}} CYCLES {}}
set a(0-6212) {NAME oelse#3:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5673 XREFS 44802 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6211 {}}} SUCCS {{258 0 0-6217 {}}} CYCLES {}}
set a(0-6213) {NAME oelse#3:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44803 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6214 {}}} CYCLES {}}
set a(0-6214) {NAME oelse#3:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5673 XREFS 44804 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6213 {}}} SUCCS {{258 0 0-6217 {}}} CYCLES {}}
set a(0-6215) {NAME oelse#3:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44805 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}}} SUCCS {{259 0 0-6216 {}}} CYCLES {}}
set a(0-6216) {NAME oelse#3:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5673 XREFS 44806 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {259 0 0-6215 {}}} SUCCS {{259 0 0-6217 {}}} CYCLES {}}
set a(0-6217) {NAME oelse#3:nor TYPE NOR PAR 0-5673 XREFS 44807 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {258 0 0-6214 {}} {258 0 0-6212 {}} {258 0 0-6210 {}} {258 0 0-6208 {}} {258 0 0-6206 {}} {259 0 0-6216 {}}} SUCCS {{259 0 0-6218 {}}} CYCLES {}}
set a(0-6218) {NAME oelse#3:and TYPE AND PAR 0-5673 XREFS 44808 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6196 {}} {258 0 0-6204 {}} {258 0 0-6202 {}} {258 0 0-6200 {}} {258 0 0-6198 {}} {259 0 0-6217 {}}} SUCCS {{259 0 0-6219 {}}} CYCLES {}}
set a(0-6219) {NAME if#18:or#1 TYPE OR PAR 0-5673 XREFS 44809 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6195 {}} {258 0 0-5676 {}} {259 0 0-6218 {}}} SUCCS {{259 0 0-6220 {}} {258 0 0-6243 {}}} CYCLES {}}
set a(0-6220) {NAME osel#4 TYPE SELECT PAR 0-5673 XREFS 44810 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-6219 {}}} SUCCS {{146 0 0-6221 {}} {146 0 0-6222 {}} {146 0 0-6223 {}} {146 0 0-6224 {}} {146 0 0-6225 {}} {146 0 0-6226 {}} {146 0 0-6227 {}} {146 0 0-6228 {}} {146 0 0-6229 {}} {146 0 0-6230 {}} {146 0 0-6231 {}} {146 0 0-6232 {}} {146 0 0-6233 {}} {146 0 0-6234 {}} {146 0 0-6235 {}} {146 0 0-6236 {}} {146 0 0-6237 {}} {146 0 0-6238 {}} {146 0 0-6239 {}} {146 0 0-6240 {}} {146 0 0-6241 {}} {146 0 0-6242 {}}} CYCLES {}}
set a(0-6221) {NAME oelse#4:asn TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44811 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6222 {}}} CYCLES {}}
set a(0-6222) {NAME oelse#4:slc(vga_xy#1) TYPE READSLICE PAR 0-5673 XREFS 44812 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6221 {}}} SUCCS {{258 0 0-6242 {}}} CYCLES {}}
set a(0-6223) {NAME oelse#4:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44813 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6224 {}}} CYCLES {}}
set a(0-6224) {NAME oelse#4:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5673 XREFS 44814 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6223 {}}} SUCCS {{258 0 0-6242 {}}} CYCLES {}}
set a(0-6225) {NAME oelse#4:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44815 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6226 {}}} CYCLES {}}
set a(0-6226) {NAME oelse#4:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44816 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6225 {}}} SUCCS {{258 0 0-6242 {}}} CYCLES {}}
set a(0-6227) {NAME oelse#4:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44817 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6228 {}}} CYCLES {}}
set a(0-6228) {NAME oelse#4:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5673 XREFS 44818 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6227 {}}} SUCCS {{258 0 0-6242 {}}} CYCLES {}}
set a(0-6229) {NAME oelse#4:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44819 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6230 {}}} CYCLES {}}
set a(0-6230) {NAME oelse#4:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5673 XREFS 44820 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6229 {}}} SUCCS {{258 0 0-6241 {}}} CYCLES {}}
set a(0-6231) {NAME oelse#4:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44821 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6232 {}}} CYCLES {}}
set a(0-6232) {NAME oelse#4:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5673 XREFS 44822 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6231 {}}} SUCCS {{258 0 0-6241 {}}} CYCLES {}}
set a(0-6233) {NAME oelse#4:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44823 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6234 {}}} CYCLES {}}
set a(0-6234) {NAME oelse#4:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5673 XREFS 44824 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6233 {}}} SUCCS {{258 0 0-6241 {}}} CYCLES {}}
set a(0-6235) {NAME oelse#4:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44825 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6236 {}}} CYCLES {}}
set a(0-6236) {NAME oelse#4:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5673 XREFS 44826 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6235 {}}} SUCCS {{258 0 0-6241 {}}} CYCLES {}}
set a(0-6237) {NAME oelse#4:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44827 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6238 {}}} CYCLES {}}
set a(0-6238) {NAME oelse#4:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5673 XREFS 44828 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6237 {}}} SUCCS {{258 0 0-6241 {}}} CYCLES {}}
set a(0-6239) {NAME oelse#4:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44829 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}}} SUCCS {{259 0 0-6240 {}}} CYCLES {}}
set a(0-6240) {NAME oelse#4:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5673 XREFS 44830 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {259 0 0-6239 {}}} SUCCS {{259 0 0-6241 {}}} CYCLES {}}
set a(0-6241) {NAME oelse#4:nor TYPE NOR PAR 0-5673 XREFS 44831 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {258 0 0-6238 {}} {258 0 0-6236 {}} {258 0 0-6234 {}} {258 0 0-6232 {}} {258 0 0-6230 {}} {259 0 0-6240 {}}} SUCCS {{259 0 0-6242 {}}} CYCLES {}}
set a(0-6242) {NAME oelse#4:and TYPE AND PAR 0-5673 XREFS 44832 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{146 0 0-6220 {}} {258 0 0-6228 {}} {258 0 0-6226 {}} {258 0 0-6224 {}} {258 0 0-6222 {}} {259 0 0-6241 {}}} SUCCS {{259 0 0-6243 {}}} CYCLES {}}
set a(0-6243) {NAME if#18:or#2 TYPE OR PAR 0-5673 XREFS 44833 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{258 0 0-6219 {}} {258 0 0-5675 {}} {259 0 0-6242 {}}} SUCCS {{259 0 0-6244 {}} {258 0 0-6267 {}}} CYCLES {}}
set a(0-6244) {NAME osel#5 TYPE SELECT PAR 0-5673 XREFS 44834 LOC {1 0.0 1 1.0 1 1.0 2 0.967186425} PREDS {{259 0 0-6243 {}}} SUCCS {{146 0 0-6245 {}} {146 0 0-6246 {}} {146 0 0-6247 {}} {146 0 0-6248 {}} {146 0 0-6249 {}} {146 0 0-6250 {}} {146 0 0-6251 {}} {146 0 0-6252 {}} {146 0 0-6253 {}} {146 0 0-6254 {}} {146 0 0-6255 {}} {146 0 0-6256 {}} {146 0 0-6257 {}} {146 0 0-6258 {}} {146 0 0-6259 {}} {146 0 0-6260 {}} {146 0 0-6261 {}} {146 0 0-6262 {}} {146 0 0-6263 {}} {146 0 0-6264 {}} {146 0 0-6265 {}} {146 0 0-6266 {}}} CYCLES {}}
set a(0-6245) {NAME oelse#5:asn TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44835 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6246 {}}} CYCLES {}}
set a(0-6246) {NAME oelse#5:slc(vga_xy#1) TYPE READSLICE PAR 0-5673 XREFS 44836 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6245 {}}} SUCCS {{258 0 0-6266 {}}} CYCLES {}}
set a(0-6247) {NAME oelse#5:asn#1 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44837 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6248 {}}} CYCLES {}}
set a(0-6248) {NAME oelse#5:slc(vga_xy#1)#1 TYPE READSLICE PAR 0-5673 XREFS 44838 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6247 {}}} SUCCS {{258 0 0-6266 {}}} CYCLES {}}
set a(0-6249) {NAME oelse#5:asn#2 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44839 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6250 {}}} CYCLES {}}
set a(0-6250) {NAME oelse#5:slc(vga_xy#1)#2 TYPE READSLICE PAR 0-5673 XREFS 44840 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6249 {}}} SUCCS {{258 0 0-6266 {}}} CYCLES {}}
set a(0-6251) {NAME oelse#5:asn#3 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44841 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6252 {}}} CYCLES {}}
set a(0-6252) {NAME oelse#5:slc(vga_xy#1)#3 TYPE READSLICE PAR 0-5673 XREFS 44842 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6251 {}}} SUCCS {{258 0 0-6266 {}}} CYCLES {}}
set a(0-6253) {NAME oelse#5:asn#4 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44843 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6254 {}}} CYCLES {}}
set a(0-6254) {NAME oelse#5:slc(vga_xy#1)#4 TYPE READSLICE PAR 0-5673 XREFS 44844 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6253 {}}} SUCCS {{258 0 0-6265 {}}} CYCLES {}}
set a(0-6255) {NAME oelse#5:asn#5 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44845 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6256 {}}} CYCLES {}}
set a(0-6256) {NAME oelse#5:slc(vga_xy#1)#5 TYPE READSLICE PAR 0-5673 XREFS 44846 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6255 {}}} SUCCS {{258 0 0-6265 {}}} CYCLES {}}
set a(0-6257) {NAME oelse#5:asn#6 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44847 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6258 {}}} CYCLES {}}
set a(0-6258) {NAME oelse#5:slc(vga_xy#1)#6 TYPE READSLICE PAR 0-5673 XREFS 44848 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6257 {}}} SUCCS {{258 0 0-6265 {}}} CYCLES {}}
set a(0-6259) {NAME oelse#5:asn#7 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44849 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6260 {}}} CYCLES {}}
set a(0-6260) {NAME oelse#5:slc(vga_xy#1)#7 TYPE READSLICE PAR 0-5673 XREFS 44850 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6259 {}}} SUCCS {{258 0 0-6265 {}}} CYCLES {}}
set a(0-6261) {NAME oelse#5:asn#8 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44851 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6262 {}}} CYCLES {}}
set a(0-6262) {NAME oelse#5:slc(vga_xy#1)#8 TYPE READSLICE PAR 0-5673 XREFS 44852 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6261 {}}} SUCCS {{258 0 0-6265 {}}} CYCLES {}}
set a(0-6263) {NAME oelse#5:asn#9 TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44853 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}}} SUCCS {{259 0 0-6264 {}}} CYCLES {}}
set a(0-6264) {NAME oelse#5:slc(vga_xy#1)#9 TYPE READSLICE PAR 0-5673 XREFS 44854 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {259 0 0-6263 {}}} SUCCS {{259 0 0-6265 {}}} CYCLES {}}
set a(0-6265) {NAME oelse#5:nor TYPE NOR PAR 0-5673 XREFS 44855 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {258 0 0-6262 {}} {258 0 0-6260 {}} {258 0 0-6258 {}} {258 0 0-6256 {}} {258 0 0-6254 {}} {259 0 0-6264 {}}} SUCCS {{259 0 0-6266 {}}} CYCLES {}}
set a(0-6266) {NAME oelse#5:and TYPE AND PAR 0-5673 XREFS 44856 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{146 0 0-6244 {}} {258 0 0-6252 {}} {258 0 0-6250 {}} {258 0 0-6248 {}} {258 0 0-6246 {}} {259 0 0-6265 {}}} SUCCS {{259 0 0-6267 {}}} CYCLES {}}
set a(0-6267) {NAME if#18:or#3 TYPE OR PAR 0-5673 XREFS 44857 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6243 {}} {258 0 0-5674 {}} {259 0 0-6266 {}}} SUCCS {{258 0 0-6271 {}} {258 0 0-6277 {}} {258 0 0-6285 {}}} CYCLES {}}
set a(0-6268) {NAME exs#8 TYPE SIGNEXTEND PAR 0-5673 XREFS 44858 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.957589075} PREDS {{258 0 0-6068 {}}} SUCCS {{259 0 0-6269 {}}} CYCLES {}}
set a(0-6269) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#1 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44859 LOC {2 0.08563245 2 0.957589075 2 0.957589075 2 0.973995806263854 2 0.973995806263854} PREDS {{258 0 0-5726 {}} {259 0 0-6268 {}}} SUCCS {{258 0 0-6272 {}}} CYCLES {}}
set a(0-6270) {NAME exs#11 TYPE SIGNEXTEND PAR 0-5673 XREFS 44860 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-6098 {}}} SUCCS {{258 0 0-6272 {}}} CYCLES {}}
set a(0-6271) {NAME exs#14 TYPE SIGNEXTEND PAR 0-5673 XREFS 44861 LOC {1 0.0 2 0.97399585 2 0.97399585 2 0.97399585} PREDS {{258 0 0-6267 {}}} SUCCS {{259 0 0-6272 {}}} CYCLES {}}
set a(0-6272) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,3) AREA_SCORE 10.54 QUANTITY 1 NAME nor TYPE NOR DELAY {0.42 ns} LIBRARY_DELAY {0.42 ns} PAR 0-5673 XREFS 44862 LOC {2 0.175275825 2 0.97399585 2 0.97399585 2 0.9999999403727742 2 0.9999999403727742} PREDS {{258 0 0-6270 {}} {258 0 0-6269 {}} {259 0 0-6271 {}}} SUCCS {{258 0 0-6287 {}}} CYCLES {}}
set a(0-6273) {NAME not#39 TYPE NOT PAR 0-5673 XREFS 44863 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6068 {}}} SUCCS {{259 0 0-6274 {}}} CYCLES {}}
set a(0-6274) {NAME exs#9 TYPE SIGNEXTEND PAR 0-5673 XREFS 44864 LOC {2 0.08563245 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6273 {}}} SUCCS {{258 0 0-6279 {}}} CYCLES {}}
set a(0-6275) {NAME not#41 TYPE NOT PAR 0-5673 XREFS 44865 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6098 {}}} SUCCS {{259 0 0-6276 {}}} CYCLES {}}
set a(0-6276) {NAME exs#12 TYPE SIGNEXTEND PAR 0-5673 XREFS 44866 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6275 {}}} SUCCS {{258 0 0-6279 {}}} CYCLES {}}
set a(0-6277) {NAME not#43 TYPE NOT PAR 0-5673 XREFS 44867 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{258 0 0-6267 {}}} SUCCS {{259 0 0-6278 {}}} CYCLES {}}
set a(0-6278) {NAME exs#15 TYPE SIGNEXTEND PAR 0-5673 XREFS 44868 LOC {1 0.0 2 0.967186425 2 0.967186425 2 0.967186425} PREDS {{259 0 0-6277 {}}} SUCCS {{259 0 0-6279 {}}} CYCLES {}}
set a(0-6279) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,4) AREA_SCORE 13.79 QUANTITY 1 NAME and#16 TYPE AND DELAY {0.53 ns} LIBRARY_DELAY {0.53 ns} PAR 0-5673 XREFS 44869 LOC {2 0.175275825 2 0.967186425 2 0.967186425 2 0.9999999500277078 2 0.9999999500277078} PREDS {{258 0 0-6276 {}} {258 0 0-6274 {}} {258 0 0-5758 {}} {259 0 0-6278 {}}} SUCCS {{258 0 0-6287 {}}} CYCLES {}}
set a(0-6280) {NAME not#20 TYPE NOT PAR 0-5673 XREFS 44870 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{258 0 0-6068 {}}} SUCCS {{259 0 0-6281 {}}} CYCLES {}}
set a(0-6281) {NAME exs#10 TYPE SIGNEXTEND PAR 0-5673 XREFS 44871 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9507796749999999} PREDS {{259 0 0-6280 {}}} SUCCS {{259 0 0-6282 {}}} CYCLES {}}
set a(0-6282) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_and(10,2) AREA_SCORE 7.30 QUANTITY 5 NAME and#12 TYPE AND DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44872 LOC {2 0.08563245 2 0.9507796749999999 2 0.9507796749999999 2 0.9671864062638539 2 0.9671864062638539} PREDS {{258 0 0-5790 {}} {259 0 0-6281 {}}} SUCCS {{258 0 0-6284 {}}} CYCLES {}}
set a(0-6283) {NAME exs#13 TYPE SIGNEXTEND PAR 0-5673 XREFS 44873 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9671864499999999} PREDS {{258 0 0-6098 {}}} SUCCS {{259 0 0-6284 {}}} CYCLES {}}
set a(0-6284) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#3 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44874 LOC {2 0.175275825 2 0.9671864499999999 2 0.9671864499999999 2 0.9835931812638539 2 0.9835931812638539} PREDS {{258 0 0-6282 {}} {259 0 0-6283 {}}} SUCCS {{258 0 0-6286 {}}} CYCLES {}}
set a(0-6285) {NAME exs#16 TYPE SIGNEXTEND PAR 0-5673 XREFS 44875 LOC {1 0.0 2 0.9835932249999999 2 0.9835932249999999 2 0.9835932249999999} PREDS {{258 0 0-6267 {}}} SUCCS {{259 0 0-6286 {}}} CYCLES {}}
set a(0-6286) {LIBRARY mgc_Altera-Cyclone-III-6_beh_psr MODULE mgc_nor(10,2) AREA_SCORE 7.30 QUANTITY 3 NAME nor#2 TYPE NOR DELAY {0.26 ns} LIBRARY_DELAY {0.26 ns} PAR 0-5673 XREFS 44876 LOC {2 0.19168259999999998 2 0.9835932249999999 2 0.9835932249999999 2 0.9999999562638539 2 0.9999999562638539} PREDS {{258 0 0-6284 {}} {259 0 0-6285 {}}} SUCCS {{259 0 0-6287 {}}} CYCLES {}}
set a(0-6287) {NAME conc#11 TYPE CONCATENATE PAR 0-5673 XREFS 44877 LOC {2 0.20808939999999998 2 1.0 2 1.0 2 1.0} PREDS {{258 0 0-6279 {}} {258 0 0-6272 {}} {259 0 0-6286 {}}} SUCCS {{259 0 0-6288 {}}} CYCLES {}}
set a(0-6288) {LIBRARY mgc_ioport MODULE mgc_out_stdreg(2,30) AREA_SCORE 0.00 QUANTITY 1 NAME io_write(vout:rsc.d) TYPE {I/O_WRITE VAR} DELAY {0.00 ns} PAR 0-5673 XREFS 44878 LOC {2 1.0 2 1.0 2 1.0 3 0.0 2 0.9999} PREDS {{260 0 0-6288 {}} {80 0 0-6171 {}} {259 0 0-6287 {}}} SUCCS {{80 0 0-6171 {}} {260 0 0-6288 {}}} CYCLES {}}
set a(0-6289) {NAME vin:asn(regs.regs(0).sva) TYPE {I/O_READ SIGNAL} PAR 0-5673 XREFS 44879 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.5598631} PREDS {} SUCCS {{259 0 0-6290 {}}} CYCLES {}}
set a(0-6290) {NAME vin:asn TYPE ASSIGN PAR 0-5673 XREFS 44880 LOC {1 0.0 2 0.1028731 2 0.1028731 2 0.5598631} PREDS {{260 0 0-6290 {}} {256 0 0-5694 {}} {256 0 0-5709 {}} {256 0 0-5714 {}} {256 0 0-5721 {}} {256 0 0-5741 {}} {256 0 0-5746 {}} {256 0 0-5753 {}} {256 0 0-5773 {}} {256 0 0-5778 {}} {256 0 0-5785 {}} {259 0 0-6289 {}}} SUCCS {{262 0 0-5694 {}} {262 0 0-5709 {}} {262 0 0-5714 {}} {262 0 0-5721 {}} {262 0 0-5741 {}} {262 0 0-5746 {}} {262 0 0-5753 {}} {262 0 0-5773 {}} {262 0 0-5778 {}} {262 0 0-5785 {}} {260 0 0-6290 {}}} CYCLES {}}
set a(0-6291) {NAME vin:asn(regs.regs(1).sva) TYPE ASSIGN PAR 0-5673 XREFS 44881 LOC {0 1.0 1 0.1028731 1 0.1028731 2 0.47852382499999996} PREDS {{260 0 0-6291 {}} {256 0 0-5695 {}} {256 0 0-5697 {}} {256 0 0-5706 {}} {256 0 0-5727 {}} {256 0 0-5729 {}} {256 0 0-5738 {}} {256 0 0-5759 {}} {256 0 0-5761 {}} {256 0 0-5770 {}} {258 0 0-5694 {}}} SUCCS {{262 0 0-5695 {}} {262 0 0-5697 {}} {262 0 0-5706 {}} {262 0 0-5727 {}} {262 0 0-5729 {}} {262 0 0-5738 {}} {262 0 0-5759 {}} {262 0 0-5761 {}} {262 0 0-5770 {}} {260 0 0-6291 {}}} CYCLES {}}
set a(0-6292) {NAME vin:asn(acc#15(0).sva) TYPE ASSIGN PAR 0-5673 XREFS 44882 LOC {1 0.623584425 1 0.663575575 1 0.663575575 3 0.20152255} PREDS {{260 0 0-6292 {}} {256 0 0-5841 {}} {258 0 0-5927 {}}} SUCCS {{262 0 0-5841 {}} {260 0 0-6292 {}}} CYCLES {}}
set a(0-6293) {NAME vin:asn(acc#15(1).sva) TYPE ASSIGN PAR 0-5673 XREFS 44883 LOC {1 0.7316851249999999 1 0.7532189499999999 1 0.7532189499999999 3 0.20152255} PREDS {{260 0 0-6293 {}} {256 0 0-5844 {}} {258 0 0-5954 {}}} SUCCS {{262 0 0-5844 {}} {260 0 0-6293 {}}} CYCLES {}}
set a(0-6294) {NAME vin:asn(red_xy(0).sva) TYPE ASSIGN PAR 0-5673 XREFS 44884 LOC {1 0.69508965 1 0.7350808 1 0.7350808 3 0.31661595} PREDS {{260 0 0-6294 {}} {256 0 0-5891 {}} {258 0 0-5987 {}}} SUCCS {{262 0 0-5891 {}} {260 0 0-6294 {}}} CYCLES {}}
set a(0-6295) {NAME vin:asn(red_xy(1).sva) TYPE ASSIGN PAR 0-5673 XREFS 44885 LOC {1 0.69508965 1 0.82901735 1 0.82901735 3 0.31661595} PREDS {{260 0 0-6295 {}} {256 0 0-5895 {}} {258 0 0-5989 {}}} SUCCS {{262 0 0-5895 {}} {260 0 0-6295 {}}} CYCLES {}}
set a(0-6296) {NAME vin:asn(blue_xy(0).sva) TYPE ASSIGN PAR 0-5673 XREFS 44886 LOC {1 0.8031903499999999 1 0.824724175 1 0.824724175 3 0.31661595} PREDS {{260 0 0-6296 {}} {256 0 0-5899 {}} {258 0 0-6022 {}}} SUCCS {{262 0 0-5899 {}} {260 0 0-6296 {}}} CYCLES {}}
set a(0-6297) {NAME vin:asn(blue_xy(1).sva) TYPE ASSIGN PAR 0-5673 XREFS 44887 LOC {1 0.8031903499999999 1 0.82901735 1 0.82901735 3 0.31661595} PREDS {{260 0 0-6297 {}} {256 0 0-5903 {}} {258 0 0-6024 {}}} SUCCS {{262 0 0-5903 {}} {260 0 0-6297 {}}} CYCLES {}}
set a(0-6298) {NAME vin:asn(volume_previous.sva) TYPE ASSIGN PAR 0-5673 XREFS 44888 LOC {2 0.472934025 2 1.0 2 1.0 3 0.820706975} PREDS {{260 0 0-6298 {}} {256 0 0-6154 {}} {256 0 0-6167 {}} {258 0 0-6170 {}}} SUCCS {{262 0 0-6154 {}} {262 0 0-6167 {}} {260 0 0-6298 {}}} CYCLES {}}
set a(0-5673) {CHI {0-5674 0-5675 0-5676 0-5677 0-5678 0-5679 0-5680 0-5681 0-5682 0-5683 0-5684 0-5685 0-5686 0-5687 0-5688 0-5689 0-5690 0-5691 0-5692 0-5693 0-5694 0-5695 0-5696 0-5697 0-5698 0-5699 0-5700 0-5701 0-5702 0-5703 0-5704 0-5705 0-5706 0-5707 0-5708 0-5709 0-5710 0-5711 0-5712 0-5713 0-5714 0-5715 0-5716 0-5717 0-5718 0-5719 0-5720 0-5721 0-5722 0-5723 0-5724 0-5725 0-5726 0-5727 0-5728 0-5729 0-5730 0-5731 0-5732 0-5733 0-5734 0-5735 0-5736 0-5737 0-5738 0-5739 0-5740 0-5741 0-5742 0-5743 0-5744 0-5745 0-5746 0-5747 0-5748 0-5749 0-5750 0-5751 0-5752 0-5753 0-5754 0-5755 0-5756 0-5757 0-5758 0-5759 0-5760 0-5761 0-5762 0-5763 0-5764 0-5765 0-5766 0-5767 0-5768 0-5769 0-5770 0-5771 0-5772 0-5773 0-5774 0-5775 0-5776 0-5777 0-5778 0-5779 0-5780 0-5781 0-5782 0-5783 0-5784 0-5785 0-5786 0-5787 0-5788 0-5789 0-5790 0-5791 0-5792 0-5793 0-5794 0-5795 0-5796 0-5797 0-5798 0-5799 0-5800 0-5801 0-5802 0-5803 0-5804 0-5805 0-5806 0-5807 0-5808 0-5809 0-5810 0-5811 0-5812 0-5813 0-5814 0-5815 0-5816 0-5817 0-5818 0-5819 0-5820 0-5821 0-5822 0-5823 0-5824 0-5825 0-5826 0-5827 0-5828 0-5829 0-5830 0-5831 0-5832 0-5833 0-5834 0-5835 0-5836 0-5837 0-5838 0-5839 0-5840 0-5841 0-5842 0-5843 0-5844 0-5845 0-5846 0-5847 0-5848 0-5849 0-5850 0-5851 0-5852 0-5853 0-5854 0-5855 0-5856 0-5857 0-5858 0-5859 0-5860 0-5861 0-5862 0-5863 0-5864 0-5865 0-5866 0-5867 0-5868 0-5869 0-5870 0-5871 0-5872 0-5873 0-5874 0-5875 0-5876 0-5877 0-5878 0-5879 0-5880 0-5881 0-5882 0-5883 0-5884 0-5885 0-5886 0-5887 0-5888 0-5889 0-5890 0-5891 0-5892 0-5893 0-5894 0-5895 0-5896 0-5897 0-5898 0-5899 0-5900 0-5901 0-5902 0-5903 0-5904 0-5905 0-5906 0-5907 0-5908 0-5909 0-5910 0-5911 0-5912 0-5913 0-5914 0-5915 0-5916 0-5917 0-5918 0-5919 0-5920 0-5921 0-5922 0-5923 0-5924 0-5925 0-5926 0-5927 0-5928 0-5929 0-5930 0-5931 0-5932 0-5933 0-5934 0-5935 0-5936 0-5937 0-5938 0-5939 0-5940 0-5941 0-5942 0-5943 0-5944 0-5945 0-5946 0-5947 0-5948 0-5949 0-5950 0-5951 0-5952 0-5953 0-5954 0-5955 0-5956 0-5957 0-5958 0-5959 0-5960 0-5961 0-5962 0-5963 0-5964 0-5965 0-5966 0-5967 0-5968 0-5969 0-5970 0-5971 0-5972 0-5973 0-5974 0-5975 0-5976 0-5977 0-5978 0-5979 0-5980 0-5981 0-5982 0-5983 0-5984 0-5985 0-5986 0-5987 0-5988 0-5989 0-5990 0-5991 0-5992 0-5993 0-5994 0-5995 0-5996 0-5997 0-5998 0-5999 0-6000 0-6001 0-6002 0-6003 0-6004 0-6005 0-6006 0-6007 0-6008 0-6009 0-6010 0-6011 0-6012 0-6013 0-6014 0-6015 0-6016 0-6017 0-6018 0-6019 0-6020 0-6021 0-6022 0-6023 0-6024 0-6025 0-6026 0-6027 0-6028 0-6029 0-6030 0-6031 0-6032 0-6033 0-6034 0-6035 0-6036 0-6037 0-6038 0-6039 0-6040 0-6041 0-6042 0-6043 0-6044 0-6045 0-6046 0-6047 0-6048 0-6049 0-6050 0-6051 0-6052 0-6053 0-6054 0-6055 0-6056 0-6057 0-6058 0-6059 0-6060 0-6061 0-6062 0-6063 0-6064 0-6065 0-6066 0-6067 0-6068 0-6069 0-6070 0-6071 0-6072 0-6073 0-6074 0-6075 0-6076 0-6077 0-6078 0-6079 0-6080 0-6081 0-6082 0-6083 0-6084 0-6085 0-6086 0-6087 0-6088 0-6089 0-6090 0-6091 0-6092 0-6093 0-6094 0-6095 0-6096 0-6097 0-6098 0-6099 0-6100 0-6101 0-6102 0-6103 0-6104 0-6105 0-6106 0-6107 0-6108 0-6109 0-6110 0-6111 0-6112 0-6113 0-6114 0-6115 0-6116 0-6117 0-6118 0-6119 0-6120 0-6121 0-6122 0-6123 0-6124 0-6125 0-6126 0-6127 0-6128 0-6129 0-6130 0-6131 0-6132 0-6133 0-6134 0-6135 0-6136 0-6137 0-6138 0-6139 0-6140 0-6141 0-6142 0-6143 0-6144 0-6145 0-6146 0-6147 0-6148 0-6149 0-6150 0-6151 0-6152 0-6153 0-6154 0-6155 0-6156 0-6157 0-6158 0-6159 0-6160 0-6161 0-6162 0-6163 0-6164 0-6165 0-6166 0-6167 0-6168 0-6169 0-6170 0-6171 0-6172 0-6173 0-6174 0-6175 0-6176 0-6177 0-6178 0-6179 0-6180 0-6181 0-6182 0-6183 0-6184 0-6185 0-6186 0-6187 0-6188 0-6189 0-6190 0-6191 0-6192 0-6193 0-6194 0-6195 0-6196 0-6197 0-6198 0-6199 0-6200 0-6201 0-6202 0-6203 0-6204 0-6205 0-6206 0-6207 0-6208 0-6209 0-6210 0-6211 0-6212 0-6213 0-6214 0-6215 0-6216 0-6217 0-6218 0-6219 0-6220 0-6221 0-6222 0-6223 0-6224 0-6225 0-6226 0-6227 0-6228 0-6229 0-6230 0-6231 0-6232 0-6233 0-6234 0-6235 0-6236 0-6237 0-6238 0-6239 0-6240 0-6241 0-6242 0-6243 0-6244 0-6245 0-6246 0-6247 0-6248 0-6249 0-6250 0-6251 0-6252 0-6253 0-6254 0-6255 0-6256 0-6257 0-6258 0-6259 0-6260 0-6261 0-6262 0-6263 0-6264 0-6265 0-6266 0-6267 0-6268 0-6269 0-6270 0-6271 0-6272 0-6273 0-6274 0-6275 0-6276 0-6277 0-6278 0-6279 0-6280 0-6281 0-6282 0-6283 0-6284 0-6285 0-6286 0-6287 0-6288 0-6289 0-6290 0-6291 0-6292 0-6293 0-6294 0-6295 0-6296 0-6297 0-6298} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 3 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED Yes INITIATION 1 STAGES 3.0 CYCLES_IN 3 TOTAL_CYCLES_IN 3 TOTAL_CYCLES_UNDER 0 TOTAL_CYCLES 3 NAME main TYPE LOOP DELAY {80.00 ns} PAR 0-5663 XREFS 44889 LOC {0 1.0 0 1.0 0 1.0 0 1.0} PREDS {{774 0 0-5673 {}} {258 0 0-5671 {}} {258 0 0-5670 {}} {258 0 0-5669 {}} {258 0 0-5668 {}} {258 0 0-5667 {}} {258 0 0-5666 {}} {258 0 0-5664 {}} {258 0 0-5665 {}} {259 0 0-5672 {}}} SUCCS {{772 0 0-5664 {}} {772 0 0-5665 {}} {772 0 0-5666 {}} {772 0 0-5667 {}} {772 0 0-5668 {}} {772 0 0-5669 {}} {772 0 0-5670 {}} {772 0 0-5671 {}} {772 0 0-5672 {}} {774 0 0-5673 {}}} CYCLES {}}
set a(0-5663) {CHI {0-5664 0-5665 0-5666 0-5667 0-5668 0-5669 0-5670 0-5671 0-5672 0-5673} ITERATIONS Infinite LATENCY 2 RESET_LATENCY 0 CSTEPS 0 UNROLL 0 PERIOD {20.00 ns} FULL_PERIOD {20.00 ns} THROUGHPUT_PERIOD 1 %_SHARING_ALLOC {20.0 %} PIPELINED No CYCLES_IN 0 TOTAL_CYCLES_IN 0 TOTAL_CYCLES_UNDER 3 TOTAL_CYCLES 3 NAME core:rlp TYPE LOOP DELAY {80.00 ns} PAR {} XREFS 44890 LOC {0 0.0 0 0.0 0 0.0 1 0.0} PREDS {} SUCCS {} CYCLES {}}
set a(0-5663-TOTALCYCLES) {3}
set a(0-5663-QMOD) {mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,0,11) {0-5699 0-5704 0-5731 0-5736 0-5763 0-5768 0-6101} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,11,0,12) {0-5705 0-5712 0-5720 0-5737 0-5744 0-5752 0-5769 0-5776 0-5784 0-5947} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,0,12,0,13) {0-5713 0-5724 0-5745 0-5756 0-5777 0-5788 0-6030 0-6037 0-6056 0-6086 0-6102} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(13,0,13,0,14) {0-5725 0-5757 0-5789} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,4,0,5) {0-5802 0-5831 0-5908} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,6) {0-5804 0-5819 0-5827 0-5957 0-5992 0-6110 0-6114} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,0,6) 0-5817 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,1,2,1,5) {0-5835 0-5926 0-5953 0-6121 0-6164} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(4,2) {0-5843 0-5846} mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,2) {0-5894 0-5898 0-5902 0-5906 0-6282} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(9,0,3,1,10) 0-5913 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) {0-5921 0-5930 0-5935 0-6044 0-6063 0-6074 0-6093} mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(4,1,2) {0-5927 0-5954 0-6170} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(7,0,7,1,8) 0-5942 mgc_Altera-Cyclone-III-6_beh_psr.mgc_mux(10,1,2) {0-5987 0-5989 0-6022 0-6024} mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(1,0,1,1,2) 0-6119 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(2,0,2,0,3) 0-6131 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(3,0,3,1,4) 0-6149 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(4,0,3,1,4) 0-6152 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(6,0,5,0,6) 0-6157 mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,1,2,1,6) 0-6159 mgc_ioport.mgc_out_stdreg(4,4) 0-6171 mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,2) {0-6269 0-6284 0-6286} mgc_Altera-Cyclone-III-6_beh_psr.mgc_nor(10,3) 0-6272 mgc_Altera-Cyclone-III-6_beh_psr.mgc_and(10,4) 0-6279 mgc_ioport.mgc_out_stdreg(2,30) 0-6288}
set a(0-5663-PROC_NAME) {core}
set a(0-5663-HIER_NAME) {/gauss_blur/core}
set a(TOP) {0-5663}

