From 46a80ab05b7c73fc5f5a547b70bc7be0de563022 Mon Sep 17 00:00:00 2001
From: Christophe Parant <c.parant@phytec.fr>
Date: Mon, 16 Sep 2024 12:05:21 +0200
Subject: [PATCH] v2.6 stm32mp phy3 DEVICETREE

---
 fdts/stm32mp13xx-phycore-som-pinctrl.dtsi   |  4 ++--
 fdts/stm32mp153a-phycore-som-nand-512mb.dts |  5 +++++
 fdts/stm32mp157c-phycore-som-emmc-1gib.dts  |  5 +++++
 fdts/stm32mp157f-phycore-som-emmc-1gib.dts  |  5 +++++
 fdts/stm32mp15xx-phycore-som.dtsi           | 11 +++--------
 5 files changed, 20 insertions(+), 10 deletions(-)

diff --git a/fdts/stm32mp13xx-phycore-som-pinctrl.dtsi b/fdts/stm32mp13xx-phycore-som-pinctrl.dtsi
index aff71f7d7..f117b60d3 100644
--- a/fdts/stm32mp13xx-phycore-som-pinctrl.dtsi
+++ b/fdts/stm32mp13xx-phycore-som-pinctrl.dtsi
@@ -37,13 +37,13 @@
 					 <STM32_PINMUX('C', 7, AF10)>, /* SDMMC2_D7 */
 					 <STM32_PINMUX('F', 0, AF10)>, /* SDMMC2_D4 */
 					 <STM32_PINMUX('G', 6, AF10)>; /* SDMMC2_CMD */
-			bias-disable;
+			bias-pull-up;
 			drive-push-pull;
 			slew-rate = <1>;
 		};
 		pins2 {
 			pinmux = <STM32_PINMUX('E', 3, AF10)>; /* SDMMC2_CK */
-			bias-disable;
+			bias-pull-up;
 			drive-push-pull;
 			slew-rate = <2>;
 		};
diff --git a/fdts/stm32mp153a-phycore-som-nand-512mb.dts b/fdts/stm32mp153a-phycore-som-nand-512mb.dts
index 2279b1a93..6015ca3a7 100644
--- a/fdts/stm32mp153a-phycore-som-nand-512mb.dts
+++ b/fdts/stm32mp153a-phycore-som-nand-512mb.dts
@@ -19,6 +19,11 @@
 	model = "PHYTEC phyCORE-STM32MP153A with NAND and 512MB RAM";
 	compatible = "phytec,stm32mp153a-phycore-som-nand-512mb",
 		     "phytec,stm32mp153a-phycore-som.dtsi", "st,stm32mp153";
+
+	memory@c0000000 {
+		device_type = "memory";
+		reg = <0xc0000000 0x20000000>;
+	};
 };
 
 &rtc {
diff --git a/fdts/stm32mp157c-phycore-som-emmc-1gib.dts b/fdts/stm32mp157c-phycore-som-emmc-1gib.dts
index ed1365533..434088de2 100644
--- a/fdts/stm32mp157c-phycore-som-emmc-1gib.dts
+++ b/fdts/stm32mp157c-phycore-som-emmc-1gib.dts
@@ -19,6 +19,11 @@
 	model = "PHYTEC phyCORE-STM32MP157C with eMMC and 1GiB RAM";
 	compatible = "phytec,stm32mp157c-phycore-som-emmc-1gib",
 		     "phytec,stm32mp157c-phycore-som.dtsi", "st,stm32mp157";
+
+	memory@c0000000 {
+		device_type = "memory";
+		reg = <0xc0000000 0x40000000>;
+	};
 };
 
 &rtc {
diff --git a/fdts/stm32mp157f-phycore-som-emmc-1gib.dts b/fdts/stm32mp157f-phycore-som-emmc-1gib.dts
index e889939cd..9a099c363 100644
--- a/fdts/stm32mp157f-phycore-som-emmc-1gib.dts
+++ b/fdts/stm32mp157f-phycore-som-emmc-1gib.dts
@@ -19,6 +19,11 @@
 	model = "PHYTEC phyCORE-STM32MP157F with eMMC and 1GiB RAM";
 	compatible = "phytec,stm32mp157f-phycore-som-emmc-1gib",
 		     "phytec,stm32mp157f-phycore-som.dtsi", "st,stm32mp157";
+
+	memory@c0000000 {
+		device_type = "memory";
+		reg = <0xc0000000 0x40000000>;
+	};
 };
 
 &rtc {
diff --git a/fdts/stm32mp15xx-phycore-som.dtsi b/fdts/stm32mp15xx-phycore-som.dtsi
index 276da8db7..65da524b4 100644
--- a/fdts/stm32mp15xx-phycore-som.dtsi
+++ b/fdts/stm32mp15xx-phycore-som.dtsi
@@ -20,11 +20,6 @@
 		stdout-path = "serial0:115200n8";
 	};
 
-	memory@c0000000 {
-		device_type = "memory";
-		reg = <0xc0000000 0x20000000>;
-	};
-
 	vin: vin {
 		compatible = "regulator-fixed";
 		regulator-name = "vin";
@@ -350,7 +345,7 @@
 		CLK_CKPER_HSE
 		CLK_FMC_ACLK
 		CLK_QSPI_ACLK
-		CLK_ETH_PLL4P
+		CLK_ETH_DISABLED
 		CLK_SDMMC12_PLL4P
 		CLK_DSI_DSIPLL
 		CLK_STGEN_HSE
@@ -400,11 +395,11 @@
 		frac = <0x1a04>;
 	};
 
-	/* VCO = 750.0 MHz => P=125, Q=62.5, R=62.5 */
+	/* VCO = 600 MHz => P=100, Q=75, R=75 */
 	pll4: st,pll@3 {
 		compatible = "st,stm32mp1-pll";
 		reg = <3>;
-		cfg = <3 124 5 11 11 PQR(1,1,1)>;
+		cfg = <1 49 5 7 7 PQR(1,1,1)>;
 	};
 };
 
-- 
2.25.1

