

================================================================
== Vitis HLS Report for 'bgn_inference_Pipeline_LAYER1_XNOR_POP'
================================================================
* Date:           Sun Mar  1 01:54:16 2026

* Version:        2025.2 (Build 6295257 on Nov 14 2025)
* Project:        mnist_mlp_bgn
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.629 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |      Pipeline     |
    |   min   |   max   |    min   |    max   | min | max |        Type       |
    +---------+---------+----------+----------+-----+-----+-------------------+
    |    16009|    16009|  0.160 ms|  0.160 ms|    0|    0|  loop pipeline stp|
    +---------+---------+----------+----------+-----+-----+-------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- LAYER1_XNOR_POP  |    16007|    16007|         9|          1|          1|  16000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    2|       -|      -|    -|
|Expression       |        -|    -|       0|    310|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       0|     81|    -|
|Register         |        -|    -|     435|    160|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    2|     435|    551|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-----------------------------------+--------------------------------+--------------+
    |              Instance             |             Module             |  Expression  |
    +-----------------------------------+--------------------------------+--------------+
    |mac_muladd_10ns_5ns_5ns_14_4_1_U1  |mac_muladd_10ns_5ns_5ns_14_4_1  |  i0 + i1 * i2|
    |mac_muladd_11s_5ns_13s_16_4_1_U2   |mac_muladd_11s_5ns_13s_16_4_1   |  i0 * i1 + i2|
    +-----------------------------------+--------------------------------+--------------+

    * Memory: 
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory   |                              Module                             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |bn_offset_U  |bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_offset_ROM_1P_BRAM_1R  |        1|  0|   0|    0|   640|   13|     1|         8320|
    |bn_scale_U   |bgn_inference_Pipeline_LAYER1_XNOR_POP_bn_scale_ROM_1P_BRAM_1R   |        1|  0|   0|    0|   640|    5|     1|         3200|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total        |                                                                 |        2|  0|   0|    0|  1280|   18|     2|        11520|
    +-------------+-----------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln57_1_fu_279_p2       |         +|   0|  0|  10|          10|           1|
    |add_ln57_fu_253_p2         |         +|   0|  0|  14|          14|           1|
    |add_ln70_10_fu_833_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_11_fu_843_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_12_fu_853_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln70_13_fu_863_p2      |         +|   0|  0|   6|           4|           4|
    |add_ln70_14_fu_873_p2      |         +|   0|  0|   7|           5|           5|
    |add_ln70_15_fu_883_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_16_fu_893_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_17_fu_903_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln70_18_fu_913_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_19_fu_923_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_1_fu_743_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln70_20_fu_933_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln70_21_fu_943_p2      |         +|   0|  0|   6|           4|           4|
    |add_ln70_22_fu_953_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_23_fu_963_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_24_fu_973_p2      |         +|   0|  0|   4|           3|           3|
    |add_ln70_25_fu_983_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_26_fu_993_p2      |         +|   0|  0|   3|           2|           2|
    |add_ln70_27_fu_1003_p2     |         +|   0|  0|   4|           3|           3|
    |add_ln70_28_fu_1013_p2     |         +|   0|  0|   6|           4|           4|
    |add_ln70_29_fu_1023_p2     |         +|   0|  0|   7|           5|           5|
    |add_ln70_2_fu_753_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln70_30_fu_1033_p2     |         +|   0|  0|   6|           6|           6|
    |add_ln70_3_fu_763_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln70_4_fu_773_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln70_5_fu_783_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln70_6_fu_793_p2       |         +|   0|  0|   6|           4|           4|
    |add_ln70_7_fu_803_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln70_8_fu_813_p2       |         +|   0|  0|   3|           2|           2|
    |add_ln70_9_fu_823_p2       |         +|   0|  0|   4|           3|           3|
    |add_ln70_fu_733_p2         |         +|   0|  0|   3|           2|           2|
    |bipolar_val_fu_1066_p2     |         +|   0|  0|  11|          11|          11|
    |j_1_fu_297_p2              |         +|   0|  0|   7|           5|           1|
    |popcount_acc_1_fu_1052_p2  |         +|   0|  0|  10|          10|          10|
    |icmp_ln57_fu_247_p2        |      icmp|   0|  0|  14|          14|          10|
    |icmp_ln62_1_fu_303_p2      |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln62_fu_265_p2        |      icmp|   0|  0|   7|           5|           4|
    |icmp_ln81_fu_1106_p2       |      icmp|   0|  0|   8|           8|           1|
    |select_ln57_1_fu_1042_p3   |    select|   0|  0|  10|           1|           1|
    |select_ln57_2_fu_285_p3    |    select|   0|  0|  10|           1|          10|
    |select_ln57_fu_271_p3      |    select|   0|  0|   5|           1|           1|
    |select_ln81_fu_1112_p3     |    select|   0|  0|   7|           1|           7|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    |xnor_res_fu_347_p2         |       xor|   0|  0|  32|          32|          32|
    |xor_ln69_fu_341_p2         |       xor|   0|  0|  32|          32|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 310|         239|         186|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|   10|         20|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   14|         28|
    |ap_sig_allocacmp_j_load               |   9|          2|    5|         10|
    |i_fu_152                              |   9|          2|   10|         20|
    |indvar_flatten_fu_156                 |   9|          2|   14|         28|
    |j_fu_148                              |   9|          2|    5|         10|
    |popcount_acc_fu_144                   |   9|          2|   10|         20|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  81|         18|   70|        140|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+----+----+-----+-----------+
    |                  Name                 | FF | LUT| Bits| Const Bits|
    +---------------------------------------+----+----+-----+-----------+
    |add_ln70_30_reg_1212                   |   6|   0|    6|          0|
    |ap_CS_fsm                              |   1|   0|    1|          0|
    |ap_done_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg       |   1|   0|    1|          0|
    |bn_offset_load_reg_1242                |  13|   0|   13|          0|
    |bn_offset_load_reg_1242_pp0_iter6_reg  |  13|   0|   13|          0|
    |hidden_out_addr_reg_1227               |  10|   0|   10|          0|
    |i_fu_152                               |  10|   0|   10|          0|
    |icmp_ln62_1_reg_1193                   |   1|   0|    1|          0|
    |icmp_ln62_reg_1172                     |   1|   0|    1|          0|
    |indvar_flatten_fu_156                  |  14|   0|   14|          0|
    |j_fu_148                               |   5|   0|    5|          0|
    |popcount_acc_fu_144                    |  10|   0|   10|          0|
    |select_ln57_2_reg_1183                 |  10|   0|   10|          0|
    |select_ln57_reg_1177                   |   5|   0|    5|          0|
    |hidden_out_addr_reg_1227               |  64|  32|   10|          0|
    |icmp_ln62_1_reg_1193                   |  64|  32|    1|          0|
    |icmp_ln62_reg_1172                     |  64|  32|    1|          0|
    |select_ln57_2_reg_1183                 |  64|  32|   10|          0|
    |select_ln57_reg_1177                   |  64|  32|    5|          0|
    +---------------------------------------+----+----+-----+-----------+
    |Total                                  | 435| 160|  142|          0|
    +---------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  bgn_inference_Pipeline_LAYER1_XNOR_POP|  return value|
|weight_mem_Addr_A    |  out|   32|        bram|                              weight_mem|         array|
|weight_mem_EN_A      |  out|    1|        bram|                              weight_mem|         array|
|weight_mem_WEN_A     |  out|    4|        bram|                              weight_mem|         array|
|weight_mem_Din_A     |  out|   32|        bram|                              weight_mem|         array|
|weight_mem_Dout_A    |   in|   32|        bram|                              weight_mem|         array|
|input_img_address0   |  out|    5|   ap_memory|                               input_img|         array|
|input_img_ce0        |  out|    1|   ap_memory|                               input_img|         array|
|input_img_q0         |   in|   32|   ap_memory|                               input_img|         array|
|hidden_out_address0  |  out|   10|   ap_memory|                              hidden_out|         array|
|hidden_out_ce0       |  out|    1|   ap_memory|                              hidden_out|         array|
|hidden_out_we0       |  out|    1|   ap_memory|                              hidden_out|         array|
|hidden_out_d0        |  out|    7|   ap_memory|                              hidden_out|         array|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

