============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Apr 02 2024  07:14:08 pm
  Module:                 dispatcher_unit
  Technology library:     gscl45nm 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                               
  Gate    Instances    Area      Library   
-------------------------------------------
AND2X1           83    194.759    gscl45nm 
BUFX2           606   1421.979    gscl45nm 
DFFPOSX1       5536  44166.762    gscl45nm 
INVX1           191    268.909    gscl45nm 
MUX2X1         9929  37277.438    gscl45nm 
NAND2X1         401    752.757    gscl45nm 
NAND3X1          95    222.917    gscl45nm 
NOR2X1          320    750.880    gscl45nm 
NOR3X1           32     90.106    gscl45nm 
OAI21X1         355    999.609    gscl45nm 
OR2X1           302    708.643    gscl45nm 
XOR2X1           15     70.395    gscl45nm 
-------------------------------------------
total         17865  86925.154             


                                          
     Type      Instances    Area   Area % 
------------------------------------------
sequential          5536 44166.762   50.8 
inverter             191   268.909    0.3 
buffer               606  1421.979    1.6 
logic              11532 41067.504   47.2 
physical_cells         0     0.000    0.0 
------------------------------------------
total              17865 86925.154  100.0 

