head	1.1;
access;
symbols
	sid-snapshot-20180601:1.1
	sid-snapshot-20180501:1.1
	sid-snapshot-20180401:1.1
	sid-snapshot-20180301:1.1
	sid-snapshot-20180201:1.1
	sid-snapshot-20180101:1.1
	sid-snapshot-20171201:1.1
	sid-snapshot-20171101:1.1
	sid-snapshot-20171001:1.1
	sid-snapshot-20170901:1.1
	sid-snapshot-20170801:1.1
	sid-snapshot-20170701:1.1
	sid-snapshot-20170601:1.1
	sid-snapshot-20170501:1.1
	sid-snapshot-20170401:1.1
	sid-snapshot-20170301:1.1
	sid-snapshot-20170201:1.1
	sid-snapshot-20170101:1.1
	sid-snapshot-20161201:1.1
	sid-snapshot-20161101:1.1
	sid-snapshot-20160901:1.1
	sid-snapshot-20160801:1.1
	sid-snapshot-20160701:1.1
	sid-snapshot-20160601:1.1
	sid-snapshot-20160501:1.1
	sid-snapshot-20160401:1.1
	sid-snapshot-20160301:1.1
	sid-snapshot-20160201:1.1
	sid-snapshot-20160101:1.1
	sid-snapshot-20151201:1.1
	sid-snapshot-20151101:1.1
	sid-snapshot-20151001:1.1
	sid-snapshot-20150901:1.1
	sid-snapshot-20150801:1.1
	sid-snapshot-20150701:1.1
	sid-snapshot-20150601:1.1
	sid-snapshot-20150501:1.1
	sid-snapshot-20150401:1.1
	sid-snapshot-20150301:1.1
	sid-snapshot-20150201:1.1
	sid-snapshot-20150101:1.1
	sid-snapshot-20141201:1.1
	sid-snapshot-20141101:1.1
	sid-snapshot-20141001:1.1
	sid-snapshot-20140901:1.1
	sid-snapshot-20140801:1.1
	sid-snapshot-20140701:1.1
	sid-snapshot-20140601:1.1
	sid-snapshot-20140501:1.1
	sid-snapshot-20140401:1.1
	sid-snapshot-20140301:1.1
	sid-snapshot-20140201:1.1
	sid-snapshot-20140101:1.1
	sid-snapshot-20131201:1.1
	sid-snapshot-20131101:1.1
	sid-snapshot-20131001:1.1
	sid-snapshot-20130901:1.1
	sid-snapshot-20130801:1.1
	sid-snapshot-20130701:1.1
	sid-snapshot-20130601:1.1
	sid-snapshot-20130501:1.1
	sid-snapshot-20130401:1.1
	sid-snapshot-20130301:1.1
	sid-snapshot-20130201:1.1
	sid-snapshot-20130101:1.1
	sid-snapshot-20121201:1.1
	sid-snapshot-20121101:1.1
	sid-snapshot-20121001:1.1
	sid-snapshot-20120901:1.1
	sid-snapshot-20120801:1.1
	sid-snapshot-20120701:1.1
	sid-snapshot-20120601:1.1
	sid-snapshot-20120501:1.1
	sid-snapshot-20120401:1.1
	sid-snapshot-20120301:1.1
	sid-snapshot-20120201:1.1
	sid-snapshot-20120101:1.1
	sid-snapshot-20111201:1.1
	sid-snapshot-20111101:1.1
	sid-snapshot-20111001:1.1
	sid-snapshot-20110901:1.1
	sid-snapshot-20110801:1.1
	sid-snapshot-20110701:1.1
	sid-snapshot-20110601:1.1
	sid-snapshot-20110501:1.1
	sid-snapshot-20110401:1.1
	sid-snapshot-20110301:1.1
	sid-snapshot-20110201:1.1
	sid-snapshot-20110101:1.1
	sid-snapshot-20101201:1.1
	sid-snapshot-20101101:1.1
	sid-snapshot-20101001:1.1
	sid-snapshot-20100901:1.1
	sid-snapshot-20100801:1.1
	sid-snapshot-20100701:1.1
	sid-snapshot-20100601:1.1
	sid-snapshot-20100501:1.1
	sid-snapshot-20100401:1.1
	sid-snapshot-20100301:1.1
	sid-snapshot-20100201:1.1
	sid-snapshot-20100101:1.1
	sid-snapshot-20091201:1.1
	sid-snapshot-20091101:1.1
	sid-snapshot-20091001:1.1
	sid-snapshot-20090901:1.1
	sid-snapshot-20090801:1.1
	sid-snapshot-20090701:1.1
	sid-snapshot-20090601:1.1
	sid-snapshot-20090501:1.1
	sid-snapshot-20090401:1.1
	sid-snapshot-20090301:1.1
	sid-snapshot-20090201:1.1
	sid-snapshot-20090101:1.1
	sid-snapshot-20081201:1.1
	sid-snapshot-20081101:1.1
	sid-snapshot-20081001:1.1
	sid-snapshot-20080901:1.1
	sid-snapshot-20080801:1.1
	sid-snapshot-20080701:1.1
	sid-snapshot-20080601:1.1
	sid-snapshot-20080501:1.1
	sid-snapshot-20080403:1.1
	sid-snapshot-20080401:1.1
	sid-snapshot-20080301:1.1
	sid-snapshot-20080201:1.1
	sid-snapshot-20080101:1.1
	sid-snapshot-20071201:1.1
	sid-snapshot-20071101:1.1
	sid-snapshot-20071001:1.1
	sid-20020905-branchpoint:1.1
	sid-20020905-branch:1.1.0.2
	cygnus_cvs_20020108_pre:1.1;
locks; strict;
comment	@# @;


1.1
date	2001.08.03.01.47.53;	author bje;	state Exp;
branches;
next	;


desc
@@


1.1
log
@* new XML documentation.
* ChangeLog entries to follow later.
@
text
@<?xml version="1.0" ?>
<!DOCTYPE defcomplib SYSTEM "http://sources.redhat.com/sid/component.dtd">

<defcomplib lib="libparport.la" dlsym="parport_component_library">
  <defcomponent name="hw-parport-ps/2" type="concrete">
    <!-- pins -->
    <defpin name="STROBE" direction="out" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="AUTOFDXT" direction="out" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="SLCTIN" direction="out" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="INIT" direction="out" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="INTP" direction="out" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="ERROR" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="SLCT" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="PE" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="ACK" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="BUSY" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="INTSEL" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="BIDEN" direction="in" legalvalues="0, 1" behaviors="parallel i/o" />
    <defpin name="RESET" direction="in" legalvalues="any" behaviors="reset" />
    <defpin name="PD0..PD7" direction="inout" legalvalues="0, 1" behaviors="parallel i/o" />


    <!-- buses -->
    <defbus name="Bus" addresses="0x00 - 0x02" accesses="byte-wide-access only" behaviors="register access" />


    <!-- attributes -->
    <defattribute name="STROBE" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="AUTOFDXT" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="SLCTIN" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="INIT" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="INTP" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="ERROR" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="SLCT" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="PE" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="ACK" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="BUSY" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="INTSEL" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="BIDEN" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="RESET" category="pin" legalvalues="any" behaviors="reset" />
    <defattribute name="PD0..PD7" category="pin" legalvalues="0, 1" behaviors="parallel i/o" />
    <defattribute name="PR" category="register" legalvalues="numeric string" behaviors="register access" />
    <defattribute name="SR" category="register" legalvalues="numeric string" behaviors="register access" />
    <defattribute name="COM" category="register" legalvalues="numeric string" behaviors="register access" />
    <defattribute name="CON" category="register" legalvalues="numeric string" behaviors="register access" />
    <defattribute name="IOSEL" category="register" legalvalues="numeric string" behaviors="register access" />
    <defattribute name="state-snapshot" legalvalues="opaque string" behaviors="state save/restore" />

  </defcomponent>
  <synop>
  <p>This component models a PS/2-style parallel port controller.</p>
  </synop>
  <func>
    <modelling>
    <p>The PS/2 parallel port controller is a simple 8-bit I/O
      interface to a printer.  From its origins, the parallel port
      system has evolved into higher functionality IEEE-1284
      controllers, but this sid component implements a version of the
      simple original standard.</p>

    <p>The specific hardware being modelled is the parallel port part
      of the Exar 16C552 device.</p>
    </modelling>

    <behavior name="register access">

      <p>Byte-wide operations on the <bus>registers</bus> bus access control
      registers of the model.  The control registers are also exported
      as attributes.</p>
      <table>
	<tr>	  <td>name</td>            <td>address</td>       <td>values</td>        <td>permitted accesses</td></tr>
	<tr>      <td>Port</td>		 <td>0x00</td>	       <td>0x00 - 0xFF</td>  <td>read/write</td></tr>
	<tr>	  <td>IO Select</td>	 <td>0x01</td>	       <td>0x00 - 0xFF</td>  <td>write</td></tr>
	<tr>	  <td>Control</td>        <td>0x02</td>	       <td>0xC0 - 0xFF</td>  <td>write</td></tr>
	<tr>	  <td>Status</td>	 <td>0x01</td>	       <td>0x03 - 0xFF</td>  <td>read</td></tr>
	<tr>	  <td>Command</td>	 <td>0x02</td>	       <td>0xE0 - 0xFF</td>  <td>read</td></tr>
      </table>
      </behavior>

    <behavior name="parallel i/o">

      In the default output-only mode, a data byte written to the
      <attribute>Port</attribute> control register is transmitted bit-by-bit to the
      PD0..PD7 output pins.  
     
      The parallel port controller model may be switched into the
      input mode by using the appropriate combination of signals on
      the BIDEN pin, the I/O Select register, and a bit in the Control
      register.  In this mode, signals driven onto the PD0..PD7 input
      pins are forwarded to the <attribute>Port</attribute> control register.

      The usual parallel port handshaking signals (STROBE, ACK, ERROR,
      ERROR, BUSY, PE) are used to carry out the Centronics printer
      protocol.  The appropriate pins use an "active-low" polarity,
      which means that zero is interpreted as an asserted signal, and
      non-zero as a deasserted signal.  Tri-state signals in hardware
      are not specifically modelled.
      </behavior>


    <behavior name="reset">
      When the RESET input pin is driven, control registers and pins
      return to their usual power-on states.
    </behavior>

    <convention name="functional" supported="true" />
    <convention name="save/restore" supported="true" />
    <convention name="triggerpoints" supported="true" />

  </func>
  <env>

  <title>Related components</title>

    <p>This component is customarily attached to a source of a reset
      signal.  The PD0..PD7 pins may be connected to simulated
      switches or indicators as needed.</p>

    <code>
	new hw-parport-ps/2 pport
	new hw-cpu-foo cpu
	new hw-mapper-basic mapper
	new hw-blinker-light led
	connect-pin main starting -> pport RESET
	connect-pin pport INTP -> cpu interrupt
	connect-pin pport PD0 -> led signal
	connect-bus mapper [0x3f0-0x3f8,4,1] pport Bus
    </code>
  </env>

  <refs>
    <ul>
    <li><a href="http://imeg.com/jadtech/ieee.htm">http://imeg.com/jadtech/ieee.htm</a></li>
    <li><a href="http://www.exar.com/products/st16c552_a.html">http://www.exar.com/products/st16c552_a.html</a></li>
    </ul>
  </refs>

</defcomplib>
@
