// Seed: 1409358152
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_5 = 1;
  assign id_3 = 1;
  assign id_5 = 1 < 1;
  wire id_6;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output wor id_4
    , id_23,
    input wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    output tri0 id_8
    , id_24,
    input tri id_9,
    input tri1 id_10,
    output wor id_11,
    input wand id_12,
    input supply1 id_13,
    input supply0 id_14,
    output tri0 id_15,
    output supply1 id_16,
    input wire id_17,
    output tri id_18,
    output supply1 id_19,
    output uwire id_20,
    output wire id_21
);
  module_0(
      id_23, id_24, id_23, id_24
  );
  wire id_25;
endmodule
