# <div align="center"> Lab 5 - Full Adder </div>
## Objective
  Using Electric VLSI, design the schematic and layout for a full-adder
## Logic Gate Schematic and Layout Development
Drafting the Schematics, layouts, and symbols for 2-input NAND and XOR logic gates, using 6u/2u MOSFETS to be used when designing the Full Adder

### NAND Gate
![NAND Gate Draft](https://github.com/erhvan21/ENCE_3501_VLSI_Class2023/blob/main/Lab%205/images/NAND_draft.png)
![NAND Gate Schematic](https://github.com/erhvan21/ENCE_3501_VLSI_Class2023/blob/main/Lab%205/images/NAND_schem.png)
