<stg><name>compute_mac_sub</name>


<trans_list>

<trans id="373" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="350" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="351" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="352" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="353" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="354" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="355" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="356" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="357" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="358" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="359" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="360" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="361" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="362" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %m = alloca i32 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %pout_temp_0_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_0_0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %pout_temp_1_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_1_0"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %pout_temp_2_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_2_0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %pout_temp_3_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_3_0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %pout_temp_4_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_4_0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %pout_temp_5_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_5_0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %pout_temp_6_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_6_0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %pout_temp_7_0 = alloca i32 1

]]></Node>
<StgValue><ssdm name="pout_temp_7_0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mro_s_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:10 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %xi_s_0, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:11 %qscale_7_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_7_val

]]></Node>
<StgValue><ssdm name="qscale_7_val_read"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:12 %qscale_6_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_6_val

]]></Node>
<StgValue><ssdm name="qscale_6_val_read"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:13 %qscale_5_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_5_val

]]></Node>
<StgValue><ssdm name="qscale_5_val_read"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:14 %qscale_4_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_4_val

]]></Node>
<StgValue><ssdm name="qscale_4_val_read"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:15 %qscale_3_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_3_val

]]></Node>
<StgValue><ssdm name="qscale_3_val_read"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:16 %qscale_2_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_2_val

]]></Node>
<StgValue><ssdm name="qscale_2_val_read"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:17 %qscale_1_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_1_val

]]></Node>
<StgValue><ssdm name="qscale_1_val_read"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:18 %qscale_0_val_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %qscale_0_val

]]></Node>
<StgValue><ssdm name="qscale_0_val_read"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:19 %qzeros_7_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_7_val

]]></Node>
<StgValue><ssdm name="qzeros_7_val_read"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:20 %qzeros_6_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_6_val

]]></Node>
<StgValue><ssdm name="qzeros_6_val_read"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:21 %qzeros_5_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_5_val

]]></Node>
<StgValue><ssdm name="qzeros_5_val_read"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:22 %qzeros_4_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_4_val

]]></Node>
<StgValue><ssdm name="qzeros_4_val_read"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:23 %qzeros_3_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_3_val

]]></Node>
<StgValue><ssdm name="qzeros_3_val_read"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:24 %qzeros_2_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_2_val

]]></Node>
<StgValue><ssdm name="qzeros_2_val_read"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:25 %qzeros_1_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_1_val

]]></Node>
<StgValue><ssdm name="qzeros_1_val_read"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:26 %qzeros_0_val_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %qzeros_0_val

]]></Node>
<StgValue><ssdm name="qzeros_0_val_read"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="4">
<![CDATA[
entry:27 %conv3_i13_i = zext i4 %qzeros_0_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="4">
<![CDATA[
entry:28 %conv3_i13_i_1 = zext i4 %qzeros_1_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="4">
<![CDATA[
entry:29 %conv3_i13_i_2 = zext i4 %qzeros_2_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_2"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="4">
<![CDATA[
entry:30 %conv3_i13_i_3 = zext i4 %qzeros_3_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_3"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="4">
<![CDATA[
entry:31 %conv3_i13_i_4 = zext i4 %qzeros_4_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_4"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="4">
<![CDATA[
entry:32 %conv3_i13_i_5 = zext i4 %qzeros_5_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_5"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="4">
<![CDATA[
entry:33 %conv3_i13_i_6 = zext i4 %qzeros_6_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_6"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="4">
<![CDATA[
entry:34 %conv3_i13_i_7 = zext i4 %qzeros_7_val_read

]]></Node>
<StgValue><ssdm name="conv3_i13_i_7"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:35 %store_ln0 = store i32 0, i32 %pout_temp_7_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:36 %store_ln0 = store i32 0, i32 %pout_temp_6_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:37 %store_ln0 = store i32 0, i32 %pout_temp_5_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:38 %store_ln0 = store i32 0, i32 %pout_temp_4_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:39 %store_ln0 = store i32 0, i32 %pout_temp_3_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:40 %store_ln0 = store i32 0, i32 %pout_temp_2_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:41 %store_ln0 = store i32 0, i32 %pout_temp_1_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:42 %store_ln0 = store i32 0, i32 %pout_temp_0_0

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:43 %store_ln194 = store i4 0, i4 %m

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
entry:44 %br_ln194 = br void %lp_precompute

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
lp_precompute:0 %m_1 = load i4 %m

]]></Node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
lp_precompute:1 %icmp_ln194 = icmp_eq  i4 %m_1, i4 8

]]></Node>
<StgValue><ssdm name="icmp_ln194"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
lp_precompute:2 %m_2 = add i4 %m_1, i4 1

]]></Node>
<StgValue><ssdm name="m_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
lp_precompute:3 %br_ln194 = br i1 %icmp_ln194, void %lp_precompute.split, void %for.end28

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:85 %store_ln194 = store i4 %m_2, i4 %m

]]></Node>
<StgValue><ssdm name="store_ln194"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="76" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:11 %value = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %mro_s_0

]]></Node>
<StgValue><ssdm name="value"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="4" op_0_bw="32">
<![CDATA[
lp_precompute.split:12 %trunc_ln98 = trunc i32 %value

]]></Node>
<StgValue><ssdm name="trunc_ln98"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:13 %tmp_1 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 16

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:14 %tmp_2 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 4

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:15 %tmp_3 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 20

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:16 %tmp_4 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 8

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:17 %tmp_5 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 24

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:18 %tmp_6 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 12

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="4" op_0_bw="4" op_1_bw="32" op_2_bw="32">
<![CDATA[
lp_precompute.split:19 %tmp_7 = partselect i4 @_ssdm_op_PartSelect.i4.i32.i32, i32 %value, i32 28

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:20 %xi_val = read i32 @_ssdm_op_Read.ap_fifo.volatile.floatP0A, i32 %xi_s_0

]]></Node>
<StgValue><ssdm name="xi_val"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:29 %zext_ln215 = zext i4 %trunc_ln98

]]></Node>
<StgValue><ssdm name="zext_ln215"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:30 %w_ubias = sub i5 %zext_ln215, i5 %conv3_i13_i

]]></Node>
<StgValue><ssdm name="w_ubias"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:35 %zext_ln215_1 = zext i4 %tmp_1

]]></Node>
<StgValue><ssdm name="zext_ln215_1"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:36 %w_ubias_1 = sub i5 %zext_ln215_1, i5 %conv3_i13_i_1

]]></Node>
<StgValue><ssdm name="w_ubias_1"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:41 %zext_ln215_2 = zext i4 %tmp_2

]]></Node>
<StgValue><ssdm name="zext_ln215_2"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:42 %w_ubias_2 = sub i5 %zext_ln215_2, i5 %conv3_i13_i_2

]]></Node>
<StgValue><ssdm name="w_ubias_2"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:47 %zext_ln215_3 = zext i4 %tmp_3

]]></Node>
<StgValue><ssdm name="zext_ln215_3"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:48 %w_ubias_3 = sub i5 %zext_ln215_3, i5 %conv3_i13_i_3

]]></Node>
<StgValue><ssdm name="w_ubias_3"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:53 %zext_ln215_4 = zext i4 %tmp_4

]]></Node>
<StgValue><ssdm name="zext_ln215_4"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:54 %w_ubias_4 = sub i5 %zext_ln215_4, i5 %conv3_i13_i_4

]]></Node>
<StgValue><ssdm name="w_ubias_4"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:59 %zext_ln215_5 = zext i4 %tmp_5

]]></Node>
<StgValue><ssdm name="zext_ln215_5"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:60 %w_ubias_5 = sub i5 %zext_ln215_5, i5 %conv3_i13_i_5

]]></Node>
<StgValue><ssdm name="w_ubias_5"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:65 %zext_ln215_6 = zext i4 %tmp_6

]]></Node>
<StgValue><ssdm name="zext_ln215_6"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:66 %w_ubias_6 = sub i5 %zext_ln215_6, i5 %conv3_i13_i_6

]]></Node>
<StgValue><ssdm name="w_ubias_6"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="5" op_0_bw="4">
<![CDATA[
lp_precompute.split:71 %zext_ln215_7 = zext i4 %tmp_7

]]></Node>
<StgValue><ssdm name="zext_ln215_7"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
lp_precompute.split:72 %w_ubias_7 = sub i5 %zext_ln215_7, i5 %conv3_i13_i_7

]]></Node>
<StgValue><ssdm name="w_ubias_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="102" st_id="3" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:21 %mul = fmul i32 %xi_val, i32 %qscale_0_val_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:22 %mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:23 %mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:24 %mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:31 %sext_ln216 = sext i5 %w_ubias

]]></Node>
<StgValue><ssdm name="sext_ln216"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:32 %conv = sitofp i32 %sext_ln216

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:37 %sext_ln216_1 = sext i5 %w_ubias_1

]]></Node>
<StgValue><ssdm name="sext_ln216_1"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:38 %conv_1 = sitofp i32 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="110" st_id="4" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:21 %mul = fmul i32 %xi_val, i32 %qscale_0_val_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:22 %mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:23 %mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:24 %mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:25 %mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:26 %mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:27 %mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:28 %mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:32 %conv = sitofp i32 %sext_ln216

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:38 %conv_1 = sitofp i32 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:43 %sext_ln216_2 = sext i5 %w_ubias_2

]]></Node>
<StgValue><ssdm name="sext_ln216_2"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:44 %conv_2 = sitofp i32 %sext_ln216_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:49 %sext_ln216_3 = sext i5 %w_ubias_3

]]></Node>
<StgValue><ssdm name="sext_ln216_3"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:50 %conv_3 = sitofp i32 %sext_ln216_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="124" st_id="5" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:21 %mul = fmul i32 %xi_val, i32 %qscale_0_val_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:22 %mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:23 %mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:24 %mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:25 %mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:26 %mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="130" st_id="5" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:27 %mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="131" st_id="5" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:28 %mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="132" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:32 %conv = sitofp i32 %sext_ln216

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="133" st_id="5" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:38 %conv_1 = sitofp i32 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>

<operation id="134" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:44 %conv_2 = sitofp i32 %sext_ln216_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="135" st_id="5" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:50 %conv_3 = sitofp i32 %sext_ln216_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>

<operation id="136" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:55 %sext_ln216_4 = sext i5 %w_ubias_4

]]></Node>
<StgValue><ssdm name="sext_ln216_4"/></StgValue>
</operation>

<operation id="137" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:56 %conv_4 = sitofp i32 %sext_ln216_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="138" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:61 %sext_ln216_5 = sext i5 %w_ubias_5

]]></Node>
<StgValue><ssdm name="sext_ln216_5"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:62 %conv_5 = sitofp i32 %sext_ln216_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="140" st_id="6" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:21 %mul = fmul i32 %xi_val, i32 %qscale_0_val_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:22 %mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:23 %mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:24 %mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:25 %mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:26 %mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:27 %mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:28 %mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:32 %conv = sitofp i32 %sext_ln216

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:38 %conv_1 = sitofp i32 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>

<operation id="150" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:44 %conv_2 = sitofp i32 %sext_ln216_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="151" st_id="6" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:50 %conv_3 = sitofp i32 %sext_ln216_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>

<operation id="152" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:56 %conv_4 = sitofp i32 %sext_ln216_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="153" st_id="6" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:62 %conv_5 = sitofp i32 %sext_ln216_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>

<operation id="154" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:67 %sext_ln216_6 = sext i5 %w_ubias_6

]]></Node>
<StgValue><ssdm name="sext_ln216_6"/></StgValue>
</operation>

<operation id="155" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:68 %conv_6 = sitofp i32 %sext_ln216_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="5">
<![CDATA[
lp_precompute.split:73 %sext_ln216_7 = sext i5 %w_ubias_7

]]></Node>
<StgValue><ssdm name="sext_ln216_7"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="6" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:74 %conv_7 = sitofp i32 %sext_ln216_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="158" st_id="7" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:21 %mul = fmul i32 %xi_val, i32 %qscale_0_val_read

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="159" st_id="7" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:22 %mul_1 = fmul i32 %xi_val, i32 %qscale_1_val_read

]]></Node>
<StgValue><ssdm name="mul_1"/></StgValue>
</operation>

<operation id="160" st_id="7" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:23 %mul_2 = fmul i32 %xi_val, i32 %qscale_2_val_read

]]></Node>
<StgValue><ssdm name="mul_2"/></StgValue>
</operation>

<operation id="161" st_id="7" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:24 %mul_3 = fmul i32 %xi_val, i32 %qscale_3_val_read

]]></Node>
<StgValue><ssdm name="mul_3"/></StgValue>
</operation>

<operation id="162" st_id="7" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:25 %mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="163" st_id="7" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:26 %mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="164" st_id="7" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:27 %mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="165" st_id="7" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:28 %mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="166" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:32 %conv = sitofp i32 %sext_ln216

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="167" st_id="7" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:38 %conv_1 = sitofp i32 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>

<operation id="168" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:44 %conv_2 = sitofp i32 %sext_ln216_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="169" st_id="7" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:50 %conv_3 = sitofp i32 %sext_ln216_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>

<operation id="170" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:56 %conv_4 = sitofp i32 %sext_ln216_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="171" st_id="7" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:62 %conv_5 = sitofp i32 %sext_ln216_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>

<operation id="172" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:68 %conv_6 = sitofp i32 %sext_ln216_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="5" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:74 %conv_7 = sitofp i32 %sext_ln216_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="174" st_id="8" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:25 %mul_4 = fmul i32 %xi_val, i32 %qscale_4_val_read

]]></Node>
<StgValue><ssdm name="mul_4"/></StgValue>
</operation>

<operation id="175" st_id="8" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:26 %mul_5 = fmul i32 %xi_val, i32 %qscale_5_val_read

]]></Node>
<StgValue><ssdm name="mul_5"/></StgValue>
</operation>

<operation id="176" st_id="8" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:27 %mul_6 = fmul i32 %xi_val, i32 %qscale_6_val_read

]]></Node>
<StgValue><ssdm name="mul_6"/></StgValue>
</operation>

<operation id="177" st_id="8" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:28 %mul_7 = fmul i32 %xi_val, i32 %qscale_7_val_read

]]></Node>
<StgValue><ssdm name="mul_7"/></StgValue>
</operation>

<operation id="178" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:32 %conv = sitofp i32 %sext_ln216

]]></Node>
<StgValue><ssdm name="conv"/></StgValue>
</operation>

<operation id="179" st_id="8" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:38 %conv_1 = sitofp i32 %sext_ln216_1

]]></Node>
<StgValue><ssdm name="conv_1"/></StgValue>
</operation>

<operation id="180" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:44 %conv_2 = sitofp i32 %sext_ln216_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="181" st_id="8" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:50 %conv_3 = sitofp i32 %sext_ln216_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>

<operation id="182" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:56 %conv_4 = sitofp i32 %sext_ln216_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="183" st_id="8" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:62 %conv_5 = sitofp i32 %sext_ln216_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>

<operation id="184" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:68 %conv_6 = sitofp i32 %sext_ln216_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="185" st_id="8" stage="4" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:74 %conv_7 = sitofp i32 %sext_ln216_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="186" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:44 %conv_2 = sitofp i32 %sext_ln216_2

]]></Node>
<StgValue><ssdm name="conv_2"/></StgValue>
</operation>

<operation id="187" st_id="9" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:50 %conv_3 = sitofp i32 %sext_ln216_3

]]></Node>
<StgValue><ssdm name="conv_3"/></StgValue>
</operation>

<operation id="188" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:56 %conv_4 = sitofp i32 %sext_ln216_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="189" st_id="9" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:62 %conv_5 = sitofp i32 %sext_ln216_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>

<operation id="190" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:68 %conv_6 = sitofp i32 %sext_ln216_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="191" st_id="9" stage="3" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:74 %conv_7 = sitofp i32 %sext_ln216_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="192" st_id="10" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:33 %mul1 = fmul i32 %mul, i32 %conv

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:39 %mul20_1 = fmul i32 %mul_1, i32 %conv_1

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:45 %mul20_2 = fmul i32 %mul_2, i32 %conv_2

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:51 %mul20_3 = fmul i32 %mul_3, i32 %conv_3

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:56 %conv_4 = sitofp i32 %sext_ln216_4

]]></Node>
<StgValue><ssdm name="conv_4"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:62 %conv_5 = sitofp i32 %sext_ln216_5

]]></Node>
<StgValue><ssdm name="conv_5"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:68 %conv_6 = sitofp i32 %sext_ln216_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="2" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:74 %conv_7 = sitofp i32 %sext_ln216_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="200" st_id="11" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:33 %mul1 = fmul i32 %mul, i32 %conv

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="201" st_id="11" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:39 %mul20_1 = fmul i32 %mul_1, i32 %conv_1

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="202" st_id="11" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:45 %mul20_2 = fmul i32 %mul_2, i32 %conv_2

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="203" st_id="11" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:51 %mul20_3 = fmul i32 %mul_3, i32 %conv_3

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="204" st_id="11" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:57 %mul20_4 = fmul i32 %mul_4, i32 %conv_4

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="205" st_id="11" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:63 %mul20_5 = fmul i32 %mul_5, i32 %conv_5

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="206" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:68 %conv_6 = sitofp i32 %sext_ln216_6

]]></Node>
<StgValue><ssdm name="conv_6"/></StgValue>
</operation>

<operation id="207" st_id="11" stage="1" lat="6">
<core>Int2Float</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32">
<![CDATA[
lp_precompute.split:74 %conv_7 = sitofp i32 %sext_ln216_7

]]></Node>
<StgValue><ssdm name="conv_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="208" st_id="12" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:33 %mul1 = fmul i32 %mul, i32 %conv

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="209" st_id="12" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:39 %mul20_1 = fmul i32 %mul_1, i32 %conv_1

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="210" st_id="12" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:45 %mul20_2 = fmul i32 %mul_2, i32 %conv_2

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="211" st_id="12" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:51 %mul20_3 = fmul i32 %mul_3, i32 %conv_3

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="212" st_id="12" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:57 %mul20_4 = fmul i32 %mul_4, i32 %conv_4

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="213" st_id="12" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:63 %mul20_5 = fmul i32 %mul_5, i32 %conv_5

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="214" st_id="12" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:69 %mul20_6 = fmul i32 %mul_6, i32 %conv_6

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="215" st_id="12" stage="5" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:75 %mul20_7 = fmul i32 %mul_7, i32 %conv_7

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="216" st_id="13" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:33 %mul1 = fmul i32 %mul, i32 %conv

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="217" st_id="13" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:39 %mul20_1 = fmul i32 %mul_1, i32 %conv_1

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="218" st_id="13" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:45 %mul20_2 = fmul i32 %mul_2, i32 %conv_2

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="219" st_id="13" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:51 %mul20_3 = fmul i32 %mul_3, i32 %conv_3

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="220" st_id="13" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:57 %mul20_4 = fmul i32 %mul_4, i32 %conv_4

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="221" st_id="13" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:63 %mul20_5 = fmul i32 %mul_5, i32 %conv_5

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="222" st_id="13" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:69 %mul20_6 = fmul i32 %mul_6, i32 %conv_6

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="223" st_id="13" stage="4" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:75 %mul20_7 = fmul i32 %mul_7, i32 %conv_7

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="224" st_id="14" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:33 %mul1 = fmul i32 %mul, i32 %conv

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="225" st_id="14" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:39 %mul20_1 = fmul i32 %mul_1, i32 %conv_1

]]></Node>
<StgValue><ssdm name="mul20_1"/></StgValue>
</operation>

<operation id="226" st_id="14" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:45 %mul20_2 = fmul i32 %mul_2, i32 %conv_2

]]></Node>
<StgValue><ssdm name="mul20_2"/></StgValue>
</operation>

<operation id="227" st_id="14" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:51 %mul20_3 = fmul i32 %mul_3, i32 %conv_3

]]></Node>
<StgValue><ssdm name="mul20_3"/></StgValue>
</operation>

<operation id="228" st_id="14" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:57 %mul20_4 = fmul i32 %mul_4, i32 %conv_4

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="229" st_id="14" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:63 %mul20_5 = fmul i32 %mul_5, i32 %conv_5

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="230" st_id="14" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:69 %mul20_6 = fmul i32 %mul_6, i32 %conv_6

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="231" st_id="14" stage="3" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:75 %mul20_7 = fmul i32 %mul_7, i32 %conv_7

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="232" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:0 %pout_temp_0_0_load = load i32 %pout_temp_0_0

]]></Node>
<StgValue><ssdm name="pout_temp_0_0_load"/></StgValue>
</operation>

<operation id="233" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:1 %pout_temp_1_0_load = load i32 %pout_temp_1_0

]]></Node>
<StgValue><ssdm name="pout_temp_1_0_load"/></StgValue>
</operation>

<operation id="234" st_id="15" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:34 %add = fadd i32 %pout_temp_0_0_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="235" st_id="15" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:40 %add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="236" st_id="15" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:57 %mul20_4 = fmul i32 %mul_4, i32 %conv_4

]]></Node>
<StgValue><ssdm name="mul20_4"/></StgValue>
</operation>

<operation id="237" st_id="15" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:63 %mul20_5 = fmul i32 %mul_5, i32 %conv_5

]]></Node>
<StgValue><ssdm name="mul20_5"/></StgValue>
</operation>

<operation id="238" st_id="15" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:69 %mul20_6 = fmul i32 %mul_6, i32 %conv_6

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="239" st_id="15" stage="2" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:75 %mul20_7 = fmul i32 %mul_7, i32 %conv_7

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="240" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:2 %pout_temp_2_0_load = load i32 %pout_temp_2_0

]]></Node>
<StgValue><ssdm name="pout_temp_2_0_load"/></StgValue>
</operation>

<operation id="241" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:3 %pout_temp_3_0_load = load i32 %pout_temp_3_0

]]></Node>
<StgValue><ssdm name="pout_temp_3_0_load"/></StgValue>
</operation>

<operation id="242" st_id="16" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:34 %add = fadd i32 %pout_temp_0_0_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="243" st_id="16" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:40 %add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="244" st_id="16" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:46 %add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="245" st_id="16" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:52 %add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="246" st_id="16" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:69 %mul20_6 = fmul i32 %mul_6, i32 %conv_6

]]></Node>
<StgValue><ssdm name="mul20_6"/></StgValue>
</operation>

<operation id="247" st_id="16" stage="1" lat="5">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:75 %mul20_7 = fmul i32 %mul_7, i32 %conv_7

]]></Node>
<StgValue><ssdm name="mul20_7"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="248" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:4 %pout_temp_4_0_load = load i32 %pout_temp_4_0

]]></Node>
<StgValue><ssdm name="pout_temp_4_0_load"/></StgValue>
</operation>

<operation id="249" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:5 %pout_temp_5_0_load = load i32 %pout_temp_5_0

]]></Node>
<StgValue><ssdm name="pout_temp_5_0_load"/></StgValue>
</operation>

<operation id="250" st_id="17" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:34 %add = fadd i32 %pout_temp_0_0_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="251" st_id="17" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:40 %add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="252" st_id="17" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:46 %add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="253" st_id="17" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:52 %add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="254" st_id="17" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:58 %add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="255" st_id="17" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:64 %add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="256" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:6 %pout_temp_6_0_load = load i32 %pout_temp_6_0

]]></Node>
<StgValue><ssdm name="pout_temp_6_0_load"/></StgValue>
</operation>

<operation id="257" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
lp_precompute.split:7 %pout_temp_7_0_load = load i32 %pout_temp_7_0

]]></Node>
<StgValue><ssdm name="pout_temp_7_0_load"/></StgValue>
</operation>

<operation id="258" st_id="18" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:34 %add = fadd i32 %pout_temp_0_0_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="259" st_id="18" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:40 %add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="260" st_id="18" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:46 %add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="261" st_id="18" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:52 %add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="262" st_id="18" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:58 %add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="263" st_id="18" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:64 %add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="264" st_id="18" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:70 %add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="265" st_id="18" stage="6" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:76 %add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="306" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:0 %pout_temp_0_0_load_1 = load i32 %pout_temp_0_0

]]></Node>
<StgValue><ssdm name="pout_temp_0_0_load_1"/></StgValue>
</operation>

<operation id="307" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:1 %pout_temp_1_0_load_1 = load i32 %pout_temp_1_0

]]></Node>
<StgValue><ssdm name="pout_temp_1_0_load_1"/></StgValue>
</operation>

<operation id="308" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:2 %pout_temp_2_0_load_1 = load i32 %pout_temp_2_0

]]></Node>
<StgValue><ssdm name="pout_temp_2_0_load_1"/></StgValue>
</operation>

<operation id="309" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:3 %pout_temp_3_0_load_1 = load i32 %pout_temp_3_0

]]></Node>
<StgValue><ssdm name="pout_temp_3_0_load_1"/></StgValue>
</operation>

<operation id="310" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:4 %pout_temp_4_0_load_1 = load i32 %pout_temp_4_0

]]></Node>
<StgValue><ssdm name="pout_temp_4_0_load_1"/></StgValue>
</operation>

<operation id="311" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:5 %pout_temp_5_0_load_1 = load i32 %pout_temp_5_0

]]></Node>
<StgValue><ssdm name="pout_temp_5_0_load_1"/></StgValue>
</operation>

<operation id="312" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:6 %pout_temp_6_0_load_1 = load i32 %pout_temp_6_0

]]></Node>
<StgValue><ssdm name="pout_temp_6_0_load_1"/></StgValue>
</operation>

<operation id="313" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.end28:7 %pout_temp_7_0_load_1 = load i32 %pout_temp_7_0

]]></Node>
<StgValue><ssdm name="pout_temp_7_0_load_1"/></StgValue>
</operation>

<operation id="314" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:8 %mrv = insertvalue i256 <undef>, i32 %pout_temp_0_0_load_1

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="315" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:9 %mrv_1 = insertvalue i256 %mrv, i32 %pout_temp_1_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="316" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:10 %mrv_2 = insertvalue i256 %mrv_1, i32 %pout_temp_2_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="317" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:11 %mrv_3 = insertvalue i256 %mrv_2, i32 %pout_temp_3_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="318" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:12 %mrv_4 = insertvalue i256 %mrv_3, i32 %pout_temp_4_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="319" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:13 %mrv_5 = insertvalue i256 %mrv_4, i32 %pout_temp_5_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="320" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:14 %mrv_6 = insertvalue i256 %mrv_5, i32 %pout_temp_6_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="321" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="256" op_0_bw="256" op_1_bw="32">
<![CDATA[
for.end28:15 %mrv_7 = insertvalue i256 %mrv_6, i32 %pout_temp_7_0_load_1

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="322" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln194" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="256">
<![CDATA[
for.end28:16 %ret_ln219 = ret i256 %mrv_7

]]></Node>
<StgValue><ssdm name="ret_ln219"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="266" st_id="19" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:34 %add = fadd i32 %pout_temp_0_0_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="267" st_id="19" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:40 %add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="268" st_id="19" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:46 %add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="269" st_id="19" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:52 %add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="270" st_id="19" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:58 %add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="271" st_id="19" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:64 %add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="272" st_id="19" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:70 %add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="273" st_id="19" stage="5" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:76 %add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>
</state>

<state id="20" st_id="21">

<operation id="274" st_id="20" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:34 %add = fadd i32 %pout_temp_0_0_load, i32 %mul1

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:40 %add_1 = fadd i32 %pout_temp_1_0_load, i32 %mul20_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:46 %add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:52 %add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:58 %add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:64 %add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:70 %add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="4" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:76 %add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:83 %store_ln216 = store i32 %add_1, i32 %pout_temp_1_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:84 %store_ln216 = store i32 %add, i32 %pout_temp_0_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>
</state>

<state id="21" st_id="22">

<operation id="284" st_id="21" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:46 %add_2 = fadd i32 %pout_temp_2_0_load, i32 %mul20_2

]]></Node>
<StgValue><ssdm name="add_2"/></StgValue>
</operation>

<operation id="285" st_id="21" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:52 %add_3 = fadd i32 %pout_temp_3_0_load, i32 %mul20_3

]]></Node>
<StgValue><ssdm name="add_3"/></StgValue>
</operation>

<operation id="286" st_id="21" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:58 %add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="287" st_id="21" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:64 %add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="288" st_id="21" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:70 %add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="289" st_id="21" stage="3" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:76 %add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="290" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:81 %store_ln216 = store i32 %add_3, i32 %pout_temp_3_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="291" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:82 %store_ln216 = store i32 %add_2, i32 %pout_temp_2_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>
</state>

<state id="22" st_id="23">

<operation id="292" st_id="22" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:58 %add_4 = fadd i32 %pout_temp_4_0_load, i32 %mul20_4

]]></Node>
<StgValue><ssdm name="add_4"/></StgValue>
</operation>

<operation id="293" st_id="22" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:64 %add_5 = fadd i32 %pout_temp_5_0_load, i32 %mul20_5

]]></Node>
<StgValue><ssdm name="add_5"/></StgValue>
</operation>

<operation id="294" st_id="22" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:70 %add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="295" st_id="22" stage="2" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:76 %add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="296" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:79 %store_ln216 = store i32 %add_5, i32 %pout_temp_5_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="297" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:80 %store_ln216 = store i32 %add_4, i32 %pout_temp_4_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>
</state>

<state id="23" st_id="24">

<operation id="298" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
lp_precompute.split:8 %specpipeline_ln195 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_8

]]></Node>
<StgValue><ssdm name="specpipeline_ln195"/></StgValue>
</operation>

<operation id="299" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
lp_precompute.split:9 %speclooptripcount_ln194 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln194"/></StgValue>
</operation>

<operation id="300" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
lp_precompute.split:10 %specloopname_ln194 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln194"/></StgValue>
</operation>

<operation id="301" st_id="23" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:70 %add_6 = fadd i32 %pout_temp_6_0_load, i32 %mul20_6

]]></Node>
<StgValue><ssdm name="add_6"/></StgValue>
</operation>

<operation id="302" st_id="23" stage="1" lat="6">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
lp_precompute.split:76 %add_7 = fadd i32 %pout_temp_7_0_load, i32 %mul20_7

]]></Node>
<StgValue><ssdm name="add_7"/></StgValue>
</operation>

<operation id="303" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:77 %store_ln216 = store i32 %add_7, i32 %pout_temp_7_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="304" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
lp_precompute.split:78 %store_ln216 = store i32 %add_6, i32 %pout_temp_6_0

]]></Node>
<StgValue><ssdm name="store_ln216"/></StgValue>
</operation>

<operation id="305" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
lp_precompute.split:86 %br_ln194 = br void %lp_precompute

]]></Node>
<StgValue><ssdm name="br_ln194"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
