{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1553020614397 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1553020614399 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 19 14:36:54 2019 " "Processing started: Tue Mar 19 14:36:54 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1553020614399 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020614399 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath " "Command: quartus_map --read_settings_files=on --write_settings_files=off datapath -c datapath" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020614399 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1553020614987 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1553020614987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8to1-description " "Found design unit 1: mux8to1-description" {  } { { "mux8to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux8to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625670 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8to1 " "Found entity 1: mux8to1" {  } { { "mux8to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux8to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-description " "Found design unit 1: datapath-description" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 42 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625673 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ror32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ror32-description " "Found design unit 1: ror32-description" {  } { { "ror32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/ror32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625686 ""} { "Info" "ISGN_ENTITY_NAME" "1 ror32 " "Found entity 1: ror32" {  } { { "ror32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/ror32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625686 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rol32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rol32-description " "Found design unit 1: rol32-description" {  } { { "rol32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/rol32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625697 ""} { "Info" "ISGN_ENTITY_NAME" "1 rol32 " "Found entity 1: rol32" {  } { { "rol32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/rol32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register32-description " "Found design unit 1: register32-description" {  } { { "register32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/register32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625718 ""} { "Info" "ISGN_ENTITY_NAME" "1 register32 " "Found entity 1: register32" {  } { { "register32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/register32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pc-description " "Found design unit 1: pc-description" {  } { { "pc.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/pc.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625726 ""} { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "pc.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/pc.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or32-description " "Found design unit 1: or32-description" {  } { { "or32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/or32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625731 ""} { "Info" "ISGN_ENTITY_NAME" "1 or32 " "Found entity 1: or32" {  } { { "or32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/or32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file not32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 not32-description " "Found design unit 1: not32-description" {  } { { "not32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/not32.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625734 ""} { "Info" "ISGN_ENTITY_NAME" "1 not32 " "Found entity 1: not32" {  } { { "not32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/not32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3to1-mux_3to1 " "Found design unit 1: mux_3to1-mux_3to1" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625750 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3to1 " "Found entity 1: mux_3to1" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-description " "Found design unit 1: mux2to1-description" {  } { { "mux2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux2to1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625757 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux2to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-description " "Found design unit 1: fulladder-description" {  } { { "fulladder.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/fulladder.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625764 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/fulladder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625764 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625764 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file data_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_mem-Description " "Found design unit 1: data_mem-Description" {  } { { "data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/data_mem.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625767 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "data_mem.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/data_mem.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and32-description " "Found design unit 1: and32-description" {  } { { "and32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/and32.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625776 ""} { "Info" "ISGN_ENTITY_NAME" "1 and32 " "Found entity 1: and32" {  } { { "and32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/and32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625776 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-description " "Found design unit 1: alu-description" {  } { { "alu.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625790 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder32-description " "Found design unit 1: adder32-description" {  } { { "adder32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/adder32.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625809 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder32 " "Found entity 1: adder32" {  } { { "adder32.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/adder32.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020625809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020625809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1553020626074 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Out_PC datapath.vhd(23) " "VHDL Signal Declaration warning at datapath.vhd(23): used implicit default value for signal \"Out_PC\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553020626113 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "DATA_OUT datapath.vhd(30) " "VHDL Signal Declaration warning at datapath.vhd(30): used implicit default value for signal \"DATA_OUT\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553020626113 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "MEM_ADDR datapath.vhd(31) " "VHDL Signal Declaration warning at datapath.vhd(31): used implicit default value for signal \"MEM_ADDR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1553020626113 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:aMux " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:aMux\"" {  } { { "datapath.vhd" "aMux" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3to1 mux_3to1:aluMux2 " "Elaborating entity \"mux_3to1\" for hierarchy \"mux_3to1:aluMux2\"" {  } { { "datapath.vhd" "aluMux2" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register32 register32:regA " "Elaborating entity \"register32\" for hierarchy \"register32:regA\"" {  } { { "datapath.vhd" "regA" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:aluComp " "Elaborating entity \"alu\" for hierarchy \"alu:aluComp\"" {  } { { "datapath.vhd" "aluComp" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8to1 alu:aluComp\|mux8to1:mux1 " "Elaborating entity \"mux8to1\" for hierarchy \"alu:aluComp\|mux8to1:mux1\"" {  } { { "alu.vhd" "mux1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder32 alu:aluComp\|adder32:adder1 " "Elaborating entity \"adder32\" for hierarchy \"alu:aluComp\|adder32:adder1\"" {  } { { "alu.vhd" "adder1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder alu:aluComp\|adder32:adder1\|fulladder:fa0 " "Elaborating entity \"fulladder\" for hierarchy \"alu:aluComp\|adder32:adder1\|fulladder:fa0\"" {  } { { "adder32.vhd" "fa0" { Text "/home/student1/vshreeka/coe608/lab4b/adder32.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and32 alu:aluComp\|and32:and1 " "Elaborating entity \"and32\" for hierarchy \"alu:aluComp\|and32:and1\"" {  } { { "alu.vhd" "and1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or32 alu:aluComp\|or32:or1 " "Elaborating entity \"or32\" for hierarchy \"alu:aluComp\|or32:or1\"" {  } { { "alu.vhd" "or1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ror32 alu:aluComp\|ror32:ror1 " "Elaborating entity \"ror32\" for hierarchy \"alu:aluComp\|ror32:ror1\"" {  } { { "alu.vhd" "ror1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rol32 alu:aluComp\|rol32:rol1 " "Elaborating entity \"rol32\" for hierarchy \"alu:aluComp\|rol32:rol1\"" {  } { { "alu.vhd" "rol1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "not32 alu:aluComp\|not32:not1 " "Elaborating entity \"not32\" for hierarchy \"alu:aluComp\|not32:not1\"" {  } { { "alu.vhd" "not1" { Text "/home/student1/vshreeka/coe608/lab4b/alu.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc pc:pcComp " "Elaborating entity \"pc\" for hierarchy \"pc:pcComp\"" {  } { { "datapath.vhd" "pcComp" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626341 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem data_mem:dataMem " "Elaborating entity \"data_mem\" for hierarchy \"data_mem:dataMem\"" {  } { { "datapath.vhd" "dataMem" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 195 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020626359 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "alu:aluComp\|comb~synth " "Converted tri-state buffer \"alu:aluComp\|comb~synth\" feeding internal logic into a wire" {  } {  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[0\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[0\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[1\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[1\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[2\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[2\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[3\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[3\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[4\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[4\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[5\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[5\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[6\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[6\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[7\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[7\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[8\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[8\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[9\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[9\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[10\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[10\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[11\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[11\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[12\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[12\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[13\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[13\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[14\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[14\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[15\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[15\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[16\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[16\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[17\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[17\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[18\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[18\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[19\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[19\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[20\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[20\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[21\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[21\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[22\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[22\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[23\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[23\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[24\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[24\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[25\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[25\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[26\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[26\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[27\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[27\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[28\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[28\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[29\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[29\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[30\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[30\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:dataMux\|output\[31\] " "Converted tri-state buffer \"mux_3to1:dataMux\|output\[31\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[0\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[0\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[1\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[1\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[2\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[2\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[3\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[3\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[4\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[4\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[5\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[5\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[6\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[6\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[7\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[7\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[8\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[8\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[9\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[9\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[10\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[10\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[11\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[11\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[12\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[12\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[13\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[13\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[14\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[14\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[15\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[15\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[16\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[16\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[17\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[17\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[18\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[18\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[19\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[19\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[20\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[20\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[21\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[21\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[22\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[22\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[23\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[23\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[24\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[24\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[25\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[25\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[26\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[26\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[27\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[27\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[28\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[28\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[29\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[29\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[30\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[30\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "mux_3to1:aluMux2\|output\[31\] " "Converted tri-state buffer \"mux_3to1:aluMux2\|output\[31\]\" feeding internal logic into a wire" {  } { { "mux_3to1.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/mux_3to1.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1553020626896 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1553020626896 ""}
{ "Warning" "WINFER_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "data_mem:dataMem\|matrix_rtl_0 " "Inferred dual-clock RAM node \"data_mem:dataMem\|matrix_rtl_0\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } {  } 0 276027 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1553020626959 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "data_mem:dataMem\|matrix_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"data_mem:dataMem\|matrix_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1553020627064 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1553020627064 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1553020627064 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "data_mem:dataMem\|altsyncram:matrix_rtl_0 " "Elaborated megafunction instantiation \"data_mem:dataMem\|altsyncram:matrix_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020627519 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "data_mem:dataMem\|altsyncram:matrix_rtl_0 " "Instantiated megafunction \"data_mem:dataMem\|altsyncram:matrix_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1553020627519 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1553020627519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_hie1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_hie1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_hie1 " "Found entity 1: altsyncram_hie1" {  } { { "db/altsyncram_hie1.tdf" "" { Text "/home/student1/vshreeka/coe608/lab4b/db/altsyncram_hie1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1553020627671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020627671 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1553020627937 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[0\] GND " "Pin \"Out_PC\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[1\] GND " "Pin \"Out_PC\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[2\] GND " "Pin \"Out_PC\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[3\] GND " "Pin \"Out_PC\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[4\] GND " "Pin \"Out_PC\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[5\] GND " "Pin \"Out_PC\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[6\] GND " "Pin \"Out_PC\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[7\] GND " "Pin \"Out_PC\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[8\] GND " "Pin \"Out_PC\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[9\] GND " "Pin \"Out_PC\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[10\] GND " "Pin \"Out_PC\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[11\] GND " "Pin \"Out_PC\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[12\] GND " "Pin \"Out_PC\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[13\] GND " "Pin \"Out_PC\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[14\] GND " "Pin \"Out_PC\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[15\] GND " "Pin \"Out_PC\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[16\] GND " "Pin \"Out_PC\[16\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[17\] GND " "Pin \"Out_PC\[17\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[18\] GND " "Pin \"Out_PC\[18\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[19\] GND " "Pin \"Out_PC\[19\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[20\] GND " "Pin \"Out_PC\[20\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[21\] GND " "Pin \"Out_PC\[21\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[22\] GND " "Pin \"Out_PC\[22\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[23\] GND " "Pin \"Out_PC\[23\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[24\] GND " "Pin \"Out_PC\[24\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[25\] GND " "Pin \"Out_PC\[25\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[26\] GND " "Pin \"Out_PC\[26\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[27\] GND " "Pin \"Out_PC\[27\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[28\] GND " "Pin \"Out_PC\[28\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[29\] GND " "Pin \"Out_PC\[29\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[30\] GND " "Pin \"Out_PC\[30\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Out_PC\[31\] GND " "Pin \"Out_PC\[31\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|Out_PC[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_OUT\[0\] GND " "Pin \"ADDR_OUT\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|ADDR_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADDR_OUT\[1\] GND " "Pin \"ADDR_OUT\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|ADDR_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[0\] GND " "Pin \"DATA_OUT\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[1\] GND " "Pin \"DATA_OUT\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[2\] GND " "Pin \"DATA_OUT\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[3\] GND " "Pin \"DATA_OUT\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[4\] GND " "Pin \"DATA_OUT\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[5\] GND " "Pin \"DATA_OUT\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[6\] GND " "Pin \"DATA_OUT\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[7\] GND " "Pin \"DATA_OUT\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[8\] GND " "Pin \"DATA_OUT\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[9\] GND " "Pin \"DATA_OUT\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[10\] GND " "Pin \"DATA_OUT\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[11\] GND " "Pin \"DATA_OUT\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[12\] GND " "Pin \"DATA_OUT\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[13\] GND " "Pin \"DATA_OUT\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[14\] GND " "Pin \"DATA_OUT\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[15\] GND " "Pin \"DATA_OUT\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[16\] GND " "Pin \"DATA_OUT\[16\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[17\] GND " "Pin \"DATA_OUT\[17\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[18\] GND " "Pin \"DATA_OUT\[18\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[18]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[19\] GND " "Pin \"DATA_OUT\[19\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[19]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[20\] GND " "Pin \"DATA_OUT\[20\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[20]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[21\] GND " "Pin \"DATA_OUT\[21\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[21]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[22\] GND " "Pin \"DATA_OUT\[22\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[22]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[23\] GND " "Pin \"DATA_OUT\[23\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[23]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[24\] GND " "Pin \"DATA_OUT\[24\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[24]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[25\] GND " "Pin \"DATA_OUT\[25\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[25]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[26\] GND " "Pin \"DATA_OUT\[26\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[26]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[27\] GND " "Pin \"DATA_OUT\[27\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[27]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[28\] GND " "Pin \"DATA_OUT\[28\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[28]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[29\] GND " "Pin \"DATA_OUT\[29\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[29]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[30\] GND " "Pin \"DATA_OUT\[30\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[30]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DATA_OUT\[31\] GND " "Pin \"DATA_OUT\[31\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|DATA_OUT[31]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[0\] GND " "Pin \"MEM_ADDR\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[1\] GND " "Pin \"MEM_ADDR\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[2\] GND " "Pin \"MEM_ADDR\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[3\] GND " "Pin \"MEM_ADDR\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[4\] GND " "Pin \"MEM_ADDR\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[5\] GND " "Pin \"MEM_ADDR\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[6\] GND " "Pin \"MEM_ADDR\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "MEM_ADDR\[7\] GND " "Pin \"MEM_ADDR\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1553020628199 "|datapath|MEM_ADDR[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1553020628199 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1553020628272 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1553020629927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1553020629927 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clr_C " "No output dependent on input pin \"Clr_C\"" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553020630921 "|datapath|Clr_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ld_C " "No output dependent on input pin \"Ld_C\"" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553020630921 "|datapath|Ld_C"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clr_Z " "No output dependent on input pin \"Clr_Z\"" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553020630921 "|datapath|Clr_Z"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Ld_Z " "No output dependent on input pin \"Ld_Z\"" {  } { { "datapath.vhd" "" { Text "/home/student1/vshreeka/coe608/lab4b/datapath.vhd" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1553020630921 "|datapath|Ld_Z"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1553020630921 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "921 " "Implemented 921 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "60 " "Implemented 60 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1553020630922 ""} { "Info" "ICUT_CUT_TM_OPINS" "266 " "Implemented 266 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1553020630922 ""} { "Info" "ICUT_CUT_TM_LCELLS" "563 " "Implemented 563 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1553020630922 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1553020630922 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1553020630922 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1396 " "Peak virtual memory: 1396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1553020631099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 19 14:37:11 2019 " "Processing ended: Tue Mar 19 14:37:11 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1553020631099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1553020631099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1553020631099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1553020631099 ""}
