#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Sun Sep 17 00:48:43 2023
# Process ID: 14104
# Current directory: F:/project/test/vivado/nixie_tube/nixie_tube.runs/synth_1
# Command line: vivado.exe -log nixie_tube.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source nixie_tube.tcl
# Log file: F:/project/test/vivado/nixie_tube/nixie_tube.runs/synth_1/nixie_tube.vds
# Journal file: F:/project/test/vivado/nixie_tube/nixie_tube.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source nixie_tube.tcl -notrace
Command: synth_design -top nixie_tube -part xc7a35tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 13812 
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:38]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:39]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:40]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:41]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:42]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:43]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:44]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:45]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:46]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:47]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:48]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:49]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:50]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:51]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:52]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:53]
WARNING: [Synth 8-2507] parameter declaration becomes local in nixie_tube with formal parameter declaration list [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:54]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 917.543 ; gain = 244.551
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'nixie_tube' [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:23]
	Parameter CNT_MAX bound to: 27'b010111110101111000001111111 
	Parameter CNT_MS bound to: 15'b011101010011000 
	Parameter SEG_0 bound to: 8'b11111100 
	Parameter SEG_1 bound to: 8'b01100000 
	Parameter SEG_2 bound to: 8'b11011010 
	Parameter SEG_3 bound to: 8'b11110010 
	Parameter SEG_4 bound to: 8'b01100110 
	Parameter SEG_5 bound to: 8'b10110110 
	Parameter SEG_6 bound to: 8'b10111110 
	Parameter SEG_7 bound to: 8'b11100000 
	Parameter SEG_8 bound to: 8'b11111110 
	Parameter SEG_9 bound to: 8'b11110110 
	Parameter SEG_A bound to: 8'b11101110 
	Parameter SEG_B bound to: 8'b00111110 
	Parameter SEG_C bound to: 8'b10011100 
	Parameter SEG_D bound to: 8'b01111010 
	Parameter SEG_E bound to: 8'b10011110 
	Parameter SEG_F bound to: 8'b10001110 
	Parameter NULL bound to: 8'b11111111 
INFO: [Synth 8-6155] done synthesizing module 'nixie_tube' (1#1) [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 964.523 ; gain = 291.531
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 964.523 ; gain = 291.531
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 964.523 ; gain = 291.531
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 964.523 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/constrs_1/new/nixe_yube.xdc]
Finished Parsing XDC File [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/constrs_1/new/nixe_yube.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/constrs_1/new/nixe_yube.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/nixie_tube_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/nixie_tube_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1062.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1062.457 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'sel2_reg[3:0]' into 'sel_reg[3:0]' [F:/project/test/vivado/nixie_tube/nixie_tube.srcs/sources_1/new/nixie_tube.v:107]
INFO: [Synth 8-802] inferred FSM for state register 'num_reg' in module 'nixie_tube'
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "num" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                             0001 |                             0001
                 iSTATE1 |                             0010 |                             0010
                 iSTATE2 |                             0100 |                             0100
                  iSTATE |                             1000 |                             1000
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'num_reg' in module 'nixie_tube'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module nixie_tube 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input     27 Bit        Muxes := 1     
	   5 Input      8 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "seg2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "seg" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'seg2_reg[2]' (FDP) to 'seg2_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg2_reg[5]' (FDP) to 'seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg2_reg[6]' (FDP) to 'seg_reg[4]'
INFO: [Synth 8-3886] merging instance 'seg_reg[4]' (FDP) to 'seg_reg[6]'
INFO: [Synth 8-3886] merging instance 'seg_reg[6]' (FDP) to 'seg_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg_reg[7] )
INFO: [Synth 8-3886] merging instance 'seg2_reg[0]' (FDP) to 'seg_reg[0]'
INFO: [Synth 8-3886] merging instance 'seg2_reg[1]' (FDP) to 'seg_reg[2]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1062.457 ; gain = 389.465
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1069.551 ; gain = 396.559
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT3   |     1|
|4     |LUT4   |    16|
|5     |LUT5   |     2|
|6     |LUT6   |    27|
|7     |FDCE   |    33|
|8     |FDPE   |    10|
|9     |IBUF   |     2|
|10    |OBUF   |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   123|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1085.348 ; gain = 412.355
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1085.348 ; gain = 314.422
Synthesis Optimization Complete : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1085.348 ; gain = 412.355
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1085.348 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.504 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 17 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 1097.504 ; gain = 715.758
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1097.504 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/project/test/vivado/nixie_tube/nixie_tube.runs/synth_1/nixie_tube.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file nixie_tube_utilization_synth.rpt -pb nixie_tube_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Sep 17 00:49:07 2023...
