#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Jan 23 11:32:47 2023
# Process ID: 13156
# Current directory: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18180 C:\Users\86130\Desktop\mips_5cycle\mips_5cycle\mips_5cycle\mips_5cycle.xpr
# Log file: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/vivado.log
# Journal file: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/adder.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/alu.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/aludec.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/controller.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/datapath.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopenrc.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopr.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/floprc.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/hazard.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/instrflopFD.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/maindec.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mips.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mux2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mux3.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/pcff.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/regfile.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/signext.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/sl2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/top.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopenr.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/ip/clk_wiz_0/clk_wiz_0.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/coe/mipstest.coe'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/lab_3/lab_3.srcs/sources_1/ip/inst_mem.xcix'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/sim/testbench.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/lab_3/testbench_behav.wcfg'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/ip/data_mem/data_mem.xci'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/ip/inst_mem/inst_mem.xci'.
Scanning sources...
Finished scanning sources
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'clk_wiz_0'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'data_mem'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
ERROR: [IP_Flow 19-993] Could not find IP file for IP 'inst_mem'.
CRITICAL WARNING: [IP_Flow 19-5097] Unable to determine VLNV from IP file; verify it has the correct syntax: 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
ERROR: [Common 17-39] 'open_project' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files {C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/adder.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux3.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/hazard.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/signext.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/sl2.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopenr.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/datapath.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux2.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/aludec.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopenrc.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/alu.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/regfile.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/instrflopFD.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/pcff.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mips.v C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/controller.v}
export_ip_user_files -of_objects  [get_files  {C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci}] -lib_map_path [list {modelsim=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/modelsim} {questa=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/questa} {riviera=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/activehdl}] -force -quiet
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/adder.v] -no_script -reset -force -quiet
remove_files  C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/adder.v
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopr.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopenrc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopenr.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/datapath.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/controller.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/aludec.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/alu.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/hazard.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/floprc.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/instrflopFD.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/maindec.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mips.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mux2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/pcff.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mux3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/regfile.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/signext.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/sl2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/top.v] -no_script -reset -force -quiet
remove_files  {C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopr.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopenrc.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/flopenr.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/datapath.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/controller.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/aludec.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/alu.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/hazard.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/floprc.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/instrflopFD.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/maindec.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mips.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mux2.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/pcff.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/mux3.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/regfile.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/signext.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/sl2.v C:/Users/86130/Desktop/mips_5cycle/lab_3/rtl/top.v}
reset_run synth_2
launch_runs synth_2 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci' is already up-to-date
[Mon Jan 23 11:35:47 2023] Launched synth_2...
Run output will be captured here: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/runme.log
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/coe/mipstest.coe] -no_script -reset -force -quiet
remove_files  C:/Users/86130/Desktop/mips_5cycle/lab_3/coe/mipstest.coe
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/lab_3/testbench_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/86130/Desktop/mips_5cycle/lab_3/lab_3/testbench_behav.wcfg
add_files {C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci}
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/clk_wiz_0/clk_wiz_0.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci' will not be added.
CRITICAL WARNING: [Vivado 12-1462] The source file is already part of the fileset 'sources_1'. Requested source 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci' will not be added.
export_ip_user_files -of_objects  [get_files  {C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/clk_wiz_0/clk_wiz_0.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci}] -lib_map_path [list {modelsim=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/modelsim} {questa=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/questa} {riviera=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/riviera} {activehdl=C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.cache/compile_simlib/activehdl}] -force -quiet
reset_run synth_2
launch_runs synth_2 -jobs 8
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/data_mem.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/inst_mem.xci' is already up-to-date
[Mon Jan 23 11:38:45 2023] Launched synth_2...
Run output will be captured here: C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.runs/synth_2/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'top' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj top_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/data_mem/sim/data_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/ip/inst_mem/sim/inst_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/datapath.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopenrc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopenrc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/flopr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flopr
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/floprc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module floprc
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/hazard.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hazard
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/instrflopFD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instrflopFD
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mips.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mips
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/mux3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/pcff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcff
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/signext.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module signext
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/sl2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sl2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 799789b8ad7542af865ceaada2020d4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot top_behav xil_defaultlib.top xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'd' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:50]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.floprc(WIDTH=6)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pcff(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.instrflopFD
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.glbl
Built simulation snapshot top_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/xsim.dir/top_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 23 11:41:15 2023...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 837.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "top_behav -key {Behavioral:sim_1:Functional:top} -tclbatch {top.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source top.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module top.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module top.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
INFO: [USF-XSim-96] XSim completed. Design snapshot 'top_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 854.871 ; gain = 17.762
export_ip_user_files -of_objects  [get_files C:/Users/86130/Desktop/mips_5cycle/lab_3/sim/testbench.v] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/86130/Desktop/mips_5cycle/lab_3/sim/testbench.v
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/sim/testbench.v
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 922.246 ; gain = 0.000
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Xilinx/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/inst_mem.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/mipstest.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj testbench_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/sim/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 799789b8ad7542af865ceaada2020d4a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot testbench_behav xil_defaultlib.testbench xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 5 differs from formal bit length 6 for port 'd' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:50]
WARNING: [VRFC 10-3091] actual bit length 3 differs from formal bit length 4 for port 'd' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/maindec.v:51]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 16 for port 'addra' [C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/rtl/top.v:43]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.floprc(WIDTH=6)
Compiling module xil_defaultlib.flopr(WIDTH=4)
Compiling module xil_defaultlib.flopr(WIDTH=2)
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.floprc(WIDTH=3)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.pcff(WIDTH=32)
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.flopenrc(WIDTH=32)
Compiling module xil_defaultlib.regfile
Compiling module xil_defaultlib.mux2(WIDTH=32)
Compiling module xil_defaultlib.signext
Compiling module xil_defaultlib.sl2
Compiling module xil_defaultlib.floprc(WIDTH=32)
Compiling module xil_defaultlib.floprc(WIDTH=5)
Compiling module xil_defaultlib.mux3(WIDTH=32)
Compiling module xil_defaultlib.alu
Compiling module xil_defaultlib.mux2(WIDTH=5)
Compiling module xil_defaultlib.flopr(WIDTH=32)
Compiling module xil_defaultlib.flopr(WIDTH=5)
Compiling module xil_defaultlib.datapath
Compiling module xil_defaultlib.hazard
Compiling module xil_defaultlib.instrflopFD
Compiling module xil_defaultlib.mips
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.inst_mem
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="zyn...
Compiling module xil_defaultlib.data_mem
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.testbench
Compiling module xil_defaultlib.glbl
Built simulation snapshot testbench_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim/xsim.dir/testbench_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Jan 23 11:43:26 2023...
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 922.246 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/86130/Desktop/mips_5cycle/mips_5cycle/mips_5cycle/mips_5cycle.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "testbench_behav -key {Behavioral:sim_1:Functional:testbench} -tclbatch {testbench.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source testbench.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module testbench.dut.imem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator module testbench.dut.dmem.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
Simulation succeeded
INFO: [USF-XSim-96] XSim completed. Design snapshot 'testbench_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 922.246 ; gain = 0.000
