<!DOCTYPE html>
<html>
  <head>
    <meta charset="utf-8" />
    <title>Sdiff src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</title>
    <link rel="stylesheet" href="../../../../style.css" />
  </head>
<body>
<center>&lt; prev <a href="../../../../index.html" target="_top">index</a> <a href="../x86/macroAssembler_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>    <h2>src/hotspot/cpu/aarch64/macroAssembler_aarch64.cpp</h2>
     <a class="print" href="javascript:print()">Print this page</a>
<table>
<tr valign="top">
<td>
<hr />
<pre>
1484   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1485   pass_arg1(this, arg_1);
1486   pass_arg0(this, arg_0);
1487   MacroAssembler::call_VM_leaf_base(entry_point, 4);
1488 }
1489 
1490 void MacroAssembler::null_check(Register reg, int offset) {
1491   if (needs_explicit_null_check(offset)) {
1492     // provoke OS NULL exception if reg = NULL by
1493     // accessing M[reg] w/o changing any registers
1494     // NOTE: this is plenty to provoke a segv
1495     ldr(zr, Address(reg));
1496   } else {
1497     // nothing to do, (later) access of M[reg + offset]
1498     // will provoke OS NULL exception if reg = NULL
1499   }
1500 }
1501 
1502 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1503   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
<span class="line-modified">1504   andr(temp_reg, temp_reg, JVM_ACC_VALUE);</span>
1505   cbnz(temp_reg, is_value);
1506 }
1507 
1508 void MacroAssembler::test_field_is_inline_type(Register flags, Register temp_reg, Label&amp; is_inline) {
1509   (void) temp_reg; // keep signature uniform with x86
1510   tbnz(flags, ConstantPoolCacheEntry::is_inline_field_shift, is_inline);
1511 }
1512 
1513 void MacroAssembler::test_field_is_not_inline_type(Register flags, Register temp_reg, Label&amp; not_inline) {
1514   (void) temp_reg; // keep signature uniform with x86
1515   tbz(flags, ConstantPoolCacheEntry::is_inline_field_shift, not_inline);
1516 }
1517 
1518 void MacroAssembler::test_field_is_inlined(Register flags, Register temp_reg, Label&amp; is_flattened) {
1519   (void) temp_reg; // keep signature uniform with x86
1520   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1521 }
1522 
1523 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1524   load_storage_props(temp_reg, oop);
</pre>
</td>
<td>
<hr />
<pre>
1484   assert(arg_0 != c_rarg1, &quot;smashed arg&quot;);
1485   pass_arg1(this, arg_1);
1486   pass_arg0(this, arg_0);
1487   MacroAssembler::call_VM_leaf_base(entry_point, 4);
1488 }
1489 
1490 void MacroAssembler::null_check(Register reg, int offset) {
1491   if (needs_explicit_null_check(offset)) {
1492     // provoke OS NULL exception if reg = NULL by
1493     // accessing M[reg] w/o changing any registers
1494     // NOTE: this is plenty to provoke a segv
1495     ldr(zr, Address(reg));
1496   } else {
1497     // nothing to do, (later) access of M[reg + offset]
1498     // will provoke OS NULL exception if reg = NULL
1499   }
1500 }
1501 
1502 void MacroAssembler::test_klass_is_value(Register klass, Register temp_reg, Label&amp; is_value) {
1503   ldrw(temp_reg, Address(klass, Klass::access_flags_offset()));
<span class="line-modified">1504   andr(temp_reg, temp_reg, JVM_ACC_INLINE);</span>
1505   cbnz(temp_reg, is_value);
1506 }
1507 
1508 void MacroAssembler::test_field_is_inline_type(Register flags, Register temp_reg, Label&amp; is_inline) {
1509   (void) temp_reg; // keep signature uniform with x86
1510   tbnz(flags, ConstantPoolCacheEntry::is_inline_field_shift, is_inline);
1511 }
1512 
1513 void MacroAssembler::test_field_is_not_inline_type(Register flags, Register temp_reg, Label&amp; not_inline) {
1514   (void) temp_reg; // keep signature uniform with x86
1515   tbz(flags, ConstantPoolCacheEntry::is_inline_field_shift, not_inline);
1516 }
1517 
1518 void MacroAssembler::test_field_is_inlined(Register flags, Register temp_reg, Label&amp; is_flattened) {
1519   (void) temp_reg; // keep signature uniform with x86
1520   tbnz(flags, ConstantPoolCacheEntry::is_flattened_field_shift, is_flattened);
1521 }
1522 
1523 void MacroAssembler::test_flattened_array_oop(Register oop, Register temp_reg, Label&amp; is_flattened_array) {
1524   load_storage_props(temp_reg, oop);
</pre>
</td>
</tr>
</table>
<center>&lt; prev <a href="../../../../index.html" target="_top">index</a> <a href="../x86/macroAssembler_x86.cpp.sdiff.html" target="_top">next &gt;</a></center>  </body>
</html>