
library ieee;
use ieee.std_logic_1164.all;

entity BCD_tb is

end BCD_tb;

architecture BEV of BCD_tb is
 Signal CLK, RST: STD_LOGIC;
 Signal count: STD_LOGIC_VECTOR (3 DOWNTO 0);
begin
 UUT : counter_BCD
 generic map (data_width)
 port map(
	CLK, RST,
	count

);
-- clock
CLK_sig : process
begin
 CLK <= '1'; wait for 1 ns;
 CLK <= '0'; wait for 1 ns;
end process;

--stimulus
    stimulus_process: process
    begin
        wait for 20 ns;          -- Wait for some time before starting
        rst <= '0';              -- Release reset
        wait for 10 ns;          -- Wait for some time after releasing reset
        wait;
   end process;

end BEV;