============================================================
  Generated by:           Genus(TM) Synthesis Solution 22.16-s078_1
  Generated on:           Jun 22 2025  06:27:20 pm
  Module:                 ipr
  Library domain:         timing
    Domain index:         0
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Library domain:         power
    Domain index:         1
    Technology libraries: tcbn16ffcllbwp16p90ssgnp0p72v125c 100
                          tcbn16ffcllbwp16p90lvtssgnp0p72v125c 100
  Operating conditions:   ssgnp0p72v125c 
  Operating conditions:   ssgnp0p72v125c 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

         Pin                      Type             Fanout Load Slew Delay Arrival   
                                 (Domain)                 (fF) (ps)  (ps)   (ps)    
------------------------------------------------------------------------------------
(clock clk)              launch                                                 0 R 
async_fifo_i_fifomem_inst
  mem_reg[7][3]/CP                                                0    +0       0 R 
  mem_reg[7][3]/Q        DFQD0BWP16P90(timing)          1  1.3   21   +96      96 F 
  g1317__7098/B2                                                       +0      96   
  g1317__7098/ZN         AOI22D0BWP16P90(timing)        1  1.2   43   +42     138 R 
  g1304__2398/C                                                        +0     138   
  g1304__2398/ZN         OAI221D0BWP16P90(timing)       1  1.2   66   +62     200 F 
  g1302__6417/C                                                        +0     200   
  g1302__6417/ZN         AOI221D0BWP16P90(timing)       1  1.2   74   +72     271 R 
  g1294__4733/C                                                        +0     271   
  g1294__4733/ZN         OAI221D0BWP16P90(timing)       1  0.8   58   +65     336 F 
async_fifo_i_fifomem_inst/rdata[3] 
read_if_rdata[3]         interconnect                            58    +0     336 F 
                         out port                                      +0     336 F 
(fp.sdc_line_36_321_1)   ext delay                                   +500     836 F 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clk)              capture                                             2000 R 
------------------------------------------------------------------------------------
Cost Group   : 'C2O' (path_group 'C2O')
Timing slack :    1164ps 
Start-point  : async_fifo_i_fifomem_inst/mem_reg[7][3]/CP
End-point    : read_if_rdata[3]

