// Seed: 1811449745
module module_0;
  parameter id_1 = -1;
  assign id_3 = -1 & id_1 === id_1;
  assign module_1.id_11 = 0;
  initial begin : LABEL_0
    id_2 = ~id_2;
  end
  reg id_4 = id_1;
  id_5(
      id_1, id_3
  );
  final assume (1'b0) id_4 <= -1;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wor id_2,
    input wor id_3,
    input supply1 id_4,
    input tri1 id_5,
    output tri1 id_6,
    input uwire id_7,
    input uwire id_8,
    input tri1 id_9,
    output uwire id_10,
    input tri id_11,
    input tri id_12,
    output wor id_13,
    input tri0 id_14,
    input tri id_15
);
  wire id_17;
  nor primCall (id_10, id_11, id_12, id_14, id_15, id_17, id_2, id_3, id_4, id_5, id_7, id_8, id_9);
  module_0 modCall_1 ();
endmodule
