module hs_tb;
wire diff,borrow;
reg a,b;
hs dut (a,b,diff,borrow);
initial begin
$dumpfile("half_sub.vcd");
$dumpvars(0, hs_tb);

$monitor("time=%0t | a=%b b=%b | diff=%b borrow=%b", $time, a, b, diff, borrow);

        
        a=0; b=0; #10;
        a=0; b=1; #10;
        a=1; b=0; #10;
        a=1; b=1; #10;

    $finish;
    end
endmodule
