<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3726" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3726{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_3726{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_3726{left:69px;bottom:1141px;letter-spacing:-0.15px;word-spacing:0.01px;}
#t4_3726{left:69px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#t5_3726{left:69px;bottom:1071px;letter-spacing:-0.15px;word-spacing:-0.69px;}
#t6_3726{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t7_3726{left:69px;bottom:1030px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t8_3726{left:69px;bottom:1013px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_3726{left:69px;bottom:996px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#ta_3726{left:69px;bottom:979px;letter-spacing:-0.15px;}
#tb_3726{left:307px;bottom:979px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tc_3726{left:69px;bottom:962px;letter-spacing:-0.13px;}
#td_3726{left:69px;bottom:936px;}
#te_3726{left:95px;bottom:940px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_3726{left:95px;bottom:923px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tg_3726{left:95px;bottom:906px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#th_3726{left:95px;bottom:889px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#ti_3726{left:95px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tj_3726{left:95px;bottom:855px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#tk_3726{left:69px;bottom:829px;}
#tl_3726{left:95px;bottom:833px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tm_3726{left:95px;bottom:816px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tn_3726{left:95px;bottom:799px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3726{left:69px;bottom:774px;letter-spacing:-0.14px;word-spacing:-1.24px;}
#tp_3726{left:69px;bottom:758px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tq_3726{left:69px;bottom:733px;letter-spacing:-0.14px;word-spacing:-1.25px;}
#tr_3726{left:69px;bottom:716px;letter-spacing:-0.13px;word-spacing:-0.42px;}
#ts_3726{left:69px;bottom:308px;letter-spacing:-0.09px;}
#tt_3726{left:154px;bottom:308px;letter-spacing:-0.1px;word-spacing:0.01px;}
#tu_3726{left:69px;bottom:284px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tv_3726{left:69px;bottom:258px;}
#tw_3726{left:95px;bottom:261px;letter-spacing:-0.15px;word-spacing:-1.15px;}
#tx_3726{left:95px;bottom:245px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ty_3726{left:95px;bottom:228px;letter-spacing:-0.14px;word-spacing:-0.53px;}
#tz_3726{left:95px;bottom:211px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t10_3726{left:95px;bottom:194px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_3726{left:69px;bottom:133px;letter-spacing:-0.13px;}
#t12_3726{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t13_3726{left:91px;bottom:116px;letter-spacing:-0.11px;}
#t14_3726{left:292px;bottom:364px;letter-spacing:0.12px;word-spacing:0.02px;}
#t15_3726{left:393px;bottom:364px;letter-spacing:0.14px;word-spacing:0.02px;}
#t16_3726{left:208px;bottom:591px;letter-spacing:-0.19px;word-spacing:-0.03px;}
#t17_3726{left:208px;bottom:579px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t18_3726{left:595px;bottom:665px;letter-spacing:6.61px;}
#t19_3726{left:699px;bottom:665px;}
#t1a_3726{left:481px;bottom:664px;letter-spacing:-0.61px;}
#t1b_3726{left:656px;bottom:665px;}
#t1c_3726{left:683px;bottom:665px;}
#t1d_3726{left:240px;bottom:403px;letter-spacing:0.11px;}
#t1e_3726{left:257px;bottom:665px;letter-spacing:-0.16px;}
#t1f_3726{left:670px;bottom:665px;}
#t1g_3726{left:647px;bottom:665px;}
#t1h_3726{left:492px;bottom:664px;letter-spacing:-0.25px;}
#t1i_3726{left:636px;bottom:665px;}
#t1j_3726{left:620px;bottom:665px;}
#t1k_3726{left:273px;bottom:665px;letter-spacing:-0.61px;}
#t1l_3726{left:303px;bottom:665px;letter-spacing:-0.61px;}
#t1m_3726{left:290px;bottom:665px;letter-spacing:-0.61px;}
#t1n_3726{left:208px;bottom:516px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1o_3726{left:208px;bottom:502px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1p_3726{left:208px;bottom:489px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1q_3726{left:208px;bottom:476px;letter-spacing:-0.16px;word-spacing:-0.04px;}
#t1r_3726{left:208px;bottom:463px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1s_3726{left:208px;bottom:450px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1t_3726{left:208px;bottom:437px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1u_3726{left:208px;bottom:424px;letter-spacing:-0.18px;word-spacing:-0.03px;}
#t1v_3726{left:340px;bottom:404px;letter-spacing:-0.22px;word-spacing:0.04px;}
#t1w_3726{left:207px;bottom:558px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1x_3726{left:207px;bottom:545px;letter-spacing:-0.18px;word-spacing:0.06px;}
#t1y_3726{left:445px;bottom:664px;letter-spacing:-0.2px;}
#t1z_3726{left:207px;bottom:532px;letter-spacing:-0.19px;word-spacing:0.07px;}
#t20_3726{left:558px;bottom:403px;letter-spacing:-0.23px;word-spacing:0.02px;}

.s1_3726{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3726{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3726{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3726{font-size:14px;font-family:Verdana_b5t;color:#0860A8;}
.s5_3726{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s6_3726{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3726{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_3726{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_3726{font-size:11px;font-family:Arial_b5v;color:#000;}
.sa_3726{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3726" type="text/css" >

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3726Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3726" style="-webkit-user-select: none;"><object width="935" height="1210" data="3726/3726.svg" type="image/svg+xml" id="pdf3726" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3726" class="t s1_3726">20-18 </span><span id="t2_3726" class="t s1_3726">Vol. 3B </span>
<span id="t3_3726" class="t s2_3726">PERFORMANCE MONITORING </span>
<span id="t4_3726" class="t s3_3726">on Nehalem microarchitecture, and provides four general-purpose performance counters (IA32_PMC0, </span>
<span id="t5_3726" class="t s3_3726">IA32_PMC1, IA32_PMC2, IA32_PMC3) and three fixed-function performance counters (IA32_FIXED_CTR0, IA32_- </span>
<span id="t6_3726" class="t s3_3726">FIXED_CTR1, IA32_FIXED_CTR2) in the processor core. </span>
<span id="t7_3726" class="t s3_3726">Non-architectural performance monitoring in Intel Core i7 processor family uses the IA32_PERFEVTSELx MSR to </span>
<span id="t8_3726" class="t s3_3726">configure a set of non-architecture performance monitoring events to be counted by the corresponding general- </span>
<span id="t9_3726" class="t s3_3726">purpose performance counter. The list of non-architectural performance monitoring events can be found at: </span>
<span id="ta_3726" class="t s4_3726">https://perfmon-events.intel.com/ </span><span id="tb_3726" class="t s3_3726">. Non-architectural performance monitoring events fall into two broad catego- </span>
<span id="tc_3726" class="t s3_3726">ries: </span>
<span id="td_3726" class="t s5_3726">• </span><span id="te_3726" class="t s3_3726">Performance monitoring events in the processor core: These include many events that are similar to </span>
<span id="tf_3726" class="t s3_3726">performance monitoring events available to processor based on Intel Core microarchitecture. Additionally, </span>
<span id="tg_3726" class="t s3_3726">there are several enhancements in the performance monitoring capability for detecting microarchitectural </span>
<span id="th_3726" class="t s3_3726">conditions in the processor core or in the interaction of the processor core to the off-core sub-systems in the </span>
<span id="ti_3726" class="t s3_3726">physical processor package. The off-core sub-systems in the physical processor package is loosely referred to </span>
<span id="tj_3726" class="t s3_3726">as “uncore“. </span>
<span id="tk_3726" class="t s5_3726">• </span><span id="tl_3726" class="t s3_3726">Performance monitoring events in the uncore: The uncore sub-system is shared by more than one processor </span>
<span id="tm_3726" class="t s3_3726">cores in the physical processor package. It provides additional performance monitoring facility outside of </span>
<span id="tn_3726" class="t s3_3726">IA32_PMCx and performance monitoring events that are specific to the uncore sub-system. </span>
<span id="to_3726" class="t s3_3726">Architectural and non-architectural performance monitoring events in Intel Core i7 processor family support thread </span>
<span id="tp_3726" class="t s3_3726">qualification using bit 21 of IA32_PERFEVTSELx MSR. </span>
<span id="tq_3726" class="t s3_3726">The bit fields within each IA32_PERFEVTSELx MSR are defined in Figure 20-6 and described in Section 20.2.1.1 and </span>
<span id="tr_3726" class="t s3_3726">Section 20.2.3. </span>
<span id="ts_3726" class="t s6_3726">20.3.1.1 </span><span id="tt_3726" class="t s6_3726">Enhancements of Performance Monitoring in the Processor Core </span>
<span id="tu_3726" class="t s3_3726">The notable enhancements in the monitoring of performance events in the processor core include: </span>
<span id="tv_3726" class="t s5_3726">• </span><span id="tw_3726" class="t s3_3726">Four general purpose performance counters, IA32_PMCx, associated counter configuration MSRs, IA32_PERFE- </span>
<span id="tx_3726" class="t s3_3726">VTSELx, and global counter control MSR supporting simplified control of four counters. Each of the four </span>
<span id="ty_3726" class="t s3_3726">performance counter can support processor event based sampling (PEBS) and thread-qualification of architec- </span>
<span id="tz_3726" class="t s3_3726">tural and non-architectural performance events. Width of IA32_PMCx supported by hardware has been </span>
<span id="t10_3726" class="t s3_3726">increased. The width of counter reported by CPUID.0AH:EAX[23:16] is 48 bits. The PEBS facility in Nehalem </span>
<span id="t11_3726" class="t s7_3726">2. </span><span id="t12_3726" class="t s7_3726">Intel Xeon processor 5500 series and 3400 series are also based on Nehalem microarchitecture; the performance monitoring facili- </span>
<span id="t13_3726" class="t s7_3726">ties described in this section generally also apply. </span>
<span id="t14_3726" class="t s8_3726">Figure 20-14. </span><span id="t15_3726" class="t s8_3726">IA32_PERF_GLOBAL_STATUS MSR </span>
<span id="t16_3726" class="t s9_3726">CHG (R/W) </span>
<span id="t17_3726" class="t s9_3726">OVF_PMI (R/W) </span>
<span id="t18_3726" class="t s9_3726">87 </span><span id="t19_3726" class="t s9_3726">0 </span><span id="t1a_3726" class="t s9_3726">32 </span><span id="t1b_3726" class="t s9_3726">3 </span><span id="t1c_3726" class="t s9_3726">1 </span>
<span id="t1d_3726" class="t sa_3726">Reserved </span>
<span id="t1e_3726" class="t s9_3726">63 </span><span id="t1f_3726" class="t s9_3726">2 </span><span id="t1g_3726" class="t s9_3726">4 </span><span id="t1h_3726" class="t s9_3726">31 </span><span id="t1i_3726" class="t s9_3726">5 </span><span id="t1j_3726" class="t s9_3726">6 </span><span id="t1k_3726" class="t s9_3726">62 </span><span id="t1l_3726" class="t s9_3726">60 </span><span id="t1m_3726" class="t s9_3726">61 </span>
<span id="t1n_3726" class="t s9_3726">OVF_PC7 (R/O), if CCNT&gt;7 </span>
<span id="t1o_3726" class="t s9_3726">OVF_PC6 (R/O), if CCNT&gt;6 </span>
<span id="t1p_3726" class="t s9_3726">OVF_PC5 (R/O), if CCNT&gt;5 </span>
<span id="t1q_3726" class="t s9_3726">OVF_PC4 (R/O), if CCNT&gt;4 </span>
<span id="t1r_3726" class="t s9_3726">OVF_PC3 (R/O) </span>
<span id="t1s_3726" class="t s9_3726">OVF_PC2 (R/O) </span>
<span id="t1t_3726" class="t s9_3726">OVF_PC1 (R/O) </span>
<span id="t1u_3726" class="t s9_3726">OVF_PC0 (R/O) </span>
<span id="t1v_3726" class="t s9_3726">RESET Value — 00000000_00000000H </span>
<span id="t1w_3726" class="t s9_3726">OVF_FC2 (R/O) </span>
<span id="t1x_3726" class="t s9_3726">OVF_FC1 (R/O) </span>
<span id="t1y_3726" class="t s9_3726">353433 </span>
<span id="t1z_3726" class="t s9_3726">OVF_FC0 (R/O) </span>
<span id="t20_3726" class="t s9_3726">CCNT: CPUID.AH:EAX[15:8] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
