=====
SETUP
-5.859
6.250
0.391
testpattern_inst/O_vs_s0
1.361
1.820
ch0_vfb_vs_in_s2
3.276
4.308
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/dma_vs_n_d0_s0
6.250
=====
SETUP
-3.345
4.611
1.266
syn_gen_inst/O_vs_s0
0.572
1.030
n212_s2
2.821
3.643
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/dma_vs_n_d0_s0
4.611
=====
SETUP
-3.173
16.050
12.876
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6
14.459
15.261
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_1_s1
16.050
=====
SETUP
-3.034
15.554
12.520
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n139_s3
14.455
15.554
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s5
15.554
=====
SETUP
-2.952
15.472
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1
8.303
8.929
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_16_s
10.918
12.017
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_16_s1
14.440
15.472
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_45_s0
15.472
=====
SETUP
-2.952
15.472
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1
8.303
8.929
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_17_s
10.918
12.017
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_17_s1
14.440
15.472
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_46_s0
15.472
=====
SETUP
-2.895
15.415
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_IFF0_WRITE_DDR_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_rd_en_s0
3.163
3.985
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_2_s4
5.497
6.558
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_5_s4
6.997
8.096
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rbin_num_next_7_s3
8.933
9.965
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rgraynext_6_s1
10.791
11.890
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n457_s0
12.716
13.674
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n458_s0
13.674
13.731
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n459_s0
13.731
13.788
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/n460_s0
13.788
13.842
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rempty_val_s1
14.789
15.415
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Empty_s0
15.415
=====
SETUP
-2.773
15.293
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1
8.303
8.929
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_20_s
10.745
11.844
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_20_s1
14.261
15.293
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_49_s0
15.293
=====
SETUP
-2.762
15.281
12.520
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n143_s3
14.459
15.281
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_0_s3
15.281
=====
SETUP
-2.761
15.637
12.876
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6
14.459
15.261
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_2_s1
15.637
=====
SETUP
-2.761
15.637
12.876
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_4_s6
14.459
15.261
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_ptr_3_s1
15.637
=====
SETUP
-2.636
15.513
12.876
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6
13.656
14.717
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_1_s1
15.513
=====
SETUP
-2.636
15.513
12.876
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6
13.656
14.717
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_2_s1
15.513
=====
SETUP
-2.636
15.513
12.876
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.617
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_4_s6
13.656
14.717
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/wr_ptr_3_s1
15.513
=====
SETUP
-2.580
15.100
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1
8.303
8.929
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_12_s
10.763
11.795
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_12_s1
14.068
15.100
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_41_s0
15.100
=====
SETUP
-2.528
3.276
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_10_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
3.276
=====
SETUP
-2.524
3.272
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_8_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
3.272
=====
SETUP
-2.505
15.025
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1
8.303
8.929
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_19_s
10.763
11.795
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_19_s1
14.399
15.025
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_48_s0
15.025
=====
SETUP
-2.489
15.008
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_IFF0_WRITE_DDR_s1
8.303
8.929
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_addr_d_11_s
10.763
11.795
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/addr_d_11_s1
14.382
15.008
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/CA_40_s0
15.008
=====
SETUP
-2.454
14.974
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
2.519
2.778
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1
4.242
5.303
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1
5.722
6.348
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1
6.359
7.181
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0
8.971
9.793
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s1
10.619
11.651
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s
12.940
13.898
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s
13.898
13.955
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s
13.955
14.012
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s
14.012
14.069
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s
14.069
14.126
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s
14.126
14.183
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s
14.183
14.240
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s
14.240
14.297
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s
14.297
14.354
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s
14.354
14.411
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_10_s
14.411
14.974
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_10_s0
14.974
=====
SETUP
-2.452
15.198
12.746
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s3
4.179
5.240
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s1
5.659
6.285
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s
7.908
8.730
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/n297_s2
11.014
11.836
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/wr_data_ctrl_s0
12.991
13.616
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
15.198
=====
SETUP
-2.436
15.312
12.876
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_wr_data_d_4_s0
8.959
9.991
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/wr_data_d_4_s0
12.094
13.193
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
15.312
=====
SETUP
-2.397
14.917
12.520
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s2
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s12
2.519
2.778
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_8_s1
4.242
5.303
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_7_s1
5.722
6.348
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_6_s1
6.359
7.181
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_1_s0
8.971
9.793
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wcount_r_0_s1
10.619
11.651
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_0_s
12.940
13.898
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_1_s
13.898
13.955
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_2_s
13.955
14.012
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_3_s
14.012
14.069
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_4_s
14.069
14.126
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_5_s
14.126
14.183
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_6_s
14.183
14.240
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_7_s
14.240
14.297
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_8_s
14.297
14.354
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/rcnt_sub_9_s
14.354
14.917
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Rnum_9_s0
14.917
=====
SETUP
-2.395
15.271
12.876
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/current_state.ST_RDY_s0
0.574
1.032
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/next_state.ST_RDY_s2
2.175
2.997
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_cmd_en_d_s0
3.977
5.009
VFB_PSRAM_Top_inst/vfb_top_inst/u_dma_bus_arbiter/O_wr_data_d_36_s0
9.782
10.408
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/wr_data_d_36_s0
12.996
13.818
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/mem_data_mem_data_0_0_s
15.271
=====
SETUP
-2.360
3.107
0.748
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wptr_4_s0
1.361
1.820
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rq1_wptr_0_s10
3.107
=====
HOLD
-0.024
1.964
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[6].u_ides4
1.964
=====
HOLD
0.006
1.994
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[4].u_ides4
1.994
=====
HOLD
0.006
1.994
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[3].u_ides4
1.994
=====
HOLD
0.014
2.002
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[2].u_ides4
2.002
=====
HOLD
0.014
2.002
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[1].u_ides4
2.002
=====
HOLD
0.059
1.875
1.816
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_sync/cs_memsync_4_s0
0.966
1.300
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_dqce_clk_x2p
1.875
=====
HOLD
0.266
2.254
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[6].u_ides4
2.254
=====
HOLD
0.278
2.265
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[0].u_ides4
2.265
=====
HOLD
0.284
2.272
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[5].u_ides4
2.272
=====
HOLD
0.305
2.293
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[7].u_ides4
2.293
=====
HOLD
0.308
2.295
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[3].u_ides4
2.295
=====
HOLD
0.308
2.295
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[5].u_ides4
2.295
=====
HOLD
0.327
2.314
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_1_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[1].u_psram_lane/iserdes_gen[7].u_ides4
2.314
=====
HOLD
0.423
1.418
0.996
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.rptr_7_s0
0.515
0.848
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.wq1_rptr_7_s0
1.418
=====
HOLD
0.479
1.531
1.052
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/u_dma_24b_32b/dma_d_32b_2_s0
0.966
1.300
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_write_ctrl/fifo_write_inst/Big.mem_Big.mem_0_0_s
1.531
=====
HOLD
0.556
1.086
0.530
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/c_state.INIT_CALIB_DONE_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/init_calib_s0
1.086
=====
HOLD
0.563
1.091
0.528
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0
0.513
0.846
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_7_s0
1.091
=====
HOLD
0.571
2.559
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[0].u_ides4
2.559
=====
HOLD
0.586
1.114
0.528
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0
0.513
0.846
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_5_s0
1.114
=====
HOLD
0.586
1.114
0.528
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0
0.513
0.846
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_23_s0
1.114
=====
HOLD
0.587
2.575
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[4].u_ides4
2.575
=====
HOLD
0.593
1.121
0.528
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0
0.513
0.846
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_6_s0
1.121
=====
HOLD
0.593
1.121
0.528
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_de_24b_d3_s0
0.513
0.846
VFB_PSRAM_Top_inst/vfb_top_inst/u0_dma_frame_buffer/u_dma_read_ctrl/u_dma_32b_24b/dma_d_24b_14_s0
1.121
=====
HOLD
0.613
2.601
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[2].u_ides4
2.601
=====
HOLD
0.613
2.601
1.988
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_init/calib_0_s0
0.515
0.848
PSRAM_Memory_Interface_HS_Top_inst/u_psram_top/u_psram_wd/data_lane_gen[0].u_psram_lane/iserdes_gen[1].u_ides4
2.601
