

================================================================
== Vitis HLS Report for 'pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s'
================================================================
* Date:           Mon May 20 13:41:17 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexu
* Target device:  xcku040-ffva1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  8.116 ns|     6.75 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.650 us|  0.650 us|   26|   26|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |       24|       24|         2|          1|          1|    24|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|    1606|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       0|      13|    -|
|Multiplexer      |        -|     -|       -|     104|    -|
|Register         |        -|     -|     399|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     399|    1723|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1200|  1920|  484800|  242400|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |                                         Memory                                        |                                      Module                                      | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_9_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_8_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_7_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_6_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_5_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_4_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_3_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_2_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_1_U                   |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |void_pooling2d_cl_stream_stream_array_ap_fixed_13u_0_line_buffer_U                     |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_2_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_1_U  |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    |p_ZZN4nnet12pooling2d_clINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9ap_o_mode0E_U    |pooling2d_cl_array_array_ap_fixed_16_6_5_3_0_13u_config9_s_void_pooling2d_cl_Bew  |        0|  0|   1|    0|     6|   10|     1|           60|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                                                                                  |                                                                                  |        0|  0|  13|    0|    78|  130|    13|          780|
    +---------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln109_fu_253_p2               |         +|   0|  0|  12|           5|           1|
    |add_ln76_fu_311_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln80_fu_365_p2                |         +|   0|  0|  39|          32|           1|
    |add_ln86_fu_401_p2                |         +|   0|  0|  39|          32|          32|
    |add_ln91_fu_337_p2                |         +|   0|  0|  39|          32|          32|
    |and_ln55_2_fu_305_p2              |       and|   0|  0|   2|           1|           1|
    |and_ln55_fu_299_p2                |       and|   0|  0|   2|           1|           1|
    |ap_condition_262                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_270                  |       and|   0|  0|   2|           1|           1|
    |ap_condition_383                  |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op255_write_state2   |       and|   0|  0|   2|           1|           1|
    |icmp_ln109_fu_247_p2              |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln55_4_fu_277_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_5_fu_287_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_6_fu_293_p2             |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln55_fu_263_p2               |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln65_24_fu_959_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_25_fu_979_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_26_fu_999_p2            |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_27_fu_1019_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_28_fu_1039_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_29_fu_1059_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_30_fu_1079_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_31_fu_1099_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_32_fu_1119_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_33_fu_1139_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_34_fu_1159_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_35_fu_1179_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_36_fu_1199_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_37_fu_1219_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_38_fu_1239_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_39_fu_1259_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_40_fu_1279_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_41_fu_1299_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_42_fu_1319_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_43_fu_1339_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_44_fu_1359_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_45_fu_1379_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_46_fu_1399_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_47_fu_1419_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_48_fu_1439_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_49_fu_1459_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_50_fu_1479_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_51_fu_1499_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_52_fu_1519_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_53_fu_1539_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_54_fu_1559_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_55_fu_1579_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_56_fu_1599_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_57_fu_1619_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_58_fu_1639_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_59_fu_1659_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_60_fu_1679_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_61_fu_1699_p2           |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln65_fu_939_p2               |      icmp|   0|  0|  17|          10|          10|
    |icmp_ln76_fu_317_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln80_fu_371_p2               |      icmp|   0|  0|  39|          32|           3|
    |icmp_ln86_fu_387_p2               |      icmp|   0|  0|  39|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln65_24_fu_971_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_25_fu_991_p3          |    select|   0|  0|  10|           1|          10|
    |select_ln65_26_fu_1011_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_27_fu_1031_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_28_fu_1051_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_29_fu_1071_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_30_fu_1091_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_31_fu_1111_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_32_fu_1131_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_33_fu_1151_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_34_fu_1171_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_35_fu_1191_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_36_fu_1211_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_37_fu_1231_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_38_fu_1251_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_39_fu_1271_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_40_fu_1291_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_41_fu_1311_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_42_fu_1331_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_43_fu_1351_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_44_fu_1371_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_45_fu_1391_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_46_fu_1411_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_47_fu_1431_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_48_fu_1451_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_49_fu_1471_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_50_fu_1491_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_51_fu_1511_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_52_fu_1531_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_53_fu_1551_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_54_fu_1571_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_55_fu_1591_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_56_fu_1611_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_57_fu_1631_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_58_fu_1651_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_59_fu_1671_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_60_fu_1691_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_61_fu_1711_p3         |    select|   0|  0|  10|           1|          10|
    |select_ln65_fu_951_p3             |    select|   0|  0|  10|           1|          10|
    |select_ln86_fu_393_p3             |    select|   0|  0|   2|           1|           2|
    |select_ln91_fu_329_p3             |    select|   0|  0|   2|           1|           2|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_24_fu_965_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_25_fu_985_p2             |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_26_fu_1005_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_27_fu_1025_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_28_fu_1045_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_29_fu_1065_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_30_fu_1085_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_31_fu_1105_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_32_fu_1125_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_33_fu_1145_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_34_fu_1165_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_35_fu_1185_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_36_fu_1205_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_37_fu_1225_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_38_fu_1245_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_39_fu_1265_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_40_fu_1285_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_41_fu_1305_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_42_fu_1325_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_43_fu_1345_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_44_fu_1365_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_45_fu_1385_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_46_fu_1405_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_47_fu_1425_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_48_fu_1445_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_49_fu_1465_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_50_fu_1485_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_51_fu_1505_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_52_fu_1525_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_53_fu_1545_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_54_fu_1565_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_55_fu_1585_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_56_fu_1605_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_57_fu_1625_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_58_fu_1645_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_59_fu_1665_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_60_fu_1685_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_61_fu_1705_p2            |       xor|   0|  0|   2|           1|           2|
    |xor_ln65_fu_945_p2                |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|1606|         841|         955|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_phi_mux_storemerge_phi_fu_232_p4   |  14|          3|   32|         96|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|    5|         10|
    |indvar_flatten_fu_212                 |   9|          2|    5|         10|
    |layer8_out_blk_n                      |   9|          2|    1|          2|
    |layer9_out_blk_n                      |   9|          2|    1|          2|
    |pX_1                                  |   9|          2|   32|         64|
    |pY_1                                  |   9|          2|   32|         64|
    |real_start                            |   9|          2|    1|          2|
    |sX_1                                  |   9|          2|   32|         64|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 104|         23|  143|        318|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |                                         Name                                         | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |and_ln55_2_reg_1793                                                                   |   1|   0|    1|          0|
    |ap_CS_fsm                                                                             |   1|   0|    1|          0|
    |ap_done_reg                                                                           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                                               |   1|   0|    1|          0|
    |icmp_ln55_reg_1789                                                                    |   1|   0|    1|          0|
    |indvar_flatten_fu_212                                                                 |   5|   0|    5|          0|
    |pX_1                                                                                  |  32|   0|   32|          0|
    |pY_1                                                                                  |  32|   0|   32|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_14  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_15  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_16  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_17  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_18  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_19  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_20  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_21  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_22  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_23  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_24  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_25  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_26  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_27  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_28  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_29  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_30  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_31  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_32  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_33  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_34  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_35  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_36  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_37  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_38  |  10|   0|   10|          0|
    |p_ZZN4nnet22compute_pool_buffer_2dINS_5arrayI9ap_ufixedILi10ELi0EL9ap_q_mode4EL9a_39  |  10|   0|   10|          0|
    |sX_1                                                                                  |  32|   0|   32|          0|
    |sY_1                                                                                  |  32|   0|   32|          0|
    |start_once_reg                                                                        |   1|   0|    1|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                                 | 399|   0|  399|          0|
    +--------------------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |                        Source Object                        |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|start_full_n               |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_continue                |   in|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|start_out                  |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|start_write                |  out|    1|  ap_ctrl_hs|  pooling2d_cl<array,array<ap_fixed<16,6,5,3,0>,13u>,config9>|  return value|
|layer8_out_dout            |   in|  130|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_num_data_valid  |   in|    6|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_fifo_cap        |   in|    6|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_empty_n         |   in|    1|     ap_fifo|                                                   layer8_out|       pointer|
|layer8_out_read            |  out|    1|     ap_fifo|                                                   layer8_out|       pointer|
|layer9_out_din             |  out|  208|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_num_data_valid  |   in|    4|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_fifo_cap        |   in|    4|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_full_n          |   in|    1|     ap_fifo|                                                   layer9_out|       pointer|
|layer9_out_write           |  out|    1|     ap_fifo|                                                   layer9_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------------------------------------+--------------+

