0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL PROJECTS/VIVADO/SUCESSFUL PROJECTS/PROJETO_SIN_GENERATOR_VERILOG/PROJETO_SIN_GENERATOR_VERILOG.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/Renan/Documents/GitHub/Shared-Scripts/Scripts/VHDL_VERILOG/VHDL PROJECTS/VIVADO/SUCESSFUL PROJECTS/PROJETO_SIN_GENERATOR_VERILOG/PROJETO_SIN_GENERATOR_VERILOG.srcs/sources_1/new/SinGenerator.v,1590630730,verilog,,,,SinGenerator,,,,,,,,
