--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml SPI_Top.twx SPI_Top.ncd -o SPI_Top.twr SPI_Top.pcf

Design file:              SPI_Top.ncd
Physical constraint file: SPI_Top.pcf
Device,package,speed:     xc6slx9,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3627 paths analyzed, 662 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.315ns.
--------------------------------------------------------------------------------

Paths for end point data_3 (SLICE_X15Y29.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.685ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ncs_r1 (FF)
  Destination:          data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.193ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.688 - 0.775)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ncs_r1 to data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.BQ      Tcko                  0.525   ncs_r1
                                                       ncs_r1
    SLICE_X12Y31.C4      net (fanout=24)       2.430   ncs_r1
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.408   data<5>
                                                       data_3
    -------------------------------------------------  ---------------------------
    Total                                      4.193ns (1.188ns logic, 3.005ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEY_Debounce_2/button_negedge (FF)
  Destination:          data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.286ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KEY_Debounce_2/button_negedge to data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   KEY_Debounce_2/button_negedge
                                                       KEY_Debounce_2/button_negedge
    SLICE_X12Y31.D5      net (fanout=2)        1.126   KEY_Debounce_2/button_negedge
    SLICE_X12Y31.D       Tilo                  0.254   key_state_FSM_FFd2
                                                       _n0073_inv_SW0
    SLICE_X12Y31.C6      net (fanout=1)        0.143   N3
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.408   data<5>
                                                       data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.286ns (1.442ns logic, 1.844ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEY_Debounce_1/button_negedge (FF)
  Destination:          data_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KEY_Debounce_1/button_negedge to data_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   KEY_Debounce_1/button_negedge
                                                       KEY_Debounce_1/button_negedge
    SLICE_X12Y31.D2      net (fanout=3)        1.050   KEY_Debounce_1/button_negedge
    SLICE_X12Y31.D       Tilo                  0.254   key_state_FSM_FFd2
                                                       _n0073_inv_SW0
    SLICE_X12Y31.C6      net (fanout=1)        0.143   N3
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.408   data<5>
                                                       data_3
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.442ns logic, 1.768ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point data_4 (SLICE_X15Y29.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.686ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ncs_r1 (FF)
  Destination:          data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.192ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.688 - 0.775)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ncs_r1 to data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.BQ      Tcko                  0.525   ncs_r1
                                                       ncs_r1
    SLICE_X12Y31.C4      net (fanout=24)       2.430   ncs_r1
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.407   data<5>
                                                       data_4
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (1.187ns logic, 3.005ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEY_Debounce_2/button_negedge (FF)
  Destination:          data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.285ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KEY_Debounce_2/button_negedge to data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   KEY_Debounce_2/button_negedge
                                                       KEY_Debounce_2/button_negedge
    SLICE_X12Y31.D5      net (fanout=2)        1.126   KEY_Debounce_2/button_negedge
    SLICE_X12Y31.D       Tilo                  0.254   key_state_FSM_FFd2
                                                       _n0073_inv_SW0
    SLICE_X12Y31.C6      net (fanout=1)        0.143   N3
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.407   data<5>
                                                       data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.441ns logic, 1.844ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.728ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEY_Debounce_1/button_negedge (FF)
  Destination:          data_4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.209ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KEY_Debounce_1/button_negedge to data_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   KEY_Debounce_1/button_negedge
                                                       KEY_Debounce_1/button_negedge
    SLICE_X12Y31.D2      net (fanout=3)        1.050   KEY_Debounce_1/button_negedge
    SLICE_X12Y31.D       Tilo                  0.254   key_state_FSM_FFd2
                                                       _n0073_inv_SW0
    SLICE_X12Y31.C6      net (fanout=1)        0.143   N3
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.407   data<5>
                                                       data_4
    -------------------------------------------------  ---------------------------
    Total                                      3.209ns (1.441ns logic, 1.768ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Paths for end point data_1 (SLICE_X15Y29.CE), 7 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.688ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ncs_r1 (FF)
  Destination:          data_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.190ns (Levels of Logic = 1)
  Clock Path Skew:      -0.087ns (0.688 - 0.775)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ncs_r1 to data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y54.BQ      Tcko                  0.525   ncs_r1
                                                       ncs_r1
    SLICE_X12Y31.C4      net (fanout=24)       2.430   ncs_r1
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.405   data<5>
                                                       data_1
    -------------------------------------------------  ---------------------------
    Total                                      4.190ns (1.185ns logic, 3.005ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEY_Debounce_2/button_negedge (FF)
  Destination:          data_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.283ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.688 - 0.736)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KEY_Debounce_2/button_negedge to data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y38.AQ       Tcko                  0.525   KEY_Debounce_2/button_negedge
                                                       KEY_Debounce_2/button_negedge
    SLICE_X12Y31.D5      net (fanout=2)        1.126   KEY_Debounce_2/button_negedge
    SLICE_X12Y31.D       Tilo                  0.254   key_state_FSM_FFd2
                                                       _n0073_inv_SW0
    SLICE_X12Y31.C6      net (fanout=1)        0.143   N3
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.405   data<5>
                                                       data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.283ns (1.439ns logic, 1.844ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     16.730ns (requirement - (data path - clock path skew + uncertainty))
  Source:               KEY_Debounce_1/button_negedge (FF)
  Destination:          data_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.207ns (Levels of Logic = 2)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         sys_clk_BUFGP rising at 0.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: KEY_Debounce_1/button_negedge to data_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y33.DQ      Tcko                  0.525   KEY_Debounce_1/button_negedge
                                                       KEY_Debounce_1/button_negedge
    SLICE_X12Y31.D2      net (fanout=3)        1.050   KEY_Debounce_1/button_negedge
    SLICE_X12Y31.D       Tilo                  0.254   key_state_FSM_FFd2
                                                       _n0073_inv_SW0
    SLICE_X12Y31.C6      net (fanout=1)        0.143   N3
    SLICE_X12Y31.C       Tilo                  0.255   key_state_FSM_FFd2
                                                       _n0073_inv
    SLICE_X15Y29.CE      net (fanout=3)        0.575   _n0073_inv
    SLICE_X15Y29.CLK     Tceck                 0.405   data<5>
                                                       data_1
    -------------------------------------------------  ---------------------------
    Total                                      3.207ns (1.439ns logic, 1.768ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point SPI_Slave_Ctrl/RECV_DATA_0 (SLICE_X15Y30.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_Slave_Ctrl/byte_recv_0 (FF)
  Destination:          SPI_Slave_Ctrl/RECV_DATA_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.400ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_Slave_Ctrl/byte_recv_0 to SPI_Slave_Ctrl/RECV_DATA_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.AQ      Tcko                  0.200   SPI_Slave_Ctrl/byte_recv<6>
                                                       SPI_Slave_Ctrl/byte_recv_0
    SLICE_X15Y30.AX      net (fanout=2)        0.141   SPI_Slave_Ctrl/byte_recv<0>
    SLICE_X15Y30.CLK     Tckdi       (-Th)    -0.059   SPI_Slave_Ctrl/RECV_DATA<3>
                                                       SPI_Slave_Ctrl/RECV_DATA_0
    -------------------------------------------------  ---------------------------
    Total                                      0.400ns (0.259ns logic, 0.141ns route)
                                                       (64.8% logic, 35.3% route)

--------------------------------------------------------------------------------

Paths for end point SPI_Slave_Ctrl/RECV_DATA_3 (SLICE_X15Y30.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.400ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_Slave_Ctrl/byte_recv_3 (FF)
  Destination:          SPI_Slave_Ctrl/RECV_DATA_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_Slave_Ctrl/byte_recv_3 to SPI_Slave_Ctrl/RECV_DATA_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BMUX    Tshcko                0.238   SPI_Slave_Ctrl/byte_recv<6>
                                                       SPI_Slave_Ctrl/byte_recv_3
    SLICE_X15Y30.DX      net (fanout=2)        0.105   SPI_Slave_Ctrl/byte_recv<3>
    SLICE_X15Y30.CLK     Tckdi       (-Th)    -0.059   SPI_Slave_Ctrl/RECV_DATA<3>
                                                       SPI_Slave_Ctrl/RECV_DATA_3
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.297ns logic, 0.105ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_Slave_Ctrl/sck_edge_2 (SLICE_X14Y35.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SPI_Slave_Ctrl/sck_edge_1 (FF)
  Destination:          SPI_Slave_Ctrl/sck_edge_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.410ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk_BUFGP rising at 20.000ns
  Destination Clock:    sys_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: SPI_Slave_Ctrl/sck_edge_1 to SPI_Slave_Ctrl/sck_edge_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y35.AQ      Tcko                  0.200   SPI_Slave_Ctrl/sck_edge<2>
                                                       SPI_Slave_Ctrl/sck_edge_1
    SLICE_X14Y35.BX      net (fanout=6)        0.162   SPI_Slave_Ctrl/sck_edge<1>
    SLICE_X14Y35.CLK     Tckdi       (-Th)    -0.048   SPI_Slave_Ctrl/sck_edge<2>
                                                       SPI_Slave_Ctrl/sck_edge_2
    -------------------------------------------------  ---------------------------
    Total                                      0.410ns (0.248ns logic, 0.162ns route)
                                                       (60.5% logic, 39.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: sys_clk_BUFGP/BUFG/I0
  Logical resource: sys_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: sys_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: SPI_Slave_Ctrl/sck_edge_11/CLK
  Logical resource: SPI_Slave_Ctrl/Mshreg_sck_edge_1/CLK
  Location pin: SLICE_X16Y36.CLK
  Clock network: sys_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: KEY_Debounce_0/DFF2/CLK
  Logical resource: KEY_Debounce_0/DFF1/CK
  Location pin: SLICE_X4Y34.CLK
  Clock network: sys_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock sys_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
sys_clk        |    4.315|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3627 paths, 0 nets, and 955 connections

Design statistics:
   Minimum period:   4.315ns{1}   (Maximum frequency: 231.750MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 02 15:27:51 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4574 MB



