# CPU32

Tiny MIPS implementation for Terasic DE0 and Altera FPGA chips

## Instruction Set

- Subset of MIPS I architecture, excluding exceptions and FPs

## Features

- Single clocked design (no pipeline)
- 32KB RAM (on Block RAM)
- No bus/cache/MMU support

