[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Thu Nov  2 16:25:30 2023
[*]
[dumpfile] "/mnt/c/Users/simon/Downloads/FPGA/my-discrete-fpga/vhdl/tests/full_slice_bit_inverter/wave.vcd"
[dumpfile_mtime] "Thu Nov  2 16:23:17 2023"
[dumpfile_size] 495661
[savefile] "/mnt/c/Users/simon/Downloads/FPGA/my-discrete-fpga/vhdl/tests/full_slice_bit_inverter/waveform.gtkw"
[timestart] 7500000
[size] 2455 1407
[pos] -1 -1
*-25.000000 277200000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] tb_fpga_arch_tile.
[treeopen] tb_fpga_arch_tile.bcinst.
[treeopen] tb_fpga_arch_tile.bcinst.clb_inst.
[sst_width] 338
[signals_width] 216
[sst_expanded] 1
[sst_vpaned_height] 511
@28
tb_fpga_arch_tile.bitstream_done
tb_fpga_arch_tile.sclk
tb_fpga_arch_tile.rst_n
tb_fpga_arch_tile.mosi
tb_fpga_arch_tile.miso
tb_fpga_arch_tile.latch
tb_fpga_arch_tile.bcinst.swb_inst.sw_9
tb_fpga_arch_tile.bcinst.swb_inst.sw_18
tb_fpga_arch_tile.bcinst.swb_inst.xpoint_1
tb_fpga_arch_tile.bcinst.cbh_inst.sel_2[2:0]
tb_fpga_arch_tile.clk
tb_fpga_arch_tile.bcinst.clb_inst.b2
tb_fpga_arch_tile.bcinst.clb_inst.qa
tb_fpga_arch_tile.bcinst.clb_inst.qb
tb_fpga_arch_tile.bcinst.clb_inst.qc
tb_fpga_arch_tile.bcinst.clb_inst.qd
@22
tb_fpga_arch_tile.bcinst.cbv_inst.bus_north[3:0]
tb_fpga_arch_tile.bcinst.swb_inst.bus_south[3:0]
tb_fpga_arch_tile.bcinst.swb_inst.bus_west[3:0]
tb_fpga_arch_tile.bcinst.clb_inst.cb_pre[3:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.a0
tb_fpga_arch_tile.bcinst.clb_inst.a1
tb_fpga_arch_tile.bcinst.clb_inst.a2
tb_fpga_arch_tile.bcinst.clb_inst.a3
@22
tb_fpga_arch_tile.bcinst.clb_inst.lut3a0[7:0]
tb_fpga_arch_tile.bcinst.clb_inst.lut3a1[7:0]
@28
tb_fpga_arch_tile.bcinst.clb_inst.clk_0
tb_fpga_arch_tile.bcinst.clb_inst.clk_1
tb_fpga_arch_tile.bcinst.clb_inst.set_reg_a
tb_fpga_arch_tile.bcinst.clb_inst.set_reg_b
tb_fpga_arch_tile.bcinst.clb_inst.set_reg_c
@29
tb_fpga_arch_tile.bcinst.clb_inst.set_reg_d
[pattern_trace] 1
[pattern_trace] 0
