static int F_1 ( unsigned long V_1 )\r\n{\r\nF_2 () ;\r\nreturn 0 ;\r\n}\r\nstatic void F_3 ( void )\r\n{}\r\nstatic void F_4 ( unsigned int V_2 , unsigned int V_1 )\r\n{}\r\nstatic inline void F_5 ( unsigned int V_2 , T_1 V_3 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nF_7 ( V_3 , V_5 -> V_7 ) ;\r\n}\r\nstatic void F_8 ( unsigned int V_2 , unsigned int V_1 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nT_1 V_8 ;\r\nswitch ( V_1 ) {\r\ncase V_9 :\r\nV_8 = V_10 ;\r\nbreak;\r\ncase V_11 :\r\nV_8 = V_12 ;\r\nbreak;\r\ncase V_13 :\r\ncase V_14 :\r\ndefault:\r\nV_8 = V_15 ;\r\nbreak;\r\n}\r\nF_7 ( V_8 , V_5 -> V_16 ) ;\r\n}\r\nstatic inline void F_9 ( void )\r\n{\r\nT_1 V_17 ;\r\nV_17 = F_10 ( V_18 ,\r\nV_19 , V_20 ) ;\r\nF_11 ( V_17 , V_18 ,\r\nV_19 , V_20 ) ;\r\n}\r\nstatic inline void F_12 ( unsigned int V_2 )\r\n{\r\nT_1 V_17 ;\r\nif ( V_2 ) {\r\nV_17 = F_13 ( V_21 ,\r\nV_22 ) ;\r\nF_14 ( V_17 , V_21 ,\r\nV_22 ) ;\r\n} else {\r\nV_17 = F_13 ( V_23 ,\r\nV_24 ) ;\r\nF_14 ( V_17 , V_23 ,\r\nV_24 ) ;\r\n}\r\n}\r\nstatic void F_15 ( unsigned int V_2 , unsigned int V_25 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_2 ) ;\r\nF_7 ( V_25 , V_5 -> V_26 ) ;\r\n}\r\nstatic void F_16 ( void )\r\n{\r\nT_1 V_27 ;\r\nvoid T_2 * V_28 = F_17 () ;\r\nif ( V_28 ) {\r\nV_27 = F_18 ( V_28 + V_29 ) ;\r\nF_7 ( V_27 , V_30 + V_31 ) ;\r\nV_27 = F_18 ( V_28 + V_32 ) ;\r\nF_7 ( V_27 , V_30 + V_33 ) ;\r\n}\r\n}\r\nstatic void F_16 ( void )\r\n{}\r\nint F_19 ( unsigned int V_34 , unsigned int V_35 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_34 ) ;\r\nunsigned int V_25 = 0 ;\r\nunsigned int V_36 ;\r\nif ( F_20 () == V_37 )\r\nreturn - V_38 ;\r\nswitch ( V_35 ) {\r\ncase V_13 :\r\ncase V_14 :\r\nV_25 = 0 ;\r\nbreak;\r\ncase V_11 :\r\nV_25 = 1 ;\r\nbreak;\r\ncase V_9 :\r\ndefault:\r\nF_21 ( 1 ) ;\r\nreturn - V_38 ;\r\n}\r\nF_22 ( NULL ) ;\r\nF_9 () ;\r\nif ( ( F_23 ( V_39 ) == V_9 ) &&\r\n( F_24 ( V_39 ) == V_11 ) )\r\nV_25 = 2 ;\r\nF_12 ( V_34 ) ;\r\nF_25 ( V_5 -> V_40 , V_35 ) ;\r\nF_5 ( V_34 , F_26 ( V_41 . V_42 ) ) ;\r\nV_41 . V_43 ( V_34 , V_35 ) ;\r\nF_15 ( V_34 , V_25 ) ;\r\nif ( V_25 )\r\nF_27 ( V_25 , V_41 . V_44 ) ;\r\nelse\r\nV_41 . V_44 ( V_25 ) ;\r\nif ( F_28 ( V_45 ) && V_34 )\r\nF_29 () ;\r\nV_36 = F_30 () ;\r\nF_25 ( V_5 -> V_40 , V_13 ) ;\r\nF_31 ( NULL ) ;\r\nreturn 0 ;\r\n}\r\nint F_32 ( unsigned int V_34 , unsigned int V_35 )\r\n{\r\nstruct V_4 * V_5 = & F_6 ( V_6 , V_34 ) ;\r\nunsigned int V_1 = 0 ;\r\nif ( F_20 () == V_37 )\r\nreturn - V_38 ;\r\nif ( V_35 == V_11 )\r\nV_1 = 1 ;\r\nF_33 ( V_5 -> V_40 ) ;\r\nF_25 ( V_5 -> V_40 , V_35 ) ;\r\nF_5 ( V_34 , F_26 ( V_5 -> V_46 ) ) ;\r\nV_41 . V_43 ( V_34 , V_35 ) ;\r\nV_41 . V_44 ( V_1 ) ;\r\nF_25 ( V_5 -> V_40 , V_13 ) ;\r\nreturn 0 ;\r\n}\r\nint T_3 F_34 ( void )\r\n{\r\nstruct V_4 * V_5 ;\r\nif ( F_20 () == V_37 ) {\r\nF_35 ( 1 , L_1 ) ;\r\nreturn - V_47 ;\r\n}\r\nV_30 = F_36 () ;\r\nV_5 = & F_6 ( V_6 , 0x0 ) ;\r\nV_5 -> V_16 = V_30 + V_48 ;\r\nV_5 -> V_7 = V_30 + V_49 ;\r\nV_5 -> V_26 = V_30 + V_50 ;\r\nV_5 -> V_40 = F_37 ( L_2 ) ;\r\nif ( ! V_5 -> V_40 ) {\r\nF_38 ( L_3 ) ;\r\nreturn - V_47 ;\r\n}\r\nF_33 ( V_5 -> V_40 ) ;\r\nF_12 ( 0 ) ;\r\nF_25 ( V_5 -> V_40 , V_13 ) ;\r\nV_5 = & F_6 ( V_6 , 0x1 ) ;\r\nV_5 -> V_16 = V_30 + V_51 ;\r\nV_5 -> V_7 = V_30 + V_52 ;\r\nV_5 -> V_26 = V_30 + V_53 ;\r\nif ( F_39 () )\r\nV_5 -> V_46 = V_54 ;\r\nelse\r\nV_5 -> V_46 = V_55 ;\r\nV_5 -> V_40 = F_37 ( L_4 ) ;\r\nif ( ! V_5 -> V_40 ) {\r\nF_38 ( L_5 ) ;\r\nreturn - V_47 ;\r\n}\r\nF_33 ( V_5 -> V_40 ) ;\r\nF_12 ( 1 ) ;\r\nF_25 ( V_5 -> V_40 , V_13 ) ;\r\nV_39 = F_37 ( L_6 ) ;\r\nif ( ! V_39 ) {\r\nF_38 ( L_7 ) ;\r\nreturn - V_47 ;\r\n}\r\nF_33 ( V_39 ) ;\r\nF_9 () ;\r\nif ( F_40 () != V_56 )\r\nF_7 ( 1 , V_30 + V_57 ) ;\r\nelse\r\nF_7 ( 0 , V_30 + V_57 ) ;\r\nF_16 () ;\r\nif ( F_41 () ) {\r\nV_41 . V_44 = V_58 ;\r\nV_41 . V_42 = V_59 ;\r\nV_41 . V_43 = F_8 ;\r\n}\r\nreturn 0 ;\r\n}
