
*** Running vivado
    with args -log PulseCounter_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source PulseCounter_wrapper.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source PulseCounter_wrapper.tcl -notrace
Command: link_design -top PulseCounter_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 12 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/constrs_1/imports/PYNQ_Car/pynq-z2_v1.0.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/constrs_1/imports/PYNQ_Car/pynq-z2_v1.0.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/constrs_1/imports/PYNQ_Car/pynq-z2_v1.0.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/constrs_1/imports/PYNQ_Car/pynq-z2_v1.0.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/constrs_1/imports/PYNQ_Car/pynq-z2_v1.0.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.srcs/constrs_1/imports/PYNQ_Car/pynq-z2_v1.0.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:37 . Memory (MB): peak = 1555.520 ; gain = 343.465 ; free physical = 1060 ; free virtual = 4180
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1634.551 ; gain = 79.031 ; free physical = 1055 ; free virtual = 4175

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1b53da3c5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:38 . Memory (MB): peak = 2093.113 ; gain = 458.562 ; free physical = 686 ; free virtual = 3806

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1b53da3c5

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1b53da3c5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1a9bd2895

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 67 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1a9bd2895

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1a78c6c4f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1a78c6c4f

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
Ending Logic Optimization Task | Checksum: 1a78c6c4f

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a78c6c4f

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a78c6c4f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2093.113 ; gain = 0.000 ; free physical = 686 ; free virtual = 3806
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:40 . Memory (MB): peak = 2093.113 ; gain = 537.594 ; free physical = 686 ; free virtual = 3806
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2125.129 ; gain = 0.000 ; free physical = 682 ; free virtual = 3803
INFO: [Common 17-1381] The checkpoint '/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/impl_1/PulseCounter_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PulseCounter_wrapper_drc_opted.rpt -pb PulseCounter_wrapper_drc_opted.pb -rpx PulseCounter_wrapper_drc_opted.rpx
Command: report_drc -file PulseCounter_wrapper_drc_opted.rpt -pb PulseCounter_wrapper_drc_opted.pb -rpx PulseCounter_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_2.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0'.
WARNING: [IP_Flow 19-2207] Repository '/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/junhonglin/Xilinx/PYNQ_Car/ip_repo/PulseCounter_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/impl_1/PulseCounter_wrapper_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2197.164 ; gain = 72.035 ; free physical = 642 ; free virtual = 3763
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 641 ; free virtual = 3761
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 11fdd0157

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 641 ; free virtual = 3761
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 641 ; free virtual = 3761

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 119df4ee2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 639 ; free virtual = 3759

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b000469b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 638 ; free virtual = 3759

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b000469b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 638 ; free virtual = 3759
Phase 1 Placer Initialization | Checksum: 1b000469b

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2197.164 ; gain = 0.000 ; free physical = 638 ; free virtual = 3759

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 171e08176

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 635 ; free virtual = 3755

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.828 ; gain = 0.000 ; free physical = 620 ; free virtual = 3741

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 137c73bb2

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 621 ; free virtual = 3742
Phase 2 Global Placement | Checksum: 219a3d3b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 621 ; free virtual = 3741

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 219a3d3b5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 620 ; free virtual = 3741

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b23f8e1a

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 620 ; free virtual = 3741

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f9b33043

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 620 ; free virtual = 3741

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f9b33043

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 620 ; free virtual = 3741

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 186e2fa56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3737

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 186e2fa56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3737

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 186e2fa56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3737
Phase 3 Detail Placement | Checksum: 186e2fa56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3737

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 158894924

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 158894924

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3737
INFO: [Place 30-746] Post Placement Timing Summary WNS=5.321. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 17a25d19d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3738
Phase 4.1 Post Commit Optimization | Checksum: 17a25d19d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 617 ; free virtual = 3738

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 17a25d19d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 618 ; free virtual = 3739

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 17a25d19d

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 618 ; free virtual = 3739

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 17d8d8575

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 618 ; free virtual = 3739
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 17d8d8575

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 618 ; free virtual = 3739
Ending Placer Task | Checksum: c9c5a752

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 633 ; free virtual = 3754
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2268.828 ; gain = 71.664 ; free physical = 633 ; free virtual = 3754
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2268.828 ; gain = 0.000 ; free physical = 633 ; free virtual = 3755
INFO: [Common 17-1381] The checkpoint '/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/impl_1/PulseCounter_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file PulseCounter_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.26 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2268.828 ; gain = 0.000 ; free physical = 624 ; free virtual = 3744
INFO: [runtcl-4] Executing : report_utilization -file PulseCounter_wrapper_utilization_placed.rpt -pb PulseCounter_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2268.828 ; gain = 0.000 ; free physical = 632 ; free virtual = 3753
INFO: [runtcl-4] Executing : report_control_sets -verbose -file PulseCounter_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.22 . Memory (MB): peak = 2268.828 ; gain = 0.000 ; free physical = 632 ; free virtual = 3753
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 22e84793 ConstDB: 0 ShapeSum: a6dd5fbf RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: af6e94ee

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2280.449 ; gain = 11.621 ; free physical = 492 ; free virtual = 3613
Post Restoration Checksum: NetGraph: 3664abc4 NumContArr: 7909e92a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: af6e94ee

Time (s): cpu = 00:00:50 ; elapsed = 00:00:39 . Memory (MB): peak = 2280.449 ; gain = 11.621 ; free physical = 492 ; free virtual = 3613

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: af6e94ee

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2287.438 ; gain = 18.609 ; free physical = 461 ; free virtual = 3582

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: af6e94ee

Time (s): cpu = 00:00:50 ; elapsed = 00:00:40 . Memory (MB): peak = 2287.438 ; gain = 18.609 ; free physical = 461 ; free virtual = 3582
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 21603bed3

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 452 ; free virtual = 3573
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.278  | TNS=0.000  | WHS=-0.083 | THS=-0.391 |

Phase 2 Router Initialization | Checksum: 1be5c0ecc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 452 ; free virtual = 3573

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1e62d5dc1

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.220  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1a564070e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577
Phase 4 Rip-up And Reroute | Checksum: 1a564070e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1a564070e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1a564070e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577
Phase 5 Delay and Skew Optimization | Checksum: 1a564070e

Time (s): cpu = 00:00:51 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: ef9c068d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577
INFO: [Route 35-416] Intermediate Timing Summary | WNS=5.375  | TNS=0.000  | WHS=0.193  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: ef9c068d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577
Phase 6 Post Hold Fix | Checksum: ef9c068d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0105623 %
  Global Horizontal Routing Utilization  = 0.00194388 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: d891c6e2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 456 ; free virtual = 3577

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: d891c6e2

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 455 ; free virtual = 3576

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 9d9f836d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 455 ; free virtual = 3576

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=5.375  | TNS=0.000  | WHS=0.193  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 9d9f836d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 455 ; free virtual = 3576
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:52 ; elapsed = 00:00:40 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 489 ; free virtual = 3610

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:56 ; elapsed = 00:00:44 . Memory (MB): peak = 2302.492 ; gain = 33.664 ; free physical = 489 ; free virtual = 3610
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2302.492 ; gain = 0.000 ; free physical = 488 ; free virtual = 3611
INFO: [Common 17-1381] The checkpoint '/home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/impl_1/PulseCounter_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file PulseCounter_wrapper_drc_routed.rpt -pb PulseCounter_wrapper_drc_routed.pb -rpx PulseCounter_wrapper_drc_routed.rpx
Command: report_drc -file PulseCounter_wrapper_drc_routed.rpt -pb PulseCounter_wrapper_drc_routed.pb -rpx PulseCounter_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/impl_1/PulseCounter_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file PulseCounter_wrapper_methodology_drc_routed.rpt -pb PulseCounter_wrapper_methodology_drc_routed.pb -rpx PulseCounter_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file PulseCounter_wrapper_methodology_drc_routed.rpt -pb PulseCounter_wrapper_methodology_drc_routed.pb -rpx PulseCounter_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/junhonglin/Xilinx/PYNQ_Car/pulseCounter/pulseCounter.runs/impl_1/PulseCounter_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file PulseCounter_wrapper_power_routed.rpt -pb PulseCounter_wrapper_power_summary_routed.pb -rpx PulseCounter_wrapper_power_routed.rpx
Command: report_power -file PulseCounter_wrapper_power_routed.rpt -pb PulseCounter_wrapper_power_summary_routed.pb -rpx PulseCounter_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 3 Warnings, 2 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file PulseCounter_wrapper_route_status.rpt -pb PulseCounter_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file PulseCounter_wrapper_timing_summary_routed.rpt -pb PulseCounter_wrapper_timing_summary_routed.pb -rpx PulseCounter_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file PulseCounter_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file PulseCounter_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file PulseCounter_wrapper_bus_skew_routed.rpt -pb PulseCounter_wrapper_bus_skew_routed.pb -rpx PulseCounter_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force PulseCounter_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net nolabel_line48/genblk1[1].u1/Q_reg[3] is a gated clock net sourced by a combinational pin nolabel_line48/genblk1[1].u1/dire_reg[1]_i_2/O, cell nolabel_line48/genblk1[1].u1/dire_reg[1]_i_2. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./PulseCounter_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
96 Infos, 5 Warnings, 2 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:54 ; elapsed = 00:01:13 . Memory (MB): peak = 2645.859 ; gain = 231.281 ; free physical = 456 ; free virtual = 3582
INFO: [Common 17-206] Exiting Vivado at Fri Mar 22 11:34:38 2019...
