sLti,r0 r0 #2
aDDi,r0 r0 #2
aDDi,r0 r0 #4
/r,,r1