// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module mac_ip_encode_top_mac_compute_ipv4_checksum (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        dataStreamBuffer0_dout,
        dataStreamBuffer0_empty_n,
        dataStreamBuffer0_read,
        dataStreamBuffer1_din,
        dataStreamBuffer1_full_n,
        dataStreamBuffer1_write,
        subSumFifo_din,
        subSumFifo_full_n,
        subSumFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [1023:0] dataStreamBuffer0_dout;
input   dataStreamBuffer0_empty_n;
output   dataStreamBuffer0_read;
output  [1023:0] dataStreamBuffer1_din;
input   dataStreamBuffer1_full_n;
output   dataStreamBuffer1_write;
output  [1023:0] subSumFifo_din;
input   subSumFifo_full_n;
output   subSumFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg dataStreamBuffer0_read;
reg dataStreamBuffer1_write;
reg subSumFifo_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_376_p3;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_i_reg_4447;
reg    ap_block_state2_pp0_stage0_iter1;
reg   [0:0] tmp_i_reg_4447_pp0_iter1_reg;
reg   [0:0] cics_firstWord_load_reg_4568;
reg    ap_predicate_op621_write_state3;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] cics_firstWord;
reg   [16:0] cics_ip_sums_sum_V_0;
reg   [16:0] cics_ip_sums_sum_V_1;
reg   [16:0] cics_ip_sums_sum_V_2;
reg   [16:0] cics_ip_sums_sum_V_3;
reg   [16:0] cics_ip_sums_sum_V_4;
reg   [16:0] cics_ip_sums_sum_V_6;
reg   [16:0] cics_ip_sums_sum_V_7;
reg   [16:0] cics_ip_sums_sum_V_8;
reg   [16:0] cics_ip_sums_sum_V_9;
reg   [16:0] cics_ip_sums_sum_V_10;
reg   [16:0] cics_ip_sums_sum_V_11;
reg   [16:0] cics_ip_sums_sum_V_12;
reg   [16:0] cics_ip_sums_sum_V_13;
reg   [16:0] cics_ip_sums_sum_V_14;
reg   [16:0] cics_ip_sums_sum_V_15;
reg   [16:0] cics_ip_sums_sum_V_16;
reg   [16:0] cics_ip_sums_sum_V_17;
reg   [16:0] cics_ip_sums_sum_V_18;
reg   [16:0] cics_ip_sums_sum_V_19;
reg   [16:0] cics_ip_sums_sum_V_20;
reg   [16:0] cics_ip_sums_sum_V_21;
reg   [16:0] cics_ip_sums_sum_V_22;
reg   [16:0] cics_ip_sums_sum_V_23;
reg   [16:0] cics_ip_sums_sum_V_24;
reg   [16:0] cics_ip_sums_sum_V_25;
reg   [16:0] cics_ip_sums_sum_V_26;
reg   [16:0] cics_ip_sums_sum_V_27;
reg   [16:0] cics_ip_sums_sum_V_28;
reg   [16:0] cics_ip_sums_sum_V_29;
reg    dataStreamBuffer0_blk_n;
wire    ap_block_pp0_stage0;
reg    dataStreamBuffer1_blk_n;
reg    subSumFifo_blk_n;
reg   [1023:0] dataStreamBuffer0_read_reg_4451;
reg   [0:0] tmp_last_V_reg_4518;
wire   [0:0] cics_firstWord_load_load_fu_1369_p1;
wire   [16:0] select_ln878_fu_1561_p3;
reg   [16:0] select_ln878_reg_4572;
wire   [16:0] select_ln878_1_fu_1638_p3;
reg   [16:0] select_ln878_1_reg_4577;
wire   [16:0] select_ln878_2_fu_1731_p3;
reg   [16:0] select_ln878_2_reg_4582;
wire   [16:0] select_ln878_3_fu_1808_p3;
reg   [16:0] select_ln878_3_reg_4587;
wire   [16:0] select_ln878_4_fu_1892_p3;
reg   [16:0] select_ln878_4_reg_4592;
wire   [16:0] select_ln878_5_fu_1985_p3;
reg   [16:0] select_ln878_5_reg_4597;
wire   [16:0] select_ln878_6_fu_2062_p3;
reg   [16:0] select_ln878_6_reg_4602;
wire   [16:0] select_ln878_7_fu_2146_p3;
reg   [16:0] select_ln878_7_reg_4607;
wire   [16:0] select_ln878_8_fu_2223_p3;
reg   [16:0] select_ln878_8_reg_4612;
wire   [16:0] select_ln878_9_fu_2307_p3;
reg   [16:0] select_ln878_9_reg_4617;
wire   [16:0] select_ln878_10_fu_2384_p3;
reg   [16:0] select_ln878_10_reg_4622;
wire   [16:0] select_ln878_11_fu_2468_p3;
reg   [16:0] select_ln878_11_reg_4627;
wire   [16:0] select_ln878_12_fu_2545_p3;
reg   [16:0] select_ln878_12_reg_4632;
wire   [16:0] select_ln878_13_fu_2630_p3;
reg   [16:0] select_ln878_13_reg_4637;
wire   [16:0] select_ln878_14_fu_2707_p3;
reg   [16:0] select_ln878_14_reg_4642;
wire   [16:0] select_ln878_15_fu_2791_p3;
reg   [16:0] select_ln878_15_reg_4647;
wire   [16:0] select_ln878_16_fu_2868_p3;
reg   [16:0] select_ln878_16_reg_4652;
wire   [16:0] select_ln878_17_fu_2952_p3;
reg   [16:0] select_ln878_17_reg_4657;
wire   [16:0] select_ln878_18_fu_3029_p3;
reg   [16:0] select_ln878_18_reg_4662;
wire   [16:0] select_ln878_19_fu_3113_p3;
reg   [16:0] select_ln878_19_reg_4667;
wire   [16:0] select_ln878_20_fu_3190_p3;
reg   [16:0] select_ln878_20_reg_4672;
wire   [16:0] select_ln878_21_fu_3274_p3;
reg   [16:0] select_ln878_21_reg_4677;
wire   [16:0] select_ln878_22_fu_3351_p3;
reg   [16:0] select_ln878_22_reg_4682;
wire   [16:0] select_ln878_23_fu_3435_p3;
reg   [16:0] select_ln878_23_reg_4687;
wire   [16:0] select_ln878_24_fu_3512_p3;
reg   [16:0] select_ln878_24_reg_4692;
wire   [16:0] select_ln878_25_fu_3596_p3;
reg   [16:0] select_ln878_25_reg_4697;
wire   [16:0] select_ln878_26_fu_3673_p3;
reg   [16:0] select_ln878_26_reg_4702;
wire   [16:0] select_ln878_27_fu_3757_p3;
reg   [16:0] select_ln878_27_reg_4707;
wire   [16:0] select_ln878_28_fu_3834_p3;
reg   [16:0] select_ln878_28_reg_4712;
reg    ap_block_pp0_stage0_subdone;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4;
wire   [0:0] icmp_ln878_fu_1512_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4;
wire   [0:0] icmp_ln878_1_fu_1682_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4;
wire   [0:0] icmp_ln878_2_fu_1843_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4;
wire   [0:0] icmp_ln878_3_fu_1936_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4;
wire   [0:0] icmp_ln878_4_fu_2097_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4;
wire   [0:0] icmp_ln878_5_fu_2258_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4;
wire   [0:0] icmp_ln878_6_fu_2419_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4;
wire   [0:0] tmp_48_fu_2580_p3;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4;
wire   [0:0] icmp_ln878_7_fu_2742_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4;
wire   [0:0] icmp_ln878_8_fu_2903_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4;
wire   [0:0] icmp_ln878_9_fu_3064_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4;
wire   [0:0] icmp_ln878_10_fu_3225_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4;
wire   [0:0] icmp_ln878_11_fu_3386_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4;
wire   [0:0] icmp_ln878_12_fu_3547_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4;
wire   [0:0] icmp_ln878_13_fu_3708_p2;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845;
reg   [0:0] ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_855;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855;
wire   [0:0] or_ln514_fu_3843_p2;
reg   [0:0] ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4;
wire   [0:0] ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_877;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877;
wire   [0:0] or_ln514_1_fu_3849_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4;
wire   [16:0] select_ln514_fu_3855_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4;
wire   [16:0] select_ln514_1_fu_3863_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_910;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910;
wire   [0:0] or_ln514_2_fu_3871_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4;
wire   [16:0] select_ln514_2_fu_3877_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4;
wire   [16:0] select_ln514_3_fu_3885_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_943;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943;
wire   [0:0] or_ln514_3_fu_3893_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4;
wire   [16:0] select_ln514_4_fu_3899_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_965;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965;
wire   [0:0] or_ln514_4_fu_3907_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4;
wire   [16:0] select_ln514_5_fu_3913_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4;
wire   [16:0] select_ln514_6_fu_3921_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_998;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998;
wire   [0:0] or_ln514_5_fu_3929_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4;
wire   [16:0] select_ln514_7_fu_3935_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4;
wire   [16:0] select_ln514_8_fu_3943_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1031;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031;
wire   [0:0] or_ln514_6_fu_3951_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4;
wire   [16:0] select_ln514_9_fu_3957_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4;
wire   [16:0] select_ln514_10_fu_3965_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1064;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064;
wire   [0:0] or_ln514_7_fu_3973_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4;
wire   [16:0] select_ln514_11_fu_3979_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4;
wire   [16:0] select_ln514_12_fu_3987_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1097;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097;
wire   [0:0] or_ln514_8_fu_3995_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4;
wire   [16:0] select_ln514_13_fu_4001_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4;
wire   [16:0] select_ln514_14_fu_4009_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1130;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130;
wire   [0:0] or_ln514_9_fu_4017_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4;
wire   [16:0] select_ln514_15_fu_4023_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4;
wire   [16:0] select_ln514_16_fu_4031_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1163;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163;
wire   [0:0] or_ln514_10_fu_4039_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4;
wire   [16:0] select_ln514_17_fu_4045_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4;
wire   [16:0] select_ln514_18_fu_4053_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1196;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196;
wire   [0:0] or_ln514_11_fu_4061_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4;
wire   [16:0] select_ln514_19_fu_4067_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4;
wire   [16:0] select_ln514_20_fu_4075_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1229;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229;
wire   [0:0] or_ln514_12_fu_4083_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4;
wire   [16:0] select_ln514_21_fu_4089_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4;
wire   [16:0] select_ln514_22_fu_4097_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1262;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262;
wire   [0:0] or_ln514_13_fu_4105_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4;
wire   [16:0] select_ln514_23_fu_4111_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4;
wire   [16:0] select_ln514_24_fu_4119_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1295;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295;
wire   [0:0] or_ln514_14_fu_4127_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4;
wire   [16:0] select_ln514_25_fu_4133_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4;
wire   [16:0] select_ln514_26_fu_4141_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317;
reg   [0:0] ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1328;
reg   [0:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328;
wire   [0:0] or_ln514_15_fu_4149_p2;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4;
wire   [16:0] select_ln514_27_fu_4155_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339;
reg   [16:0] ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4;
wire   [16:0] select_ln514_28_fu_4163_p3;
wire   [16:0] ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350;
reg    ap_block_pp0_stage0_01001;
wire   [7:0] trunc_ln674_1_fu_1501_p1;
wire   [7:0] p_Result_4_i_i_fu_1492_p4;
wire   [3:0] trunc_ln674_fu_1489_p1;
wire   [15:0] p_Result_s_fu_1504_p3;
wire   [16:0] zext_ln691_fu_1519_p1;
wire   [16:0] add_ln691_fu_1527_p2;
wire   [0:0] tmp_fu_1533_p3;
wire   [15:0] zext_ln1497_fu_1541_p1;
wire   [15:0] add_ln213_79_fu_1545_p2;
wire   [15:0] trunc_ln691_fu_1523_p1;
wire   [15:0] add_ln213_fu_1551_p2;
wire   [16:0] zext_ln507_fu_1557_p1;
wire   [7:0] p_Result_6_i187_i_fu_1579_p4;
wire   [7:0] p_Result_4_i186_i_fu_1570_p4;
wire   [15:0] p_Result_4_fu_1588_p3;
wire   [16:0] zext_ln691_29_fu_1596_p1;
wire   [16:0] add_ln691_31_fu_1604_p2;
wire   [0:0] tmp_34_fu_1610_p3;
wire   [15:0] zext_ln1497_32_fu_1618_p1;
wire   [15:0] add_ln213_80_fu_1622_p2;
wire   [15:0] trunc_ln691_10_fu_1600_p1;
wire   [15:0] add_ln213_51_fu_1628_p2;
wire   [16:0] zext_ln507_1_fu_1634_p1;
wire   [7:0] p_Result_6_i190_i_fu_1656_p4;
wire   [7:0] p_Result_4_i189_i_fu_1647_p4;
wire   [2:0] tmp_35_fu_1673_p4;
wire   [15:0] p_Result_5_fu_1665_p3;
wire   [16:0] zext_ln691_30_fu_1689_p1;
wire   [16:0] add_ln691_32_fu_1697_p2;
wire   [0:0] tmp_36_fu_1703_p3;
wire   [15:0] zext_ln1497_33_fu_1711_p1;
wire   [15:0] add_ln213_81_fu_1715_p2;
wire   [15:0] trunc_ln691_11_fu_1693_p1;
wire   [15:0] add_ln213_52_fu_1721_p2;
wire   [16:0] zext_ln507_2_fu_1727_p1;
wire   [7:0] p_Result_6_i193_i_fu_1749_p4;
wire   [7:0] p_Result_4_i192_i_fu_1740_p4;
wire   [15:0] p_Result_6_fu_1758_p3;
wire   [16:0] zext_ln691_31_fu_1766_p1;
wire   [16:0] add_ln691_33_fu_1774_p2;
wire   [0:0] tmp_37_fu_1780_p3;
wire   [15:0] zext_ln1497_34_fu_1788_p1;
wire   [15:0] add_ln213_82_fu_1792_p2;
wire   [15:0] trunc_ln691_12_fu_1770_p1;
wire   [15:0] add_ln213_53_fu_1798_p2;
wire   [16:0] zext_ln507_3_fu_1804_p1;
wire   [7:0] p_Result_6_i196_i_fu_1826_p4;
wire   [7:0] p_Result_4_i195_i_fu_1817_p4;
wire   [15:0] p_Result_7_fu_1835_p3;
wire   [16:0] zext_ln691_32_fu_1850_p1;
wire   [16:0] add_ln691_34_fu_1858_p2;
wire   [0:0] tmp_38_fu_1864_p3;
wire   [15:0] zext_ln1497_35_fu_1872_p1;
wire   [15:0] add_ln213_83_fu_1876_p2;
wire   [15:0] trunc_ln691_13_fu_1854_p1;
wire   [15:0] add_ln213_54_fu_1882_p2;
wire   [16:0] zext_ln507_4_fu_1888_p1;
wire   [7:0] p_Result_6_i199_i_fu_1910_p4;
wire   [7:0] p_Result_4_i198_i_fu_1901_p4;
wire   [1:0] tmp_39_fu_1927_p4;
wire   [15:0] p_Result_8_fu_1919_p3;
wire   [16:0] zext_ln691_33_fu_1943_p1;
wire   [16:0] add_ln691_35_fu_1951_p2;
wire   [0:0] tmp_40_fu_1957_p3;
wire   [15:0] zext_ln1497_36_fu_1965_p1;
wire   [15:0] add_ln213_84_fu_1969_p2;
wire   [15:0] trunc_ln691_14_fu_1947_p1;
wire   [15:0] add_ln213_55_fu_1975_p2;
wire   [16:0] zext_ln507_5_fu_1981_p1;
wire   [7:0] p_Result_6_i202_i_fu_2003_p4;
wire   [7:0] p_Result_4_i201_i_fu_1994_p4;
wire   [15:0] p_Result_9_fu_2012_p3;
wire   [16:0] zext_ln691_34_fu_2020_p1;
wire   [16:0] add_ln691_36_fu_2028_p2;
wire   [0:0] tmp_41_fu_2034_p3;
wire   [15:0] zext_ln1497_37_fu_2042_p1;
wire   [15:0] add_ln213_85_fu_2046_p2;
wire   [15:0] trunc_ln691_15_fu_2024_p1;
wire   [15:0] add_ln213_56_fu_2052_p2;
wire   [16:0] zext_ln507_6_fu_2058_p1;
wire   [7:0] p_Result_6_i205_i_fu_2080_p4;
wire   [7:0] p_Result_4_i204_i_fu_2071_p4;
wire   [15:0] p_Result_10_fu_2089_p3;
wire   [16:0] zext_ln691_35_fu_2104_p1;
wire   [16:0] add_ln691_37_fu_2112_p2;
wire   [0:0] tmp_42_fu_2118_p3;
wire   [15:0] zext_ln1497_38_fu_2126_p1;
wire   [15:0] add_ln213_86_fu_2130_p2;
wire   [15:0] trunc_ln691_16_fu_2108_p1;
wire   [15:0] add_ln213_57_fu_2136_p2;
wire   [16:0] zext_ln507_7_fu_2142_p1;
wire   [7:0] p_Result_6_i208_i_fu_2164_p4;
wire   [7:0] p_Result_4_i207_i_fu_2155_p4;
wire   [15:0] p_Result_11_fu_2173_p3;
wire   [16:0] zext_ln691_36_fu_2181_p1;
wire   [16:0] add_ln691_38_fu_2189_p2;
wire   [0:0] tmp_43_fu_2195_p3;
wire   [15:0] zext_ln1497_39_fu_2203_p1;
wire   [15:0] add_ln213_87_fu_2207_p2;
wire   [15:0] trunc_ln691_17_fu_2185_p1;
wire   [15:0] add_ln213_58_fu_2213_p2;
wire   [16:0] zext_ln507_8_fu_2219_p1;
wire   [7:0] p_Result_6_i211_i_fu_2241_p4;
wire   [7:0] p_Result_4_i210_i_fu_2232_p4;
wire   [15:0] p_Result_12_fu_2250_p3;
wire   [16:0] zext_ln691_37_fu_2265_p1;
wire   [16:0] add_ln691_39_fu_2273_p2;
wire   [0:0] tmp_44_fu_2279_p3;
wire   [15:0] zext_ln1497_40_fu_2287_p1;
wire   [15:0] add_ln213_88_fu_2291_p2;
wire   [15:0] trunc_ln691_18_fu_2269_p1;
wire   [15:0] add_ln213_59_fu_2297_p2;
wire   [16:0] zext_ln507_9_fu_2303_p1;
wire   [7:0] p_Result_6_i214_i_fu_2325_p4;
wire   [7:0] p_Result_4_i213_i_fu_2316_p4;
wire   [15:0] p_Result_13_fu_2334_p3;
wire   [16:0] zext_ln691_38_fu_2342_p1;
wire   [16:0] add_ln691_40_fu_2350_p2;
wire   [0:0] tmp_45_fu_2356_p3;
wire   [15:0] zext_ln1497_41_fu_2364_p1;
wire   [15:0] add_ln213_89_fu_2368_p2;
wire   [15:0] trunc_ln691_19_fu_2346_p1;
wire   [15:0] add_ln213_60_fu_2374_p2;
wire   [16:0] zext_ln507_10_fu_2380_p1;
wire   [7:0] p_Result_6_i217_i_fu_2402_p4;
wire   [7:0] p_Result_4_i216_i_fu_2393_p4;
wire   [15:0] p_Result_14_fu_2411_p3;
wire   [16:0] zext_ln691_39_fu_2426_p1;
wire   [16:0] add_ln691_41_fu_2434_p2;
wire   [0:0] tmp_46_fu_2440_p3;
wire   [15:0] zext_ln1497_42_fu_2448_p1;
wire   [15:0] add_ln213_90_fu_2452_p2;
wire   [15:0] trunc_ln691_20_fu_2430_p1;
wire   [15:0] add_ln213_61_fu_2458_p2;
wire   [16:0] zext_ln507_11_fu_2464_p1;
wire   [7:0] p_Result_6_i220_i_fu_2486_p4;
wire   [7:0] p_Result_4_i219_i_fu_2477_p4;
wire   [15:0] p_Result_15_fu_2495_p3;
wire   [16:0] zext_ln691_40_fu_2503_p1;
wire   [16:0] add_ln691_42_fu_2511_p2;
wire   [0:0] tmp_47_fu_2517_p3;
wire   [15:0] zext_ln1497_43_fu_2525_p1;
wire   [15:0] add_ln213_91_fu_2529_p2;
wire   [15:0] trunc_ln691_21_fu_2507_p1;
wire   [15:0] add_ln213_62_fu_2535_p2;
wire   [16:0] zext_ln507_12_fu_2541_p1;
wire   [7:0] p_Result_6_i223_i_fu_2563_p4;
wire   [7:0] p_Result_4_i222_i_fu_2554_p4;
wire   [15:0] p_Result_16_fu_2572_p3;
wire   [16:0] zext_ln691_41_fu_2588_p1;
wire   [16:0] add_ln691_43_fu_2596_p2;
wire   [0:0] tmp_49_fu_2602_p3;
wire   [15:0] zext_ln1497_44_fu_2610_p1;
wire   [15:0] add_ln213_92_fu_2614_p2;
wire   [15:0] trunc_ln691_22_fu_2592_p1;
wire   [15:0] add_ln213_63_fu_2620_p2;
wire   [16:0] zext_ln507_13_fu_2626_p1;
wire   [7:0] p_Result_6_i226_i_fu_2648_p4;
wire   [7:0] p_Result_4_i225_i_fu_2639_p4;
wire   [15:0] p_Result_17_fu_2657_p3;
wire   [16:0] zext_ln691_42_fu_2665_p1;
wire   [16:0] add_ln691_44_fu_2673_p2;
wire   [0:0] tmp_50_fu_2679_p3;
wire   [15:0] zext_ln1497_45_fu_2687_p1;
wire   [15:0] add_ln213_93_fu_2691_p2;
wire   [15:0] trunc_ln691_23_fu_2669_p1;
wire   [15:0] add_ln213_64_fu_2697_p2;
wire   [16:0] zext_ln507_14_fu_2703_p1;
wire   [7:0] p_Result_6_i229_i_fu_2725_p4;
wire   [7:0] p_Result_4_i228_i_fu_2716_p4;
wire   [15:0] p_Result_18_fu_2734_p3;
wire   [16:0] zext_ln691_43_fu_2749_p1;
wire   [16:0] add_ln691_45_fu_2757_p2;
wire   [0:0] tmp_51_fu_2763_p3;
wire   [15:0] zext_ln1497_46_fu_2771_p1;
wire   [15:0] add_ln213_94_fu_2775_p2;
wire   [15:0] trunc_ln691_24_fu_2753_p1;
wire   [15:0] add_ln213_65_fu_2781_p2;
wire   [16:0] zext_ln507_15_fu_2787_p1;
wire   [7:0] p_Result_6_i232_i_fu_2809_p4;
wire   [7:0] p_Result_4_i231_i_fu_2800_p4;
wire   [15:0] p_Result_19_fu_2818_p3;
wire   [16:0] zext_ln691_44_fu_2826_p1;
wire   [16:0] add_ln691_46_fu_2834_p2;
wire   [0:0] tmp_52_fu_2840_p3;
wire   [15:0] zext_ln1497_47_fu_2848_p1;
wire   [15:0] add_ln213_95_fu_2852_p2;
wire   [15:0] trunc_ln691_25_fu_2830_p1;
wire   [15:0] add_ln213_66_fu_2858_p2;
wire   [16:0] zext_ln507_16_fu_2864_p1;
wire   [7:0] p_Result_6_i235_i_fu_2886_p4;
wire   [7:0] p_Result_4_i234_i_fu_2877_p4;
wire   [15:0] p_Result_20_fu_2895_p3;
wire   [16:0] zext_ln691_45_fu_2910_p1;
wire   [16:0] add_ln691_47_fu_2918_p2;
wire   [0:0] tmp_53_fu_2924_p3;
wire   [15:0] zext_ln1497_48_fu_2932_p1;
wire   [15:0] add_ln213_96_fu_2936_p2;
wire   [15:0] trunc_ln691_26_fu_2914_p1;
wire   [15:0] add_ln213_67_fu_2942_p2;
wire   [16:0] zext_ln507_17_fu_2948_p1;
wire   [7:0] p_Result_6_i238_i_fu_2970_p4;
wire   [7:0] p_Result_4_i237_i_fu_2961_p4;
wire   [15:0] p_Result_21_fu_2979_p3;
wire   [16:0] zext_ln691_46_fu_2987_p1;
wire   [16:0] add_ln691_48_fu_2995_p2;
wire   [0:0] tmp_54_fu_3001_p3;
wire   [15:0] zext_ln1497_49_fu_3009_p1;
wire   [15:0] add_ln213_97_fu_3013_p2;
wire   [15:0] trunc_ln691_27_fu_2991_p1;
wire   [15:0] add_ln213_68_fu_3019_p2;
wire   [16:0] zext_ln507_18_fu_3025_p1;
wire   [7:0] p_Result_6_i241_i_fu_3047_p4;
wire   [7:0] p_Result_4_i240_i_fu_3038_p4;
wire   [15:0] p_Result_22_fu_3056_p3;
wire   [16:0] zext_ln691_47_fu_3071_p1;
wire   [16:0] add_ln691_49_fu_3079_p2;
wire   [0:0] tmp_55_fu_3085_p3;
wire   [15:0] zext_ln1497_50_fu_3093_p1;
wire   [15:0] add_ln213_98_fu_3097_p2;
wire   [15:0] trunc_ln691_28_fu_3075_p1;
wire   [15:0] add_ln213_69_fu_3103_p2;
wire   [16:0] zext_ln507_19_fu_3109_p1;
wire   [7:0] p_Result_6_i244_i_fu_3131_p4;
wire   [7:0] p_Result_4_i243_i_fu_3122_p4;
wire   [15:0] p_Result_23_fu_3140_p3;
wire   [16:0] zext_ln691_48_fu_3148_p1;
wire   [16:0] add_ln691_50_fu_3156_p2;
wire   [0:0] tmp_56_fu_3162_p3;
wire   [15:0] zext_ln1497_51_fu_3170_p1;
wire   [15:0] add_ln213_99_fu_3174_p2;
wire   [15:0] trunc_ln691_29_fu_3152_p1;
wire   [15:0] add_ln213_70_fu_3180_p2;
wire   [16:0] zext_ln507_20_fu_3186_p1;
wire   [7:0] p_Result_6_i247_i_fu_3208_p4;
wire   [7:0] p_Result_4_i246_i_fu_3199_p4;
wire   [15:0] p_Result_24_fu_3217_p3;
wire   [16:0] zext_ln691_49_fu_3232_p1;
wire   [16:0] add_ln691_51_fu_3240_p2;
wire   [0:0] tmp_57_fu_3246_p3;
wire   [15:0] zext_ln1497_52_fu_3254_p1;
wire   [15:0] add_ln213_100_fu_3258_p2;
wire   [15:0] trunc_ln691_30_fu_3236_p1;
wire   [15:0] add_ln213_71_fu_3264_p2;
wire   [16:0] zext_ln507_21_fu_3270_p1;
wire   [7:0] p_Result_6_i250_i_fu_3292_p4;
wire   [7:0] p_Result_4_i249_i_fu_3283_p4;
wire   [15:0] p_Result_25_fu_3301_p3;
wire   [16:0] zext_ln691_50_fu_3309_p1;
wire   [16:0] add_ln691_52_fu_3317_p2;
wire   [0:0] tmp_58_fu_3323_p3;
wire   [15:0] zext_ln1497_53_fu_3331_p1;
wire   [15:0] add_ln213_101_fu_3335_p2;
wire   [15:0] trunc_ln691_31_fu_3313_p1;
wire   [15:0] add_ln213_72_fu_3341_p2;
wire   [16:0] zext_ln507_22_fu_3347_p1;
wire   [7:0] p_Result_6_i253_i_fu_3369_p4;
wire   [7:0] p_Result_4_i252_i_fu_3360_p4;
wire   [15:0] p_Result_26_fu_3378_p3;
wire   [16:0] zext_ln691_51_fu_3393_p1;
wire   [16:0] add_ln691_53_fu_3401_p2;
wire   [0:0] tmp_59_fu_3407_p3;
wire   [15:0] zext_ln1497_54_fu_3415_p1;
wire   [15:0] add_ln213_102_fu_3419_p2;
wire   [15:0] trunc_ln691_32_fu_3397_p1;
wire   [15:0] add_ln213_73_fu_3425_p2;
wire   [16:0] zext_ln507_23_fu_3431_p1;
wire   [7:0] p_Result_6_i256_i_fu_3453_p4;
wire   [7:0] p_Result_4_i255_i_fu_3444_p4;
wire   [15:0] p_Result_27_fu_3462_p3;
wire   [16:0] zext_ln691_52_fu_3470_p1;
wire   [16:0] add_ln691_54_fu_3478_p2;
wire   [0:0] tmp_60_fu_3484_p3;
wire   [15:0] zext_ln1497_55_fu_3492_p1;
wire   [15:0] add_ln213_103_fu_3496_p2;
wire   [15:0] trunc_ln691_33_fu_3474_p1;
wire   [15:0] add_ln213_74_fu_3502_p2;
wire   [16:0] zext_ln507_24_fu_3508_p1;
wire   [7:0] p_Result_6_i259_i_fu_3530_p4;
wire   [7:0] p_Result_4_i258_i_fu_3521_p4;
wire   [15:0] p_Result_28_fu_3539_p3;
wire   [16:0] zext_ln691_53_fu_3554_p1;
wire   [16:0] add_ln691_55_fu_3562_p2;
wire   [0:0] tmp_61_fu_3568_p3;
wire   [15:0] zext_ln1497_56_fu_3576_p1;
wire   [15:0] add_ln213_104_fu_3580_p2;
wire   [15:0] trunc_ln691_34_fu_3558_p1;
wire   [15:0] add_ln213_75_fu_3586_p2;
wire   [16:0] zext_ln507_25_fu_3592_p1;
wire   [7:0] p_Result_6_i262_i_fu_3614_p4;
wire   [7:0] p_Result_4_i261_i_fu_3605_p4;
wire   [15:0] p_Result_29_fu_3623_p3;
wire   [16:0] zext_ln691_54_fu_3631_p1;
wire   [16:0] add_ln691_56_fu_3639_p2;
wire   [0:0] tmp_62_fu_3645_p3;
wire   [15:0] zext_ln1497_57_fu_3653_p1;
wire   [15:0] add_ln213_105_fu_3657_p2;
wire   [15:0] trunc_ln691_35_fu_3635_p1;
wire   [15:0] add_ln213_76_fu_3663_p2;
wire   [16:0] zext_ln507_26_fu_3669_p1;
wire   [7:0] p_Result_6_i265_i_fu_3691_p4;
wire   [7:0] p_Result_4_i264_i_fu_3682_p4;
wire   [15:0] p_Result_30_fu_3700_p3;
wire   [16:0] zext_ln691_55_fu_3715_p1;
wire   [16:0] add_ln691_57_fu_3723_p2;
wire   [0:0] tmp_63_fu_3729_p3;
wire   [15:0] zext_ln1497_58_fu_3737_p1;
wire   [15:0] add_ln213_106_fu_3741_p2;
wire   [15:0] trunc_ln691_36_fu_3719_p1;
wire   [15:0] add_ln213_77_fu_3747_p2;
wire   [16:0] zext_ln507_27_fu_3753_p1;
wire   [7:0] p_Result_6_i268_i_fu_3775_p4;
wire   [7:0] p_Result_4_i267_i_fu_3766_p4;
wire   [15:0] p_Result_31_fu_3784_p3;
wire   [16:0] zext_ln691_56_fu_3792_p1;
wire   [16:0] add_ln691_58_fu_3800_p2;
wire   [0:0] tmp_64_fu_3806_p3;
wire   [15:0] zext_ln1497_59_fu_3814_p1;
wire   [15:0] add_ln213_107_fu_3818_p2;
wire   [15:0] trunc_ln691_37_fu_3796_p1;
wire   [15:0] add_ln213_78_fu_3824_p2;
wire   [16:0] zext_ln507_28_fu_3830_p1;
wire   [1008:0] tmp_27_i_fu_4351_p59;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_83;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 cics_firstWord = 1'd1;
#0 cics_ip_sums_sum_V_0 = 17'd0;
#0 cics_ip_sums_sum_V_1 = 17'd0;
#0 cics_ip_sums_sum_V_2 = 17'd0;
#0 cics_ip_sums_sum_V_3 = 17'd0;
#0 cics_ip_sums_sum_V_4 = 17'd0;
#0 cics_ip_sums_sum_V_6 = 17'd0;
#0 cics_ip_sums_sum_V_7 = 17'd0;
#0 cics_ip_sums_sum_V_8 = 17'd0;
#0 cics_ip_sums_sum_V_9 = 17'd0;
#0 cics_ip_sums_sum_V_10 = 17'd0;
#0 cics_ip_sums_sum_V_11 = 17'd0;
#0 cics_ip_sums_sum_V_12 = 17'd0;
#0 cics_ip_sums_sum_V_13 = 17'd0;
#0 cics_ip_sums_sum_V_14 = 17'd0;
#0 cics_ip_sums_sum_V_15 = 17'd0;
#0 cics_ip_sums_sum_V_16 = 17'd0;
#0 cics_ip_sums_sum_V_17 = 17'd0;
#0 cics_ip_sums_sum_V_18 = 17'd0;
#0 cics_ip_sums_sum_V_19 = 17'd0;
#0 cics_ip_sums_sum_V_20 = 17'd0;
#0 cics_ip_sums_sum_V_21 = 17'd0;
#0 cics_ip_sums_sum_V_22 = 17'd0;
#0 cics_ip_sums_sum_V_23 = 17'd0;
#0 cics_ip_sums_sum_V_24 = 17'd0;
#0 cics_ip_sums_sum_V_25 = 17'd0;
#0 cics_ip_sums_sum_V_26 = 17'd0;
#0 cics_ip_sums_sum_V_27 = 17'd0;
#0 cics_ip_sums_sum_V_28 = 17'd0;
#0 cics_ip_sums_sum_V_29 = 17'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855 <= ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_855;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_877;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1031;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1064;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1097;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1130;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1163;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1196;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1229;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1262;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1295;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1328;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_910;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_943;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_965;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_83)) begin
        if ((tmp_i_nbreadreq_fu_376_p3 == 1'd0)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998 <= 1'd0;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998 <= ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_998;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord <= ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_4447 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_firstWord_load_reg_4568 <= cics_firstWord;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_0 <= ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4;
        cics_ip_sums_sum_V_1 <= ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_10 <= ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4;
        cics_ip_sums_sum_V_11 <= ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_12 <= ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4;
        cics_ip_sums_sum_V_13 <= ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_14 <= ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4;
        cics_ip_sums_sum_V_15 <= ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_16 <= ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4;
        cics_ip_sums_sum_V_17 <= ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_18 <= ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4;
        cics_ip_sums_sum_V_19 <= ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_2 <= ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4;
        cics_ip_sums_sum_V_3 <= ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_20 <= ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4;
        cics_ip_sums_sum_V_21 <= ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_22 <= ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4;
        cics_ip_sums_sum_V_23 <= ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_24 <= ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4;
        cics_ip_sums_sum_V_25 <= ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_26 <= ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4;
        cics_ip_sums_sum_V_27 <= ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_28 <= ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4;
        cics_ip_sums_sum_V_29 <= ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_4 <= ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_6 <= ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4;
        cics_ip_sums_sum_V_7 <= ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cics_ip_sums_sum_V_8 <= ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4;
        cics_ip_sums_sum_V_9 <= ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer0_read_reg_4451 <= dataStreamBuffer0_dout;
        tmp_last_V_reg_4518 <= dataStreamBuffer0_dout[32'd576];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln878_10_reg_4622 <= select_ln878_10_fu_2384_p3;
        select_ln878_11_reg_4627 <= select_ln878_11_fu_2468_p3;
        select_ln878_12_reg_4632 <= select_ln878_12_fu_2545_p3;
        select_ln878_13_reg_4637 <= select_ln878_13_fu_2630_p3;
        select_ln878_14_reg_4642 <= select_ln878_14_fu_2707_p3;
        select_ln878_15_reg_4647 <= select_ln878_15_fu_2791_p3;
        select_ln878_16_reg_4652 <= select_ln878_16_fu_2868_p3;
        select_ln878_17_reg_4657 <= select_ln878_17_fu_2952_p3;
        select_ln878_18_reg_4662 <= select_ln878_18_fu_3029_p3;
        select_ln878_19_reg_4667 <= select_ln878_19_fu_3113_p3;
        select_ln878_1_reg_4577 <= select_ln878_1_fu_1638_p3;
        select_ln878_20_reg_4672 <= select_ln878_20_fu_3190_p3;
        select_ln878_21_reg_4677 <= select_ln878_21_fu_3274_p3;
        select_ln878_22_reg_4682 <= select_ln878_22_fu_3351_p3;
        select_ln878_23_reg_4687 <= select_ln878_23_fu_3435_p3;
        select_ln878_24_reg_4692 <= select_ln878_24_fu_3512_p3;
        select_ln878_25_reg_4697 <= select_ln878_25_fu_3596_p3;
        select_ln878_26_reg_4702 <= select_ln878_26_fu_3673_p3;
        select_ln878_27_reg_4707 <= select_ln878_27_fu_3757_p3;
        select_ln878_28_reg_4712 <= select_ln878_28_fu_3834_p3;
        select_ln878_2_reg_4582 <= select_ln878_2_fu_1731_p3;
        select_ln878_3_reg_4587 <= select_ln878_3_fu_1808_p3;
        select_ln878_4_reg_4592 <= select_ln878_4_fu_1892_p3;
        select_ln878_5_reg_4597 <= select_ln878_5_fu_1985_p3;
        select_ln878_6_reg_4602 <= select_ln878_6_fu_2062_p3;
        select_ln878_7_reg_4607 <= select_ln878_7_fu_2146_p3;
        select_ln878_8_reg_4612 <= select_ln878_8_fu_2223_p3;
        select_ln878_9_reg_4617 <= select_ln878_9_fu_2307_p3;
        select_ln878_reg_4572 <= select_ln878_fu_1561_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_4447 <= tmp_i_nbreadreq_fu_376_p3;
        tmp_i_reg_4447_pp0_iter1_reg <= tmp_i_reg_4447;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = 1'd1;
        end else begin
            ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
        end
    end else begin
        ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 = or_ln514_fu_3843_p2;
    end else begin
        ap_phi_mux_cics_firstWord_flag_1_i_phi_fu_859_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_flag_1_i_reg_855;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4 = tmp_last_V_reg_4518;
    end else begin
        ap_phi_mux_cics_firstWord_new_1_i_phi_fu_870_p4 = ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = icmp_ln878_fu_1512_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 = or_ln514_1_fu_3849_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_flag_2_i_phi_fu_881_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_2_i_reg_877;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 = select_ln878_fu_1561_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4 = select_ln514_fu_3855_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_0_new_2_i_phi_fu_892_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = icmp_ln878_5_fu_2258_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 = or_ln514_6_fu_3951_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_flag_1_i_phi_fu_1035_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_1_i_reg_1031;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 = select_ln878_9_fu_2307_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4 = select_ln514_9_fu_3957_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_10_new_1_i_phi_fu_1046_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 = select_ln878_10_fu_2384_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4 = select_ln514_10_fu_3965_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_11_new_1_i_phi_fu_1057_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = icmp_ln878_6_fu_2419_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 = or_ln514_7_fu_3973_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_flag_1_i_phi_fu_1068_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_1_i_reg_1064;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 = select_ln878_11_fu_2468_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4 = select_ln514_11_fu_3979_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_12_new_1_i_phi_fu_1079_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 = select_ln878_12_fu_2545_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4 = select_ln514_12_fu_3987_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_13_new_1_i_phi_fu_1090_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = dataStreamBuffer0_read_reg_4451[32'd3];
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 = or_ln514_8_fu_3995_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_flag_1_i_phi_fu_1101_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_1_i_reg_1097;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 = select_ln878_13_fu_2630_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4 = select_ln514_13_fu_4001_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_14_new_1_i_phi_fu_1112_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 = select_ln878_14_fu_2707_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4 = select_ln514_14_fu_4009_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_15_new_1_i_phi_fu_1123_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = icmp_ln878_7_fu_2742_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 = or_ln514_9_fu_4017_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_flag_1_i_phi_fu_1134_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_1_i_reg_1130;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 = select_ln878_15_fu_2791_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4 = select_ln514_15_fu_4023_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_16_new_1_i_phi_fu_1145_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 = select_ln878_16_fu_2868_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4 = select_ln514_16_fu_4031_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_17_new_1_i_phi_fu_1156_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = icmp_ln878_8_fu_2903_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 = or_ln514_10_fu_4039_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_flag_1_i_phi_fu_1167_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_1_i_reg_1163;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 = select_ln878_17_fu_2952_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4 = select_ln514_17_fu_4045_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_18_new_1_i_phi_fu_1178_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 = select_ln878_18_fu_3029_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4 = select_ln514_18_fu_4053_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_19_new_1_i_phi_fu_1189_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 = select_ln878_1_fu_1638_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4 = select_ln514_1_fu_3863_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_1_new_1_i_phi_fu_903_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = icmp_ln878_9_fu_3064_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 = or_ln514_11_fu_4061_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_flag_1_i_phi_fu_1200_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_1_i_reg_1196;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 = select_ln878_19_fu_3113_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4 = select_ln514_19_fu_4067_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_20_new_1_i_phi_fu_1211_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 = select_ln878_20_fu_3190_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4 = select_ln514_20_fu_4075_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_21_new_1_i_phi_fu_1222_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = icmp_ln878_10_fu_3225_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 = or_ln514_12_fu_4083_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_flag_1_i_phi_fu_1233_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_1_i_reg_1229;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 = select_ln878_21_fu_3274_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4 = select_ln514_21_fu_4089_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_22_new_1_i_phi_fu_1244_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 = select_ln878_22_fu_3351_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4 = select_ln514_22_fu_4097_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_23_new_1_i_phi_fu_1255_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = icmp_ln878_11_fu_3386_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 = or_ln514_13_fu_4105_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_flag_1_i_phi_fu_1266_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_1_i_reg_1262;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 = select_ln878_23_fu_3435_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4 = select_ln514_23_fu_4111_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_24_new_1_i_phi_fu_1277_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 = select_ln878_24_fu_3512_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4 = select_ln514_24_fu_4119_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_25_new_1_i_phi_fu_1288_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = icmp_ln878_12_fu_3547_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 = or_ln514_14_fu_4127_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_flag_1_i_phi_fu_1299_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_1_i_reg_1295;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 = select_ln878_25_fu_3596_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4 = select_ln514_25_fu_4133_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_26_new_1_i_phi_fu_1310_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 = select_ln878_26_fu_3673_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4 = select_ln514_26_fu_4141_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_27_new_1_i_phi_fu_1321_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = icmp_ln878_13_fu_3708_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 = or_ln514_15_fu_4149_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_flag_1_i_phi_fu_1332_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_1_i_reg_1328;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 = select_ln878_27_fu_3757_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4 = select_ln514_27_fu_4155_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_28_new_1_i_phi_fu_1343_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 = select_ln878_28_fu_3834_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4 = select_ln514_28_fu_4163_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_29_new_1_i_phi_fu_1354_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = icmp_ln878_1_fu_1682_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 = or_ln514_2_fu_3871_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_flag_1_i_phi_fu_914_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_1_i_reg_910;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 = select_ln878_2_fu_1731_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4 = select_ln514_2_fu_3877_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_2_new_1_i_phi_fu_925_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 = select_ln878_3_fu_1808_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4 = select_ln514_3_fu_3885_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_3_new_1_i_phi_fu_936_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = icmp_ln878_2_fu_1843_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 = or_ln514_3_fu_3893_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_flag_1_i_phi_fu_947_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_1_i_reg_943;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 = select_ln878_4_fu_1892_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4 = select_ln514_4_fu_3899_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_4_new_1_i_phi_fu_958_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = icmp_ln878_3_fu_1936_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 = or_ln514_4_fu_3907_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_flag_1_i_phi_fu_969_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_1_i_reg_965;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 = select_ln878_5_fu_1985_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4 = select_ln514_5_fu_3913_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_6_new_1_i_phi_fu_980_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 = select_ln878_6_fu_2062_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4 = select_ln514_6_fu_3921_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_7_new_1_i_phi_fu_991_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        if ((cics_firstWord_load_load_fu_1369_p1 == 1'd0)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = 1'd0;
        end else if ((cics_firstWord_load_load_fu_1369_p1 == 1'd1)) begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = icmp_ln878_4_fu_2097_p2;
        end else begin
            ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
        end
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 = or_ln514_5_fu_3929_p2;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_flag_1_i_phi_fu_1002_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_1_i_reg_998;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 = select_ln878_7_fu_2146_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4 = select_ln514_7_fu_3935_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_8_new_1_i_phi_fu_1013_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009;
    end
end

always @ (*) begin
    if (((tmp_i_reg_4447 == 1'd1) & (cics_firstWord_load_load_fu_1369_p1 == 1'd1))) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 = select_ln878_8_fu_2223_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545;
    end
end

always @ (*) begin
    if ((tmp_i_reg_4447 == 1'd1)) begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4 = select_ln514_8_fu_3943_p3;
    end else begin
        ap_phi_mux_cics_ip_sums_sum_V_9_new_1_i_phi_fu_1024_p4 = ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        dataStreamBuffer0_blk_n = dataStreamBuffer0_empty_n;
    end else begin
        dataStreamBuffer0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer0_read = 1'b1;
    end else begin
        dataStreamBuffer0_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_4447 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer1_blk_n = dataStreamBuffer1_full_n;
    end else begin
        dataStreamBuffer1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_4447 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        dataStreamBuffer1_write = 1'b1;
    end else begin
        dataStreamBuffer1_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op621_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        subSumFifo_blk_n = subSumFifo_full_n;
    end else begin
        subSumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op621_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        subSumFifo_write = 1'b1;
    end else begin
        subSumFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln213_100_fu_3258_p2 = (p_Result_24_fu_3217_p3 + zext_ln1497_52_fu_3254_p1);

assign add_ln213_101_fu_3335_p2 = (p_Result_25_fu_3301_p3 + zext_ln1497_53_fu_3331_p1);

assign add_ln213_102_fu_3419_p2 = (p_Result_26_fu_3378_p3 + zext_ln1497_54_fu_3415_p1);

assign add_ln213_103_fu_3496_p2 = (p_Result_27_fu_3462_p3 + zext_ln1497_55_fu_3492_p1);

assign add_ln213_104_fu_3580_p2 = (p_Result_28_fu_3539_p3 + zext_ln1497_56_fu_3576_p1);

assign add_ln213_105_fu_3657_p2 = (p_Result_29_fu_3623_p3 + zext_ln1497_57_fu_3653_p1);

assign add_ln213_106_fu_3741_p2 = (p_Result_30_fu_3700_p3 + zext_ln1497_58_fu_3737_p1);

assign add_ln213_107_fu_3818_p2 = (p_Result_31_fu_3784_p3 + zext_ln1497_59_fu_3814_p1);

assign add_ln213_51_fu_1628_p2 = (add_ln213_80_fu_1622_p2 + trunc_ln691_10_fu_1600_p1);

assign add_ln213_52_fu_1721_p2 = (add_ln213_81_fu_1715_p2 + trunc_ln691_11_fu_1693_p1);

assign add_ln213_53_fu_1798_p2 = (add_ln213_82_fu_1792_p2 + trunc_ln691_12_fu_1770_p1);

assign add_ln213_54_fu_1882_p2 = (add_ln213_83_fu_1876_p2 + trunc_ln691_13_fu_1854_p1);

assign add_ln213_55_fu_1975_p2 = (add_ln213_84_fu_1969_p2 + trunc_ln691_14_fu_1947_p1);

assign add_ln213_56_fu_2052_p2 = (add_ln213_85_fu_2046_p2 + trunc_ln691_15_fu_2024_p1);

assign add_ln213_57_fu_2136_p2 = (add_ln213_86_fu_2130_p2 + trunc_ln691_16_fu_2108_p1);

assign add_ln213_58_fu_2213_p2 = (add_ln213_87_fu_2207_p2 + trunc_ln691_17_fu_2185_p1);

assign add_ln213_59_fu_2297_p2 = (add_ln213_88_fu_2291_p2 + trunc_ln691_18_fu_2269_p1);

assign add_ln213_60_fu_2374_p2 = (add_ln213_89_fu_2368_p2 + trunc_ln691_19_fu_2346_p1);

assign add_ln213_61_fu_2458_p2 = (add_ln213_90_fu_2452_p2 + trunc_ln691_20_fu_2430_p1);

assign add_ln213_62_fu_2535_p2 = (add_ln213_91_fu_2529_p2 + trunc_ln691_21_fu_2507_p1);

assign add_ln213_63_fu_2620_p2 = (add_ln213_92_fu_2614_p2 + trunc_ln691_22_fu_2592_p1);

assign add_ln213_64_fu_2697_p2 = (add_ln213_93_fu_2691_p2 + trunc_ln691_23_fu_2669_p1);

assign add_ln213_65_fu_2781_p2 = (add_ln213_94_fu_2775_p2 + trunc_ln691_24_fu_2753_p1);

assign add_ln213_66_fu_2858_p2 = (add_ln213_95_fu_2852_p2 + trunc_ln691_25_fu_2830_p1);

assign add_ln213_67_fu_2942_p2 = (add_ln213_96_fu_2936_p2 + trunc_ln691_26_fu_2914_p1);

assign add_ln213_68_fu_3019_p2 = (add_ln213_97_fu_3013_p2 + trunc_ln691_27_fu_2991_p1);

assign add_ln213_69_fu_3103_p2 = (add_ln213_98_fu_3097_p2 + trunc_ln691_28_fu_3075_p1);

assign add_ln213_70_fu_3180_p2 = (add_ln213_99_fu_3174_p2 + trunc_ln691_29_fu_3152_p1);

assign add_ln213_71_fu_3264_p2 = (add_ln213_100_fu_3258_p2 + trunc_ln691_30_fu_3236_p1);

assign add_ln213_72_fu_3341_p2 = (add_ln213_101_fu_3335_p2 + trunc_ln691_31_fu_3313_p1);

assign add_ln213_73_fu_3425_p2 = (add_ln213_102_fu_3419_p2 + trunc_ln691_32_fu_3397_p1);

assign add_ln213_74_fu_3502_p2 = (add_ln213_103_fu_3496_p2 + trunc_ln691_33_fu_3474_p1);

assign add_ln213_75_fu_3586_p2 = (add_ln213_104_fu_3580_p2 + trunc_ln691_34_fu_3558_p1);

assign add_ln213_76_fu_3663_p2 = (add_ln213_105_fu_3657_p2 + trunc_ln691_35_fu_3635_p1);

assign add_ln213_77_fu_3747_p2 = (add_ln213_106_fu_3741_p2 + trunc_ln691_36_fu_3719_p1);

assign add_ln213_78_fu_3824_p2 = (add_ln213_107_fu_3818_p2 + trunc_ln691_37_fu_3796_p1);

assign add_ln213_79_fu_1545_p2 = (p_Result_s_fu_1504_p3 + zext_ln1497_fu_1541_p1);

assign add_ln213_80_fu_1622_p2 = (p_Result_4_fu_1588_p3 + zext_ln1497_32_fu_1618_p1);

assign add_ln213_81_fu_1715_p2 = (p_Result_5_fu_1665_p3 + zext_ln1497_33_fu_1711_p1);

assign add_ln213_82_fu_1792_p2 = (p_Result_6_fu_1758_p3 + zext_ln1497_34_fu_1788_p1);

assign add_ln213_83_fu_1876_p2 = (p_Result_7_fu_1835_p3 + zext_ln1497_35_fu_1872_p1);

assign add_ln213_84_fu_1969_p2 = (p_Result_8_fu_1919_p3 + zext_ln1497_36_fu_1965_p1);

assign add_ln213_85_fu_2046_p2 = (p_Result_9_fu_2012_p3 + zext_ln1497_37_fu_2042_p1);

assign add_ln213_86_fu_2130_p2 = (p_Result_10_fu_2089_p3 + zext_ln1497_38_fu_2126_p1);

assign add_ln213_87_fu_2207_p2 = (p_Result_11_fu_2173_p3 + zext_ln1497_39_fu_2203_p1);

assign add_ln213_88_fu_2291_p2 = (p_Result_12_fu_2250_p3 + zext_ln1497_40_fu_2287_p1);

assign add_ln213_89_fu_2368_p2 = (p_Result_13_fu_2334_p3 + zext_ln1497_41_fu_2364_p1);

assign add_ln213_90_fu_2452_p2 = (p_Result_14_fu_2411_p3 + zext_ln1497_42_fu_2448_p1);

assign add_ln213_91_fu_2529_p2 = (p_Result_15_fu_2495_p3 + zext_ln1497_43_fu_2525_p1);

assign add_ln213_92_fu_2614_p2 = (p_Result_16_fu_2572_p3 + zext_ln1497_44_fu_2610_p1);

assign add_ln213_93_fu_2691_p2 = (p_Result_17_fu_2657_p3 + zext_ln1497_45_fu_2687_p1);

assign add_ln213_94_fu_2775_p2 = (p_Result_18_fu_2734_p3 + zext_ln1497_46_fu_2771_p1);

assign add_ln213_95_fu_2852_p2 = (p_Result_19_fu_2818_p3 + zext_ln1497_47_fu_2848_p1);

assign add_ln213_96_fu_2936_p2 = (p_Result_20_fu_2895_p3 + zext_ln1497_48_fu_2932_p1);

assign add_ln213_97_fu_3013_p2 = (p_Result_21_fu_2979_p3 + zext_ln1497_49_fu_3009_p1);

assign add_ln213_98_fu_3097_p2 = (p_Result_22_fu_3056_p3 + zext_ln1497_50_fu_3093_p1);

assign add_ln213_99_fu_3174_p2 = (p_Result_23_fu_3140_p3 + zext_ln1497_51_fu_3170_p1);

assign add_ln213_fu_1551_p2 = (add_ln213_79_fu_1545_p2 + trunc_ln691_fu_1523_p1);

assign add_ln691_31_fu_1604_p2 = (cics_ip_sums_sum_V_1 + zext_ln691_29_fu_1596_p1);

assign add_ln691_32_fu_1697_p2 = (cics_ip_sums_sum_V_2 + zext_ln691_30_fu_1689_p1);

assign add_ln691_33_fu_1774_p2 = (cics_ip_sums_sum_V_3 + zext_ln691_31_fu_1766_p1);

assign add_ln691_34_fu_1858_p2 = (cics_ip_sums_sum_V_4 + zext_ln691_32_fu_1850_p1);

assign add_ln691_35_fu_1951_p2 = (cics_ip_sums_sum_V_6 + zext_ln691_33_fu_1943_p1);

assign add_ln691_36_fu_2028_p2 = (cics_ip_sums_sum_V_7 + zext_ln691_34_fu_2020_p1);

assign add_ln691_37_fu_2112_p2 = (cics_ip_sums_sum_V_8 + zext_ln691_35_fu_2104_p1);

assign add_ln691_38_fu_2189_p2 = (cics_ip_sums_sum_V_9 + zext_ln691_36_fu_2181_p1);

assign add_ln691_39_fu_2273_p2 = (cics_ip_sums_sum_V_10 + zext_ln691_37_fu_2265_p1);

assign add_ln691_40_fu_2350_p2 = (cics_ip_sums_sum_V_11 + zext_ln691_38_fu_2342_p1);

assign add_ln691_41_fu_2434_p2 = (cics_ip_sums_sum_V_12 + zext_ln691_39_fu_2426_p1);

assign add_ln691_42_fu_2511_p2 = (cics_ip_sums_sum_V_13 + zext_ln691_40_fu_2503_p1);

assign add_ln691_43_fu_2596_p2 = (cics_ip_sums_sum_V_14 + zext_ln691_41_fu_2588_p1);

assign add_ln691_44_fu_2673_p2 = (cics_ip_sums_sum_V_15 + zext_ln691_42_fu_2665_p1);

assign add_ln691_45_fu_2757_p2 = (cics_ip_sums_sum_V_16 + zext_ln691_43_fu_2749_p1);

assign add_ln691_46_fu_2834_p2 = (cics_ip_sums_sum_V_17 + zext_ln691_44_fu_2826_p1);

assign add_ln691_47_fu_2918_p2 = (cics_ip_sums_sum_V_18 + zext_ln691_45_fu_2910_p1);

assign add_ln691_48_fu_2995_p2 = (cics_ip_sums_sum_V_19 + zext_ln691_46_fu_2987_p1);

assign add_ln691_49_fu_3079_p2 = (cics_ip_sums_sum_V_20 + zext_ln691_47_fu_3071_p1);

assign add_ln691_50_fu_3156_p2 = (cics_ip_sums_sum_V_21 + zext_ln691_48_fu_3148_p1);

assign add_ln691_51_fu_3240_p2 = (cics_ip_sums_sum_V_22 + zext_ln691_49_fu_3232_p1);

assign add_ln691_52_fu_3317_p2 = (cics_ip_sums_sum_V_23 + zext_ln691_50_fu_3309_p1);

assign add_ln691_53_fu_3401_p2 = (cics_ip_sums_sum_V_24 + zext_ln691_51_fu_3393_p1);

assign add_ln691_54_fu_3478_p2 = (cics_ip_sums_sum_V_25 + zext_ln691_52_fu_3470_p1);

assign add_ln691_55_fu_3562_p2 = (cics_ip_sums_sum_V_26 + zext_ln691_53_fu_3554_p1);

assign add_ln691_56_fu_3639_p2 = (cics_ip_sums_sum_V_27 + zext_ln691_54_fu_3631_p1);

assign add_ln691_57_fu_3723_p2 = (cics_ip_sums_sum_V_28 + zext_ln691_55_fu_3715_p1);

assign add_ln691_58_fu_3800_p2 = (cics_ip_sums_sum_V_29 + zext_ln691_56_fu_3792_p1);

assign add_ln691_fu_1527_p2 = (cics_ip_sums_sum_V_0 + zext_ln691_fu_1519_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op621_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_4447 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_predicate_op621_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_4447 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_predicate_op621_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((tmp_i_reg_4447 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_376_p3 == 1'd1) & (dataStreamBuffer0_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_i_reg_4447 == 1'd1) & (dataStreamBuffer1_full_n == 1'b0));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((ap_predicate_op621_write_state3 == 1'b1) & (subSumFifo_full_n == 1'b0));
end

always @ (*) begin
    ap_condition_83 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_cics_firstWord_flag_1_i_reg_855 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_0_flag_2_i_reg_877 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_10_flag_1_i_reg_1031 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_12_flag_1_i_reg_1064 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_14_flag_1_i_reg_1097 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_16_flag_1_i_reg_1130 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_18_flag_1_i_reg_1163 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_20_flag_1_i_reg_1196 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_22_flag_1_i_reg_1229 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_24_flag_1_i_reg_1262 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_26_flag_1_i_reg_1295 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_28_flag_1_i_reg_1328 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_2_flag_1_i_reg_910 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_4_flag_1_i_reg_943 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_6_flag_1_i_reg_965 = 'bx;

assign ap_phi_reg_pp0_iter0_cics_ip_sums_sum_V_8_flag_1_i_reg_998 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_firstWord_flag_0_i_reg_404 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_firstWord_new_1_i_reg_866 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_flag_1_i_reg_415 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_1_i_reg_425 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_0_new_2_i_reg_888 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_flag_0_i_reg_555 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_0_i_reg_565 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_10_new_1_i_reg_1042 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_0_i_reg_575 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_11_new_1_i_reg_1053 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_flag_0_i_reg_585 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_0_i_reg_595 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_12_new_1_i_reg_1075 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_0_i_reg_605 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_13_new_1_i_reg_1086 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_flag_0_i_reg_615 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_0_i_reg_625 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_14_new_1_i_reg_1108 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_0_i_reg_635 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_15_new_1_i_reg_1119 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_flag_0_i_reg_645 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_0_i_reg_655 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_16_new_1_i_reg_1141 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_0_i_reg_665 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_17_new_1_i_reg_1152 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_flag_0_i_reg_675 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_0_i_reg_685 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_18_new_1_i_reg_1174 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_0_i_reg_695 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_19_new_1_i_reg_1185 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_0_i_reg_435 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_1_new_1_i_reg_899 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_flag_0_i_reg_705 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_0_i_reg_715 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_20_new_1_i_reg_1207 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_0_i_reg_725 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_21_new_1_i_reg_1218 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_flag_0_i_reg_735 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_0_i_reg_745 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_22_new_1_i_reg_1240 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_0_i_reg_755 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_23_new_1_i_reg_1251 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_flag_0_i_reg_765 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_0_i_reg_775 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_24_new_1_i_reg_1273 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_0_i_reg_785 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_25_new_1_i_reg_1284 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_flag_0_i_reg_795 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_0_i_reg_805 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_26_new_1_i_reg_1306 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_0_i_reg_815 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_27_new_1_i_reg_1317 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_flag_0_i_reg_825 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_0_i_reg_835 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_28_new_1_i_reg_1339 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_0_i_reg_845 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_29_new_1_i_reg_1350 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_flag_0_i_reg_445 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_0_i_reg_455 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_2_new_1_i_reg_921 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_0_i_reg_465 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_3_new_1_i_reg_932 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_flag_0_i_reg_475 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_0_i_reg_485 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_4_new_1_i_reg_954 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_flag_0_i_reg_495 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_0_i_reg_505 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_6_new_1_i_reg_976 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_0_i_reg_515 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_7_new_1_i_reg_987 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_flag_0_i_reg_525 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_0_i_reg_535 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_8_new_1_i_reg_1009 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_0_i_reg_545 = 'bx;

assign ap_phi_reg_pp0_iter1_cics_ip_sums_sum_V_9_new_1_i_reg_1020 = 'bx;

always @ (*) begin
    ap_predicate_op621_write_state3 = ((cics_firstWord_load_reg_4568 == 1'd1) & (tmp_i_reg_4447_pp0_iter1_reg == 1'd1));
end

assign cics_firstWord_load_load_fu_1369_p1 = cics_firstWord;

assign dataStreamBuffer1_din = dataStreamBuffer0_read_reg_4451;

assign icmp_ln878_10_fu_3225_p2 = ((trunc_ln674_fu_1489_p1 > 4'd11) ? 1'b1 : 1'b0);

assign icmp_ln878_11_fu_3386_p2 = ((trunc_ln674_fu_1489_p1 > 4'd12) ? 1'b1 : 1'b0);

assign icmp_ln878_12_fu_3547_p2 = ((trunc_ln674_fu_1489_p1 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln878_13_fu_3708_p2 = ((trunc_ln674_fu_1489_p1 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln878_1_fu_1682_p2 = ((tmp_35_fu_1673_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_2_fu_1843_p2 = ((trunc_ln674_fu_1489_p1 > 4'd2) ? 1'b1 : 1'b0);

assign icmp_ln878_3_fu_1936_p2 = ((tmp_39_fu_1927_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln878_4_fu_2097_p2 = ((trunc_ln674_fu_1489_p1 > 4'd4) ? 1'b1 : 1'b0);

assign icmp_ln878_5_fu_2258_p2 = ((trunc_ln674_fu_1489_p1 > 4'd5) ? 1'b1 : 1'b0);

assign icmp_ln878_6_fu_2419_p2 = ((trunc_ln674_fu_1489_p1 > 4'd6) ? 1'b1 : 1'b0);

assign icmp_ln878_7_fu_2742_p2 = ((trunc_ln674_fu_1489_p1 > 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln878_8_fu_2903_p2 = ((trunc_ln674_fu_1489_p1 > 4'd9) ? 1'b1 : 1'b0);

assign icmp_ln878_9_fu_3064_p2 = ((trunc_ln674_fu_1489_p1 > 4'd10) ? 1'b1 : 1'b0);

assign icmp_ln878_fu_1512_p2 = ((trunc_ln674_fu_1489_p1 != 4'd0) ? 1'b1 : 1'b0);

assign or_ln514_10_fu_4039_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_18_flag_0_i_phi_fu_678_p4);

assign or_ln514_11_fu_4061_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_20_flag_0_i_phi_fu_708_p4);

assign or_ln514_12_fu_4083_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_22_flag_0_i_phi_fu_738_p4);

assign or_ln514_13_fu_4105_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_24_flag_0_i_phi_fu_768_p4);

assign or_ln514_14_fu_4127_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_26_flag_0_i_phi_fu_798_p4);

assign or_ln514_15_fu_4149_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_28_flag_0_i_phi_fu_828_p4);

assign or_ln514_1_fu_3849_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_0_flag_1_i_phi_fu_418_p4);

assign or_ln514_2_fu_3871_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_2_flag_0_i_phi_fu_448_p4);

assign or_ln514_3_fu_3893_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_4_flag_0_i_phi_fu_478_p4);

assign or_ln514_4_fu_3907_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_6_flag_0_i_phi_fu_498_p4);

assign or_ln514_5_fu_3929_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_8_flag_0_i_phi_fu_528_p4);

assign or_ln514_6_fu_3951_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_10_flag_0_i_phi_fu_558_p4);

assign or_ln514_7_fu_3973_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_12_flag_0_i_phi_fu_588_p4);

assign or_ln514_8_fu_3995_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_14_flag_0_i_phi_fu_618_p4);

assign or_ln514_9_fu_4017_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_ip_sums_sum_V_16_flag_0_i_phi_fu_648_p4);

assign or_ln514_fu_3843_p2 = (tmp_last_V_reg_4518 | ap_phi_mux_cics_firstWord_flag_0_i_phi_fu_407_p4);

assign p_Result_10_fu_2089_p3 = {{p_Result_6_i205_i_fu_2080_p4}, {p_Result_4_i204_i_fu_2071_p4}};

assign p_Result_11_fu_2173_p3 = {{p_Result_6_i208_i_fu_2164_p4}, {p_Result_4_i207_i_fu_2155_p4}};

assign p_Result_12_fu_2250_p3 = {{p_Result_6_i211_i_fu_2241_p4}, {p_Result_4_i210_i_fu_2232_p4}};

assign p_Result_13_fu_2334_p3 = {{p_Result_6_i214_i_fu_2325_p4}, {p_Result_4_i213_i_fu_2316_p4}};

assign p_Result_14_fu_2411_p3 = {{p_Result_6_i217_i_fu_2402_p4}, {p_Result_4_i216_i_fu_2393_p4}};

assign p_Result_15_fu_2495_p3 = {{p_Result_6_i220_i_fu_2486_p4}, {p_Result_4_i219_i_fu_2477_p4}};

assign p_Result_16_fu_2572_p3 = {{p_Result_6_i223_i_fu_2563_p4}, {p_Result_4_i222_i_fu_2554_p4}};

assign p_Result_17_fu_2657_p3 = {{p_Result_6_i226_i_fu_2648_p4}, {p_Result_4_i225_i_fu_2639_p4}};

assign p_Result_18_fu_2734_p3 = {{p_Result_6_i229_i_fu_2725_p4}, {p_Result_4_i228_i_fu_2716_p4}};

assign p_Result_19_fu_2818_p3 = {{p_Result_6_i232_i_fu_2809_p4}, {p_Result_4_i231_i_fu_2800_p4}};

assign p_Result_20_fu_2895_p3 = {{p_Result_6_i235_i_fu_2886_p4}, {p_Result_4_i234_i_fu_2877_p4}};

assign p_Result_21_fu_2979_p3 = {{p_Result_6_i238_i_fu_2970_p4}, {p_Result_4_i237_i_fu_2961_p4}};

assign p_Result_22_fu_3056_p3 = {{p_Result_6_i241_i_fu_3047_p4}, {p_Result_4_i240_i_fu_3038_p4}};

assign p_Result_23_fu_3140_p3 = {{p_Result_6_i244_i_fu_3131_p4}, {p_Result_4_i243_i_fu_3122_p4}};

assign p_Result_24_fu_3217_p3 = {{p_Result_6_i247_i_fu_3208_p4}, {p_Result_4_i246_i_fu_3199_p4}};

assign p_Result_25_fu_3301_p3 = {{p_Result_6_i250_i_fu_3292_p4}, {p_Result_4_i249_i_fu_3283_p4}};

assign p_Result_26_fu_3378_p3 = {{p_Result_6_i253_i_fu_3369_p4}, {p_Result_4_i252_i_fu_3360_p4}};

assign p_Result_27_fu_3462_p3 = {{p_Result_6_i256_i_fu_3453_p4}, {p_Result_4_i255_i_fu_3444_p4}};

assign p_Result_28_fu_3539_p3 = {{p_Result_6_i259_i_fu_3530_p4}, {p_Result_4_i258_i_fu_3521_p4}};

assign p_Result_29_fu_3623_p3 = {{p_Result_6_i262_i_fu_3614_p4}, {p_Result_4_i261_i_fu_3605_p4}};

assign p_Result_30_fu_3700_p3 = {{p_Result_6_i265_i_fu_3691_p4}, {p_Result_4_i264_i_fu_3682_p4}};

assign p_Result_31_fu_3784_p3 = {{p_Result_6_i268_i_fu_3775_p4}, {p_Result_4_i267_i_fu_3766_p4}};

assign p_Result_4_fu_1588_p3 = {{p_Result_6_i187_i_fu_1579_p4}, {p_Result_4_i186_i_fu_1570_p4}};

assign p_Result_4_i186_i_fu_1570_p4 = {{dataStreamBuffer0_read_reg_4451[31:24]}};

assign p_Result_4_i189_i_fu_1647_p4 = {{dataStreamBuffer0_read_reg_4451[47:40]}};

assign p_Result_4_i192_i_fu_1740_p4 = {{dataStreamBuffer0_read_reg_4451[63:56]}};

assign p_Result_4_i195_i_fu_1817_p4 = {{dataStreamBuffer0_read_reg_4451[79:72]}};

assign p_Result_4_i198_i_fu_1901_p4 = {{dataStreamBuffer0_read_reg_4451[111:104]}};

assign p_Result_4_i201_i_fu_1994_p4 = {{dataStreamBuffer0_read_reg_4451[127:120]}};

assign p_Result_4_i204_i_fu_2071_p4 = {{dataStreamBuffer0_read_reg_4451[143:136]}};

assign p_Result_4_i207_i_fu_2155_p4 = {{dataStreamBuffer0_read_reg_4451[159:152]}};

assign p_Result_4_i210_i_fu_2232_p4 = {{dataStreamBuffer0_read_reg_4451[175:168]}};

assign p_Result_4_i213_i_fu_2316_p4 = {{dataStreamBuffer0_read_reg_4451[191:184]}};

assign p_Result_4_i216_i_fu_2393_p4 = {{dataStreamBuffer0_read_reg_4451[207:200]}};

assign p_Result_4_i219_i_fu_2477_p4 = {{dataStreamBuffer0_read_reg_4451[223:216]}};

assign p_Result_4_i222_i_fu_2554_p4 = {{dataStreamBuffer0_read_reg_4451[239:232]}};

assign p_Result_4_i225_i_fu_2639_p4 = {{dataStreamBuffer0_read_reg_4451[255:248]}};

assign p_Result_4_i228_i_fu_2716_p4 = {{dataStreamBuffer0_read_reg_4451[271:264]}};

assign p_Result_4_i231_i_fu_2800_p4 = {{dataStreamBuffer0_read_reg_4451[287:280]}};

assign p_Result_4_i234_i_fu_2877_p4 = {{dataStreamBuffer0_read_reg_4451[303:296]}};

assign p_Result_4_i237_i_fu_2961_p4 = {{dataStreamBuffer0_read_reg_4451[319:312]}};

assign p_Result_4_i240_i_fu_3038_p4 = {{dataStreamBuffer0_read_reg_4451[335:328]}};

assign p_Result_4_i243_i_fu_3122_p4 = {{dataStreamBuffer0_read_reg_4451[351:344]}};

assign p_Result_4_i246_i_fu_3199_p4 = {{dataStreamBuffer0_read_reg_4451[367:360]}};

assign p_Result_4_i249_i_fu_3283_p4 = {{dataStreamBuffer0_read_reg_4451[383:376]}};

assign p_Result_4_i252_i_fu_3360_p4 = {{dataStreamBuffer0_read_reg_4451[399:392]}};

assign p_Result_4_i255_i_fu_3444_p4 = {{dataStreamBuffer0_read_reg_4451[415:408]}};

assign p_Result_4_i258_i_fu_3521_p4 = {{dataStreamBuffer0_read_reg_4451[431:424]}};

assign p_Result_4_i261_i_fu_3605_p4 = {{dataStreamBuffer0_read_reg_4451[447:440]}};

assign p_Result_4_i264_i_fu_3682_p4 = {{dataStreamBuffer0_read_reg_4451[463:456]}};

assign p_Result_4_i267_i_fu_3766_p4 = {{dataStreamBuffer0_read_reg_4451[479:472]}};

assign p_Result_4_i_i_fu_1492_p4 = {{dataStreamBuffer0_read_reg_4451[15:8]}};

assign p_Result_5_fu_1665_p3 = {{p_Result_6_i190_i_fu_1656_p4}, {p_Result_4_i189_i_fu_1647_p4}};

assign p_Result_6_fu_1758_p3 = {{p_Result_6_i193_i_fu_1749_p4}, {p_Result_4_i192_i_fu_1740_p4}};

assign p_Result_6_i187_i_fu_1579_p4 = {{dataStreamBuffer0_read_reg_4451[23:16]}};

assign p_Result_6_i190_i_fu_1656_p4 = {{dataStreamBuffer0_read_reg_4451[39:32]}};

assign p_Result_6_i193_i_fu_1749_p4 = {{dataStreamBuffer0_read_reg_4451[55:48]}};

assign p_Result_6_i196_i_fu_1826_p4 = {{dataStreamBuffer0_read_reg_4451[71:64]}};

assign p_Result_6_i199_i_fu_1910_p4 = {{dataStreamBuffer0_read_reg_4451[103:96]}};

assign p_Result_6_i202_i_fu_2003_p4 = {{dataStreamBuffer0_read_reg_4451[119:112]}};

assign p_Result_6_i205_i_fu_2080_p4 = {{dataStreamBuffer0_read_reg_4451[135:128]}};

assign p_Result_6_i208_i_fu_2164_p4 = {{dataStreamBuffer0_read_reg_4451[151:144]}};

assign p_Result_6_i211_i_fu_2241_p4 = {{dataStreamBuffer0_read_reg_4451[167:160]}};

assign p_Result_6_i214_i_fu_2325_p4 = {{dataStreamBuffer0_read_reg_4451[183:176]}};

assign p_Result_6_i217_i_fu_2402_p4 = {{dataStreamBuffer0_read_reg_4451[199:192]}};

assign p_Result_6_i220_i_fu_2486_p4 = {{dataStreamBuffer0_read_reg_4451[215:208]}};

assign p_Result_6_i223_i_fu_2563_p4 = {{dataStreamBuffer0_read_reg_4451[231:224]}};

assign p_Result_6_i226_i_fu_2648_p4 = {{dataStreamBuffer0_read_reg_4451[247:240]}};

assign p_Result_6_i229_i_fu_2725_p4 = {{dataStreamBuffer0_read_reg_4451[263:256]}};

assign p_Result_6_i232_i_fu_2809_p4 = {{dataStreamBuffer0_read_reg_4451[279:272]}};

assign p_Result_6_i235_i_fu_2886_p4 = {{dataStreamBuffer0_read_reg_4451[295:288]}};

assign p_Result_6_i238_i_fu_2970_p4 = {{dataStreamBuffer0_read_reg_4451[311:304]}};

assign p_Result_6_i241_i_fu_3047_p4 = {{dataStreamBuffer0_read_reg_4451[327:320]}};

assign p_Result_6_i244_i_fu_3131_p4 = {{dataStreamBuffer0_read_reg_4451[343:336]}};

assign p_Result_6_i247_i_fu_3208_p4 = {{dataStreamBuffer0_read_reg_4451[359:352]}};

assign p_Result_6_i250_i_fu_3292_p4 = {{dataStreamBuffer0_read_reg_4451[375:368]}};

assign p_Result_6_i253_i_fu_3369_p4 = {{dataStreamBuffer0_read_reg_4451[391:384]}};

assign p_Result_6_i256_i_fu_3453_p4 = {{dataStreamBuffer0_read_reg_4451[407:400]}};

assign p_Result_6_i259_i_fu_3530_p4 = {{dataStreamBuffer0_read_reg_4451[423:416]}};

assign p_Result_6_i262_i_fu_3614_p4 = {{dataStreamBuffer0_read_reg_4451[439:432]}};

assign p_Result_6_i265_i_fu_3691_p4 = {{dataStreamBuffer0_read_reg_4451[455:448]}};

assign p_Result_6_i268_i_fu_3775_p4 = {{dataStreamBuffer0_read_reg_4451[471:464]}};

assign p_Result_7_fu_1835_p3 = {{p_Result_6_i196_i_fu_1826_p4}, {p_Result_4_i195_i_fu_1817_p4}};

assign p_Result_8_fu_1919_p3 = {{p_Result_6_i199_i_fu_1910_p4}, {p_Result_4_i198_i_fu_1901_p4}};

assign p_Result_9_fu_2012_p3 = {{p_Result_6_i202_i_fu_2003_p4}, {p_Result_4_i201_i_fu_1994_p4}};

assign p_Result_s_fu_1504_p3 = {{trunc_ln674_1_fu_1501_p1}, {p_Result_4_i_i_fu_1492_p4}};

assign select_ln514_10_fu_3965_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_11_new_0_i_phi_fu_578_p4);

assign select_ln514_11_fu_3979_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_12_new_0_i_phi_fu_598_p4);

assign select_ln514_12_fu_3987_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_13_new_0_i_phi_fu_608_p4);

assign select_ln514_13_fu_4001_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_14_new_0_i_phi_fu_628_p4);

assign select_ln514_14_fu_4009_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_15_new_0_i_phi_fu_638_p4);

assign select_ln514_15_fu_4023_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_16_new_0_i_phi_fu_658_p4);

assign select_ln514_16_fu_4031_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_17_new_0_i_phi_fu_668_p4);

assign select_ln514_17_fu_4045_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_18_new_0_i_phi_fu_688_p4);

assign select_ln514_18_fu_4053_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_19_new_0_i_phi_fu_698_p4);

assign select_ln514_19_fu_4067_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_20_new_0_i_phi_fu_718_p4);

assign select_ln514_1_fu_3863_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_1_new_0_i_phi_fu_438_p4);

assign select_ln514_20_fu_4075_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_21_new_0_i_phi_fu_728_p4);

assign select_ln514_21_fu_4089_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_22_new_0_i_phi_fu_748_p4);

assign select_ln514_22_fu_4097_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_23_new_0_i_phi_fu_758_p4);

assign select_ln514_23_fu_4111_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_24_new_0_i_phi_fu_778_p4);

assign select_ln514_24_fu_4119_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_25_new_0_i_phi_fu_788_p4);

assign select_ln514_25_fu_4133_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_26_new_0_i_phi_fu_808_p4);

assign select_ln514_26_fu_4141_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_27_new_0_i_phi_fu_818_p4);

assign select_ln514_27_fu_4155_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_28_new_0_i_phi_fu_838_p4);

assign select_ln514_28_fu_4163_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_29_new_0_i_phi_fu_848_p4);

assign select_ln514_2_fu_3877_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_2_new_0_i_phi_fu_458_p4);

assign select_ln514_3_fu_3885_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_3_new_0_i_phi_fu_468_p4);

assign select_ln514_4_fu_3899_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_4_new_0_i_phi_fu_488_p4);

assign select_ln514_5_fu_3913_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_6_new_0_i_phi_fu_508_p4);

assign select_ln514_6_fu_3921_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_7_new_0_i_phi_fu_518_p4);

assign select_ln514_7_fu_3935_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_8_new_0_i_phi_fu_538_p4);

assign select_ln514_8_fu_3943_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_9_new_0_i_phi_fu_548_p4);

assign select_ln514_9_fu_3957_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_10_new_0_i_phi_fu_568_p4);

assign select_ln514_fu_3855_p3 = ((tmp_last_V_reg_4518[0:0] == 1'b1) ? 17'd0 : ap_phi_mux_cics_ip_sums_sum_V_0_new_1_i_phi_fu_428_p4);

assign select_ln878_10_fu_2384_p3 = ((icmp_ln878_5_fu_2258_p2[0:0] == 1'b1) ? zext_ln507_10_fu_2380_p1 : cics_ip_sums_sum_V_11);

assign select_ln878_11_fu_2468_p3 = ((icmp_ln878_6_fu_2419_p2[0:0] == 1'b1) ? zext_ln507_11_fu_2464_p1 : cics_ip_sums_sum_V_12);

assign select_ln878_12_fu_2545_p3 = ((icmp_ln878_6_fu_2419_p2[0:0] == 1'b1) ? zext_ln507_12_fu_2541_p1 : cics_ip_sums_sum_V_13);

assign select_ln878_13_fu_2630_p3 = ((tmp_48_fu_2580_p3[0:0] == 1'b1) ? zext_ln507_13_fu_2626_p1 : cics_ip_sums_sum_V_14);

assign select_ln878_14_fu_2707_p3 = ((tmp_48_fu_2580_p3[0:0] == 1'b1) ? zext_ln507_14_fu_2703_p1 : cics_ip_sums_sum_V_15);

assign select_ln878_15_fu_2791_p3 = ((icmp_ln878_7_fu_2742_p2[0:0] == 1'b1) ? zext_ln507_15_fu_2787_p1 : cics_ip_sums_sum_V_16);

assign select_ln878_16_fu_2868_p3 = ((icmp_ln878_7_fu_2742_p2[0:0] == 1'b1) ? zext_ln507_16_fu_2864_p1 : cics_ip_sums_sum_V_17);

assign select_ln878_17_fu_2952_p3 = ((icmp_ln878_8_fu_2903_p2[0:0] == 1'b1) ? zext_ln507_17_fu_2948_p1 : cics_ip_sums_sum_V_18);

assign select_ln878_18_fu_3029_p3 = ((icmp_ln878_8_fu_2903_p2[0:0] == 1'b1) ? zext_ln507_18_fu_3025_p1 : cics_ip_sums_sum_V_19);

assign select_ln878_19_fu_3113_p3 = ((icmp_ln878_9_fu_3064_p2[0:0] == 1'b1) ? zext_ln507_19_fu_3109_p1 : cics_ip_sums_sum_V_20);

assign select_ln878_1_fu_1638_p3 = ((icmp_ln878_fu_1512_p2[0:0] == 1'b1) ? zext_ln507_1_fu_1634_p1 : cics_ip_sums_sum_V_1);

assign select_ln878_20_fu_3190_p3 = ((icmp_ln878_9_fu_3064_p2[0:0] == 1'b1) ? zext_ln507_20_fu_3186_p1 : cics_ip_sums_sum_V_21);

assign select_ln878_21_fu_3274_p3 = ((icmp_ln878_10_fu_3225_p2[0:0] == 1'b1) ? zext_ln507_21_fu_3270_p1 : cics_ip_sums_sum_V_22);

assign select_ln878_22_fu_3351_p3 = ((icmp_ln878_10_fu_3225_p2[0:0] == 1'b1) ? zext_ln507_22_fu_3347_p1 : cics_ip_sums_sum_V_23);

assign select_ln878_23_fu_3435_p3 = ((icmp_ln878_11_fu_3386_p2[0:0] == 1'b1) ? zext_ln507_23_fu_3431_p1 : cics_ip_sums_sum_V_24);

assign select_ln878_24_fu_3512_p3 = ((icmp_ln878_11_fu_3386_p2[0:0] == 1'b1) ? zext_ln507_24_fu_3508_p1 : cics_ip_sums_sum_V_25);

assign select_ln878_25_fu_3596_p3 = ((icmp_ln878_12_fu_3547_p2[0:0] == 1'b1) ? zext_ln507_25_fu_3592_p1 : cics_ip_sums_sum_V_26);

assign select_ln878_26_fu_3673_p3 = ((icmp_ln878_12_fu_3547_p2[0:0] == 1'b1) ? zext_ln507_26_fu_3669_p1 : cics_ip_sums_sum_V_27);

assign select_ln878_27_fu_3757_p3 = ((icmp_ln878_13_fu_3708_p2[0:0] == 1'b1) ? zext_ln507_27_fu_3753_p1 : cics_ip_sums_sum_V_28);

assign select_ln878_28_fu_3834_p3 = ((icmp_ln878_13_fu_3708_p2[0:0] == 1'b1) ? zext_ln507_28_fu_3830_p1 : cics_ip_sums_sum_V_29);

assign select_ln878_2_fu_1731_p3 = ((icmp_ln878_1_fu_1682_p2[0:0] == 1'b1) ? zext_ln507_2_fu_1727_p1 : cics_ip_sums_sum_V_2);

assign select_ln878_3_fu_1808_p3 = ((icmp_ln878_1_fu_1682_p2[0:0] == 1'b1) ? zext_ln507_3_fu_1804_p1 : cics_ip_sums_sum_V_3);

assign select_ln878_4_fu_1892_p3 = ((icmp_ln878_2_fu_1843_p2[0:0] == 1'b1) ? zext_ln507_4_fu_1888_p1 : cics_ip_sums_sum_V_4);

assign select_ln878_5_fu_1985_p3 = ((icmp_ln878_3_fu_1936_p2[0:0] == 1'b1) ? zext_ln507_5_fu_1981_p1 : cics_ip_sums_sum_V_6);

assign select_ln878_6_fu_2062_p3 = ((icmp_ln878_3_fu_1936_p2[0:0] == 1'b1) ? zext_ln507_6_fu_2058_p1 : cics_ip_sums_sum_V_7);

assign select_ln878_7_fu_2146_p3 = ((icmp_ln878_4_fu_2097_p2[0:0] == 1'b1) ? zext_ln507_7_fu_2142_p1 : cics_ip_sums_sum_V_8);

assign select_ln878_8_fu_2223_p3 = ((icmp_ln878_4_fu_2097_p2[0:0] == 1'b1) ? zext_ln507_8_fu_2219_p1 : cics_ip_sums_sum_V_9);

assign select_ln878_9_fu_2307_p3 = ((icmp_ln878_5_fu_2258_p2[0:0] == 1'b1) ? zext_ln507_9_fu_2303_p1 : cics_ip_sums_sum_V_10);

assign select_ln878_fu_1561_p3 = ((icmp_ln878_fu_1512_p2[0:0] == 1'b1) ? zext_ln507_fu_1557_p1 : cics_ip_sums_sum_V_0);

assign subSumFifo_din = tmp_27_i_fu_4351_p59;

assign tmp_27_i_fu_4351_p59 = {{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{{64'd0}, {select_ln878_28_reg_4712}}}, {15'd0}}}, {select_ln878_27_reg_4707}}}, {15'd0}}}, {select_ln878_26_reg_4702}}}, {15'd0}}}, {select_ln878_25_reg_4697}}}, {15'd0}}}, {select_ln878_24_reg_4692}}}, {15'd0}}}, {select_ln878_23_reg_4687}}}, {15'd0}}}, {select_ln878_22_reg_4682}}}, {15'd0}}}, {select_ln878_21_reg_4677}}}, {15'd0}}}, {select_ln878_20_reg_4672}}}, {15'd0}}}, {select_ln878_19_reg_4667}}}, {15'd0}}}, {select_ln878_18_reg_4662}}}, {15'd0}}}, {select_ln878_17_reg_4657}}}, {15'd0}}}, {select_ln878_16_reg_4652}}}, {15'd0}}}, {select_ln878_15_reg_4647}}}, {15'd0}}}, {select_ln878_14_reg_4642}}}, {15'd0}}}, {select_ln878_13_reg_4637}}}, {15'd0}}}, {select_ln878_12_reg_4632}}}, {15'd0}}}, {select_ln878_11_reg_4627}}}, {15'd0}}}, {select_ln878_10_reg_4622}}}, {15'd0}}}, {select_ln878_9_reg_4617}}}, {15'd0}}}, {select_ln878_8_reg_4612}}}, {15'd0}}}, {select_ln878_7_reg_4607}}}, {15'd0}}}, {select_ln878_6_reg_4602}}}, {15'd0}}}, {select_ln878_5_reg_4597}}}, {47'd0}}}, {select_ln878_4_reg_4592}}}, {15'd0}}}, {select_ln878_3_reg_4587}}}, {15'd0}}}, {select_ln878_2_reg_4582}}}, {15'd0}}}, {select_ln878_1_reg_4577}}}, {15'd0}}}, {select_ln878_reg_4572}};

assign tmp_34_fu_1610_p3 = add_ln691_31_fu_1604_p2[32'd16];

assign tmp_35_fu_1673_p4 = {{dataStreamBuffer0_read_reg_4451[3:1]}};

assign tmp_36_fu_1703_p3 = add_ln691_32_fu_1697_p2[32'd16];

assign tmp_37_fu_1780_p3 = add_ln691_33_fu_1774_p2[32'd16];

assign tmp_38_fu_1864_p3 = add_ln691_34_fu_1858_p2[32'd16];

assign tmp_39_fu_1927_p4 = {{dataStreamBuffer0_read_reg_4451[3:2]}};

assign tmp_40_fu_1957_p3 = add_ln691_35_fu_1951_p2[32'd16];

assign tmp_41_fu_2034_p3 = add_ln691_36_fu_2028_p2[32'd16];

assign tmp_42_fu_2118_p3 = add_ln691_37_fu_2112_p2[32'd16];

assign tmp_43_fu_2195_p3 = add_ln691_38_fu_2189_p2[32'd16];

assign tmp_44_fu_2279_p3 = add_ln691_39_fu_2273_p2[32'd16];

assign tmp_45_fu_2356_p3 = add_ln691_40_fu_2350_p2[32'd16];

assign tmp_46_fu_2440_p3 = add_ln691_41_fu_2434_p2[32'd16];

assign tmp_47_fu_2517_p3 = add_ln691_42_fu_2511_p2[32'd16];

assign tmp_48_fu_2580_p3 = dataStreamBuffer0_read_reg_4451[32'd3];

assign tmp_49_fu_2602_p3 = add_ln691_43_fu_2596_p2[32'd16];

assign tmp_50_fu_2679_p3 = add_ln691_44_fu_2673_p2[32'd16];

assign tmp_51_fu_2763_p3 = add_ln691_45_fu_2757_p2[32'd16];

assign tmp_52_fu_2840_p3 = add_ln691_46_fu_2834_p2[32'd16];

assign tmp_53_fu_2924_p3 = add_ln691_47_fu_2918_p2[32'd16];

assign tmp_54_fu_3001_p3 = add_ln691_48_fu_2995_p2[32'd16];

assign tmp_55_fu_3085_p3 = add_ln691_49_fu_3079_p2[32'd16];

assign tmp_56_fu_3162_p3 = add_ln691_50_fu_3156_p2[32'd16];

assign tmp_57_fu_3246_p3 = add_ln691_51_fu_3240_p2[32'd16];

assign tmp_58_fu_3323_p3 = add_ln691_52_fu_3317_p2[32'd16];

assign tmp_59_fu_3407_p3 = add_ln691_53_fu_3401_p2[32'd16];

assign tmp_60_fu_3484_p3 = add_ln691_54_fu_3478_p2[32'd16];

assign tmp_61_fu_3568_p3 = add_ln691_55_fu_3562_p2[32'd16];

assign tmp_62_fu_3645_p3 = add_ln691_56_fu_3639_p2[32'd16];

assign tmp_63_fu_3729_p3 = add_ln691_57_fu_3723_p2[32'd16];

assign tmp_64_fu_3806_p3 = add_ln691_58_fu_3800_p2[32'd16];

assign tmp_fu_1533_p3 = add_ln691_fu_1527_p2[32'd16];

assign tmp_i_nbreadreq_fu_376_p3 = dataStreamBuffer0_empty_n;

assign trunc_ln674_1_fu_1501_p1 = dataStreamBuffer0_read_reg_4451[7:0];

assign trunc_ln674_fu_1489_p1 = dataStreamBuffer0_read_reg_4451[3:0];

assign trunc_ln691_10_fu_1600_p1 = cics_ip_sums_sum_V_1[15:0];

assign trunc_ln691_11_fu_1693_p1 = cics_ip_sums_sum_V_2[15:0];

assign trunc_ln691_12_fu_1770_p1 = cics_ip_sums_sum_V_3[15:0];

assign trunc_ln691_13_fu_1854_p1 = cics_ip_sums_sum_V_4[15:0];

assign trunc_ln691_14_fu_1947_p1 = cics_ip_sums_sum_V_6[15:0];

assign trunc_ln691_15_fu_2024_p1 = cics_ip_sums_sum_V_7[15:0];

assign trunc_ln691_16_fu_2108_p1 = cics_ip_sums_sum_V_8[15:0];

assign trunc_ln691_17_fu_2185_p1 = cics_ip_sums_sum_V_9[15:0];

assign trunc_ln691_18_fu_2269_p1 = cics_ip_sums_sum_V_10[15:0];

assign trunc_ln691_19_fu_2346_p1 = cics_ip_sums_sum_V_11[15:0];

assign trunc_ln691_20_fu_2430_p1 = cics_ip_sums_sum_V_12[15:0];

assign trunc_ln691_21_fu_2507_p1 = cics_ip_sums_sum_V_13[15:0];

assign trunc_ln691_22_fu_2592_p1 = cics_ip_sums_sum_V_14[15:0];

assign trunc_ln691_23_fu_2669_p1 = cics_ip_sums_sum_V_15[15:0];

assign trunc_ln691_24_fu_2753_p1 = cics_ip_sums_sum_V_16[15:0];

assign trunc_ln691_25_fu_2830_p1 = cics_ip_sums_sum_V_17[15:0];

assign trunc_ln691_26_fu_2914_p1 = cics_ip_sums_sum_V_18[15:0];

assign trunc_ln691_27_fu_2991_p1 = cics_ip_sums_sum_V_19[15:0];

assign trunc_ln691_28_fu_3075_p1 = cics_ip_sums_sum_V_20[15:0];

assign trunc_ln691_29_fu_3152_p1 = cics_ip_sums_sum_V_21[15:0];

assign trunc_ln691_30_fu_3236_p1 = cics_ip_sums_sum_V_22[15:0];

assign trunc_ln691_31_fu_3313_p1 = cics_ip_sums_sum_V_23[15:0];

assign trunc_ln691_32_fu_3397_p1 = cics_ip_sums_sum_V_24[15:0];

assign trunc_ln691_33_fu_3474_p1 = cics_ip_sums_sum_V_25[15:0];

assign trunc_ln691_34_fu_3558_p1 = cics_ip_sums_sum_V_26[15:0];

assign trunc_ln691_35_fu_3635_p1 = cics_ip_sums_sum_V_27[15:0];

assign trunc_ln691_36_fu_3719_p1 = cics_ip_sums_sum_V_28[15:0];

assign trunc_ln691_37_fu_3796_p1 = cics_ip_sums_sum_V_29[15:0];

assign trunc_ln691_fu_1523_p1 = cics_ip_sums_sum_V_0[15:0];

assign zext_ln1497_32_fu_1618_p1 = tmp_34_fu_1610_p3;

assign zext_ln1497_33_fu_1711_p1 = tmp_36_fu_1703_p3;

assign zext_ln1497_34_fu_1788_p1 = tmp_37_fu_1780_p3;

assign zext_ln1497_35_fu_1872_p1 = tmp_38_fu_1864_p3;

assign zext_ln1497_36_fu_1965_p1 = tmp_40_fu_1957_p3;

assign zext_ln1497_37_fu_2042_p1 = tmp_41_fu_2034_p3;

assign zext_ln1497_38_fu_2126_p1 = tmp_42_fu_2118_p3;

assign zext_ln1497_39_fu_2203_p1 = tmp_43_fu_2195_p3;

assign zext_ln1497_40_fu_2287_p1 = tmp_44_fu_2279_p3;

assign zext_ln1497_41_fu_2364_p1 = tmp_45_fu_2356_p3;

assign zext_ln1497_42_fu_2448_p1 = tmp_46_fu_2440_p3;

assign zext_ln1497_43_fu_2525_p1 = tmp_47_fu_2517_p3;

assign zext_ln1497_44_fu_2610_p1 = tmp_49_fu_2602_p3;

assign zext_ln1497_45_fu_2687_p1 = tmp_50_fu_2679_p3;

assign zext_ln1497_46_fu_2771_p1 = tmp_51_fu_2763_p3;

assign zext_ln1497_47_fu_2848_p1 = tmp_52_fu_2840_p3;

assign zext_ln1497_48_fu_2932_p1 = tmp_53_fu_2924_p3;

assign zext_ln1497_49_fu_3009_p1 = tmp_54_fu_3001_p3;

assign zext_ln1497_50_fu_3093_p1 = tmp_55_fu_3085_p3;

assign zext_ln1497_51_fu_3170_p1 = tmp_56_fu_3162_p3;

assign zext_ln1497_52_fu_3254_p1 = tmp_57_fu_3246_p3;

assign zext_ln1497_53_fu_3331_p1 = tmp_58_fu_3323_p3;

assign zext_ln1497_54_fu_3415_p1 = tmp_59_fu_3407_p3;

assign zext_ln1497_55_fu_3492_p1 = tmp_60_fu_3484_p3;

assign zext_ln1497_56_fu_3576_p1 = tmp_61_fu_3568_p3;

assign zext_ln1497_57_fu_3653_p1 = tmp_62_fu_3645_p3;

assign zext_ln1497_58_fu_3737_p1 = tmp_63_fu_3729_p3;

assign zext_ln1497_59_fu_3814_p1 = tmp_64_fu_3806_p3;

assign zext_ln1497_fu_1541_p1 = tmp_fu_1533_p3;

assign zext_ln507_10_fu_2380_p1 = add_ln213_60_fu_2374_p2;

assign zext_ln507_11_fu_2464_p1 = add_ln213_61_fu_2458_p2;

assign zext_ln507_12_fu_2541_p1 = add_ln213_62_fu_2535_p2;

assign zext_ln507_13_fu_2626_p1 = add_ln213_63_fu_2620_p2;

assign zext_ln507_14_fu_2703_p1 = add_ln213_64_fu_2697_p2;

assign zext_ln507_15_fu_2787_p1 = add_ln213_65_fu_2781_p2;

assign zext_ln507_16_fu_2864_p1 = add_ln213_66_fu_2858_p2;

assign zext_ln507_17_fu_2948_p1 = add_ln213_67_fu_2942_p2;

assign zext_ln507_18_fu_3025_p1 = add_ln213_68_fu_3019_p2;

assign zext_ln507_19_fu_3109_p1 = add_ln213_69_fu_3103_p2;

assign zext_ln507_1_fu_1634_p1 = add_ln213_51_fu_1628_p2;

assign zext_ln507_20_fu_3186_p1 = add_ln213_70_fu_3180_p2;

assign zext_ln507_21_fu_3270_p1 = add_ln213_71_fu_3264_p2;

assign zext_ln507_22_fu_3347_p1 = add_ln213_72_fu_3341_p2;

assign zext_ln507_23_fu_3431_p1 = add_ln213_73_fu_3425_p2;

assign zext_ln507_24_fu_3508_p1 = add_ln213_74_fu_3502_p2;

assign zext_ln507_25_fu_3592_p1 = add_ln213_75_fu_3586_p2;

assign zext_ln507_26_fu_3669_p1 = add_ln213_76_fu_3663_p2;

assign zext_ln507_27_fu_3753_p1 = add_ln213_77_fu_3747_p2;

assign zext_ln507_28_fu_3830_p1 = add_ln213_78_fu_3824_p2;

assign zext_ln507_2_fu_1727_p1 = add_ln213_52_fu_1721_p2;

assign zext_ln507_3_fu_1804_p1 = add_ln213_53_fu_1798_p2;

assign zext_ln507_4_fu_1888_p1 = add_ln213_54_fu_1882_p2;

assign zext_ln507_5_fu_1981_p1 = add_ln213_55_fu_1975_p2;

assign zext_ln507_6_fu_2058_p1 = add_ln213_56_fu_2052_p2;

assign zext_ln507_7_fu_2142_p1 = add_ln213_57_fu_2136_p2;

assign zext_ln507_8_fu_2219_p1 = add_ln213_58_fu_2213_p2;

assign zext_ln507_9_fu_2303_p1 = add_ln213_59_fu_2297_p2;

assign zext_ln507_fu_1557_p1 = add_ln213_fu_1551_p2;

assign zext_ln691_29_fu_1596_p1 = p_Result_4_fu_1588_p3;

assign zext_ln691_30_fu_1689_p1 = p_Result_5_fu_1665_p3;

assign zext_ln691_31_fu_1766_p1 = p_Result_6_fu_1758_p3;

assign zext_ln691_32_fu_1850_p1 = p_Result_7_fu_1835_p3;

assign zext_ln691_33_fu_1943_p1 = p_Result_8_fu_1919_p3;

assign zext_ln691_34_fu_2020_p1 = p_Result_9_fu_2012_p3;

assign zext_ln691_35_fu_2104_p1 = p_Result_10_fu_2089_p3;

assign zext_ln691_36_fu_2181_p1 = p_Result_11_fu_2173_p3;

assign zext_ln691_37_fu_2265_p1 = p_Result_12_fu_2250_p3;

assign zext_ln691_38_fu_2342_p1 = p_Result_13_fu_2334_p3;

assign zext_ln691_39_fu_2426_p1 = p_Result_14_fu_2411_p3;

assign zext_ln691_40_fu_2503_p1 = p_Result_15_fu_2495_p3;

assign zext_ln691_41_fu_2588_p1 = p_Result_16_fu_2572_p3;

assign zext_ln691_42_fu_2665_p1 = p_Result_17_fu_2657_p3;

assign zext_ln691_43_fu_2749_p1 = p_Result_18_fu_2734_p3;

assign zext_ln691_44_fu_2826_p1 = p_Result_19_fu_2818_p3;

assign zext_ln691_45_fu_2910_p1 = p_Result_20_fu_2895_p3;

assign zext_ln691_46_fu_2987_p1 = p_Result_21_fu_2979_p3;

assign zext_ln691_47_fu_3071_p1 = p_Result_22_fu_3056_p3;

assign zext_ln691_48_fu_3148_p1 = p_Result_23_fu_3140_p3;

assign zext_ln691_49_fu_3232_p1 = p_Result_24_fu_3217_p3;

assign zext_ln691_50_fu_3309_p1 = p_Result_25_fu_3301_p3;

assign zext_ln691_51_fu_3393_p1 = p_Result_26_fu_3378_p3;

assign zext_ln691_52_fu_3470_p1 = p_Result_27_fu_3462_p3;

assign zext_ln691_53_fu_3554_p1 = p_Result_28_fu_3539_p3;

assign zext_ln691_54_fu_3631_p1 = p_Result_29_fu_3623_p3;

assign zext_ln691_55_fu_3715_p1 = p_Result_30_fu_3700_p3;

assign zext_ln691_56_fu_3792_p1 = p_Result_31_fu_3784_p3;

assign zext_ln691_fu_1519_p1 = p_Result_s_fu_1504_p3;

endmodule //mac_ip_encode_top_mac_compute_ipv4_checksum
