$version Generated by simsys.py $end
$date Saturday, 25 Jul 2020 at 19:36:48 $end
$timescale 1ns $end
$scope module SYSTEM $end
	$scope module clr0 $end
		$var wire 1 W0 clr0_Q $end
	$upscope $end
	$scope module cnt0 $end
		$var wire 1 W2 cnt0_trg $end
		$var wire 1 W4 cnt0_clr $end
		$var wire 4 W6 cnt0_Q[3:0] $end
	$upscope $end
$upscope $end
$enddefinitions $end
#0 1W0 b0011 W6 UW4 1W2 
#1 0W4 
#2 b0000 W6 
#10 0W0 0W2 
#16 1W4 
#20 1W0 1W2 
#21 b0001 W6 
#30 0W0 0W2 
#40 1W0 1W2 
#41 b0010 W6 
#50 0W0 0W2 
#60 1W0 1W2 
#61 b0011 W6 
#70 0W0 0W2 
#80 1W0 1W2 
#81 b0100 W6 
#90 0W0 0W2 
#100 1W0 1W2 
#101 b0101 W6 
#110 0W0 0W2 
#120 1W0 1W2 
#121 b0110 W6 
#130 0W0 0W2 
#140 1W0 1W2 
#141 b0111 W6 
#150 0W0 0W2 
#160 1W0 1W2 
#161 b1000 W6 
#170 0W0 0W2 
#180 1W0 1W2 
#181 b1001 W6 
#190 0W0 0W2 
#200 1W0 1W2 
#201 b1010 W6 
#210 0W0 0W2 
#220 1W0 1W2 
#221 b1011 W6 
#230 0W0 0W2 
#240 1W0 1W2 
#241 b1100 W6 
