/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/xdma_v4_1_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap xdma_v4_1_1 /home/feilong/Storages/fpga/000_vivado_sim_linux32/xdma_v4_1_1
/opt/intelFPGA/18.0/modelsim_ase/bin/vlog  -32 -L xdma_v4_1_1 +incdir+/home/feilong/.cxl.ip/incl -sv -work xdma_v4_1_1 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/xdma_v4_1_1/.cxl.systemverilog.xdma_v4_1_1.xdma_v4_1_1.lin64.cmf
