/* Generated by Yosys 0.60+36 (git sha1 2833a4450, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
(* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:9.1-106.10" *)
module uart_axi(s_axi_aclk, s_axi_aresetn, s_axi_awaddr, s_axi_awprot, s_axi_awvalid, s_axi_awready, s_axi_wdata, s_axi_wstrb, s_axi_wvalid, s_axi_wready, s_axi_bresp, s_axi_bvalid, s_axi_bready, s_axi_araddr, s_axi_arprot, s_axi_arvalid, s_axi_arready, s_axi_rdata, s_axi_rresp, s_axi_rvalid, s_axi_rready
, uart_rxd, uart_txd, intr);
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:13.25-13.35" *)
  input s_axi_aclk;
  wire s_axi_aclk;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:14.25-14.38" *)
  input s_axi_aresetn;
  wire s_axi_aresetn;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:15.25-15.37" *)
  input [31:0] s_axi_awaddr;
  wire [31:0] s_axi_awaddr;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:16.25-16.37" *)
  input [2:0] s_axi_awprot;
  wire [2:0] s_axi_awprot;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:17.25-17.38" *)
  input s_axi_awvalid;
  wire s_axi_awvalid;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:18.25-18.38" *)
  output s_axi_awready;
  wire s_axi_awready;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:19.25-19.36" *)
  input [31:0] s_axi_wdata;
  wire [31:0] s_axi_wdata;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:20.25-20.36" *)
  input [3:0] s_axi_wstrb;
  wire [3:0] s_axi_wstrb;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:21.25-21.37" *)
  input s_axi_wvalid;
  wire s_axi_wvalid;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:22.25-22.37" *)
  output s_axi_wready;
  wire s_axi_wready;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:23.25-23.36" *)
  output [1:0] s_axi_bresp;
  wire [1:0] s_axi_bresp;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:24.25-24.37" *)
  output s_axi_bvalid;
  wire s_axi_bvalid;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:25.25-25.37" *)
  input s_axi_bready;
  wire s_axi_bready;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:26.25-26.37" *)
  input [31:0] s_axi_araddr;
  wire [31:0] s_axi_araddr;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:27.25-27.37" *)
  input [2:0] s_axi_arprot;
  wire [2:0] s_axi_arprot;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:28.25-28.38" *)
  input s_axi_arvalid;
  wire s_axi_arvalid;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:29.25-29.38" *)
  output s_axi_arready;
  wire s_axi_arready;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:30.25-30.36" *)
  output [31:0] s_axi_rdata;
  wire [31:0] s_axi_rdata;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:31.25-31.36" *)
  output [1:0] s_axi_rresp;
  wire [1:0] s_axi_rresp;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:32.25-32.37" *)
  output s_axi_rvalid;
  wire s_axi_rvalid;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:33.25-33.37" *)
  input s_axi_rready;
  wire s_axi_rready;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:36.18-36.26" *)
  input uart_rxd;
  wire uart_rxd;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:37.18-37.26" *)
  output uart_txd;
  wire uart_txd;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:40.18-40.22" *)
  output intr;
  wire intr;
  (* hdlname = "adapter_inst aclk" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:15.17-15.21" *)
  wire \adapter_inst.aclk ;
  (* hdlname = "adapter_inst aresetn" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:16.17-16.24" *)
  wire \adapter_inst.aresetn ;
  (* hdlname = "adapter_inst reg_addr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:52.39-52.47" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \adapter_inst.reg_addr ;
  (* hdlname = "adapter_inst reg_be" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:57.39-57.45" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \adapter_inst.reg_be ;
  (* hdlname = "adapter_inst reg_rdata" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:54.39-54.48" *)
  wire [31:0] \adapter_inst.reg_rdata ;
  (* hdlname = "adapter_inst reg_wdata" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:53.39-53.48" *)
  wire [31:0] \adapter_inst.reg_wdata ;
  (* hdlname = "adapter_inst s_axi_araddr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:38.35-38.47" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \adapter_inst.s_axi_araddr ;
  (* hdlname = "adapter_inst s_axi_arprot" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:40.35-40.47" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \adapter_inst.s_axi_arprot ;
  (* hdlname = "adapter_inst s_axi_arready" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:43.35-43.48" *)
  wire \adapter_inst.s_axi_arready ;
  (* hdlname = "adapter_inst s_axi_arvalid" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:42.35-42.48" *)
  wire \adapter_inst.s_axi_arvalid ;
  (* hdlname = "adapter_inst s_axi_awaddr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:19.35-19.47" *)
  (* unused_bits = "8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \adapter_inst.s_axi_awaddr ;
  (* hdlname = "adapter_inst s_axi_awprot" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:21.35-21.47" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] \adapter_inst.s_axi_awprot ;
  (* hdlname = "adapter_inst s_axi_awready" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:24.35-24.48" *)
  wire \adapter_inst.s_axi_awready ;
  (* hdlname = "adapter_inst s_axi_awvalid" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:23.35-23.48" *)
  wire \adapter_inst.s_axi_awvalid ;
  (* hdlname = "adapter_inst s_axi_bready" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:35.24-35.36" *)
  wire \adapter_inst.s_axi_bready ;
  (* hdlname = "adapter_inst s_axi_bresp" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:33.24-33.35" *)
  wire [1:0] \adapter_inst.s_axi_bresp ;
  (* hdlname = "adapter_inst s_axi_bvalid" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:34.24-34.36" *)
  wire \adapter_inst.s_axi_bvalid ;
  (* hdlname = "adapter_inst s_axi_rdata" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:46.35-46.46" *)
  wire [31:0] \adapter_inst.s_axi_rdata ;
  (* hdlname = "adapter_inst s_axi_rready" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:49.35-49.47" *)
  wire \adapter_inst.s_axi_rready ;
  (* hdlname = "adapter_inst s_axi_rresp" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:47.35-47.46" *)
  wire [1:0] \adapter_inst.s_axi_rresp ;
  (* hdlname = "adapter_inst s_axi_rvalid" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:48.35-48.47" *)
  wire \adapter_inst.s_axi_rvalid ;
  (* hdlname = "adapter_inst s_axi_wdata" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:27.39-27.50" *)
  wire [31:0] \adapter_inst.s_axi_wdata ;
  (* hdlname = "adapter_inst s_axi_wready" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:30.39-30.51" *)
  wire \adapter_inst.s_axi_wready ;
  (* hdlname = "adapter_inst s_axi_wstrb" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:28.39-28.50" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \adapter_inst.s_axi_wstrb ;
  (* hdlname = "adapter_inst s_axi_wvalid" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:29.39-29.51" *)
  wire \adapter_inst.s_axi_wvalid ;
  (* hdlname = "core_inst clk" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:22.17-22.20" *)
  wire \core_inst.clk ;
  (* hdlname = "core_inst intr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:38.18-38.22" *)
  wire \core_inst.intr ;
  (* hdlname = "core_inst parity_cfg" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:67.16-67.26" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \core_inst.parity_cfg ;
  (* hdlname = "core_inst reg_addr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:30.25-30.33" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [31:0] \core_inst.reg_addr ;
  (* hdlname = "core_inst reg_be" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:35.25-35.31" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] \core_inst.reg_be ;
  (* hdlname = "core_inst reg_cr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:51.16-51.22" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31" *)
  wire [31:0] \core_inst.reg_cr ;
  (* hdlname = "core_inst reg_rdata" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:32.25-32.34" *)
  wire [31:0] \core_inst.reg_rdata ;
  (* hdlname = "core_inst reg_sr" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:50.16-50.22" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [31:0] \core_inst.reg_sr ;
  (* hdlname = "core_inst reg_wdata" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:31.25-31.34" *)
  wire [31:0] \core_inst.reg_wdata ;
  (* hdlname = "core_inst rst_n" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:23.17-23.22" *)
  wire \core_inst.rst_n ;
  (* hdlname = "core_inst rx_en" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:65.16-65.21" *)
  (* unused_bits = "0" *)
  wire \core_inst.rx_en ;
  (* hdlname = "core_inst rx_parity_bit" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:231.15-231.28" *)
  wire \core_inst.rx_parity_bit ;
  wire \core_inst.rx_parity_bit_SB_DFFE_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 ;
  wire \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  (* hdlname = "core_inst rx_ready" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:59.16-59.24" *)
  (* unused_bits = "0" *)
  wire \core_inst.rx_ready ;
  (* hdlname = "core_inst rx_shifter" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:230.15-230.25" *)
  wire [7:0] \core_inst.rx_shifter ;
  (* hdlname = "core_inst stop_bits_cfg" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:66.16-66.29" *)
  (* unused_bits = "0 1" *)
  wire [1:0] \core_inst.stop_bits_cfg ;
  (* hdlname = "core_inst stop_err" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:61.16-61.24" *)
  (* unused_bits = "0" *)
  wire \core_inst.stop_err ;
  (* hdlname = "core_inst tx_busy" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:57.16-57.23" *)
  (* unused_bits = "0" *)
  wire \core_inst.tx_busy ;
  (* hdlname = "core_inst tx_done" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:58.16-58.23" *)
  (* unused_bits = "0" *)
  wire \core_inst.tx_done ;
  (* hdlname = "core_inst tx_en" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:64.16-64.21" *)
  (* unused_bits = "0" *)
  wire \core_inst.tx_en ;
  (* hdlname = "core_inst tx_shift_reg" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:161.16-161.28" *)
  wire [11:0] \core_inst.tx_shift_reg ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_I0 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1 ;
  wire [1:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_E ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [0:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O ;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 ;
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_O ;
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O ;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CI ;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 ;
  wire \core_inst.tx_shift_reg_SB_DFFESS_Q_D ;
  wire \core_inst.tx_shift_reg_SB_DFFESS_Q_S ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_1_D ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_2_D ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_3_D ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_4_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_5_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_6_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_7_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3 ;
  wire \core_inst.tx_shift_reg_SB_DFFE_Q_D ;
  (* hdlname = "core_inst tx_start" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:45.16-45.24" *)
  wire \core_inst.tx_start ;
  wire \core_inst.tx_start_SB_DFFR_Q_D ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2 ;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0 ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_start_SB_LUT4_I0_O ;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire \core_inst.tx_start_SB_LUT4_I2_O ;
  (* enum_type = "$enum0" *)
  (* enum_value_00 = "\\TX_IDLE" *)
  (* enum_value_01 = "\\TX_START" *)
  (* enum_value_10 = "\\TX_DATA" *)
  (* enum_value_11 = "\\TX_STOP" *)
  (* hdlname = "core_inst tx_state" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:170.14-170.22" *)
  (* unused_bits = "0" *)
  (* wiretype = "\\tx_state_t" *)
  wire [1:0] \core_inst.tx_state ;
  (* hdlname = "core_inst uart_rxd" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:26.18-26.26" *)
  wire \core_inst.uart_rxd ;
  (* hdlname = "core_inst uart_txd" *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:27.18-27.26" *)
  wire \core_inst.uart_txd ;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0;
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [7:0] reg_addr;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:49.16-49.22" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] reg_be;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:46.16-46.25" *)
  wire [31:0] reg_rdata;
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_axi.sv:45.16-45.25" *)
  wire [31:0] reg_wdata;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_araddr_SB_LUT4_I0_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_araddr_SB_LUT4_I0_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_araddr_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_araddr_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_aresetn_SB_LUT4_I0_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI;
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3;
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3;
  wire s_axi_aresetn_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I1_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_aresetn_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_aresetn_SB_LUT4_I1_O;
  wire s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O;
  wire s_axi_aresetn_SB_LUT4_I3_O;
  wire s_axi_arready_SB_DFFR_Q_D;
  wire s_axi_arvalid_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q;
  wire s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D;
  wire s_axi_awready_SB_DFFR_Q_D;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:94.3-106.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_bready_SB_LUT4_I1_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_bready_SB_LUT4_I1_I3;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:64.3-79.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire s_axi_bready_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q;
  wire s_axi_bvalid_SB_DFFER_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_10_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_11_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_13_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_14_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_16_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_17_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_18_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_19_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_20_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_21_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_23_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_24_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_25_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_26_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_27_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1;
  wire s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0;
  wire s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_29_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_CARRY_I0_CO;
  wire s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_30_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_30_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_rdata_SB_LUT4_O_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0;
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] s_axi_rdata_SB_LUT4_O_5_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO;
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI;
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3;
  wire [15:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_6_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_7_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_8_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rdata_SB_LUT4_O_9_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O;
  wire [31:2] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:122.3-134.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_rready_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_rvalid_SB_DFFER_Q_D;
  wire s_axi_wready_SB_DFFR_Q_D;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] s_axi_wready_SB_LUT4_I3_1_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_1_I3;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_rxd_SB_LUT4_I0_1_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI_CO;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:302.14-302.14|/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:256.9-335.16|/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I0;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_2_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [1:0] uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I0_2_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_3_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_I3;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_4_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I0_4_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:302.14-302.14|/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:256.9-335.16|/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:4.9-4.11" *)
  wire uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_4_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1;
  (* abc9_carry = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/abc9_model.v:8.8-8.10" *)
  wire uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I0_4_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_I1;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I0_I3;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:302.14-302.14|/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:256.9-335.16|/opt/oss-cad-suite/lib/../share/yosys/techmap.v:583.21-583.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I0_O;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [2:0] uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2;
  (* force_downto = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:302.14-302.14|/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:256.9-335.16|/opt/oss-cad-suite/lib/../share/yosys/techmap.v:579.28-579.29" *)
  (* unused_bits = "6 7 8" *)
  wire [14:0] uart_rxd_SB_LUT4_I3_O;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:656.8-656.9" *)
  wire uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_E;
  (* force_downto = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:6.21-6.22" *)
  wire [3:0] uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q;
  wire uart_txd_SB_DFFES_Q_D;
  (* defaultvalue = 1'h1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_sim.v:797.8-797.9" *)
  wire uart_txd_SB_DFFES_Q_E;
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_parity_bit_SB_DFFE_Q  (
    .C(s_axi_aclk),
    .D(uart_rxd),
    .E(\core_inst.rx_parity_bit_SB_DFFE_Q_E ),
    .Q(\core_inst.rx_parity_bit )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) \core_inst.rx_parity_bit_SB_DFFE_Q_E_SB_LUT4_O  (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(s_axi_aresetn_SB_LUT4_I1_O[3]),
    .O(\core_inst.rx_parity_bit_SB_DFFE_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc33c)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\core_inst.rx_shifter [3]),
    .I2(\core_inst.rx_shifter [2]),
    .I3(\core_inst.rx_parity_bit ),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2  (
    .I0(\core_inst.rx_shifter [7]),
    .I1(\core_inst.rx_shifter [6]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O [2]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O [3]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h30c0)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [0]),
    .I2(uart_rxd_SB_LUT4_I0_I1[2]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O [2]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0  (
    .I0(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [3]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O_SB_DFFER_Q_1  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [6]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfc0)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [2]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0_SB_DFFER_Q_1  (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[6]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O ),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [3]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0  (
    .I0(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q [0]),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q [1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [3]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8acf)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[2]),
    .I1(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(\core_inst.rx_shifter [5]),
    .I1(\core_inst.rx_shifter [4]),
    .I2(\core_inst.rx_shifter [1]),
    .I3(\core_inst.rx_shifter [0]),
    .O(\core_inst.rx_parity_bit_SB_LUT4_I3_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q  (
    .C(s_axi_aclk),
    .D(uart_rxd),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [7])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_1  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [7]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [6])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_2  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [6]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_3  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [5]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_4  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [4]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_5  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [3]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_6  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [2]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.rx_shifter_SB_DFFE_Q_7  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [1]),
    .E(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O),
    .Q(\core_inst.rx_shifter [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:24.66-24.119" *)
  SB_DFFESR \core_inst.tx_shift_reg_SB_DFFESR_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg [1]),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [0]),
    .R(\core_inst.tx_shift_reg_SB_DFFESR_Q_R )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFESR_Q_R ),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E ),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0c)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_start ),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3 [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3 [2]),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1  (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_I0 [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q [0]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_I0_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [2]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_I0 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[2]),
    .I1(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f0)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 [1]),
    .I2(s_axi_araddr_SB_LUT4_I1_O[1]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q [0]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f0)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1  (
    .I0(1'h0),
    .I1(s_axi_wdata[1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q [0]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O [0]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_E ),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfff0)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_E_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_E )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[31]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q_SB_DFFER_Q_1  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q_SB_DFFER_Q_2  (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[31]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf3f0)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(s_axi_wdata[0]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O [0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O [1]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O ),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[15]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_DFFER_Q_1  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q_SB_DFFER_Q_2  (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[15]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3[0]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3[1]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3 [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_start ),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R ),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [1]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0  (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q [1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0b00)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1  (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [3]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O [2])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0  (
    .CI(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 ),
    .CO(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO ),
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 [1]),
    .I2(1'h1),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO ),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_DFFES_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(1'h1),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 ),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O )
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1  (
    .CI(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CI ),
    .CO(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO ),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2[2]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O )
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO  (
    .CI(1'h1),
    .CO(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CI ),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 )
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI  (
    .CI(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO ),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2[2]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_O )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8acf)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3_SB_LUT4_O  (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:25.66-25.119" *)
  SB_DFFESS \core_inst.tx_shift_reg_SB_DFFESS_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFESS_Q_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [9]),
    .S(\core_inst.tx_shift_reg_SB_DFFESS_Q_S )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2882)
  ) \core_inst.tx_shift_reg_SB_DFFESS_Q_D_SB_LUT4_O  (
    .I0(uart_rxd_SB_LUT4_I0_I1[2]),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [1]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [2]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [3]),
    .O(\core_inst.tx_shift_reg_SB_DFFESS_Q_D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) \core_inst.tx_shift_reg_SB_DFFESS_Q_S_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_I1[2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFESS_Q_S )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [8])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_1  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_1_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_1_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [8]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_1_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_2  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_2_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_2_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [7]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_2_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_3  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_3_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_3_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [6]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_3_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_4  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [5]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0  (
    .I0(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O_SB_DFFER_Q_1  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_5  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_5_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [4]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_5_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_6  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_6_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [3]),
    .I2(\core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_6_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[1]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:5.57-5.103" *)
  SB_DFFE \core_inst.tx_shift_reg_SB_DFFE_Q_7  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_shift_reg_SB_DFFE_Q_7_D ),
    .E(s_axi_aresetn_SB_LUT4_I0_O),
    .Q(\core_inst.tx_shift_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfc0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [2]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I3(\core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_7_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .Q(\core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_shift_reg_SB_DFFE_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg [9]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_shift_reg_SB_DFFE_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR \core_inst.tx_start_SB_DFFR_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.tx_start_SB_DFFR_Q_D ),
    .Q(\core_inst.tx_start ),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ),
    .O(\core_inst.tx_start_SB_DFFR_Q_D )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0f0)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1  (
    .I0(1'h0),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2 [0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2 [1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O  (
    .I0(1'h0),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 ),
    .I2(s_axi_araddr_SB_LUT4_I1_O[1]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2 [1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1_SB_DFFES_Q  (
    .C(s_axi_aclk),
    .D(s_axi_wdata[0]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 ),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O  (
    .I0(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .I1(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_1  (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [2]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [0]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0 [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O  (
    .I0(1'h0),
    .I1(s_axi_awaddr[3]),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_O[0]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_O[0]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[4]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_O[0]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_DFFER_Q  (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [4]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_I3  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_30_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O_SB_LUT4_O  (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_O[1]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00e2)
  ) \core_inst.tx_start_SB_LUT4_I0  (
    .I0(\core_inst.tx_start ),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3[0]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3[1]),
    .O(\core_inst.tx_start_SB_LUT4_I0_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_LUT4_I0_O_SB_DFFER_E  (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2]),
    .E(\core_inst.tx_start_SB_LUT4_I0_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_LUT4_I0_O_SB_DFFER_E_1  (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1]),
    .E(\core_inst.tx_start_SB_LUT4_I0_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_LUT4_I0_O_SB_DFFER_E_2  (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0]),
    .E(\core_inst.tx_start_SB_LUT4_I0_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccf0)
  ) \core_inst.tx_start_SB_LUT4_I2  (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I2(\core_inst.tx_start ),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(\core_inst.tx_start_SB_LUT4_I2_O )
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_LUT4_I2_O_SB_DFFER_E  (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2]),
    .E(\core_inst.tx_start_SB_LUT4_I2_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_LUT4_I2_O_SB_DFFER_E_1  (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1]),
    .E(\core_inst.tx_start_SB_LUT4_I2_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER \core_inst.tx_start_SB_LUT4_I2_O_SB_DFFER_E_2  (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0]),
    .E(\core_inst.tx_start_SB_LUT4_I2_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7fff)
  ) intr_SB_LUT4_O (
    .I0(intr_SB_LUT4_O_I0[0]),
    .I1(intr_SB_LUT4_O_I0[1]),
    .I2(intr_SB_LUT4_O_I0[2]),
    .I3(intr_SB_LUT4_O_I0[3]),
    .O(intr)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[3]),
    .O(intr_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_1 (
    .I0(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0]),
    .I1(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1]),
    .I2(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2]),
    .I3(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3]),
    .O(intr_SB_LUT4_O_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[3]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[3]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[0]),
    .I1(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[3]),
    .O(intr_SB_LUT4_O_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) intr_SB_LUT4_O_I0_SB_LUT4_O_3 (
    .I0(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0]),
    .I1(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1]),
    .I2(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2]),
    .I3(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3]),
    .O(intr_SB_LUT4_O_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ca)
  ) s_axi_araddr_SB_LUT4_I0 (
    .I0(s_axi_araddr[4]),
    .I1(s_axi_awaddr[4]),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I0_I3[3]),
    .O(s_axi_araddr_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0035)
  ) s_axi_araddr_SB_LUT4_I0_1 (
    .I0(s_axi_araddr[4]),
    .I1(s_axi_awaddr[4]),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I0_I3[3]),
    .O(s_axi_araddr_SB_LUT4_I0_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O[3]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3[1]),
    .O(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_O[3]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3[1]),
    .O(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_awaddr[3]),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[1]),
    .O(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr_SB_LUT4_I1_O[1]),
    .I3(s_axi_araddr_SB_LUT4_I1_O[2]),
    .O(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_araddr_SB_LUT4_I1_O[0]),
    .I2(s_axi_araddr_SB_LUT4_I1_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O[3]),
    .O(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) s_axi_araddr_SB_LUT4_I0_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_wready_SB_LUT4_I3_1_O[0]),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[1]),
    .I3(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .O(s_axi_araddr_SB_LUT4_I0_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f33)
  ) s_axi_araddr_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_araddr[3]),
    .I2(s_axi_awaddr[3]),
    .I3(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .O(s_axi_araddr_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0cc)
  ) s_axi_araddr_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(s_axi_araddr[2]),
    .I2(s_axi_awaddr[2]),
    .I3(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .O(s_axi_araddr_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hee0f)
  ) s_axi_araddr_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(s_axi_awaddr[1]),
    .I1(s_axi_awaddr[0]),
    .I2(s_axi_araddr_SB_LUT4_I2_O[2]),
    .I3(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .O(s_axi_araddr_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) s_axi_araddr_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_araddr[1]),
    .I3(s_axi_araddr[0]),
    .O(s_axi_araddr_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'ha808)
  ) s_axi_aresetn_SB_LUT4_I0 (
    .I0(s_axi_aresetn),
    .I1(\core_inst.tx_start ),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3[0]),
    .O(s_axi_aresetn_SB_LUT4_I0_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[2]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I0_I3[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3000)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I0_I3[1])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1_SB_CARRY_I0 (
    .CI(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .CO(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .I0(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3]),
    .E(\core_inst.tx_start_SB_LUT4_I0_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd77d)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[3])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO (
    .CI(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .CO(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .I0(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f30)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf03)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[1]),
    .I2(1'h1),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hfc30)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O[2])
  );
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2_SB_CARRY_CO (
    .CI(1'h0),
    .CO(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2),
    .I0(uart_rxd_SB_LUT4_I0_I1[1]),
    .I1(uart_rxd_SB_LUT4_I0_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:213.31-213.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[1]),
    .I2(1'h1),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_I1[1]),
    .I2(uart_rxd_SB_LUT4_I0_I1[2]),
    .I3(1'h0),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3]),
    .E(\core_inst.tx_start_SB_LUT4_I2_O ),
    .Q(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2 (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I1(1'h0),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[2]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[3])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .CO(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3),
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I1(1'h0),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[2]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I1(1'h0),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[2]),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O[0])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:216.30-216.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1),
    .CO(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_aresetn_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_aresetn),
    .I2(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I3(s_axi_aresetn_SB_LUT4_I1_I3[2]),
    .O(s_axi_aresetn_SB_LUT4_I1_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_aresetn_SB_LUT4_I1_I2_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .Q(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) s_axi_aresetn_SB_LUT4_I1_I2_SB_LUT4_I0 (
    .I0(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .O(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) s_axi_aresetn_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[3]),
    .O(s_axi_aresetn_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I3(s_axi_aresetn_SB_LUT4_I1_O[3]),
    .O(s_axi_aresetn_SB_LUT4_I1_O_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) s_axi_aresetn_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(s_axi_aresetn),
    .O(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:109.3-119.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arready_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_arready_SB_DFFR_Q_D),
    .Q(s_axi_arready),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) s_axi_arvalid_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_arvalid),
    .I2(s_axi_arready),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(s_axi_arvalid_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) s_axi_arvalid_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(s_axi_arvalid),
    .I2(s_axi_rvalid),
    .I3(s_axi_arready),
    .O(s_axi_rvalid_SB_DFFER_Q_D[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) s_axi_arvalid_SB_LUT4_I1_2 (
    .I0(1'h0),
    .I1(s_axi_arvalid),
    .I2(s_axi_rvalid),
    .I3(s_axi_arready),
    .O(s_axi_arready_SB_DFFR_Q_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D (
    .C(s_axi_aclk),
    .D(s_axi_arvalid_SB_LUT4_I1_O),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D),
    .Q(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[0]),
    .I2(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .O(s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q_SB_DFFR_Q_D)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:64.3-79.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_awready_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_awready_SB_DFFR_Q_D),
    .Q(s_axi_awready),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_bready_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_bready),
    .I2(s_axi_bvalid),
    .I3(s_axi_bready_SB_LUT4_I1_I3[2]),
    .O(s_axi_bready_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfc0)
  ) s_axi_bready_SB_LUT4_I1_1 (
    .I0(1'h0),
    .I1(s_axi_bready),
    .I2(s_axi_bvalid),
    .I3(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .O(s_axi_bready_SB_LUT4_I1_1_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:64.3-79.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E (
    .C(s_axi_aclk),
    .D(s_axi_bready_SB_LUT4_I1_I3[2]),
    .E(s_axi_bready_SB_LUT4_I1_O),
    .Q(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:94.3-106.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_bvalid_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_bvalid_SB_DFFER_Q_D),
    .E(s_axi_bready_SB_LUT4_I1_1_O),
    .Q(s_axi_bvalid),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_bvalid_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_bvalid),
    .I3(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .O(s_axi_bvalid_SB_DFFER_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3fff)
  ) s_axi_rdata_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]),
    .O(s_axi_rdata[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) s_axi_rdata_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[3]),
    .O(s_axi_rdata[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_10_I1[0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .I3(s_axi_rdata_SB_LUT4_O_10_I1[2]),
    .O(s_axi_rdata[29])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_10_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[29]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_10_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_10_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[29]),
    .I3(s_axi_rdata_SB_LUT4_O_10_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[29])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_10_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[29]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[29]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) s_axi_rdata_SB_LUT4_O_11 (
    .I0(s_axi_rdata_SB_LUT4_O_11_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_11_I0[3]),
    .O(s_axi_rdata[9])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_11_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[9]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_11_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_11_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[9]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8acf)
  ) s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[2]),
    .I1(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) s_axi_rdata_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O [0]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O [1]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O [2]),
    .O(s_axi_rdata[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_13 (
    .I0(s_axi_rdata_SB_LUT4_O_13_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_13_I0[3]),
    .O(s_axi_rdata[31])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_13_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[31]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_13_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_13_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_13_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_14 (
    .I0(s_axi_rdata_SB_LUT4_O_14_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_14_I0[3]),
    .O(s_axi_rdata[30])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_14_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[30]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_14_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_14_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc40)
  ) s_axi_rdata_SB_LUT4_O_15 (
    .I0(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [3]),
    .O(s_axi_rdata[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_16 (
    .I0(s_axi_rdata_SB_LUT4_O_16_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_16_I0[3]),
    .O(s_axi_rdata[28])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_16_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[28]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_16_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_16_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[28]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[28]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_17 (
    .I0(s_axi_rdata_SB_LUT4_O_17_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I0[3]),
    .O(s_axi_rdata[27])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[27]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_17_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[27]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[2]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_DFFER_Q_2 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[27]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1_SB_DFFER_Q_3 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[2]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_18 (
    .I0(s_axi_rdata_SB_LUT4_O_18_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_18_I0[3]),
    .O(s_axi_rdata[26])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_18_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[26]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_18_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_18_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[26]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[26]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_19 (
    .I0(s_axi_rdata_SB_LUT4_O_19_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_19_I0[3]),
    .O(s_axi_rdata[25])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_19_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[25]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_19_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_19_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[25]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[25]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) s_axi_rdata_SB_LUT4_O_2 (
    .I0(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [2]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [3]),
    .O(s_axi_rdata[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_20 (
    .I0(s_axi_rdata_SB_LUT4_O_20_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I0[3]),
    .O(s_axi_rdata[23])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[23]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_20_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[23]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[9]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_DFFER_Q_2 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[23]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1_SB_DFFER_Q_3 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[9]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_21 (
    .I0(s_axi_rdata_SB_LUT4_O_21_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_21_I0[3]),
    .O(s_axi_rdata[21])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_21_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[21]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_21_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_21_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[21]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[21]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1]),
    .I2(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hccc0)
  ) s_axi_rdata_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O [0]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O [1]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O [2]),
    .O(s_axi_rdata[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_23 (
    .I0(s_axi_rdata_SB_LUT4_O_23_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0[3]),
    .O(s_axi_rdata[19])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_23_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[19]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_23_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_23_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[19]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[19]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[2]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_24 (
    .I0(s_axi_rdata_SB_LUT4_O_24_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_24_I0[3]),
    .O(s_axi_rdata[18])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_24_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[18]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_24_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_24_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[18]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[18]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf080)
  ) s_axi_rdata_SB_LUT4_O_25 (
    .I0(s_axi_rdata_SB_LUT4_O_25_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0[3]),
    .O(s_axi_rdata[16])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[16]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_25_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[16]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[3]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_DFFER_Q_2 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[16]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1_SB_DFFER_Q_3 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[3]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c0f)
  ) s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) s_axi_rdata_SB_LUT4_O_26 (
    .I0(s_axi_rdata_SB_LUT4_O_26_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_26_I0[3]),
    .O(s_axi_rdata[15])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_26_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[15]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_26_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_26_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[15]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8acf)
  ) s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hb000)
  ) s_axi_rdata_SB_LUT4_O_27 (
    .I0(s_axi_rdata_SB_LUT4_O_27_I0[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .I3(s_axi_rdata_SB_LUT4_O_27_I0[3]),
    .O(s_axi_rdata[13])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_27_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[13]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_27_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_27_I0[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[13]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8acf)
  ) s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I3_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) s_axi_rdata_SB_LUT4_O_28 (
    .I0(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_28_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .O(s_axi_rdata[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_28_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h335f)
  ) s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_28_I1[2])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_CARRY_I0_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1]),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[12]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_CARRY_I0_CO),
    .O(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[12]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[12]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[13]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[12]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_DFFER_Q_2 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[13]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0_SB_DFFER_Q_3 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[12]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) s_axi_rdata_SB_LUT4_O_29 (
    .I0(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_29_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .O(s_axi_rdata[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_29_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h335f)
  ) s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_29_I1[2])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_CARRY_I0_CO),
    .I0(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]),
    .I1(1'h1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[11]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[11]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[11]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[11]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[11]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf888)
  ) s_axi_rdata_SB_LUT4_O_3 (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[2]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[3]),
    .O(s_axi_rdata[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4f00)
  ) s_axi_rdata_SB_LUT4_O_30 (
    .I0(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I1[2]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .O(s_axi_rdata[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_30_I1[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h335f)
  ) s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1]),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1[1]),
    .I2(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_30_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[10]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[10]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[30]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[10]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_DFFER_Q_2 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[30]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0_SB_DFFER_Q_3 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[10]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_30_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_30_I3[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcc40)
  ) s_axi_rdata_SB_LUT4_O_31 (
    .I0(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I1(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [3]),
    .O(s_axi_rdata[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) s_axi_rdata_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2[0]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2[1]),
    .O(s_axi_rdata[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[8]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[8]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I3(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[8]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[8]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO ),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 [1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFES_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1 (
    .I0(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [0]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[0]),
    .I1(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2]),
    .I3(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h135f)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O_1 (
    .I0(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .I1(uart_rxd_SB_LUT4_I0_I1[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcfc0)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'haacf)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[5]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[5]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [5]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_30_I3[0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[6]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h330f)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0[1]),
    .I2(uart_rxd_SB_LUT4_I0_I1[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_O[1]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f00)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1]),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[1]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I3[2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(\core_inst.rx_shifter [7]),
    .E(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8acf)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[7]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[6]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[7]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[10]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[9]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[8]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[8])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I3),
    .CO(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0fff)
  ) s_axi_rdata_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2[0]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2[1]),
    .O(s_axi_rdata[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[1]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_5_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_5_I2[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[14]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[14]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[14]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0 (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[14]),
    .E(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h9669)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[1]),
    .I2(1'h1),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.30-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3),
    .I0(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1]),
    .I1(1'h1)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1_SB_LUT4_I1_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[13]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:147.18-147.42|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[15]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0_SB_LUT4_I2 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[15])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1 (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[14]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[14])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[4])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[4]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[5])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[5]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000f)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[11])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_3 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_4 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[7])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[6])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[1]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[0]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[2]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9 (
    .I0(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO),
    .I1(1'h0),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2[2]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I3),
    .O(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[3])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:141.3-154.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O[3]),
    .E(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO),
    .Q(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:151.20-151.32|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I3_SB_CARRY_CO (
    .CI(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I3),
    .CO(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I3),
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_6_I1[0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(s_axi_rdata_SB_LUT4_O_6_I1[2]),
    .O(s_axi_rdata[17])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[17]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_6_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_6_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[17]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[17]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_7_I1[0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(s_axi_rdata_SB_LUT4_O_7_I1[2]),
    .O(s_axi_rdata[20])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_7_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[20]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_7_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_7_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[20]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[20]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0_SB_LUT4_I2 (
    .I0(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_1_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_8_I1[0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .I3(s_axi_rdata_SB_LUT4_O_8_I1[2]),
    .O(s_axi_rdata[22])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_8_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[22]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_8_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_8_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[22]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[22]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[1]),
    .O(intr_SB_LUT4_O_I0_SB_LUT4_O_3_I0[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc0ff)
  ) s_axi_rdata_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1[0]),
    .I2(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1[2]),
    .O(s_axi_rdata[24])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_9_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[24]),
    .E(s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0 (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[3]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [0]),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [1]),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [2]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [3]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1]),
    .I2(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[3]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0777)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O_SB_LUT4_O_2 (
    .I0(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .I1(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1]),
    .I2(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[0]),
    .I3(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[1]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I0_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[24]),
    .I3(s_axi_rdata_SB_LUT4_O_9_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[24])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[11]),
    .I3(s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[10]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_10 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[28]),
    .I3(s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[28])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_11 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[27]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[27])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_12 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[26]),
    .I3(s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[26])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_13 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[25]),
    .I3(s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[25])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_14 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[23]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[23])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_15 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[22]),
    .I3(s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[22])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_16 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[3]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_17 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[21]),
    .I3(s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[21])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_18 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[20]),
    .I3(s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[20])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_19 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[19]),
    .I3(s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[19])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[9]),
    .I3(s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_20 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[18]),
    .I3(s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[18])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_21 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[17]),
    .I3(s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[17])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_22 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[16]),
    .I3(s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[16])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_23 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[15]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_O_SB_DFFER_E_Q [0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_24 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[14]),
    .I3(s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_25 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[13]),
    .I3(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_26 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[12]),
    .I3(s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_I0[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_27 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[2]),
    .I3(s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[2]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[8]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_4 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[7]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_5 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[6]),
    .I3(\core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_6 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[5]),
    .I3(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_7 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[4]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_8 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[31]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[31])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0f00)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O_SB_LUT4_O_9 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wdata[30]),
    .I3(s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[0]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_I3_O[30])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h153f)
  ) s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O (
    .I0(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[0]),
    .I1(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[1]),
    .I2(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_rdata_SB_LUT4_O_9_I1[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[24]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[24]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hffc0)
  ) s_axi_rready_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(s_axi_rready),
    .I2(s_axi_rvalid),
    .I3(s_axi_rvalid_SB_DFFER_Q_D[2]),
    .O(s_axi_rready_SB_LUT4_I1_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:122.3-134.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER s_axi_rvalid_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_rvalid_SB_DFFER_Q_D[2]),
    .E(s_axi_rready_SB_LUT4_I1_O),
    .Q(s_axi_rvalid),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/common/lib/rtl/axi4lite_slave_adapter.sv:81.3-91.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:9.57-9.103" *)
  SB_DFFR s_axi_wready_SB_DFFR_Q (
    .C(s_axi_aclk),
    .D(s_axi_wready_SB_DFFR_Q_D),
    .Q(s_axi_wready),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) s_axi_wready_SB_LUT4_I3 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .I3(s_axi_wready),
    .O(s_axi_wready_SB_DFFR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h8000)
  ) s_axi_wready_SB_LUT4_I3_1 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_awready),
    .I3(s_axi_wready),
    .O(s_axi_wready_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3]),
    .O(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_1 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(\core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2]),
    .O(s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_DFFER_Q_E)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf000)
  ) s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(s_axi_wready_SB_LUT4_I3_1_O[2]),
    .I3(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3]),
    .O(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_awaddr[7]),
    .I2(s_axi_awaddr[6]),
    .I3(s_axi_awaddr[5]),
    .O(s_axi_wready_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0003)
  ) s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(1'h0),
    .I1(s_axi_araddr[7]),
    .I2(s_axi_araddr[6]),
    .I3(s_axi_araddr[5]),
    .O(s_axi_wready_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff7f)
  ) s_axi_wvalid_SB_LUT4_I0 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .I3(s_axi_awready),
    .O(s_axi_bready_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0080)
  ) s_axi_wvalid_SB_LUT4_I0_1 (
    .I0(s_axi_wvalid),
    .I1(s_axi_awvalid),
    .I2(s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[2]),
    .I3(s_axi_awready),
    .O(s_axi_awready_SB_DFFR_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hd5c0)
  ) uart_rxd_SB_LUT4_I0 (
    .I0(uart_rxd),
    .I1(uart_rxd_SB_LUT4_I0_I1[2]),
    .I2(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I3(uart_rxd_SB_LUT4_I0_I3[3]),
    .O(uart_rxd_SB_LUT4_I0_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h7f00)
  ) uart_rxd_SB_LUT4_I0_1 (
    .I0(uart_rxd),
    .I1(uart_rxd_SB_LUT4_I0_I3[3]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[3]),
    .I3(uart_rxd_SB_LUT4_I0_1_I3[3]),
    .O(uart_rxd_SB_LUT4_I0_1_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[3]),
    .E(uart_rxd_SB_LUT4_I0_1_O),
    .Q(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_1 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[2]),
    .E(uart_rxd_SB_LUT4_I0_1_O),
    .Q(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_2 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[1]),
    .E(uart_rxd_SB_LUT4_I0_1_O),
    .Q(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[3]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[0]),
    .E(uart_rxd_SB_LUT4_I0_1_O),
    .Q(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI (
    .CI(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q),
    .CO(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI_CO),
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[3])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI_CO_SB_CARRY_CI (
    .CI(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI_CO),
    .CO(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI_CO_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_CARRY_CI_CO),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h6996)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[3]),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0056)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1 (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:319.30-319.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0550)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[0]),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I3),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5600)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1 (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[3]),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5600)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_2 (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_O[3]),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hada9)
  ) uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[3]),
    .O(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4c00)
  ) uart_rxd_SB_LUT4_I0_2 (
    .I0(uart_rxd),
    .I1(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I2(uart_rxd_SB_LUT4_I0_I3[3]),
    .I3(uart_rxd_SB_LUT4_I0_2_I3[3]),
    .O(uart_rxd_SB_LUT4_I0_2_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0e00)
  ) uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3 (
    .I0(uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2[1]),
    .I1(s_axi_aresetn_SB_LUT4_I1_I3[2]),
    .I2(uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2[0]),
    .I3(uart_rxd_SB_LUT4_I0_2_I3[3]),
    .O(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_I3[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00f0)
  ) uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I3(uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1]),
    .O(uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf531)
  ) uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_I3[3]),
    .I2(s_axi_aresetn_SB_LUT4_I1_I3[2]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[3]),
    .O(uart_rxd_SB_LUT4_I0_2_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcf00)
  ) uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2 (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_2_O[1]),
    .I3(uart_rxd_SB_LUT4_I0_2_O[2]),
    .O(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[3]),
    .E(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O),
    .Q(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[2]),
    .E(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O),
    .Q(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0300)
  ) uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .O(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_2 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[1]),
    .E(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O),
    .Q(uart_rxd_SB_LUT4_I0_4_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_3 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[0]),
    .E(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O),
    .Q(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0333)
  ) uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_I3[3]),
    .I2(s_axi_aresetn_SB_LUT4_I1_I3[2]),
    .I3(uart_rxd_SB_LUT4_I0_4_O[2]),
    .O(uart_rxd_SB_LUT4_I0_2_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h40f0)
  ) uart_rxd_SB_LUT4_I0_3 (
    .I0(uart_rxd),
    .I1(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [1]),
    .I2(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [3]),
    .O(uart_rxd_SB_LUT4_I0_3_O[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0c00)
  ) uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1 (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_3_O[3]),
    .I2(uart_rxd_SB_LUT4_I0_4_O[2]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_I3[2]),
    .O(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_O[2]),
    .E(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O),
    .Q(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_1 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_O[1]),
    .E(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O),
    .Q(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_2 (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I0_O[0]),
    .E(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O),
    .Q(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q),
    .I3(uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[3]),
    .O(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h5700)
  ) uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I3 (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_3_O[3]),
    .O(uart_rxd_SB_LUT4_I0_1_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h2000)
  ) uart_rxd_SB_LUT4_I0_4 (
    .I0(uart_rxd),
    .I1(uart_rxd_SB_LUT4_I0_4_I1[2]),
    .I2(uart_rxd_SB_LUT4_I0_4_I2[2]),
    .I3(uart_rxd_SB_LUT4_I0_4_I3[3]),
    .O(uart_rxd_SB_LUT4_I0_4_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff30)
  ) uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3),
    .I2(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I3(uart_rxd_SB_LUT4_I0_4_I2[2]),
    .O(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .O(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_1 (
    .I0(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_4_I1[2]),
    .I3(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3),
    .O(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4|/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0aa0)
  ) uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_2 (
    .I0(uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2[0]),
    .I1(1'h0),
    .I2(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1[0]),
    .I3(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .O(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O[3])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3_SB_CARRY_CO (
    .CI(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .CO(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3),
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[2])
  );
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:287.31-287.45|/opt/oss-cad-suite/lib/../share/yosys/ice40/arith_map.v:62.5-70.4" *)
  SB_CARRY uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_I3_SB_CARRY_CO (
    .CI(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3),
    .CO(uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_I3),
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_4_I1[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h000c)
  ) uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .O(uart_rxd_SB_LUT4_I0_4_I2[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0002)
  ) uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O (
    .I0(uart_rxd_SB_LUT4_I0_I1[1]),
    .I1(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1[0]),
    .I2(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3),
    .O(uart_rxd_SB_LUT4_I0_4_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h4000)
  ) uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1_SB_LUT4_I0 (
    .I0(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1[0]),
    .I1(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[2]),
    .I2(uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3),
    .I3(uart_rxd_SB_LUT4_I0_4_I1[2]),
    .O(uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[1])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_I1_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[7]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(uart_rxd_SB_LUT4_I0_I1[2]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I0_I1_SB_DFFER_Q_1 (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_O),
    .Q(uart_rxd_SB_LUT4_I0_I1[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0030)
  ) uart_rxd_SB_LUT4_I0_I3_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .O(uart_rxd_SB_LUT4_I0_I3[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h3f0f)
  ) uart_rxd_SB_LUT4_I0_O_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_I1[2]),
    .I2(uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2[1]),
    .I3(uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0]),
    .O(uart_rxd_SB_LUT4_I0_O[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h1303)
  ) uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_1 (
    .I0(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .I3(uart_rxd_SB_LUT4_I0_I1[2]),
    .O(uart_rxd_SB_LUT4_I0_O[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hcff3)
  ) uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2_SB_LUT4_O (
    .I0(1'h0),
    .I1(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[0]),
    .I2(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[1]),
    .I3(uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2]),
    .O(uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:12.34-13.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h00ff)
  ) uart_rxd_SB_LUT4_I3 (
    .I0(1'h0),
    .I1(1'h0),
    .I2(1'h0),
    .I3(uart_rxd),
    .O(uart_rxd_SB_LUT4_I3_O[10])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:243.3-338.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I3_O_SB_DFFER_D (
    .C(s_axi_aclk),
    .D(uart_rxd_SB_LUT4_I3_O[10]),
    .E(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_E),
    .Q(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[0]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:22.34-23.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hc000)
  ) uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(s_axi_aresetn_SB_LUT4_I1_I2[0]),
    .I2(uart_rxd_SB_LUT4_I0_4_I2[2]),
    .I3(s_axi_aresetn_SB_LUT4_I1_I3[2]),
    .O(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_E)
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:79.3-118.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:14.63-14.116" *)
  SB_DFFER uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_DFFER_Q (
    .C(s_axi_aclk),
    .D(s_axi_wdata[4]),
    .E(s_axi_wready_SB_LUT4_I3_1_O_SB_LUT4_I2_2_O),
    .Q(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[1]),
    .R(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_O (
    .I0(s_axi_araddr_SB_LUT4_I1_O[0]),
    .I1(s_axi_araddr_SB_LUT4_I1_O[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I1_O[3]),
    .O(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:26.33-27.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'h0800)
  ) uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_O_1 (
    .I0(s_axi_araddr_SB_LUT4_I1_O[0]),
    .I1(s_axi_araddr_SB_LUT4_I1_O[1]),
    .I2(s_axi_araddr_SB_LUT4_I1_O[2]),
    .I3(s_axi_araddr_SB_LUT4_I0_1_O[3]),
    .O(uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2])
  );
  (* \always_ff  = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/home/ptracton/src/Gemini_IP/IP/interface/UART/rtl/verilog/uart_core.sv:176.3-223.6|/opt/oss-cad-suite/lib/../share/yosys/ice40/ff_map.v:15.63-15.116" *)
  SB_DFFES uart_txd_SB_DFFES_Q (
    .C(s_axi_aclk),
    .D(uart_txd_SB_DFFES_Q_D),
    .E(uart_txd_SB_DFFES_Q_E),
    .Q(uart_txd),
    .S(s_axi_aresetn_SB_LUT4_I3_O)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hf0ff)
  ) uart_txd_SB_DFFES_Q_D_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.tx_shift_reg [0]),
    .I3(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .O(uart_txd_SB_DFFES_Q_D)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/opt/oss-cad-suite/lib/../share/yosys/ice40/cells_map.v:17.34-18.52" *)
  SB_LUT4 #(
    .LUT_INIT(16'hff0f)
  ) uart_txd_SB_DFFES_Q_E_SB_LUT4_O (
    .I0(1'h0),
    .I1(1'h0),
    .I2(\core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q ),
    .I3(s_axi_aresetn_SB_LUT4_I0_I3[0]),
    .O(uart_txd_SB_DFFES_Q_E)
  );
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q [1] = s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O_SB_LUT4_I3_O;
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_I0[1:0] = { s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[1], s_axi_rdata_SB_LUT4_O_9_I1[0] };
  assign \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [1] = uart_rxd_SB_LUT4_I0_I1[1];
  assign uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_I3[1:0] = { uart_rxd_SB_LUT4_I0_4_O[2], uart_rxd_SB_LUT4_I0_3_O[3] };
  assign s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[3:2] = s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[1:0];
  assign s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I0[3:1] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[1] };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_11_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2 [1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3 ;
  assign s_axi_rvalid_SB_DFFER_Q_D[1:0] = { s_axi_rvalid, s_axi_rready };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_10_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_13_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I2_1_O_SB_DFFER_D_Q [1] };
  assign { s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[3], s_axi_bready_SB_LUT4_I1_O_SB_DFFES_E_Q[1:0] } = { s_axi_awready, s_axi_awvalid, s_axi_wvalid };
  assign s_axi_rdata_SB_LUT4_O_13_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3_SB_LUT4_I3_O[0] = s_axi_araddr_SB_LUT4_I1_O[0];
  assign s_axi_bready_SB_LUT4_I1_I3[1:0] = { s_axi_bvalid, s_axi_bready };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_9_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_14_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_I0[1] };
  assign s_axi_rdata_SB_LUT4_O_14_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_8_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O [1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3];
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I2[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_7_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[1] };
  assign uart_rxd_SB_LUT4_I0_I3[2:0] = { uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0], uart_rxd_SB_LUT4_I0_I1[2], uart_rxd };
  assign s_axi_rdata_SB_LUT4_O_16_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_1_I3[1:0] = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2, \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q  };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_17_I0_SB_LUT4_O_I1[1] };
  assign s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_1_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign s_axi_rdata_SB_LUT4_O_17_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2[3:1] = { uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_2_I3, uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1[0], 1'h0 };
  assign s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[3:2] = s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[1:0];
  assign uart_rxd_SB_LUT4_I0_2_I3_SB_LUT4_I3_I2_SB_LUT4_O_I3[0] = uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0];
  assign s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[1] };
  assign { uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2[2], uart_rxd_SB_LUT4_I0_O_SB_LUT4_O_I2[0] } = { uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0], uart_rxd_SB_LUT4_I0_I1[2] };
  assign s_axi_rdata_SB_LUT4_O_18_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I1[3:1] = { uart_rxd_SB_LUT4_I0_4_I1[2], uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3, uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[2] };
  assign s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_19_I0_SB_LUT4_O_I1[1] };
  assign s_axi_rdata_SB_LUT4_O_18_I0_SB_LUT4_O_I1[3:2] = s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[1:0];
  assign s_axi_rdata_SB_LUT4_O_19_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3];
  assign s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_20_I0_SB_LUT4_O_I1[1] };
  assign s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[1:0] = { s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[1], s_axi_rdata_SB_LUT4_O_10_I1[0] };
  assign s_axi_rdata_SB_LUT4_O_20_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2], \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0] } = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2_SB_LUT4_O_I1 , 2'h2 };
  assign \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [1] = s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1];
  assign { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 [3:2], \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO_SB_LUT4_I3_I1 [0] } = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0_SB_CARRY_I0_CO , 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[1] };
  assign s_axi_rdata_SB_LUT4_O_21_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [3:2], \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_6_I1_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_23_I0_SB_LUT4_O_I1[3] };
  assign s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I3[1:0] = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_2_I2, \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q  };
  assign s_axi_rdata_SB_LUT4_O_23_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI, 2'h2 };
  assign s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[0] = s_axi_araddr_SB_LUT4_I1_O[1];
  assign s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_24_I0_SB_LUT4_O_I1[1] };
  assign uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_1_I3[2:0] = uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2:0];
  assign s_axi_rdata_SB_LUT4_O_24_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3:2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI, 2'h2 };
  assign uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_O[2:0] = uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2:0];
  assign s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I3[1:0] = { uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3], s_axi_rdata_SB_LUT4_O_25_I0_SB_LUT4_O_I1[1] };
  assign { \core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [2], \core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [0] } = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q , \core_inst.tx_shift_reg [3] };
  assign s_axi_rdata_SB_LUT4_O_25_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0[3:2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_O[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3];
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[3:2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I3[1:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[1] };
  assign \core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [1:0] = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q , \core_inst.tx_shift_reg [2] };
  assign s_axi_rdata_SB_LUT4_O_26_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[3:2], s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_6_I1[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3];
  assign s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I3[1:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[1] };
  assign { s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[3:2], s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_27_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign s_axi_rdata_SB_LUT4_O_21_I0_SB_LUT4_O_I1[3:2] = \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3_SB_LUT4_O_I0 [1:0];
  assign { s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[3:2], s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O_SB_LUT4_I2_O_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[3:2], s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I1[0] } = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1], s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[1] };
  assign { s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[3:2], s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0[0] } = { s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_CARRY_I0_CO, 2'h2 };
  assign { s_axi_rdata_SB_LUT4_O_28_I1[3], s_axi_rdata_SB_LUT4_O_28_I1[0] } = { s_axi_rdata_SB_LUT4_O_30_I3[2], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1] };
  assign \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3 [0] = s_axi_araddr_SB_LUT4_I1_O[0];
  assign { s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[3:2], s_axi_rdata_SB_LUT4_O_27_I0_SB_LUT4_O_I1[0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI, 2'h2 };
  assign s_axi_rdata_SB_LUT4_O_7_I1_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[3:2], s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I1[0] } = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1], s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0[1] };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[3:2], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1[0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3, 2'h2 };
  assign { s_axi_rdata_SB_LUT4_O_29_I1[3], s_axi_rdata_SB_LUT4_O_29_I1[0] } = { s_axi_rdata_SB_LUT4_O_30_I3[2], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1] };
  assign s_axi_rdata_SB_LUT4_O_16_I0_SB_LUT4_O_I1[3:2] = s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[1:0];
  assign s_axi_aresetn_SB_LUT4_I1_I3[1:0] = { s_axi_aresetn_SB_LUT4_I1_I2[0], s_axi_aresetn };
  assign { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[3], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2[1:0] } = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_I3, 1'h0, \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q  };
  assign { s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1[3:2], s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I1[0] } = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1], s_axi_rdata_SB_LUT4_O_30_I1_SB_LUT4_O_1_I0[1] };
  assign s_axi_aresetn_SB_LUT4_I1_O[2:0] = uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2:0];
  assign { s_axi_rdata_SB_LUT4_O_30_I1[3], s_axi_rdata_SB_LUT4_O_30_I1[0] } = { s_axi_rdata_SB_LUT4_O_30_I3[2], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1] };
  assign s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I2_I3[0] = s_axi_araddr_SB_LUT4_I0_1_O[3];
  assign { uart_rxd_SB_LUT4_I0_4_I1[3], uart_rxd_SB_LUT4_I0_4_I1[1:0] } = { uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3, 1'h0, uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0] };
  assign s_axi_rdata_SB_LUT4_O_30_I3[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3];
  assign s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I3[1:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_11_I0_SB_LUT4_O_I1[1] };
  assign { \core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [2], \core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [0] } = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q , \core_inst.tx_shift_reg [4] };
  assign s_axi_rdata_SB_LUT4_O_11_I0[2:1] = { s_axi_rdata_SB_LUT4_O_30_I3[2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3] };
  assign { uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[3], uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[1] } = { uart_rxd_SB_LUT4_I0_4_I2_SB_LUT4_I3_O_SB_LUT4_O_I3, 1'h0 };
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q [3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2] };
  assign \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2 [3:1] = { \core_inst.tx_shift_reg_SB_DFFE_Q_7_D_SB_LUT4_O_I3 [2], \core_inst.tx_shift_reg_SB_DFFE_Q_6_D_SB_LUT4_O_I2 [1], \core_inst.tx_shift_reg_SB_DFFE_Q_5_D_SB_LUT4_O_I2 [1] };
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3];
  assign s_axi_rdata_SB_LUT4_O_7_I1[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3];
  assign \core_inst.tx_shift_reg_SB_DFFE_Q_4_D_SB_LUT4_O_I2_SB_LUT4_I0_O [0] = \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [0];
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [2:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_DFFER_D_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1] };
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I0_O [0] = uart_rxd_SB_LUT4_I0_I1[2];
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I0[3:1] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1[1] };
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_I0 [3:1] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2], \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q [0] };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[3], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[1:0] } = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1, 1'h0, \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q  };
  assign { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[3], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I3[1:0] } = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_I2_O_SB_LUT4_O_I3, 1'h0, \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q  };
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O_SB_LUT4_O_1_I1 [2] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3];
  assign s_axi_aresetn_SB_LUT4_I1_I2[3:1] = uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2:0];
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3_SB_DFFR_D_Q_SB_LUT4_I1_O [0] = s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1];
  assign { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[3:2], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[0] } = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3, 2'h2 };
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q [3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2] };
  assign s_axi_rdata_SB_LUT4_O_8_I1_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3:2], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I2[0] } = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI, 2'h2 };
  assign s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[2] = \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_DFFER_Q_E ;
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_6_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_araddr_SB_LUT4_I0_1_O[2:0] = s_axi_araddr_SB_LUT4_I1_O[2:0];
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I3 [2:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_1_I0 [1] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_5_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1_SB_LUT4_I1_O_SB_LUT4_O_I3 [1:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] };
  assign \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O_SB_LUT4_O_I0 [3:1] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [3], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[2], s_axi_arvalid_SB_LUT4_I1_O_SB_DFFR_D_Q[1] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_8_I1[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3];
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O [1:0] = { \core_inst.rx_shifter [6], \core_inst.rx_shifter [7] };
  assign { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2 [2], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_I2 [0] } = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2 [0] };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[3], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_CARRY_I1_CO, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I2_SB_LUT4_I1_O [0] = s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1];
  assign \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O [1:0] = { uart_rxd_SB_LUT4_I0_I1[2], \core_inst.rx_parity_bit_SB_LUT4_I3_O_SB_LUT4_I2_O_SB_LUT4_I3_I1 [0] };
  assign uart_rxd_SB_LUT4_I0_4_I2[1:0] = { uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0], uart_rxd_SB_LUT4_I0_4_I3_SB_LUT4_O_I3 };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0[3], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_3_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_1_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_29_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_2_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign { s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[3], s_axi_rdata_SB_LUT4_O_28_I1_SB_LUT4_O_1_I0_SB_LUT4_I1_O_SB_CARRY_I1_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_1_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_rdata_SB_LUT4_O_9_I1_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[3], s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CI_SB_CARRY_CO_I0[1:0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_I0_SB_LUT4_I2_O_SB_LUT4_O_I3, 1'h0, s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO };
  assign s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_O_SB_LUT4_O_I3[1:0] = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q , s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I3 };
  assign uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3:1] = { uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q_SB_LUT4_I3_1_O_SB_LUT4_O_I3, uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[0], 1'h0 };
  assign { s_axi_araddr_SB_LUT4_I2_O[3], s_axi_araddr_SB_LUT4_I2_O[1:0] } = { s_axi_wready_SB_LUT4_I3_1_O[2], s_axi_awaddr[0], s_axi_awaddr[1] };
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3[1:0] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O [2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0[1] };
  assign { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [2], \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_E_Q_SB_LUT4_I0_O_SB_LUT4_O_I2 [0] } = { s_axi_aresetn_SB_LUT4_I1_I2[0], uart_rxd };
  assign uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_Q[2] = uart_rxd_SB_LUT4_I0_1_O_SB_DFFER_E_3_Q;
  assign uart_rxd_SB_LUT4_I0_3_O[2:0] = uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[2:0];
  assign s_axi_rdata_SB_LUT4_O_9_I1[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2];
  assign uart_rxd_SB_LUT4_I0_1_I3[2:0] = { uart_rxd_SB_LUT4_I0_3_O_SB_LUT4_I1_O_SB_DFFER_E_Q[3], uart_rxd_SB_LUT4_I0_I3[3], uart_rxd };
  assign { s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[3:2], s_axi_rdata_SB_LUT4_O_26_I0_SB_LUT4_O_I1[0] } = { s_axi_rdata_SB_LUT4_O_5_I2_SB_LUT4_O_I1_SB_CARRY_I0_CO, 2'h2 };
  assign s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I3[1:0] = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I2[2], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_I1 };
  assign { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1[3:2], s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1[0] } = { s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3_SB_LUT4_O_I1_SB_LUT4_I1_I3, 1'h1, \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q  };
  assign { s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[2], s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_I0_SB_LUT4_I1_O[0] } = { s_axi_rdata_SB_LUT4_O_30_I3[2], s_axi_araddr_SB_LUT4_I0_1_O_SB_LUT4_I3_O[1] };
  assign { uart_rxd_SB_LUT4_I0_I1[3], uart_rxd_SB_LUT4_I0_I1[0] } = 2'h0;
  assign uart_rxd_SB_LUT4_I0_4_I3[2:0] = { uart_rxd_SB_LUT4_I0_4_I2[2], uart_rxd_SB_LUT4_I0_4_I1[2], uart_rxd };
  assign s_axi_rdata_SB_LUT4_O_10_I1_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [3], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign uart_rxd_SB_LUT4_I0_4_O[1:0] = { s_axi_aresetn_SB_LUT4_I1_I3[2], uart_rxd_SB_LUT4_I0_I3[3] };
  assign s_axi_rdata_SB_LUT4_O_4_I2_SB_LUT4_O_I1_SB_LUT4_I1_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0_SB_LUT4_I1_I3_SB_LUT4_O_I0[3:2] = { \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2], uart_rxd_SB_LUT4_I3_O_SB_DFFER_D_Q[3] };
  assign s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I3[1:0] = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q , s_axi_aresetn_SB_LUT4_I0_I3_SB_LUT4_O_1_I1[1] };
  assign s_axi_rdata_SB_LUT4_O_10_I1[1] = \core_inst.tx_start_SB_DFFR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_1_O [2];
  assign uart_rxd_SB_LUT4_I0_2_I3[2:0] = { uart_rxd_SB_LUT4_I0_I3[3], s_axi_aresetn_SB_LUT4_I1_I2[0], uart_rxd };
  assign uart_rxd_SB_LUT4_I0_2_O[0] = uart_rxd_SB_LUT4_I0_2_O_SB_LUT4_I2_O_SB_DFFER_E_1_Q[0];
  assign \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_E_SB_LUT4_O_I3 [1:0] = { \core_inst.tx_shift_reg_SB_DFFESR_Q_R_SB_DFFER_D_Q , \core_inst.tx_start  };
  assign s_axi_araddr_SB_LUT4_I0_I3[2:0] = { s_axi_wready_SB_LUT4_I3_1_O[2], s_axi_awaddr[4], s_axi_araddr[4] };
  assign { uart_rxd_SB_LUT4_I3_O[14:11], uart_rxd_SB_LUT4_I3_O[9], uart_rxd_SB_LUT4_I3_O[7:0] } = { 5'h04, \core_inst.parity_cfg [1], \core_inst.parity_cfg [1], 6'h25 };
  assign \adapter_inst.aclk  = s_axi_aclk;
  assign \adapter_inst.aresetn  = s_axi_aresetn;
  assign \adapter_inst.reg_addr [31:8] = 24'hxxxxxx;
  assign \adapter_inst.reg_be  = s_axi_wstrb;
  assign \adapter_inst.reg_rdata  = s_axi_rdata;
  assign \adapter_inst.reg_wdata  = s_axi_wdata;
  assign \adapter_inst.s_axi_araddr  = s_axi_araddr;
  assign \adapter_inst.s_axi_arprot  = s_axi_arprot;
  assign \adapter_inst.s_axi_arready  = s_axi_arready;
  assign \adapter_inst.s_axi_arvalid  = s_axi_arvalid;
  assign \adapter_inst.s_axi_awaddr  = s_axi_awaddr;
  assign \adapter_inst.s_axi_awprot  = s_axi_awprot;
  assign \adapter_inst.s_axi_awready  = s_axi_awready;
  assign \adapter_inst.s_axi_awvalid  = s_axi_awvalid;
  assign \adapter_inst.s_axi_bready  = s_axi_bready;
  assign \adapter_inst.s_axi_bresp  = 2'h0;
  assign \adapter_inst.s_axi_bvalid  = s_axi_bvalid;
  assign \adapter_inst.s_axi_rdata  = s_axi_rdata;
  assign \adapter_inst.s_axi_rready  = s_axi_rready;
  assign \adapter_inst.s_axi_rresp  = 2'h0;
  assign \adapter_inst.s_axi_rvalid  = s_axi_rvalid;
  assign \adapter_inst.s_axi_wdata  = s_axi_wdata;
  assign \adapter_inst.s_axi_wready  = s_axi_wready;
  assign \adapter_inst.s_axi_wstrb  = s_axi_wstrb;
  assign \adapter_inst.s_axi_wvalid  = s_axi_wvalid;
  assign \core_inst.clk  = s_axi_aclk;
  assign \core_inst.intr  = intr;
  assign \core_inst.reg_addr  = { 24'hxxxxxx, \adapter_inst.reg_addr [7:0] };
  assign \core_inst.reg_be  = s_axi_wstrb;
  assign \core_inst.reg_cr [7:6] = \core_inst.parity_cfg ;
  assign \core_inst.reg_rdata  = s_axi_rdata;
  assign \core_inst.reg_sr [31:5] = 27'h0000000;
  assign \core_inst.reg_wdata  = s_axi_wdata;
  assign \core_inst.rst_n  = s_axi_aresetn;
  assign \core_inst.rx_en  = \core_inst.reg_cr [1];
  assign \core_inst.rx_ready  = \core_inst.reg_sr [0];
  assign \core_inst.stop_bits_cfg  = \core_inst.reg_cr [5:4];
  assign \core_inst.stop_err  = \core_inst.reg_sr [4];
  assign \core_inst.tx_busy  = \core_inst.reg_sr [1];
  assign \core_inst.tx_done  = \core_inst.reg_sr [2];
  assign \core_inst.tx_en  = \core_inst.reg_cr [0];
  assign \core_inst.tx_shift_reg [11:10] = 2'h3;
  assign \core_inst.tx_state [1] = 1'h0;
  assign \core_inst.uart_rxd  = uart_rxd;
  assign \core_inst.uart_txd  = uart_txd;
  assign reg_addr = \adapter_inst.reg_addr [7:0];
  assign reg_be = s_axi_wstrb;
  assign reg_rdata = s_axi_rdata;
  assign reg_wdata = s_axi_wdata;
  assign s_axi_bresp = 2'h0;
  assign s_axi_rresp = 2'h0;
endmodule
