/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6u
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6u
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7u
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7u
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* UART */
#define UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB11_CTL
#define UART_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB11_MSK
#define UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB11_MSK_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB11_ACTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB11_ST_CTL
#define UART_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB11_ST
#define UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_BUART_sRX_RxSts__3__POS 3
#define UART_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_BUART_sRX_RxSts__4__POS 4
#define UART_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_BUART_sRX_RxSts__5__POS 5
#define UART_BUART_sRX_RxSts__MASK 0x38u
#define UART_BUART_sRX_RxSts__MASK_REG CYREG_B1_UDB08_MSK
#define UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_BUART_sRX_RxSts__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxSts__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_BUART_sRX_RxSts__STATUS_REG CYREG_B1_UDB08_ST
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB11_12_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB11_12_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB11_12_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB11_12_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB11_12_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB11_12_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB11_A0_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB11_A0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB11_A1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB11_D0_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB11_D0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB11_D1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB11_F0_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB11_F0
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB11_F1
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_BUART_sTX_TxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sTX_TxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_BUART_sTX_TxSts__0__POS 0
#define UART_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_BUART_sTX_TxSts__1__POS 1
#define UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_BUART_sTX_TxSts__2__POS 2
#define UART_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_BUART_sTX_TxSts__3__POS 3
#define UART_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_BUART_sTX_TxSts__STATUS_CNT_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sTX_TxSts__STATUS_CONTROL_REG CYREG_B0_UDB10_ST_CTL
#define UART_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_IntClock__INDEX 0x01u
#define UART_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_IntClock__PM_ACT_MSK 0x02u
#define UART_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_IntClock__PM_STBY_MSK 0x02u

/* PWM_1 */
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB12_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB12_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_1_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define PWM_1_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB12_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_1_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB13_14_ST
#define PWM_1_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_1_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_1_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_1_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_1_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB13_MSK
#define PWM_1_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB13_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB13_ST_CTL
#define PWM_1_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB13_ST
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB13_A0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB13_A1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB13_D0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB13_D1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB13_F0
#define PWM_1_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB13_F1
#define PWM_1_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define PWM_1_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL

/* PWM_2 */
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__7__POS 7
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define PWM_2_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define PWM_2_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__0__MASK 0x01u
#define PWM_2_PWMUDB_genblk8_stsreg__0__POS 0
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define PWM_2_PWMUDB_genblk8_stsreg__2__MASK 0x04u
#define PWM_2_PWMUDB_genblk8_stsreg__2__POS 2
#define PWM_2_PWMUDB_genblk8_stsreg__3__MASK 0x08u
#define PWM_2_PWMUDB_genblk8_stsreg__3__POS 3
#define PWM_2_PWMUDB_genblk8_stsreg__MASK 0x0Du
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_REG CYREG_B0_UDB09_MSK
#define PWM_2_PWMUDB_genblk8_stsreg__MASK_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__PER_ST_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CNT_REG CYREG_B0_UDB09_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_CONTROL_REG CYREG_B0_UDB09_ST_CTL
#define PWM_2_PWMUDB_genblk8_stsreg__STATUS_REG CYREG_B0_UDB09_ST
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define PWM_2_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define PWM_2_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define PWM_2_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Pin_1 */
#define Pin_1__0__INTTYPE CYREG_PICU2_INTTYPE2
#define Pin_1__0__MASK 0x04u
#define Pin_1__0__PC CYREG_PRT2_PC2
#define Pin_1__0__PORT 2u
#define Pin_1__0__SHIFT 2u
#define Pin_1__AG CYREG_PRT2_AG
#define Pin_1__AMUX CYREG_PRT2_AMUX
#define Pin_1__BIE CYREG_PRT2_BIE
#define Pin_1__BIT_MASK CYREG_PRT2_BIT_MASK
#define Pin_1__BYP CYREG_PRT2_BYP
#define Pin_1__CTL CYREG_PRT2_CTL
#define Pin_1__DM0 CYREG_PRT2_DM0
#define Pin_1__DM1 CYREG_PRT2_DM1
#define Pin_1__DM2 CYREG_PRT2_DM2
#define Pin_1__DR CYREG_PRT2_DR
#define Pin_1__INP_DIS CYREG_PRT2_INP_DIS
#define Pin_1__INTSTAT CYREG_PICU2_INTSTAT
#define Pin_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Pin_1__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Pin_1__LCD_EN CYREG_PRT2_LCD_EN
#define Pin_1__MASK 0x04u
#define Pin_1__PORT 2u
#define Pin_1__PRT CYREG_PRT2_PRT
#define Pin_1__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Pin_1__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Pin_1__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Pin_1__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Pin_1__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Pin_1__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Pin_1__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Pin_1__PS CYREG_PRT2_PS
#define Pin_1__SHIFT 2u
#define Pin_1__SLW CYREG_PRT2_SLW
#define Pin_1__SNAP CYREG_PICU2_SNAP

/* Sleep1 */
#define Sleep1__0__INTTYPE CYREG_PICU12_INTTYPE2
#define Sleep1__0__MASK 0x04u
#define Sleep1__0__PC CYREG_PRT12_PC2
#define Sleep1__0__PORT 12u
#define Sleep1__0__SHIFT 2u
#define Sleep1__AG CYREG_PRT12_AG
#define Sleep1__BIE CYREG_PRT12_BIE
#define Sleep1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Sleep1__BYP CYREG_PRT12_BYP
#define Sleep1__DM0 CYREG_PRT12_DM0
#define Sleep1__DM1 CYREG_PRT12_DM1
#define Sleep1__DM2 CYREG_PRT12_DM2
#define Sleep1__DR CYREG_PRT12_DR
#define Sleep1__INP_DIS CYREG_PRT12_INP_DIS
#define Sleep1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Sleep1__MASK 0x04u
#define Sleep1__PORT 12u
#define Sleep1__PRT CYREG_PRT12_PRT
#define Sleep1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Sleep1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Sleep1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Sleep1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Sleep1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Sleep1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Sleep1__PS CYREG_PRT12_PS
#define Sleep1__SHIFT 2u
#define Sleep1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Sleep1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Sleep1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Sleep1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Sleep1__SLW CYREG_PRT12_SLW

/* Sleep2 */
#define Sleep2__0__INTTYPE CYREG_PICU2_INTTYPE0
#define Sleep2__0__MASK 0x01u
#define Sleep2__0__PC CYREG_PRT2_PC0
#define Sleep2__0__PORT 2u
#define Sleep2__0__SHIFT 0u
#define Sleep2__AG CYREG_PRT2_AG
#define Sleep2__AMUX CYREG_PRT2_AMUX
#define Sleep2__BIE CYREG_PRT2_BIE
#define Sleep2__BIT_MASK CYREG_PRT2_BIT_MASK
#define Sleep2__BYP CYREG_PRT2_BYP
#define Sleep2__CTL CYREG_PRT2_CTL
#define Sleep2__DM0 CYREG_PRT2_DM0
#define Sleep2__DM1 CYREG_PRT2_DM1
#define Sleep2__DM2 CYREG_PRT2_DM2
#define Sleep2__DR CYREG_PRT2_DR
#define Sleep2__INP_DIS CYREG_PRT2_INP_DIS
#define Sleep2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Sleep2__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Sleep2__LCD_EN CYREG_PRT2_LCD_EN
#define Sleep2__MASK 0x01u
#define Sleep2__PORT 2u
#define Sleep2__PRT CYREG_PRT2_PRT
#define Sleep2__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Sleep2__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Sleep2__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Sleep2__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Sleep2__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Sleep2__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Sleep2__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Sleep2__PS CYREG_PRT2_PS
#define Sleep2__SHIFT 0u
#define Sleep2__SLW CYREG_PRT2_SLW

/* isr_rx */
#define isr_rx__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define isr_rx__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define isr_rx__INTC_MASK 0x01u
#define isr_rx__INTC_NUMBER 0u
#define isr_rx__INTC_PRIOR_NUM 6u
#define isr_rx__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define isr_rx__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define isr_rx__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Clock_1 */
#define Clock_1__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Clock_1__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Clock_1__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Clock_1__CFG2_SRC_SEL_MASK 0x07u
#define Clock_1__INDEX 0x00u
#define Clock_1__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Clock_1__PM_ACT_MSK 0x01u
#define Clock_1__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Clock_1__PM_STBY_MSK 0x01u

/* Timer_1 */
#define Timer_1_TimerHW__CAP0 CYREG_TMR0_CAP0
#define Timer_1_TimerHW__CAP1 CYREG_TMR0_CAP1
#define Timer_1_TimerHW__CFG0 CYREG_TMR0_CFG0
#define Timer_1_TimerHW__CFG1 CYREG_TMR0_CFG1
#define Timer_1_TimerHW__CFG2 CYREG_TMR0_CFG2
#define Timer_1_TimerHW__CNT_CMP0 CYREG_TMR0_CNT_CMP0
#define Timer_1_TimerHW__CNT_CMP1 CYREG_TMR0_CNT_CMP1
#define Timer_1_TimerHW__PER0 CYREG_TMR0_PER0
#define Timer_1_TimerHW__PER1 CYREG_TMR0_PER1
#define Timer_1_TimerHW__PM_ACT_CFG CYREG_PM_ACT_CFG3
#define Timer_1_TimerHW__PM_ACT_MSK 0x01u
#define Timer_1_TimerHW__PM_STBY_CFG CYREG_PM_STBY_CFG3
#define Timer_1_TimerHW__PM_STBY_MSK 0x01u
#define Timer_1_TimerHW__RT0 CYREG_TMR0_RT0
#define Timer_1_TimerHW__RT1 CYREG_TMR0_RT1
#define Timer_1_TimerHW__SR0 CYREG_TMR0_SR0

/* Heartbeat */
#define Heartbeat__0__INTTYPE CYREG_PICU2_INTTYPE1
#define Heartbeat__0__MASK 0x02u
#define Heartbeat__0__PC CYREG_PRT2_PC1
#define Heartbeat__0__PORT 2u
#define Heartbeat__0__SHIFT 1u
#define Heartbeat__AG CYREG_PRT2_AG
#define Heartbeat__AMUX CYREG_PRT2_AMUX
#define Heartbeat__BIE CYREG_PRT2_BIE
#define Heartbeat__BIT_MASK CYREG_PRT2_BIT_MASK
#define Heartbeat__BYP CYREG_PRT2_BYP
#define Heartbeat__CTL CYREG_PRT2_CTL
#define Heartbeat__DM0 CYREG_PRT2_DM0
#define Heartbeat__DM1 CYREG_PRT2_DM1
#define Heartbeat__DM2 CYREG_PRT2_DM2
#define Heartbeat__DR CYREG_PRT2_DR
#define Heartbeat__INP_DIS CYREG_PRT2_INP_DIS
#define Heartbeat__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define Heartbeat__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define Heartbeat__LCD_EN CYREG_PRT2_LCD_EN
#define Heartbeat__MASK 0x02u
#define Heartbeat__PORT 2u
#define Heartbeat__PRT CYREG_PRT2_PRT
#define Heartbeat__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define Heartbeat__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define Heartbeat__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define Heartbeat__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define Heartbeat__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define Heartbeat__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define Heartbeat__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define Heartbeat__PS CYREG_PRT2_PS
#define Heartbeat__SHIFT 1u
#define Heartbeat__SLW CYREG_PRT2_SLW

/* PWM_out_1 */
#define PWM_out_1__0__INTTYPE CYREG_PICU1_INTTYPE6
#define PWM_out_1__0__MASK 0x40u
#define PWM_out_1__0__PC CYREG_PRT1_PC6
#define PWM_out_1__0__PORT 1u
#define PWM_out_1__0__SHIFT 6u
#define PWM_out_1__AG CYREG_PRT1_AG
#define PWM_out_1__AMUX CYREG_PRT1_AMUX
#define PWM_out_1__BIE CYREG_PRT1_BIE
#define PWM_out_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define PWM_out_1__BYP CYREG_PRT1_BYP
#define PWM_out_1__CTL CYREG_PRT1_CTL
#define PWM_out_1__DM0 CYREG_PRT1_DM0
#define PWM_out_1__DM1 CYREG_PRT1_DM1
#define PWM_out_1__DM2 CYREG_PRT1_DM2
#define PWM_out_1__DR CYREG_PRT1_DR
#define PWM_out_1__INP_DIS CYREG_PRT1_INP_DIS
#define PWM_out_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define PWM_out_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define PWM_out_1__LCD_EN CYREG_PRT1_LCD_EN
#define PWM_out_1__MASK 0x40u
#define PWM_out_1__PORT 1u
#define PWM_out_1__PRT CYREG_PRT1_PRT
#define PWM_out_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define PWM_out_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define PWM_out_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define PWM_out_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define PWM_out_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define PWM_out_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define PWM_out_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define PWM_out_1__PS CYREG_PRT1_PS
#define PWM_out_1__SHIFT 6u
#define PWM_out_1__SLW CYREG_PRT1_SLW

/* PWM_out_2 */
#define PWM_out_2__0__INTTYPE CYREG_PICU15_INTTYPE5
#define PWM_out_2__0__MASK 0x20u
#define PWM_out_2__0__PC CYREG_IO_PC_PRT15_PC5
#define PWM_out_2__0__PORT 15u
#define PWM_out_2__0__SHIFT 5u
#define PWM_out_2__AG CYREG_PRT15_AG
#define PWM_out_2__AMUX CYREG_PRT15_AMUX
#define PWM_out_2__BIE CYREG_PRT15_BIE
#define PWM_out_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define PWM_out_2__BYP CYREG_PRT15_BYP
#define PWM_out_2__CTL CYREG_PRT15_CTL
#define PWM_out_2__DM0 CYREG_PRT15_DM0
#define PWM_out_2__DM1 CYREG_PRT15_DM1
#define PWM_out_2__DM2 CYREG_PRT15_DM2
#define PWM_out_2__DR CYREG_PRT15_DR
#define PWM_out_2__INP_DIS CYREG_PRT15_INP_DIS
#define PWM_out_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define PWM_out_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define PWM_out_2__LCD_EN CYREG_PRT15_LCD_EN
#define PWM_out_2__MASK 0x20u
#define PWM_out_2__PORT 15u
#define PWM_out_2__PRT CYREG_PRT15_PRT
#define PWM_out_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define PWM_out_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define PWM_out_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define PWM_out_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define PWM_out_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define PWM_out_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define PWM_out_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define PWM_out_2__PS CYREG_PRT15_PS
#define PWM_out_2__SHIFT 5u
#define PWM_out_2__SLW CYREG_PRT15_SLW

/* pos_reset */
#define pos_reset__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define pos_reset__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define pos_reset__INTC_MASK 0x40u
#define pos_reset__INTC_NUMBER 6u
#define pos_reset__INTC_PRIOR_NUM 7u
#define pos_reset__INTC_PRIOR_REG CYREG_NVIC_PRI_6
#define pos_reset__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define pos_reset__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Direction_1 */
#define Direction_1__0__INTTYPE CYREG_PICU1_INTTYPE7
#define Direction_1__0__MASK 0x80u
#define Direction_1__0__PC CYREG_PRT1_PC7
#define Direction_1__0__PORT 1u
#define Direction_1__0__SHIFT 7u
#define Direction_1__AG CYREG_PRT1_AG
#define Direction_1__AMUX CYREG_PRT1_AMUX
#define Direction_1__BIE CYREG_PRT1_BIE
#define Direction_1__BIT_MASK CYREG_PRT1_BIT_MASK
#define Direction_1__BYP CYREG_PRT1_BYP
#define Direction_1__CTL CYREG_PRT1_CTL
#define Direction_1__DM0 CYREG_PRT1_DM0
#define Direction_1__DM1 CYREG_PRT1_DM1
#define Direction_1__DM2 CYREG_PRT1_DM2
#define Direction_1__DR CYREG_PRT1_DR
#define Direction_1__INP_DIS CYREG_PRT1_INP_DIS
#define Direction_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU1_BASE
#define Direction_1__LCD_COM_SEG CYREG_PRT1_LCD_COM_SEG
#define Direction_1__LCD_EN CYREG_PRT1_LCD_EN
#define Direction_1__MASK 0x80u
#define Direction_1__PORT 1u
#define Direction_1__PRT CYREG_PRT1_PRT
#define Direction_1__PRTDSI__CAPS_SEL CYREG_PRT1_CAPS_SEL
#define Direction_1__PRTDSI__DBL_SYNC_IN CYREG_PRT1_DBL_SYNC_IN
#define Direction_1__PRTDSI__OE_SEL0 CYREG_PRT1_OE_SEL0
#define Direction_1__PRTDSI__OE_SEL1 CYREG_PRT1_OE_SEL1
#define Direction_1__PRTDSI__OUT_SEL0 CYREG_PRT1_OUT_SEL0
#define Direction_1__PRTDSI__OUT_SEL1 CYREG_PRT1_OUT_SEL1
#define Direction_1__PRTDSI__SYNC_OUT CYREG_PRT1_SYNC_OUT
#define Direction_1__PS CYREG_PRT1_PS
#define Direction_1__SHIFT 7u
#define Direction_1__SLW CYREG_PRT1_SLW

/* Direction_2 */
#define Direction_2__0__INTTYPE CYREG_PICU15_INTTYPE4
#define Direction_2__0__MASK 0x10u
#define Direction_2__0__PC CYREG_IO_PC_PRT15_PC4
#define Direction_2__0__PORT 15u
#define Direction_2__0__SHIFT 4u
#define Direction_2__AG CYREG_PRT15_AG
#define Direction_2__AMUX CYREG_PRT15_AMUX
#define Direction_2__BIE CYREG_PRT15_BIE
#define Direction_2__BIT_MASK CYREG_PRT15_BIT_MASK
#define Direction_2__BYP CYREG_PRT15_BYP
#define Direction_2__CTL CYREG_PRT15_CTL
#define Direction_2__DM0 CYREG_PRT15_DM0
#define Direction_2__DM1 CYREG_PRT15_DM1
#define Direction_2__DM2 CYREG_PRT15_DM2
#define Direction_2__DR CYREG_PRT15_DR
#define Direction_2__INP_DIS CYREG_PRT15_INP_DIS
#define Direction_2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU15_BASE
#define Direction_2__LCD_COM_SEG CYREG_PRT15_LCD_COM_SEG
#define Direction_2__LCD_EN CYREG_PRT15_LCD_EN
#define Direction_2__MASK 0x10u
#define Direction_2__PORT 15u
#define Direction_2__PRT CYREG_PRT15_PRT
#define Direction_2__PRTDSI__CAPS_SEL CYREG_PRT15_CAPS_SEL
#define Direction_2__PRTDSI__DBL_SYNC_IN CYREG_PRT15_DBL_SYNC_IN
#define Direction_2__PRTDSI__OE_SEL0 CYREG_PRT15_OE_SEL0
#define Direction_2__PRTDSI__OE_SEL1 CYREG_PRT15_OE_SEL1
#define Direction_2__PRTDSI__OUT_SEL0 CYREG_PRT15_OUT_SEL0
#define Direction_2__PRTDSI__OUT_SEL1 CYREG_PRT15_OUT_SEL1
#define Direction_2__PRTDSI__SYNC_OUT CYREG_PRT15_SYNC_OUT
#define Direction_2__PS CYREG_PRT15_PS
#define Direction_2__SHIFT 4u
#define Direction_2__SLW CYREG_PRT15_SLW

/* Control_Reg_1 */
#define Control_Reg_1_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__0__POS 0
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB09_CTL
#define Control_Reg_1_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define Control_Reg_1_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_1_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define Control_Reg_1_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB09_MSK

/* Control_Reg_2 */
#define Control_Reg_2_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__0__POS 0
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB10_11_CTL
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_2_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB10_11_MSK
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB10_CTL
#define Control_Reg_2_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB10_CTL
#define Control_Reg_2_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB10_ST_CTL
#define Control_Reg_2_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_2_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB10_MSK_ACTL
#define Control_Reg_2_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB10_MSK

/* Control_Reg_3 */
#define Control_Reg_3_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_3_Sync_ctrl_reg__0__POS 0
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB09_10_CTL
#define Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_3_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB09_10_MSK
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB09_CTL
#define Control_Reg_3_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_3_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB09_CTL
#define Control_Reg_3_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB09_ST_CTL
#define Control_Reg_3_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_3_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_3_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB09_MSK_ACTL
#define Control_Reg_3_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB09_MSK

/* Control_Reg_4 */
#define Control_Reg_4_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_4_Sync_ctrl_reg__0__POS 0
#define Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_4_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_4_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB11_12_CTL
#define Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_4_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_4_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB11_12_MSK
#define Control_Reg_4_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define Control_Reg_4_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB11_CTL
#define Control_Reg_4_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_4_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB11_CTL
#define Control_Reg_4_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB11_ST_CTL
#define Control_Reg_4_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_4_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_4_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB11_MSK_ACTL
#define Control_Reg_4_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB11_MSK

/* Control_Reg_5 */
#define Control_Reg_5_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_5_Sync_ctrl_reg__0__POS 0
#define Control_Reg_5_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define Control_Reg_5_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_5_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_5_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_5_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB13_14_CTL
#define Control_Reg_5_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_5_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_5_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_5_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB13_14_MSK
#define Control_Reg_5_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define Control_Reg_5_Sync_ctrl_reg__CONTROL_REG CYREG_B0_UDB13_CTL
#define Control_Reg_5_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B0_UDB13_ST_CTL
#define Control_Reg_5_Sync_ctrl_reg__COUNT_REG CYREG_B0_UDB13_CTL
#define Control_Reg_5_Sync_ctrl_reg__COUNT_ST_REG CYREG_B0_UDB13_ST_CTL
#define Control_Reg_5_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_5_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Control_Reg_5_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB13_MSK_ACTL
#define Control_Reg_5_Sync_ctrl_reg__PERIOD_REG CYREG_B0_UDB13_MSK

/* Control_Reg_6 */
#define Control_Reg_6_Sync_ctrl_reg__0__MASK 0x01u
#define Control_Reg_6_Sync_ctrl_reg__0__POS 0
#define Control_Reg_6_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define Control_Reg_6_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Control_Reg_6_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Control_Reg_6_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define Control_Reg_6_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define Control_Reg_6_Sync_ctrl_reg__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define Control_Reg_6_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Control_Reg_6_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define Control_Reg_6_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define Control_Reg_6_Sync_ctrl_reg__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define Control_Reg_6_Sync_ctrl_reg__CONTROL_REG CYREG_B1_UDB08_CTL
#define Control_Reg_6_Sync_ctrl_reg__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define Control_Reg_6_Sync_ctrl_reg__COUNT_REG CYREG_B1_UDB08_CTL
#define Control_Reg_6_Sync_ctrl_reg__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define Control_Reg_6_Sync_ctrl_reg__MASK 0x01u
#define Control_Reg_6_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Control_Reg_6_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define Control_Reg_6_Sync_ctrl_reg__PERIOD_REG CYREG_B1_UDB08_MSK

/* pulse_ready_isr */
#define pulse_ready_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define pulse_ready_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define pulse_ready_isr__INTC_MASK 0x02u
#define pulse_ready_isr__INTC_NUMBER 1u
#define pulse_ready_isr__INTC_PRIOR_NUM 6u
#define pulse_ready_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define pulse_ready_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define pulse_ready_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "135_motor_project"
#define CY_VERSION "PSoC Creator  4.2"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 18u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 18u
#define CYDEV_CHIP_MEMBER_4D 13u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 19u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 17u
#define CYDEV_CHIP_MEMBER_4I 23u
#define CYDEV_CHIP_MEMBER_4J 14u
#define CYDEV_CHIP_MEMBER_4K 15u
#define CYDEV_CHIP_MEMBER_4L 22u
#define CYDEV_CHIP_MEMBER_4M 21u
#define CYDEV_CHIP_MEMBER_4N 10u
#define CYDEV_CHIP_MEMBER_4O 7u
#define CYDEV_CHIP_MEMBER_4P 20u
#define CYDEV_CHIP_MEMBER_4Q 12u
#define CYDEV_CHIP_MEMBER_4R 8u
#define CYDEV_CHIP_MEMBER_4S 11u
#define CYDEV_CHIP_MEMBER_4T 9u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 16u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 24u
#define CYDEV_CHIP_MEMBER_FM3 28u
#define CYDEV_CHIP_MEMBER_FM4 29u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 25u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 26u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 27u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x400
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
