[2021-09-09 09:46:57,852]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 09:46:57,852]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 09:47:04,642]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; ".

Peak memory: 17776640 bytes

[2021-09-09 09:47:04,643]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 09:47:04,927]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37789696 bytes

[2021-09-09 09:47:04,945]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 09:47:04,945]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 09:47:05,620]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2913
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2913
score:100
	Report mapping result:
		klut_size()     :4422
		klut.num_gates():2913
		max delay       :3
		max area        :2913
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1281
		LUT fanins:3	 numbers :405
		LUT fanins:4	 numbers :1227
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 39878656 bytes

[2021-09-09 09:47:05,621]mapper_test.py:220:[INFO]: area: 2913 level: 3
[2021-09-09 11:39:38,620]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 11:39:38,620]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 11:39:45,388]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; ".

Peak memory: 18034688 bytes

[2021-09-09 11:39:45,389]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 11:39:45,630]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37670912 bytes

[2021-09-09 11:39:45,646]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 11:39:45,647]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 11:39:49,999]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2913
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3328
score:100
	Report mapping result:
		klut_size()     :4422
		klut.num_gates():2913
		max delay       :3
		max area        :2913
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1281
		LUT fanins:3	 numbers :405
		LUT fanins:4	 numbers :1227
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104132608 bytes

[2021-09-09 11:39:50,000]mapper_test.py:220:[INFO]: area: 2913 level: 3
[2021-09-09 13:10:27,064]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 13:10:27,064]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:10:34,505]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; ".

Peak memory: 18006016 bytes

[2021-09-09 13:10:34,505]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:10:34,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37883904 bytes

[2021-09-09 13:10:34,809]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 13:10:34,809]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:10:39,178]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3109
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3232
score:100
	Report mapping result:
		klut_size()     :4633
		klut.num_gates():3124
		max delay       :4
		max area        :3109
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1395
		LUT fanins:3	 numbers :390
		LUT fanins:4	 numbers :1339
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104132608 bytes

[2021-09-09 13:10:39,178]mapper_test.py:220:[INFO]: area: 3124 level: 4
[2021-09-09 14:59:03,813]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 14:59:03,813]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 14:59:03,813]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 14:59:04,077]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37470208 bytes

[2021-09-09 14:59:04,093]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 14:59:04,094]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 14:59:08,894]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2881
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104091648 bytes

[2021-09-09 14:59:08,895]mapper_test.py:220:[INFO]: area: 2881 level: 3
[2021-09-09 15:28:06,833]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 15:28:06,833]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:28:06,833]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:28:07,134]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37523456 bytes

[2021-09-09 15:28:07,153]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 15:28:07,153]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:28:11,982]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2881
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104058880 bytes

[2021-09-09 15:28:11,983]mapper_test.py:220:[INFO]: area: 2881 level: 3
[2021-09-09 16:06:09,194]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 16:06:09,195]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:06:09,195]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:06:09,464]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37527552 bytes

[2021-09-09 16:06:09,481]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 16:06:09,482]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:06:14,316]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2881
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 103911424 bytes

[2021-09-09 16:06:14,317]mapper_test.py:220:[INFO]: area: 2881 level: 3
[2021-09-09 16:40:50,491]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 16:40:50,492]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:40:50,492]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:40:50,756]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37359616 bytes

[2021-09-09 16:40:50,773]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 16:40:50,774]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:40:55,621]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2881
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104083456 bytes

[2021-09-09 16:40:55,622]mapper_test.py:220:[INFO]: area: 2881 level: 3
[2021-09-09 17:17:23,576]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-09 17:17:23,577]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:17:23,577]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:17:23,827]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37588992 bytes

[2021-09-09 17:17:23,845]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-09 17:17:23,845]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:17:28,234]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104210432 bytes

[2021-09-09 17:17:28,235]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-13 23:23:56,920]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-13 23:23:56,923]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:23:56,924]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:23:57,165]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37199872 bytes

[2021-09-13 23:23:57,184]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-13 23:23:57,184]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:24:00,927]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 49201152 bytes

[2021-09-13 23:24:00,928]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-13 23:41:03,053]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-13 23:41:03,053]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:41:03,053]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:41:03,292]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37502976 bytes

[2021-09-13 23:41:03,312]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-13 23:41:03,312]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:41:03,954]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 39366656 bytes

[2021-09-13 23:41:03,955]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-14 08:53:05,844]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-14 08:53:05,844]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 08:53:05,844]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 08:53:06,122]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37380096 bytes

[2021-09-14 08:53:06,141]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-14 08:53:06,141]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 08:53:10,388]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 104153088 bytes

[2021-09-14 08:53:10,388]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-14 09:20:00,205]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-14 09:20:00,205]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:20:00,205]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:20:00,495]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.02 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37253120 bytes

[2021-09-14 09:20:00,513]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-14 09:20:00,513]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:20:01,228]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 39972864 bytes

[2021-09-14 09:20:01,229]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-15 15:27:41,722]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-15 15:27:41,723]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:27:41,723]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:27:41,938]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37216256 bytes

[2021-09-15 15:27:41,956]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-15 15:27:41,956]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:27:45,477]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 61562880 bytes

[2021-09-15 15:27:45,478]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-15 15:53:31,670]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-15 15:53:31,670]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:53:31,671]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:53:31,883]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37330944 bytes

[2021-09-15 15:53:31,901]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-15 15:53:31,901]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:53:32,453]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 16891904 bytes

[2021-09-15 15:53:32,454]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-18 13:58:22,213]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-18 13:58:22,214]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 13:58:22,214]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 13:58:22,431]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37527552 bytes

[2021-09-18 13:58:22,449]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-18 13:58:22,449]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 13:58:25,884]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 50151424 bytes

[2021-09-18 13:58:25,884]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-18 16:23:04,046]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-18 16:23:04,047]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:23:04,047]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:23:04,266]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37142528 bytes

[2021-09-18 16:23:04,284]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-18 16:23:04,285]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:23:07,676]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3214
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 57409536 bytes

[2021-09-18 16:23:07,677]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-22 08:55:41,217]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-22 08:55:41,217]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:55:41,217]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:55:41,443]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37101568 bytes

[2021-09-22 08:55:41,461]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-22 08:55:41,461]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:55:43,429]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :4
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 30810112 bytes

[2021-09-22 08:55:43,430]mapper_test.py:220:[INFO]: area: 2881 level: 4
[2021-09-22 11:21:44,807]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-22 11:21:44,807]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:21:44,807]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:21:45,084]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.02 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37257216 bytes

[2021-09-22 11:21:45,104]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-22 11:21:45,104]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:21:48,654]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 32485376 bytes

[2021-09-22 11:21:48,655]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-23 16:40:16,152]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-23 16:40:16,152]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:40:16,153]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:40:16,374]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37281792 bytes

[2021-09-23 16:40:16,390]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-23 16:40:16,390]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:40:20,086]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 44019712 bytes

[2021-09-23 16:40:20,087]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-23 17:03:46,333]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-23 17:03:46,333]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:03:46,333]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:03:46,555]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37384192 bytes

[2021-09-23 17:03:46,575]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-23 17:03:46,575]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:03:49,910]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 32477184 bytes

[2021-09-23 17:03:49,911]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-23 18:04:54,962]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-23 18:04:54,962]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:04:54,962]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:04:55,181]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37453824 bytes

[2021-09-23 18:04:55,200]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-23 18:04:55,200]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:04:58,888]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 44015616 bytes

[2021-09-23 18:04:58,889]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-27 16:32:09,493]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-27 16:32:09,494]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:32:09,494]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:32:09,763]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37261312 bytes

[2021-09-27 16:32:09,783]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-27 16:32:09,784]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:32:13,330]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 37126144 bytes

[2021-09-27 16:32:13,331]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-27 17:38:57,879]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-27 17:38:57,879]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:38:57,879]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:38:58,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37257216 bytes

[2021-09-27 17:38:58,160]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-27 17:38:58,161]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:39:01,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
balancing!
	current map manager:
		current min nodes:8711
		current min depth:9
rewriting!
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 37081088 bytes

[2021-09-27 17:39:01,762]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-28 02:05:12,519]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-28 02:05:12,520]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:05:12,520]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:05:12,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37576704 bytes

[2021-09-28 02:05:12,756]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-28 02:05:12,756]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:05:16,345]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 37371904 bytes

[2021-09-28 02:05:16,345]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-28 16:44:53,881]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-28 16:44:53,882]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:44:53,882]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:44:54,103]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37285888 bytes

[2021-09-28 16:44:54,120]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-28 16:44:54,121]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:44:57,556]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 32337920 bytes

[2021-09-28 16:44:57,556]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-09-28 17:23:53,940]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-09-28 17:23:53,941]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:23:53,941]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:23:54,214]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37105664 bytes

[2021-09-28 17:23:54,232]mapper_test.py:156:[INFO]: area: 2546 level: 3
[2021-09-28 17:23:54,233]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:23:57,576]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 48603136 bytes

[2021-09-28 17:23:57,576]mapper_test.py:220:[INFO]: area: 2865 level: 3
[2021-10-09 10:39:50,989]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-09 10:39:50,990]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:39:50,990]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:39:51,205]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37314560 bytes

[2021-10-09 10:39:51,224]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-09 10:39:51,224]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:39:52,521]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 21262336 bytes

[2021-10-09 10:39:52,522]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-09 11:22:28,575]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-09 11:22:28,575]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:22:28,575]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:22:28,791]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37330944 bytes

[2021-10-09 11:22:28,811]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-09 11:22:28,811]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:22:30,066]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 23719936 bytes

[2021-10-09 11:22:30,067]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-09 16:30:25,479]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-09 16:30:25,481]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:30:25,481]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:30:25,708]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37146624 bytes

[2021-10-09 16:30:25,725]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-09 16:30:25,725]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:30:27,422]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 21446656 bytes

[2021-10-09 16:30:27,423]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-09 16:47:35,321]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-09 16:47:35,322]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:47:35,322]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:47:35,539]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37146624 bytes

[2021-10-09 16:47:35,557]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-09 16:47:35,557]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:47:37,147]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 21512192 bytes

[2021-10-09 16:47:37,147]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-12 10:54:54,017]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-12 10:54:54,018]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 10:54:54,018]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 10:54:54,244]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37289984 bytes

[2021-10-12 10:54:54,265]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-12 10:54:54,265]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 10:54:57,885]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 26247168 bytes

[2021-10-12 10:54:57,886]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-12 11:16:32,250]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-12 11:16:32,250]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:16:32,250]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:16:32,477]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37122048 bytes

[2021-10-12 11:16:32,496]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-12 11:16:32,496]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:16:33,866]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 20975616 bytes

[2021-10-12 11:16:33,867]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-12 13:30:21,014]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-12 13:30:21,014]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:30:21,014]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:30:21,272]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37187584 bytes

[2021-10-12 13:30:21,289]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-12 13:30:21,289]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:30:24,959]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 26324992 bytes

[2021-10-12 13:30:24,960]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-12 15:01:00,353]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-12 15:01:00,354]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:01:00,354]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:01:00,650]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.02 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37228544 bytes

[2021-10-12 15:01:00,663]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-12 15:01:00,664]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:01:04,762]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 25387008 bytes

[2021-10-12 15:01:04,763]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-12 18:45:47,934]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-12 18:45:47,934]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:45:47,934]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:45:48,221]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.02 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37228544 bytes

[2021-10-12 18:45:48,240]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-12 18:45:48,240]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:45:52,051]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24166400 bytes

[2021-10-12 18:45:52,051]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-18 11:39:15,442]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-18 11:39:15,442]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:39:15,443]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:39:15,728]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37249024 bytes

[2021-10-18 11:39:15,746]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-18 11:39:15,747]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:39:19,522]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24211456 bytes

[2021-10-18 11:39:19,523]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-18 12:03:17,683]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-18 12:03:17,684]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:03:17,684]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:03:17,914]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37326848 bytes

[2021-10-18 12:03:17,931]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-18 12:03:17,931]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:03:18,346]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15507456 bytes

[2021-10-18 12:03:18,347]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-19 14:11:14,915]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-19 14:11:14,915]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:11:14,915]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:11:15,142]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37228544 bytes

[2021-10-19 14:11:15,162]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-19 14:11:15,162]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:11:15,574]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15667200 bytes

[2021-10-19 14:11:15,575]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-22 13:30:51,275]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-22 13:30:51,275]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:30:51,275]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:30:51,500]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37167104 bytes

[2021-10-22 13:30:51,517]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-22 13:30:51,517]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:30:53,348]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 18579456 bytes

[2021-10-22 13:30:53,348]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-22 13:51:44,414]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-22 13:51:44,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:51:44,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:51:44,640]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37564416 bytes

[2021-10-22 13:51:44,658]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-22 13:51:44,658]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:51:46,493]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 18653184 bytes

[2021-10-22 13:51:46,494]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-22 14:01:35,936]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-22 14:01:35,936]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:01:35,936]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:01:36,164]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37265408 bytes

[2021-10-22 14:01:36,182]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-22 14:01:36,182]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:01:36,597]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15634432 bytes

[2021-10-22 14:01:36,598]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-22 14:04:56,698]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-22 14:04:56,699]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:04:56,699]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:04:56,924]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37314560 bytes

[2021-10-22 14:04:56,942]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-22 14:04:56,943]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:04:57,365]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15593472 bytes

[2021-10-22 14:04:57,366]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-23 13:29:06,334]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-23 13:29:06,334]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:29:06,334]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:29:06,566]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37216256 bytes

[2021-10-23 13:29:06,586]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-23 13:29:06,586]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:29:10,074]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3130
score:100
	Report mapping result:
		klut_size()     :4639
		klut.num_gates():3130
		max delay       :4
		max area        :3130
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1829
		LUT fanins:3	 numbers :752
		LUT fanins:4	 numbers :549
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24236032 bytes

[2021-10-23 13:29:10,075]mapper_test.py:224:[INFO]: area: 3130 level: 4
[2021-10-24 17:40:32,784]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-24 17:40:32,785]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:40:32,785]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:40:33,058]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37191680 bytes

[2021-10-24 17:40:33,077]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-24 17:40:33,077]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:40:36,746]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3130
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24178688 bytes

[2021-10-24 17:40:36,747]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-24 18:00:59,504]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-24 18:00:59,504]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:00:59,505]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:00:59,777]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37163008 bytes

[2021-10-24 18:00:59,794]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-24 18:00:59,795]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:01:03,428]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
	current map manager:
		current min nodes:8711
		current min depth:9
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :2865
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :3726
score:100
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24256512 bytes

[2021-10-24 18:01:03,428]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-26 10:24:54,510]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-26 10:24:54,511]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:24:54,511]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:24:54,741]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37240832 bytes

[2021-10-26 10:24:54,759]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-26 10:24:54,759]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:24:55,131]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	current map manager:
		current min nodes:8711
		current min depth:10
	Report mapping result:
		klut_size()     :4629
		klut.num_gates():3120
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1538
		LUT fanins:3	 numbers :827
		LUT fanins:4	 numbers :755
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15699968 bytes

[2021-10-26 10:24:55,132]mapper_test.py:224:[INFO]: area: 3120 level: 3
[2021-10-26 10:58:38,923]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-26 10:58:38,923]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:58:38,923]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:58:39,200]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37019648 bytes

[2021-10-26 10:58:39,218]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-26 10:58:39,218]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:58:42,974]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4629
		klut.num_gates():3120
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1538
		LUT fanins:3	 numbers :827
		LUT fanins:4	 numbers :755
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24072192 bytes

[2021-10-26 10:58:42,975]mapper_test.py:224:[INFO]: area: 3120 level: 3
[2021-10-26 11:19:50,864]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-26 11:19:50,865]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:19:50,865]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:19:51,138]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37376000 bytes

[2021-10-26 11:19:51,158]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-26 11:19:51,158]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:19:54,608]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4408
		klut.num_gates():2899
		max delay       :4
		max area        :3130
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1426
		LUT fanins:3	 numbers :472
		LUT fanins:4	 numbers :1001
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 24088576 bytes

[2021-10-26 11:19:54,609]mapper_test.py:224:[INFO]: area: 2899 level: 4
[2021-10-26 12:17:58,175]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-26 12:17:58,175]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:17:58,175]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:17:58,407]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37363712 bytes

[2021-10-26 12:17:58,426]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-26 12:17:58,427]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:18:01,939]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4374
		klut.num_gates():2865
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1537
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 23793664 bytes

[2021-10-26 12:18:01,939]mapper_test.py:224:[INFO]: area: 2865 level: 3
[2021-10-26 14:12:28,575]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-26 14:12:28,576]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:12:28,576]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:12:28,808]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37548032 bytes

[2021-10-26 14:12:28,827]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-26 14:12:28,827]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:12:29,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4629
		klut.num_gates():3120
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1538
		LUT fanins:3	 numbers :827
		LUT fanins:4	 numbers :755
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15519744 bytes

[2021-10-26 14:12:29,175]mapper_test.py:224:[INFO]: area: 3120 level: 3
[2021-10-29 16:09:33,250]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-10-29 16:09:33,251]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:09:33,251]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:09:33,475]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37240832 bytes

[2021-10-29 16:09:33,494]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-10-29 16:09:33,494]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:09:33,858]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :6861
		klut.num_gates():5352
		max delay       :4
		max area        :5352
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3534
		LUT fanins:3	 numbers :996
		LUT fanins:4	 numbers :822
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
Peak memory: 15540224 bytes

[2021-10-29 16:09:33,859]mapper_test.py:224:[INFO]: area: 5352 level: 4
[2021-11-03 09:50:57,576]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-03 09:50:57,577]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:50:57,577]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:50:57,807]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37306368 bytes

[2021-11-03 09:50:57,826]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-03 09:50:57,826]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:50:58,479]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :6861
		klut.num_gates():5352
		max delay       :3
		max area        :2865
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3534
		LUT fanins:3	 numbers :996
		LUT fanins:4	 numbers :822
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig_output.v
	Peak memory: 17190912 bytes

[2021-11-03 09:50:58,480]mapper_test.py:226:[INFO]: area: 5352 level: 3
[2021-11-03 10:03:04,154]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-03 10:03:04,154]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:03:04,155]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:03:04,389]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37457920 bytes

[2021-11-03 10:03:04,407]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-03 10:03:04,407]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:03:05,114]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :7226
		klut.num_gates():5717
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3659
		LUT fanins:3	 numbers :1092
		LUT fanins:4	 numbers :966
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig_output.v
	Peak memory: 17256448 bytes

[2021-11-03 10:03:05,114]mapper_test.py:226:[INFO]: area: 5717 level: 3
[2021-11-03 13:43:03,406]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-03 13:43:03,407]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:43:03,407]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:43:03,634]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37339136 bytes

[2021-11-03 13:43:03,651]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-03 13:43:03,652]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:43:04,357]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :7226
		klut.num_gates():5717
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3659
		LUT fanins:3	 numbers :1092
		LUT fanins:4	 numbers :966
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig_output.v
	Peak memory: 17408000 bytes

[2021-11-03 13:43:04,358]mapper_test.py:226:[INFO]: area: 5717 level: 3
[2021-11-03 13:49:19,260]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-03 13:49:19,260]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:49:19,260]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:49:19,489]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37064704 bytes

[2021-11-03 13:49:19,508]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-03 13:49:19,509]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:49:20,210]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :7226
		klut.num_gates():5717
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :3659
		LUT fanins:3	 numbers :1092
		LUT fanins:4	 numbers :966
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig_output.v
	Peak memory: 17313792 bytes

[2021-11-03 13:49:20,211]mapper_test.py:226:[INFO]: area: 5717 level: 3
[2021-11-04 15:56:11,528]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-04 15:56:11,529]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:56:11,529]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:56:11,812]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37224448 bytes

[2021-11-04 15:56:11,830]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-04 15:56:11,831]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:56:12,586]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
	Report mapping result:
		klut_size()     :4373
		klut.num_gates():2864
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1370
		LUT fanins:3	 numbers :765
		LUT fanins:4	 numbers :729
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig_output.v
	Peak memory: 16846848 bytes

[2021-11-04 15:56:12,586]mapper_test.py:226:[INFO]: area: 2864 level: 3
[2021-11-16 12:27:35,392]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-16 12:27:35,392]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:27:35,393]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:27:35,623]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37539840 bytes

[2021-11-16 12:27:35,640]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-16 12:27:35,641]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:27:36,062]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.100489 secs
	Report mapping result:
		klut_size()     :4373
		klut.num_gates():2864
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1370
		LUT fanins:3	 numbers :765
		LUT fanins:4	 numbers :729
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 15671296 bytes

[2021-11-16 12:27:36,063]mapper_test.py:228:[INFO]: area: 2864 level: 3
[2021-11-16 14:16:31,207]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-16 14:16:31,207]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:16:31,207]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:16:31,441]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37056512 bytes

[2021-11-16 14:16:31,457]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-16 14:16:31,457]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:16:31,886]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.102381 secs
	Report mapping result:
		klut_size()     :4373
		klut.num_gates():2864
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1370
		LUT fanins:3	 numbers :765
		LUT fanins:4	 numbers :729
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 15659008 bytes

[2021-11-16 14:16:31,886]mapper_test.py:228:[INFO]: area: 2864 level: 3
[2021-11-16 14:22:51,326]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-16 14:22:51,327]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:22:51,327]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:22:51,562]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37400576 bytes

[2021-11-16 14:22:51,582]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-16 14:22:51,582]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:22:51,963]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.10145 secs
	Report mapping result:
		klut_size()     :4373
		klut.num_gates():2864
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1370
		LUT fanins:3	 numbers :765
		LUT fanins:4	 numbers :729
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 15745024 bytes

[2021-11-16 14:22:51,963]mapper_test.py:228:[INFO]: area: 2864 level: 3
[2021-11-17 16:35:30,895]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-17 16:35:30,895]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:35:30,896]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:35:31,136]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37478400 bytes

[2021-11-17 16:35:31,154]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-17 16:35:31,155]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:35:31,557]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.110519 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 15970304 bytes

[2021-11-17 16:35:31,558]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-18 10:18:00,495]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-18 10:18:00,495]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:18:00,495]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:18:00,738]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37310464 bytes

[2021-11-18 10:18:00,755]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-18 10:18:00,756]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:18:01,273]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.190186 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 17219584 bytes

[2021-11-18 10:18:01,274]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-23 16:10:51,223]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-23 16:10:51,223]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:10:51,223]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:10:51,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37478400 bytes

[2021-11-23 16:10:51,471]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-23 16:10:51,471]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:10:51,987]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.18285 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 17330176 bytes

[2021-11-23 16:10:51,988]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-23 16:41:49,301]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-23 16:41:49,301]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:41:49,301]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:41:49,597]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.02 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.09 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37212160 bytes

[2021-11-23 16:41:49,616]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-23 16:41:49,616]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:41:50,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.183473 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 17317888 bytes

[2021-11-23 16:41:50,161]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-24 11:38:22,293]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 11:38:22,293]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:38:22,293]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:38:22,519]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37322752 bytes

[2021-11-24 11:38:22,538]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 11:38:22,539]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:38:22,824]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.005041 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 15810560 bytes

[2021-11-24 11:38:22,824]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-24 12:01:36,727]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 12:01:36,728]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:01:36,728]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:01:36,958]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37367808 bytes

[2021-11-24 12:01:36,978]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 12:01:36,978]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:01:37,262]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.005225 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 15708160 bytes

[2021-11-24 12:01:37,262]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-24 12:05:12,647]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 12:05:12,647]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:05:12,647]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:05:12,877]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37376000 bytes

[2021-11-24 12:05:12,898]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 12:05:12,898]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:05:13,273]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.100986 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 16076800 bytes

[2021-11-24 12:05:13,273]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-24 12:10:57,268]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 12:10:57,268]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:10:57,268]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:10:57,494]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.06 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37232640 bytes

[2021-11-24 12:10:57,512]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 12:10:57,512]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:10:57,810]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
[i] total time =  0.03 secs
Mapping time: 0.03045 secs
	Report mapping result:
		klut_size()     :3911
		klut.num_gates():2402
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1042
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :923
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 34086912 bytes

[2021-11-24 12:10:57,811]mapper_test.py:228:[INFO]: area: 2402 level: 4
[2021-11-24 12:57:11,082]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 12:57:11,083]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:57:11,083]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:57:11,359]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.02 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.02 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.08 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37343232 bytes

[2021-11-24 12:57:11,384]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 12:57:11,384]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:57:11,762]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.099709 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 16031744 bytes

[2021-11-24 12:57:11,762]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-24 13:05:57,601]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 13:05:57,601]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:05:57,601]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:05:57,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37593088 bytes

[2021-11-24 13:05:57,887]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 13:05:57,888]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:06:01,583]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.09995 secs
Mapping time: 0.107504 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 24186880 bytes

[2021-11-24 13:06:01,583]mapper_test.py:228:[INFO]: area: 2881 level: 3
[2021-11-24 13:29:14,384]mapper_test.py:79:[INFO]: run case "s35932_comb"
[2021-11-24 13:29:14,385]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:29:14,385]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:29:14,653]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =    7203.  Ch =     0.  Total mem =    1.40 MB. Peak cut mem =    0.06 MB.
P:  Del =    3.00.  Ar =    2881.0.  Edge =     7981.  Cut =    33805.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7407.  Cut =    31661.  T =     0.01 sec
P:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2562.0.  Edge =     7295.  Cut =    31677.  T =     0.00 sec
F:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7231.  Cut =    25645.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
A:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.01 sec
E:  Del =    3.00.  Ar =    2546.0.  Edge =     7183.  Cut =    25373.  T =     0.00 sec
Total time =     0.07 sec
Const        =        2      0.08 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =      914     35.87 %
Or           =        0      0.00 %
Other        =     1632     64.05 %
TOTAL        =     2548    100.00 %
Level =    0.  COs =    2.     0.1 %
Level =    1.  COs = 1184.    78.8 %
Level =    2.  COs =   32.    80.9 %
Level =    3.  COs =  288.   100.0 %
Peak memory: 37322752 bytes

[2021-11-24 13:29:14,674]mapper_test.py:160:[INFO]: area: 2546 level: 3
[2021-11-24 13:29:14,674]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:29:18,160]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.opt.aig
Mapping time: 0.005129 secs
Mapping time: 0.005586 secs
	Report mapping result:
		klut_size()     :4390
		klut.num_gates():2881
		max delay       :3
		max area        :2881
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :1553
		LUT fanins:3	 numbers :437
		LUT fanins:4	 numbers :891
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s35932_comb/s35932_comb.ifpga.v
	Peak memory: 24358912 bytes

[2021-11-24 13:29:18,160]mapper_test.py:228:[INFO]: area: 2881 level: 3
