// Seed: 3962770184
module module_0 (
    output id_0,
    output logic id_1
);
  type_5(
      1, 1, id_1 & ~(1'b0)
  );
  logic id_3;
  assign id_0 = "" !== id_3;
endmodule
