# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../src/sevenseg_decoder.vhd" \
"../../../../src/top_basys3.vhd" \
"../../../../src/sevenseg_decoder_tb.vhd" \

# Do not sort compile order
nosort
