#
include
"
.
/
vp9_rtcd
.
h
"
#
include
"
vpx_dsp
/
x86
/
inv_txfm_sse2
.
h
"
#
include
"
vpx_dsp
/
x86
/
txfm_common_sse2
.
h
"
#
include
"
vpx_ports
/
mem
.
h
"
void
vp9_iht4x4_16_add_sse2
(
const
tran_low_t
*
input
uint8_t
*
dest
int
stride
int
tx_type
)
{
__m128i
in
[
2
]
;
const
__m128i
zero
=
_mm_setzero_si128
(
)
;
const
__m128i
eight
=
_mm_set1_epi16
(
8
)
;
in
[
0
]
=
load_input_data
(
input
)
;
in
[
1
]
=
load_input_data
(
input
+
8
)
;
switch
(
tx_type
)
{
case
0
:
idct4_sse2
(
in
)
;
idct4_sse2
(
in
)
;
break
;
case
1
:
idct4_sse2
(
in
)
;
iadst4_sse2
(
in
)
;
break
;
case
2
:
iadst4_sse2
(
in
)
;
idct4_sse2
(
in
)
;
break
;
case
3
:
iadst4_sse2
(
in
)
;
iadst4_sse2
(
in
)
;
break
;
default
:
assert
(
0
)
;
break
;
}
in
[
0
]
=
_mm_add_epi16
(
in
[
0
]
eight
)
;
in
[
1
]
=
_mm_add_epi16
(
in
[
1
]
eight
)
;
in
[
0
]
=
_mm_srai_epi16
(
in
[
0
]
4
)
;
in
[
1
]
=
_mm_srai_epi16
(
in
[
1
]
4
)
;
{
__m128i
d0
=
_mm_cvtsi32_si128
(
*
(
const
int
*
)
(
dest
)
)
;
__m128i
d2
=
_mm_cvtsi32_si128
(
*
(
const
int
*
)
(
dest
+
stride
*
2
)
)
;
d0
=
_mm_unpacklo_epi32
(
d0
_mm_cvtsi32_si128
(
*
(
const
int
*
)
(
dest
+
stride
)
)
)
;
d2
=
_mm_unpacklo_epi32
(
d2
_mm_cvtsi32_si128
(
*
(
const
int
*
)
(
dest
+
stride
*
3
)
)
)
;
d0
=
_mm_unpacklo_epi8
(
d0
zero
)
;
d2
=
_mm_unpacklo_epi8
(
d2
zero
)
;
d0
=
_mm_add_epi16
(
d0
in
[
0
]
)
;
d2
=
_mm_add_epi16
(
d2
in
[
1
]
)
;
d0
=
_mm_packus_epi16
(
d0
d2
)
;
*
(
int
*
)
dest
=
_mm_cvtsi128_si32
(
d0
)
;
d0
=
_mm_srli_si128
(
d0
4
)
;
*
(
int
*
)
(
dest
+
stride
)
=
_mm_cvtsi128_si32
(
d0
)
;
d0
=
_mm_srli_si128
(
d0
4
)
;
*
(
int
*
)
(
dest
+
stride
*
2
)
=
_mm_cvtsi128_si32
(
d0
)
;
d0
=
_mm_srli_si128
(
d0
4
)
;
*
(
int
*
)
(
dest
+
stride
*
3
)
=
_mm_cvtsi128_si32
(
d0
)
;
}
}
void
vp9_iht8x8_64_add_sse2
(
const
tran_low_t
*
input
uint8_t
*
dest
int
stride
int
tx_type
)
{
__m128i
in
[
8
]
;
const
__m128i
zero
=
_mm_setzero_si128
(
)
;
const
__m128i
final_rounding
=
_mm_set1_epi16
(
1
<
<
4
)
;
in
[
0
]
=
load_input_data
(
input
)
;
in
[
1
]
=
load_input_data
(
input
+
8
*
1
)
;
in
[
2
]
=
load_input_data
(
input
+
8
*
2
)
;
in
[
3
]
=
load_input_data
(
input
+
8
*
3
)
;
in
[
4
]
=
load_input_data
(
input
+
8
*
4
)
;
in
[
5
]
=
load_input_data
(
input
+
8
*
5
)
;
in
[
6
]
=
load_input_data
(
input
+
8
*
6
)
;
in
[
7
]
=
load_input_data
(
input
+
8
*
7
)
;
switch
(
tx_type
)
{
case
0
:
idct8_sse2
(
in
)
;
idct8_sse2
(
in
)
;
break
;
case
1
:
idct8_sse2
(
in
)
;
iadst8_sse2
(
in
)
;
break
;
case
2
:
iadst8_sse2
(
in
)
;
idct8_sse2
(
in
)
;
break
;
case
3
:
iadst8_sse2
(
in
)
;
iadst8_sse2
(
in
)
;
break
;
default
:
assert
(
0
)
;
break
;
}
in
[
0
]
=
_mm_adds_epi16
(
in
[
0
]
final_rounding
)
;
in
[
1
]
=
_mm_adds_epi16
(
in
[
1
]
final_rounding
)
;
in
[
2
]
=
_mm_adds_epi16
(
in
[
2
]
final_rounding
)
;
in
[
3
]
=
_mm_adds_epi16
(
in
[
3
]
final_rounding
)
;
in
[
4
]
=
_mm_adds_epi16
(
in
[
4
]
final_rounding
)
;
in
[
5
]
=
_mm_adds_epi16
(
in
[
5
]
final_rounding
)
;
in
[
6
]
=
_mm_adds_epi16
(
in
[
6
]
final_rounding
)
;
in
[
7
]
=
_mm_adds_epi16
(
in
[
7
]
final_rounding
)
;
in
[
0
]
=
_mm_srai_epi16
(
in
[
0
]
5
)
;
in
[
1
]
=
_mm_srai_epi16
(
in
[
1
]
5
)
;
in
[
2
]
=
_mm_srai_epi16
(
in
[
2
]
5
)
;
in
[
3
]
=
_mm_srai_epi16
(
in
[
3
]
5
)
;
in
[
4
]
=
_mm_srai_epi16
(
in
[
4
]
5
)
;
in
[
5
]
=
_mm_srai_epi16
(
in
[
5
]
5
)
;
in
[
6
]
=
_mm_srai_epi16
(
in
[
6
]
5
)
;
in
[
7
]
=
_mm_srai_epi16
(
in
[
7
]
5
)
;
RECON_AND_STORE
(
dest
+
0
*
stride
in
[
0
]
)
;
RECON_AND_STORE
(
dest
+
1
*
stride
in
[
1
]
)
;
RECON_AND_STORE
(
dest
+
2
*
stride
in
[
2
]
)
;
RECON_AND_STORE
(
dest
+
3
*
stride
in
[
3
]
)
;
RECON_AND_STORE
(
dest
+
4
*
stride
in
[
4
]
)
;
RECON_AND_STORE
(
dest
+
5
*
stride
in
[
5
]
)
;
RECON_AND_STORE
(
dest
+
6
*
stride
in
[
6
]
)
;
RECON_AND_STORE
(
dest
+
7
*
stride
in
[
7
]
)
;
}
void
vp9_iht16x16_256_add_sse2
(
const
tran_low_t
*
input
uint8_t
*
dest
int
stride
int
tx_type
)
{
__m128i
in0
[
16
]
in1
[
16
]
;
load_buffer_8x16
(
input
in0
)
;
input
+
=
8
;
load_buffer_8x16
(
input
in1
)
;
switch
(
tx_type
)
{
case
0
:
idct16_sse2
(
in0
in1
)
;
idct16_sse2
(
in0
in1
)
;
break
;
case
1
:
idct16_sse2
(
in0
in1
)
;
iadst16_sse2
(
in0
in1
)
;
break
;
case
2
:
iadst16_sse2
(
in0
in1
)
;
idct16_sse2
(
in0
in1
)
;
break
;
case
3
:
iadst16_sse2
(
in0
in1
)
;
iadst16_sse2
(
in0
in1
)
;
break
;
default
:
assert
(
0
)
;
break
;
}
write_buffer_8x16
(
dest
in0
stride
)
;
dest
+
=
8
;
write_buffer_8x16
(
dest
in1
stride
)
;
}
