# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 63
attribute \dynports 1
attribute \src "dut.sv:7.1-41.10"
module \macc
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  wire width 40 $0\old_result
  wire width 41 $auto$expression.cpp:382:import_operation$11
  wire width 32 $auto$expression.cpp:426:import_operation$5
  wire width 16 $auto$module.cpp:527:import_continuous_assign$16
  wire width 16 $auto$module.cpp:527:import_continuous_assign$18
  wire $auto$module.cpp:527:import_continuous_assign$20
  wire width 32 $auto$module.cpp:527:import_continuous_assign$22
  wire width 40 $auto$module.cpp:527:import_continuous_assign$24
  wire $auto$rtlil.cc:3092:Mux$10
  wire width 40 $auto$rtlil.cc:3092:Mux$14
  wire width 16 $auto$rtlil.cc:3092:Mux$2
  wire width 16 $auto$rtlil.cc:3092:Mux$4
  wire width 32 $auto$rtlil.cc:3092:Mux$8
  attribute \src "dut.sv:9.28-9.29"
  wire width 16 input 4 signed \a
  attribute \reg 1
  attribute \src "dut.sv:13.25-13.34"
  wire width 16 signed \a_reg
  attribute \src "dut.sv:10.30-10.39"
  wire width 40 output 6 signed \accum_out
  attribute \reg 1
  attribute \src "dut.sv:16.26-16.39"
  wire width 40 signed \adder_out
  attribute \src "dut.sv:9.31-9.32"
  wire width 16 input 5 signed \b
  attribute \reg 1
  attribute \src "dut.sv:13.36-13.45"
  wire width 16 signed \b_reg
  attribute \src "dut.sv:8.13-8.15"
  wire input 2 \ce
  attribute \src "dut.sv:8.8-8.11"
  wire input 1 \clk
  attribute \reg 1
  attribute \src "dut.sv:15.27-15.39"
  wire width 32 signed \mult_reg
  attribute \reg 1
  attribute \src "dut.sv:16.41-16.51"
  wire width 40 signed \old_result
  attribute \src "dut.sv:8.17-8.22"
  wire input 3 \sload
  attribute \reg 1
  attribute \src "dut.sv:14.5-14.18"
  wire \sload_reg
  cell $add $auto$expression.cpp:396:import_operation$12
    parameter \A_SIGNED 1
    parameter \A_WIDTH 40
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 41
    connect \A \old_result
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:382:import_operation$11
  end
  cell $mul $auto$expression.cpp:443:import_operation$6
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg
    connect \B \b_reg
    connect \Y $auto$expression.cpp:426:import_operation$5
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$1
    parameter \WIDTH 16
    connect \A \a_reg
    connect \B \a
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$2
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$13
    parameter \WIDTH 40
    connect \A \adder_out
    connect \B $auto$expression.cpp:382:import_operation$11 [39:0]
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$14
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$3
    parameter \WIDTH 16
    connect \A \b_reg
    connect \B \b
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$4
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$7
    parameter \WIDTH 32
    connect \A \mult_reg
    connect \B $auto$expression.cpp:426:import_operation$5
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$8
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$9
    parameter \WIDTH 1
    connect \A \sload_reg
    connect \B \sload
    connect \S \ce
    connect \Y $auto$rtlil.cc:3092:Mux$10
  end
  attribute \src "dut.sv:13.25-13.30"
  process $proc$dut.sv:13$15
    assign $auto$module.cpp:527:import_continuous_assign$16 16'0000000000000000
    sync always
    sync init
      update \a_reg $auto$module.cpp:527:import_continuous_assign$16
  end
  attribute \src "dut.sv:13.36-13.41"
  process $proc$dut.sv:13$17
    assign $auto$module.cpp:527:import_continuous_assign$18 16'0000000000000000
    sync always
    sync init
      update \b_reg $auto$module.cpp:527:import_continuous_assign$18
  end
  attribute \src "dut.sv:14.5-14.14"
  process $proc$dut.sv:14$19
    assign $auto$module.cpp:527:import_continuous_assign$20 1'0
    sync always
    sync init
      update \sload_reg $auto$module.cpp:527:import_continuous_assign$20
  end
  attribute \src "dut.sv:15.27-15.35"
  process $proc$dut.sv:15$21
    assign $auto$module.cpp:527:import_continuous_assign$22 0
    sync always
    sync init
      update \mult_reg $auto$module.cpp:527:import_continuous_assign$22
  end
  attribute \src "dut.sv:16.26-16.35"
  process $proc$dut.sv:16$23
    assign $auto$module.cpp:527:import_continuous_assign$24 40'0000000000000000000000000000000000000000
    sync always
    sync init
      update \adder_out $auto$module.cpp:527:import_continuous_assign$24
  end
  attribute \src "dut.sv:17.1-25.4"
  process $proc$dut.sv:17$1
    assign $0\old_result \old_result
    attribute \src "dut.sv:18.2-24.27"
    switch \sload_reg
      attribute \src "dut.sv:18.2-24.27"
      case 1'1
        assign $0\old_result 40'0000000000000000000000000000000000000000
      attribute \src "dut.sv:18.2-24.27"
      case 
        assign $0\old_result \adder_out
    end
    sync always
      update \old_result $0\old_result
  end
  attribute \always_ff 1
  attribute \src "dut.sv:27.1-36.5"
  process $proc$dut.sv:27$1
    sync posedge \clk
      update \a_reg $auto$rtlil.cc:3092:Mux$2
      update \b_reg $auto$rtlil.cc:3092:Mux$4
      update \mult_reg $auto$rtlil.cc:3092:Mux$8
      update \sload_reg $auto$rtlil.cc:3092:Mux$10
      update \adder_out $auto$rtlil.cc:3092:Mux$14
  end
  connect \accum_out \adder_out
end
attribute \dynports 1
attribute \src "dut.sv:44.1-84.10"
module \macc2
  parameter \SIZEIN 16
  parameter \SIZEOUT 40
  wire width 42 $auto$expression.cpp:382:import_operation$27
  wire width 32 $auto$expression.cpp:426:import_operation$25
  wire width 16 $auto$module.cpp:527:import_continuous_assign$44
  wire width 16 $auto$module.cpp:527:import_continuous_assign$46
  wire width 16 $auto$module.cpp:527:import_continuous_assign$48
  wire width 16 $auto$module.cpp:527:import_continuous_assign$50
  wire width 32 $auto$module.cpp:527:import_continuous_assign$52
  wire width 41 $auto$module.cpp:527:import_continuous_assign$54
  wire $auto$module.cpp:527:import_continuous_assign$56
  wire $auto$rtlil.cc:3005:Or$60
  wire $auto$rtlil.cc:3015:Ge$58
  wire width 16 $auto$rtlil.cc:3092:Mux$30
  wire width 16 $auto$rtlil.cc:3092:Mux$32
  wire width 16 $auto$rtlil.cc:3092:Mux$34
  wire width 16 $auto$rtlil.cc:3092:Mux$36
  wire width 32 $auto$rtlil.cc:3092:Mux$38
  wire width 41 $auto$rtlil.cc:3092:Mux$40
  wire $auto$rtlil.cc:3092:Mux$42
  wire width 64 $auto$rtlil.cc:3092:Mux$62
  attribute \src "dut.sv:48.28-48.29"
  wire width 16 input 4 signed \a
  attribute \reg 1
  attribute \src "dut.sv:53.25-53.34"
  wire width 16 signed \a_reg
  attribute \reg 1
  attribute \src "dut.sv:53.47-53.57"
  wire width 16 signed \a_reg2
  attribute \src "dut.sv:49.30-49.39"
  wire width 40 output 6 signed \accum_out
  attribute \reg 1
  attribute \src "dut.sv:55.24-55.37"
  wire width 41 signed \adder_out
  attribute \src "dut.sv:48.31-48.32"
  wire width 16 input 5 signed \b
  attribute \reg 1
  attribute \src "dut.sv:53.36-53.45"
  wire width 16 signed \b_reg
  attribute \reg 1
  attribute \src "dut.sv:53.59-53.69"
  wire width 16 signed \b_reg2
  attribute \src "dut.sv:46.8-46.10"
  wire input 2 \ce
  attribute \src "dut.sv:45.8-45.11"
  wire input 1 \clk
  attribute \reg 1
  attribute \src "dut.sv:54.27-54.39"
  wire width 32 signed \mult_reg
  attribute \src "dut.sv:50.9-50.17"
  wire output 7 \overflow
  attribute \reg 1
  attribute \src "dut.sv:56.5-56.21"
  wire \overflow_reg
  attribute \src "dut.sv:47.8-47.11"
  wire input 3 \rst
  cell $or $auto$expression.cpp:323:import_operation$59
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3015:Ge$58
    connect \B \overflow_reg
    connect \Y $auto$rtlil.cc:3005:Or$60
  end
  cell $add $auto$expression.cpp:396:import_operation$28
    parameter \A_SIGNED 1
    parameter \A_WIDTH 41
    parameter \B_SIGNED 1
    parameter \B_WIDTH 32
    parameter \Y_WIDTH 42
    connect \A \adder_out
    connect \B \mult_reg
    connect \Y $auto$expression.cpp:382:import_operation$27
  end
  cell $mul $auto$expression.cpp:443:import_operation$26
    parameter \A_SIGNED 1
    parameter \A_WIDTH 16
    parameter \B_SIGNED 1
    parameter \B_WIDTH 16
    parameter \Y_WIDTH 32
    connect \A \a_reg2
    connect \B \b_reg2
    connect \Y $auto$expression.cpp:426:import_operation$25
  end
  cell $ge $auto$expression.cpp:490:import_operation$57
    parameter \A_SIGNED 0
    parameter \A_WIDTH 41
    parameter \B_SIGNED 0
    parameter \B_WIDTH 64
    parameter \Y_WIDTH 1
    connect \A \adder_out
    connect \B 64'0000000000000000000000001000000000000000000000000000000000000000
    connect \Y $auto$rtlil.cc:3015:Ge$58
  end
  cell $mux $auto$expression.cpp:533:import_operation$61
    parameter \WIDTH 64
    connect \A { 23'00000000000000000000000 \adder_out }
    connect \B 64'0000000000000000000000000111111111111111111111111111111111111111
    connect \S \overflow
    connect \Y $auto$rtlil.cc:3092:Mux$62
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$29
    parameter \WIDTH 16
    connect \A \a_reg
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$30
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$31
    parameter \WIDTH 16
    connect \A \a_reg2
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$32
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$33
    parameter \WIDTH 16
    connect \A \b_reg
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$34
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$35
    parameter \WIDTH 16
    connect \A \b_reg2
    connect \B 16'0000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$36
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$37
    parameter \WIDTH 32
    connect \A \mult_reg
    connect \B 0
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$38
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$39
    parameter \WIDTH 41
    connect \A \adder_out
    connect \B 41'00000000000000000000000000000000000000000
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$40
  end
  cell $mux $auto$process.cpp:2297:import_assignment_sync$41
    parameter \WIDTH 1
    connect \A \overflow_reg
    connect \B 1'0
    connect \S \rst
    connect \Y $auto$rtlil.cc:3092:Mux$42
  end
  attribute \src "dut.sv:53.25-53.30"
  process $proc$dut.sv:53$43
    assign $auto$module.cpp:527:import_continuous_assign$44 16'0000000000000000
    sync always
    sync init
      update \a_reg $auto$module.cpp:527:import_continuous_assign$44
  end
  attribute \src "dut.sv:53.36-53.41"
  process $proc$dut.sv:53$45
    assign $auto$module.cpp:527:import_continuous_assign$46 16'0000000000000000
    sync always
    sync init
      update \b_reg $auto$module.cpp:527:import_continuous_assign$46
  end
  attribute \src "dut.sv:53.47-53.53"
  process $proc$dut.sv:53$47
    assign $auto$module.cpp:527:import_continuous_assign$48 16'0000000000000000
    sync always
    sync init
      update \a_reg2 $auto$module.cpp:527:import_continuous_assign$48
  end
  attribute \src "dut.sv:53.59-53.65"
  process $proc$dut.sv:53$49
    assign $auto$module.cpp:527:import_continuous_assign$50 16'0000000000000000
    sync always
    sync init
      update \b_reg2 $auto$module.cpp:527:import_continuous_assign$50
  end
  attribute \src "dut.sv:54.27-54.35"
  process $proc$dut.sv:54$51
    assign $auto$module.cpp:527:import_continuous_assign$52 0
    sync always
    sync init
      update \mult_reg $auto$module.cpp:527:import_continuous_assign$52
  end
  attribute \src "dut.sv:55.24-55.33"
  process $proc$dut.sv:55$53
    assign $auto$module.cpp:527:import_continuous_assign$54 41'00000000000000000000000000000000000000000
    sync always
    sync init
      update \adder_out $auto$module.cpp:527:import_continuous_assign$54
  end
  attribute \src "dut.sv:56.5-56.17"
  process $proc$dut.sv:56$55
    assign $auto$module.cpp:527:import_continuous_assign$56 1'0
    sync always
    sync init
      update \overflow_reg $auto$module.cpp:527:import_continuous_assign$56
  end
  attribute \always_ff 1
  attribute \src "dut.sv:57.1-78.4"
  process $proc$dut.sv:57$1
    sync posedge \clk
      update \a_reg \a
      update \b_reg \b
      update \a_reg2 \a_reg
      update \b_reg2 \b_reg
      update \mult_reg $auto$expression.cpp:426:import_operation$25
      update \adder_out $auto$expression.cpp:382:import_operation$27 [40:0]
      update \overflow_reg \overflow
      update \a_reg $auto$rtlil.cc:3092:Mux$30
      update \a_reg2 $auto$rtlil.cc:3092:Mux$32
      update \b_reg $auto$rtlil.cc:3092:Mux$34
      update \b_reg2 $auto$rtlil.cc:3092:Mux$36
      update \mult_reg $auto$rtlil.cc:3092:Mux$38
      update \adder_out $auto$rtlil.cc:3092:Mux$40
      update \overflow_reg $auto$rtlil.cc:3092:Mux$42
  end
  connect \overflow $auto$rtlil.cc:3005:Or$60
  connect \accum_out $auto$rtlil.cc:3092:Mux$62 [39:0]
end
