{
  "Top": "filter_kernel",
  "RtlTop": "filter_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "filter_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg400",
    "Speed": "-3",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "input_image": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_uint<128>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem0",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "input_image_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "input_image_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "output_image": {
      "index": "1",
      "direction": "inout",
      "srcType": "ap_uint<128>*",
      "srcSize": "128",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_gmem1",
          "name": "",
          "usage": "data",
          "direction": "inout"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "output_image_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control_r",
          "name": "output_image_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "filter": {
      "index": "2",
      "direction": "in",
      "srcType": "float*",
      "srcSize": "32",
      "hwRefs": [{
          "type": "memory",
          "interface": "s_axi_control",
          "name": "filter",
          "usage": "data",
          "direction": "in"
        }]
    },
    "filter_divisor": {
      "index": "3",
      "direction": "in",
      "srcType": "float",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "filter_divisor",
          "usage": "data",
          "direction": "in"
        }]
    },
    "width": {
      "index": "4",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "width",
          "usage": "data",
          "direction": "in"
        }]
    },
    "height": {
      "index": "5",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "height",
          "usage": "data",
          "direction": "in"
        }]
    },
    "channels": {
      "index": "6",
      "direction": "in",
      "srcType": "int",
      "srcSize": "32",
      "hwRefs": [{
          "type": "register",
          "interface": "s_axi_control",
          "name": "channels",
          "usage": "data",
          "direction": "in"
        }]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_export -format=ip_catalog",
      "config_export -flow=impl"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "filter_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "undef",
    "Latency": "undef"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "filter_kernel",
    "Version": "1.0",
    "DisplayName": "Filter_kernel",
    "Revision": "2113972639",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_filter_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/filter_kernel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/filter_kernel_control_r_s_axi.vhd",
      "impl\/vhdl\/filter_kernel_control_s_axi.vhd",
      "impl\/vhdl\/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20.vhd",
      "impl\/vhdl\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21.vhd",
      "impl\/vhdl\/filter_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel_gmem0_m_axi.vhd",
      "impl\/vhdl\/filter_kernel_gmem1_m_axi.vhd",
      "impl\/vhdl\/filter_kernel_line_buffer_RAM_AUTO_1R1W.vhd",
      "impl\/vhdl\/filter_kernel_mul_31ns_31ns_62_1_1.vhd",
      "impl\/vhdl\/filter_kernel_mul_32ns_31ns_63_1_1.vhd",
      "impl\/vhdl\/filter_kernel_mul_32s_32s_32_1_1.vhd",
      "impl\/vhdl\/filter_kernel_mul_61s_32s_61_3_1.vhd",
      "impl\/vhdl\/filter_kernel_mul_64ns_64ns_128_3_1.vhd",
      "impl\/vhdl\/filter_kernel_sparsemux_7_2_8_1_1.vhd",
      "impl\/vhdl\/filter_kernel_uitofp_32ns_32_4_no_dsp_1.vhd",
      "impl\/vhdl\/filter_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/filter_kernel_control_r_s_axi.v",
      "impl\/verilog\/filter_kernel_control_s_axi.v",
      "impl\/verilog\/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1.v",
      "impl\/verilog\/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_48_1.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_147_14.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_160_15.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_188_18.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_204_19.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_222_20.v",
      "impl\/verilog\/filter_kernel_filter_kernel_Pipeline_VITIS_LOOP_237_21.v",
      "impl\/verilog\/filter_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1.v",
      "impl\/verilog\/filter_kernel_gmem0_m_axi.v",
      "impl\/verilog\/filter_kernel_gmem1_m_axi.v",
      "impl\/verilog\/filter_kernel_line_buffer_RAM_AUTO_1R1W.v",
      "impl\/verilog\/filter_kernel_mul_31ns_31ns_62_1_1.v",
      "impl\/verilog\/filter_kernel_mul_32ns_31ns_63_1_1.v",
      "impl\/verilog\/filter_kernel_mul_32s_32s_32_1_1.v",
      "impl\/verilog\/filter_kernel_mul_61s_32s_61_3_1.v",
      "impl\/verilog\/filter_kernel_mul_64ns_64ns_128_3_1.v",
      "impl\/verilog\/filter_kernel_sparsemux_7_2_8_1_1.v",
      "impl\/verilog\/filter_kernel_uitofp_32ns_32_4_no_dsp_1.v",
      "impl\/verilog\/filter_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/filter_kernel_v1_0\/data\/filter_kernel.mdd",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/data\/filter_kernel.tcl",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/data\/filter_kernel.yaml",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel.c",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel.h",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel_hw.h",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel_linux.c",
      "impl\/misc\/drivers\/filter_kernel_v1_0\/src\/xfilter_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "Subcore": [
      "impl\/misc\/filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip.tcl",
      "impl\/misc\/filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip.tcl",
      "impl\/misc\/filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip.tcl",
      "impl\/misc\/filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip.tcl"
    ],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/filter_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      {
        "Name": "filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Add CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Full_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_fadd_32ns_32ns_32_4_full_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Add_Subtract CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 10 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_fdiv_32ns_32ns_32_12_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Divide CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Single CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 8 CONFIG.c_a_fraction_width 24 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage Max_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_fmul_32ns_32ns_32_4_max_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Multiply CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      },
      {
        "Name": "filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip",
        "Vlnv": "xilinx.com:ip:floating_point:7.1",
        "Params": "CONFIG.a_precision_type Uint32 CONFIG.a_tuser_width 1 CONFIG.add_sub_value Both CONFIG.b_tuser_width 1 CONFIG.c_a_exponent_width 32 CONFIG.c_a_fraction_width 0 CONFIG.c_compare_operation Programmable CONFIG.c_has_divide_by_zero false CONFIG.c_has_invalid_op false CONFIG.c_has_overflow false CONFIG.c_has_underflow false CONFIG.c_latency 2 CONFIG.c_mult_usage No_Usage CONFIG.c_optimization Speed_Optimized CONFIG.c_rate 1 CONFIG.c_result_exponent_width 8 CONFIG.c_result_fraction_width 24 CONFIG.component_name filter_kernel_uitofp_32ns_32_4_no_dsp_1_ip CONFIG.flow_control NonBlocking CONFIG.has_a_tlast false CONFIG.has_a_tuser false CONFIG.has_aclken true CONFIG.has_aresetn false CONFIG.has_b_tlast false CONFIG.has_b_tuser false CONFIG.has_operation_tlast false CONFIG.has_operation_tuser false CONFIG.has_result_tready false CONFIG.maximum_latency false CONFIG.operation_tuser_width 1 CONFIG.operation_type Fixed_to_Float CONFIG.result_precision_type Single CONFIG.result_tlast_behv Null"
      }
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "7",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "memories": {"filter": {
          "offset": "64",
          "range": "64"
        }},
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "filter_divisor",
          "access": "W",
          "description": "Data signal of filter_divisor",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "filter_divisor",
              "access": "W",
              "description": "Bit 31 to 0 of filter_divisor"
            }]
        },
        {
          "offset": "0x18",
          "name": "width",
          "access": "W",
          "description": "Data signal of width",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "width",
              "access": "W",
              "description": "Bit 31 to 0 of width"
            }]
        },
        {
          "offset": "0x20",
          "name": "height",
          "access": "W",
          "description": "Data signal of height",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "height",
              "access": "W",
              "description": "Bit 31 to 0 of height"
            }]
        },
        {
          "offset": "0x28",
          "name": "channels",
          "access": "W",
          "description": "Data signal of channels",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "channels",
              "access": "W",
              "description": "Bit 31 to 0 of channels"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "64",
          "argName": "filter"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "filter_divisor"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "24",
          "argName": "width"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "32",
          "argName": "height"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "40",
          "argName": "channels"
        }
      ]
    },
    "s_axi_control_r": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_r_",
      "paramPrefix": "C_S_AXI_CONTROL_R_",
      "offsetMasterName": "m_axi_gmem1",
      "ports": [
        "s_axi_control_r_ARADDR",
        "s_axi_control_r_ARREADY",
        "s_axi_control_r_ARVALID",
        "s_axi_control_r_AWADDR",
        "s_axi_control_r_AWREADY",
        "s_axi_control_r_AWVALID",
        "s_axi_control_r_BREADY",
        "s_axi_control_r_BRESP",
        "s_axi_control_r_BVALID",
        "s_axi_control_r_RDATA",
        "s_axi_control_r_RREADY",
        "s_axi_control_r_RRESP",
        "s_axi_control_r_RVALID",
        "s_axi_control_r_WDATA",
        "s_axi_control_r_WREADY",
        "s_axi_control_r_WSTRB",
        "s_axi_control_r_WVALID"
      ],
      "registers": [
        {
          "offset": "0x10",
          "name": "input_image_1",
          "access": "W",
          "description": "Data signal of input_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_image",
              "access": "W",
              "description": "Bit 31 to 0 of input_image"
            }]
        },
        {
          "offset": "0x14",
          "name": "input_image_2",
          "access": "W",
          "description": "Data signal of input_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "input_image",
              "access": "W",
              "description": "Bit 63 to 32 of input_image"
            }]
        },
        {
          "offset": "0x1c",
          "name": "output_image_1",
          "access": "W",
          "description": "Data signal of output_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_image",
              "access": "W",
              "description": "Bit 31 to 0 of output_image"
            }]
        },
        {
          "offset": "0x20",
          "name": "output_image_2",
          "access": "W",
          "description": "Data signal of output_image",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "output_image",
              "access": "W",
              "description": "Bit 63 to 32 of output_image"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "input_image"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "output_image"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:s_axi_control_r:m_axi_gmem0:m_axi_gmem1",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_gmem0": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem0_",
      "paramPrefix": "C_M_AXI_GMEM0_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "8",
        "NUM_WRITE_OUTSTANDING": "8",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem0_ARADDR",
        "m_axi_gmem0_ARBURST",
        "m_axi_gmem0_ARCACHE",
        "m_axi_gmem0_ARID",
        "m_axi_gmem0_ARLEN",
        "m_axi_gmem0_ARLOCK",
        "m_axi_gmem0_ARPROT",
        "m_axi_gmem0_ARQOS",
        "m_axi_gmem0_ARREADY",
        "m_axi_gmem0_ARREGION",
        "m_axi_gmem0_ARSIZE",
        "m_axi_gmem0_ARUSER",
        "m_axi_gmem0_ARVALID",
        "m_axi_gmem0_AWADDR",
        "m_axi_gmem0_AWBURST",
        "m_axi_gmem0_AWCACHE",
        "m_axi_gmem0_AWID",
        "m_axi_gmem0_AWLEN",
        "m_axi_gmem0_AWLOCK",
        "m_axi_gmem0_AWPROT",
        "m_axi_gmem0_AWQOS",
        "m_axi_gmem0_AWREADY",
        "m_axi_gmem0_AWREGION",
        "m_axi_gmem0_AWSIZE",
        "m_axi_gmem0_AWUSER",
        "m_axi_gmem0_AWVALID",
        "m_axi_gmem0_BID",
        "m_axi_gmem0_BREADY",
        "m_axi_gmem0_BRESP",
        "m_axi_gmem0_BUSER",
        "m_axi_gmem0_BVALID",
        "m_axi_gmem0_RDATA",
        "m_axi_gmem0_RID",
        "m_axi_gmem0_RLAST",
        "m_axi_gmem0_RREADY",
        "m_axi_gmem0_RRESP",
        "m_axi_gmem0_RUSER",
        "m_axi_gmem0_RVALID",
        "m_axi_gmem0_WDATA",
        "m_axi_gmem0_WID",
        "m_axi_gmem0_WLAST",
        "m_axi_gmem0_WREADY",
        "m_axi_gmem0_WSTRB",
        "m_axi_gmem0_WUSER",
        "m_axi_gmem0_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "8",
          "num_write_outstanding": "8",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "input_image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "input_image"
        }
      ]
    },
    "m_axi_gmem1": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "128",
      "addrWidth": "64",
      "portPrefix": "m_axi_gmem1_",
      "paramPrefix": "C_M_AXI_GMEM1_",
      "offsetSlaveName": "s_axi_control_r",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "8",
        "NUM_WRITE_OUTSTANDING": "8",
        "MAX_READ_BURST_LENGTH": "256",
        "MAX_WRITE_BURST_LENGTH": "256",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_WRITE",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_gmem1_ARADDR",
        "m_axi_gmem1_ARBURST",
        "m_axi_gmem1_ARCACHE",
        "m_axi_gmem1_ARID",
        "m_axi_gmem1_ARLEN",
        "m_axi_gmem1_ARLOCK",
        "m_axi_gmem1_ARPROT",
        "m_axi_gmem1_ARQOS",
        "m_axi_gmem1_ARREADY",
        "m_axi_gmem1_ARREGION",
        "m_axi_gmem1_ARSIZE",
        "m_axi_gmem1_ARUSER",
        "m_axi_gmem1_ARVALID",
        "m_axi_gmem1_AWADDR",
        "m_axi_gmem1_AWBURST",
        "m_axi_gmem1_AWCACHE",
        "m_axi_gmem1_AWID",
        "m_axi_gmem1_AWLEN",
        "m_axi_gmem1_AWLOCK",
        "m_axi_gmem1_AWPROT",
        "m_axi_gmem1_AWQOS",
        "m_axi_gmem1_AWREADY",
        "m_axi_gmem1_AWREGION",
        "m_axi_gmem1_AWSIZE",
        "m_axi_gmem1_AWUSER",
        "m_axi_gmem1_AWVALID",
        "m_axi_gmem1_BID",
        "m_axi_gmem1_BREADY",
        "m_axi_gmem1_BRESP",
        "m_axi_gmem1_BUSER",
        "m_axi_gmem1_BVALID",
        "m_axi_gmem1_RDATA",
        "m_axi_gmem1_RID",
        "m_axi_gmem1_RLAST",
        "m_axi_gmem1_RREADY",
        "m_axi_gmem1_RRESP",
        "m_axi_gmem1_RUSER",
        "m_axi_gmem1_RVALID",
        "m_axi_gmem1_WDATA",
        "m_axi_gmem1_WID",
        "m_axi_gmem1_WLAST",
        "m_axi_gmem1_WREADY",
        "m_axi_gmem1_WSTRB",
        "m_axi_gmem1_WUSER",
        "m_axi_gmem1_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "8",
          "num_write_outstanding": "8",
          "max_read_burst_length": "256",
          "max_write_burst_length": "256",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "output_image"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "128",
          "final_bitwidth": "128",
          "argName": "output_image"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_r_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_r_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_r_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_r_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_r_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_r_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_r_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem0_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem0_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem0_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem0_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem0_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem0_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem0_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem0_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem0_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem0_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem0_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem0_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_WDATA": {
      "dir": "out",
      "width": "128"
    },
    "m_axi_gmem1_WSTRB": {
      "dir": "out",
      "width": "16"
    },
    "m_axi_gmem1_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_gmem1_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_gmem1_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_gmem1_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_gmem1_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_gmem1_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_RDATA": {
      "dir": "in",
      "width": "128"
    },
    "m_axi_gmem1_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_gmem1_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_gmem1_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_gmem1_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_gmem1_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "filter_kernel",
      "BindInstances": "line_buffer_U line_buffer_1_U line_buffer_2_U line_buffer_3_U line_buffer_4_U line_buffer_5_U line_buffer_6_U line_buffer_7_U line_buffer_8_U cmp2538_fu_1259_p2 empty_50_fu_1265_p2 smax_fu_1289_p3 smax26_fu_1271_p3 mul_31ns_31ns_62_1_1_U167 sub_ln58_fu_1314_p2 sub_fu_1358_p2 sub192_fu_1363_p2 sub_ln85_fu_1368_p2 sub_ln85_1_fu_1377_p2 xor_ln85_fu_1402_p2 select_ln85_fu_1407_p3 mul_32ns_31ns_63_1_1_U168 smax105_fu_1443_p3 add_ln85_1_fu_1467_p2 icmp_ln85_fu_1476_p2 add_ln85_fu_1481_p2 cmp155_fu_1487_p2 cmp237_fu_1492_p2 and_ln155_fu_1498_p2 icmp_ln87_fu_1508_p2 indvars_iv_next122_fu_1513_p2 icmp_ln89_fu_1531_p2 add_ln89_1_fu_1537_p2 add_ln89_fu_1547_p2 icmp_ln90_fu_1553_p2 xor_ln89_fu_1559_p2 and_ln89_fu_1565_p2 select_ln89_1_fu_1571_p3 indvars_iv_next62_fu_1579_p3 j_1_cast_not_fu_1587_p2 cond292_fu_1593_p2 icmp_ln91_fu_1609_p2 add_ln91_fu_1614_p2 sparsemux_7_2_8_1_1_U171 sparsemux_7_2_8_1_1_U172 window_18_fu_1761_p2 sparsemux_7_2_8_1_1_U173 sparsemux_7_2_8_1_1_U174 window_18_fu_1761_p4 sparsemux_7_2_8_1_1_U175 sparsemux_7_2_8_1_1_U176 window_18_fu_1761_p6 sparsemux_7_2_8_1_1_U177 icmp_ln99_fu_1599_p2 icmp_ln114_1_fu_1878_p2 icmp_ln114_fu_1891_p2 select_ln114_fu_1896_p3 icmp_ln114_2_fu_1907_p2 select_ln114_1_fu_1913_p3 sub_ln114_fu_1925_p2 icmp_ln114_3_fu_1989_p2 select_ln114_2_fu_1993_p3 xor_ln114_fu_1999_p2 add_ln115_fu_1931_p2 mul_32s_32s_32_1_1_U169 grp_fu_1229_p2 grp_fu_1245_p2 select_ln115_fu_2066_p3 add_ln116_fu_2086_p2 add_ln119_fu_1936_p2 icmp_ln114_4_fu_2010_p2 select_ln114_3_fu_2015_p3 empty_52_fu_2032_p2 umax106_fu_2036_p3 xor_ln119_fu_2042_p2 mul_64ns_64ns_128_3_1_U170 add_ln114_fu_1942_p2 add_ln114_1_fu_1948_p2 add_ln114_2_fu_1953_p2 add_ln114_3_fu_1958_p2 add_ln114_4_fu_1964_p2 cmp193_fu_1970_p2 icmp_ln135_fu_2123_p2 add_ln135_fu_2129_p2 sel_tmp_fu_2135_p2 sel_tmp1_fu_2141_p2 tmp60_fu_2147_p2 sel_tmp11_fu_2153_p2 sel_tmp12_fu_2159_p2 sel_tmp13_fu_2165_p2 icmp_ln136_fu_2175_p2 add_ln136_fu_2180_p2 sparsemux_7_2_8_1_1_U178 sparsemux_7_2_8_1_1_U179 sparsemux_7_2_8_1_1_U180 sparsemux_7_2_8_1_1_U181 storemerge_fu_2264_p3 sel_tmp2_fu_2271_p2 sel_tmp3_fu_2277_p2 tmp61_fu_2283_p2 sel_tmp6_fu_2289_p2 storemerge349_fu_2294_p3 sel_tmp14_fu_2302_p2 storemerge346_fu_2307_p3 sel_tmp22_fu_2315_p2 storemerge343_fu_2320_p3 sel_tmp27_fu_2328_p2 sel_tmp29_fu_2334_p2 tmp62_fu_2340_p2 sel_tmp30_fu_2346_p2 storemerge341_fu_2351_p3 empty_53_fu_2359_p2 empty_54_fu_2383_p2 storemerge338_fu_2389_p3 sel_tmp38_fu_2397_p2 storemerge335_fu_2402_p3 sel_tmp46_fu_2410_p2 storemerge331_fu_2415_p3 sel_tmp50_fu_2423_p2 storemerge328_fu_2428_p3 sel_tmp54_fu_2436_p2 storemerge325_fu_2441_p3 icmp_ln155_fu_2518_p2 and_ln155_2_fu_2524_p2 and_ln155_1_fu_2529_p2 grp_fu_1161_p2 mul_32s_32s_32_1_1_U169 grp_fu_1229_p2 grp_fu_1245_p2 axie4_idx_fu_2574_p3 sub_ln217_fu_2592_p2 byte_offset_fu_2598_p3 add_ln219_fu_2617_p2 add_ln220_fu_2632_p2 add_ln222_fu_2676_p2 empty_58_fu_2690_p2 umax_fu_2695_p3 sub_ln222_fu_2702_p2 add_ln232_fu_2711_p2 icmp_ln232_fu_2719_p2 remaining_channels_fu_2792_p2 add_ln234_fu_2725_p2 add_ln234_1_fu_2742_p2 add_ln235_fu_2757_p2 grp_fu_1161_p2 mul_32s_32s_32_1_1_U169 grp_fu_1229_p2 grp_fu_1245_p2 axie4_idx_1_fu_2806_p3 sub_ln183_fu_2824_p2 byte_offset_1_fu_2830_p3 add_ln186_fu_2849_p2 add_ln188_fu_2892_p2 empty_56_fu_2906_p2 umax1_fu_2911_p3 sub_ln188_fu_2918_p2 add_ln200_fu_2927_p2 icmp_ln200_fu_2935_p2 remaining_channels_1_fu_2983_p2 add_ln202_fu_2941_p2 add_ln202_1_fu_2958_p2 sub342_fu_2989_p2 control_s_axi_U control_r_s_axi_U gmem0_m_axi_U gmem1_m_axi_U",
      "Instances": [
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_48_1",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_48_1_fu_907",
          "BindInstances": "icmp_ln48_fu_206_p2 add_ln48_fu_212_p2 sub_ln53_fu_230_p2 add_ln53_fu_250_p2 add_ln53_1_fu_279_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4",
          "InstanceName": "grp_filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4_fu_922",
          "BindInstances": "icmp_ln77_fu_336_p2 icmp_ln75_fu_267_p2 add_ln75_1_fu_272_p2 add_ln75_fu_281_p2 icmp_ln76_fu_287_p2 select_ln75_fu_344_p3 select_ln75_1_fu_351_p3 select_ln75_2_fu_358_p3 select_ln75_3_fu_292_p3 add_ln76_fu_364_p2 select_ln76_fu_370_p3 select_ln76_1_fu_378_p3 add_ln77_fu_399_p2 add_ln76_1_fu_300_p2 select_ln76_2_fu_306_p3"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9",
          "InstanceName": "grp_filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9_fu_939",
          "BindInstances": "cmp253849_fu_337_p2 icmp_ln103_fu_402_p2 icmp_ln101_fu_374_p2 add_ln101_fu_379_p2 indvars_iv_next76_fu_528_p2 icmp_ln102_fu_385_p2 select_ln101_fu_410_p3 select_ln101_1_fu_417_p3 select_ln101_2_fu_428_p3 select_ln101_3_fu_435_p3 select_ln101_4_fu_534_p3 add_ln102_fu_441_p2 select_ln102_fu_447_p3 select_ln102_1_fu_459_p3 select_ln102_2_fu_477_p3 first_iter_2_fu_485_p2 cond_fu_541_p2 empty_47_fu_547_p2 sparsemux_7_2_8_1_1_U24 sparsemux_7_2_8_1_1_U25 select_ln105_fu_610_p3 add_ln103_fu_491_p2 icmp_ln103_1_fu_501_p2 add_ln102_1_fu_553_p2 select_ln102_3_fu_558_p3"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11_fu_955",
          "BindInstances": "icmp_ln120_fu_197_p2 icmp_ln119_1_fu_202_p2 add_ln119_2_fu_207_p2 add_ln119_1_fu_216_p2 select_ln119_fu_222_p3 select_ln119_1_fu_230_p3 add_ln119_fu_263_p2 icmp_ln119_fu_270_p2 mul_61s_32s_61_3_1_U39 brmerge47_demorgan_fu_301_p2 add_ln123_fu_278_p2 lshr_ln123_fu_315_p2 sub_ln123_fu_295_p2 shl_ln123_fu_323_p2 pixel_val_fu_336_p3 select_ln124_fu_344_p3 add_ln120_fu_242_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_147_14",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_147_14_fu_970",
          "BindInstances": "icmp_ln147_fu_156_p2 add_ln147_fu_162_p2 sparsemux_7_2_8_1_1_U51"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_160_15",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_160_15_fu_987",
          "BindInstances": "icmp_ln160_fu_535_p2 add_ln160_fu_541_p2 sparsemux_7_2_8_1_1_U99 sparsemux_7_2_8_1_1_U102 sparsemux_7_2_8_1_1_U105 sparsemux_7_2_8_1_1_U100 sparsemux_7_2_8_1_1_U103 sparsemux_7_2_8_1_1_U106 sparsemux_7_2_8_1_1_U101 sparsemux_7_2_8_1_1_U104 sparsemux_7_2_8_1_1_U107 uitofp_32ns_32_4_no_dsp_1_U90 fmul_32ns_32ns_32_4_max_dsp_1_U80 fadd_32ns_32ns_32_4_full_dsp_1_U71 uitofp_32ns_32_4_no_dsp_1_U91 fmul_32ns_32ns_32_4_max_dsp_1_U81 fadd_32ns_32ns_32_4_full_dsp_1_U72 uitofp_32ns_32_4_no_dsp_1_U92 fmul_32ns_32ns_32_4_max_dsp_1_U82 fadd_32ns_32ns_32_4_full_dsp_1_U73 uitofp_32ns_32_4_no_dsp_1_U93 fmul_32ns_32ns_32_4_max_dsp_1_U83 fadd_32ns_32ns_32_4_full_dsp_1_U74 uitofp_32ns_32_4_no_dsp_1_U94 fmul_32ns_32ns_32_4_max_dsp_1_U84 fadd_32ns_32ns_32_4_full_dsp_1_U75 uitofp_32ns_32_4_no_dsp_1_U95 fmul_32ns_32ns_32_4_max_dsp_1_U85 fadd_32ns_32ns_32_4_full_dsp_1_U76 uitofp_32ns_32_4_no_dsp_1_U96 fmul_32ns_32ns_32_4_max_dsp_1_U86 fadd_32ns_32ns_32_4_full_dsp_1_U77 uitofp_32ns_32_4_no_dsp_1_U97 fmul_32ns_32ns_32_4_max_dsp_1_U87 fadd_32ns_32ns_32_4_full_dsp_1_U78 uitofp_32ns_32_4_no_dsp_1_U98 fmul_32ns_32ns_32_4_max_dsp_1_U88 fadd_32ns_32ns_32_4_full_dsp_1_U79 fdiv_32ns_32ns_32_12_no_dsp_1_U89 add_ln317_fu_777_p2 sub_ln18_fu_791_p2 select_ln18_fu_801_p3 lshr_ln18_fu_817_p2 shl_ln18_fu_823_p2 val_fu_849_p3 result_1_fu_857_p2 result_2_fu_862_p3 result_3_fu_880_p3 icmp_ln175_fu_898_p2 output_pixel_3_fu_908_p3"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_222_20",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_222_20_fu_1032",
          "BindInstances": "lshr_ln224_fu_152_p2 shl_ln226_fu_221_p2 shl_ln227_fu_229_p2 sub_ln224_fu_162_p2 shl_ln224_fu_176_p2 lshr_ln226_fu_234_p2 lshr_ln227_fu_242_p2 cond_i113156_fu_247_p3 cond_i85_fu_254_p3 xor_ln227_fu_261_p2 and_ln227_fu_267_p2 output_axie4_data_4_fu_273_p2 k_6_fu_186_p2 add_ln222_fu_196_p2 icmp_ln222_fu_202_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_237_21",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_237_21_fu_1041",
          "BindInstances": "icmp_ln237_fu_94_p2 k_4_fu_100_p2 lshr_ln239_fu_122_p2 shl_ln241_fu_140_p2 shl_ln242_fu_148_p2 xor_ln242_fu_153_p2 and_ln242_fu_159_p2 next_output_axie4_data_2_fu_165_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_188_18",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_188_18_fu_1049",
          "BindInstances": "sparsemux_7_2_8_1_1_U153 shl_ln191_fu_244_p2 shl_ln193_fu_250_p2 sub_ln191_fu_176_p2 lshr_ln191_fu_263_p2 lshr_ln193_fu_269_p2 cond_i208150_fu_275_p3 cond_i179_fu_282_p3 xor_ln193_fu_289_p2 and_ln193_fu_295_p2 axie4_data_3_out add_ln188_fu_182_p2 add_ln188_1_fu_192_p2 icmp_ln188_fu_198_p2"
        },
        {
          "ModuleName": "filter_kernel_Pipeline_VITIS_LOOP_204_19",
          "InstanceName": "grp_filter_kernel_Pipeline_VITIS_LOOP_204_19_fu_1060",
          "BindInstances": "icmp_ln204_fu_120_p2 k_8_fu_126_p2 channel_idx_fu_136_p2 shl_ln207_fu_171_p2 icmp_ln208_fu_146_p2 select_ln208_fu_177_p3 shl_ln208_fu_186_p2 xor_ln208_fu_196_p2 and_ln208_fu_202_p2 next_axie4_data_2_fu_208_p2"
        }
      ]
    },
    "Info": {
      "filter_kernel_Pipeline_VITIS_LOOP_48_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_147_14": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_222_20": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_237_21": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_160_15": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_188_18": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel_Pipeline_VITIS_LOOP_204_19": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "filter_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "filter_kernel_Pipeline_VITIS_LOOP_48_1": {
        "Latency": {
          "LatencyBest": "11",
          "LatencyAvg": "11",
          "LatencyWorst": "11",
          "PipelineII": "10",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.118"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_48_1",
            "TripCount": "3",
            "Latency": "9",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "306",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "147",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.924"
        },
        "Loops": [{
            "Name": "init_line_buffer_VITIS_LOOP_76_3_VITIS_LOOP_77_4",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "234",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "589",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.423"
        },
        "Loops": [{
            "Name": "shift_lines_VITIS_LOOP_102_8_VITIS_LOOP_103_9",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "3",
            "PipelineDepth": "4"
          }],
        "Area": {
          "FF": "389",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "888",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_119_10_VITIS_LOOP_120_11": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.189"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_119_10_VITIS_LOOP_120_11",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "6"
          }],
        "Area": {
          "DSP": "7",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "3",
          "FF": "1258",
          "AVAIL_FF": "106400",
          "UTIL_FF": "1",
          "LUT": "2124",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_147_14": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.208"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_147_14",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "28",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "114",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_222_20": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "33",
          "PipelineIIMin": "1",
          "PipelineIIMax": "31",
          "PipelineII": "1 ~ 31",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.643"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_222_20",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "31",
            "Latency": "1 ~ 31",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "220",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "3301",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "6",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_237_21": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "0",
          "PipelineII": "2 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.507"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_237_21",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "199",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1776",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "3",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_160_15": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.280"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_160_15",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "1",
            "PipelineDepth": "59"
          }],
        "Area": {
          "DSP": "45",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "20",
          "FF": "4605",
          "AVAIL_FF": "106400",
          "UTIL_FF": "4",
          "LUT": "7471",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "14",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_188_18": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "33",
          "PipelineIIMin": "1",
          "PipelineIIMax": "31",
          "PipelineII": "1 ~ 31",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.643"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_188_18",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "31",
            "Latency": "1 ~ 31",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "163",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "2464",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "4",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel_Pipeline_VITIS_LOOP_204_19": {
        "Latency": {
          "LatencyBest": "3",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineIIMin": "2",
          "PipelineIIMax": "0",
          "PipelineII": "2 ~ 0",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "4.960"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_204_19",
            "TripCount": "",
            "LatencyMin": "1",
            "LatencyMax": "?",
            "Latency": "1 ~ ?",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }],
        "Area": {
          "FF": "192",
          "AVAIL_FF": "106400",
          "UTIL_FF": "~0",
          "LUT": "1100",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "filter_kernel": {
        "Latency": {
          "LatencyBest": "",
          "LatencyAvg": "",
          "LatencyWorst": "",
          "PipelineII": "",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "process_rows",
            "TripCount": "",
            "Latency": "",
            "PipelineII": "",
            "PipelineDepth": "",
            "Loops": [{
                "Name": "process_cols",
                "TripCount": "",
                "Latency": "",
                "PipelineII": "",
                "PipelineDepth": "",
                "Loops": [
                  {
                    "Name": "VITIS_LOOP_89_5_VITIS_LOOP_90_6",
                    "TripCount": "6",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "VITIS_LOOP_91_7",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }]
                  },
                  {
                    "Name": "read_line",
                    "TripCount": "",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "13"
                  },
                  {
                    "Name": "VITIS_LOOP_135_12",
                    "TripCount": "3",
                    "Latency": "",
                    "PipelineII": "",
                    "PipelineDepth": "",
                    "Loops": [{
                        "Name": "VITIS_LOOP_136_13",
                        "TripCount": "",
                        "Latency": "",
                        "PipelineII": "",
                        "PipelineDepth": "1"
                      }]
                  }
                ]
              }]
          }],
        "Area": {
          "BRAM_18K": "47",
          "AVAIL_BRAM": "280",
          "UTIL_BRAM": "16",
          "DSP": "79",
          "AVAIL_DSP": "220",
          "UTIL_DSP": "35",
          "FF": "15527",
          "AVAIL_FF": "106400",
          "UTIL_FF": "14",
          "LUT": "28141",
          "AVAIL_LUT": "53200",
          "UTIL_LUT": "52",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2025-02-26 23:19:44 -0600",
    "ToolName": "vitis_hls",
    "ToolVersion": "2024.2"
  }
}
