#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Feb 17 16:41:06 2017
# Process ID: 9284
# Current directory: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1
# Command line: vivado.exe -log image_processor.vds -mode batch -messageDb vivado.pb -notrace -source image_processor.tcl
# Log file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1/image_processor.vds
# Journal file: C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source image_processor.tcl -notrace
Command: synth_design -top image_processor -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2500 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:01:09 . Memory (MB): peak = 295.367 ; gain = 88.121
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'image_processor' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v:23]
	Parameter target_r bound to: 255 - type: integer 
	Parameter target_g bound to: 255 - type: integer 
	Parameter target_b bound to: 255 - type: integer 
	Parameter loss_threshold bound to: 3500 - type: integer 
	Parameter W bound to: 50 - type: integer 
	Parameter H bound to: 50 - type: integer 
	Parameter K bound to: 4 - type: integer 
	Parameter LOW bound to: 0.444000 - type: float 
	Parameter HIGH bound to: 0.545000 - type: float 
	Parameter sz bound to: 450 - type: integer 
	Parameter min_sum bound to: 36 - type: integer 
	Parameter max_sum bound to: 44 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fifo_generator_0' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1/.Xil/Vivado-9284-DESKTOP-QUJLBQI/realtime/fifo_generator_0_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'image_processor' (1#1) [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:33 ; elapsed = 00:01:18 . Memory (MB): peak = 332.746 ; gain = 125.500
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:33 ; elapsed = 00:01:20 . Memory (MB): peak = 332.746 ; gain = 125.500
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'fifo_generator_0' instantiated as 'edge_pixels' [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.srcs/sources_1/new/image_processor.v:111]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1/.Xil/Vivado-9284-DESKTOP-QUJLBQI/dcp/fifo_generator_0_in_context.xdc] for cell 'edge_pixels'
Finished Parsing XDC File [C:/Users/Neil/Documents/Neil/EngSci/year_4_winter/ECE532/image_processing/image_processor/image_processor.runs/synth_1/.Xil/Vivado-9284-DESKTOP-QUJLBQI/dcp/fifo_generator_0_in_context.xdc] for cell 'edge_pixels'
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:02 . Memory (MB): peak = 626.613 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:01:13 ; elapsed = 00:04:24 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:13 ; elapsed = 00:04:24 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:04:25 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:14 ; elapsed = 00:04:29 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	  81 Input      8 Bit       Adders := 1     
+---Registers : 
	              450 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module image_processor 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 3     
	   2 Input      8 Bit       Adders := 4     
	  81 Input      8 Bit       Adders := 1     
+---Registers : 
	              450 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:01:15 ; elapsed = 00:04:31 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "y" won't be mapped to RAM because it is too sparse
DSP Report: Generating DSP loss0, operation Mode is: A*B.
DSP Report: operator loss0 is absorbed into DSP loss0.
DSP Report: Generating DSP loss, operation Mode is: C+A*B.
DSP Report: operator loss is absorbed into DSP loss.
DSP Report: operator loss1 is absorbed into DSP loss.
DSP Report: Generating DSP loss, operation Mode is: PCIN+A*B.
DSP Report: operator loss is absorbed into DSP loss.
DSP Report: operator loss1 is absorbed into DSP loss.
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:01:18 ; elapsed = 00:04:36 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:01:18 ; elapsed = 00:04:36 . Memory (MB): peak = 626.613 ; gain = 419.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name     | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|image_processor | A*B         | 17     | 17     | -      | -      | 34     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|image_processor | C+A*B       | 17     | 17     | 17     | -      | 17     | 0    | 0    | 0    | -    | -     | 0    | 0    | 
|image_processor | PCIN+A*B    | 17     | 17     | -      | -      | 17     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'cur_pixels_reg[0]' (FDRE) to 'colour_reg'
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[449]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[448]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[447]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[446]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[445]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[444]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[443]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[442]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[441]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[440]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[439]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[438]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[437]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[436]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[435]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[434]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[433]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[432]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[431]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[430]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[429]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[428]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[427]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[426]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[425]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[424]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[423]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[422]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[421]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[420]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[419]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[418]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[417]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[416]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[415]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[414]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[413]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[412]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[411]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[410]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[409]) is unused and will be removed from module image_processor.
WARNING: [Synth 8-3332] Sequential element (cur_pixels_reg[0]) is unused and will be removed from module image_processor.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:01:31 ; elapsed = 00:05:00 . Memory (MB): peak = 626.613 ; gain = 419.367
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:01:31 ; elapsed = 00:05:01 . Memory (MB): peak = 626.613 ; gain = 419.367

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:42 ; elapsed = 00:06:53 . Memory (MB): peak = 645.785 ; gain = 438.539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:42 ; elapsed = 00:06:57 . Memory (MB): peak = 645.785 ; gain = 438.539
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:43 ; elapsed = 00:07:04 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:02:43 ; elapsed = 00:07:04 . Memory (MB): peak = 667.281 ; gain = 460.035

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:02:43 ; elapsed = 00:07:04 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:47 ; elapsed = 00:07:14 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:47 ; elapsed = 00:07:15 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:47 ; elapsed = 00:07:15 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:47 ; elapsed = 00:07:15 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:47 ; elapsed = 00:07:16 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:47 ; elapsed = 00:07:16 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name            | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|image_processor | cur_pixels_reg[400] | 42     | 8     | YES          | NO                 | YES               | 0      | 16      | 
+----------------+---------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |fifo_generator_0 |         1|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |fifo_generator_0_bbox |     1|
|2     |BUFG                  |     1|
|3     |DSP48E1               |     2|
|4     |DSP48E1_1             |     1|
|5     |LUT1                  |     7|
|6     |LUT2                  |    23|
|7     |LUT3                  |    80|
|8     |LUT4                  |     8|
|9     |LUT5                  |    55|
|10    |LUT6                  |    50|
|11    |SRLC32E               |    16|
|12    |FDRE                  |   138|
|13    |FDSE                  |     8|
|14    |IBUF                  |    28|
|15    |OBUF                  |    19|
+------+----------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   454|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:47 ; elapsed = 00:07:16 . Memory (MB): peak = 667.281 ; gain = 460.035
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 42 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:49 ; elapsed = 00:04:17 . Memory (MB): peak = 667.281 ; gain = 148.953
Synthesis Optimization Complete : Time (s): cpu = 00:02:48 ; elapsed = 00:07:22 . Memory (MB): peak = 667.281 ; gain = 460.035
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 31 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  SRLC32E => SRL16E: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:39 ; elapsed = 00:07:26 . Memory (MB): peak = 667.281 ; gain = 446.121
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:01 . Memory (MB): peak = 667.281 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Feb 17 16:49:24 2017...
