`timescale 1ns / 1ps

module test_tb;

  reg clk = 0;
  reg reset = 0;
  reg enter = 0;
  reg [3:0] digit;
  wire unlocked;

  // Instancia del mÃ³dulo bajo prueba
  top uut (
    .clk(clk),
    .reset(reset),
    .enter(enter),
    .digit(digit),
    .unlocked(unlocked)
  );

  // Reloj
  always #5 clk = ~clk;

  // SimulaciÃ³n
  initial begin
  $dumpfile("test.vcd");      // ğŸ‘ˆ Genera el archivo de simulaciÃ³n
  $dumpvars(0, test_tb);      // ğŸ‘ˆ Especifica quÃ© seÃ±ales registrar

  reset = 1; #10; reset = 0;

  digit = 4'd9; enter = 1; #10; enter = 0; #10;
  digit = 4'd9; enter = 1; #10; enter = 0; #10;
  digit = 4'd7; enter = 1; #10; enter = 0; #10;
  digit = 4'd9; enter = 1; #10; enter = 0; #10;

  #20;
  $finish;
end


endmodule

