
---------- Begin Simulation Statistics ----------
final_tick                               5000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 634201                       # Simulator instruction rate (inst/s)
host_mem_usage                              134380000                       # Number of bytes of host memory used
host_op_rate                                   714667                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8183.85                       # Real time elapsed on the host
host_tick_rate                              496019974                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  5190203269                       # Number of instructions simulated
sim_ops                                    5848728833                       # Number of ops (including micro ops) simulated
sim_seconds                                  4.059351                       # Number of seconds simulated
sim_ticks                                4059351455198                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    61                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      3881323                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       7762646                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 606191005                       # Number of branches fetched
system.switch_cpus.committedInsts          3190203268                       # Number of instructions committed
system.switch_cpus.committedOps            3595077400                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               9734655767                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         9734655767                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads   1050480819                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    979037322                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    505469360                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            40687053                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses    3216636122                       # Number of integer alu accesses
system.switch_cpus.num_int_insts           3216636122                       # number of integer instructions
system.switch_cpus.num_int_register_reads   4731548927                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes   2615041644                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           691140993                       # Number of load instructions
system.switch_cpus.num_mem_refs            1240376916                       # number of memory refs
system.switch_cpus.num_store_insts          549235923                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     133336952                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            133336952                       # number of vector instructions
system.switch_cpus.num_vec_register_reads     88932625                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes     44528359                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu        2207582487     61.41%     61.41% # Class of executed instruction
system.switch_cpus.op_class::IntMult        146869994      4.09%     65.49% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     65.49% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc          248064      0.01%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     65.50% # Class of executed instruction
system.switch_cpus.op_class::MemRead        691140993     19.22%     84.72% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       549235923     15.28%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total         3595077461                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7826615                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3876                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15653230                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3876                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            3881262                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3089844                       # Transaction distribution
system.membus.trans_dist::CleanEvict           791479                       # Transaction distribution
system.membus.trans_dist::ReadExReq                61                       # Transaction distribution
system.membus.trans_dist::ReadExResp               61                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       3881262                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      5735160                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      5908809                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     11643969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               11643969                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    439245312                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    453064064                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    892309376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               892309376                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3881323                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3881323    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             3881323                       # Request fanout histogram
system.membus.reqLayer0.occupancy         17963623850                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.4                       # Layer utilization (%)
system.membus.reqLayer1.occupancy         18543286715                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        36293612585                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           7826554                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10090095                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1621719                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq               61                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp              61                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      7826554                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     23479845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              23479845                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1897838848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1897838848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3885199                       # Total snoops (count)
system.tol2bus.snoopTraffic                 395500032                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         11711814                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000331                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018189                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               11707938     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3876      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           11711814                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        18203815578                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       16318492275                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    244700160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         244700160                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    194545152                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      194545152                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data      1911720                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total            1911720                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks      1519884                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total           1519884                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data     60280605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total             60280605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      47925181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            47925181                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      47925181                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data     60280605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           108205785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples   3039768.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   3800504.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000201125742                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       168667                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       168667                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            8256054                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState           2875382                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                    1911720                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                   1519884                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  3823440                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                 3039768                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 22936                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           990330                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           736564                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           294576                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            23256                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           483606                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           535012                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6            23256                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           15504                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          202150                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          496250                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           496117                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           488498                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           294576                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             7996                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           472872                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           542884                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            23378                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           15504                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          201796                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          496132                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.12                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 50652300342                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat               19002520000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat           121911750342                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    13327.79                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               32077.79                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 3082143                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                2666887                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                81.10                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               87.73                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              3823440                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6             3039768                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                1900320                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                1900184                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                168606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                168606                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                170599                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                170599                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                168667                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples      1091224                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   401.178097                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   300.462012                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   299.860962                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        17844      1.64%      1.64% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       368849     33.80%     35.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       224180     20.54%     55.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       104370      9.56%     65.55% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        92291      8.46%     74.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767        55712      5.11%     79.11% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        88153      8.08%     87.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023        56328      5.16%     92.35% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151        83497      7.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total      1091224                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       168667                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     22.532588                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    22.039049                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev     4.831434                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::10-11            1      0.00%      0.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::12-13           60      0.04%      0.04% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::14-15           67      0.04%      0.08% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-17        19371     11.48%     11.56% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::18-19        27016     16.02%     27.58% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::20-21        26866     15.93%     43.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::22-23        27223     16.14%     59.65% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-25        23361     13.85%     73.50% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::26-27        13682      8.11%     81.61% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::28-29         7822      4.64%     86.25% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::30-31         9580      5.68%     91.93% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-33         9799      5.81%     97.74% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::34-35         3815      2.26%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::36-37            3      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::52-53            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       168667                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       168667                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     18.022215                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    18.020997                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.216390                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16              61      0.04%      0.04% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18          166671     98.82%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19               1      0.00%     98.85% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20            1934      1.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       168667                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             243232256                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1467904                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              194544192                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              244700160                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           194545152                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                       59.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       47.92                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                    60.28                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    47.93                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.84                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.47                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.37                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 4059350913990                       # Total gap between requests
system.mem_ctrls0.avgGap                   1182931.05                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    243232256                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    194544192                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 59918994.126153104007                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 47924944.205283373594                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      3823440                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks      3039768                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data 121911750342                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 93658222632209                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     31885.36                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  30810977.23                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   84.05                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          1298608920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy           690223215                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         5097274560                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        3724115040                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    364892457420                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    1251510109920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      1947654123795                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       479.794407                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 3250022409635                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 673778565563                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          6492751860                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          3450971865                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy        22038324000                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy       12143395620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    1412716660740                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    369134768640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      2146418207445                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       528.758899                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 946653610358                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 2977147364840                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    252109184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         252109184                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    200954880                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      200954880                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data      1969603                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total            1969603                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks      1569960                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total           1569960                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     62105779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             62105779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      49504184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            49504184                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      49504184                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     62105779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           111609963                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples   3139920.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   3882915.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000215393814                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       174439                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       174439                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            8435998                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState           2967439                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                    1969603                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                   1569960                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  3939206                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                 3139920                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 56291                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           990815                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           747044                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           288896                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            76155                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           518459                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           542788                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6            31008                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          194142                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          493608                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           496118                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           496128                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           286824                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            77520                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           527136                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           535120                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            31130                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          193800                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          496113                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     24.99                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 48082352238                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat               19414575000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat           120887008488                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    12383.06                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               31133.06                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                 3100820                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                2745797                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                79.86                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               87.45                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              3939206                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6             3139920                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                1942947                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                1939968                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                174433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                174433                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                174440                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                174439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                174439                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples      1176186                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   382.132867                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   287.456275                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   288.606146                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        16799      1.43%      1.43% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       427171     36.32%     37.75% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       234184     19.91%     57.66% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       114613      9.74%     67.40% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       111188      9.45%     76.85% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767        65444      5.56%     82.42% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        76339      6.49%     88.91% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023        52614      4.47%     93.38% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151        77834      6.62%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total      1176186                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       174439                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     22.259340                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.787362                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev     4.717103                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::14-15         4790      2.75%      2.75% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-17        15543      8.91%     11.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::18-19        28325     16.24%     27.89% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::20-21        23753     13.62%     41.51% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::22-23        35036     20.08%     61.60% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-25        23900     13.70%     75.30% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::26-27        19324     11.08%     86.37% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::28-29         8461      4.85%     91.23% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::30-31         8147      4.67%     95.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-33         1211      0.69%     96.59% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::34-35         3908      2.24%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::36-37          339      0.19%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::38-39          391      0.22%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-41         1311      0.75%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       174439                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       174439                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.999925                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.999921                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.012894                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16               7      0.00%      0.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18          174431    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       174439                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             248506560                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                3602624                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              200952896                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              252109184                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           200954880                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       61.22                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       49.50                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    62.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    49.50                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.87                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.48                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.39                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 4059350229276                       # Total gap between requests
system.mem_ctrls1.avgGap                   1146850.68                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    248506560                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    200952896                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 61218291.331189699471                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 49503694.917245909572                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      3939206                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks      3139920                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data 120887008488                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 93628812257128                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     30688.17                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  29818852.79                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   83.25                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          1228165680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy           652785540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         4910535000                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        3601345860                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    355701009060                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    1259250276960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      1945785452820                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       479.334070                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 3270174104172                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 653626871026                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          7169809500                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          3810840330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy        22813478100                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy       12788874720                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    320441334720.000061                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    1340160531960                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    430234433760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      2137419303090                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       526.542066                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 1105785286037                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF 135550480000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 2818015689161                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data      3945292                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3945292                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data      3945292                       # number of overall hits
system.l2.overall_hits::total                 3945292                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      3881323                       # number of demand (read+write) misses
system.l2.demand_misses::total                3881323                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      3881323                       # number of overall misses
system.l2.overall_misses::total               3881323                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 317958169038                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     317958169038                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 317958169038                       # number of overall miss cycles
system.l2.overall_miss_latency::total    317958169038                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      7826615                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7826615                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      7826615                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7826615                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.495913                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.495913                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.495913                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.495913                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 81920.048663                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 81920.048663                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 81920.048663                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 81920.048663                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             3089844                       # number of writebacks
system.l2.writebacks::total                   3089844                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      3881323                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           3881323                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      3881323                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          3881323                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 284769018251                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 284769018251                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 284769018251                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 284769018251                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.495913                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.495913                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.495913                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.495913                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 73369.059532                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73369.059532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 73369.059532                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73369.059532                       # average overall mshr miss latency
system.l2.replacements                        3885199                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      7000251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          7000251                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      7000251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      7000251                       # number of WritebackDirty accesses(hits+misses)
system.l2.ReadExReq_misses::.switch_cpus.data           61                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  61                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data      6082362                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       6082362                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data           61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                61                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 99710.852459                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99710.852459                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data           61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             61                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data      5559931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      5559931                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 91146.409836                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91146.409836                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data      3945292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           3945292                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      3881262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         3881262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 317952086676                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 317952086676                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      7826554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       7826554                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.495909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.495909                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 81919.769053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81919.769053                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      3881262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      3881262                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 284763458320                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 284763458320                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.495909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.495909                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 73368.780134                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 73368.780134                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         1024                       # Cycle average of tags in use
system.l2.tags.total_refs                    19475885                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   3886223                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.011520                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.828903                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       312.072492                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data   711.098606                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000809                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.304758                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.694432                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          616                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          321                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 254336879                       # Number of tag accesses
system.l2.tags.data_accesses                254336879                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    940648544802                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   4059351455198                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2002099688                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst   3190203330                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       5192303018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2002099688                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst   3190203330                       # number of overall hits
system.cpu.icache.overall_hits::total      5192303018                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          787                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            787                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          787                       # number of overall misses
system.cpu.icache.overall_misses::total           787                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2002100475                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst   3190203330                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   5192303805                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2002100475                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst   3190203330                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   5192303805                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          163                       # number of writebacks
system.cpu.icache.writebacks::total               163                       # number of writebacks
system.cpu.icache.replacements                    163                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2002099688                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst   3190203330                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      5192303018                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          787                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           787                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2002100475                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst   3190203330                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   5192303805                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.921455                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          5192303805                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               787                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          6597590.603558                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.921455                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999874                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      202499849182                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     202499849182                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    706762892                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data   1165785614                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total       1872548506                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    706762892                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data   1165785614                       # number of overall hits
system.cpu.dcache.overall_hits::total      1872548506                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      7572808                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      7826554                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       15399362                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      7572808                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      7826554                       # number of overall misses
system.cpu.dcache.overall_misses::total      15399362                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 368821069749                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 368821069749                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 368821069749                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 368821069749                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    714335700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data   1173612168                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total   1887947868                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    714335700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data   1173612168                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total   1887947868                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010601                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006669                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.008157                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010601                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006669                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.008157                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 47124.324415                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23950.412345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 47124.324415                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23950.412345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     14108433                       # number of writebacks
system.cpu.dcache.writebacks::total          14108433                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      7826554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      7826554                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      7826554                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      7826554                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 362293723713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 362293723713                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 362293723713                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 362293723713                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.004146                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006669                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.004146                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 46290.324415                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46290.324415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 46290.324415                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 46290.324415                       # average overall mshr miss latency
system.cpu.dcache.replacements               15399214                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    383970155                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    652271479                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total      1036241634                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      4042067                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      7826493                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      11868560                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 368814860202                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 368814860202                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388012222                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    660097972                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total   1048110194                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010417                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.011857                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.011324                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 47123.898303                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 31074.945925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      7826493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      7826493                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 362287565040                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 362287565040                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.011857                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.007467                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 46289.898303                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46289.898303                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    322792737                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    513514135                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      836306872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      3530741                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data           61                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      3530802                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data      6209547                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      6209547                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    326323478                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    513514196                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    839837674                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010820                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000000                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004204                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 101795.852459                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total     1.758679                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           61                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data      6158673                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      6158673                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 100961.852459                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 100961.852459                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     20335790                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data     35721666                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     56057456                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           47                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           61                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      4525284                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      4525284                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     20335837                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data     35721727                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     56057564                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000002                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 74184.983607                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 41900.777778                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           61                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           61                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      4474410                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      4474410                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000002                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 73350.983607                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 73350.983607                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     20335837                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data     35721727                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     56057564                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     20335837                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data     35721727                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     56057564                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 5000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999722                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          2000062996                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          15399470                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            129.878690                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    96.875980                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   159.123743                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.378422                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.621577                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          165                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           60                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       64017415342                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      64017415342                       # Number of data accesses

---------- End Simulation Statistics   ----------
