Analysis & Synthesis report for tiles
Wed Apr 03 16:54:56 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |tiles|control:comb_4|prev_state
 10. State Machine - |tiles|control:comb_4|state
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Inverted Register Statistics
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated
 17. Parameter Settings for User Entity Instance: vga_adapter:VGA
 18. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 19. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 20. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 21. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 22. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 23. altsyncram Parameter Settings by Entity Instance
 24. altpll Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "control:comb_4|check_tile:ct"
 26. Port Connectivity Checks: "control:comb_4|counter:c_one_hz"
 27. Port Connectivity Checks: "control:comb_4|generator:g"
 28. Port Connectivity Checks: "control:comb_4"
 29. Port Connectivity Checks: "vga_adapter:VGA"
 30. Post-Synthesis Netlist Statistics for Top Partition
 31. Elapsed Time Per Partition
 32. Analysis & Synthesis Messages
 33. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Apr 03 16:54:56 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; tiles                                       ;
; Top-level Entity Name              ; tiles                                       ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 449                                         ;
;     Total combinational functions  ; 428                                         ;
;     Dedicated logic registers      ; 200                                         ;
; Total registers                    ; 200                                         ;
; Total pins                         ; 101                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 57,600                                      ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; tiles              ; tiles              ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                  ;
+-----------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                    ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                 ; Library ;
+-----------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+
; ../Lab_6/files/vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v                ;         ;
; ../Lab_6/files/vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_controller.v         ;         ;
; ../Lab_6/files/vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_address_translator.v ;         ;
; ../Lab_6/files/vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v            ;         ;
; output_files/tiles.v                                ; yes             ; User Verilog HDL File                  ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v                          ;         ;
; altsyncram.tdf                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                        ;         ;
; stratix_ram_block.inc                               ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc                 ;         ;
; lpm_mux.inc                                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                           ;         ;
; lpm_decode.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                        ;         ;
; aglobal181.inc                                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                        ;         ;
; a_rdenreg.inc                                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                         ;         ;
; altrom.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                            ;         ;
; altram.inc                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                            ;         ;
; altdpram.inc                                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                          ;         ;
; db/altsyncram_60g1.tdf                              ; yes             ; Auto-Generated Megafunction            ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf                        ;         ;
; black.mif                                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/black.mif                                     ;         ;
; db/decode_lsa.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/decode_lsa.tdf                             ;         ;
; db/decode_e8a.tdf                                   ; yes             ; Auto-Generated Megafunction            ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/decode_e8a.tdf                             ;         ;
; db/mux_0nb.tdf                                      ; yes             ; Auto-Generated Megafunction            ; C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/mux_0nb.tdf                                ;         ;
; altpll.tdf                                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                            ;         ;
; stratix_pll.inc                                     ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                       ;         ;
; stratixii_pll.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                     ;         ;
; cycloneii_pll.inc                                   ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                     ;         ;
+-----------------------------------------------------+-----------------+----------------------------------------+----------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 449            ;
;                                             ;                ;
; Total combinational functions               ; 428            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 154            ;
;     -- 3 input functions                    ; 76             ;
;     -- <=2 input functions                  ; 198            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 261            ;
;     -- arithmetic mode                      ; 167            ;
;                                             ;                ;
; Total registers                             ; 200            ;
;     -- Dedicated logic registers            ; 200            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 101            ;
; Total memory bits                           ; 57600          ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 161            ;
; Total fan-out                               ; 2222           ;
; Average fan-out                             ; 2.65           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                   ; Entity Name            ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
; |tiles                                                  ; 428 (1)             ; 200 (0)                   ; 57600       ; 0            ; 0       ; 0         ; 101  ; 0            ; |tiles                                                                                                ; tiles                  ; work         ;
;    |control:comb_4|                                     ; 316 (221)           ; 170 (110)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|control:comb_4                                                                                 ; control                ; work         ;
;       |check_tile:ct|                                   ; 1 (1)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|control:comb_4|check_tile:ct                                                                   ; check_tile             ; work         ;
;       |counter:c_one_hz|                                ; 37 (37)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|control:comb_4|counter:c_one_hz                                                                ; counter                ; work         ;
;       |counter:c|                                       ; 54 (54)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|control:comb_4|counter:c                                                                       ; counter                ; work         ;
;       |display_lives:d|                                 ; 3 (3)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|control:comb_4|display_lives:d                                                                 ; display_lives          ; work         ;
;    |hex_decoder:h0|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|hex_decoder:h0                                                                                 ; hex_decoder            ; work         ;
;    |hex_decoder:h1|                                     ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|hex_decoder:h1                                                                                 ; hex_decoder            ; work         ;
;    |vga_adapter:VGA|                                    ; 97 (1)              ; 30 (0)                    ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA                                                                                ; vga_adapter            ; work         ;
;       |altsyncram:VideoMemory|                          ; 12 (0)              ; 4 (0)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|altsyncram:VideoMemory                                                         ; altsyncram             ; work         ;
;          |altsyncram_60g1:auto_generated|               ; 12 (0)              ; 4 (4)                     ; 57600       ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated                          ; altsyncram_60g1        ; work         ;
;             |decode_e8a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b ; decode_e8a             ; work         ;
;             |decode_lsa:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2       ; decode_lsa             ; work         ;
;             |mux_0nb:mux3|                              ; 6 (6)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3             ; mux_0nb                ; work         ;
;       |vga_address_translator:user_input_translator|    ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|vga_address_translator:user_input_translator                                   ; vga_address_translator ; work         ;
;       |vga_controller:controller|                       ; 66 (48)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|vga_controller:controller                                                      ; vga_controller         ; work         ;
;          |vga_address_translator:controller_translator| ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator         ; vga_address_translator ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|vga_pll:mypll                                                                  ; vga_pll                ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |tiles|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                          ; altpll                 ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-------------------------------------------------------------------------------------------------------+------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                           ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; Name                                                                             ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF       ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif ;
+----------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+-----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tiles|control:comb_4|prev_state                                                                                                                                                                                                                                      ;
+-------------------------+-------------------------+----------------+----------------------+-----------------------+------------------+-----------------------+-------------------+--------------------+------------------+------------------+----------------------+------------------+
; Name                    ; prev_state.CLEAR_SCREEN ; prev_state.WIN ; prev_state.GAME_OVER ; prev_state.CHECK_TILE ; prev_state.FRAME ; prev_state.ERASE_TILE ; prev_state.DRAW_T ; prev_state.INIT_T1 ; prev_state.PAUSE ; prev_state.RESET ; prev_state.DRAW_LINE ; prev_state.START ;
+-------------------------+-------------------------+----------------+----------------------+-----------------------+------------------+-----------------------+-------------------+--------------------+------------------+------------------+----------------------+------------------+
; prev_state.START        ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 0                ;
; prev_state.DRAW_LINE    ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 1                    ; 1                ;
; prev_state.RESET        ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 1                ; 0                    ; 1                ;
; prev_state.PAUSE        ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 1                ; 0                ; 0                    ; 1                ;
; prev_state.INIT_T1      ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 1                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.DRAW_T       ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 1                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.ERASE_TILE   ; 0                       ; 0              ; 0                    ; 0                     ; 0                ; 1                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.FRAME        ; 0                       ; 0              ; 0                    ; 0                     ; 1                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.CHECK_TILE   ; 0                       ; 0              ; 0                    ; 1                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.GAME_OVER    ; 0                       ; 0              ; 1                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.WIN          ; 0                       ; 1              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
; prev_state.CLEAR_SCREEN ; 1                       ; 0              ; 0                    ; 0                     ; 0                ; 0                     ; 0                 ; 0                  ; 0                ; 0                ; 0                    ; 1                ;
+-------------------------+-------------------------+----------------+----------------------+-----------------------+------------------+-----------------------+-------------------+--------------------+------------------+------------------+----------------------+------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |tiles|control:comb_4|state                                                                                                                                                                          ;
+--------------------+--------------------+-----------+-----------------+------------------+-------------+------------------+--------------+---------------+-------------+-------------+-----------------+-------------+
; Name               ; state.CLEAR_SCREEN ; state.WIN ; state.GAME_OVER ; state.CHECK_TILE ; state.FRAME ; state.ERASE_TILE ; state.DRAW_T ; state.INIT_T1 ; state.PAUSE ; state.RESET ; state.DRAW_LINE ; state.START ;
+--------------------+--------------------+-----------+-----------------+------------------+-------------+------------------+--------------+---------------+-------------+-------------+-----------------+-------------+
; state.START        ; 0                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 0            ; 0             ; 0           ; 0           ; 0               ; 0           ;
; state.DRAW_LINE    ; 0                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 0            ; 0             ; 0           ; 0           ; 1               ; 1           ;
; state.RESET        ; 0                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 0            ; 0             ; 0           ; 1           ; 0               ; 1           ;
; state.PAUSE        ; 0                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 0            ; 0             ; 1           ; 0           ; 0               ; 1           ;
; state.INIT_T1      ; 0                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 0            ; 1             ; 0           ; 0           ; 0               ; 1           ;
; state.DRAW_T       ; 0                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 1            ; 0             ; 0           ; 0           ; 0               ; 1           ;
; state.ERASE_TILE   ; 0                  ; 0         ; 0               ; 0                ; 0           ; 1                ; 0            ; 0             ; 0           ; 0           ; 0               ; 1           ;
; state.FRAME        ; 0                  ; 0         ; 0               ; 0                ; 1           ; 0                ; 0            ; 0             ; 0           ; 0           ; 0               ; 1           ;
; state.CHECK_TILE   ; 0                  ; 0         ; 0               ; 1                ; 0           ; 0                ; 0            ; 0             ; 0           ; 0           ; 0               ; 1           ;
; state.GAME_OVER    ; 0                  ; 0         ; 1               ; 0                ; 0           ; 0                ; 0            ; 0             ; 0           ; 0           ; 0               ; 1           ;
; state.WIN          ; 0                  ; 1         ; 0               ; 0                ; 0           ; 0                ; 0            ; 0             ; 0           ; 0           ; 0               ; 1           ;
; state.CLEAR_SCREEN ; 1                  ; 0         ; 0               ; 0                ; 0           ; 0                ; 0            ; 0             ; 0           ; 0           ; 0               ; 1           ;
+--------------------+--------------------+-----------+-----------------+------------------+-------------+------------------+--------------+---------------+-------------+-------------+-----------------+-------------+


+----------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                           ;
+-----------------------------------------+----------------------------------------------------+
; Register name                           ; Reason for Removal                                 ;
+-----------------------------------------+----------------------------------------------------+
; control:comb_4|x_d[0..7]                ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|p_x[0..7]                ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|level[0]                 ; Stuck at VCC due to stuck port data_in             ;
; control:comb_4|level[1..3]              ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|beat_map[18..800]        ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|lives[0,1]               ; Stuck at VCC due to stuck port data_in             ;
; control:comb_4|speed[0..5]              ; Stuck at VCC due to stuck port data_in             ;
; control:comb_4|speed[6..8]              ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|speed[9]                 ; Stuck at VCC due to stuck port data_in             ;
; control:comb_4|speed[10..13]            ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|speed[14]                ; Stuck at VCC due to stuck port data_in             ;
; control:comb_4|speed[15]                ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|speed[16..19]            ; Stuck at VCC due to stuck port data_in             ;
; control:comb_4|speed[20..27]            ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|x[7]                     ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|prev_state~2             ; Lost fanout                                        ;
; control:comb_4|prev_state~3             ; Lost fanout                                        ;
; control:comb_4|prev_state~4             ; Lost fanout                                        ;
; control:comb_4|prev_state~5             ; Lost fanout                                        ;
; control:comb_4|prev_state~6             ; Lost fanout                                        ;
; control:comb_4|state~15                 ; Lost fanout                                        ;
; control:comb_4|state~16                 ; Lost fanout                                        ;
; control:comb_4|state~17                 ; Lost fanout                                        ;
; control:comb_4|state~18                 ; Lost fanout                                        ;
; control:comb_4|state~19                 ; Lost fanout                                        ;
; control:comb_4|state.WIN                ; Merged with control:comb_4|state.GAME_OVER         ;
; control:comb_4|prev_state.DRAW_LINE     ; Merged with control:comb_4|prev_state.CLEAR_SCREEN ;
; control:comb_4|prev_state.FRAME         ; Merged with control:comb_4|prev_state.CLEAR_SCREEN ;
; control:comb_4|prev_state.INIT_T1       ; Merged with control:comb_4|prev_state.CLEAR_SCREEN ;
; control:comb_4|prev_state.PAUSE         ; Merged with control:comb_4|prev_state.CLEAR_SCREEN ;
; control:comb_4|prev_state.RESET         ; Merged with control:comb_4|prev_state.CLEAR_SCREEN ;
; control:comb_4|prev_state.WIN           ; Merged with control:comb_4|prev_state.GAME_OVER    ;
; control:comb_4|prev_state.CLEAR_SCREEN  ; Stuck at GND due to stuck port data_in             ;
; control:comb_4|state.CLEAR_SCREEN       ; Stuck at GND due to stuck port data_in             ;
; Total Number of Removed Registers = 853 ;                                                    ;
+-----------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                      ;
+----------------------------------------+---------------------------+-------------------------------------------------------------+
; Register name                          ; Reason for Removal        ; Registers Removed due to This Register                      ;
+----------------------------------------+---------------------------+-------------------------------------------------------------+
; control:comb_4|beat_map[800]           ; Stuck at GND              ; control:comb_4|beat_map[799], control:comb_4|beat_map[798], ;
;                                        ; due to stuck port data_in ; control:comb_4|beat_map[797], control:comb_4|beat_map[796], ;
;                                        ;                           ; control:comb_4|beat_map[795], control:comb_4|beat_map[794], ;
;                                        ;                           ; control:comb_4|beat_map[793], control:comb_4|beat_map[792], ;
;                                        ;                           ; control:comb_4|beat_map[791], control:comb_4|beat_map[790], ;
;                                        ;                           ; control:comb_4|beat_map[789], control:comb_4|beat_map[788], ;
;                                        ;                           ; control:comb_4|beat_map[787], control:comb_4|beat_map[786], ;
;                                        ;                           ; control:comb_4|beat_map[785], control:comb_4|beat_map[784], ;
;                                        ;                           ; control:comb_4|beat_map[783], control:comb_4|beat_map[782], ;
;                                        ;                           ; control:comb_4|beat_map[781], control:comb_4|beat_map[780], ;
;                                        ;                           ; control:comb_4|beat_map[779], control:comb_4|beat_map[778], ;
;                                        ;                           ; control:comb_4|beat_map[777], control:comb_4|beat_map[776], ;
;                                        ;                           ; control:comb_4|beat_map[775], control:comb_4|beat_map[774], ;
;                                        ;                           ; control:comb_4|beat_map[773], control:comb_4|beat_map[772], ;
;                                        ;                           ; control:comb_4|beat_map[771], control:comb_4|beat_map[770], ;
;                                        ;                           ; control:comb_4|beat_map[769], control:comb_4|beat_map[768], ;
;                                        ;                           ; control:comb_4|beat_map[767], control:comb_4|beat_map[766], ;
;                                        ;                           ; control:comb_4|beat_map[765], control:comb_4|beat_map[764], ;
;                                        ;                           ; control:comb_4|beat_map[763], control:comb_4|beat_map[762], ;
;                                        ;                           ; control:comb_4|beat_map[761], control:comb_4|beat_map[760], ;
;                                        ;                           ; control:comb_4|beat_map[759], control:comb_4|beat_map[758], ;
;                                        ;                           ; control:comb_4|beat_map[757], control:comb_4|beat_map[756], ;
;                                        ;                           ; control:comb_4|beat_map[755], control:comb_4|beat_map[754], ;
;                                        ;                           ; control:comb_4|beat_map[753], control:comb_4|beat_map[752], ;
;                                        ;                           ; control:comb_4|beat_map[751], control:comb_4|beat_map[750], ;
;                                        ;                           ; control:comb_4|beat_map[749], control:comb_4|beat_map[748], ;
;                                        ;                           ; control:comb_4|beat_map[747], control:comb_4|beat_map[746], ;
;                                        ;                           ; control:comb_4|beat_map[745], control:comb_4|beat_map[744], ;
;                                        ;                           ; control:comb_4|beat_map[743], control:comb_4|beat_map[742], ;
;                                        ;                           ; control:comb_4|beat_map[741], control:comb_4|beat_map[740], ;
;                                        ;                           ; control:comb_4|beat_map[739], control:comb_4|beat_map[738], ;
;                                        ;                           ; control:comb_4|beat_map[737], control:comb_4|beat_map[736], ;
;                                        ;                           ; control:comb_4|beat_map[735], control:comb_4|beat_map[734], ;
;                                        ;                           ; control:comb_4|beat_map[733], control:comb_4|beat_map[732], ;
;                                        ;                           ; control:comb_4|beat_map[731], control:comb_4|beat_map[730], ;
;                                        ;                           ; control:comb_4|beat_map[729], control:comb_4|beat_map[728], ;
;                                        ;                           ; control:comb_4|beat_map[727], control:comb_4|beat_map[726], ;
;                                        ;                           ; control:comb_4|beat_map[725], control:comb_4|beat_map[724], ;
;                                        ;                           ; control:comb_4|beat_map[723], control:comb_4|beat_map[722], ;
;                                        ;                           ; control:comb_4|beat_map[721], control:comb_4|beat_map[720], ;
;                                        ;                           ; control:comb_4|beat_map[719], control:comb_4|beat_map[718], ;
;                                        ;                           ; control:comb_4|beat_map[717], control:comb_4|beat_map[716], ;
;                                        ;                           ; control:comb_4|beat_map[715], control:comb_4|beat_map[714], ;
;                                        ;                           ; control:comb_4|beat_map[713], control:comb_4|beat_map[712], ;
;                                        ;                           ; control:comb_4|beat_map[711], control:comb_4|beat_map[710], ;
;                                        ;                           ; control:comb_4|beat_map[709], control:comb_4|beat_map[708], ;
;                                        ;                           ; control:comb_4|beat_map[707], control:comb_4|beat_map[706], ;
;                                        ;                           ; control:comb_4|beat_map[705], control:comb_4|beat_map[704], ;
;                                        ;                           ; control:comb_4|beat_map[703], control:comb_4|beat_map[702], ;
;                                        ;                           ; control:comb_4|beat_map[701], control:comb_4|beat_map[700], ;
;                                        ;                           ; control:comb_4|beat_map[699], control:comb_4|beat_map[698], ;
;                                        ;                           ; control:comb_4|beat_map[697], control:comb_4|beat_map[696], ;
;                                        ;                           ; control:comb_4|beat_map[695], control:comb_4|beat_map[694], ;
;                                        ;                           ; control:comb_4|beat_map[693], control:comb_4|beat_map[692], ;
;                                        ;                           ; control:comb_4|beat_map[691], control:comb_4|beat_map[690], ;
;                                        ;                           ; control:comb_4|beat_map[689], control:comb_4|beat_map[688], ;
;                                        ;                           ; control:comb_4|beat_map[687], control:comb_4|beat_map[686], ;
;                                        ;                           ; control:comb_4|beat_map[685], control:comb_4|beat_map[684], ;
;                                        ;                           ; control:comb_4|beat_map[683], control:comb_4|beat_map[682], ;
;                                        ;                           ; control:comb_4|beat_map[681], control:comb_4|beat_map[680], ;
;                                        ;                           ; control:comb_4|beat_map[679], control:comb_4|beat_map[678], ;
;                                        ;                           ; control:comb_4|beat_map[677], control:comb_4|beat_map[676], ;
;                                        ;                           ; control:comb_4|beat_map[675], control:comb_4|beat_map[674], ;
;                                        ;                           ; control:comb_4|beat_map[673], control:comb_4|beat_map[672], ;
;                                        ;                           ; control:comb_4|beat_map[671], control:comb_4|beat_map[670], ;
;                                        ;                           ; control:comb_4|beat_map[669], control:comb_4|beat_map[668], ;
;                                        ;                           ; control:comb_4|beat_map[667], control:comb_4|beat_map[666], ;
;                                        ;                           ; control:comb_4|beat_map[665], control:comb_4|beat_map[664], ;
;                                        ;                           ; control:comb_4|beat_map[663], control:comb_4|beat_map[662], ;
;                                        ;                           ; control:comb_4|beat_map[661], control:comb_4|beat_map[660], ;
;                                        ;                           ; control:comb_4|beat_map[659], control:comb_4|beat_map[658], ;
;                                        ;                           ; control:comb_4|beat_map[657], control:comb_4|beat_map[656], ;
;                                        ;                           ; control:comb_4|beat_map[655], control:comb_4|beat_map[654], ;
;                                        ;                           ; control:comb_4|beat_map[653], control:comb_4|beat_map[652], ;
;                                        ;                           ; control:comb_4|beat_map[651], control:comb_4|beat_map[650], ;
;                                        ;                           ; control:comb_4|beat_map[649], control:comb_4|beat_map[648], ;
;                                        ;                           ; control:comb_4|beat_map[647], control:comb_4|beat_map[646], ;
;                                        ;                           ; control:comb_4|beat_map[645], control:comb_4|beat_map[644], ;
;                                        ;                           ; control:comb_4|beat_map[643], control:comb_4|beat_map[642], ;
;                                        ;                           ; control:comb_4|beat_map[641], control:comb_4|beat_map[640], ;
;                                        ;                           ; control:comb_4|beat_map[639], control:comb_4|beat_map[638], ;
;                                        ;                           ; control:comb_4|beat_map[637], control:comb_4|beat_map[636], ;
;                                        ;                           ; control:comb_4|beat_map[635], control:comb_4|beat_map[634], ;
;                                        ;                           ; control:comb_4|beat_map[633], control:comb_4|beat_map[632], ;
;                                        ;                           ; control:comb_4|beat_map[631], control:comb_4|beat_map[630], ;
;                                        ;                           ; control:comb_4|beat_map[629], control:comb_4|beat_map[628], ;
;                                        ;                           ; control:comb_4|beat_map[627], control:comb_4|beat_map[626], ;
;                                        ;                           ; control:comb_4|beat_map[625], control:comb_4|beat_map[624], ;
;                                        ;                           ; control:comb_4|beat_map[623], control:comb_4|beat_map[622], ;
;                                        ;                           ; control:comb_4|beat_map[621], control:comb_4|beat_map[620], ;
;                                        ;                           ; control:comb_4|beat_map[619], control:comb_4|beat_map[618], ;
;                                        ;                           ; control:comb_4|beat_map[617], control:comb_4|beat_map[616], ;
;                                        ;                           ; control:comb_4|beat_map[615], control:comb_4|beat_map[614], ;
;                                        ;                           ; control:comb_4|beat_map[613], control:comb_4|beat_map[612], ;
;                                        ;                           ; control:comb_4|beat_map[611], control:comb_4|beat_map[610], ;
;                                        ;                           ; control:comb_4|beat_map[609], control:comb_4|beat_map[608], ;
;                                        ;                           ; control:comb_4|beat_map[607], control:comb_4|beat_map[606], ;
;                                        ;                           ; control:comb_4|beat_map[605], control:comb_4|beat_map[604], ;
;                                        ;                           ; control:comb_4|beat_map[603], control:comb_4|beat_map[602], ;
;                                        ;                           ; control:comb_4|beat_map[601], control:comb_4|beat_map[600], ;
;                                        ;                           ; control:comb_4|beat_map[599], control:comb_4|beat_map[598], ;
;                                        ;                           ; control:comb_4|beat_map[597], control:comb_4|beat_map[596], ;
;                                        ;                           ; control:comb_4|beat_map[595], control:comb_4|beat_map[594], ;
;                                        ;                           ; control:comb_4|beat_map[593], control:comb_4|beat_map[592], ;
;                                        ;                           ; control:comb_4|beat_map[591], control:comb_4|beat_map[590], ;
;                                        ;                           ; control:comb_4|beat_map[589], control:comb_4|beat_map[588], ;
;                                        ;                           ; control:comb_4|beat_map[587], control:comb_4|beat_map[586], ;
;                                        ;                           ; control:comb_4|beat_map[585], control:comb_4|beat_map[584], ;
;                                        ;                           ; control:comb_4|beat_map[583], control:comb_4|beat_map[582], ;
;                                        ;                           ; control:comb_4|beat_map[581], control:comb_4|beat_map[580], ;
;                                        ;                           ; control:comb_4|beat_map[579], control:comb_4|beat_map[578], ;
;                                        ;                           ; control:comb_4|beat_map[577], control:comb_4|beat_map[576], ;
;                                        ;                           ; control:comb_4|beat_map[575], control:comb_4|beat_map[574], ;
;                                        ;                           ; control:comb_4|beat_map[573], control:comb_4|beat_map[572], ;
;                                        ;                           ; control:comb_4|beat_map[571], control:comb_4|beat_map[570], ;
;                                        ;                           ; control:comb_4|beat_map[569], control:comb_4|beat_map[568], ;
;                                        ;                           ; control:comb_4|beat_map[567], control:comb_4|beat_map[566], ;
;                                        ;                           ; control:comb_4|beat_map[565], control:comb_4|beat_map[564], ;
;                                        ;                           ; control:comb_4|beat_map[563], control:comb_4|beat_map[562], ;
;                                        ;                           ; control:comb_4|beat_map[561], control:comb_4|beat_map[560], ;
;                                        ;                           ; control:comb_4|beat_map[559], control:comb_4|beat_map[558], ;
;                                        ;                           ; control:comb_4|beat_map[557], control:comb_4|beat_map[556], ;
;                                        ;                           ; control:comb_4|beat_map[555], control:comb_4|beat_map[554], ;
;                                        ;                           ; control:comb_4|beat_map[553], control:comb_4|beat_map[552], ;
;                                        ;                           ; control:comb_4|beat_map[551], control:comb_4|beat_map[550], ;
;                                        ;                           ; control:comb_4|beat_map[549], control:comb_4|beat_map[548], ;
;                                        ;                           ; control:comb_4|beat_map[547], control:comb_4|beat_map[546], ;
;                                        ;                           ; control:comb_4|beat_map[545], control:comb_4|beat_map[544], ;
;                                        ;                           ; control:comb_4|beat_map[543], control:comb_4|beat_map[542], ;
;                                        ;                           ; control:comb_4|beat_map[541], control:comb_4|beat_map[540], ;
;                                        ;                           ; control:comb_4|beat_map[539], control:comb_4|beat_map[538], ;
;                                        ;                           ; control:comb_4|beat_map[537], control:comb_4|beat_map[536], ;
;                                        ;                           ; control:comb_4|beat_map[535], control:comb_4|beat_map[534], ;
;                                        ;                           ; control:comb_4|beat_map[533], control:comb_4|beat_map[532], ;
;                                        ;                           ; control:comb_4|beat_map[531], control:comb_4|beat_map[530], ;
;                                        ;                           ; control:comb_4|beat_map[529], control:comb_4|beat_map[528], ;
;                                        ;                           ; control:comb_4|beat_map[527], control:comb_4|beat_map[526], ;
;                                        ;                           ; control:comb_4|beat_map[525], control:comb_4|beat_map[524], ;
;                                        ;                           ; control:comb_4|beat_map[523], control:comb_4|beat_map[522], ;
;                                        ;                           ; control:comb_4|beat_map[521], control:comb_4|beat_map[520], ;
;                                        ;                           ; control:comb_4|beat_map[519], control:comb_4|beat_map[518], ;
;                                        ;                           ; control:comb_4|beat_map[517], control:comb_4|beat_map[516], ;
;                                        ;                           ; control:comb_4|beat_map[515], control:comb_4|beat_map[514], ;
;                                        ;                           ; control:comb_4|beat_map[513], control:comb_4|beat_map[512], ;
;                                        ;                           ; control:comb_4|beat_map[511], control:comb_4|beat_map[510], ;
;                                        ;                           ; control:comb_4|beat_map[509], control:comb_4|beat_map[508], ;
;                                        ;                           ; control:comb_4|beat_map[507], control:comb_4|beat_map[506], ;
;                                        ;                           ; control:comb_4|beat_map[505], control:comb_4|beat_map[504], ;
;                                        ;                           ; control:comb_4|beat_map[503], control:comb_4|beat_map[502], ;
;                                        ;                           ; control:comb_4|beat_map[501], control:comb_4|beat_map[500], ;
;                                        ;                           ; control:comb_4|beat_map[499], control:comb_4|beat_map[498], ;
;                                        ;                           ; control:comb_4|beat_map[497], control:comb_4|beat_map[496], ;
;                                        ;                           ; control:comb_4|beat_map[495], control:comb_4|beat_map[494], ;
;                                        ;                           ; control:comb_4|beat_map[493], control:comb_4|beat_map[492], ;
;                                        ;                           ; control:comb_4|beat_map[491], control:comb_4|beat_map[490], ;
;                                        ;                           ; control:comb_4|beat_map[489], control:comb_4|beat_map[488], ;
;                                        ;                           ; control:comb_4|beat_map[487], control:comb_4|beat_map[486], ;
;                                        ;                           ; control:comb_4|beat_map[485], control:comb_4|beat_map[484], ;
;                                        ;                           ; control:comb_4|beat_map[483], control:comb_4|beat_map[482], ;
;                                        ;                           ; control:comb_4|beat_map[481], control:comb_4|beat_map[480], ;
;                                        ;                           ; control:comb_4|beat_map[479], control:comb_4|beat_map[478], ;
;                                        ;                           ; control:comb_4|beat_map[477], control:comb_4|beat_map[476], ;
;                                        ;                           ; control:comb_4|beat_map[475], control:comb_4|beat_map[474], ;
;                                        ;                           ; control:comb_4|beat_map[473], control:comb_4|beat_map[472], ;
;                                        ;                           ; control:comb_4|beat_map[471], control:comb_4|beat_map[470], ;
;                                        ;                           ; control:comb_4|beat_map[469], control:comb_4|beat_map[468], ;
;                                        ;                           ; control:comb_4|beat_map[467], control:comb_4|beat_map[466], ;
;                                        ;                           ; control:comb_4|beat_map[465], control:comb_4|beat_map[464], ;
;                                        ;                           ; control:comb_4|beat_map[463], control:comb_4|beat_map[462], ;
;                                        ;                           ; control:comb_4|beat_map[461], control:comb_4|beat_map[460], ;
;                                        ;                           ; control:comb_4|beat_map[459], control:comb_4|beat_map[458], ;
;                                        ;                           ; control:comb_4|beat_map[457], control:comb_4|beat_map[456], ;
;                                        ;                           ; control:comb_4|beat_map[455], control:comb_4|beat_map[454], ;
;                                        ;                           ; control:comb_4|beat_map[453], control:comb_4|beat_map[452], ;
;                                        ;                           ; control:comb_4|beat_map[451], control:comb_4|beat_map[450], ;
;                                        ;                           ; control:comb_4|beat_map[449], control:comb_4|beat_map[448], ;
;                                        ;                           ; control:comb_4|beat_map[447], control:comb_4|beat_map[446], ;
;                                        ;                           ; control:comb_4|beat_map[445], control:comb_4|beat_map[444], ;
;                                        ;                           ; control:comb_4|beat_map[443], control:comb_4|beat_map[442], ;
;                                        ;                           ; control:comb_4|beat_map[441], control:comb_4|beat_map[440], ;
;                                        ;                           ; control:comb_4|beat_map[439], control:comb_4|beat_map[438], ;
;                                        ;                           ; control:comb_4|beat_map[437], control:comb_4|beat_map[436], ;
;                                        ;                           ; control:comb_4|beat_map[435], control:comb_4|beat_map[434], ;
;                                        ;                           ; control:comb_4|beat_map[433], control:comb_4|beat_map[432], ;
;                                        ;                           ; control:comb_4|beat_map[431], control:comb_4|beat_map[430], ;
;                                        ;                           ; control:comb_4|beat_map[429], control:comb_4|beat_map[428], ;
;                                        ;                           ; control:comb_4|beat_map[427], control:comb_4|beat_map[426], ;
;                                        ;                           ; control:comb_4|beat_map[425], control:comb_4|beat_map[424], ;
;                                        ;                           ; control:comb_4|beat_map[423], control:comb_4|beat_map[422], ;
;                                        ;                           ; control:comb_4|beat_map[421], control:comb_4|beat_map[420], ;
;                                        ;                           ; control:comb_4|beat_map[419], control:comb_4|beat_map[418], ;
;                                        ;                           ; control:comb_4|beat_map[417], control:comb_4|beat_map[416], ;
;                                        ;                           ; control:comb_4|beat_map[415], control:comb_4|beat_map[414], ;
;                                        ;                           ; control:comb_4|beat_map[413], control:comb_4|beat_map[412], ;
;                                        ;                           ; control:comb_4|beat_map[411], control:comb_4|beat_map[410], ;
;                                        ;                           ; control:comb_4|beat_map[409], control:comb_4|beat_map[408], ;
;                                        ;                           ; control:comb_4|beat_map[407], control:comb_4|beat_map[406], ;
;                                        ;                           ; control:comb_4|beat_map[405], control:comb_4|beat_map[404], ;
;                                        ;                           ; control:comb_4|beat_map[403], control:comb_4|beat_map[402], ;
;                                        ;                           ; control:comb_4|beat_map[401], control:comb_4|beat_map[400], ;
;                                        ;                           ; control:comb_4|beat_map[399], control:comb_4|beat_map[398], ;
;                                        ;                           ; control:comb_4|beat_map[397], control:comb_4|beat_map[396], ;
;                                        ;                           ; control:comb_4|beat_map[395], control:comb_4|beat_map[394], ;
;                                        ;                           ; control:comb_4|beat_map[393], control:comb_4|beat_map[392], ;
;                                        ;                           ; control:comb_4|beat_map[391], control:comb_4|beat_map[390], ;
;                                        ;                           ; control:comb_4|beat_map[389], control:comb_4|beat_map[388], ;
;                                        ;                           ; control:comb_4|beat_map[387], control:comb_4|beat_map[386], ;
;                                        ;                           ; control:comb_4|beat_map[385], control:comb_4|beat_map[384], ;
;                                        ;                           ; control:comb_4|beat_map[383], control:comb_4|beat_map[382], ;
;                                        ;                           ; control:comb_4|beat_map[381], control:comb_4|beat_map[380], ;
;                                        ;                           ; control:comb_4|beat_map[379], control:comb_4|beat_map[378], ;
;                                        ;                           ; control:comb_4|beat_map[377], control:comb_4|beat_map[376], ;
;                                        ;                           ; control:comb_4|beat_map[375], control:comb_4|beat_map[374], ;
;                                        ;                           ; control:comb_4|beat_map[373], control:comb_4|beat_map[372], ;
;                                        ;                           ; control:comb_4|beat_map[371], control:comb_4|beat_map[370], ;
;                                        ;                           ; control:comb_4|beat_map[369], control:comb_4|beat_map[368], ;
;                                        ;                           ; control:comb_4|beat_map[367], control:comb_4|beat_map[366], ;
;                                        ;                           ; control:comb_4|beat_map[365], control:comb_4|beat_map[364], ;
;                                        ;                           ; control:comb_4|beat_map[363], control:comb_4|beat_map[362], ;
;                                        ;                           ; control:comb_4|beat_map[361], control:comb_4|beat_map[360], ;
;                                        ;                           ; control:comb_4|beat_map[359], control:comb_4|beat_map[358], ;
;                                        ;                           ; control:comb_4|beat_map[357], control:comb_4|beat_map[356], ;
;                                        ;                           ; control:comb_4|beat_map[355], control:comb_4|beat_map[354], ;
;                                        ;                           ; control:comb_4|beat_map[353], control:comb_4|beat_map[352], ;
;                                        ;                           ; control:comb_4|beat_map[351], control:comb_4|beat_map[350], ;
;                                        ;                           ; control:comb_4|beat_map[349], control:comb_4|beat_map[348], ;
;                                        ;                           ; control:comb_4|beat_map[347], control:comb_4|beat_map[346], ;
;                                        ;                           ; control:comb_4|beat_map[345], control:comb_4|beat_map[344], ;
;                                        ;                           ; control:comb_4|beat_map[343], control:comb_4|beat_map[342], ;
;                                        ;                           ; control:comb_4|beat_map[341], control:comb_4|beat_map[340], ;
;                                        ;                           ; control:comb_4|beat_map[339], control:comb_4|beat_map[338], ;
;                                        ;                           ; control:comb_4|beat_map[337], control:comb_4|beat_map[336], ;
;                                        ;                           ; control:comb_4|beat_map[335], control:comb_4|beat_map[334], ;
;                                        ;                           ; control:comb_4|beat_map[333], control:comb_4|beat_map[332], ;
;                                        ;                           ; control:comb_4|beat_map[331], control:comb_4|beat_map[330], ;
;                                        ;                           ; control:comb_4|beat_map[329], control:comb_4|beat_map[328], ;
;                                        ;                           ; control:comb_4|beat_map[327], control:comb_4|beat_map[326], ;
;                                        ;                           ; control:comb_4|beat_map[325], control:comb_4|beat_map[324], ;
;                                        ;                           ; control:comb_4|beat_map[323], control:comb_4|beat_map[322], ;
;                                        ;                           ; control:comb_4|beat_map[321], control:comb_4|beat_map[320], ;
;                                        ;                           ; control:comb_4|beat_map[319], control:comb_4|beat_map[318], ;
;                                        ;                           ; control:comb_4|beat_map[317], control:comb_4|beat_map[316], ;
;                                        ;                           ; control:comb_4|beat_map[315], control:comb_4|beat_map[314], ;
;                                        ;                           ; control:comb_4|beat_map[313], control:comb_4|beat_map[312], ;
;                                        ;                           ; control:comb_4|beat_map[311], control:comb_4|beat_map[310], ;
;                                        ;                           ; control:comb_4|beat_map[309], control:comb_4|beat_map[308], ;
;                                        ;                           ; control:comb_4|beat_map[307], control:comb_4|beat_map[306], ;
;                                        ;                           ; control:comb_4|beat_map[305], control:comb_4|beat_map[304], ;
;                                        ;                           ; control:comb_4|beat_map[303], control:comb_4|beat_map[302], ;
;                                        ;                           ; control:comb_4|beat_map[301], control:comb_4|beat_map[300], ;
;                                        ;                           ; control:comb_4|beat_map[299], control:comb_4|beat_map[298], ;
;                                        ;                           ; control:comb_4|beat_map[297], control:comb_4|beat_map[296], ;
;                                        ;                           ; control:comb_4|beat_map[295], control:comb_4|beat_map[294], ;
;                                        ;                           ; control:comb_4|beat_map[293], control:comb_4|beat_map[292], ;
;                                        ;                           ; control:comb_4|beat_map[291], control:comb_4|beat_map[290], ;
;                                        ;                           ; control:comb_4|beat_map[289], control:comb_4|beat_map[288], ;
;                                        ;                           ; control:comb_4|beat_map[287], control:comb_4|beat_map[286], ;
;                                        ;                           ; control:comb_4|beat_map[285], control:comb_4|beat_map[284], ;
;                                        ;                           ; control:comb_4|beat_map[283], control:comb_4|beat_map[282], ;
;                                        ;                           ; control:comb_4|beat_map[281], control:comb_4|beat_map[280], ;
;                                        ;                           ; control:comb_4|beat_map[279], control:comb_4|beat_map[278], ;
;                                        ;                           ; control:comb_4|beat_map[277], control:comb_4|beat_map[276], ;
;                                        ;                           ; control:comb_4|beat_map[275], control:comb_4|beat_map[274], ;
;                                        ;                           ; control:comb_4|beat_map[273], control:comb_4|beat_map[272], ;
;                                        ;                           ; control:comb_4|beat_map[271], control:comb_4|beat_map[270], ;
;                                        ;                           ; control:comb_4|beat_map[269], control:comb_4|beat_map[268], ;
;                                        ;                           ; control:comb_4|beat_map[267], control:comb_4|beat_map[266], ;
;                                        ;                           ; control:comb_4|beat_map[265], control:comb_4|beat_map[264], ;
;                                        ;                           ; control:comb_4|beat_map[263], control:comb_4|beat_map[262], ;
;                                        ;                           ; control:comb_4|beat_map[261], control:comb_4|beat_map[260], ;
;                                        ;                           ; control:comb_4|beat_map[259], control:comb_4|beat_map[258], ;
;                                        ;                           ; control:comb_4|beat_map[257], control:comb_4|beat_map[256], ;
;                                        ;                           ; control:comb_4|beat_map[255], control:comb_4|beat_map[254], ;
;                                        ;                           ; control:comb_4|beat_map[253], control:comb_4|beat_map[252], ;
;                                        ;                           ; control:comb_4|beat_map[251], control:comb_4|beat_map[250], ;
;                                        ;                           ; control:comb_4|beat_map[249], control:comb_4|beat_map[248], ;
;                                        ;                           ; control:comb_4|beat_map[247], control:comb_4|beat_map[246], ;
;                                        ;                           ; control:comb_4|beat_map[245], control:comb_4|beat_map[244], ;
;                                        ;                           ; control:comb_4|beat_map[243], control:comb_4|beat_map[242], ;
;                                        ;                           ; control:comb_4|beat_map[241], control:comb_4|beat_map[240], ;
;                                        ;                           ; control:comb_4|beat_map[239], control:comb_4|beat_map[238], ;
;                                        ;                           ; control:comb_4|beat_map[237], control:comb_4|beat_map[236], ;
;                                        ;                           ; control:comb_4|beat_map[235], control:comb_4|beat_map[234], ;
;                                        ;                           ; control:comb_4|beat_map[233], control:comb_4|beat_map[232], ;
;                                        ;                           ; control:comb_4|beat_map[231], control:comb_4|beat_map[230], ;
;                                        ;                           ; control:comb_4|beat_map[229], control:comb_4|beat_map[228], ;
;                                        ;                           ; control:comb_4|beat_map[227], control:comb_4|beat_map[226], ;
;                                        ;                           ; control:comb_4|beat_map[225], control:comb_4|beat_map[224], ;
;                                        ;                           ; control:comb_4|beat_map[223], control:comb_4|beat_map[222], ;
;                                        ;                           ; control:comb_4|beat_map[221], control:comb_4|beat_map[220], ;
;                                        ;                           ; control:comb_4|beat_map[219], control:comb_4|beat_map[218], ;
;                                        ;                           ; control:comb_4|beat_map[217], control:comb_4|beat_map[216], ;
;                                        ;                           ; control:comb_4|beat_map[215], control:comb_4|beat_map[214], ;
;                                        ;                           ; control:comb_4|beat_map[213], control:comb_4|beat_map[212], ;
;                                        ;                           ; control:comb_4|beat_map[211], control:comb_4|beat_map[210], ;
;                                        ;                           ; control:comb_4|beat_map[209], control:comb_4|beat_map[208], ;
;                                        ;                           ; control:comb_4|beat_map[207], control:comb_4|beat_map[206], ;
;                                        ;                           ; control:comb_4|beat_map[205], control:comb_4|beat_map[204], ;
;                                        ;                           ; control:comb_4|beat_map[203], control:comb_4|beat_map[202], ;
;                                        ;                           ; control:comb_4|beat_map[201], control:comb_4|beat_map[200], ;
;                                        ;                           ; control:comb_4|beat_map[199], control:comb_4|beat_map[198], ;
;                                        ;                           ; control:comb_4|beat_map[197], control:comb_4|beat_map[196], ;
;                                        ;                           ; control:comb_4|beat_map[195], control:comb_4|beat_map[194], ;
;                                        ;                           ; control:comb_4|beat_map[193], control:comb_4|beat_map[192], ;
;                                        ;                           ; control:comb_4|beat_map[191], control:comb_4|beat_map[190], ;
;                                        ;                           ; control:comb_4|beat_map[189], control:comb_4|beat_map[188], ;
;                                        ;                           ; control:comb_4|beat_map[187], control:comb_4|beat_map[186], ;
;                                        ;                           ; control:comb_4|beat_map[185], control:comb_4|beat_map[184], ;
;                                        ;                           ; control:comb_4|beat_map[183], control:comb_4|beat_map[182], ;
;                                        ;                           ; control:comb_4|beat_map[181], control:comb_4|beat_map[180], ;
;                                        ;                           ; control:comb_4|beat_map[179], control:comb_4|beat_map[178], ;
;                                        ;                           ; control:comb_4|beat_map[177], control:comb_4|beat_map[176], ;
;                                        ;                           ; control:comb_4|beat_map[175], control:comb_4|beat_map[174], ;
;                                        ;                           ; control:comb_4|beat_map[173], control:comb_4|beat_map[172], ;
;                                        ;                           ; control:comb_4|beat_map[171], control:comb_4|beat_map[170], ;
;                                        ;                           ; control:comb_4|beat_map[169], control:comb_4|beat_map[168], ;
;                                        ;                           ; control:comb_4|beat_map[167], control:comb_4|beat_map[166], ;
;                                        ;                           ; control:comb_4|beat_map[165], control:comb_4|beat_map[164], ;
;                                        ;                           ; control:comb_4|beat_map[163], control:comb_4|beat_map[162], ;
;                                        ;                           ; control:comb_4|beat_map[161], control:comb_4|beat_map[160], ;
;                                        ;                           ; control:comb_4|beat_map[159], control:comb_4|beat_map[158], ;
;                                        ;                           ; control:comb_4|beat_map[157], control:comb_4|beat_map[156], ;
;                                        ;                           ; control:comb_4|beat_map[155], control:comb_4|beat_map[154], ;
;                                        ;                           ; control:comb_4|beat_map[153], control:comb_4|beat_map[152], ;
;                                        ;                           ; control:comb_4|beat_map[151], control:comb_4|beat_map[150], ;
;                                        ;                           ; control:comb_4|beat_map[149], control:comb_4|beat_map[148], ;
;                                        ;                           ; control:comb_4|beat_map[147], control:comb_4|beat_map[146], ;
;                                        ;                           ; control:comb_4|beat_map[145], control:comb_4|beat_map[144], ;
;                                        ;                           ; control:comb_4|beat_map[143], control:comb_4|beat_map[142], ;
;                                        ;                           ; control:comb_4|beat_map[141], control:comb_4|beat_map[140], ;
;                                        ;                           ; control:comb_4|beat_map[139], control:comb_4|beat_map[138], ;
;                                        ;                           ; control:comb_4|beat_map[137], control:comb_4|beat_map[136], ;
;                                        ;                           ; control:comb_4|beat_map[135], control:comb_4|beat_map[134], ;
;                                        ;                           ; control:comb_4|beat_map[133], control:comb_4|beat_map[132], ;
;                                        ;                           ; control:comb_4|beat_map[131], control:comb_4|beat_map[130], ;
;                                        ;                           ; control:comb_4|beat_map[129], control:comb_4|beat_map[128], ;
;                                        ;                           ; control:comb_4|beat_map[127], control:comb_4|beat_map[126], ;
;                                        ;                           ; control:comb_4|beat_map[125], control:comb_4|beat_map[124], ;
;                                        ;                           ; control:comb_4|beat_map[123], control:comb_4|beat_map[122], ;
;                                        ;                           ; control:comb_4|beat_map[121], control:comb_4|beat_map[120], ;
;                                        ;                           ; control:comb_4|beat_map[119], control:comb_4|beat_map[118], ;
;                                        ;                           ; control:comb_4|beat_map[117], control:comb_4|beat_map[116], ;
;                                        ;                           ; control:comb_4|beat_map[115], control:comb_4|beat_map[114], ;
;                                        ;                           ; control:comb_4|beat_map[113], control:comb_4|beat_map[112], ;
;                                        ;                           ; control:comb_4|beat_map[111], control:comb_4|beat_map[110], ;
;                                        ;                           ; control:comb_4|beat_map[109], control:comb_4|beat_map[108], ;
;                                        ;                           ; control:comb_4|beat_map[107], control:comb_4|beat_map[106], ;
;                                        ;                           ; control:comb_4|beat_map[105], control:comb_4|beat_map[104], ;
;                                        ;                           ; control:comb_4|beat_map[103], control:comb_4|beat_map[102], ;
;                                        ;                           ; control:comb_4|beat_map[101], control:comb_4|beat_map[100], ;
;                                        ;                           ; control:comb_4|beat_map[99], control:comb_4|beat_map[98],   ;
;                                        ;                           ; control:comb_4|beat_map[97], control:comb_4|beat_map[96],   ;
;                                        ;                           ; control:comb_4|beat_map[95], control:comb_4|beat_map[94],   ;
;                                        ;                           ; control:comb_4|beat_map[93], control:comb_4|beat_map[92],   ;
;                                        ;                           ; control:comb_4|beat_map[91], control:comb_4|beat_map[90],   ;
;                                        ;                           ; control:comb_4|beat_map[89], control:comb_4|beat_map[88],   ;
;                                        ;                           ; control:comb_4|beat_map[87], control:comb_4|beat_map[86],   ;
;                                        ;                           ; control:comb_4|beat_map[85], control:comb_4|beat_map[84],   ;
;                                        ;                           ; control:comb_4|beat_map[83], control:comb_4|beat_map[82],   ;
;                                        ;                           ; control:comb_4|beat_map[81], control:comb_4|beat_map[80],   ;
;                                        ;                           ; control:comb_4|beat_map[79], control:comb_4|beat_map[78],   ;
;                                        ;                           ; control:comb_4|beat_map[77], control:comb_4|beat_map[76],   ;
;                                        ;                           ; control:comb_4|beat_map[75], control:comb_4|beat_map[74],   ;
;                                        ;                           ; control:comb_4|beat_map[73], control:comb_4|beat_map[72],   ;
;                                        ;                           ; control:comb_4|beat_map[71], control:comb_4|beat_map[70],   ;
;                                        ;                           ; control:comb_4|beat_map[69], control:comb_4|beat_map[68],   ;
;                                        ;                           ; control:comb_4|beat_map[67], control:comb_4|beat_map[66],   ;
;                                        ;                           ; control:comb_4|beat_map[65], control:comb_4|beat_map[64],   ;
;                                        ;                           ; control:comb_4|beat_map[63], control:comb_4|beat_map[62],   ;
;                                        ;                           ; control:comb_4|beat_map[61], control:comb_4|beat_map[60],   ;
;                                        ;                           ; control:comb_4|beat_map[59], control:comb_4|beat_map[58],   ;
;                                        ;                           ; control:comb_4|beat_map[57], control:comb_4|beat_map[56],   ;
;                                        ;                           ; control:comb_4|beat_map[55], control:comb_4|beat_map[54],   ;
;                                        ;                           ; control:comb_4|beat_map[53], control:comb_4|beat_map[52],   ;
;                                        ;                           ; control:comb_4|beat_map[51], control:comb_4|beat_map[50],   ;
;                                        ;                           ; control:comb_4|beat_map[49], control:comb_4|beat_map[48],   ;
;                                        ;                           ; control:comb_4|beat_map[47], control:comb_4|beat_map[46],   ;
;                                        ;                           ; control:comb_4|beat_map[45], control:comb_4|beat_map[44],   ;
;                                        ;                           ; control:comb_4|beat_map[43], control:comb_4|beat_map[42],   ;
;                                        ;                           ; control:comb_4|beat_map[41], control:comb_4|beat_map[40],   ;
;                                        ;                           ; control:comb_4|beat_map[39], control:comb_4|beat_map[38],   ;
;                                        ;                           ; control:comb_4|beat_map[37], control:comb_4|beat_map[36],   ;
;                                        ;                           ; control:comb_4|beat_map[35], control:comb_4|beat_map[34],   ;
;                                        ;                           ; control:comb_4|beat_map[33], control:comb_4|beat_map[32],   ;
;                                        ;                           ; control:comb_4|beat_map[31], control:comb_4|beat_map[30],   ;
;                                        ;                           ; control:comb_4|beat_map[29], control:comb_4|beat_map[28],   ;
;                                        ;                           ; control:comb_4|beat_map[27], control:comb_4|beat_map[26],   ;
;                                        ;                           ; control:comb_4|beat_map[25], control:comb_4|beat_map[24],   ;
;                                        ;                           ; control:comb_4|beat_map[23], control:comb_4|beat_map[22],   ;
;                                        ;                           ; control:comb_4|beat_map[21], control:comb_4|beat_map[20],   ;
;                                        ;                           ; control:comb_4|beat_map[19], control:comb_4|beat_map[18]    ;
; control:comb_4|x_d[0]                  ; Stuck at GND              ; control:comb_4|x[7]                                         ;
;                                        ; due to stuck port data_in ;                                                             ;
; control:comb_4|prev_state.CLEAR_SCREEN ; Stuck at GND              ; control:comb_4|state.CLEAR_SCREEN                           ;
;                                        ; due to stuck port data_in ;                                                             ;
+----------------------------------------+---------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 200   ;
; Number of registers using Synchronous Clear  ; 44    ;
; Number of registers using Synchronous Load   ; 37    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 67    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; control:comb_4|beat_map[8]             ; 2       ;
; control:comb_4|beat_map[17]            ; 1       ;
; Total number of inverted registers = 2 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |tiles|vga_adapter:VGA|vga_controller:controller|yCounter[6]                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tiles|control:comb_4|p_y[2]                                                                             ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |tiles|control:comb_4|y_d[0]                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tiles|control:comb_4|p_y[6]                                                                             ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |tiles|control:comb_4|y_d[3]                                                                             ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; Yes        ; |tiles|control:comb_4|draw_screen[13]                                                                    ;
; 7:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |tiles|control:comb_4|tile_counter[7]                                                                    ;
; 8:1                ; 3 bits    ; 15 LEs        ; 9 LEs                ; 6 LEs                  ; Yes        ; |tiles|control:comb_4|x[6]                                                                               ;
; 10:1               ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |tiles|control:comb_4|y[0]                                                                               ;
; 11:1               ; 5 bits    ; 35 LEs        ; 20 LEs               ; 15 LEs                 ; Yes        ; |tiles|control:comb_4|y[3]                                                                               ;
; 10:1               ; 4 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |tiles|control:comb_4|x[3]                                                                               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |tiles|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3|result_node[2] ;
; 3:1                ; 12 bits   ; 24 LEs        ; 24 LEs               ; 0 LEs                  ; No         ; |tiles|control:comb_4|state                                                                              ;
; 18:1               ; 7 bits    ; 84 LEs        ; 42 LEs               ; 42 LEs                 ; No         ; |tiles|control:comb_4|Selector60                                                                         ;
; 20:1               ; 2 bits    ; 26 LEs        ; 12 LEs               ; 14 LEs                 ; No         ; |tiles|control:comb_4|Selector67                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_60g1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; NOTHING           ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone IV E      ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                   ;
+-------------------------------------------+----------------------------------------+
; Name                                      ; Value                                  ;
+-------------------------------------------+----------------------------------------+
; Number of entity instances                ; 1                                      ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory ;
;     -- OPERATION_MODE                     ; DUAL_PORT                              ;
;     -- WIDTH_A                            ; 3                                      ;
;     -- NUMWORDS_A                         ; 19200                                  ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                           ;
;     -- WIDTH_B                            ; 3                                      ;
;     -- NUMWORDS_B                         ; 19200                                  ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                 ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                 ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                   ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                              ;
+-------------------------------------------+----------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:comb_4|check_tile:ct"                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; p1   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; p2   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; p3   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "control:comb_4|counter:c_one_hz" ;
+---------------+-------+----------+--------------------------+
; Port          ; Type  ; Severity ; Details                  ;
+---------------+-------+----------+--------------------------+
; speed[22..18] ; Input ; Info     ; Stuck at VCC             ;
; speed[14..11] ; Input ; Info     ; Stuck at VCC             ;
; speed[5..0]   ; Input ; Info     ; Stuck at VCC             ;
; speed[27..25] ; Input ; Info     ; Stuck at GND             ;
; speed[10..6]  ; Input ; Info     ; Stuck at GND             ;
; speed[24]     ; Input ; Info     ; Stuck at VCC             ;
; speed[23]     ; Input ; Info     ; Stuck at GND             ;
; speed[17]     ; Input ; Info     ; Stuck at GND             ;
; speed[16]     ; Input ; Info     ; Stuck at VCC             ;
; speed[15]     ; Input ; Info     ; Stuck at GND             ;
+---------------+-------+----------+--------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:comb_4|generator:g"                                                         ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "control:comb_4"                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; lives ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+--------+-------+----------+-----------------+
; Port   ; Type  ; Severity ; Details         ;
+--------+-------+----------+-----------------+
; resetn ; Input ; Info     ; Stuck at VCC    ;
; plot   ; Input ; Info     ; Stuck at VCC    ;
+--------+-------+----------+-----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 101                         ;
; cycloneiii_ff         ; 200                         ;
;     ENA               ; 32                          ;
;     ENA SCLR          ; 35                          ;
;     SCLR SLD          ; 9                           ;
;     SLD               ; 28                          ;
;     plain             ; 96                          ;
; cycloneiii_lcell_comb ; 433                         ;
;     arith             ; 167                         ;
;         2 data inputs ; 143                         ;
;         3 data inputs ; 24                          ;
;     normal            ; 266                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 25                          ;
;         2 data inputs ; 31                          ;
;         3 data inputs ; 52                          ;
;         4 data inputs ; 154                         ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 9                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 3.04                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Apr 03 16:54:43 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off tiles -c tiles
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file /work/cscb58/piano_tap_tap/cscb58_project/lab_6/files/vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 78
Warning (10229): Verilog HDL Expression warning at tiles.v(254): truncated literal to match 7 bits File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 254
Info (12021): Found 7 design units, including 7 entities, in source file output_files/tiles.v
    Info (12023): Found entity 1: tiles File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 2
    Info (12023): Found entity 2: control File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 115
    Info (12023): Found entity 3: check_tile File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 417
    Info (12023): Found entity 4: generator File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 459
    Info (12023): Found entity 5: counter File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 485
    Info (12023): Found entity 6: display_lives File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 504
    Info (12023): Found entity 7: hex_decoder File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 526
Critical Warning (10846): Verilog HDL Instantiation warning at tiles.v(94): instance has no name File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 94
Info (12127): Elaborating entity "tiles" for the top level hierarchy
Warning (10034): Output port "LEDG[3]" at tiles.v(28) has no driver File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 28
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 70
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_60g1.tdf
    Info (12023): Found entity 1: altsyncram_60g1 File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_60g1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_lsa.tdf
    Info (12023): Found entity 1: decode_lsa File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/decode_lsa.tdf Line: 22
Info (12128): Elaborating entity "decode_lsa" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_lsa:decode2" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_e8a.tdf
    Info (12023): Found entity 1: decode_e8a File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/decode_e8a.tdf Line: 22
Info (12128): Elaborating entity "decode_e8a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|decode_e8a:rden_decode_b" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_0nb.tdf
    Info (12023): Found entity 1: mux_0nb File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/mux_0nb.tdf Line: 22
Info (12128): Elaborating entity "mux_0nb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_60g1:auto_generated|mux_0nb:mux3" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/db/altsyncram_60g1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/Lab_6/files/vga_adapter/vga_adapter.v Line: 252
Info (12128): Elaborating entity "control" for hierarchy "control:comb_4" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 94
Warning (10036): Verilog HDL or VHDL warning at tiles.v(142): object "t_c" assigned a value but never read File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 142
Warning (10036): Verilog HDL or VHDL warning at tiles.v(146): object "tile" assigned a value but never read File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 146
Warning (10036): Verilog HDL or VHDL warning at tiles.v(156): object "read_counter" assigned a value but never read File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 156
Warning (10230): Verilog HDL assignment warning at tiles.v(244): truncated value with size 8 to match size of target (7) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 244
Warning (10230): Verilog HDL assignment warning at tiles.v(253): truncated value with size 8 to match size of target (7) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 253
Warning (10230): Verilog HDL assignment warning at tiles.v(267): truncated value with size 8 to match size of target (7) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 267
Warning (10230): Verilog HDL assignment warning at tiles.v(287): truncated value with size 8 to match size of target (7) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 287
Warning (10230): Verilog HDL assignment warning at tiles.v(389): truncated value with size 8 to match size of target (7) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 389
Warning (10230): Verilog HDL assignment warning at tiles.v(402): truncated value with size 8 to match size of target (7) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 402
Info (12128): Elaborating entity "display_lives" for hierarchy "control:comb_4|display_lives:d" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 168
Info (12128): Elaborating entity "generator" for hierarchy "control:comb_4|generator:g" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 174
Info (12128): Elaborating entity "counter" for hierarchy "control:comb_4|counter:c" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 180
Warning (10230): Verilog HDL assignment warning at tiles.v(500): truncated value with size 32 to match size of target (1) File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 500
Info (12128): Elaborating entity "check_tile" for hierarchy "control:comb_4|check_tile:ct" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 200
Info (12128): Elaborating entity "hex_decoder" for hierarchy "hex_decoder:h1" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 100
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 28
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 27
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 27
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 27
    Warning (13410): Pin "HEX4[0]" is stuck at VCC File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "HEX4[3]" is stuck at VCC File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "HEX4[4]" is stuck at VCC File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "HEX4[5]" is stuck at VCC File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 26
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 36
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 25
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 25
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.v Line: 24
Info (21057): Implemented 563 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 78 output pins
    Info (21061): Implemented 452 logic cells
    Info (21064): Implemented 9 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 4803 megabytes
    Info: Processing ended: Wed Apr 03 16:54:56 2019
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:26


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Work/CSCB58/piano_tap_tap/CSCB58_project/hi/output_files/tiles.map.smsg.


