# SPI IO in Verilog
This has been written in one evening, expect bugs!

## Formal Verification
None, sadge but I did not yet have time.
