/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire [3:0] _03_;
  wire [9:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [17:0] celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire [3:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [7:0] celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_39z;
  wire [27:0] celloutsig_0_3z;
  wire [16:0] celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [9:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_66z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_91z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_34z = celloutsig_0_30z[0] ? celloutsig_0_12z : celloutsig_0_4z;
  assign celloutsig_0_37z = celloutsig_0_4z ? celloutsig_0_8z : celloutsig_0_22z[1];
  assign celloutsig_0_42z = celloutsig_0_0z ? in_data[64] : celloutsig_0_21z;
  assign celloutsig_0_66z = celloutsig_0_33z ? celloutsig_0_47z[3] : celloutsig_0_59z;
  assign celloutsig_0_91z = _00_ ? celloutsig_0_66z : celloutsig_0_11z;
  assign celloutsig_1_4z = celloutsig_1_1z ? celloutsig_1_2z : celloutsig_1_0z;
  assign celloutsig_1_12z = celloutsig_1_4z ? celloutsig_1_1z : celloutsig_1_6z[0];
  assign celloutsig_0_15z = celloutsig_0_5z ? celloutsig_0_6z : celloutsig_0_4z;
  assign celloutsig_0_0z = ~(in_data[13] | in_data[8]);
  assign celloutsig_0_4z = ~(in_data[93] | celloutsig_0_1z[3]);
  assign celloutsig_1_5z = ~(celloutsig_1_1z | celloutsig_1_3z);
  assign celloutsig_0_36z = celloutsig_0_35z | celloutsig_0_30z[2];
  assign celloutsig_0_59z = celloutsig_0_52z | celloutsig_0_42z;
  assign celloutsig_0_7z = celloutsig_0_4z | in_data[4];
  assign celloutsig_0_2z = in_data[86] | celloutsig_0_0z;
  reg [3:0] _20_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _20_ <= 4'h0;
    else _20_ <= { celloutsig_0_31z[5:3], celloutsig_0_6z };
  assign { _00_, _03_[2:0] } = _20_;
  reg [11:0] _21_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _21_ <= 12'h000;
    else _21_ <= celloutsig_0_3z[14:3];
  assign out_data[11:0] = _21_;
  reg [9:0] _22_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _22_ <= 10'h000;
    else _22_ <= in_data[95:86];
  assign { _04_[9:7], _01_, _02_, _04_[4:0] } = _22_;
  assign celloutsig_1_0z = in_data[140:108] == in_data[190:158];
  assign celloutsig_0_10z = { in_data[54], celloutsig_0_0z, celloutsig_0_4z } == { celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_1_15z = in_data[127:107] == in_data[162:142];
  assign celloutsig_1_19z = { celloutsig_1_18z, celloutsig_1_17z, celloutsig_1_17z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z[2], celloutsig_1_5z } == { celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_6z[2], celloutsig_1_2z, celloutsig_1_18z };
  assign celloutsig_1_14z = { in_data[129:125], celloutsig_1_1z } > in_data[125:120];
  assign celloutsig_0_16z = { celloutsig_0_9z, celloutsig_0_8z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_7z } > { celloutsig_0_12z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_18z[5], celloutsig_0_1z, celloutsig_0_9z } > { _04_[9:7], _01_, _02_, _04_[4] };
  assign celloutsig_0_1z = in_data[87:84] % { 1'h1, in_data[52], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_22z = { celloutsig_0_18z[3:2], celloutsig_0_0z, celloutsig_0_9z } % { 1'h1, celloutsig_0_14z[2:0] };
  assign celloutsig_0_6z = celloutsig_0_3z[5:3] !== { celloutsig_0_3z[8:7], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[152:149] !== in_data[171:168];
  assign celloutsig_0_33z = & { celloutsig_0_6z, in_data[53:46] };
  assign celloutsig_0_35z = & celloutsig_0_31z[2:0];
  assign celloutsig_1_3z = & { celloutsig_1_2z, celloutsig_1_1z, in_data[168:167] };
  assign celloutsig_0_11z = & { celloutsig_0_9z, in_data[15:10] };
  assign celloutsig_0_21z = & { celloutsig_0_15z, celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_4z };
  assign celloutsig_0_52z = celloutsig_0_31z[5] & celloutsig_0_2z;
  assign celloutsig_0_27z = celloutsig_0_7z & celloutsig_0_2z;
  assign celloutsig_0_39z = ~^ { in_data[27:19], celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_28z, celloutsig_0_1z, celloutsig_0_19z, celloutsig_0_33z, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_36z };
  assign celloutsig_0_5z = ~^ { in_data[52:48], celloutsig_0_4z };
  assign celloutsig_0_9z = ~^ { in_data[36:15], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_2z = ~^ { in_data[170:162], celloutsig_1_0z };
  assign celloutsig_1_17z = ~^ { celloutsig_1_4z, celloutsig_1_12z, celloutsig_1_6z[2] };
  assign celloutsig_0_12z = ~^ { celloutsig_0_9z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_10z };
  assign celloutsig_0_24z = ~^ { in_data[40:39], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_8z };
  assign celloutsig_0_41z = { _04_[4:3], celloutsig_0_10z, celloutsig_0_37z, celloutsig_0_11z, celloutsig_0_24z, celloutsig_0_22z, celloutsig_0_22z, celloutsig_0_0z, celloutsig_0_36z, celloutsig_0_2z } <<< { celloutsig_0_3z[18:4], celloutsig_0_34z, celloutsig_0_27z };
  assign celloutsig_1_6z = in_data[108:106] <<< { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_2z };
  assign celloutsig_0_13z = { celloutsig_0_6z, celloutsig_0_10z, celloutsig_0_5z } <<< in_data[57:55];
  assign celloutsig_0_19z = { celloutsig_0_8z, celloutsig_0_12z, celloutsig_0_7z } <<< { in_data[82], celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_31z = celloutsig_0_3z[10:3] <<< { celloutsig_0_14z[3], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_27z, celloutsig_0_10z };
  assign celloutsig_0_3z = { in_data[57:33], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z } ~^ { in_data[75:53], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_47z = { celloutsig_0_41z[13:10], celloutsig_0_4z, celloutsig_0_39z, celloutsig_0_21z, celloutsig_0_13z } ~^ { _04_[9:7], _01_, _02_, _04_[4:0] };
  assign celloutsig_0_14z = { in_data[83], celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z } ~^ { celloutsig_0_1z[3], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_9z };
  assign celloutsig_0_18z = { celloutsig_0_3z[6:1], _04_[9:7], _01_, _02_, _04_[4:0], celloutsig_0_9z, celloutsig_0_11z } ~^ { celloutsig_0_4z, _04_[9:7], _01_, _02_, _04_[4:0], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_15z, celloutsig_0_5z };
  assign celloutsig_0_30z = celloutsig_0_3z[10:7] ~^ in_data[9:6];
  assign celloutsig_0_8z = ~((celloutsig_0_5z & celloutsig_0_0z) | in_data[6]);
  assign celloutsig_1_18z = ~((celloutsig_1_6z[2] & celloutsig_1_15z) | celloutsig_1_14z);
  assign _03_[3] = _00_;
  assign _04_[6:5] = { _01_, _02_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_91z };
endmodule
