{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\title{Shift Registers in myHDL}\n",
    "\\author{Steven K Armour}\n",
    "\\maketitle"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Shift registers are common structures that move around data in primitive memory by rearranging the bit order. While shift registers are built as needed they typically fall into five categories. The four conversion types: PIPO, PISO, SISO, SIPO; and cyclic shift registers such as the ring and Johnson counters. Wich can be used as counters but are in reality shift registers since they reorder the bits in the modules internal memory"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {
    "toc": true
   },
   "source": [
    "<h1>Table of Contents<span class=\"tocSkip\"></span></h1>\n",
    "<div class=\"toc\" style=\"margin-top: 1em;\"><ul class=\"toc-item\"><li><span><a href=\"#Refrances\" data-toc-modified-id=\"Refrances-1\"><span class=\"toc-item-num\">1&nbsp;&nbsp;</span>Refrances</a></span></li><li><span><a href=\"#Libraries-and-Helper-functions\" data-toc-modified-id=\"Libraries-and-Helper-functions-2\"><span class=\"toc-item-num\">2&nbsp;&nbsp;</span>Libraries and Helper functions</a></span></li><li><span><a href=\"#Parallel-In-Parallel-Out-(PIPO)-Shift-Register\" data-toc-modified-id=\"Parallel-In-Parallel-Out-(PIPO)-Shift-Register-3\"><span class=\"toc-item-num\">3&nbsp;&nbsp;</span>Parallel-In Parallel-Out (PIPO) Shift Register</a></span><ul class=\"toc-item\"><li><span><a href=\"#Asynchronous\" data-toc-modified-id=\"Asynchronous-3.1\"><span class=\"toc-item-num\">3.1&nbsp;&nbsp;</span>Asynchronous</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-3.1.1\"><span class=\"toc-item-num\">3.1.1&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-3.1.2\"><span class=\"toc-item-num\">3.1.2&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench-(!ToDo)\" data-toc-modified-id=\"Verilog-Testbench-(!ToDo)-3.1.3\"><span class=\"toc-item-num\">3.1.3&nbsp;&nbsp;</span>Verilog Testbench (!ToDo)</a></span></li></ul></li><li><span><a href=\"#Synchronous-1\" data-toc-modified-id=\"Synchronous-1-3.2\"><span class=\"toc-item-num\">3.2&nbsp;&nbsp;</span>Synchronous 1</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-3.2.1\"><span class=\"toc-item-num\">3.2.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-3.2.2\"><span class=\"toc-item-num\">3.2.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-3.2.3\"><span class=\"toc-item-num\">3.2.3&nbsp;&nbsp;</span>Verilog Code</a></span></li></ul></li><li><span><a href=\"#Synchronous-2\" data-toc-modified-id=\"Synchronous-2-3.3\"><span class=\"toc-item-num\">3.3&nbsp;&nbsp;</span>Synchronous 2</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-3.3.1\"><span class=\"toc-item-num\">3.3.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-3.3.2\"><span class=\"toc-item-num\">3.3.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-3.3.3\"><span class=\"toc-item-num\">3.3.3&nbsp;&nbsp;</span>Verilog Code</a></span></li></ul></li><li><span><a href=\"#Comparison-of-the-three-designs\" data-toc-modified-id=\"Comparison-of-the-three-designs-3.4\"><span class=\"toc-item-num\">3.4&nbsp;&nbsp;</span>Comparison of the three designs</a></span></li></ul></li><li><span><a href=\"#Parallel-In-Serial-Out-(PISO)\" data-toc-modified-id=\"Parallel-In-Serial-Out-(PISO)-4\"><span class=\"toc-item-num\">4&nbsp;&nbsp;</span>Parallel-In Serial-Out (PISO)</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-4.1\"><span class=\"toc-item-num\">4.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-4.2\"><span class=\"toc-item-num\">4.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-4.3\"><span class=\"toc-item-num\">4.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench-(!ToDo)\" data-toc-modified-id=\"Verilog-Testbench-(!ToDo)-4.4\"><span class=\"toc-item-num\">4.4&nbsp;&nbsp;</span>Verilog Testbench (!ToDo)</a></span></li></ul></li><li><span><a href=\"#Serial-In-Serial-Out-(SISO)\" data-toc-modified-id=\"Serial-In-Serial-Out-(SISO)-5\"><span class=\"toc-item-num\">5&nbsp;&nbsp;</span>Serial-In Serial-Out (SISO)</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-5.1\"><span class=\"toc-item-num\">5.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-5.2\"><span class=\"toc-item-num\">5.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-5.3\"><span class=\"toc-item-num\">5.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-5.4\"><span class=\"toc-item-num\">5.4&nbsp;&nbsp;</span>Verilog Testbench</a></span></li></ul></li><li><span><a href=\"#Serial-In-Parallel-Out-(SIPO)\" data-toc-modified-id=\"Serial-In-Parallel-Out-(SIPO)-6\"><span class=\"toc-item-num\">6&nbsp;&nbsp;</span>Serial-In Parallel-Out (SIPO)</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-6.1\"><span class=\"toc-item-num\">6.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-6.2\"><span class=\"toc-item-num\">6.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-6.3\"><span class=\"toc-item-num\">6.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-6.4\"><span class=\"toc-item-num\">6.4&nbsp;&nbsp;</span>Verilog Testbench</a></span></li></ul></li><li><span><a href=\"#Cyclic-Shift-Register-Johnson-Counter\" data-toc-modified-id=\"Cyclic-Shift-Register-Johnson-Counter-7\"><span class=\"toc-item-num\">7&nbsp;&nbsp;</span>Cyclic Shift Register Johnson Counter</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-7.1\"><span class=\"toc-item-num\">7.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-Testing\" data-toc-modified-id=\"myHDL-Testing-7.2\"><span class=\"toc-item-num\">7.2&nbsp;&nbsp;</span>myHDL Testing</a></span></li><li><span><a href=\"#Verilog--Code\" data-toc-modified-id=\"Verilog--Code-7.3\"><span class=\"toc-item-num\">7.3&nbsp;&nbsp;</span>Verilog  Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-7.4\"><span class=\"toc-item-num\">7.4&nbsp;&nbsp;</span>Verilog Testbench</a></span></li><li><span><a href=\"#PYNQ-Z1-Deployment\" data-toc-modified-id=\"PYNQ-Z1-Deployment-7.5\"><span class=\"toc-item-num\">7.5&nbsp;&nbsp;</span>PYNQ-Z1 Deployment</a></span><ul class=\"toc-item\"><li><span><a href=\"#Board-Constraints\" data-toc-modified-id=\"Board-Constraints-7.5.1\"><span class=\"toc-item-num\">7.5.1&nbsp;&nbsp;</span>Board Constraints</a></span></li><li><span><a href=\"#Deployment-Results\" data-toc-modified-id=\"Deployment-Results-7.5.2\"><span class=\"toc-item-num\">7.5.2&nbsp;&nbsp;</span>Deployment Results</a></span></li></ul></li></ul></li><li><span><a href=\"#Cyclic-Shift-Register-Ring-Counter\" data-toc-modified-id=\"Cyclic-Shift-Register-Ring-Counter-8\"><span class=\"toc-item-num\">8&nbsp;&nbsp;</span>Cyclic Shift Register Ring Counter</a></span><ul class=\"toc-item\"><li><span><a href=\"#myHDL-Module\" data-toc-modified-id=\"myHDL-Module-8.1\"><span class=\"toc-item-num\">8.1&nbsp;&nbsp;</span>myHDL Module</a></span></li><li><span><a href=\"#myHDL-testing\" data-toc-modified-id=\"myHDL-testing-8.2\"><span class=\"toc-item-num\">8.2&nbsp;&nbsp;</span>myHDL testing</a></span></li><li><span><a href=\"#Verilog-Code\" data-toc-modified-id=\"Verilog-Code-8.3\"><span class=\"toc-item-num\">8.3&nbsp;&nbsp;</span>Verilog Code</a></span></li><li><span><a href=\"#Verilog-Testbench\" data-toc-modified-id=\"Verilog-Testbench-8.4\"><span class=\"toc-item-num\">8.4&nbsp;&nbsp;</span>Verilog Testbench</a></span></li><li><span><a href=\"#PYNQ-Z1-Deployment\" data-toc-modified-id=\"PYNQ-Z1-Deployment-8.5\"><span class=\"toc-item-num\">8.5&nbsp;&nbsp;</span>PYNQ-Z1 Deployment</a></span><ul class=\"toc-item\"><li><span><a href=\"#Block-Design\" data-toc-modified-id=\"Block-Design-8.5.1\"><span class=\"toc-item-num\">8.5.1&nbsp;&nbsp;</span>Block Design</a></span></li><li><span><a href=\"#Board-Constraints\" data-toc-modified-id=\"Board-Constraints-8.5.2\"><span class=\"toc-item-num\">8.5.2&nbsp;&nbsp;</span>Board Constraints</a></span></li><li><span><a href=\"#RTL,-Synthesis,-&amp;-Implementation\" data-toc-modified-id=\"RTL,-Synthesis,-&amp;-Implementation-8.5.3\"><span class=\"toc-item-num\">8.5.3&nbsp;&nbsp;</span>RTL, Synthesis, &amp; Implementation</a></span></li><li><span><a href=\"#Deployment-Results\" data-toc-modified-id=\"Deployment-Results-8.5.4\"><span class=\"toc-item-num\">8.5.4&nbsp;&nbsp;</span>Deployment Results</a></span></li></ul></li></ul></li></ul></div>"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Refrances\n",
    "@misc{myhdl_2017,\n",
    "title={Johnson Counter},\n",
    "url={http://www.myhdl.org/docs/examples/jc2.html},\n",
    "journal={Myhdl.org},\n",
    "author={myHDL},\n",
    "year={2017}\n",
    "}\n",
    "\n",
    "@misc{the shift register,\n",
    "url={https://www.electronics-tutorials.ws/sequential/seq_5.html},\n",
    "journal={Electronics Tutorials}\n",
    "},\n",
    "\n",
    "@misc{petrescu,\n",
    "title={Shift Registers},\n",
    "url={http://www.csit-sun.pub.ro/courses/Masterat/Xilinx%20Synthesis%20Technology/toolbox.xilinx.com/docsan/xilinx4/data/docs/xst/hdlcode8.html},\n",
    "journal={Csit-sun.pub.ro},\n",
    "author={Petrescu, Adrian}\n",
    "},\n",
    "\n",
    "@misc{reddy_2014,\n",
    "title={verilog code for ALU,SISO,PIPO,SIPO,PISO},\n",
    "url={http://thrinadhreddy.blogspot.com/2014/01/verilog-code-for-alusisopiposipopiso.html},\n",
    "journal={Thrinadhreddy.blogspot.com},\n",
    "author={Reddy, Trinadh},\n",
    "year={2014}\n",
    "}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Libraries and Helper functions"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "application/json": {
       "Software versions": [
        {
         "module": "Python",
         "version": "3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]"
        },
        {
         "module": "IPython",
         "version": "6.2.1"
        },
        {
         "module": "OS",
         "version": "Linux 4.15.0 30 generic x86_64 with debian stretch sid"
        },
        {
         "module": "myhdl",
         "version": "0.10"
        },
        {
         "module": "myhdlpeek",
         "version": "0.0.6"
        },
        {
         "module": "numpy",
         "version": "1.13.3"
        },
        {
         "module": "pandas",
         "version": "0.23.3"
        },
        {
         "module": "matplotlib",
         "version": "2.1.0"
        },
        {
         "module": "sympy",
         "version": "1.1.2.dev"
        },
        {
         "module": "random",
         "version": "The 'random' distribution was not found and is required by the application"
        }
       ]
      },
      "text/html": [
       "<table><tr><th>Software</th><th>Version</th></tr><tr><td>Python</td><td>3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]</td></tr><tr><td>IPython</td><td>6.2.1</td></tr><tr><td>OS</td><td>Linux 4.15.0 30 generic x86_64 with debian stretch sid</td></tr><tr><td>myhdl</td><td>0.10</td></tr><tr><td>myhdlpeek</td><td>0.0.6</td></tr><tr><td>numpy</td><td>1.13.3</td></tr><tr><td>pandas</td><td>0.23.3</td></tr><tr><td>matplotlib</td><td>2.1.0</td></tr><tr><td>sympy</td><td>1.1.2.dev</td></tr><tr><td>random</td><td>The 'random' distribution was not found and is required by the application</td></tr><tr><td colspan='2'>Wed Sep 05 07:50:11 2018 MDT</td></tr></table>"
      ],
      "text/latex": [
       "\\begin{tabular}{|l|l|}\\hline\n",
       "{\\bf Software} & {\\bf Version} \\\\ \\hline\\hline\n",
       "Python & 3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)] \\\\ \\hline\n",
       "IPython & 6.2.1 \\\\ \\hline\n",
       "OS & Linux 4.15.0 30 generic x86\\_64 with debian stretch sid \\\\ \\hline\n",
       "myhdl & 0.10 \\\\ \\hline\n",
       "myhdlpeek & 0.0.6 \\\\ \\hline\n",
       "numpy & 1.13.3 \\\\ \\hline\n",
       "pandas & 0.23.3 \\\\ \\hline\n",
       "matplotlib & 2.1.0 \\\\ \\hline\n",
       "sympy & 1.1.2.dev \\\\ \\hline\n",
       "random & The 'random' distribution was not found and is required by the application \\\\ \\hline\n",
       "\\hline \\multicolumn{2}{|l|}{Wed Sep 05 07:50:11 2018 MDT} \\\\ \\hline\n",
       "\\end{tabular}\n"
      ],
      "text/plain": [
       "Software versions\n",
       "Python 3.6.2 64bit [GCC 4.4.7 20120313 (Red Hat 4.4.7-1)]\n",
       "IPython 6.2.1\n",
       "OS Linux 4.15.0 30 generic x86_64 with debian stretch sid\n",
       "myhdl 0.10\n",
       "myhdlpeek 0.0.6\n",
       "numpy 1.13.3\n",
       "pandas 0.23.3\n",
       "matplotlib 2.1.0\n",
       "sympy 1.1.2.dev\n",
       "random The 'random' distribution was not found and is required by the application\n",
       "Wed Sep 05 07:50:11 2018 MDT"
      ]
     },
     "execution_count": 1,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#This notebook also uses the `(some) LaTeX environments for Jupyter`\n",
    "#https://github.com/ProfFan/latex_envs wich is part of the\n",
    "#jupyter_contrib_nbextensions package\n",
    "\n",
    "from myhdl import *\n",
    "from myhdlpeek import Peeker\n",
    "import numpy as np\n",
    "import pandas as pd\n",
    "import matplotlib.pyplot as plt\n",
    "%matplotlib inline\n",
    "\n",
    "from sympy import *\n",
    "init_printing()\n",
    "\n",
    "import random\n",
    "\n",
    "#https://github.com/jrjohansson/version_information\n",
    "%load_ext version_information\n",
    "%version_information myhdl, myhdlpeek, numpy, pandas, matplotlib, sympy, random"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [],
   "source": [
    "#helper  functions to read in the .v and .vhd generated files into python\n",
    "def VerilogTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.v', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***Verilog modual from {loc}.v***\\n\\n', VerilogText)\n",
    "    return VerilogText\n",
    "\n",
    "def VHDLTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.vhd', 'r') as vText:\n",
    "        VerilogText=vText.read()\n",
    "    if printresult:\n",
    "        print(f'***VHDL modual from {loc}.vhd***\\n\\n', VerilogText)\n",
    "    return VerilogText\n",
    "\n",
    "def ConstraintXDCTextReader(loc, printresult=True):\n",
    "    with open(f'{loc}.xdc', 'r') as xdcText:\n",
    "        ConstraintText=xdcText.read()\n",
    "    if printresult:\n",
    "        print(f'***Constraint file from {loc}.xdc***\\n\\n', ConstraintText)\n",
    "    return ConstraintText"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAAkAAAAOBAMAAAAPuiubAAAAMFBMVEX///8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAv3aB7AAAAD3RSTlMAzXYQMplU74mrIma7RN0SDTw+AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAATklEQVQIHWNgVGYJY2Bg//+/gYGBsVOLgYGBE4jh5G5VBwYGHgOuv2DBc2AyfgHDRAaG/gsMhQwM8QYMAQwMDxkYljJwVzEwcEVMNWAAADWrDnXF0pOGAAAAAElFTkSuQmCC\n",
      "text/latex": [
       "$$5$$"
      ],
      "text/plain": [
       "5"
      ]
     },
     "execution_count": 3,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "CountVal=17\n",
    "BitSize=int(np.log2(CountVal))+1; BitSize"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Parallel-In Parallel-Out (PIPO) Shift Register\n",
    "\n",
    "A PIPO shift Register is one of the most redundant of the four classic shift registers when used as a One Bus In, *One* Bus Out, thus the PIPO here is implemented as a One Bus In, *Two* Bus Out. Further, this opportunity is taken here to talk about HDL algorithms vs HDL Implementation by presenting the same One In, Two Out PIPO but implemented as an asynchronous case and two synchronous cases. While there are obvious differences algorithmically due to the asynchronous vs synchronous. The hardware implementation is even more strikingly different and serves as case in point that HDL programming is neither hardware or software but an intermedte between the worlds.  But with grave consequences when translated into hardware that the HDL must keep in perspective when writing Hardware Descriptive Language code. "
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([ 2,  7,  8, 11,  0, 14,  1,  5, 12,  1, 13,  8,  2, 11,  6])"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "TestData=np.random.randint(0, 2**4, 15); TestData"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Asynchronous"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def PIPO_AS1(DataIn, DataOut1, DataOut2):\n",
    "    \"\"\"\n",
    "    1:2 PIPO shift regestor with no clock (Asynchronous) \n",
    "    \n",
    "    Input:\n",
    "        DataIn(bitvec)\n",
    "    Output:\n",
    "        DataOut1(bitVec): ouput one bitvec len should be same as \n",
    "            `DataIn`\n",
    "        DataOut2(bitVec):ouput two bitvec len should be same as \n",
    "            `DataIn`\n",
    "    \"\"\"\n",
    "    @always_comb\n",
    "    def logic():\n",
    "        DataOut1.next=DataIn\n",
    "        DataOut2.next=DataIn\n",
    "    \n",
    "    return instances()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "DataIn=Signal(intbv(0)[4:]); Peeker(DataIn, 'DataIn')\n",
    "DataOut1=Signal(intbv(0)[4:]); Peeker(DataOut1, 'DataOut1')\n",
    "DataOut2=Signal(intbv(0)[4:]); Peeker(DataOut2, 'DataOut2')\n",
    "\n",
    "DUT=PIPO_AS1(DataIn, DataOut1, DataOut2)\n",
    "\n",
    "def PIPO_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `PIPO_*` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            \n",
    "            DataIn.next=int(TestData[i])\n",
    "            \n",
    "            if i==14:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, PIPO_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"DataIn\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\", \"b\"]}, {\"name\": \"DataOut1\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\", \"b\"]}, {\"name\": \"DataOut2\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\", \"b\"]}, {\"name\": \"clk\", \"wave\": \"010101010101010101010101010\"}, {\"name\": \"rst[0]\", \"wave\": \"0..........................\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>DataIn</th>\n",
       "      <th>DataOut1</th>\n",
       "      <th>DataOut2</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>7</td>\n",
       "      <td>7</td>\n",
       "      <td>7</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>11</td>\n",
       "      <td>11</td>\n",
       "      <td>11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>14</td>\n",
       "      <td>14</td>\n",
       "      <td>14</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>5</td>\n",
       "      <td>5</td>\n",
       "      <td>5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>12</td>\n",
       "      <td>12</td>\n",
       "      <td>12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>13</td>\n",
       "      <td>13</td>\n",
       "      <td>13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>11</td>\n",
       "      <td>11</td>\n",
       "      <td>11</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    DataIn  DataOut1  DataOut2\n",
       "0        7         7         7\n",
       "1        8         8         8\n",
       "2       11        11        11\n",
       "3        0         0         0\n",
       "4       14        14        14\n",
       "5        1         1         1\n",
       "6        5         5         5\n",
       "7       12        12        12\n",
       "8        1         1         1\n",
       "9       13        13        13\n",
       "10       8         8         8\n",
       "11       2         2         2\n",
       "12      11        11        11"
      ]
     },
     "execution_count": 8,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "PIPO_AS1Data=Peeker.to_dataframe(); \n",
    "PIPO_AS1Data=PIPO_AS1Data[PIPO_AS1Data['clk']==1]\n",
    "PIPO_AS1Data.drop(['clk', 'rst'], axis=1, inplace=True)\n",
    "PIPO_AS1Data.reset_index(drop=True, inplace=True)\n",
    "PIPO_AS1Data"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from PIPO_AS1.v***\n",
      "\n",
      " // File: PIPO_AS1.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:50:17 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module PIPO_AS1 (\n",
      "    DataIn,\n",
      "    DataOut1,\n",
      "    DataOut2\n",
      ");\n",
      "// 1:2 PIPO shift regestor with no clock (Asynchronous) \n",
      "// \n",
      "// Input:\n",
      "//     DataIn(bitvec)\n",
      "// Output:\n",
      "//     DataOut1(bitVec): ouput one bitvec len should be same as \n",
      "//         `DataIn`\n",
      "//     DataOut2(bitVec):ouput two bitvec len should be same as \n",
      "//         `DataIn`\n",
      "\n",
      "input [3:0] DataIn;\n",
      "output [3:0] DataOut1;\n",
      "wire [3:0] DataOut1;\n",
      "output [3:0] DataOut2;\n",
      "wire [3:0] DataOut2;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "assign DataOut1 = DataIn;\n",
      "assign DataOut2 = DataIn;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('PIPO_AS1');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PIPO_AS1_RTL.png}}\n",
    "\\caption{\\label{fig:APIPORTL} PIPO_AS1 Shift Register RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PIPO_AS1_SYN.png}}\n",
    "\\caption{\\label{fig:APIPOSYN} PIPO_AS1 Shift Register Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Testbench (!ToDo)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Synchronous 1"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 10,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def PIPO_S1(DataIn, DataOut1, DataOut2, clk, rst):\n",
    "    \"\"\"\n",
    "    one-in two-out PIPO typicaly found in the lititure\n",
    "    lacking buffering\n",
    "    \n",
    "    Inputs:\n",
    "        DataIn(bitVec): one-in Parallel data int\n",
    "        clk(bool): clock\n",
    "        rst(bool): reset\n",
    "        \n",
    "    Ouputs:\n",
    "        DataOut1(bitVec): Parallel out 1\n",
    "        DataOut2(bitVec): Parallel out 1\n",
    "        \n",
    "    \"\"\"\n",
    "\n",
    "    \n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def logic():\n",
    "        if rst:\n",
    "            DataOut1.next=0\n",
    "            DataOut2.next=0\n",
    "        else:\n",
    "            DataOut1.next=DataIn\n",
    "            DataOut2.next=DataIn\n",
    "    \n",
    "    return instances()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "DataIn=Signal(intbv(0)[4:]); Peeker(DataIn, 'DataIn')\n",
    "DataOut1=Signal(intbv(0)[4:]); Peeker(DataOut1, 'DataOut1')\n",
    "DataOut2=Signal(intbv(0)[4:]); Peeker(DataOut2, 'DataOut2')\n",
    "\n",
    "DUT=PIPO_S1(DataIn, DataOut1, DataOut2, clk, rst)\n",
    "\n",
    "def PIPO_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `RingCounter` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            \n",
    "            DataIn.next=int(TestData[i])\n",
    "            \n",
    "            if i==14:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, PIPO_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"DataIn\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\", \"b\"]}, {\"name\": \"DataOut1\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\"]}, {\"name\": \"DataOut2\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\"]}, {\"name\": \"clk\", \"wave\": \"010101010101010101010101010\"}, {\"name\": \"rst[0]\", \"wave\": \"0..........................\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 13,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>DataIn</th>\n",
       "      <th>DataOut1</th>\n",
       "      <th>DataOut2</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>7</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>8</td>\n",
       "      <td>7</td>\n",
       "      <td>7</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>11</td>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>11</td>\n",
       "      <td>11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>14</td>\n",
       "      <td>14</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>5</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>12</td>\n",
       "      <td>5</td>\n",
       "      <td>5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>13</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>8</td>\n",
       "      <td>13</td>\n",
       "      <td>13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>2</td>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>11</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    DataIn  DataOut1  DataOut2\n",
       "0        7         2         2\n",
       "1        8         7         7\n",
       "2       11         8         8\n",
       "3        0        11        11\n",
       "4       14         0         0\n",
       "5        1        14        14\n",
       "6        5         1         1\n",
       "7       12         5         5\n",
       "8        1        12        12\n",
       "9       13         1         1\n",
       "10       8        13        13\n",
       "11       2         8         8\n",
       "12      11         2         2"
      ]
     },
     "execution_count": 13,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "PIPO_S1Data=Peeker.to_dataframe(); \n",
    "PIPO_S1Data=PIPO_S1Data[PIPO_S1Data['clk']==1]\n",
    "PIPO_S1Data.drop(['clk', 'rst'], axis=1, inplace=True)\n",
    "PIPO_S1Data.reset_index(drop=True, inplace=True)\n",
    "PIPO_S1Data"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 14,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from PIPO_S1.v***\n",
      "\n",
      " // File: PIPO_S1.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:50:34 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module PIPO_S1 (\n",
      "    DataIn,\n",
      "    DataOut1,\n",
      "    DataOut2,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// one-in two-out PIPO typicaly found in the lititure\n",
      "// lacking buffering\n",
      "// \n",
      "// Inputs:\n",
      "//     DataIn(bitVec): one-in Parallel data int\n",
      "//     clk(bool): clock\n",
      "//     rst(bool): reset\n",
      "//     \n",
      "// Ouputs:\n",
      "//     DataOut1(bitVec): Parallel out 1\n",
      "//     DataOut2(bitVec): Parallel out 1\n",
      "//     \n",
      "\n",
      "input [3:0] DataIn;\n",
      "output [3:0] DataOut1;\n",
      "reg [3:0] DataOut1;\n",
      "output [3:0] DataOut2;\n",
      "reg [3:0] DataOut2;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: PIPO_S1_LOGIC\n",
      "    if (rst) begin\n",
      "        DataOut1 <= 0;\n",
      "        DataOut2 <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        DataOut1 <= DataIn;\n",
      "        DataOut2 <= DataIn;\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('PIPO_S1');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PIPO_S1_RTL.png}}\n",
    "\\caption{\\label{fig:S1PIPORTL} PIPO_S1 Shift Register RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PIPO_S1_SYN.png}}\n",
    "\\caption{\\label{fig:S1PIPOSYN} PIPO_S1 Shift Register Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Synchronous 2"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 15,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def PIPO_S2(DataIn, DataOut1, DataOut2, clk, rst):\n",
    "    \"\"\"\n",
    "    one-in two-out PIPO with buffering\n",
    "    \n",
    "    Inputs:\n",
    "        DataIn(bitVec): one-in Parallel data int\n",
    "        clk(bool): clock\n",
    "        rst(bool): reset\n",
    "        \n",
    "    Ouputs:\n",
    "        DataOut1(bitVec): Parallel out 1\n",
    "        DataOut2(bitVec): Parallel out 1\n",
    "        \n",
    "    \"\"\"\n",
    "    \n",
    "    Buffer=Signal(modbv(0)[len(DataIn):])\n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def logic():\n",
    "        if rst:\n",
    "            Buffer.next=0\n",
    "        else:\n",
    "            Buffer.next=DataIn\n",
    "            \n",
    "    \n",
    "    #not normaly found in PIPO; but is better practice since buffers help \n",
    "    #with isolation for ASIC desighn\n",
    "    @always_comb\n",
    "    def OuputBuffer():\n",
    "        DataOut1.next=Buffer\n",
    "        DataOut2.next=Buffer\n",
    "    \n",
    "    return instances()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 16,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "DataIn=Signal(intbv(0)[4:]); Peeker(DataIn, 'DataIn')\n",
    "DataOut1=Signal(intbv(0)[4:]); Peeker(DataOut1, 'DataOut1')\n",
    "DataOut2=Signal(intbv(0)[4:]); Peeker(DataOut2, 'DataOut2')\n",
    "\n",
    "DUT=PIPO_S2(DataIn, DataOut1, DataOut2, clk, rst)\n",
    "\n",
    "def PIPO_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `PIPO_*` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            \n",
    "            DataIn.next=int(TestData[i])\n",
    "            \n",
    "            if i==14:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, PIPO_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"DataIn\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\", \"b\"]}, {\"name\": \"DataOut1\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\"]}, {\"name\": \"DataOut2\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"2\", \"7\", \"8\", \"b\", \"0\", \"e\", \"1\", \"5\", \"c\", \"1\", \"d\", \"8\", \"2\"]}, {\"name\": \"clk\", \"wave\": \"010101010101010101010101010\"}, {\"name\": \"rst[0]\", \"wave\": \"0..........................\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 18,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>DataIn</th>\n",
       "      <th>DataOut1</th>\n",
       "      <th>DataOut2</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>7</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>8</td>\n",
       "      <td>7</td>\n",
       "      <td>7</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>11</td>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>11</td>\n",
       "      <td>11</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>14</td>\n",
       "      <td>14</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>5</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>12</td>\n",
       "      <td>5</td>\n",
       "      <td>5</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>1</td>\n",
       "      <td>12</td>\n",
       "      <td>12</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>13</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>8</td>\n",
       "      <td>13</td>\n",
       "      <td>13</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>2</td>\n",
       "      <td>8</td>\n",
       "      <td>8</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>11</td>\n",
       "      <td>2</td>\n",
       "      <td>2</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    DataIn  DataOut1  DataOut2\n",
       "0        7         2         2\n",
       "1        8         7         7\n",
       "2       11         8         8\n",
       "3        0        11        11\n",
       "4       14         0         0\n",
       "5        1        14        14\n",
       "6        5         1         1\n",
       "7       12         5         5\n",
       "8        1        12        12\n",
       "9       13         1         1\n",
       "10       8        13        13\n",
       "11       2         8         8\n",
       "12      11         2         2"
      ]
     },
     "execution_count": 18,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "PIPO_S2Data=Peeker.to_dataframe(); \n",
    "PIPO_S2Data=PIPO_S2Data[PIPO_S2Data['clk']==1]\n",
    "PIPO_S2Data.drop(['clk', 'rst'], axis=1, inplace=True)\n",
    "PIPO_S2Data.reset_index(drop=True, inplace=True)\n",
    "PIPO_S2Data"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 19,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from PIPO_S2.v***\n",
      "\n",
      " // File: PIPO_S2.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:50:41 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module PIPO_S2 (\n",
      "    DataIn,\n",
      "    DataOut1,\n",
      "    DataOut2,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// one-in two-out PIPO with buffering\n",
      "// \n",
      "// Inputs:\n",
      "//     DataIn(bitVec): one-in Parallel data int\n",
      "//     clk(bool): clock\n",
      "//     rst(bool): reset\n",
      "//     \n",
      "// Ouputs:\n",
      "//     DataOut1(bitVec): Parallel out 1\n",
      "//     DataOut2(bitVec): Parallel out 1\n",
      "//     \n",
      "\n",
      "input [3:0] DataIn;\n",
      "output [3:0] DataOut1;\n",
      "wire [3:0] DataOut1;\n",
      "output [3:0] DataOut2;\n",
      "wire [3:0] DataOut2;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "reg [3:0] Buffer;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: PIPO_S2_LOGIC\n",
      "    if (rst) begin\n",
      "        Buffer <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        Buffer <= DataIn;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign DataOut1 = Buffer;\n",
      "assign DataOut2 = Buffer;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('PIPO_S2');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PIPO_S2_RTL.png}}\n",
    "\\caption{\\label{fig:S2PIPORTL} PIPO_S2 Shift Register RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PIPO_S2_SYN.png}}\n",
    "\\caption{\\label{fig:S2PIPOSYN} PIPO_S2 Shift Register Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Comparison of the three designs\n",
    "\n",
    "In the asynchronous case, it can be seen in the RTL that incoming Bus is passed through a buffer and then the Bus is then junctioned to two outputs. This , therefore, does not have any synchronicity to a clock and is the HDL equivalent of taping the wires of the incoming bus to create a copy of the signal. What this design lacks in clock support it gains in resource saving and instantaneous interchange of the input signal to output signals\n",
    "\n",
    "For the two synchronous cases the incoming signal is buffered by a register set, therefore any signal on the bus will not be present on the output buses for at least one clock cycle. Wich for clocked designs is a good thing but for signals that needs an instantaneous transmission, this is a failing in tradeoff. And while Vivado (and most other FPGA synthesis tools) recognized that the two designs are the same we should not take this for granted. Since other tools may not. Since at the RTL level the implementations are clearly different. \n",
    "\n",
    "In the first case, the incoming signals is recorded by two registers that then feeds each of the respective output busses. While this means that we gain redundancy in parallel registers. The parallel memories could also become out of sync for any number of reasons. Further, this is a huge amount of resource if it were to be synthesized this way. In comparison, the second design uses a single register that then feeds each of the outputs where this design has better resource allocation and would not suffer from any asynchronicity between parallel registers. It now suffers in lacking redundancy since any issues in the one register effect both outputs. \n",
    "\n",
    "The lesson here is that HDL should never be thought of as of programming. Instead, it is a *sophisticated abstraction description* of **Hardware!** And therefore HDL should always be written to satisfy the hardware constraints. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Parallel-In Serial-Out (PISO)\n",
    "Used to translate bus(parallel) data to a single output wire (serial) data a common example is the transmit line of a UART"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 20,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def PISO(ReadBus, BusIn, SerialOut, clk, rst):\n",
    "    \"\"\"\n",
    "    Parallel In Serial Out right shift regestor\n",
    "    \n",
    "    Input:\n",
    "        ReadBus(bool): read bus flag\n",
    "        BusIn(bool): Serial wire input\n",
    "        clk(bool): clock\n",
    "        rst(bool): reset\n",
    "        \n",
    "    Output:\n",
    "        SerialOut(bool): Serial(wire) output data from `BusIn`\n",
    "    Note:\n",
    "        Does not have a finsh serial write indicator \n",
    "    \"\"\"\n",
    "   \n",
    "    Buffer=Signal(intbv(0)[len(BusIn):])\n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def logic():\n",
    "        if rst:\n",
    "            Buffer.next=0\n",
    "        elif ReadBus:\n",
    "            Buffer.next=BusIn\n",
    "        else:\n",
    "            Buffer.next=Buffer>>1\n",
    "    \n",
    "    #A more robust PISO would have a counter to trigger\n",
    "    #a finish serial write flag here\n",
    "    \n",
    "    @always_comb\n",
    "    def SerialWriteOut():\n",
    "        SerialOut.next=Buffer[0]\n",
    "    \n",
    "    return instances()\n",
    "        "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 21,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[11 15 14]\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAc0AAAAUBAMAAAAdLXt9AAAAMFBMVEX///8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAv3aB7AAAAD3RSTlMAdt3NMolEVO8Qq5lmIrurE6D6AAAACXBIWXMAAA7EAAAOxAGVKw4bAAABlUlEQVRYCd2WPUoDURSFT8RkCBmiZgNCEMRORBCsXEIKsbLIMtIItlb+gCBaJIWFoGDqVFlCdqBbkCBi50wSMHn3FOdxlYFMl4/75twvb+a+QWMfS3+le22c6JYPp8d68V9WuoPLU8/Ole2KsAPcjExhcmEQVAYSwpg7eOJZfX41noyl5yjvhlL3g+8QQWUshDF/8Gw/N40nYFm9h8RKlSyCykjI/wRHea71UPkym6c6sTrR0x8c5dnto/JRhKc/OMrzrYXVzyI8/cFxnv2iPN3BUZ7+x8c8DHbYsTnkD47yzMZBUtQccgZHedbfkdpDhM1RlYnz1h8c5Zkd1zXznSCflcxd9PQH/3pWx8HLk706IdvG3VHIJp7dQD93UljuaW5ImDt46jm4PByiufhNxNjtxiPCutrT+AUrOwt/ksrAQhhzB8/2M+8yGS30OvmhMpzZtTJTQ1idGjLnWSatqgwtslhlagirU4PnPK9JqyqrrtvFKoMawurUkDnPoW0VKkvJWpXJIawZNSTzbGyRJpcMlZrtH31n51pikCbiAAAAAElFTkSuQmCC\n",
      "text/latex": [
       "$$\\left [ 1, \\quad 1, \\quad 0, \\quad 1, \\quad 1, \\quad 1, \\quad 1, \\quad 1, \\quad 0, \\quad 1, \\quad 1, \\quad 1\\right ]$$"
      ],
      "text/plain": [
       "[1, 1, 0, 1, 1, 1, 1, 1, 0, 1, 1, 1]"
      ]
     },
     "execution_count": 21,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "TestData=np.random.randint(0, 2**4, 3)\n",
    "print(TestData)\n",
    "#reverse bit order since right shift\n",
    "TestDataBin=\"\".join([bin(i, 4)[::-1] for i in TestData])\n",
    "TestDataBin=[int(i) for i in TestDataBin]\n",
    "TestDataBin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 22,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[11 15 14]\n",
      "[1, 1, 0, 1, 1, 1, 1, 1, 0, 1, 1, 1]\n"
     ]
    }
   ],
   "source": [
    "Peeker.clear()\n",
    "ReadBus=Signal(bool(0)); Peeker(ReadBus, 'ReadBus') \n",
    "BusIn=Signal(intbv(0)[4:]); Peeker(BusIn, 'BusIn')\n",
    "SerialOut=Signal(bool(0)); Peeker(SerialOut, 'SerialOut')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "\n",
    "DUT=PISO(ReadBus, BusIn, SerialOut, clk, rst)\n",
    "\n",
    "def PISO_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `SIPO` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        yield clk.posedge\n",
    "        \n",
    "        for i in TestData:\n",
    "            BusIn.next=int(i)\n",
    "            ReadBus.next=True\n",
    "            yield clk.posedge\n",
    "            \n",
    "            ReadBus.next=False\n",
    "            for j in range(len(bin(i, 4))):\n",
    "                yield clk.posedge\n",
    "            \n",
    "\n",
    "\n",
    "        \n",
    "        raise StopSimulation()\n",
    "        \n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, PISO_TB(), *Peeker.instances()).run()\n",
    "print(TestData)\n",
    "print(TestDataBin)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 23,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"ReadBus\", \"wave\": \"01.0.......1.0.......1.0.......\"}, {\"name\": \"SerialOut\", \"wave\": \"0..1...0.1.0.1.......0...1.....\"}, {\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010\"}, {\"name\": \"rst\", \"wave\": \"0..............................\"}, {\"name\": \"BusIn[0]\", \"wave\": \"==.........=.........=.........\", \"data\": [\"0\", \"b\", \"f\", \"e\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 24,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>BusIn</th>\n",
       "      <th>ReadBus</th>\n",
       "      <th>SerialOut</th>\n",
       "      <th>BusBits</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>11</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>11</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>15</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>14</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1110</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1110</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1110</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1110</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1110</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    BusIn  ReadBus  SerialOut BusBits\n",
       "0      11        1          0    1011\n",
       "1      11        0          1    1011\n",
       "2      11        0          1    1011\n",
       "3      11        0          0    1011\n",
       "4      11        0          1    1011\n",
       "5      15        1          0    1111\n",
       "6      15        0          1    1111\n",
       "7      15        0          1    1111\n",
       "8      15        0          1    1111\n",
       "9      15        0          1    1111\n",
       "10     14        1          0    1110\n",
       "11     14        0          0    1110\n",
       "12     14        0          1    1110\n",
       "13     14        0          1    1110\n",
       "14     14        0          1    1110"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "PISOData=Peeker.to_dataframe(); \n",
    "PISOData=PISOData[PISOData['clk']==1]\n",
    "PISOData.drop(['clk', 'rst'], axis=1, inplace=True)\n",
    "PISOData['BusBits']=PISOData['BusIn'].apply(lambda x:bin(x, 4))\n",
    "PISOData.reset_index(drop=True, inplace=True)\n",
    "PISOData"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 25,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from PISO.v***\n",
      "\n",
      " // File: PISO.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:50:56 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module PISO (\n",
      "    ReadBus,\n",
      "    BusIn,\n",
      "    SerialOut,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// Parallel In Serial Out right shift regestor\n",
      "// \n",
      "// Input:\n",
      "//     ReadBus(bool): read bus flag\n",
      "//     BusIn(bool): Serial wire input\n",
      "//     clk(bool): clock\n",
      "//     rst(bool): reset\n",
      "//     \n",
      "// Output:\n",
      "//     SerialOut(bool): Serial(wire) output data from `BusIn`\n",
      "// Note:\n",
      "//     Does not have a finsh serial write indicator \n",
      "\n",
      "input ReadBus;\n",
      "input [3:0] BusIn;\n",
      "output SerialOut;\n",
      "wire SerialOut;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "reg [3:0] Buffer;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: PISO_LOGIC\n",
      "    if (rst) begin\n",
      "        Buffer <= 0;\n",
      "    end\n",
      "    else if (ReadBus) begin\n",
      "        Buffer <= BusIn;\n",
      "    end\n",
      "    else begin\n",
      "        Buffer <= (Buffer >>> 1);\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign SerialOut = Buffer[0];\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('PISO');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PISO_RTL.png}}\n",
    "\\caption{\\label{fig:PISORTL} PISO Shift Register RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{PISO_SYN.png}}\n",
    "\\caption{\\label{fig:PISOSYN} PISO Shift Register Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench (!ToDo)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Serial-In Serial-Out (SISO)\n",
    "SISO are used to buffer input data like a primitive serial version of the First In First Out (FIFO) Memory. Or can be used for sampling of a wire input that not clock synced to an output that is clock sync"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def SISO(SerialIn, SerialOut, clk, rst, BufferSize):\n",
    "    \"\"\"\n",
    "    SISO Left Shift registor\n",
    "    \n",
    "    Input:\n",
    "        SerialIn(bool): serial input feed\n",
    "        clk(bool): clock signal\n",
    "        rst(bool):reset signal\n",
    "    \n",
    "    Output:\n",
    "        SerialOut(bool): serial out delayed by BufferSize\n",
    "    \n",
    "    Paramter:\n",
    "        BufferSize(int): size of SISO buffer, aka delay amount\n",
    "    \"\"\"\n",
    "    Buffer=Signal(modbv(0)[BufferSize:])\n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def logic():\n",
    "        if rst:\n",
    "            Buffer.next=0\n",
    "        else:\n",
    "            Buffer.next=concat(Buffer[BufferSize-1:0], SerialIn)\n",
    "    \n",
    "    @always_comb\n",
    "    def ReadLeftMostToSer():\n",
    "        SerialOut.next=Buffer[BufferSize-1]\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 27,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "array([1, 1, 1, 1, 0, 0, 0, 1, 1, 0, 0, 0, 1, 0, 0, 1, 1, 0, 1, 0])"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SerialInTVLen=20\n",
    "np.random.seed(71)\n",
    "SerialInTV=np.random.randint(0,2,20).astype(int)\n",
    "SerialInTV"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 28,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "SerialIn=Signal(bool(0)); Peeker(SerialIn, 'SerialIn')\n",
    "SerialOut=Signal(bool(0)); Peeker(SerialOut, 'SerialOut')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "BufferSize=4\n",
    "\n",
    "DUT=SISO(SerialIn, SerialOut, clk, rst, BufferSize)\n",
    "\n",
    "def SISO_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `SISO` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(SerialInTVLen):\n",
    "            SerialIn.next=int(SerialInTV[i])\n",
    "            yield clk.posedge\n",
    "        \n",
    "        for i in range(2):\n",
    "            if i==0:\n",
    "                SerialIn.next=0\n",
    "                rst.next=1\n",
    "            else:\n",
    "                rst.next=0\n",
    "            yield clk.posedge\n",
    "        \n",
    "        for i in range(BufferSize+1):\n",
    "            SerialIn.next=1\n",
    "            yield clk.posedge\n",
    "        \n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "        \n",
    "sim=Simulation(DUT, SISO_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 29,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"SerialIn\", \"wave\": \"1......0.....1...0.....1.0...1...0.1.0.....1.........\"}, {\"name\": \"SerialOut\", \"wave\": \"0......1.......0.....1...0.....1.0...1...0.........1.\"}, {\"name\": \"clk[0]\", \"wave\": \"01010101010101010101010101010101010101010101010101010\"}, {\"name\": \"rst[0]\", \"wave\": \"0......................................1.0...........\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 30,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>SerialIn</th>\n",
       "      <th>SerialOut</th>\n",
       "      <th>clk</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>39</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>40</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>41</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>42</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>43</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>44</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>45</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>46</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>47</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>48</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>49</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>50</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>51</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>52</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    SerialIn  SerialOut  clk  rst\n",
       "0          1          0    0    0\n",
       "1          1          0    1    0\n",
       "2          1          0    0    0\n",
       "3          1          0    1    0\n",
       "4          1          0    0    0\n",
       "5          1          0    1    0\n",
       "6          1          0    0    0\n",
       "7          0          1    1    0\n",
       "8          0          1    0    0\n",
       "9          0          1    1    0\n",
       "10         0          1    0    0\n",
       "11         0          1    1    0\n",
       "12         0          1    0    0\n",
       "13         1          1    1    0\n",
       "14         1          1    0    0\n",
       "15         1          0    1    0\n",
       "16         1          0    0    0\n",
       "17         0          0    1    0\n",
       "18         0          0    0    0\n",
       "19         0          0    1    0\n",
       "20         0          0    0    0\n",
       "21         0          1    1    0\n",
       "22         0          1    0    0\n",
       "23         1          1    1    0\n",
       "24         1          1    0    0\n",
       "25         0          0    1    0\n",
       "26         0          0    0    0\n",
       "27         0          0    1    0\n",
       "28         0          0    0    0\n",
       "29         1          0    1    0\n",
       "30         1          0    0    0\n",
       "31         1          1    1    0\n",
       "32         1          1    0    0\n",
       "33         0          0    1    0\n",
       "34         0          0    0    0\n",
       "35         1          0    1    0\n",
       "36         1          0    0    0\n",
       "37         0          1    1    0\n",
       "38         0          1    0    0\n",
       "39         0          1    1    1\n",
       "40         0          1    0    1\n",
       "41         0          0    1    0\n",
       "42         0          0    0    0\n",
       "43         1          0    1    0\n",
       "44         1          0    0    0\n",
       "45         1          0    1    0\n",
       "46         1          0    0    0\n",
       "47         1          0    1    0\n",
       "48         1          0    0    0\n",
       "49         1          0    1    0\n",
       "50         1          0    0    0\n",
       "51         1          1    1    0\n",
       "52         1          1    0    0"
      ]
     },
     "execution_count": 30,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SISOData=Peeker.to_dataframe()\n",
    "SISOData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/pandas/core/frame.py:3697: SettingWithCopyWarning: \n",
      "A value is trying to be set on a copy of a slice from a DataFrame\n",
      "\n",
      "See the caveats in the documentation: http://pandas.pydata.org/pandas-docs/stable/indexing.html#indexing-view-versus-copy\n",
      "  errors=errors)\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>SerialIn</th>\n",
       "      <th>SerialOut</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    SerialIn  SerialOut  rst\n",
       "0          1          0    0\n",
       "1          1          0    0\n",
       "2          1          0    0\n",
       "3          0          1    0\n",
       "4          0          1    0\n",
       "5          0          1    0\n",
       "6          1          1    0\n",
       "7          1          0    0\n",
       "8          0          0    0\n",
       "9          0          0    0\n",
       "10         0          1    0\n",
       "11         1          1    0\n",
       "12         0          0    0\n",
       "13         0          0    0\n",
       "14         1          0    0\n",
       "15         1          1    0\n",
       "16         0          0    0\n",
       "17         1          0    0\n",
       "18         0          1    0\n",
       "19         0          1    1\n",
       "20         0          0    0\n",
       "21         1          0    0\n",
       "22         1          0    0\n",
       "23         1          0    0\n",
       "24         1          0    0\n",
       "25         1          1    0"
      ]
     },
     "execution_count": 31,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SISOData=SISOData[SISOData['clk']==1]\n",
    "SISOData.drop('clk', inplace=True, axis=1)\n",
    "SISOData.reset_index(drop=True, inplace=True)\n",
    "SISOData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 32,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/ipykernel_launcher.py:1: SettingWithCopyWarning: \n",
      "A value is trying to be set on a copy of a slice from a DataFrame.\n",
      "Try using .loc[row_indexer,col_indexer] = value instead\n",
      "\n",
      "See the caveats in the documentation: http://pandas.pydata.org/pandas-docs/stable/indexing.html#indexing-view-versus-copy\n",
      "  \"\"\"Entry point for launching an IPython kernel.\n"
     ]
    },
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>SerialIn</th>\n",
       "      <th>SerialOut</th>\n",
       "      <th>rst</th>\n",
       "      <th>SerialOutS4</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>1.0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>1</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>NaN</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    SerialIn  SerialOut  rst  SerialOutS4\n",
       "0          1          0    0          1.0\n",
       "1          1          0    0          1.0\n",
       "2          1          0    0          1.0\n",
       "3          0          1    0          0.0\n",
       "4          0          1    0          0.0\n",
       "5          0          1    0          0.0\n",
       "6          1          1    0          1.0\n",
       "7          1          0    0          1.0\n",
       "8          0          0    0          0.0\n",
       "9          0          0    0          0.0\n",
       "10         0          1    0          0.0\n",
       "11         1          1    0          1.0\n",
       "12         0          0    0          0.0\n",
       "13         0          0    0          0.0\n",
       "14         1          0    0          1.0\n",
       "15         1          1    0          1.0\n",
       "16         0          0    0          0.0\n",
       "17         1          0    0          0.0\n",
       "18         0          1    0          0.0\n",
       "19         0          1    1          0.0\n",
       "20         0          0    0          0.0\n",
       "21         1          0    0          1.0\n",
       "22         1          0    0          NaN\n",
       "23         1          0    0          NaN\n",
       "24         1          0    0          NaN\n",
       "25         1          1    0          NaN"
      ]
     },
     "execution_count": 32,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SISOData['SerialOutS4']=SISOData['SerialOut'].shift(-4)\n",
    "SISOData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 33,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SISO Check:True\n"
     ]
    }
   ],
   "source": [
    "SISOCheck=(SISOData[:16]['SerialIn'] == SISOData[:16]['SerialOutS4'].astype(int)).all()\n",
    "print(f'SISO Check:{SISOCheck}')"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 34,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from SISO.v***\n",
      "\n",
      " // File: SISO.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:51:08 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module SISO (\n",
      "    SerialIn,\n",
      "    SerialOut,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// SISO Left Shift registor\n",
      "// \n",
      "// Input:\n",
      "//     SerialIn(bool): serial input feed\n",
      "//     clk(bool): clock signal\n",
      "//     rst(bool):reset signal\n",
      "// \n",
      "// Output:\n",
      "//     SerialOut(bool): serial out delayed by BufferSize\n",
      "// \n",
      "// Paramter:\n",
      "//     BufferSize(int): size of SISO buffer, aka delay amount\n",
      "\n",
      "input SerialIn;\n",
      "output SerialOut;\n",
      "wire SerialOut;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "reg [3:0] Buffer;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: SISO_LOGIC\n",
      "    if (rst) begin\n",
      "        Buffer <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        Buffer <= {Buffer[(4 - 1)-1:0], SerialIn};\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign SerialOut = Buffer[(4 - 1)];\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('SISO');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{SISO_RTL.png}}\n",
    "\\caption{\\label{fig:SISORTL} SISO Shift Register RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{SISO_SYN.png}}\n",
    "\\caption{\\label{fig:SISOSYN} SISO Shift Register Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(intbv(989338), '11110001100010011010')"
      ]
     },
     "execution_count": 35,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "#create BitVector for BufferGate_TBV\n",
    "SerialInTVs=intbv(int(''.join(SerialInTV.astype(str)), 2))[SerialInTVLen:]\n",
    "SerialInTVs, bin(SerialInTVs)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 36,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from SISO_TBV.v***\n",
      "\n",
      " // File: SISO_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:52:33 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module SISO_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `SISO` module\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg rst = 0;\n",
      "wire SerialOut;\n",
      "wire [19:0] SerialInTV;\n",
      "reg SerialIn = 0;\n",
      "reg [3:0] SISO0_0_Buffer = 0;\n",
      "\n",
      "assign SerialInTV = 20'd989338;\n",
      "\n",
      "\n",
      "always @(rst, SerialOut, SerialIn, clk) begin: SISO_TBV_PRINT_DATA\n",
      "    $write(\"%h\", SerialIn);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", SerialOut);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: SISO_TBV_SISO0_0_LOGIC\n",
      "    if (rst) begin\n",
      "        SISO0_0_Buffer <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        SISO0_0_Buffer <= {SISO0_0_Buffer[(4 - 1)-1:0], SerialIn};\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign SerialOut = SISO0_0_Buffer[(4 - 1)];\n",
      "\n",
      "\n",
      "initial begin: SISO_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: SISO_TBV_STIMULES\n",
      "    integer i;\n",
      "    for (i=0; i<20; i=i+1) begin\n",
      "        SerialIn <= SerialInTV[i];\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    for (i=0; i<2; i=i+1) begin\n",
      "        if ((i == 0)) begin\n",
      "            SerialIn <= 0;\n",
      "            rst <= 1;\n",
      "        end\n",
      "        else begin\n",
      "            rst <= 0;\n",
      "        end\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    for (i=0; i<(4 + 1); i=i+1) begin\n",
      "        SerialIn <= 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: SerialInTV\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "BufferSize=4\n",
    "\n",
    "@block\n",
    "def SISO_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `SISO` module\n",
    "    \"\"\"\n",
    "    \n",
    "    SerialIn=Signal(bool(0))\n",
    "    SerialOut=Signal(bool(0))\n",
    "    clk=Signal(bool(0))\n",
    "    rst=Signal(bool(0))\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(SerialIn, SerialOut, clk, rst)\n",
    "        \n",
    "    SerialInTV=Signal(SerialInTVs)\n",
    "\n",
    "    DUT=SISO(SerialIn, SerialOut, clk, rst, BufferSize)\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        for i in range(SerialInTVLen):\n",
    "            SerialIn.next=int(SerialInTV[i])\n",
    "            yield clk.posedge\n",
    "        \n",
    "        for i in range(2):\n",
    "            if i==0:\n",
    "                SerialIn.next=0\n",
    "                rst.next=1\n",
    "            else:\n",
    "                rst.next=0\n",
    "            yield clk.posedge\n",
    "        \n",
    "        for i in range(BufferSize+1):\n",
    "            SerialIn.next=1\n",
    "            yield clk.posedge\n",
    "        \n",
    "        raise StopSimulation()\n",
    "    \n",
    "    return instances()\n",
    "        \n",
    "TB=SISO_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('SISO_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Serial-In Parallel-Out (SIPO)\n",
    "used to translate single wire (serial) data to but (parallel) data, a common example is the read line of a UART"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 37,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def SIPO(SerialIn, BusOut, clk, rst):\n",
    "    \"\"\"\n",
    "    Serial In Parallel Out right shift regestor\n",
    "    \n",
    "    Input:\n",
    "        SerialIn(bool): Serial wire input\n",
    "        clk(bool): clock\n",
    "        rst(bool): reset\n",
    "        \n",
    "    Output:\n",
    "        BusOut(bitVec): Parallel(Bus) output data from `SerialWire`\n",
    "    \"\"\"\n",
    "    \n",
    "    Buffer=Signal(modbv(0)[len(BusOut):])\n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def logic():\n",
    "        if rst:\n",
    "            Buffer.next=0\n",
    "        else:\n",
    "            Buffer.next=concat(Buffer[len(Buffer):0],SerialIn)\n",
    "    \n",
    "    @always_comb\n",
    "    def OuputBuffer():\n",
    "        BusOut.next=Buffer\n",
    "    \n",
    "    return instances()"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 38,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "[11 13  0]\n"
     ]
    },
    {
     "data": {
      "image/png": "iVBORw0KGgoAAAANSUhEUgAAAc0AAAAUBAMAAAAdLXt9AAAAMFBMVEX///8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAv3aB7AAAAD3RSTlMAdt3NMolEVO8Qq5lmIrurE6D6AAAACXBIWXMAAA7EAAAOxAGVKw4bAAAB/0lEQVRYCd2WP0sDQRTEJ9HkOIwxWtoIIoiFEEQQrPINjChWFvkGprQRLWys/AOCaKGFhaBgQGxS2Qh2+g20thAkiKiNGxMw+/Y9mOJIkXT3y+zOzO3e3mFkFj3/y81UsKK3PFld1v9IkrImmi6+vS/JLCbLtHqu78kRmMPBUwAVHaKdQEYz1kTT9VXjaelssr+e8eV10DO3hUxRTKPpcFz/EjLQjDXRdHgAlqSzydrrORb0zJ8hCguEOiAVyljGmqi6V2BTxjaZ2XPoDNlPebuQcE/WRNV9A2tVkdBkZs/TGrLvYhYk3ZM10XTxj+tZ8BPazOz5XEb/hz+Lu0p4PVkTTTfo0i2U/YQ2s3vWutGTNHlWdINuPYOeJjN7alsl8fVkTTSdvUf9NW7pzJ7u0Y+6cQ5RJmoYd+ZsKueQzsye+RfkwhdGws8na6Lq3oDHPX/tYDKzp3s1DxTFLInvW9ZE1blvghsZ0GT/PeOGP2gSRyXJmudtwJrfCafilrCMNdF06Wq8LY1N1upZ352/w7i/CQ6HzyGZphu4aFwhPeXdJJaBNdF08eJoSRqbrL2ezZTRk5f174Jl2AjH0ow10XSsSUfPjBKVZSgrg1nGmmg61rij574SlWVxIRzMMrAmmo416eh5F0YFy3LKWJbRJloY1sT1HJlQQvYYSo1XfgEc6ASIKHYtUgAAAABJRU5ErkJggg==\n",
      "text/latex": [
       "$$\\left [ 1, \\quad 0, \\quad 1, \\quad 1, \\quad 1, \\quad 1, \\quad 0, \\quad 1, \\quad 0, \\quad 0, \\quad 0, \\quad 0\\right ]$$"
      ],
      "text/plain": [
       "[1, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0]"
      ]
     },
     "execution_count": 38,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "TestData=np.random.randint(0, 2**4, 3)\n",
    "print(TestData)\n",
    "TestDataBin=\"\".join([bin(i, 4) for i in TestData])\n",
    "TestDataBin=[int(i) for i in TestDataBin]\n",
    "TestDataBin"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 39,
   "metadata": {},
   "outputs": [],
   "source": [
    "Peeker.clear()\n",
    "SerialIn=Signal(bool(0)); Peeker(SerialIn, 'SerialIn')\n",
    "BusOut=Signal(intbv(0)[4:]); Peeker(BusOut, 'BusOut')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "\n",
    "DUT=SIPO(SerialIn, BusOut, clk, rst)\n",
    "\n",
    "def SIPO_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `SIPO` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i<len(TestDataBin):\n",
    "                SerialIn.next=TestDataBin[i]\n",
    "            elif i==len(TestDataBin):\n",
    "                pass\n",
    "            elif i>len(TestDataBin):\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "\n",
    "\n",
    "        \n",
    "        raise StopSimulation()\n",
    "        \n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, SIPO_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 40,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"BusOut\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.\", \"data\": [\"0\", \"1\", \"2\", \"5\", \"b\", \"7\", \"f\", \"e\", \"d\", \"a\", \"4\", \"8\", \"0\"]}, {\"name\": \"SerialIn\", \"wave\": \"10.1.......0.1.0.........\"}, {\"name\": \"clk[0]\", \"wave\": \"0101010101010101010101010\"}, {\"name\": \"rst[0]\", \"wave\": \"0........................\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 41,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>BusOut</th>\n",
       "      <th>SerialIn</th>\n",
       "      <th>BusBits</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "      <td>0001</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>2</td>\n",
       "      <td>1</td>\n",
       "      <td>0010</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>5</td>\n",
       "      <td>1</td>\n",
       "      <td>0101</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>11</td>\n",
       "      <td>1</td>\n",
       "      <td>1011</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>7</td>\n",
       "      <td>1</td>\n",
       "      <td>0111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "      <td>1111</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>14</td>\n",
       "      <td>1</td>\n",
       "      <td>1110</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>13</td>\n",
       "      <td>0</td>\n",
       "      <td>1101</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>10</td>\n",
       "      <td>0</td>\n",
       "      <td>1010</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>4</td>\n",
       "      <td>0</td>\n",
       "      <td>0100</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "      <td>1000</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "      <td>0000</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "    BusOut  SerialIn BusBits\n",
       "0        1         0    0001\n",
       "1        2         1    0010\n",
       "2        5         1    0101\n",
       "3       11         1    1011\n",
       "4        7         1    0111\n",
       "5       15         0    1111\n",
       "6       14         1    1110\n",
       "7       13         0    1101\n",
       "8       10         0    1010\n",
       "9        4         0    0100\n",
       "10       8         0    1000\n",
       "11       0         0    0000"
      ]
     },
     "execution_count": 41,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "SIPOData=Peeker.to_dataframe(); \n",
    "SIPOData=SIPOData[SIPOData['clk']==1]\n",
    "SIPOData.drop(['clk', 'rst'], axis=1, inplace=True)\n",
    "SIPOData['BusBits']=SIPOData['BusOut'].apply(lambda x:bin(x, 4))\n",
    "SIPOData.reset_index(drop=True, inplace=True)\n",
    "SIPOData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 42,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "(array([11, 13,  0]), [1, 0, 1, 1, 1, 1, 0, 1, 0, 0, 0, 0])"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "TestData, TestDataBin"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 43,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from SIPO.v***\n",
      "\n",
      " // File: SIPO.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:52:43 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module SIPO (\n",
      "    SerialIn,\n",
      "    BusOut,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// Serial In Parallel Out right shift regestor\n",
      "// \n",
      "// Input:\n",
      "//     SerialIn(bool): Serial wire input\n",
      "//     clk(bool): clock\n",
      "//     rst(bool): reset\n",
      "//     \n",
      "// Output:\n",
      "//     BusOut(bitVec): Parallel(Bus) output data from `SerialWire`\n",
      "\n",
      "input SerialIn;\n",
      "output [3:0] BusOut;\n",
      "wire [3:0] BusOut;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "reg [3:0] Buffer = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: SIPO_LOGIC\n",
      "    if (rst) begin\n",
      "        Buffer <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        Buffer <= {Buffer[4-1:0], SerialIn};\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign BusOut = Buffer;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:309: ToVerilogWarning: Port is not used: SerialIn\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('SIPO');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{SIPO_RTL.png}}\n",
    "\\caption{\\label{fig:SIPORTL} SIPO Shift Register RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{SIPO_SYN.png}}\n",
    "\\caption{\\label{fig:SIPOSYN} SIPO Shift Register Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 44,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "intbv(3024)"
      ]
     },
     "execution_count": 44,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "V=int(''.join([str(i) for i in TestDataBin]), 2)\n",
    "SerialVal=intbv(V)[len(TestDataBin):]\n",
    "SerialVal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 45,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from SIPO_TBV.v***\n",
      "\n",
      " // File: SIPO_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:52:49 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module SIPO_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `SIPO` module\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "wire rst;\n",
      "reg SerialIn = 0;\n",
      "wire [3:0] BusOut;\n",
      "wire [11:0] SerialVals;\n",
      "reg [3:0] SIPO0_0_Buffer = 0;\n",
      "\n",
      "assign rst = 1'd0;\n",
      "assign SerialVals = 12'd3024;\n",
      "\n",
      "\n",
      "always @(rst, BusOut, SerialIn, clk) begin: SIPO_TBV_PRINT_DATA\n",
      "    $write(\"%h\", SerialIn);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", BusOut);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: SIPO_TBV_SIPO0_0_LOGIC\n",
      "    if (rst) begin\n",
      "        SIPO0_0_Buffer <= 0;\n",
      "    end\n",
      "    else begin\n",
      "        SIPO0_0_Buffer <= {SIPO0_0_Buffer[4-1:0], SerialIn};\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign BusOut = SIPO0_0_Buffer;\n",
      "\n",
      "\n",
      "initial begin: SIPO_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: SIPO_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i < 12)) begin\n",
      "            SerialIn <= SerialVals[i];\n",
      "        end\n",
      "        else if ((i == 12)) begin\n",
      "            // pass\n",
      "        end\n",
      "        else if ((i > 12)) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "    $finish;\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: rst\n",
      "  category=ToVerilogWarning\n",
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: SerialVals\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def SIPO_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `SIPO` module\n",
    "    \"\"\"\n",
    "    SerialVals=Signal(SerialVal)\n",
    "    SerialIn=Signal(bool(0))\n",
    "    BusOut=Signal(intbv(0)[4:])\n",
    "    clk=Signal(bool(0))\n",
    "    rst=Signal(bool(0))\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(SerialIn, BusOut, clk, rst)\n",
    "\n",
    "\n",
    "    \n",
    "    DUT=SIPO(SerialIn, BusOut, clk, rst)\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i<len(TestDataBin):\n",
    "                SerialIn.next=SerialVals[i]\n",
    "            elif i==len(TestDataBin):\n",
    "                pass\n",
    "            elif i>len(TestDataBin):\n",
    "                raise StopSimulation()\n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "\n",
    "\n",
    "        \n",
    "        raise StopSimulation()\n",
    "        \n",
    "    \n",
    "    return instances()\n",
    "\n",
    "TB=SIPO_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('SIPO_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Cyclic Shift Register Johnson Counter\n",
    "The Johnson Counter is implemented in this notebook about shift registers since in reality, a Johnson Counter is a cyclic shift register with single bit inversion. Hence the Johnson Counter, which goes by the other name of a Mobius Ring Counter. The following are aspects of Johnson Counter by Sougata Bhattacharjee [https://www.quora.com/What-is-the-difference-between-a-Johnson-counter-and-a-ring-counter]\n",
    "\n",
    "\\begin{itemize}\n",
    "\\item In a Johnson Counter the output bar or Q(bar) of the last flip-flop is connected to the input of the first flip-flop\n",
    "\n",
    "\\item If $n$ is the number of the flip-flop used, then the total number of states used is $2n$.\n",
    "\n",
    "\\item The Johnson Counter is also known as walking counter, switching tail counter and is mostly used in phase shift or function generator.\n",
    "\n",
    "\\item The decoding circuit is complex as compared to a ring counter.\n",
    "\n",
    "\\item If input frequency is $f$ in Johnson Counter,then the output is $\\dfrac{f}{2n}$.\n",
    "\n",
    "\\item The total number of unused states in Johnson Counter is $(2^n - 2n)$\n",
    "\n",
    "\\item The main problem with Johnson counter is that once it enters into an unused state it is in a lockout state\n",
    "\n",
    "\\end{itemize}\n",
    "\n",
    "\n",
    "For a four-bit Johnson Counter, the next state diagram is given by the following table from [wikipedga](https://en.wikipedia.org/wiki/Ring_counter)\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=1cm]{JohnsonCounterTable.png}}\n",
    "\\caption{\\label{fig:JohnsonTable} 4-bit Ring Counter next state table from [wikipedia](https://en.wikipedia.org/wiki/Ring_counter#Four-bit_ring-counter_sequences)}\n",
    "\\end{figure}\n",
    "\n",
    "whereupon examining the next state table for the Johnson counter we can see why a Johnson counter is also called a Mobius counter\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 46,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "`Left` state repersentation is 0\n",
      "`Halt` state repersentation is 1\n",
      "`Right` state repersentation is 10\n"
     ]
    }
   ],
   "source": [
    "#Create the Direction States for Johnson Counter\n",
    "DirStates=enum('Left','Halt','Right')\n",
    "print(f\"`Left` state repersentation is {bin(DirStates.Left)}\")\n",
    "print(f\"`Halt` state repersentation is {bin(DirStates.Halt)}\")\n",
    "print(f\"`Right` state repersentation is {bin(DirStates.Right)}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 47,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def JohnsonCount3(Dir, q, clk, rst):\n",
    "    \"\"\"\n",
    "    Based of the `jc2` exsample from the myHDL website \n",
    "    http://www.myhdl.org/docs/examples/jc2.html\n",
    "    \n",
    "    Input:\n",
    "        Dir(state): Left,Right, Halt Direction States\n",
    "        clk(bool): input clock\n",
    "        rst(bool): reset signal\n",
    "    \n",
    "    Ouput:\n",
    "        q(bitVec): the values in the D flip flops(aka counter)\n",
    "    \"\"\"\n",
    "    \n",
    "    q_i=Signal(intbv(0)[len(q):])\n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def JCStateMachine():\n",
    "        #moore state machine\n",
    "        if rst:\n",
    "            q_i.next=0\n",
    "        \n",
    "        elif Dir==DirStates.Left:\n",
    "            #set bit slice from left most to one from the right\n",
    "            #from bit slice from one to the left to the right most\n",
    "            q_i.next[len(q_i):1]=q_i[len(q_i)-1:]\n",
    "            #set next right most bit to negated one to the left bit\n",
    "            q_i.next[0]=not q_i[len(q_i)-1]\n",
    "        \n",
    "        elif Dir==DirStates.Halt:\n",
    "            #create circular stop\n",
    "            q_i.next=q_i\n",
    "        \n",
    "        elif Dir==DirStates.Right:\n",
    "            #set bit slice from one from the left to right most\n",
    "            #from bit slice left most bit to one from the right\n",
    "            q_i.next[len(q_i)-1:]=q_i[len(q_i):1]\n",
    "            #set next one bit from the right to be negated left most bit  \n",
    "            q_i.next[len(q_i)-1]=not q_i[0]\n",
    "            \n",
    "            \n",
    "    \n",
    "    @always_comb\n",
    "    def OuputBuffer():\n",
    "        q.next=q_i\n",
    "    \n",
    "    return instances()\n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 48,
   "metadata": {},
   "outputs": [],
   "source": [
    "BitSize=4\n",
    "Peeker.clear()\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "q=Signal(intbv(0)[BitSize:]); Peeker(q, 'q')\n",
    "Dir=Signal(DirStates.Right); Peeker(Dir, 'Dir')\n",
    "\n",
    "DUT=JohnsonCount3(Dir, q, clk, rst)\n",
    "\n",
    "def JohnsonCount3_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `RingCounter` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==2*2*BitSize:\n",
    "                Dir.next=DirStates.Left\n",
    "            elif i==4*2*BitSize:\n",
    "                rst.next=1\n",
    "            elif i==4*2*BitSize+1:\n",
    "                rst.next=0\n",
    "            elif i==4*2*BitSize+2:\n",
    "                Dir.next=DirStates.Halt\n",
    "            \n",
    "            \n",
    "            if i==5*2*BitSize:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, JohnsonCount3_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 49,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"clk\", \"wave\": \"0101010101010101010101010101010101010101010101010101010101010101010101010101010\"}, {\"name\": \"rst\", \"wave\": \"0..............................................................1.0.............\"}, {\"name\": \"Dir[0]\", \"wave\": \"=..............................=...................................=...........\", \"data\": [\"Right\", \"Left\", \"Halt\"]}, {\"name\": \"q[0]\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=.=...........\", \"data\": [\"0\", \"8\", \"c\", \"e\", \"f\", \"7\", \"3\", \"1\", \"0\", \"8\", \"c\", \"e\", \"f\", \"7\", \"3\", \"1\", \"0\", \"1\", \"3\", \"7\", \"f\", \"e\", \"c\", \"8\", \"0\", \"1\", \"3\", \"7\", \"f\", \"e\", \"c\", \"8\", \"0\", \"1\", \"3\"]}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 50,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Right</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Right</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Right</td>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Right</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Right</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Right</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Right</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Right</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Right</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Right</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Right</td>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Right</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Right</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Right</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Right</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>Left</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>Left</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Left</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Left</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>Left</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>Left</td>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>Left</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>Left</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>Left</td>\n",
       "      <td>0</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>Left</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>Left</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>Left</td>\n",
       "      <td>7</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>Left</td>\n",
       "      <td>15</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>Left</td>\n",
       "      <td>14</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>Left</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>Left</td>\n",
       "      <td>8</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>Left</td>\n",
       "      <td>0</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>Left</td>\n",
       "      <td>1</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>Halt</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>Halt</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>Halt</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>Halt</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>Halt</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>Halt</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      Dir   q  rst\n",
       "0   Right   8    0\n",
       "1   Right  12    0\n",
       "2   Right  14    0\n",
       "3   Right  15    0\n",
       "4   Right   7    0\n",
       "5   Right   3    0\n",
       "6   Right   1    0\n",
       "7   Right   0    0\n",
       "8   Right   8    0\n",
       "9   Right  12    0\n",
       "10  Right  14    0\n",
       "11  Right  15    0\n",
       "12  Right   7    0\n",
       "13  Right   3    0\n",
       "14  Right   1    0\n",
       "15   Left   0    0\n",
       "16   Left   1    0\n",
       "17   Left   3    0\n",
       "18   Left   7    0\n",
       "19   Left  15    0\n",
       "20   Left  14    0\n",
       "21   Left  12    0\n",
       "22   Left   8    0\n",
       "23   Left   0    0\n",
       "24   Left   1    0\n",
       "25   Left   3    0\n",
       "26   Left   7    0\n",
       "27   Left  15    0\n",
       "28   Left  14    0\n",
       "29   Left  12    0\n",
       "30   Left   8    0\n",
       "31   Left   0    1\n",
       "32   Left   1    0\n",
       "33   Halt   3    0\n",
       "34   Halt   3    0\n",
       "35   Halt   3    0\n",
       "36   Halt   3    0\n",
       "37   Halt   3    0\n",
       "38   Halt   3    0"
      ]
     },
     "execution_count": 50,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "JohnsonCount3Data=Peeker.to_dataframe()\n",
    "JohnsonCount3Data=JohnsonCount3Data[JohnsonCount3Data['clk']==1]\n",
    "JohnsonCount3Data.drop('clk', axis=1, inplace=True)\n",
    "JohnsonCount3Data.reset_index(drop=True, inplace=True)\n",
    "JohnsonCount3Data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 51,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Right</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Right</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Right</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Right</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Right</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Right</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Right</td>\n",
       "      <td>0000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Right</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Right</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Right</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Right</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Right</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Right</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>Left</td>\n",
       "      <td>0000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>Left</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Left</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>Left</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>Left</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>Left</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>Left</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>Left</td>\n",
       "      <td>0000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>Left</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>Left</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>Left</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>Left</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>Left</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>Left</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>Left</td>\n",
       "      <td>0000</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>Left</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      Dir     q  rst\n",
       "0   Right  1000    0\n",
       "1   Right  1100    0\n",
       "2   Right  1110    0\n",
       "3   Right  1111    0\n",
       "4   Right  0111    0\n",
       "5   Right  0011    0\n",
       "6   Right  0001    0\n",
       "7   Right  0000    0\n",
       "8   Right  1000    0\n",
       "9   Right  1100    0\n",
       "10  Right  1110    0\n",
       "11  Right  1111    0\n",
       "12  Right  0111    0\n",
       "13  Right  0011    0\n",
       "14  Right  0001    0\n",
       "15   Left  0000    0\n",
       "16   Left  0001    0\n",
       "17   Left  0011    0\n",
       "18   Left  0111    0\n",
       "19   Left  1111    0\n",
       "20   Left  1110    0\n",
       "21   Left  1100    0\n",
       "22   Left  1000    0\n",
       "23   Left  0000    0\n",
       "24   Left  0001    0\n",
       "25   Left  0011    0\n",
       "26   Left  0111    0\n",
       "27   Left  1111    0\n",
       "28   Left  1110    0\n",
       "29   Left  1100    0\n",
       "30   Left  1000    0\n",
       "31   Left  0000    1\n",
       "32   Left  0001    0\n",
       "33   Halt  0011    0\n",
       "34   Halt  0011    0\n",
       "35   Halt  0011    0\n",
       "36   Halt  0011    0\n",
       "37   Halt  0011    0\n",
       "38   Halt  0011    0"
      ]
     },
     "execution_count": 51,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "JohnsonCount3Data['q']=JohnsonCount3Data['q'].apply(lambda x:bin(x, BitSize))\n",
    "JohnsonCount3Data"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 52,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Right</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Right</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Right</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Right</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Right</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Right</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Right</td>\n",
       "      <td>0000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Right</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Right</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Right</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Right</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Right</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Right</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      Dir     q  rst\n",
       "0   Right  1000    0\n",
       "1   Right  1100    0\n",
       "2   Right  1110    0\n",
       "3   Right  1111    0\n",
       "4   Right  0111    0\n",
       "5   Right  0011    0\n",
       "6   Right  0001    0\n",
       "7   Right  0000    0\n",
       "8   Right  1000    0\n",
       "9   Right  1100    0\n",
       "10  Right  1110    0\n",
       "11  Right  1111    0\n",
       "12  Right  0111    0\n",
       "13  Right  0011    0\n",
       "14  Right  0001    0"
      ]
     },
     "execution_count": 52,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "JohnsonCount3Data[JohnsonCount3Data['Dir']==DirStates.Right]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 53,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>Left</td>\n",
       "      <td>0000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>Left</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Left</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>19</th>\n",
       "      <td>Left</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>20</th>\n",
       "      <td>Left</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>21</th>\n",
       "      <td>Left</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>22</th>\n",
       "      <td>Left</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>23</th>\n",
       "      <td>Left</td>\n",
       "      <td>0000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>24</th>\n",
       "      <td>Left</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>25</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>26</th>\n",
       "      <td>Left</td>\n",
       "      <td>0111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>27</th>\n",
       "      <td>Left</td>\n",
       "      <td>1111</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>28</th>\n",
       "      <td>Left</td>\n",
       "      <td>1110</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>29</th>\n",
       "      <td>Left</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>30</th>\n",
       "      <td>Left</td>\n",
       "      <td>1000</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>31</th>\n",
       "      <td>Left</td>\n",
       "      <td>0000</td>\n",
       "      <td>1</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>32</th>\n",
       "      <td>Left</td>\n",
       "      <td>0001</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "     Dir     q  rst\n",
       "15  Left  0000    0\n",
       "16  Left  0001    0\n",
       "17  Left  0011    0\n",
       "18  Left  0111    0\n",
       "19  Left  1111    0\n",
       "20  Left  1110    0\n",
       "21  Left  1100    0\n",
       "22  Left  1000    0\n",
       "23  Left  0000    0\n",
       "24  Left  0001    0\n",
       "25  Left  0011    0\n",
       "26  Left  0111    0\n",
       "27  Left  1111    0\n",
       "28  Left  1110    0\n",
       "29  Left  1100    0\n",
       "30  Left  1000    0\n",
       "31  Left  0000    1\n",
       "32  Left  0001    0"
      ]
     },
     "execution_count": 53,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "JohnsonCount3Data[JohnsonCount3Data['Dir']==DirStates.Left]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 54,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>33</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>34</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>35</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>36</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>37</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>38</th>\n",
       "      <td>Halt</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "     Dir     q  rst\n",
       "33  Halt  0011    0\n",
       "34  Halt  0011    0\n",
       "35  Halt  0011    0\n",
       "36  Halt  0011    0\n",
       "37  Halt  0011    0\n",
       "38  Halt  0011    0"
      ]
     },
     "execution_count": 54,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "JohnsonCount3Data[JohnsonCount3Data['Dir']==DirStates.Halt]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog  Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 55,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from JohnsonCount3.v***\n",
      "\n",
      " // File: JohnsonCount3.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:53:01 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module JohnsonCount3 (\n",
      "    Dir,\n",
      "    q,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// Based of the `jc2` exsample from the myHDL website \n",
      "// http://www.myhdl.org/docs/examples/jc2.html\n",
      "// \n",
      "// Input:\n",
      "//     Dir(state): Left,Right, Halt Direction States\n",
      "//     clk(bool): input clock\n",
      "//     rst(bool): reset signal\n",
      "// \n",
      "// Ouput:\n",
      "//     q(bitVec): the values in the D flip flops(aka counter)\n",
      "\n",
      "input [1:0] Dir;\n",
      "output [3:0] q;\n",
      "wire [3:0] q;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "reg [3:0] q_i = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: JOHNSONCOUNT3_JCSTATEMACHINE\n",
      "    if (rst) begin\n",
      "        q_i <= 0;\n",
      "    end\n",
      "    else if ((Dir == 2'b00)) begin\n",
      "        q_i[4-1:1] <= q_i[(4 - 1)-1:0];\n",
      "        q_i[0] <= (!q_i[(4 - 1)]);\n",
      "    end\n",
      "    else if ((Dir == 2'b01)) begin\n",
      "        q_i <= q_i;\n",
      "    end\n",
      "    else if ((Dir == 2'b10)) begin\n",
      "        q_i[(4 - 1)-1:0] <= q_i[4-1:1];\n",
      "        q_i[(4 - 1)] <= (!q_i[0]);\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign q = q_i;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('JohnsonCount3');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{JohnsonCount3_RTL.png}}\n",
    "\\caption{\\label{fig:JC3RTL} JohnsonCount3 RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{JohnsonCount3_SYN.png}}\n",
    "\\caption{\\label{fig:JC3SYN} JohnsonCount3 Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{JohnsonCount3_IMP.png}}\n",
    "\\caption{\\label{fig:BGIMP} JohnsonCount3 Implementated Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 56,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from JohnsonCount3_TBV.v***\n",
      "\n",
      " // File: JohnsonCount3_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:53:06 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module JohnsonCount3_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> Verilog Testbench for `UpDown_Counter` module\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg rst = 0;\n",
      "wire [3:0] q;\n",
      "reg [1:0] Dir = 2'b10;\n",
      "reg [3:0] JohnsonCount30_0_q_i = 0;\n",
      "\n",
      "\n",
      "\n",
      "always @(rst, q, Dir, clk) begin: JOHNSONCOUNT3_TBV_PRINT_DATA\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", q);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", Dir);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: JOHNSONCOUNT3_TBV_JOHNSONCOUNT30_0_JCSTATEMACHINE\n",
      "    if (rst) begin\n",
      "        JohnsonCount30_0_q_i <= 0;\n",
      "    end\n",
      "    else if ((Dir == 2'b00)) begin\n",
      "        JohnsonCount30_0_q_i[4-1:1] <= JohnsonCount30_0_q_i[(4 - 1)-1:0];\n",
      "        JohnsonCount30_0_q_i[0] <= (!JohnsonCount30_0_q_i[(4 - 1)]);\n",
      "    end\n",
      "    else if ((Dir == 2'b01)) begin\n",
      "        JohnsonCount30_0_q_i <= JohnsonCount30_0_q_i;\n",
      "    end\n",
      "    else if ((Dir == 2'b10)) begin\n",
      "        JohnsonCount30_0_q_i[(4 - 1)-1:0] <= JohnsonCount30_0_q_i[4-1:1];\n",
      "        JohnsonCount30_0_q_i[(4 - 1)] <= (!JohnsonCount30_0_q_i[0]);\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign q = JohnsonCount30_0_q_i;\n",
      "\n",
      "\n",
      "initial begin: JOHNSONCOUNT3_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: JOHNSONCOUNT3_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i == ((2 * 2) * 4))) begin\n",
      "            Dir <= 2'b00;\n",
      "        end\n",
      "        else if ((i == ((4 * 2) * 4))) begin\n",
      "            rst <= 1;\n",
      "        end\n",
      "        else if ((i == (((4 * 2) * 4) + 1))) begin\n",
      "            rst <= 0;\n",
      "        end\n",
      "        else if ((i == (((4 * 2) * 4) + 2))) begin\n",
      "            Dir <= 2'b01;\n",
      "        end\n",
      "        else begin\n",
      "            // pass\n",
      "        end\n",
      "        if ((i == ((5 * 2) * 4))) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "@block\n",
    "def JohnsonCount3_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> Verilog Testbench for `UpDown_Counter` module\n",
    "    \"\"\"\n",
    "    \n",
    "    clk=Signal(bool(0))\n",
    "    rst=Signal(bool(0))\n",
    "    q=Signal(intbv(0)[BitSize:])\n",
    "    Dir=Signal(DirStates.Right)\n",
    "    \n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(clk, rst, q, Dir)\n",
    "\n",
    "    DUT=JohnsonCount3(Dir, q, clk, rst)\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==2*2*BitSize:\n",
    "                Dir.next=DirStates.Left\n",
    "            elif i==4*2*BitSize:\n",
    "                rst.next=1\n",
    "            elif i==4*2*BitSize+1:\n",
    "                rst.next=0\n",
    "            elif i==4*2*BitSize+2:\n",
    "                Dir.next=DirStates.Halt\n",
    "            else:\n",
    "                pass\n",
    "            \n",
    "            \n",
    "            if i==5*2*BitSize:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "TB=JohnsonCount3_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('JohnsonCount3_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Deployment"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Board Constraints"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 57,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Constraint file from PYNQ_Z1Constraints_JohnsonCount3.xdc***\n",
      "\n",
      " ## PYNQ-Z1 Constraint File for JohnsonCount3\n",
      "## Based on https://github.com/Xilinx/PYNQ/blob/master/sdbuild/boot_configs/Pynq-Z1-defconfig/constraints.xdc\n",
      "\n",
      "\n",
      "##Switches\n",
      "\n",
      "set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports {Dir[0]}]; ##SW0\n",
      "set_property -dict {PACKAGE_PIN M19 IOSTANDARD LVCMOS33} [get_ports {Dir[1]}]; ##SW1\n",
      "\n",
      "##LEDs\n",
      "\n",
      "set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {q[0]}]; ##LED0\n",
      "set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {q[1]}]; ##LED1\n",
      "set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {q[2]}]; ##LED2\n",
      "set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {q[3]}]; ##LED3\n",
      "\n",
      "set_property -dict { PACKAGE_PIN D19   IOSTANDARD LVCMOS33 } [get_ports { rst }]; ##btn[0]\n",
      "set_property -dict { PACKAGE_PIN L19   IOSTANDARD LVCMOS33 } [get_ports { clk }]; ##btn[3]\n",
      "## Needed since if constraints even thinks a clock port is going to be connected to a non clock driver it wont synthize without it\n",
      "set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}];\n",
      "##should only be done for teaching and realy only on LOW (nearly none) jitter (Bouncy) sources \n",
      "\n"
     ]
    }
   ],
   "source": [
    "ConstraintXDCTextReader('PYNQ_Z1Constraints_JohnsonCount3');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Pay attention to line 22 that follows of setting the `clk` input signal to Button 3\n",
    "```\n",
    "set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}];\n",
    "\n",
    "```\n",
    "This is needed in the constraint file in order for the Implementation and Bitstream to work. What this line says to Vivado is \"I know that a clock signal is hooked up to a nonstandard clock source, go ahead and make the connection so\". This is because the internal rule checking in vivado will raise errors if one attempts to connect a nonclock source to what it perceives (in this case correctly) should be a clock input. Normally this should not be done this way. But because this is for teaching and the `JohnsonCount3` was to be implemented as a stand-alone module without a clock divider at a clock speed of Hertz (FPGAs typically have Megahertz built-in clocks) this had to be done. "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Deployment Results\n",
    "YouTube:[Bi-Directional Johnson Counter from myHDL on the PYNQ-Z1\n",
    "](https://www.youtube.com/watch?v=UulvPq7Tk_Q)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# Cyclic Shift Register Ring Counter\n",
    "Like the Johnson Counter, which is the Mobius ring version of the Ring Counter, a Ring Counter is, in reality, a cyclic shift register since it simply shift the bits in its memory left or right. The following are \n",
    "aspects of Ring Counter by Sougata Bhattacharjee [https://www.quora.com/What-is-the-difference-between-a-Johnson-counter-and-a-ring-counter]\n",
    "\n",
    "\\begin{itemize}\n",
    "\\item In a ring counter, the output of the last flip-flop is connected to the input of the first flip-flop.\n",
    "\n",
    "\\item If $n$ is the number of flip-flops that are used in ring counter, the number of possible states are also $n$.That means the number of states is equal to the number of flip-flops used.\n",
    "\n",
    "\\item A Ring counter is mostly used in Successive approximation type ADC and stepper motor control. \n",
    "\n",
    "\\item Decoding is easy in a ring counter as the number of states is equal to the number of flip-flops.\n",
    "\n",
    "\\item If the input frequency to a ring counter is $f$ then the output frequency $\\dfrac{f}{n}$.\n",
    "\n",
    "\\item The total number of unused states in the ring counter is $(2^n - n)$.\n",
    "\n",
    "\\end{itemize}\n",
    "\n",
    "For a four-bit ring counter, the next state diagram is given by the following table from [wikipedga](https://en.wikipedia.org/wiki/Ring_counter)\n",
    "\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=1cm]{RingCounterTable.png}}\n",
    "\\caption{\\label{fig:RingTable} 4-bit Ring Counter next state table from [wikipedia](https://en.wikipedia.org/wiki/Ring_counter#Four-bit_ring-counter_sequences)}\n",
    "\\end{figure}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL Module"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 58,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "`Left` state repersentation is 0\n",
      "`Halt` state repersentation is 1\n",
      "`Right` state repersentation is 10\n"
     ]
    }
   ],
   "source": [
    "#Create the Direction States for Ring Counter\n",
    "DirStates=enum('Left','Halt','Right')\n",
    "print(f\"`Left` state repersentation is {bin(DirStates.Left)}\")\n",
    "print(f\"`Halt` state repersentation is {bin(DirStates.Halt)}\")\n",
    "print(f\"`Right` state repersentation is {bin(DirStates.Right)}\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 59,
   "metadata": {},
   "outputs": [],
   "source": [
    "@block\n",
    "def RingCounter(seed, Dir, q, clk, rst):\n",
    "    \"\"\"\n",
    "    Seedable and direction controlable ring counter in myHDL\n",
    "    \n",
    "    Input:\n",
    "        seed(bitvec): intial value for ring counter\n",
    "        Dir(enum): Direction contorl signal\n",
    "        clk(bool): clock\n",
    "        rst(bool): reset\n",
    "    Output\n",
    "    \"\"\"\n",
    "    q_i=Signal(intbv(int(seed))[len(q):])\n",
    "    @always(clk.posedge, rst.negedge)\n",
    "    def RCStateMachine():\n",
    "        #moore state machine\n",
    "        if rst:\n",
    "            q_i.next=seed\n",
    "        elif Dir==DirStates.Left:\n",
    "            q_i.next=concat(q_i[len(q_i)-1:0],q_i[len(q_i)-1])\n",
    "\n",
    "        elif Dir==DirStates.Halt:\n",
    "            #create circular stop\n",
    "            q_i.next=q_i\n",
    "            \n",
    "        elif Dir==DirStates.Right:\n",
    "            q_i.next=concat(q_i[0], q_i[len(q_i):1])\n",
    "    \n",
    "    @always_comb\n",
    "    def OuputBuffer():\n",
    "        q.next=q_i\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "    \n",
    "    "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## myHDL testing"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 60,
   "metadata": {},
   "outputs": [],
   "source": [
    "BitSize=4; seedval=3\n",
    "Peeker.clear()\n",
    "seed=Signal(intbv(seedval)[BitSize:]); Peeker(seed, 'seed')\n",
    "clk=Signal(bool(0)); Peeker(clk, 'clk')\n",
    "rst=Signal(bool(0)); Peeker(rst, 'rst')\n",
    "q=Signal(intbv(0)[BitSize:]); Peeker(q, 'q')\n",
    "Dir=Signal(DirStates.Right); Peeker(Dir, 'Dir')\n",
    "\n",
    "DUT=RingCounter(seed, Dir, q, clk, rst)\n",
    "\n",
    "def RingCounter_TB():\n",
    "    \"\"\"\n",
    "    myHDL only Testbench for `RingCounter` module\n",
    "    \"\"\"\n",
    "    @always(delay(1))\n",
    "    def ClkGen():\n",
    "        clk.next=not clk\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==2*BitSize:\n",
    "                Dir.next=DirStates.Left\n",
    "            elif i==3*BitSize:\n",
    "                rst.next=1\n",
    "            elif i==3*BitSize+1:\n",
    "                rst.next=0\n",
    "            elif i==3*BitSize+2:\n",
    "                Dir.next=DirStates.Halt\n",
    "            \n",
    "            \n",
    "            if i==5*BitSize:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "sim=Simulation(DUT, RingCounter_TB(), *Peeker.instances()).run()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div><script type=\"WaveDrom\">{\"signal\": [{\"name\": \"Dir\", \"wave\": \"=..............=...........=...........\", \"data\": [\"Right\", \"Left\", \"Halt\"]}, {\"name\": \"q\", \"wave\": \"==.=.=.=.=.=.=.=.=.=.=.=.=.=...........\", \"data\": [\"3\", \"9\", \"c\", \"6\", \"3\", \"9\", \"c\", \"6\", \"3\", \"6\", \"c\", \"9\", \"3\", \"6\", \"c\"]}, {\"name\": \"rst\", \"wave\": \"0......................1.0.............\"}, {\"name\": \"seed\", \"wave\": \"=......................................\", \"data\": [\"3\"]}, {\"name\": \"clk[0]\", \"wave\": \"010101010101010101010101010101010101010\"}]}</script></div>"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    },
    {
     "data": {
      "application/javascript": [
       "$.getScript(\"http://wavedrom.com/wavedrom.min.js\", function () {\n",
       "$.getScript(\"http://wavedrom.com/skins/default.js\", function () {\n",
       "WaveDrom.ProcessAll();});\n",
       "});\n"
      ]
     },
     "metadata": {},
     "output_type": "display_data"
    }
   ],
   "source": [
    "Peeker.to_wavedrom()"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 62,
   "metadata": {
    "scrolled": true
   },
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "      <th>seed</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Right</td>\n",
       "      <td>9</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Right</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Right</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Right</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Right</td>\n",
       "      <td>9</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Right</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Right</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Left</td>\n",
       "      <td>3</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Left</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Left</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Left</td>\n",
       "      <td>9</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Left</td>\n",
       "      <td>3</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Left</td>\n",
       "      <td>6</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Halt</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Halt</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>Halt</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>Halt</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Halt</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Halt</td>\n",
       "      <td>12</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      Dir   q  rst  seed\n",
       "0   Right   9    0     3\n",
       "1   Right  12    0     3\n",
       "2   Right   6    0     3\n",
       "3   Right   3    0     3\n",
       "4   Right   9    0     3\n",
       "5   Right  12    0     3\n",
       "6   Right   6    0     3\n",
       "7    Left   3    0     3\n",
       "8    Left   6    0     3\n",
       "9    Left  12    0     3\n",
       "10   Left   9    0     3\n",
       "11   Left   3    1     3\n",
       "12   Left   6    0     3\n",
       "13   Halt  12    0     3\n",
       "14   Halt  12    0     3\n",
       "15   Halt  12    0     3\n",
       "16   Halt  12    0     3\n",
       "17   Halt  12    0     3\n",
       "18   Halt  12    0     3"
      ]
     },
     "execution_count": 62,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RingCountData=Peeker.to_dataframe()\n",
    "RingCountData=RingCountData[RingCountData['clk']==1]\n",
    "RingCountData.drop('clk', axis=1, inplace=True)\n",
    "RingCountData.reset_index(drop=True, inplace=True)\n",
    "RingCountData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "      <th>seed</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Right</td>\n",
       "      <td>1001</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Right</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Right</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Right</td>\n",
       "      <td>1001</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Right</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Left</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Left</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Left</td>\n",
       "      <td>1001</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Left</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "      Dir     q  rst  seed\n",
       "0   Right  1001    0     3\n",
       "1   Right  1100    0     3\n",
       "2   Right  0110    0     3\n",
       "3   Right  0011    0     3\n",
       "4   Right  1001    0     3\n",
       "5   Right  1100    0     3\n",
       "6   Right  0110    0     3\n",
       "7    Left  0011    0     3\n",
       "8    Left  0110    0     3\n",
       "9    Left  1100    0     3\n",
       "10   Left  1001    0     3\n",
       "11   Left  0011    1     3\n",
       "12   Left  0110    0     3\n",
       "13   Halt  1100    0     3\n",
       "14   Halt  1100    0     3\n",
       "15   Halt  1100    0     3\n",
       "16   Halt  1100    0     3\n",
       "17   Halt  1100    0     3\n",
       "18   Halt  1100    0     3"
      ]
     },
     "execution_count": 63,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RingCountData['q']=RingCountData['q'].apply(lambda x:bin(x, BitSize))\n",
    "RingCountData"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 64,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "      <th>seed</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>0</th>\n",
       "      <td>Right</td>\n",
       "      <td>1001</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>1</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>2</th>\n",
       "      <td>Right</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>3</th>\n",
       "      <td>Right</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>4</th>\n",
       "      <td>Right</td>\n",
       "      <td>1001</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>5</th>\n",
       "      <td>Right</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>6</th>\n",
       "      <td>Right</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "     Dir     q  rst  seed\n",
       "0  Right  1001    0     3\n",
       "1  Right  1100    0     3\n",
       "2  Right  0110    0     3\n",
       "3  Right  0011    0     3\n",
       "4  Right  1001    0     3\n",
       "5  Right  1100    0     3\n",
       "6  Right  0110    0     3"
      ]
     },
     "execution_count": 64,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RingCountData[RingCountData['Dir']==DirStates.Right]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "      <th>seed</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>7</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>8</th>\n",
       "      <td>Left</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>9</th>\n",
       "      <td>Left</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>10</th>\n",
       "      <td>Left</td>\n",
       "      <td>1001</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>11</th>\n",
       "      <td>Left</td>\n",
       "      <td>0011</td>\n",
       "      <td>1</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>12</th>\n",
       "      <td>Left</td>\n",
       "      <td>0110</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "     Dir     q  rst  seed\n",
       "7   Left  0011    0     3\n",
       "8   Left  0110    0     3\n",
       "9   Left  1100    0     3\n",
       "10  Left  1001    0     3\n",
       "11  Left  0011    1     3\n",
       "12  Left  0110    0     3"
      ]
     },
     "execution_count": 65,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RingCountData[RingCountData['Dir']==DirStates.Left]"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 66,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "<div>\n",
       "<style scoped>\n",
       "    .dataframe tbody tr th:only-of-type {\n",
       "        vertical-align: middle;\n",
       "    }\n",
       "\n",
       "    .dataframe tbody tr th {\n",
       "        vertical-align: top;\n",
       "    }\n",
       "\n",
       "    .dataframe thead th {\n",
       "        text-align: right;\n",
       "    }\n",
       "</style>\n",
       "<table border=\"1\" class=\"dataframe\">\n",
       "  <thead>\n",
       "    <tr style=\"text-align: right;\">\n",
       "      <th></th>\n",
       "      <th>Dir</th>\n",
       "      <th>q</th>\n",
       "      <th>rst</th>\n",
       "      <th>seed</th>\n",
       "    </tr>\n",
       "  </thead>\n",
       "  <tbody>\n",
       "    <tr>\n",
       "      <th>13</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>14</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>15</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>16</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>17</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "    <tr>\n",
       "      <th>18</th>\n",
       "      <td>Halt</td>\n",
       "      <td>1100</td>\n",
       "      <td>0</td>\n",
       "      <td>3</td>\n",
       "    </tr>\n",
       "  </tbody>\n",
       "</table>\n",
       "</div>"
      ],
      "text/plain": [
       "     Dir     q  rst  seed\n",
       "13  Halt  1100    0     3\n",
       "14  Halt  1100    0     3\n",
       "15  Halt  1100    0     3\n",
       "16  Halt  1100    0     3\n",
       "17  Halt  1100    0     3\n",
       "18  Halt  1100    0     3"
      ]
     },
     "execution_count": 66,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "RingCountData[RingCountData['Dir']==DirStates.Halt]"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Code"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 67,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Verilog modual from RingCounter.v***\n",
      "\n",
      " // File: RingCounter.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:53:27 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module RingCounter (\n",
      "    seed,\n",
      "    Dir,\n",
      "    q,\n",
      "    clk,\n",
      "    rst\n",
      ");\n",
      "// Seedable and direction controlable ring counter in myHDL\n",
      "// \n",
      "// Input:\n",
      "//     seed(bitvec): intial value for ring counter\n",
      "//     Dir(enum): Direction contorl signal\n",
      "//     clk(bool): clock\n",
      "//     rst(bool): reset\n",
      "// Output\n",
      "\n",
      "input [3:0] seed;\n",
      "input [1:0] Dir;\n",
      "output [3:0] q;\n",
      "wire [3:0] q;\n",
      "input clk;\n",
      "input rst;\n",
      "\n",
      "reg [3:0] q_i = 3;\n",
      "\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: RINGCOUNTER_RCSTATEMACHINE\n",
      "    if (rst) begin\n",
      "        q_i <= seed;\n",
      "    end\n",
      "    else if ((Dir == 2'b00)) begin\n",
      "        q_i <= {q_i[(4 - 1)-1:0], q_i[(4 - 1)]};\n",
      "    end\n",
      "    else if ((Dir == 2'b01)) begin\n",
      "        q_i <= q_i;\n",
      "    end\n",
      "    else if ((Dir == 2'b10)) begin\n",
      "        q_i <= {q_i[0], q_i[4-1:1]};\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign q = q_i;\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    }
   ],
   "source": [
    "DUT.convert()\n",
    "VerilogTextReader('RingCounter');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounter_RTL.png}}\n",
    "\\caption{\\label{fig:RCRTL} RingCounter RTL schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounter_SYN.png}}\n",
    "\\caption{\\label{fig:RCSYN} RingCounter Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Verilog Testbench"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 68,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "<class 'myhdl._Signal._Signal'> <class '_ast.Name'>\n",
      "***Verilog modual from RingCounter_TBV.v***\n",
      "\n",
      " // File: RingCounter_TBV.v\n",
      "// Generated by MyHDL 0.10\n",
      "// Date: Wed Sep  5 07:53:29 2018\n",
      "\n",
      "\n",
      "`timescale 1ns/10ps\n",
      "\n",
      "module RingCounter_TBV (\n",
      "\n",
      ");\n",
      "// myHDL -> verilog Testbench for `RingCounter` module\n",
      "\n",
      "\n",
      "reg clk = 0;\n",
      "reg rst = 0;\n",
      "wire [3:0] q;\n",
      "reg [1:0] Dir = 2'b10;\n",
      "wire [3:0] seed;\n",
      "reg [3:0] RingCounter0_0_q_i = 3;\n",
      "\n",
      "assign seed = 4'd3;\n",
      "\n",
      "\n",
      "always @(q, rst, Dir, clk, seed) begin: RINGCOUNTER_TBV_PRINT_DATA\n",
      "    $write(\"%h\", seed);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", Dir);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", q);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", clk);\n",
      "    $write(\" \");\n",
      "    $write(\"%h\", rst);\n",
      "    $write(\"\\n\");\n",
      "end\n",
      "\n",
      "\n",
      "always @(posedge clk, negedge rst) begin: RINGCOUNTER_TBV_RINGCOUNTER0_0_RCSTATEMACHINE\n",
      "    if (rst) begin\n",
      "        RingCounter0_0_q_i <= seed;\n",
      "    end\n",
      "    else if ((Dir == 2'b00)) begin\n",
      "        RingCounter0_0_q_i <= {RingCounter0_0_q_i[(4 - 1)-1:0], RingCounter0_0_q_i[(4 - 1)]};\n",
      "    end\n",
      "    else if ((Dir == 2'b01)) begin\n",
      "        RingCounter0_0_q_i <= RingCounter0_0_q_i;\n",
      "    end\n",
      "    else if ((Dir == 2'b10)) begin\n",
      "        RingCounter0_0_q_i <= {RingCounter0_0_q_i[0], RingCounter0_0_q_i[4-1:1]};\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "\n",
      "assign q = RingCounter0_0_q_i;\n",
      "\n",
      "\n",
      "initial begin: RINGCOUNTER_TBV_CLK_SIGNAL\n",
      "    while (1'b1) begin\n",
      "        clk <= (!clk);\n",
      "        # 1;\n",
      "    end\n",
      "end\n",
      "\n",
      "\n",
      "initial begin: RINGCOUNTER_TBV_STIMULES\n",
      "    integer i;\n",
      "    i = 0;\n",
      "    while (1'b1) begin\n",
      "        if ((i == (2 * 4))) begin\n",
      "            Dir <= 2'b00;\n",
      "        end\n",
      "        else if ((i == (3 * 4))) begin\n",
      "            rst <= 1;\n",
      "        end\n",
      "        else if ((i == ((3 * 4) + 1))) begin\n",
      "            rst <= 0;\n",
      "        end\n",
      "        else if ((i == ((3 * 4) + 2))) begin\n",
      "            Dir <= 2'b01;\n",
      "        end\n",
      "        if ((i == (5 * 4))) begin\n",
      "            $finish;\n",
      "        end\n",
      "        i = i + 1;\n",
      "        @(posedge clk);\n",
      "    end\n",
      "end\n",
      "\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/home/iridium/anaconda3/lib/python3.6/site-packages/myhdl/conversion/_toVerilog.py:349: ToVerilogWarning: Signal is not driven: seed\n",
      "  category=ToVerilogWarning\n"
     ]
    }
   ],
   "source": [
    "BitSize=4; seedval=3\n",
    "@block\n",
    "def RingCounter_TBV():\n",
    "    \"\"\"\n",
    "    myHDL -> verilog Testbench for `RingCounter` module\n",
    "    \"\"\"\n",
    "    seed=Signal(intbv(seedval)[BitSize:])\n",
    "    clk=Signal(bool(0))\n",
    "    rst=Signal(bool(0))\n",
    "    q=Signal(intbv(0)[BitSize:])\n",
    "    Dir=Signal(DirStates.Right)\n",
    "\n",
    "    @always_comb\n",
    "    def print_data():\n",
    "        print(seed, Dir, q, clk, rst)\n",
    "\n",
    "    DUT=RingCounter(seed, Dir, q, clk, rst)\n",
    "\n",
    "    @instance\n",
    "    def clk_signal():\n",
    "        while True:\n",
    "            clk.next = not clk\n",
    "            yield delay(1)\n",
    "    \n",
    "    @instance\n",
    "    def stimules():\n",
    "        i=0\n",
    "        while True:\n",
    "            if i==2*BitSize:\n",
    "                Dir.next=DirStates.Left\n",
    "            elif i==3*BitSize:\n",
    "                rst.next=1\n",
    "            elif i==3*BitSize+1:\n",
    "                rst.next=0\n",
    "            elif i==3*BitSize+2:\n",
    "                Dir.next=DirStates.Halt\n",
    "            \n",
    "            \n",
    "            if i==5*BitSize:\n",
    "                raise StopSimulation()\n",
    "                \n",
    "            i+=1\n",
    "            yield clk.posedge\n",
    "    \n",
    "    return instances()\n",
    "\n",
    "\n",
    "\n",
    "TB=RingCounter_TBV()\n",
    "TB.convert(hdl=\"Verilog\", initial_values=True)\n",
    "VerilogTextReader('RingCounter_TBV');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## PYNQ-Z1 Deployment"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Block Design\n",
    "Video on how Block Design was made found here: YouTube:[Seeded Ring Counter RTL IP Hookup in Vivado from myHDL to PYNQ-Z1\n",
    "](https://youtu.be/vnCKs0hQq3U)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingBlockDesign.png}}\n",
    "\\caption{\\label{fig:RCBD} RingCounter Block IP Block Design; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "The Constant IP in the top left corner of the Block Design has the following internal parameterizations, accessed by right clicking on the IP and selecting \"Customize Block\"\n",
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{ConstIPSettings.png}}\n",
    "\\caption{\\label{fig:ConstSetting} Xilinx IP Constant 1.1 Internal Settings for  Ring Counter Block design ; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Board Constraints"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 69,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "***Constraint file from PYNQ_Z1Constraints_RingCounterBlock.xdc***\n",
      "\n",
      " ## PYNQ-Z1 Constraint File for RingCounterBlock\n",
      "## Based on https://github.com/Xilinx/PYNQ/blob/master/sdbuild/boot_configs/Pynq-Z1-defconfig/constraints.xdc\n",
      "\n",
      "\n",
      "##Switches\n",
      "\n",
      "set_property -dict {PACKAGE_PIN M20 IOSTANDARD LVCMOS33} [get_ports {Dir[0]}]; ##SW0\n",
      "set_property -dict {PACKAGE_PIN M19 IOSTANDARD LVCMOS33} [get_ports {Dir[1]}]; ##SW1\n",
      "\n",
      "##LEDs\n",
      "\n",
      "set_property -dict {PACKAGE_PIN R14 IOSTANDARD LVCMOS33} [get_ports {q[0]}]; ##LED0\n",
      "set_property -dict {PACKAGE_PIN P14 IOSTANDARD LVCMOS33} [get_ports {q[1]}]; ##LED1\n",
      "set_property -dict {PACKAGE_PIN N16 IOSTANDARD LVCMOS33} [get_ports {q[2]}]; ##LED2\n",
      "set_property -dict {PACKAGE_PIN M14 IOSTANDARD LVCMOS33} [get_ports {q[3]}]; ##LED3\n",
      "\n",
      "set_property -dict { PACKAGE_PIN D19   IOSTANDARD LVCMOS33 } [get_ports { rst }]; ##btn[0]\n",
      "set_property -dict { PACKAGE_PIN L19   IOSTANDARD LVCMOS33 } [get_ports { clk }]; ##btn[3]\n",
      "## Needed since if constraints even thinks a clock port is going to be connected to a non clock driver it wont synthize without it\n",
      "set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets {clk}];\n",
      "##should only be done for teaching and realy only on LOW (nearly none) jitter (Bouncy) sources \n",
      "\n"
     ]
    }
   ],
   "source": [
    "ConstraintXDCTextReader('PYNQ_Z1Constraints_RingCounterBlock');"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### RTL, Synthesis, & Implementation "
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounterBlock_RTL1.png}}\n",
    "\\caption{\\label{fig:RCBRTL1} Ring Counter Block RTL schematic Level 1; Xilinx Vivado 2017.4}\n",
    "\\end{figure}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounterBlock_RTL23.png}}\n",
    "\\caption{\\label{fig:RCBRTL23} Ring Counter Block RTL `RingImp_i` schematic internal; Xilinx Vivado 2017.4}\n",
    "\\end{figure}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounterBlock_RTL4.png}}\n",
    "\\caption{\\label{fig:RCBRTL4} Ring Counter Block RTL `RingCounter_0` `inst` schematic internal; Xilinx Vivado 2017.4}\n",
    "\\end{figure}\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounterBlock_SYN13.png}}\n",
    "\\caption{\\label{fig:RCBSYN} Ring Counter Block Synthesized Schematic; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounterBlock_IMP1.png}}\n",
    "\\caption{\\label{fig:RCBIMP1} Ring Counter Block Implementated Schematic Top Level; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\\begin{figure}\n",
    "\\centerline{\\includegraphics[width=10cm]{RingCounterBlock_IMP3.png}}\n",
    "\\caption{\\label{fig:RCBIMP3} Ring Counter Block Implementated Schematic Expanded; Xilinx Vivado 2017.4}\n",
    "\\end{figure}"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "### Deployment Results\n",
    "YouTube:[Seeded Ring Counter from myHDL on PYNQ-Z1\n",
    "](https://www.youtube.com/watch?v=7ZQ4qCvjokU)"
   ]
  }
 ],
 "metadata": {
  "author": "Shift Registers in myHDL",
  "hide_input": false,
  "kernelspec": {
   "display_name": "Python 3",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.6.2"
  },
  "latex_envs": {
   "LaTeX_envs_menu_present": true,
   "autoclose": false,
   "autocomplete": true,
   "bibliofile": "biblio.bib",
   "cite_by": "apalike",
   "current_citInitial": 1,
   "eqLabelWithNumbers": true,
   "eqNumInitial": 1,
   "hotkeys": {
    "equation": "Ctrl-E",
    "itemize": "Ctrl-I"
   },
   "labels_anchors": false,
   "latex_user_defs": false,
   "report_style_numbering": false,
   "user_envs_cfg": false
  },
  "toc": {
   "nav_menu": {},
   "number_sections": true,
   "sideBar": true,
   "skip_h1_title": false,
   "toc_cell": true,
   "toc_position": {
    "height": "684px",
    "left": "0px",
    "right": "1533.47px",
    "top": "185px",
    "width": "212px"
   },
   "toc_section_display": true,
   "toc_window_display": false
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
