<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<!-- ##################################################################### -->
<!-- ##TE File Version:1.0-->
<!-- ##TE Last Modification:2018.03.19-->
<!-- ##################################################################### -->
<!-- ## replace part_name with correct FPGA PART from board.xml-->
<part_info part_name="xc7a100tcsg324-2">
  <pins>
    <!--insert ip pin settings and locations here, see ug895 or other board part files-->
    <pin index="0" name="eeprom_scl" iostandard="LVCMOS18" loc="U17"/>
    <pin index="1" name="eeprom_sda" iostandard="LVCMOS18" loc="U18"/>
    <pin index="2" name="eeprom_wp" iostandard="LVCMOS18" loc="T18"/>
  
    <pin index="3" name="uart_txd" iostandard="LVCMOS18" loc="M18"/>
    <pin index="4" name="uart_rxd" iostandard="LVCMOS18" loc="L18"/>
  
    <pin index="5" name="spi_io0_i" iostandard="LVCMOS18" loc="K17"/>
    <pin index="6" name="spi_io1_i" iostandard="LVCMOS18" loc="K18"/>
    <pin index="7" name="spi_io2_i" iostandard="LVCMOS18" loc="L14"/>
    <pin index="8" name="spi_io3_i" iostandard="LVCMOS18" loc="M14"/>
    <pin index="9" name="spi_ss_i" iostandard="LVCMOS18" loc="L13"/>
  
    <pin index="10" name="sys_clk" iostandard="LVCMOS18" loc="P17"/>
  
    <pin index="11" name="sysled" iostandard="LVCMOS18" loc="M16"/>
  
  
    <pin index="12" name="H1_D0" iostandard="LVCMOS18" loc="E17"/>
    <pin index="13" name="H1_D1" iostandard="LVCMOS18" loc="B17"/>
    <pin index="14" name="H1_D2" iostandard="LVCMOS18" loc="F18"/>
    <pin index="15" name="H1_D3" iostandard="LVCMOS18" loc="F16"/>
    <pin index="16" name="H1_D4" iostandard="LVCMOS18" loc="G17"/>
    <pin index="17" name="H1_D5" iostandard="LVCMOS18" loc="D18"/>
    <pin index="18" name="H1_D6" iostandard="LVCMOS18" loc="B18"/>
    <pin index="19" name="H1_D7" iostandard="LVCMOS18" loc="A16"/>
    <pin index="20" name="H1_A3" iostandard="LVCMOS18" loc="D17"/>
    <pin index="21" name="H1_C5" iostandard="LVCMOS18" loc="G18"/>
    <pin index="22" name="H1_B5" iostandard="LVCMOS18" loc="H17"/>
    <pin index="23" name="H1_CLK_P" iostandard="LVCMOS18" loc="A13"/>
    <pin index="24" name="H1_CLK_N" iostandard="LVCMOS18" loc="A14"/>
    <pin index="25" name="H1_RSTO" iostandard="LVCMOS18" loc="C17"/>
    <pin index="26" name="H1_RWDS" iostandard="LVCMOS18" loc="E18"/>
    <pin index="27" name="H1_RESET" iostandard="LVCMOS18" loc="J17"/>
    <pin index="28" name="H1_CS" iostandard="LVCMOS18" loc="A18"/>
    <pin index="29" name="H1_INT" iostandard="LVCMOS18" loc="J18"/>

 
    <pin index="30" name="J1_3" iostandard="LVCMOS18" loc="K1"/>
    <pin index="31" name="J1_7" iostandard="LVCMOS18" loc="G2"/>
    <pin index="32" name="J1_9" iostandard="LVCMOS18" loc="F3"/>
    <pin index="33" name="J1_11" iostandard="LVCMOS18" loc="D3"/>
    <pin index="34" name="J1_13" iostandard="LVCMOS18" loc="J3"/>
    <pin index="35" name="J1_15" iostandard="LVCMOS18" loc="G1"/>
    <pin index="36" name="J1_17" iostandard="LVCMOS18" loc="E1"/>
    <pin index="37" name="J1_19" iostandard="LVCMOS18" loc="D2"/>
    <pin index="38" name="J1_21" iostandard="LVCMOS18" loc="C2"/>
    <pin index="39" name="J1_23" iostandard="LVCMOS18" loc="A1"/>
    <pin index="40" name="J1_25" iostandard="LVCMOS18" loc="B3"/>
    <pin index="41" name="J1_27" iostandard="LVCMOS18" loc="A3"/>
    <pin index="42" name="J1_29" iostandard="LVCMOS18" loc="D4"/>
    <pin index="43" name="J1_31" iostandard="LVCMOS18" loc="A5"/>
    <pin index="44" name="J1_33" iostandard="LVCMOS18" loc="B6"/>
    <pin index="45" name="J1_35" iostandard="LVCMOS18" loc="B4"/>
    <pin index="46" name="J1_37" iostandard="LVCMOS18" loc="C5"/>
    <pin index="47" name="J1_39" iostandard="LVCMOS18" loc="E5"/>
    <pin index="48" name="J1_41" iostandard="LVCMOS18" loc="D7"/>
    <pin index="49" name="J1_43" iostandard="LVCMOS18" loc="G6"/>
    <pin index="50" name="J1_47" iostandard="LVCMOS18" loc="C7"/>
    <pin index="51" name="J1_4" iostandard="LVCMOS18" loc="K2"/>
    <pin index="52" name="J1_8" iostandard="LVCMOS18" loc="H2"/>
    <pin index="53" name="J1_10" iostandard="LVCMOS18" loc="F4"/>
    <pin index="54" name="J1_12" iostandard="LVCMOS18" loc="E3"/>
    <pin index="55" name="J1_14" iostandard="LVCMOS18" loc="J2"/>
    <pin index="56" name="J1_16" iostandard="LVCMOS18" loc="H1"/>
    <pin index="57" name="J1_18" iostandard="LVCMOS18" loc="F1"/>
    <pin index="58" name="J1_20" iostandard="LVCMOS18" loc="E2"/>
    <pin index="59" name="J1_22" iostandard="LVCMOS18" loc="C1"/>
    <pin index="60" name="J1_24" iostandard="LVCMOS18" loc="B1"/>
    <pin index="61" name="J1_26" iostandard="LVCMOS18" loc="B2"/>
    <pin index="62" name="J1_28" iostandard="LVCMOS18" loc="A4"/>
    <pin index="63" name="J1_30" iostandard="LVCMOS18" loc="D5"/>
    <pin index="64" name="J1_32" iostandard="LVCMOS18" loc="A6"/>
    <pin index="65" name="J1_34" iostandard="LVCMOS18" loc="B7"/>
    <pin index="66" name="J1_36" iostandard="LVCMOS18" loc="C4"/>
    <pin index="67" name="J1_38" iostandard="LVCMOS18" loc="C6"/>
    <pin index="68" name="J1_40" iostandard="LVCMOS18" loc="E6"/>
    <pin index="69" name="J1_42" iostandard="LVCMOS18" loc="E7"/>
    <pin index="70" name="J1_44" iostandard="LVCMOS18" loc="F6"/>
    <pin index="71" name="J1_48" iostandard="LVCMOS18" loc="D8"/>
    <pin index="72" name="J2_3" iostandard="LVCMOS18" loc="T8"/>
    <pin index="73" name="J2_7" iostandard="LVCMOS18" loc="V9"/>
    <pin index="74" name="J2_9" iostandard="LVCMOS18" loc="N6"/>
    <pin index="75" name="J2_11" iostandard="LVCMOS18" loc="U6"/>
    <pin index="76" name="J2_13" iostandard="LVCMOS18" loc="V6"/>
    <pin index="77" name="J2_15" iostandard="LVCMOS18" loc="T6"/>
    <pin index="78" name="J2_17" iostandard="LVCMOS18" loc="V4"/>
    <pin index="79" name="J2_19" iostandard="LVCMOS18" loc="R6"/>
    <pin index="80" name="J2_21" iostandard="LVCMOS18" loc="U4"/>
    <pin index="81" name="J2_23" iostandard="LVCMOS18" loc="V2"/>
    <pin index="82" name="J2_25" iostandard="LVCMOS18" loc="V1"/>
    <pin index="83" name="J2_27" iostandard="LVCMOS18" loc="N5"/>
    <pin index="84" name="J2_29" iostandard="LVCMOS18" loc="T5"/>
    <pin index="85" name="J2_31" iostandard="LVCMOS18" loc="T3"/>
    <pin index="86" name="J2_33" iostandard="LVCMOS18" loc="P4"/>
    <pin index="87" name="J2_35" iostandard="LVCMOS18" loc="N4"/>
    <pin index="88" name="J2_37" iostandard="LVCMOS18" loc="T1"/>
    <pin index="89" name="J2_39" iostandard="LVCMOS18" loc="R2"/>
    <pin index="90" name="J2_41" iostandard="LVCMOS18" loc="N1"/>
    <pin index="91" name="J2_43" iostandard="LVCMOS18" loc="M1"/>
    <pin index="92" name="J2_47" iostandard="LVCMOS18" loc="M3"/>
    <pin index="93" name="J2_4" iostandard="LVCMOS18" loc="R8"/>
    <pin index="94" name="J2_8" iostandard="LVCMOS18" loc="U9"/>
    <pin index="95" name="J2_10" iostandard="LVCMOS18" loc="M6"/>
    <pin index="96" name="J2_12" iostandard="LVCMOS18" loc="U7"/>
    <pin index="97" name="J2_14" iostandard="LVCMOS18" loc="V7"/>
    <pin index="98" name="J2_16" iostandard="LVCMOS18" loc="R7"/>
    <pin index="99" name="J2_18" iostandard="LVCMOS18" loc="V5"/>
    <pin index="100" name="J2_20" iostandard="LVCMOS18" loc="R5"/>
    <pin index="101" name="J2_22" iostandard="LVCMOS18" loc="U3"/>
    <pin index="102" name="J2_24" iostandard="LVCMOS18" loc="U2"/>
    <pin index="103" name="J2_26" iostandard="LVCMOS18" loc="U1"/>
    <pin index="104" name="J2_28" iostandard="LVCMOS18" loc="P5"/>
    <pin index="105" name="J2_30" iostandard="LVCMOS18" loc="T4"/>
    <pin index="106" name="J2_32" iostandard="LVCMOS18" loc="R3"/>
    <pin index="107" name="J2_34" iostandard="LVCMOS18" loc="P3"/>
    <pin index="108" name="J2_36" iostandard="LVCMOS18" loc="M4"/>
    <pin index="109" name="J2_38" iostandard="LVCMOS18" loc="R1"/>
    <pin index="110" name="J2_40" iostandard="LVCMOS18" loc="P2"/>
    <pin index="111" name="J2_42" iostandard="LVCMOS18" loc="N2"/>
    <pin index="112" name="J2_44" iostandard="LVCMOS18" loc="L1"/>
    <pin index="113" name="J2_48" iostandard="LVCMOS18" loc="M2"/>

  
    <pin index="114" name="reset" iostandard="LVCMOS18" loc="V10"/>	 	  
  
    <pin index="115" name="XMOD_E" iostandard="LVCMOS18" loc="M17"/>	 

  </pins>
</part_info>
