git clone --depth 1 --no-tags https://github.com/jeffdi/my_new_project.git f:/verilog_sva_gh_scraper/data/full_repos/653827240
git clone --depth 1 --no-tags https://github.com/ZaniAndrei/relogioVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/652672811
git clone --depth 1 --no-tags https://github.com/yashwant4756/Traffic_Light_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/653693090
git clone --depth 1 --no-tags https://github.com/cmxuu/NCTU-DCD-2021.git f:/verilog_sva_gh_scraper/data/full_repos/654153410
git clone --depth 1 --no-tags https://github.com/9389lalit/Ichip_ps1_ALU.git f:/verilog_sva_gh_scraper/data/full_repos/656242168
git clone --depth 1 --no-tags https://github.com/erkmenx/RISCV-Project.git f:/verilog_sva_gh_scraper/data/full_repos/655853947
git clone --depth 1 --no-tags https://github.com/GeekyDev2002DG/PWM_shift_register_using_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/655868956
git clone --depth 1 --no-tags https://github.com/ThreeMonth03/Computer-Organization.git f:/verilog_sva_gh_scraper/data/full_repos/652209292
git clone --depth 1 --no-tags https://github.com/Hotwater17/CortexM0-Core-EE511.git f:/verilog_sva_gh_scraper/data/full_repos/656063862
git clone --depth 1 --no-tags https://github.com/rudrajyotiroy/Karatsuba_Multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/652121265
git clone --depth 1 --no-tags https://github.com/ANKITASO/ankita.git f:/verilog_sva_gh_scraper/data/full_repos/652180836
git clone --depth 1 --no-tags https://github.com/KJLdefeated/NYCU_Computer_Organization.git f:/verilog_sva_gh_scraper/data/full_repos/654446603
git clone --depth 1 --no-tags https://github.com/qinweizhang2333/ee2rovercamera.git f:/verilog_sva_gh_scraper/data/full_repos/654664670
git clone --depth 1 --no-tags https://github.com/Yuta1004/GenControllerV.git f:/verilog_sva_gh_scraper/data/full_repos/655551406
git clone --depth 1 --no-tags https://github.com/Awesama-T/Gate_Driver_Controller.git f:/verilog_sva_gh_scraper/data/full_repos/652309860
git clone --depth 1 --no-tags https://github.com/AjinkyaGY21/Single-Precision-Floating-Point-Adder-Subtractor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/653727641
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/Setup.git f:/verilog_sva_gh_scraper/data/full_repos/652346950
git clone --depth 1 --no-tags https://github.com/htkddt/CNC_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652111623
git clone --depth 1 --no-tags https://github.com/spiraloo/CSE-Bubble-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/651801552
git clone --depth 1 --no-tags https://github.com/nicedayd/yu.git f:/verilog_sva_gh_scraper/data/full_repos/651916825
git clone --depth 1 --no-tags https://github.com/anjelogana/7Segment-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/652070331
git clone --depth 1 --no-tags https://github.com/mariamrakka/updown_counter_openlane.git f:/verilog_sva_gh_scraper/data/full_repos/652856911
git clone --depth 1 --no-tags https://github.com/oriod-malo/MyVerilogLibrary.git f:/verilog_sva_gh_scraper/data/full_repos/653033039
git clone --depth 1 --no-tags https://github.com/MagusDev/Digital-Logic-Circuits.git f:/verilog_sva_gh_scraper/data/full_repos/654990947
git clone --depth 1 --no-tags https://github.com/ShubhamDas13/HDL_Bits_Solutions.git f:/verilog_sva_gh_scraper/data/full_repos/655008438
git clone --depth 1 --no-tags https://github.com/S1rEBrum/multi_cycle_processor.git f:/verilog_sva_gh_scraper/data/full_repos/655001912
git clone --depth 1 --no-tags https://github.com/SyedMIrtazaHyder/Basic-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/656286180
git clone --depth 1 --no-tags https://github.com/swrp97/Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/656139601
git clone --depth 1 --no-tags https://github.com/ronnygranados/SYNCH.git f:/verilog_sva_gh_scraper/data/full_repos/655223521
git clone --depth 1 --no-tags https://github.com/Dhruva-Sahani/VendingMachineProj.git f:/verilog_sva_gh_scraper/data/full_repos/652967914
git clone --depth 1 --no-tags https://github.com/curious-harshit/Basys-3-7-Segment-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/653253638
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-16.git f:/verilog_sva_gh_scraper/data/full_repos/652615763
git clone --depth 1 --no-tags https://github.com/shreyas0770/TCL.git f:/verilog_sva_gh_scraper/data/full_repos/653768129
git clone --depth 1 --no-tags https://github.com/parkerluxu/RePlAce.git f:/verilog_sva_gh_scraper/data/full_repos/649585646
git clone --depth 1 --no-tags https://github.com/AhmedAbdelaal2001/Advanced-Encryption-Standard.git f:/verilog_sva_gh_scraper/data/full_repos/649819506
git clone --depth 1 --no-tags https://github.com/Megna1703/Verilog-codes-.git f:/verilog_sva_gh_scraper/data/full_repos/650680648
git clone --depth 1 --no-tags https://github.com/TCLaurentiu/cpu.git f:/verilog_sva_gh_scraper/data/full_repos/651683172
git clone --depth 1 --no-tags https://github.com/Kaushik0468/MIPS-Processor.git f:/verilog_sva_gh_scraper/data/full_repos/650510560
git clone --depth 1 --no-tags https://github.com/xjh2000/TemperatureCipher.git f:/verilog_sva_gh_scraper/data/full_repos/650028100
git clone --depth 1 --no-tags https://github.com/akashsaraswatt/codess.git f:/verilog_sva_gh_scraper/data/full_repos/652597211
git clone --depth 1 --no-tags https://github.com/AmirEfi/Digital-Logic-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/650625132
git clone --depth 1 --no-tags https://github.com/YZchen3467/HDLbits.git f:/verilog_sva_gh_scraper/data/full_repos/650928496
git clone --depth 1 --no-tags https://github.com/CaseyHackerMan/Temple-Dash.git f:/verilog_sva_gh_scraper/data/full_repos/654033002
git clone --depth 1 --no-tags https://github.com/EliasFChaves/ProjetoSistemasDigitais.git f:/verilog_sva_gh_scraper/data/full_repos/654701715
git clone --depth 1 --no-tags https://github.com/rperryA342/asic_dtmf_top.git f:/verilog_sva_gh_scraper/data/full_repos/653827343
git clone --depth 1 --no-tags https://github.com/paggeo/chiselvlsi.git f:/verilog_sva_gh_scraper/data/full_repos/655031945
git clone --depth 1 --no-tags https://github.com/julianamitie/RISCV_FloatingPoint.git f:/verilog_sva_gh_scraper/data/full_repos/656324140
git clone --depth 1 --no-tags https://github.com/AutoCONFIG/verilog_washer.git f:/verilog_sva_gh_scraper/data/full_repos/655464612
git clone --depth 1 --no-tags https://github.com/yliu921/open_silicon.git f:/verilog_sva_gh_scraper/data/full_repos/655152717
git clone --depth 1 --no-tags https://github.com/nicedayd/feng.git f:/verilog_sva_gh_scraper/data/full_repos/655141782
git clone --depth 1 --no-tags https://github.com/anandsime/UART.git f:/verilog_sva_gh_scraper/data/full_repos/656485938
git clone --depth 1 --no-tags https://github.com/nadabadawi/spm_caravel_project.git f:/verilog_sva_gh_scraper/data/full_repos/651255514
git clone --depth 1 --no-tags https://github.com/usama-qadoos/32-Bit-MicroProcessor-Design-Using-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/652559122
git clone --depth 1 --no-tags https://github.com/neha-sawant03/Washing-Machine-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652475350
git clone --depth 1 --no-tags https://github.com/Youssefhassan1717/Virtual-Memory-Using-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652797075
git clone --depth 1 --no-tags https://github.com/YZchen3467/NYCU_ic_lab.git f:/verilog_sva_gh_scraper/data/full_repos/650931790
git clone --depth 1 --no-tags https://github.com/htkddt/Ultrasonic_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/652111303
git clone --depth 1 --no-tags https://github.com/mwael2002/4-bit-ALU-semi-and-full-custom-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/652234492
git clone --depth 1 --no-tags https://github.com/eliasalvarado2023/Proyecto-Circuitos-Digitales-II.git f:/verilog_sva_gh_scraper/data/full_repos/651972220
git clone --depth 1 --no-tags https://github.com/Suanronglajiaojiang/RVSBC.git f:/verilog_sva_gh_scraper/data/full_repos/651766908
git clone --depth 1 --no-tags https://github.com/parsonlee2006/vending_machine-on-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/649652976
git clone --depth 1 --no-tags https://github.com/kevinjantw/fsic_validation_dev.git f:/verilog_sva_gh_scraper/data/full_repos/649512724
git clone --depth 1 --no-tags https://github.com/shusteven110/EE6470_Final.git f:/verilog_sva_gh_scraper/data/full_repos/649878709
git clone --depth 1 --no-tags https://github.com/hugthebee/processor-project.git f:/verilog_sva_gh_scraper/data/full_repos/649860914
git clone --depth 1 --no-tags https://github.com/cameronslee/UART.git f:/verilog_sva_gh_scraper/data/full_repos/656320432
git clone --depth 1 --no-tags https://github.com/andreeapascociu/afisare_7segmente.git f:/verilog_sva_gh_scraper/data/full_repos/651398414
git clone --depth 1 --no-tags https://github.com/aalniak/UART.git f:/verilog_sva_gh_scraper/data/full_repos/651105792
git clone --depth 1 --no-tags https://github.com/9389lalit/8X8RAM.git f:/verilog_sva_gh_scraper/data/full_repos/650709453
git clone --depth 1 --no-tags https://github.com/DimivanWell/Computer-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/651765767
git clone --depth 1 --no-tags https://github.com/PRAGATI-0102/N-Bit-Comparator-Day-062-.git f:/verilog_sva_gh_scraper/data/full_repos/651989428
git clone --depth 1 --no-tags https://github.com/ppqppl/prj7620_beep_seg.git f:/verilog_sva_gh_scraper/data/full_repos/651359359
git clone --depth 1 --no-tags https://github.com/linyuansup/iverilog.git f:/verilog_sva_gh_scraper/data/full_repos/656198821
git clone --depth 1 --no-tags https://github.com/STARS-Design-Track-2023/OpenLane-flow-TA.git f:/verilog_sva_gh_scraper/data/full_repos/656382522
git clone --depth 1 --no-tags https://github.com/kert114/MIPS-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/655293521
git clone --depth 1 --no-tags https://github.com/ts05427955/Using-Verilog-and-ModelSim-simulator-to-design-a-Pipelined-MIPS-Lite-CPU.git f:/verilog_sva_gh_scraper/data/full_repos/654783084
git clone --depth 1 --no-tags https://github.com/juevn/CSED273.git f:/verilog_sva_gh_scraper/data/full_repos/654987681
git clone --depth 1 --no-tags https://github.com/CertifiedGitPlayer/ca-final-project.git f:/verilog_sva_gh_scraper/data/full_repos/649728102
git clone --depth 1 --no-tags https://github.com/rahulk29/tdc_sky130_macros.git f:/verilog_sva_gh_scraper/data/full_repos/649497918
git clone --depth 1 --no-tags https://github.com/nainshree-raj/Flight-Data-Acquisition-System.git f:/verilog_sva_gh_scraper/data/full_repos/654616285
git clone --depth 1 --no-tags https://github.com/pm-yinl/PCIE-IMPLEMENT.git f:/verilog_sva_gh_scraper/data/full_repos/653494573
git clone --depth 1 --no-tags https://github.com/xohw/MD6-FPGA-implementation.git f:/verilog_sva_gh_scraper/data/full_repos/655176645
git clone --depth 1 --no-tags https://github.com/KunYu1/ICCAD.git f:/verilog_sva_gh_scraper/data/full_repos/655206220
git clone --depth 1 --no-tags https://github.com/zeynepturkmen/Digital-Combination-Lock-With-UserID.git f:/verilog_sva_gh_scraper/data/full_repos/653744279
git clone --depth 1 --no-tags https://github.com/jmk0/ise_projects.git f:/verilog_sva_gh_scraper/data/full_repos/653928047
git clone --depth 1 --no-tags https://github.com/afsana-rahman-priya/CSE460_PROJECT.git f:/verilog_sva_gh_scraper/data/full_repos/651086428
git clone --depth 1 --no-tags https://github.com/ChiYuan9/Hummingbird.git f:/verilog_sva_gh_scraper/data/full_repos/649815964
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-10.git f:/verilog_sva_gh_scraper/data/full_repos/650018279
git clone --depth 1 --no-tags https://github.com/matthewyu01/fpga-sudoku.git f:/verilog_sva_gh_scraper/data/full_repos/654265851
git clone --depth 1 --no-tags https://github.com/CY0807/Shaking_Patting.git f:/verilog_sva_gh_scraper/data/full_repos/653193360
git clone --depth 1 --no-tags https://github.com/angelocguerra/csarch1-hdl1.git f:/verilog_sva_gh_scraper/data/full_repos/652760360
git clone --depth 1 --no-tags https://github.com/sumanthbs17/HEXACUBE_6.git f:/verilog_sva_gh_scraper/data/full_repos/653685716
git clone --depth 1 --no-tags https://github.com/rajitha0119/100-DAYS-OF-RTL-DAY-19.git f:/verilog_sva_gh_scraper/data/full_repos/654947124
git clone --depth 1 --no-tags https://github.com/viniciusAAferreira/TP02-3748-4242.git f:/verilog_sva_gh_scraper/data/full_repos/653645923
git clone --depth 1 --no-tags https://github.com/MikhaelKaa/Double_ym2149_epm3032.git f:/verilog_sva_gh_scraper/data/full_repos/655429782
git clone --depth 1 --no-tags https://github.com/loris19905/projects.git f:/verilog_sva_gh_scraper/data/full_repos/656310398
git clone --depth 1 --no-tags https://github.com/sanjulagathsarauom/NanoProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/653276909
git clone --depth 1 --no-tags https://github.com/KT0331/NCHU_2023_Spring_SOC_Lab.git f:/verilog_sva_gh_scraper/data/full_repos/655077532
git clone --depth 1 --no-tags https://github.com/firatkula/caravel_test.git f:/verilog_sva_gh_scraper/data/full_repos/649717527
git clone --depth 1 --no-tags https://github.com/linuspauling1/RV32I.git f:/verilog_sva_gh_scraper/data/full_repos/649724975
git clone --depth 1 --no-tags https://github.com/avdssrk/Image_to_BRAM_through_UART.git f:/verilog_sva_gh_scraper/data/full_repos/649625174
