// Generated 09/02/2023 GMT

/*
 * Copyright Â© 2023, Microchip Technology Inc. and its subsidiaries ("Microchip")
 * All rights reserved.
 * 
 * This software is developed by Microchip Technology Inc. and its subsidiaries ("Microchip").
 * 
 * Redistribution and use in source and binary forms, with or without modification, are
 * permitted provided that the following conditions are met:
 * 
 *     1. Redistributions of source code must retain the above copyright notice, this list of
 *        conditions and the following disclaimer.
 * 
 *     2. Redistributions in binary form must reproduce the above copyright notice, this list
 *        of conditions and the following disclaimer in the documentation and/or other
 *        materials provided with the distribution. Publication is not required when
 *        this file is used in an embedded application.
 * 
 *     3. Microchip's name may not be used to endorse or promote products derived from this
 *        software without specific prior written permission.
 * 
 * THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
 * INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
 * PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIRECT,
 * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
 * PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
 * INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT
 * LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
 * THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
 */

#ifndef _PIC18LF258_INC_
#define _PIC18LF258_INC_

/*
 * Assembly Header file for the Microchip PIC Microcontroller
 * PIC18LF258
 */

/*
 * Device Registers
 */

// Register: RXF0SIDH
#define RXF0SIDH RXF0SIDH
RXF0SIDH                                 equ 0F00h
// bitfield definitions
RXF0SIDH_SID3_POSN                       equ 0000h
RXF0SIDH_SID3_POSITION                   equ 0000h
RXF0SIDH_SID3_SIZE                       equ 0001h
RXF0SIDH_SID3_LENGTH                     equ 0001h
RXF0SIDH_SID3_MASK                       equ 0001h
RXF0SIDH_SID4_POSN                       equ 0001h
RXF0SIDH_SID4_POSITION                   equ 0001h
RXF0SIDH_SID4_SIZE                       equ 0001h
RXF0SIDH_SID4_LENGTH                     equ 0001h
RXF0SIDH_SID4_MASK                       equ 0002h
RXF0SIDH_SID5_POSN                       equ 0002h
RXF0SIDH_SID5_POSITION                   equ 0002h
RXF0SIDH_SID5_SIZE                       equ 0001h
RXF0SIDH_SID5_LENGTH                     equ 0001h
RXF0SIDH_SID5_MASK                       equ 0004h
RXF0SIDH_SID6_POSN                       equ 0003h
RXF0SIDH_SID6_POSITION                   equ 0003h
RXF0SIDH_SID6_SIZE                       equ 0001h
RXF0SIDH_SID6_LENGTH                     equ 0001h
RXF0SIDH_SID6_MASK                       equ 0008h
RXF0SIDH_SID7_POSN                       equ 0004h
RXF0SIDH_SID7_POSITION                   equ 0004h
RXF0SIDH_SID7_SIZE                       equ 0001h
RXF0SIDH_SID7_LENGTH                     equ 0001h
RXF0SIDH_SID7_MASK                       equ 0010h
RXF0SIDH_SID8_POSN                       equ 0005h
RXF0SIDH_SID8_POSITION                   equ 0005h
RXF0SIDH_SID8_SIZE                       equ 0001h
RXF0SIDH_SID8_LENGTH                     equ 0001h
RXF0SIDH_SID8_MASK                       equ 0020h
RXF0SIDH_SID9_POSN                       equ 0006h
RXF0SIDH_SID9_POSITION                   equ 0006h
RXF0SIDH_SID9_SIZE                       equ 0001h
RXF0SIDH_SID9_LENGTH                     equ 0001h
RXF0SIDH_SID9_MASK                       equ 0040h
RXF0SIDH_SID10_POSN                      equ 0007h
RXF0SIDH_SID10_POSITION                  equ 0007h
RXF0SIDH_SID10_SIZE                      equ 0001h
RXF0SIDH_SID10_LENGTH                    equ 0001h
RXF0SIDH_SID10_MASK                      equ 0080h
RXF0SIDH_RXF0SID3_POSN                   equ 0000h
RXF0SIDH_RXF0SID3_POSITION               equ 0000h
RXF0SIDH_RXF0SID3_SIZE                   equ 0001h
RXF0SIDH_RXF0SID3_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID3_MASK                   equ 0001h
RXF0SIDH_RXF0SID4_POSN                   equ 0001h
RXF0SIDH_RXF0SID4_POSITION               equ 0001h
RXF0SIDH_RXF0SID4_SIZE                   equ 0001h
RXF0SIDH_RXF0SID4_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID4_MASK                   equ 0002h
RXF0SIDH_RXF0SID5_POSN                   equ 0002h
RXF0SIDH_RXF0SID5_POSITION               equ 0002h
RXF0SIDH_RXF0SID5_SIZE                   equ 0001h
RXF0SIDH_RXF0SID5_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID5_MASK                   equ 0004h
RXF0SIDH_RXF0SID6_POSN                   equ 0003h
RXF0SIDH_RXF0SID6_POSITION               equ 0003h
RXF0SIDH_RXF0SID6_SIZE                   equ 0001h
RXF0SIDH_RXF0SID6_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID6_MASK                   equ 0008h
RXF0SIDH_RXF0SID7_POSN                   equ 0004h
RXF0SIDH_RXF0SID7_POSITION               equ 0004h
RXF0SIDH_RXF0SID7_SIZE                   equ 0001h
RXF0SIDH_RXF0SID7_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID7_MASK                   equ 0010h
RXF0SIDH_RXF0SID8_POSN                   equ 0005h
RXF0SIDH_RXF0SID8_POSITION               equ 0005h
RXF0SIDH_RXF0SID8_SIZE                   equ 0001h
RXF0SIDH_RXF0SID8_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID8_MASK                   equ 0020h
RXF0SIDH_RXF0SID9_POSN                   equ 0006h
RXF0SIDH_RXF0SID9_POSITION               equ 0006h
RXF0SIDH_RXF0SID9_SIZE                   equ 0001h
RXF0SIDH_RXF0SID9_LENGTH                 equ 0001h
RXF0SIDH_RXF0SID9_MASK                   equ 0040h
RXF0SIDH_RXF0SID10_POSN                  equ 0007h
RXF0SIDH_RXF0SID10_POSITION              equ 0007h
RXF0SIDH_RXF0SID10_SIZE                  equ 0001h
RXF0SIDH_RXF0SID10_LENGTH                equ 0001h
RXF0SIDH_RXF0SID10_MASK                  equ 0080h

// Register: RXF0SIDL
#define RXF0SIDL RXF0SIDL
RXF0SIDL                                 equ 0F01h
// bitfield definitions
RXF0SIDL_EID16_POSN                      equ 0000h
RXF0SIDL_EID16_POSITION                  equ 0000h
RXF0SIDL_EID16_SIZE                      equ 0001h
RXF0SIDL_EID16_LENGTH                    equ 0001h
RXF0SIDL_EID16_MASK                      equ 0001h
RXF0SIDL_EID17_POSN                      equ 0001h
RXF0SIDL_EID17_POSITION                  equ 0001h
RXF0SIDL_EID17_SIZE                      equ 0001h
RXF0SIDL_EID17_LENGTH                    equ 0001h
RXF0SIDL_EID17_MASK                      equ 0002h
RXF0SIDL_EXIDEN_POSN                     equ 0003h
RXF0SIDL_EXIDEN_POSITION                 equ 0003h
RXF0SIDL_EXIDEN_SIZE                     equ 0001h
RXF0SIDL_EXIDEN_LENGTH                   equ 0001h
RXF0SIDL_EXIDEN_MASK                     equ 0008h
RXF0SIDL_SID0_POSN                       equ 0005h
RXF0SIDL_SID0_POSITION                   equ 0005h
RXF0SIDL_SID0_SIZE                       equ 0001h
RXF0SIDL_SID0_LENGTH                     equ 0001h
RXF0SIDL_SID0_MASK                       equ 0020h
RXF0SIDL_SID1_POSN                       equ 0006h
RXF0SIDL_SID1_POSITION                   equ 0006h
RXF0SIDL_SID1_SIZE                       equ 0001h
RXF0SIDL_SID1_LENGTH                     equ 0001h
RXF0SIDL_SID1_MASK                       equ 0040h
RXF0SIDL_SID2_POSN                       equ 0007h
RXF0SIDL_SID2_POSITION                   equ 0007h
RXF0SIDL_SID2_SIZE                       equ 0001h
RXF0SIDL_SID2_LENGTH                     equ 0001h
RXF0SIDL_SID2_MASK                       equ 0080h
RXF0SIDL_RXF0EID16_POSN                  equ 0000h
RXF0SIDL_RXF0EID16_POSITION              equ 0000h
RXF0SIDL_RXF0EID16_SIZE                  equ 0001h
RXF0SIDL_RXF0EID16_LENGTH                equ 0001h
RXF0SIDL_RXF0EID16_MASK                  equ 0001h
RXF0SIDL_RXF0EID17_POSN                  equ 0001h
RXF0SIDL_RXF0EID17_POSITION              equ 0001h
RXF0SIDL_RXF0EID17_SIZE                  equ 0001h
RXF0SIDL_RXF0EID17_LENGTH                equ 0001h
RXF0SIDL_RXF0EID17_MASK                  equ 0002h
RXF0SIDL_RXF0EXIDEN_POSN                 equ 0003h
RXF0SIDL_RXF0EXIDEN_POSITION             equ 0003h
RXF0SIDL_RXF0EXIDEN_SIZE                 equ 0001h
RXF0SIDL_RXF0EXIDEN_LENGTH               equ 0001h
RXF0SIDL_RXF0EXIDEN_MASK                 equ 0008h
RXF0SIDL_RXF0SID0_POSN                   equ 0005h
RXF0SIDL_RXF0SID0_POSITION               equ 0005h
RXF0SIDL_RXF0SID0_SIZE                   equ 0001h
RXF0SIDL_RXF0SID0_LENGTH                 equ 0001h
RXF0SIDL_RXF0SID0_MASK                   equ 0020h
RXF0SIDL_RXF0SID1_POSN                   equ 0006h
RXF0SIDL_RXF0SID1_POSITION               equ 0006h
RXF0SIDL_RXF0SID1_SIZE                   equ 0001h
RXF0SIDL_RXF0SID1_LENGTH                 equ 0001h
RXF0SIDL_RXF0SID1_MASK                   equ 0040h
RXF0SIDL_RXF0SID2_POSN                   equ 0007h
RXF0SIDL_RXF0SID2_POSITION               equ 0007h
RXF0SIDL_RXF0SID2_SIZE                   equ 0001h
RXF0SIDL_RXF0SID2_LENGTH                 equ 0001h
RXF0SIDL_RXF0SID2_MASK                   equ 0080h

// Register: RXF0EIDH
#define RXF0EIDH RXF0EIDH
RXF0EIDH                                 equ 0F02h
// bitfield definitions
RXF0EIDH_EID8_POSN                       equ 0000h
RXF0EIDH_EID8_POSITION                   equ 0000h
RXF0EIDH_EID8_SIZE                       equ 0001h
RXF0EIDH_EID8_LENGTH                     equ 0001h
RXF0EIDH_EID8_MASK                       equ 0001h
RXF0EIDH_EID9_POSN                       equ 0001h
RXF0EIDH_EID9_POSITION                   equ 0001h
RXF0EIDH_EID9_SIZE                       equ 0001h
RXF0EIDH_EID9_LENGTH                     equ 0001h
RXF0EIDH_EID9_MASK                       equ 0002h
RXF0EIDH_EID10_POSN                      equ 0002h
RXF0EIDH_EID10_POSITION                  equ 0002h
RXF0EIDH_EID10_SIZE                      equ 0001h
RXF0EIDH_EID10_LENGTH                    equ 0001h
RXF0EIDH_EID10_MASK                      equ 0004h
RXF0EIDH_EID11_POSN                      equ 0003h
RXF0EIDH_EID11_POSITION                  equ 0003h
RXF0EIDH_EID11_SIZE                      equ 0001h
RXF0EIDH_EID11_LENGTH                    equ 0001h
RXF0EIDH_EID11_MASK                      equ 0008h
RXF0EIDH_EID12_POSN                      equ 0004h
RXF0EIDH_EID12_POSITION                  equ 0004h
RXF0EIDH_EID12_SIZE                      equ 0001h
RXF0EIDH_EID12_LENGTH                    equ 0001h
RXF0EIDH_EID12_MASK                      equ 0010h
RXF0EIDH_EID13_POSN                      equ 0005h
RXF0EIDH_EID13_POSITION                  equ 0005h
RXF0EIDH_EID13_SIZE                      equ 0001h
RXF0EIDH_EID13_LENGTH                    equ 0001h
RXF0EIDH_EID13_MASK                      equ 0020h
RXF0EIDH_EID14_POSN                      equ 0006h
RXF0EIDH_EID14_POSITION                  equ 0006h
RXF0EIDH_EID14_SIZE                      equ 0001h
RXF0EIDH_EID14_LENGTH                    equ 0001h
RXF0EIDH_EID14_MASK                      equ 0040h
RXF0EIDH_EID15_POSN                      equ 0007h
RXF0EIDH_EID15_POSITION                  equ 0007h
RXF0EIDH_EID15_SIZE                      equ 0001h
RXF0EIDH_EID15_LENGTH                    equ 0001h
RXF0EIDH_EID15_MASK                      equ 0080h
RXF0EIDH_RXF0EID8_POSN                   equ 0000h
RXF0EIDH_RXF0EID8_POSITION               equ 0000h
RXF0EIDH_RXF0EID8_SIZE                   equ 0001h
RXF0EIDH_RXF0EID8_LENGTH                 equ 0001h
RXF0EIDH_RXF0EID8_MASK                   equ 0001h
RXF0EIDH_RXF0EID9_POSN                   equ 0001h
RXF0EIDH_RXF0EID9_POSITION               equ 0001h
RXF0EIDH_RXF0EID9_SIZE                   equ 0001h
RXF0EIDH_RXF0EID9_LENGTH                 equ 0001h
RXF0EIDH_RXF0EID9_MASK                   equ 0002h
RXF0EIDH_RXF0EID10_POSN                  equ 0002h
RXF0EIDH_RXF0EID10_POSITION              equ 0002h
RXF0EIDH_RXF0EID10_SIZE                  equ 0001h
RXF0EIDH_RXF0EID10_LENGTH                equ 0001h
RXF0EIDH_RXF0EID10_MASK                  equ 0004h
RXF0EIDH_RXF0EID11_POSN                  equ 0003h
RXF0EIDH_RXF0EID11_POSITION              equ 0003h
RXF0EIDH_RXF0EID11_SIZE                  equ 0001h
RXF0EIDH_RXF0EID11_LENGTH                equ 0001h
RXF0EIDH_RXF0EID11_MASK                  equ 0008h
RXF0EIDH_RXF0EID12_POSN                  equ 0004h
RXF0EIDH_RXF0EID12_POSITION              equ 0004h
RXF0EIDH_RXF0EID12_SIZE                  equ 0001h
RXF0EIDH_RXF0EID12_LENGTH                equ 0001h
RXF0EIDH_RXF0EID12_MASK                  equ 0010h
RXF0EIDH_RXF0EID13_POSN                  equ 0005h
RXF0EIDH_RXF0EID13_POSITION              equ 0005h
RXF0EIDH_RXF0EID13_SIZE                  equ 0001h
RXF0EIDH_RXF0EID13_LENGTH                equ 0001h
RXF0EIDH_RXF0EID13_MASK                  equ 0020h
RXF0EIDH_RXF0EID14_POSN                  equ 0006h
RXF0EIDH_RXF0EID14_POSITION              equ 0006h
RXF0EIDH_RXF0EID14_SIZE                  equ 0001h
RXF0EIDH_RXF0EID14_LENGTH                equ 0001h
RXF0EIDH_RXF0EID14_MASK                  equ 0040h
RXF0EIDH_RXF0EID15_POSN                  equ 0007h
RXF0EIDH_RXF0EID15_POSITION              equ 0007h
RXF0EIDH_RXF0EID15_SIZE                  equ 0001h
RXF0EIDH_RXF0EID15_LENGTH                equ 0001h
RXF0EIDH_RXF0EID15_MASK                  equ 0080h

// Register: RXF0EIDL
#define RXF0EIDL RXF0EIDL
RXF0EIDL                                 equ 0F03h
// bitfield definitions
RXF0EIDL_EID0_POSN                       equ 0000h
RXF0EIDL_EID0_POSITION                   equ 0000h
RXF0EIDL_EID0_SIZE                       equ 0001h
RXF0EIDL_EID0_LENGTH                     equ 0001h
RXF0EIDL_EID0_MASK                       equ 0001h
RXF0EIDL_EID1_POSN                       equ 0001h
RXF0EIDL_EID1_POSITION                   equ 0001h
RXF0EIDL_EID1_SIZE                       equ 0001h
RXF0EIDL_EID1_LENGTH                     equ 0001h
RXF0EIDL_EID1_MASK                       equ 0002h
RXF0EIDL_EID2_POSN                       equ 0002h
RXF0EIDL_EID2_POSITION                   equ 0002h
RXF0EIDL_EID2_SIZE                       equ 0001h
RXF0EIDL_EID2_LENGTH                     equ 0001h
RXF0EIDL_EID2_MASK                       equ 0004h
RXF0EIDL_EID3_POSN                       equ 0003h
RXF0EIDL_EID3_POSITION                   equ 0003h
RXF0EIDL_EID3_SIZE                       equ 0001h
RXF0EIDL_EID3_LENGTH                     equ 0001h
RXF0EIDL_EID3_MASK                       equ 0008h
RXF0EIDL_EID4_POSN                       equ 0004h
RXF0EIDL_EID4_POSITION                   equ 0004h
RXF0EIDL_EID4_SIZE                       equ 0001h
RXF0EIDL_EID4_LENGTH                     equ 0001h
RXF0EIDL_EID4_MASK                       equ 0010h
RXF0EIDL_EID5_POSN                       equ 0005h
RXF0EIDL_EID5_POSITION                   equ 0005h
RXF0EIDL_EID5_SIZE                       equ 0001h
RXF0EIDL_EID5_LENGTH                     equ 0001h
RXF0EIDL_EID5_MASK                       equ 0020h
RXF0EIDL_EID6_POSN                       equ 0006h
RXF0EIDL_EID6_POSITION                   equ 0006h
RXF0EIDL_EID6_SIZE                       equ 0001h
RXF0EIDL_EID6_LENGTH                     equ 0001h
RXF0EIDL_EID6_MASK                       equ 0040h
RXF0EIDL_EID7_POSN                       equ 0007h
RXF0EIDL_EID7_POSITION                   equ 0007h
RXF0EIDL_EID7_SIZE                       equ 0001h
RXF0EIDL_EID7_LENGTH                     equ 0001h
RXF0EIDL_EID7_MASK                       equ 0080h
RXF0EIDL_RXF0EID0_POSN                   equ 0000h
RXF0EIDL_RXF0EID0_POSITION               equ 0000h
RXF0EIDL_RXF0EID0_SIZE                   equ 0001h
RXF0EIDL_RXF0EID0_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID0_MASK                   equ 0001h
RXF0EIDL_RXF0EID1_POSN                   equ 0001h
RXF0EIDL_RXF0EID1_POSITION               equ 0001h
RXF0EIDL_RXF0EID1_SIZE                   equ 0001h
RXF0EIDL_RXF0EID1_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID1_MASK                   equ 0002h
RXF0EIDL_RXF0EID2_POSN                   equ 0002h
RXF0EIDL_RXF0EID2_POSITION               equ 0002h
RXF0EIDL_RXF0EID2_SIZE                   equ 0001h
RXF0EIDL_RXF0EID2_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID2_MASK                   equ 0004h
RXF0EIDL_RXF0EID3_POSN                   equ 0003h
RXF0EIDL_RXF0EID3_POSITION               equ 0003h
RXF0EIDL_RXF0EID3_SIZE                   equ 0001h
RXF0EIDL_RXF0EID3_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID3_MASK                   equ 0008h
RXF0EIDL_RXF0EID4_POSN                   equ 0004h
RXF0EIDL_RXF0EID4_POSITION               equ 0004h
RXF0EIDL_RXF0EID4_SIZE                   equ 0001h
RXF0EIDL_RXF0EID4_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID4_MASK                   equ 0010h
RXF0EIDL_RXF0EID5_POSN                   equ 0005h
RXF0EIDL_RXF0EID5_POSITION               equ 0005h
RXF0EIDL_RXF0EID5_SIZE                   equ 0001h
RXF0EIDL_RXF0EID5_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID5_MASK                   equ 0020h
RXF0EIDL_RXF0EID6_POSN                   equ 0006h
RXF0EIDL_RXF0EID6_POSITION               equ 0006h
RXF0EIDL_RXF0EID6_SIZE                   equ 0001h
RXF0EIDL_RXF0EID6_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID6_MASK                   equ 0040h
RXF0EIDL_RXF0EID7_POSN                   equ 0007h
RXF0EIDL_RXF0EID7_POSITION               equ 0007h
RXF0EIDL_RXF0EID7_SIZE                   equ 0001h
RXF0EIDL_RXF0EID7_LENGTH                 equ 0001h
RXF0EIDL_RXF0EID7_MASK                   equ 0080h

// Register: RXF1SIDH
#define RXF1SIDH RXF1SIDH
RXF1SIDH                                 equ 0F04h
// bitfield definitions
RXF1SIDH_SID3_POSN                       equ 0000h
RXF1SIDH_SID3_POSITION                   equ 0000h
RXF1SIDH_SID3_SIZE                       equ 0001h
RXF1SIDH_SID3_LENGTH                     equ 0001h
RXF1SIDH_SID3_MASK                       equ 0001h
RXF1SIDH_SID4_POSN                       equ 0001h
RXF1SIDH_SID4_POSITION                   equ 0001h
RXF1SIDH_SID4_SIZE                       equ 0001h
RXF1SIDH_SID4_LENGTH                     equ 0001h
RXF1SIDH_SID4_MASK                       equ 0002h
RXF1SIDH_SID5_POSN                       equ 0002h
RXF1SIDH_SID5_POSITION                   equ 0002h
RXF1SIDH_SID5_SIZE                       equ 0001h
RXF1SIDH_SID5_LENGTH                     equ 0001h
RXF1SIDH_SID5_MASK                       equ 0004h
RXF1SIDH_SID6_POSN                       equ 0003h
RXF1SIDH_SID6_POSITION                   equ 0003h
RXF1SIDH_SID6_SIZE                       equ 0001h
RXF1SIDH_SID6_LENGTH                     equ 0001h
RXF1SIDH_SID6_MASK                       equ 0008h
RXF1SIDH_SID7_POSN                       equ 0004h
RXF1SIDH_SID7_POSITION                   equ 0004h
RXF1SIDH_SID7_SIZE                       equ 0001h
RXF1SIDH_SID7_LENGTH                     equ 0001h
RXF1SIDH_SID7_MASK                       equ 0010h
RXF1SIDH_SID8_POSN                       equ 0005h
RXF1SIDH_SID8_POSITION                   equ 0005h
RXF1SIDH_SID8_SIZE                       equ 0001h
RXF1SIDH_SID8_LENGTH                     equ 0001h
RXF1SIDH_SID8_MASK                       equ 0020h
RXF1SIDH_SID9_POSN                       equ 0006h
RXF1SIDH_SID9_POSITION                   equ 0006h
RXF1SIDH_SID9_SIZE                       equ 0001h
RXF1SIDH_SID9_LENGTH                     equ 0001h
RXF1SIDH_SID9_MASK                       equ 0040h
RXF1SIDH_SID10_POSN                      equ 0007h
RXF1SIDH_SID10_POSITION                  equ 0007h
RXF1SIDH_SID10_SIZE                      equ 0001h
RXF1SIDH_SID10_LENGTH                    equ 0001h
RXF1SIDH_SID10_MASK                      equ 0080h
RXF1SIDH_RXF1SID3_POSN                   equ 0000h
RXF1SIDH_RXF1SID3_POSITION               equ 0000h
RXF1SIDH_RXF1SID3_SIZE                   equ 0001h
RXF1SIDH_RXF1SID3_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID3_MASK                   equ 0001h
RXF1SIDH_RXF1SID4_POSN                   equ 0001h
RXF1SIDH_RXF1SID4_POSITION               equ 0001h
RXF1SIDH_RXF1SID4_SIZE                   equ 0001h
RXF1SIDH_RXF1SID4_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID4_MASK                   equ 0002h
RXF1SIDH_RXF1SID5_POSN                   equ 0002h
RXF1SIDH_RXF1SID5_POSITION               equ 0002h
RXF1SIDH_RXF1SID5_SIZE                   equ 0001h
RXF1SIDH_RXF1SID5_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID5_MASK                   equ 0004h
RXF1SIDH_RXF1SID6_POSN                   equ 0003h
RXF1SIDH_RXF1SID6_POSITION               equ 0003h
RXF1SIDH_RXF1SID6_SIZE                   equ 0001h
RXF1SIDH_RXF1SID6_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID6_MASK                   equ 0008h
RXF1SIDH_RXF1SID7_POSN                   equ 0004h
RXF1SIDH_RXF1SID7_POSITION               equ 0004h
RXF1SIDH_RXF1SID7_SIZE                   equ 0001h
RXF1SIDH_RXF1SID7_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID7_MASK                   equ 0010h
RXF1SIDH_RXF1SID8_POSN                   equ 0005h
RXF1SIDH_RXF1SID8_POSITION               equ 0005h
RXF1SIDH_RXF1SID8_SIZE                   equ 0001h
RXF1SIDH_RXF1SID8_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID8_MASK                   equ 0020h
RXF1SIDH_RXF1SID9_POSN                   equ 0006h
RXF1SIDH_RXF1SID9_POSITION               equ 0006h
RXF1SIDH_RXF1SID9_SIZE                   equ 0001h
RXF1SIDH_RXF1SID9_LENGTH                 equ 0001h
RXF1SIDH_RXF1SID9_MASK                   equ 0040h
RXF1SIDH_RXF1SID10_POSN                  equ 0007h
RXF1SIDH_RXF1SID10_POSITION              equ 0007h
RXF1SIDH_RXF1SID10_SIZE                  equ 0001h
RXF1SIDH_RXF1SID10_LENGTH                equ 0001h
RXF1SIDH_RXF1SID10_MASK                  equ 0080h

// Register: RXF1SIDL
#define RXF1SIDL RXF1SIDL
RXF1SIDL                                 equ 0F05h
// bitfield definitions
RXF1SIDL_EID16_POSN                      equ 0000h
RXF1SIDL_EID16_POSITION                  equ 0000h
RXF1SIDL_EID16_SIZE                      equ 0001h
RXF1SIDL_EID16_LENGTH                    equ 0001h
RXF1SIDL_EID16_MASK                      equ 0001h
RXF1SIDL_EID17_POSN                      equ 0001h
RXF1SIDL_EID17_POSITION                  equ 0001h
RXF1SIDL_EID17_SIZE                      equ 0001h
RXF1SIDL_EID17_LENGTH                    equ 0001h
RXF1SIDL_EID17_MASK                      equ 0002h
RXF1SIDL_EXIDEN_POSN                     equ 0003h
RXF1SIDL_EXIDEN_POSITION                 equ 0003h
RXF1SIDL_EXIDEN_SIZE                     equ 0001h
RXF1SIDL_EXIDEN_LENGTH                   equ 0001h
RXF1SIDL_EXIDEN_MASK                     equ 0008h
RXF1SIDL_SID0_POSN                       equ 0005h
RXF1SIDL_SID0_POSITION                   equ 0005h
RXF1SIDL_SID0_SIZE                       equ 0001h
RXF1SIDL_SID0_LENGTH                     equ 0001h
RXF1SIDL_SID0_MASK                       equ 0020h
RXF1SIDL_SID1_POSN                       equ 0006h
RXF1SIDL_SID1_POSITION                   equ 0006h
RXF1SIDL_SID1_SIZE                       equ 0001h
RXF1SIDL_SID1_LENGTH                     equ 0001h
RXF1SIDL_SID1_MASK                       equ 0040h
RXF1SIDL_SID2_POSN                       equ 0007h
RXF1SIDL_SID2_POSITION                   equ 0007h
RXF1SIDL_SID2_SIZE                       equ 0001h
RXF1SIDL_SID2_LENGTH                     equ 0001h
RXF1SIDL_SID2_MASK                       equ 0080h
RXF1SIDL_RXF1EID16_POSN                  equ 0000h
RXF1SIDL_RXF1EID16_POSITION              equ 0000h
RXF1SIDL_RXF1EID16_SIZE                  equ 0001h
RXF1SIDL_RXF1EID16_LENGTH                equ 0001h
RXF1SIDL_RXF1EID16_MASK                  equ 0001h
RXF1SIDL_RXF1EID17_POSN                  equ 0001h
RXF1SIDL_RXF1EID17_POSITION              equ 0001h
RXF1SIDL_RXF1EID17_SIZE                  equ 0001h
RXF1SIDL_RXF1EID17_LENGTH                equ 0001h
RXF1SIDL_RXF1EID17_MASK                  equ 0002h
RXF1SIDL_RXF1EXIDEN_POSN                 equ 0003h
RXF1SIDL_RXF1EXIDEN_POSITION             equ 0003h
RXF1SIDL_RXF1EXIDEN_SIZE                 equ 0001h
RXF1SIDL_RXF1EXIDEN_LENGTH               equ 0001h
RXF1SIDL_RXF1EXIDEN_MASK                 equ 0008h
RXF1SIDL_RXF1SID0_POSN                   equ 0005h
RXF1SIDL_RXF1SID0_POSITION               equ 0005h
RXF1SIDL_RXF1SID0_SIZE                   equ 0001h
RXF1SIDL_RXF1SID0_LENGTH                 equ 0001h
RXF1SIDL_RXF1SID0_MASK                   equ 0020h
RXF1SIDL_RXF1SID1_POSN                   equ 0006h
RXF1SIDL_RXF1SID1_POSITION               equ 0006h
RXF1SIDL_RXF1SID1_SIZE                   equ 0001h
RXF1SIDL_RXF1SID1_LENGTH                 equ 0001h
RXF1SIDL_RXF1SID1_MASK                   equ 0040h
RXF1SIDL_RXF1SID2_POSN                   equ 0007h
RXF1SIDL_RXF1SID2_POSITION               equ 0007h
RXF1SIDL_RXF1SID2_SIZE                   equ 0001h
RXF1SIDL_RXF1SID2_LENGTH                 equ 0001h
RXF1SIDL_RXF1SID2_MASK                   equ 0080h

// Register: RXF1EIDH
#define RXF1EIDH RXF1EIDH
RXF1EIDH                                 equ 0F06h
// bitfield definitions
RXF1EIDH_EID8_POSN                       equ 0000h
RXF1EIDH_EID8_POSITION                   equ 0000h
RXF1EIDH_EID8_SIZE                       equ 0001h
RXF1EIDH_EID8_LENGTH                     equ 0001h
RXF1EIDH_EID8_MASK                       equ 0001h
RXF1EIDH_EID9_POSN                       equ 0001h
RXF1EIDH_EID9_POSITION                   equ 0001h
RXF1EIDH_EID9_SIZE                       equ 0001h
RXF1EIDH_EID9_LENGTH                     equ 0001h
RXF1EIDH_EID9_MASK                       equ 0002h
RXF1EIDH_EID10_POSN                      equ 0002h
RXF1EIDH_EID10_POSITION                  equ 0002h
RXF1EIDH_EID10_SIZE                      equ 0001h
RXF1EIDH_EID10_LENGTH                    equ 0001h
RXF1EIDH_EID10_MASK                      equ 0004h
RXF1EIDH_EID11_POSN                      equ 0003h
RXF1EIDH_EID11_POSITION                  equ 0003h
RXF1EIDH_EID11_SIZE                      equ 0001h
RXF1EIDH_EID11_LENGTH                    equ 0001h
RXF1EIDH_EID11_MASK                      equ 0008h
RXF1EIDH_EID12_POSN                      equ 0004h
RXF1EIDH_EID12_POSITION                  equ 0004h
RXF1EIDH_EID12_SIZE                      equ 0001h
RXF1EIDH_EID12_LENGTH                    equ 0001h
RXF1EIDH_EID12_MASK                      equ 0010h
RXF1EIDH_EID13_POSN                      equ 0005h
RXF1EIDH_EID13_POSITION                  equ 0005h
RXF1EIDH_EID13_SIZE                      equ 0001h
RXF1EIDH_EID13_LENGTH                    equ 0001h
RXF1EIDH_EID13_MASK                      equ 0020h
RXF1EIDH_EID14_POSN                      equ 0006h
RXF1EIDH_EID14_POSITION                  equ 0006h
RXF1EIDH_EID14_SIZE                      equ 0001h
RXF1EIDH_EID14_LENGTH                    equ 0001h
RXF1EIDH_EID14_MASK                      equ 0040h
RXF1EIDH_EID15_POSN                      equ 0007h
RXF1EIDH_EID15_POSITION                  equ 0007h
RXF1EIDH_EID15_SIZE                      equ 0001h
RXF1EIDH_EID15_LENGTH                    equ 0001h
RXF1EIDH_EID15_MASK                      equ 0080h
RXF1EIDH_RXF1EID8_POSN                   equ 0000h
RXF1EIDH_RXF1EID8_POSITION               equ 0000h
RXF1EIDH_RXF1EID8_SIZE                   equ 0001h
RXF1EIDH_RXF1EID8_LENGTH                 equ 0001h
RXF1EIDH_RXF1EID8_MASK                   equ 0001h
RXF1EIDH_RXF1EID9_POSN                   equ 0001h
RXF1EIDH_RXF1EID9_POSITION               equ 0001h
RXF1EIDH_RXF1EID9_SIZE                   equ 0001h
RXF1EIDH_RXF1EID9_LENGTH                 equ 0001h
RXF1EIDH_RXF1EID9_MASK                   equ 0002h
RXF1EIDH_RXF1EID10_POSN                  equ 0002h
RXF1EIDH_RXF1EID10_POSITION              equ 0002h
RXF1EIDH_RXF1EID10_SIZE                  equ 0001h
RXF1EIDH_RXF1EID10_LENGTH                equ 0001h
RXF1EIDH_RXF1EID10_MASK                  equ 0004h
RXF1EIDH_RXF1EID11_POSN                  equ 0003h
RXF1EIDH_RXF1EID11_POSITION              equ 0003h
RXF1EIDH_RXF1EID11_SIZE                  equ 0001h
RXF1EIDH_RXF1EID11_LENGTH                equ 0001h
RXF1EIDH_RXF1EID11_MASK                  equ 0008h
RXF1EIDH_RXF1EID12_POSN                  equ 0004h
RXF1EIDH_RXF1EID12_POSITION              equ 0004h
RXF1EIDH_RXF1EID12_SIZE                  equ 0001h
RXF1EIDH_RXF1EID12_LENGTH                equ 0001h
RXF1EIDH_RXF1EID12_MASK                  equ 0010h
RXF1EIDH_RXF1EID13_POSN                  equ 0005h
RXF1EIDH_RXF1EID13_POSITION              equ 0005h
RXF1EIDH_RXF1EID13_SIZE                  equ 0001h
RXF1EIDH_RXF1EID13_LENGTH                equ 0001h
RXF1EIDH_RXF1EID13_MASK                  equ 0020h
RXF1EIDH_RXF1EID14_POSN                  equ 0006h
RXF1EIDH_RXF1EID14_POSITION              equ 0006h
RXF1EIDH_RXF1EID14_SIZE                  equ 0001h
RXF1EIDH_RXF1EID14_LENGTH                equ 0001h
RXF1EIDH_RXF1EID14_MASK                  equ 0040h
RXF1EIDH_RXF1EID15_POSN                  equ 0007h
RXF1EIDH_RXF1EID15_POSITION              equ 0007h
RXF1EIDH_RXF1EID15_SIZE                  equ 0001h
RXF1EIDH_RXF1EID15_LENGTH                equ 0001h
RXF1EIDH_RXF1EID15_MASK                  equ 0080h

// Register: RXF1EIDL
#define RXF1EIDL RXF1EIDL
RXF1EIDL                                 equ 0F07h
// bitfield definitions
RXF1EIDL_EID0_POSN                       equ 0000h
RXF1EIDL_EID0_POSITION                   equ 0000h
RXF1EIDL_EID0_SIZE                       equ 0001h
RXF1EIDL_EID0_LENGTH                     equ 0001h
RXF1EIDL_EID0_MASK                       equ 0001h
RXF1EIDL_EID1_POSN                       equ 0001h
RXF1EIDL_EID1_POSITION                   equ 0001h
RXF1EIDL_EID1_SIZE                       equ 0001h
RXF1EIDL_EID1_LENGTH                     equ 0001h
RXF1EIDL_EID1_MASK                       equ 0002h
RXF1EIDL_EID2_POSN                       equ 0002h
RXF1EIDL_EID2_POSITION                   equ 0002h
RXF1EIDL_EID2_SIZE                       equ 0001h
RXF1EIDL_EID2_LENGTH                     equ 0001h
RXF1EIDL_EID2_MASK                       equ 0004h
RXF1EIDL_EID3_POSN                       equ 0003h
RXF1EIDL_EID3_POSITION                   equ 0003h
RXF1EIDL_EID3_SIZE                       equ 0001h
RXF1EIDL_EID3_LENGTH                     equ 0001h
RXF1EIDL_EID3_MASK                       equ 0008h
RXF1EIDL_EID4_POSN                       equ 0004h
RXF1EIDL_EID4_POSITION                   equ 0004h
RXF1EIDL_EID4_SIZE                       equ 0001h
RXF1EIDL_EID4_LENGTH                     equ 0001h
RXF1EIDL_EID4_MASK                       equ 0010h
RXF1EIDL_EID5_POSN                       equ 0005h
RXF1EIDL_EID5_POSITION                   equ 0005h
RXF1EIDL_EID5_SIZE                       equ 0001h
RXF1EIDL_EID5_LENGTH                     equ 0001h
RXF1EIDL_EID5_MASK                       equ 0020h
RXF1EIDL_EID6_POSN                       equ 0006h
RXF1EIDL_EID6_POSITION                   equ 0006h
RXF1EIDL_EID6_SIZE                       equ 0001h
RXF1EIDL_EID6_LENGTH                     equ 0001h
RXF1EIDL_EID6_MASK                       equ 0040h
RXF1EIDL_EID7_POSN                       equ 0007h
RXF1EIDL_EID7_POSITION                   equ 0007h
RXF1EIDL_EID7_SIZE                       equ 0001h
RXF1EIDL_EID7_LENGTH                     equ 0001h
RXF1EIDL_EID7_MASK                       equ 0080h
RXF1EIDL_RXF1EID0_POSN                   equ 0000h
RXF1EIDL_RXF1EID0_POSITION               equ 0000h
RXF1EIDL_RXF1EID0_SIZE                   equ 0001h
RXF1EIDL_RXF1EID0_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID0_MASK                   equ 0001h
RXF1EIDL_RXF1EID1_POSN                   equ 0001h
RXF1EIDL_RXF1EID1_POSITION               equ 0001h
RXF1EIDL_RXF1EID1_SIZE                   equ 0001h
RXF1EIDL_RXF1EID1_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID1_MASK                   equ 0002h
RXF1EIDL_RXF1EID2_POSN                   equ 0002h
RXF1EIDL_RXF1EID2_POSITION               equ 0002h
RXF1EIDL_RXF1EID2_SIZE                   equ 0001h
RXF1EIDL_RXF1EID2_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID2_MASK                   equ 0004h
RXF1EIDL_RXF1EID3_POSN                   equ 0003h
RXF1EIDL_RXF1EID3_POSITION               equ 0003h
RXF1EIDL_RXF1EID3_SIZE                   equ 0001h
RXF1EIDL_RXF1EID3_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID3_MASK                   equ 0008h
RXF1EIDL_RXF1EID4_POSN                   equ 0004h
RXF1EIDL_RXF1EID4_POSITION               equ 0004h
RXF1EIDL_RXF1EID4_SIZE                   equ 0001h
RXF1EIDL_RXF1EID4_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID4_MASK                   equ 0010h
RXF1EIDL_RXF1EID5_POSN                   equ 0005h
RXF1EIDL_RXF1EID5_POSITION               equ 0005h
RXF1EIDL_RXF1EID5_SIZE                   equ 0001h
RXF1EIDL_RXF1EID5_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID5_MASK                   equ 0020h
RXF1EIDL_RXF1EID6_POSN                   equ 0006h
RXF1EIDL_RXF1EID6_POSITION               equ 0006h
RXF1EIDL_RXF1EID6_SIZE                   equ 0001h
RXF1EIDL_RXF1EID6_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID6_MASK                   equ 0040h
RXF1EIDL_RXF1EID7_POSN                   equ 0007h
RXF1EIDL_RXF1EID7_POSITION               equ 0007h
RXF1EIDL_RXF1EID7_SIZE                   equ 0001h
RXF1EIDL_RXF1EID7_LENGTH                 equ 0001h
RXF1EIDL_RXF1EID7_MASK                   equ 0080h

// Register: RXF2SIDH
#define RXF2SIDH RXF2SIDH
RXF2SIDH                                 equ 0F08h
// bitfield definitions
RXF2SIDH_SID3_POSN                       equ 0000h
RXF2SIDH_SID3_POSITION                   equ 0000h
RXF2SIDH_SID3_SIZE                       equ 0001h
RXF2SIDH_SID3_LENGTH                     equ 0001h
RXF2SIDH_SID3_MASK                       equ 0001h
RXF2SIDH_SID4_POSN                       equ 0001h
RXF2SIDH_SID4_POSITION                   equ 0001h
RXF2SIDH_SID4_SIZE                       equ 0001h
RXF2SIDH_SID4_LENGTH                     equ 0001h
RXF2SIDH_SID4_MASK                       equ 0002h
RXF2SIDH_SID5_POSN                       equ 0002h
RXF2SIDH_SID5_POSITION                   equ 0002h
RXF2SIDH_SID5_SIZE                       equ 0001h
RXF2SIDH_SID5_LENGTH                     equ 0001h
RXF2SIDH_SID5_MASK                       equ 0004h
RXF2SIDH_SID6_POSN                       equ 0003h
RXF2SIDH_SID6_POSITION                   equ 0003h
RXF2SIDH_SID6_SIZE                       equ 0001h
RXF2SIDH_SID6_LENGTH                     equ 0001h
RXF2SIDH_SID6_MASK                       equ 0008h
RXF2SIDH_SID7_POSN                       equ 0004h
RXF2SIDH_SID7_POSITION                   equ 0004h
RXF2SIDH_SID7_SIZE                       equ 0001h
RXF2SIDH_SID7_LENGTH                     equ 0001h
RXF2SIDH_SID7_MASK                       equ 0010h
RXF2SIDH_SID8_POSN                       equ 0005h
RXF2SIDH_SID8_POSITION                   equ 0005h
RXF2SIDH_SID8_SIZE                       equ 0001h
RXF2SIDH_SID8_LENGTH                     equ 0001h
RXF2SIDH_SID8_MASK                       equ 0020h
RXF2SIDH_SID9_POSN                       equ 0006h
RXF2SIDH_SID9_POSITION                   equ 0006h
RXF2SIDH_SID9_SIZE                       equ 0001h
RXF2SIDH_SID9_LENGTH                     equ 0001h
RXF2SIDH_SID9_MASK                       equ 0040h
RXF2SIDH_SID10_POSN                      equ 0007h
RXF2SIDH_SID10_POSITION                  equ 0007h
RXF2SIDH_SID10_SIZE                      equ 0001h
RXF2SIDH_SID10_LENGTH                    equ 0001h
RXF2SIDH_SID10_MASK                      equ 0080h
RXF2SIDH_RXF2SID3_POSN                   equ 0000h
RXF2SIDH_RXF2SID3_POSITION               equ 0000h
RXF2SIDH_RXF2SID3_SIZE                   equ 0001h
RXF2SIDH_RXF2SID3_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID3_MASK                   equ 0001h
RXF2SIDH_RXF2SID4_POSN                   equ 0001h
RXF2SIDH_RXF2SID4_POSITION               equ 0001h
RXF2SIDH_RXF2SID4_SIZE                   equ 0001h
RXF2SIDH_RXF2SID4_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID4_MASK                   equ 0002h
RXF2SIDH_RXF2SID5_POSN                   equ 0002h
RXF2SIDH_RXF2SID5_POSITION               equ 0002h
RXF2SIDH_RXF2SID5_SIZE                   equ 0001h
RXF2SIDH_RXF2SID5_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID5_MASK                   equ 0004h
RXF2SIDH_RXF2SID6_POSN                   equ 0003h
RXF2SIDH_RXF2SID6_POSITION               equ 0003h
RXF2SIDH_RXF2SID6_SIZE                   equ 0001h
RXF2SIDH_RXF2SID6_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID6_MASK                   equ 0008h
RXF2SIDH_RXF2SID7_POSN                   equ 0004h
RXF2SIDH_RXF2SID7_POSITION               equ 0004h
RXF2SIDH_RXF2SID7_SIZE                   equ 0001h
RXF2SIDH_RXF2SID7_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID7_MASK                   equ 0010h
RXF2SIDH_RXF2SID8_POSN                   equ 0005h
RXF2SIDH_RXF2SID8_POSITION               equ 0005h
RXF2SIDH_RXF2SID8_SIZE                   equ 0001h
RXF2SIDH_RXF2SID8_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID8_MASK                   equ 0020h
RXF2SIDH_RXF2SID9_POSN                   equ 0006h
RXF2SIDH_RXF2SID9_POSITION               equ 0006h
RXF2SIDH_RXF2SID9_SIZE                   equ 0001h
RXF2SIDH_RXF2SID9_LENGTH                 equ 0001h
RXF2SIDH_RXF2SID9_MASK                   equ 0040h
RXF2SIDH_RXF2SID10_POSN                  equ 0007h
RXF2SIDH_RXF2SID10_POSITION              equ 0007h
RXF2SIDH_RXF2SID10_SIZE                  equ 0001h
RXF2SIDH_RXF2SID10_LENGTH                equ 0001h
RXF2SIDH_RXF2SID10_MASK                  equ 0080h

// Register: RXF2SIDL
#define RXF2SIDL RXF2SIDL
RXF2SIDL                                 equ 0F09h
// bitfield definitions
RXF2SIDL_EID16_POSN                      equ 0000h
RXF2SIDL_EID16_POSITION                  equ 0000h
RXF2SIDL_EID16_SIZE                      equ 0001h
RXF2SIDL_EID16_LENGTH                    equ 0001h
RXF2SIDL_EID16_MASK                      equ 0001h
RXF2SIDL_EID17_POSN                      equ 0001h
RXF2SIDL_EID17_POSITION                  equ 0001h
RXF2SIDL_EID17_SIZE                      equ 0001h
RXF2SIDL_EID17_LENGTH                    equ 0001h
RXF2SIDL_EID17_MASK                      equ 0002h
RXF2SIDL_EXIDEN_POSN                     equ 0003h
RXF2SIDL_EXIDEN_POSITION                 equ 0003h
RXF2SIDL_EXIDEN_SIZE                     equ 0001h
RXF2SIDL_EXIDEN_LENGTH                   equ 0001h
RXF2SIDL_EXIDEN_MASK                     equ 0008h
RXF2SIDL_SID0_POSN                       equ 0005h
RXF2SIDL_SID0_POSITION                   equ 0005h
RXF2SIDL_SID0_SIZE                       equ 0001h
RXF2SIDL_SID0_LENGTH                     equ 0001h
RXF2SIDL_SID0_MASK                       equ 0020h
RXF2SIDL_SID1_POSN                       equ 0006h
RXF2SIDL_SID1_POSITION                   equ 0006h
RXF2SIDL_SID1_SIZE                       equ 0001h
RXF2SIDL_SID1_LENGTH                     equ 0001h
RXF2SIDL_SID1_MASK                       equ 0040h
RXF2SIDL_SID2_POSN                       equ 0007h
RXF2SIDL_SID2_POSITION                   equ 0007h
RXF2SIDL_SID2_SIZE                       equ 0001h
RXF2SIDL_SID2_LENGTH                     equ 0001h
RXF2SIDL_SID2_MASK                       equ 0080h
RXF2SIDL_RXF2EID16_POSN                  equ 0000h
RXF2SIDL_RXF2EID16_POSITION              equ 0000h
RXF2SIDL_RXF2EID16_SIZE                  equ 0001h
RXF2SIDL_RXF2EID16_LENGTH                equ 0001h
RXF2SIDL_RXF2EID16_MASK                  equ 0001h
RXF2SIDL_RXF2EID17_POSN                  equ 0001h
RXF2SIDL_RXF2EID17_POSITION              equ 0001h
RXF2SIDL_RXF2EID17_SIZE                  equ 0001h
RXF2SIDL_RXF2EID17_LENGTH                equ 0001h
RXF2SIDL_RXF2EID17_MASK                  equ 0002h
RXF2SIDL_RXF2EXIDEN_POSN                 equ 0003h
RXF2SIDL_RXF2EXIDEN_POSITION             equ 0003h
RXF2SIDL_RXF2EXIDEN_SIZE                 equ 0001h
RXF2SIDL_RXF2EXIDEN_LENGTH               equ 0001h
RXF2SIDL_RXF2EXIDEN_MASK                 equ 0008h
RXF2SIDL_RXF2SID0_POSN                   equ 0005h
RXF2SIDL_RXF2SID0_POSITION               equ 0005h
RXF2SIDL_RXF2SID0_SIZE                   equ 0001h
RXF2SIDL_RXF2SID0_LENGTH                 equ 0001h
RXF2SIDL_RXF2SID0_MASK                   equ 0020h
RXF2SIDL_RXF2SID1_POSN                   equ 0006h
RXF2SIDL_RXF2SID1_POSITION               equ 0006h
RXF2SIDL_RXF2SID1_SIZE                   equ 0001h
RXF2SIDL_RXF2SID1_LENGTH                 equ 0001h
RXF2SIDL_RXF2SID1_MASK                   equ 0040h
RXF2SIDL_RXF2SID2_POSN                   equ 0007h
RXF2SIDL_RXF2SID2_POSITION               equ 0007h
RXF2SIDL_RXF2SID2_SIZE                   equ 0001h
RXF2SIDL_RXF2SID2_LENGTH                 equ 0001h
RXF2SIDL_RXF2SID2_MASK                   equ 0080h

// Register: RXF2EIDH
#define RXF2EIDH RXF2EIDH
RXF2EIDH                                 equ 0F0Ah
// bitfield definitions
RXF2EIDH_EID8_POSN                       equ 0000h
RXF2EIDH_EID8_POSITION                   equ 0000h
RXF2EIDH_EID8_SIZE                       equ 0001h
RXF2EIDH_EID8_LENGTH                     equ 0001h
RXF2EIDH_EID8_MASK                       equ 0001h
RXF2EIDH_EID9_POSN                       equ 0001h
RXF2EIDH_EID9_POSITION                   equ 0001h
RXF2EIDH_EID9_SIZE                       equ 0001h
RXF2EIDH_EID9_LENGTH                     equ 0001h
RXF2EIDH_EID9_MASK                       equ 0002h
RXF2EIDH_EID10_POSN                      equ 0002h
RXF2EIDH_EID10_POSITION                  equ 0002h
RXF2EIDH_EID10_SIZE                      equ 0001h
RXF2EIDH_EID10_LENGTH                    equ 0001h
RXF2EIDH_EID10_MASK                      equ 0004h
RXF2EIDH_EID11_POSN                      equ 0003h
RXF2EIDH_EID11_POSITION                  equ 0003h
RXF2EIDH_EID11_SIZE                      equ 0001h
RXF2EIDH_EID11_LENGTH                    equ 0001h
RXF2EIDH_EID11_MASK                      equ 0008h
RXF2EIDH_EID12_POSN                      equ 0004h
RXF2EIDH_EID12_POSITION                  equ 0004h
RXF2EIDH_EID12_SIZE                      equ 0001h
RXF2EIDH_EID12_LENGTH                    equ 0001h
RXF2EIDH_EID12_MASK                      equ 0010h
RXF2EIDH_EID13_POSN                      equ 0005h
RXF2EIDH_EID13_POSITION                  equ 0005h
RXF2EIDH_EID13_SIZE                      equ 0001h
RXF2EIDH_EID13_LENGTH                    equ 0001h
RXF2EIDH_EID13_MASK                      equ 0020h
RXF2EIDH_EID14_POSN                      equ 0006h
RXF2EIDH_EID14_POSITION                  equ 0006h
RXF2EIDH_EID14_SIZE                      equ 0001h
RXF2EIDH_EID14_LENGTH                    equ 0001h
RXF2EIDH_EID14_MASK                      equ 0040h
RXF2EIDH_EID15_POSN                      equ 0007h
RXF2EIDH_EID15_POSITION                  equ 0007h
RXF2EIDH_EID15_SIZE                      equ 0001h
RXF2EIDH_EID15_LENGTH                    equ 0001h
RXF2EIDH_EID15_MASK                      equ 0080h
RXF2EIDH_RXF2EID8_POSN                   equ 0000h
RXF2EIDH_RXF2EID8_POSITION               equ 0000h
RXF2EIDH_RXF2EID8_SIZE                   equ 0001h
RXF2EIDH_RXF2EID8_LENGTH                 equ 0001h
RXF2EIDH_RXF2EID8_MASK                   equ 0001h
RXF2EIDH_RXF2EID9_POSN                   equ 0001h
RXF2EIDH_RXF2EID9_POSITION               equ 0001h
RXF2EIDH_RXF2EID9_SIZE                   equ 0001h
RXF2EIDH_RXF2EID9_LENGTH                 equ 0001h
RXF2EIDH_RXF2EID9_MASK                   equ 0002h
RXF2EIDH_RXF2EID10_POSN                  equ 0002h
RXF2EIDH_RXF2EID10_POSITION              equ 0002h
RXF2EIDH_RXF2EID10_SIZE                  equ 0001h
RXF2EIDH_RXF2EID10_LENGTH                equ 0001h
RXF2EIDH_RXF2EID10_MASK                  equ 0004h
RXF2EIDH_RXF2EID11_POSN                  equ 0003h
RXF2EIDH_RXF2EID11_POSITION              equ 0003h
RXF2EIDH_RXF2EID11_SIZE                  equ 0001h
RXF2EIDH_RXF2EID11_LENGTH                equ 0001h
RXF2EIDH_RXF2EID11_MASK                  equ 0008h
RXF2EIDH_RXF2EID12_POSN                  equ 0004h
RXF2EIDH_RXF2EID12_POSITION              equ 0004h
RXF2EIDH_RXF2EID12_SIZE                  equ 0001h
RXF2EIDH_RXF2EID12_LENGTH                equ 0001h
RXF2EIDH_RXF2EID12_MASK                  equ 0010h
RXF2EIDH_RXF2EID13_POSN                  equ 0005h
RXF2EIDH_RXF2EID13_POSITION              equ 0005h
RXF2EIDH_RXF2EID13_SIZE                  equ 0001h
RXF2EIDH_RXF2EID13_LENGTH                equ 0001h
RXF2EIDH_RXF2EID13_MASK                  equ 0020h
RXF2EIDH_RXF2EID14_POSN                  equ 0006h
RXF2EIDH_RXF2EID14_POSITION              equ 0006h
RXF2EIDH_RXF2EID14_SIZE                  equ 0001h
RXF2EIDH_RXF2EID14_LENGTH                equ 0001h
RXF2EIDH_RXF2EID14_MASK                  equ 0040h
RXF2EIDH_RXF2EID15_POSN                  equ 0007h
RXF2EIDH_RXF2EID15_POSITION              equ 0007h
RXF2EIDH_RXF2EID15_SIZE                  equ 0001h
RXF2EIDH_RXF2EID15_LENGTH                equ 0001h
RXF2EIDH_RXF2EID15_MASK                  equ 0080h

// Register: RXF2EIDL
#define RXF2EIDL RXF2EIDL
RXF2EIDL                                 equ 0F0Bh
// bitfield definitions
RXF2EIDL_EID0_POSN                       equ 0000h
RXF2EIDL_EID0_POSITION                   equ 0000h
RXF2EIDL_EID0_SIZE                       equ 0001h
RXF2EIDL_EID0_LENGTH                     equ 0001h
RXF2EIDL_EID0_MASK                       equ 0001h
RXF2EIDL_EID1_POSN                       equ 0001h
RXF2EIDL_EID1_POSITION                   equ 0001h
RXF2EIDL_EID1_SIZE                       equ 0001h
RXF2EIDL_EID1_LENGTH                     equ 0001h
RXF2EIDL_EID1_MASK                       equ 0002h
RXF2EIDL_EID2_POSN                       equ 0002h
RXF2EIDL_EID2_POSITION                   equ 0002h
RXF2EIDL_EID2_SIZE                       equ 0001h
RXF2EIDL_EID2_LENGTH                     equ 0001h
RXF2EIDL_EID2_MASK                       equ 0004h
RXF2EIDL_EID3_POSN                       equ 0003h
RXF2EIDL_EID3_POSITION                   equ 0003h
RXF2EIDL_EID3_SIZE                       equ 0001h
RXF2EIDL_EID3_LENGTH                     equ 0001h
RXF2EIDL_EID3_MASK                       equ 0008h
RXF2EIDL_EID4_POSN                       equ 0004h
RXF2EIDL_EID4_POSITION                   equ 0004h
RXF2EIDL_EID4_SIZE                       equ 0001h
RXF2EIDL_EID4_LENGTH                     equ 0001h
RXF2EIDL_EID4_MASK                       equ 0010h
RXF2EIDL_EID5_POSN                       equ 0005h
RXF2EIDL_EID5_POSITION                   equ 0005h
RXF2EIDL_EID5_SIZE                       equ 0001h
RXF2EIDL_EID5_LENGTH                     equ 0001h
RXF2EIDL_EID5_MASK                       equ 0020h
RXF2EIDL_EID6_POSN                       equ 0006h
RXF2EIDL_EID6_POSITION                   equ 0006h
RXF2EIDL_EID6_SIZE                       equ 0001h
RXF2EIDL_EID6_LENGTH                     equ 0001h
RXF2EIDL_EID6_MASK                       equ 0040h
RXF2EIDL_EID7_POSN                       equ 0007h
RXF2EIDL_EID7_POSITION                   equ 0007h
RXF2EIDL_EID7_SIZE                       equ 0001h
RXF2EIDL_EID7_LENGTH                     equ 0001h
RXF2EIDL_EID7_MASK                       equ 0080h
RXF2EIDL_RXF2EID0_POSN                   equ 0000h
RXF2EIDL_RXF2EID0_POSITION               equ 0000h
RXF2EIDL_RXF2EID0_SIZE                   equ 0001h
RXF2EIDL_RXF2EID0_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID0_MASK                   equ 0001h
RXF2EIDL_RXF2EID1_POSN                   equ 0001h
RXF2EIDL_RXF2EID1_POSITION               equ 0001h
RXF2EIDL_RXF2EID1_SIZE                   equ 0001h
RXF2EIDL_RXF2EID1_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID1_MASK                   equ 0002h
RXF2EIDL_RXF2EID2_POSN                   equ 0002h
RXF2EIDL_RXF2EID2_POSITION               equ 0002h
RXF2EIDL_RXF2EID2_SIZE                   equ 0001h
RXF2EIDL_RXF2EID2_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID2_MASK                   equ 0004h
RXF2EIDL_RXF2EID3_POSN                   equ 0003h
RXF2EIDL_RXF2EID3_POSITION               equ 0003h
RXF2EIDL_RXF2EID3_SIZE                   equ 0001h
RXF2EIDL_RXF2EID3_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID3_MASK                   equ 0008h
RXF2EIDL_RXF2EID4_POSN                   equ 0004h
RXF2EIDL_RXF2EID4_POSITION               equ 0004h
RXF2EIDL_RXF2EID4_SIZE                   equ 0001h
RXF2EIDL_RXF2EID4_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID4_MASK                   equ 0010h
RXF2EIDL_RXF2EID5_POSN                   equ 0005h
RXF2EIDL_RXF2EID5_POSITION               equ 0005h
RXF2EIDL_RXF2EID5_SIZE                   equ 0001h
RXF2EIDL_RXF2EID5_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID5_MASK                   equ 0020h
RXF2EIDL_RXF2EID6_POSN                   equ 0006h
RXF2EIDL_RXF2EID6_POSITION               equ 0006h
RXF2EIDL_RXF2EID6_SIZE                   equ 0001h
RXF2EIDL_RXF2EID6_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID6_MASK                   equ 0040h
RXF2EIDL_RXF2EID7_POSN                   equ 0007h
RXF2EIDL_RXF2EID7_POSITION               equ 0007h
RXF2EIDL_RXF2EID7_SIZE                   equ 0001h
RXF2EIDL_RXF2EID7_LENGTH                 equ 0001h
RXF2EIDL_RXF2EID7_MASK                   equ 0080h

// Register: RXF3SIDH
#define RXF3SIDH RXF3SIDH
RXF3SIDH                                 equ 0F0Ch
// bitfield definitions
RXF3SIDH_SID3_POSN                       equ 0000h
RXF3SIDH_SID3_POSITION                   equ 0000h
RXF3SIDH_SID3_SIZE                       equ 0001h
RXF3SIDH_SID3_LENGTH                     equ 0001h
RXF3SIDH_SID3_MASK                       equ 0001h
RXF3SIDH_SID4_POSN                       equ 0001h
RXF3SIDH_SID4_POSITION                   equ 0001h
RXF3SIDH_SID4_SIZE                       equ 0001h
RXF3SIDH_SID4_LENGTH                     equ 0001h
RXF3SIDH_SID4_MASK                       equ 0002h
RXF3SIDH_SID5_POSN                       equ 0002h
RXF3SIDH_SID5_POSITION                   equ 0002h
RXF3SIDH_SID5_SIZE                       equ 0001h
RXF3SIDH_SID5_LENGTH                     equ 0001h
RXF3SIDH_SID5_MASK                       equ 0004h
RXF3SIDH_SID6_POSN                       equ 0003h
RXF3SIDH_SID6_POSITION                   equ 0003h
RXF3SIDH_SID6_SIZE                       equ 0001h
RXF3SIDH_SID6_LENGTH                     equ 0001h
RXF3SIDH_SID6_MASK                       equ 0008h
RXF3SIDH_SID7_POSN                       equ 0004h
RXF3SIDH_SID7_POSITION                   equ 0004h
RXF3SIDH_SID7_SIZE                       equ 0001h
RXF3SIDH_SID7_LENGTH                     equ 0001h
RXF3SIDH_SID7_MASK                       equ 0010h
RXF3SIDH_SID8_POSN                       equ 0005h
RXF3SIDH_SID8_POSITION                   equ 0005h
RXF3SIDH_SID8_SIZE                       equ 0001h
RXF3SIDH_SID8_LENGTH                     equ 0001h
RXF3SIDH_SID8_MASK                       equ 0020h
RXF3SIDH_SID9_POSN                       equ 0006h
RXF3SIDH_SID9_POSITION                   equ 0006h
RXF3SIDH_SID9_SIZE                       equ 0001h
RXF3SIDH_SID9_LENGTH                     equ 0001h
RXF3SIDH_SID9_MASK                       equ 0040h
RXF3SIDH_SID10_POSN                      equ 0007h
RXF3SIDH_SID10_POSITION                  equ 0007h
RXF3SIDH_SID10_SIZE                      equ 0001h
RXF3SIDH_SID10_LENGTH                    equ 0001h
RXF3SIDH_SID10_MASK                      equ 0080h
RXF3SIDH_RXF3SID3_POSN                   equ 0000h
RXF3SIDH_RXF3SID3_POSITION               equ 0000h
RXF3SIDH_RXF3SID3_SIZE                   equ 0001h
RXF3SIDH_RXF3SID3_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID3_MASK                   equ 0001h
RXF3SIDH_RXF3SID4_POSN                   equ 0001h
RXF3SIDH_RXF3SID4_POSITION               equ 0001h
RXF3SIDH_RXF3SID4_SIZE                   equ 0001h
RXF3SIDH_RXF3SID4_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID4_MASK                   equ 0002h
RXF3SIDH_RXF3SID5_POSN                   equ 0002h
RXF3SIDH_RXF3SID5_POSITION               equ 0002h
RXF3SIDH_RXF3SID5_SIZE                   equ 0001h
RXF3SIDH_RXF3SID5_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID5_MASK                   equ 0004h
RXF3SIDH_RXF3SID6_POSN                   equ 0003h
RXF3SIDH_RXF3SID6_POSITION               equ 0003h
RXF3SIDH_RXF3SID6_SIZE                   equ 0001h
RXF3SIDH_RXF3SID6_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID6_MASK                   equ 0008h
RXF3SIDH_RXF3SID7_POSN                   equ 0004h
RXF3SIDH_RXF3SID7_POSITION               equ 0004h
RXF3SIDH_RXF3SID7_SIZE                   equ 0001h
RXF3SIDH_RXF3SID7_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID7_MASK                   equ 0010h
RXF3SIDH_RXF3SID8_POSN                   equ 0005h
RXF3SIDH_RXF3SID8_POSITION               equ 0005h
RXF3SIDH_RXF3SID8_SIZE                   equ 0001h
RXF3SIDH_RXF3SID8_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID8_MASK                   equ 0020h
RXF3SIDH_RXF3SID9_POSN                   equ 0006h
RXF3SIDH_RXF3SID9_POSITION               equ 0006h
RXF3SIDH_RXF3SID9_SIZE                   equ 0001h
RXF3SIDH_RXF3SID9_LENGTH                 equ 0001h
RXF3SIDH_RXF3SID9_MASK                   equ 0040h
RXF3SIDH_RXF3SID10_POSN                  equ 0007h
RXF3SIDH_RXF3SID10_POSITION              equ 0007h
RXF3SIDH_RXF3SID10_SIZE                  equ 0001h
RXF3SIDH_RXF3SID10_LENGTH                equ 0001h
RXF3SIDH_RXF3SID10_MASK                  equ 0080h

// Register: RXF3SIDL
#define RXF3SIDL RXF3SIDL
RXF3SIDL                                 equ 0F0Dh
// bitfield definitions
RXF3SIDL_EID16_POSN                      equ 0000h
RXF3SIDL_EID16_POSITION                  equ 0000h
RXF3SIDL_EID16_SIZE                      equ 0001h
RXF3SIDL_EID16_LENGTH                    equ 0001h
RXF3SIDL_EID16_MASK                      equ 0001h
RXF3SIDL_EID17_POSN                      equ 0001h
RXF3SIDL_EID17_POSITION                  equ 0001h
RXF3SIDL_EID17_SIZE                      equ 0001h
RXF3SIDL_EID17_LENGTH                    equ 0001h
RXF3SIDL_EID17_MASK                      equ 0002h
RXF3SIDL_EXIDEN_POSN                     equ 0003h
RXF3SIDL_EXIDEN_POSITION                 equ 0003h
RXF3SIDL_EXIDEN_SIZE                     equ 0001h
RXF3SIDL_EXIDEN_LENGTH                   equ 0001h
RXF3SIDL_EXIDEN_MASK                     equ 0008h
RXF3SIDL_SID0_POSN                       equ 0005h
RXF3SIDL_SID0_POSITION                   equ 0005h
RXF3SIDL_SID0_SIZE                       equ 0001h
RXF3SIDL_SID0_LENGTH                     equ 0001h
RXF3SIDL_SID0_MASK                       equ 0020h
RXF3SIDL_SID1_POSN                       equ 0006h
RXF3SIDL_SID1_POSITION                   equ 0006h
RXF3SIDL_SID1_SIZE                       equ 0001h
RXF3SIDL_SID1_LENGTH                     equ 0001h
RXF3SIDL_SID1_MASK                       equ 0040h
RXF3SIDL_SID2_POSN                       equ 0007h
RXF3SIDL_SID2_POSITION                   equ 0007h
RXF3SIDL_SID2_SIZE                       equ 0001h
RXF3SIDL_SID2_LENGTH                     equ 0001h
RXF3SIDL_SID2_MASK                       equ 0080h
RXF3SIDL_RXF3EID16_POSN                  equ 0000h
RXF3SIDL_RXF3EID16_POSITION              equ 0000h
RXF3SIDL_RXF3EID16_SIZE                  equ 0001h
RXF3SIDL_RXF3EID16_LENGTH                equ 0001h
RXF3SIDL_RXF3EID16_MASK                  equ 0001h
RXF3SIDL_RXF3EID17_POSN                  equ 0001h
RXF3SIDL_RXF3EID17_POSITION              equ 0001h
RXF3SIDL_RXF3EID17_SIZE                  equ 0001h
RXF3SIDL_RXF3EID17_LENGTH                equ 0001h
RXF3SIDL_RXF3EID17_MASK                  equ 0002h
RXF3SIDL_RXF3EXIDEN_POSN                 equ 0003h
RXF3SIDL_RXF3EXIDEN_POSITION             equ 0003h
RXF3SIDL_RXF3EXIDEN_SIZE                 equ 0001h
RXF3SIDL_RXF3EXIDEN_LENGTH               equ 0001h
RXF3SIDL_RXF3EXIDEN_MASK                 equ 0008h
RXF3SIDL_RXF3SID0_POSN                   equ 0005h
RXF3SIDL_RXF3SID0_POSITION               equ 0005h
RXF3SIDL_RXF3SID0_SIZE                   equ 0001h
RXF3SIDL_RXF3SID0_LENGTH                 equ 0001h
RXF3SIDL_RXF3SID0_MASK                   equ 0020h
RXF3SIDL_RXF3SID1_POSN                   equ 0006h
RXF3SIDL_RXF3SID1_POSITION               equ 0006h
RXF3SIDL_RXF3SID1_SIZE                   equ 0001h
RXF3SIDL_RXF3SID1_LENGTH                 equ 0001h
RXF3SIDL_RXF3SID1_MASK                   equ 0040h
RXF3SIDL_RXF3SID2_POSN                   equ 0007h
RXF3SIDL_RXF3SID2_POSITION               equ 0007h
RXF3SIDL_RXF3SID2_SIZE                   equ 0001h
RXF3SIDL_RXF3SID2_LENGTH                 equ 0001h
RXF3SIDL_RXF3SID2_MASK                   equ 0080h

// Register: RXF3EIDH
#define RXF3EIDH RXF3EIDH
RXF3EIDH                                 equ 0F0Eh
// bitfield definitions
RXF3EIDH_EID8_POSN                       equ 0000h
RXF3EIDH_EID8_POSITION                   equ 0000h
RXF3EIDH_EID8_SIZE                       equ 0001h
RXF3EIDH_EID8_LENGTH                     equ 0001h
RXF3EIDH_EID8_MASK                       equ 0001h
RXF3EIDH_EID9_POSN                       equ 0001h
RXF3EIDH_EID9_POSITION                   equ 0001h
RXF3EIDH_EID9_SIZE                       equ 0001h
RXF3EIDH_EID9_LENGTH                     equ 0001h
RXF3EIDH_EID9_MASK                       equ 0002h
RXF3EIDH_EID10_POSN                      equ 0002h
RXF3EIDH_EID10_POSITION                  equ 0002h
RXF3EIDH_EID10_SIZE                      equ 0001h
RXF3EIDH_EID10_LENGTH                    equ 0001h
RXF3EIDH_EID10_MASK                      equ 0004h
RXF3EIDH_EID11_POSN                      equ 0003h
RXF3EIDH_EID11_POSITION                  equ 0003h
RXF3EIDH_EID11_SIZE                      equ 0001h
RXF3EIDH_EID11_LENGTH                    equ 0001h
RXF3EIDH_EID11_MASK                      equ 0008h
RXF3EIDH_EID12_POSN                      equ 0004h
RXF3EIDH_EID12_POSITION                  equ 0004h
RXF3EIDH_EID12_SIZE                      equ 0001h
RXF3EIDH_EID12_LENGTH                    equ 0001h
RXF3EIDH_EID12_MASK                      equ 0010h
RXF3EIDH_EID13_POSN                      equ 0005h
RXF3EIDH_EID13_POSITION                  equ 0005h
RXF3EIDH_EID13_SIZE                      equ 0001h
RXF3EIDH_EID13_LENGTH                    equ 0001h
RXF3EIDH_EID13_MASK                      equ 0020h
RXF3EIDH_EID14_POSN                      equ 0006h
RXF3EIDH_EID14_POSITION                  equ 0006h
RXF3EIDH_EID14_SIZE                      equ 0001h
RXF3EIDH_EID14_LENGTH                    equ 0001h
RXF3EIDH_EID14_MASK                      equ 0040h
RXF3EIDH_EID15_POSN                      equ 0007h
RXF3EIDH_EID15_POSITION                  equ 0007h
RXF3EIDH_EID15_SIZE                      equ 0001h
RXF3EIDH_EID15_LENGTH                    equ 0001h
RXF3EIDH_EID15_MASK                      equ 0080h
RXF3EIDH_RXF3EID8_POSN                   equ 0000h
RXF3EIDH_RXF3EID8_POSITION               equ 0000h
RXF3EIDH_RXF3EID8_SIZE                   equ 0001h
RXF3EIDH_RXF3EID8_LENGTH                 equ 0001h
RXF3EIDH_RXF3EID8_MASK                   equ 0001h
RXF3EIDH_RXF3EID9_POSN                   equ 0001h
RXF3EIDH_RXF3EID9_POSITION               equ 0001h
RXF3EIDH_RXF3EID9_SIZE                   equ 0001h
RXF3EIDH_RXF3EID9_LENGTH                 equ 0001h
RXF3EIDH_RXF3EID9_MASK                   equ 0002h
RXF3EIDH_RXF3EID10_POSN                  equ 0002h
RXF3EIDH_RXF3EID10_POSITION              equ 0002h
RXF3EIDH_RXF3EID10_SIZE                  equ 0001h
RXF3EIDH_RXF3EID10_LENGTH                equ 0001h
RXF3EIDH_RXF3EID10_MASK                  equ 0004h
RXF3EIDH_RXF3EID11_POSN                  equ 0003h
RXF3EIDH_RXF3EID11_POSITION              equ 0003h
RXF3EIDH_RXF3EID11_SIZE                  equ 0001h
RXF3EIDH_RXF3EID11_LENGTH                equ 0001h
RXF3EIDH_RXF3EID11_MASK                  equ 0008h
RXF3EIDH_RXF3EID12_POSN                  equ 0004h
RXF3EIDH_RXF3EID12_POSITION              equ 0004h
RXF3EIDH_RXF3EID12_SIZE                  equ 0001h
RXF3EIDH_RXF3EID12_LENGTH                equ 0001h
RXF3EIDH_RXF3EID12_MASK                  equ 0010h
RXF3EIDH_RXF3EID13_POSN                  equ 0005h
RXF3EIDH_RXF3EID13_POSITION              equ 0005h
RXF3EIDH_RXF3EID13_SIZE                  equ 0001h
RXF3EIDH_RXF3EID13_LENGTH                equ 0001h
RXF3EIDH_RXF3EID13_MASK                  equ 0020h
RXF3EIDH_RXF3EID14_POSN                  equ 0006h
RXF3EIDH_RXF3EID14_POSITION              equ 0006h
RXF3EIDH_RXF3EID14_SIZE                  equ 0001h
RXF3EIDH_RXF3EID14_LENGTH                equ 0001h
RXF3EIDH_RXF3EID14_MASK                  equ 0040h
RXF3EIDH_RXF3EID15_POSN                  equ 0007h
RXF3EIDH_RXF3EID15_POSITION              equ 0007h
RXF3EIDH_RXF3EID15_SIZE                  equ 0001h
RXF3EIDH_RXF3EID15_LENGTH                equ 0001h
RXF3EIDH_RXF3EID15_MASK                  equ 0080h

// Register: RXF3EIDL
#define RXF3EIDL RXF3EIDL
RXF3EIDL                                 equ 0F0Fh
// bitfield definitions
RXF3EIDL_EID0_POSN                       equ 0000h
RXF3EIDL_EID0_POSITION                   equ 0000h
RXF3EIDL_EID0_SIZE                       equ 0001h
RXF3EIDL_EID0_LENGTH                     equ 0001h
RXF3EIDL_EID0_MASK                       equ 0001h
RXF3EIDL_EID1_POSN                       equ 0001h
RXF3EIDL_EID1_POSITION                   equ 0001h
RXF3EIDL_EID1_SIZE                       equ 0001h
RXF3EIDL_EID1_LENGTH                     equ 0001h
RXF3EIDL_EID1_MASK                       equ 0002h
RXF3EIDL_EID2_POSN                       equ 0002h
RXF3EIDL_EID2_POSITION                   equ 0002h
RXF3EIDL_EID2_SIZE                       equ 0001h
RXF3EIDL_EID2_LENGTH                     equ 0001h
RXF3EIDL_EID2_MASK                       equ 0004h
RXF3EIDL_EID3_POSN                       equ 0003h
RXF3EIDL_EID3_POSITION                   equ 0003h
RXF3EIDL_EID3_SIZE                       equ 0001h
RXF3EIDL_EID3_LENGTH                     equ 0001h
RXF3EIDL_EID3_MASK                       equ 0008h
RXF3EIDL_EID4_POSN                       equ 0004h
RXF3EIDL_EID4_POSITION                   equ 0004h
RXF3EIDL_EID4_SIZE                       equ 0001h
RXF3EIDL_EID4_LENGTH                     equ 0001h
RXF3EIDL_EID4_MASK                       equ 0010h
RXF3EIDL_EID5_POSN                       equ 0005h
RXF3EIDL_EID5_POSITION                   equ 0005h
RXF3EIDL_EID5_SIZE                       equ 0001h
RXF3EIDL_EID5_LENGTH                     equ 0001h
RXF3EIDL_EID5_MASK                       equ 0020h
RXF3EIDL_EID6_POSN                       equ 0006h
RXF3EIDL_EID6_POSITION                   equ 0006h
RXF3EIDL_EID6_SIZE                       equ 0001h
RXF3EIDL_EID6_LENGTH                     equ 0001h
RXF3EIDL_EID6_MASK                       equ 0040h
RXF3EIDL_EID7_POSN                       equ 0007h
RXF3EIDL_EID7_POSITION                   equ 0007h
RXF3EIDL_EID7_SIZE                       equ 0001h
RXF3EIDL_EID7_LENGTH                     equ 0001h
RXF3EIDL_EID7_MASK                       equ 0080h
RXF3EIDL_RXF3EID0_POSN                   equ 0000h
RXF3EIDL_RXF3EID0_POSITION               equ 0000h
RXF3EIDL_RXF3EID0_SIZE                   equ 0001h
RXF3EIDL_RXF3EID0_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID0_MASK                   equ 0001h
RXF3EIDL_RXF3EID1_POSN                   equ 0001h
RXF3EIDL_RXF3EID1_POSITION               equ 0001h
RXF3EIDL_RXF3EID1_SIZE                   equ 0001h
RXF3EIDL_RXF3EID1_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID1_MASK                   equ 0002h
RXF3EIDL_RXF3EID2_POSN                   equ 0002h
RXF3EIDL_RXF3EID2_POSITION               equ 0002h
RXF3EIDL_RXF3EID2_SIZE                   equ 0001h
RXF3EIDL_RXF3EID2_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID2_MASK                   equ 0004h
RXF3EIDL_RXF3EID3_POSN                   equ 0003h
RXF3EIDL_RXF3EID3_POSITION               equ 0003h
RXF3EIDL_RXF3EID3_SIZE                   equ 0001h
RXF3EIDL_RXF3EID3_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID3_MASK                   equ 0008h
RXF3EIDL_RXF3EID4_POSN                   equ 0004h
RXF3EIDL_RXF3EID4_POSITION               equ 0004h
RXF3EIDL_RXF3EID4_SIZE                   equ 0001h
RXF3EIDL_RXF3EID4_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID4_MASK                   equ 0010h
RXF3EIDL_RXF3EID5_POSN                   equ 0005h
RXF3EIDL_RXF3EID5_POSITION               equ 0005h
RXF3EIDL_RXF3EID5_SIZE                   equ 0001h
RXF3EIDL_RXF3EID5_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID5_MASK                   equ 0020h
RXF3EIDL_RXF3EID6_POSN                   equ 0006h
RXF3EIDL_RXF3EID6_POSITION               equ 0006h
RXF3EIDL_RXF3EID6_SIZE                   equ 0001h
RXF3EIDL_RXF3EID6_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID6_MASK                   equ 0040h
RXF3EIDL_RXF3EID7_POSN                   equ 0007h
RXF3EIDL_RXF3EID7_POSITION               equ 0007h
RXF3EIDL_RXF3EID7_SIZE                   equ 0001h
RXF3EIDL_RXF3EID7_LENGTH                 equ 0001h
RXF3EIDL_RXF3EID7_MASK                   equ 0080h

// Register: RXF4SIDH
#define RXF4SIDH RXF4SIDH
RXF4SIDH                                 equ 0F10h
// bitfield definitions
RXF4SIDH_SID3_POSN                       equ 0000h
RXF4SIDH_SID3_POSITION                   equ 0000h
RXF4SIDH_SID3_SIZE                       equ 0001h
RXF4SIDH_SID3_LENGTH                     equ 0001h
RXF4SIDH_SID3_MASK                       equ 0001h
RXF4SIDH_SID4_POSN                       equ 0001h
RXF4SIDH_SID4_POSITION                   equ 0001h
RXF4SIDH_SID4_SIZE                       equ 0001h
RXF4SIDH_SID4_LENGTH                     equ 0001h
RXF4SIDH_SID4_MASK                       equ 0002h
RXF4SIDH_SID5_POSN                       equ 0002h
RXF4SIDH_SID5_POSITION                   equ 0002h
RXF4SIDH_SID5_SIZE                       equ 0001h
RXF4SIDH_SID5_LENGTH                     equ 0001h
RXF4SIDH_SID5_MASK                       equ 0004h
RXF4SIDH_SID6_POSN                       equ 0003h
RXF4SIDH_SID6_POSITION                   equ 0003h
RXF4SIDH_SID6_SIZE                       equ 0001h
RXF4SIDH_SID6_LENGTH                     equ 0001h
RXF4SIDH_SID6_MASK                       equ 0008h
RXF4SIDH_SID7_POSN                       equ 0004h
RXF4SIDH_SID7_POSITION                   equ 0004h
RXF4SIDH_SID7_SIZE                       equ 0001h
RXF4SIDH_SID7_LENGTH                     equ 0001h
RXF4SIDH_SID7_MASK                       equ 0010h
RXF4SIDH_SID8_POSN                       equ 0005h
RXF4SIDH_SID8_POSITION                   equ 0005h
RXF4SIDH_SID8_SIZE                       equ 0001h
RXF4SIDH_SID8_LENGTH                     equ 0001h
RXF4SIDH_SID8_MASK                       equ 0020h
RXF4SIDH_SID9_POSN                       equ 0006h
RXF4SIDH_SID9_POSITION                   equ 0006h
RXF4SIDH_SID9_SIZE                       equ 0001h
RXF4SIDH_SID9_LENGTH                     equ 0001h
RXF4SIDH_SID9_MASK                       equ 0040h
RXF4SIDH_SID10_POSN                      equ 0007h
RXF4SIDH_SID10_POSITION                  equ 0007h
RXF4SIDH_SID10_SIZE                      equ 0001h
RXF4SIDH_SID10_LENGTH                    equ 0001h
RXF4SIDH_SID10_MASK                      equ 0080h
RXF4SIDH_RXF4SID3_POSN                   equ 0000h
RXF4SIDH_RXF4SID3_POSITION               equ 0000h
RXF4SIDH_RXF4SID3_SIZE                   equ 0001h
RXF4SIDH_RXF4SID3_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID3_MASK                   equ 0001h
RXF4SIDH_RXF4SID4_POSN                   equ 0001h
RXF4SIDH_RXF4SID4_POSITION               equ 0001h
RXF4SIDH_RXF4SID4_SIZE                   equ 0001h
RXF4SIDH_RXF4SID4_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID4_MASK                   equ 0002h
RXF4SIDH_RXF4SID5_POSN                   equ 0002h
RXF4SIDH_RXF4SID5_POSITION               equ 0002h
RXF4SIDH_RXF4SID5_SIZE                   equ 0001h
RXF4SIDH_RXF4SID5_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID5_MASK                   equ 0004h
RXF4SIDH_RXF4SID6_POSN                   equ 0003h
RXF4SIDH_RXF4SID6_POSITION               equ 0003h
RXF4SIDH_RXF4SID6_SIZE                   equ 0001h
RXF4SIDH_RXF4SID6_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID6_MASK                   equ 0008h
RXF4SIDH_RXF4SID7_POSN                   equ 0004h
RXF4SIDH_RXF4SID7_POSITION               equ 0004h
RXF4SIDH_RXF4SID7_SIZE                   equ 0001h
RXF4SIDH_RXF4SID7_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID7_MASK                   equ 0010h
RXF4SIDH_RXF4SID8_POSN                   equ 0005h
RXF4SIDH_RXF4SID8_POSITION               equ 0005h
RXF4SIDH_RXF4SID8_SIZE                   equ 0001h
RXF4SIDH_RXF4SID8_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID8_MASK                   equ 0020h
RXF4SIDH_RXF4SID9_POSN                   equ 0006h
RXF4SIDH_RXF4SID9_POSITION               equ 0006h
RXF4SIDH_RXF4SID9_SIZE                   equ 0001h
RXF4SIDH_RXF4SID9_LENGTH                 equ 0001h
RXF4SIDH_RXF4SID9_MASK                   equ 0040h
RXF4SIDH_RXF4SID10_POSN                  equ 0007h
RXF4SIDH_RXF4SID10_POSITION              equ 0007h
RXF4SIDH_RXF4SID10_SIZE                  equ 0001h
RXF4SIDH_RXF4SID10_LENGTH                equ 0001h
RXF4SIDH_RXF4SID10_MASK                  equ 0080h

// Register: RXF4SIDL
#define RXF4SIDL RXF4SIDL
RXF4SIDL                                 equ 0F11h
// bitfield definitions
RXF4SIDL_EID16_POSN                      equ 0000h
RXF4SIDL_EID16_POSITION                  equ 0000h
RXF4SIDL_EID16_SIZE                      equ 0001h
RXF4SIDL_EID16_LENGTH                    equ 0001h
RXF4SIDL_EID16_MASK                      equ 0001h
RXF4SIDL_EID17_POSN                      equ 0001h
RXF4SIDL_EID17_POSITION                  equ 0001h
RXF4SIDL_EID17_SIZE                      equ 0001h
RXF4SIDL_EID17_LENGTH                    equ 0001h
RXF4SIDL_EID17_MASK                      equ 0002h
RXF4SIDL_EXIDEN_POSN                     equ 0003h
RXF4SIDL_EXIDEN_POSITION                 equ 0003h
RXF4SIDL_EXIDEN_SIZE                     equ 0001h
RXF4SIDL_EXIDEN_LENGTH                   equ 0001h
RXF4SIDL_EXIDEN_MASK                     equ 0008h
RXF4SIDL_SID0_POSN                       equ 0005h
RXF4SIDL_SID0_POSITION                   equ 0005h
RXF4SIDL_SID0_SIZE                       equ 0001h
RXF4SIDL_SID0_LENGTH                     equ 0001h
RXF4SIDL_SID0_MASK                       equ 0020h
RXF4SIDL_SID1_POSN                       equ 0006h
RXF4SIDL_SID1_POSITION                   equ 0006h
RXF4SIDL_SID1_SIZE                       equ 0001h
RXF4SIDL_SID1_LENGTH                     equ 0001h
RXF4SIDL_SID1_MASK                       equ 0040h
RXF4SIDL_SID2_POSN                       equ 0007h
RXF4SIDL_SID2_POSITION                   equ 0007h
RXF4SIDL_SID2_SIZE                       equ 0001h
RXF4SIDL_SID2_LENGTH                     equ 0001h
RXF4SIDL_SID2_MASK                       equ 0080h
RXF4SIDL_RXF4EID16_POSN                  equ 0000h
RXF4SIDL_RXF4EID16_POSITION              equ 0000h
RXF4SIDL_RXF4EID16_SIZE                  equ 0001h
RXF4SIDL_RXF4EID16_LENGTH                equ 0001h
RXF4SIDL_RXF4EID16_MASK                  equ 0001h
RXF4SIDL_RXF4EID17_POSN                  equ 0001h
RXF4SIDL_RXF4EID17_POSITION              equ 0001h
RXF4SIDL_RXF4EID17_SIZE                  equ 0001h
RXF4SIDL_RXF4EID17_LENGTH                equ 0001h
RXF4SIDL_RXF4EID17_MASK                  equ 0002h
RXF4SIDL_RXF4EXIDEN_POSN                 equ 0003h
RXF4SIDL_RXF4EXIDEN_POSITION             equ 0003h
RXF4SIDL_RXF4EXIDEN_SIZE                 equ 0001h
RXF4SIDL_RXF4EXIDEN_LENGTH               equ 0001h
RXF4SIDL_RXF4EXIDEN_MASK                 equ 0008h
RXF4SIDL_RXF4SID0_POSN                   equ 0005h
RXF4SIDL_RXF4SID0_POSITION               equ 0005h
RXF4SIDL_RXF4SID0_SIZE                   equ 0001h
RXF4SIDL_RXF4SID0_LENGTH                 equ 0001h
RXF4SIDL_RXF4SID0_MASK                   equ 0020h
RXF4SIDL_RXF4SID1_POSN                   equ 0006h
RXF4SIDL_RXF4SID1_POSITION               equ 0006h
RXF4SIDL_RXF4SID1_SIZE                   equ 0001h
RXF4SIDL_RXF4SID1_LENGTH                 equ 0001h
RXF4SIDL_RXF4SID1_MASK                   equ 0040h
RXF4SIDL_RXF4SID2_POSN                   equ 0007h
RXF4SIDL_RXF4SID2_POSITION               equ 0007h
RXF4SIDL_RXF4SID2_SIZE                   equ 0001h
RXF4SIDL_RXF4SID2_LENGTH                 equ 0001h
RXF4SIDL_RXF4SID2_MASK                   equ 0080h

// Register: RXF4EIDH
#define RXF4EIDH RXF4EIDH
RXF4EIDH                                 equ 0F12h
// bitfield definitions
RXF4EIDH_EID8_POSN                       equ 0000h
RXF4EIDH_EID8_POSITION                   equ 0000h
RXF4EIDH_EID8_SIZE                       equ 0001h
RXF4EIDH_EID8_LENGTH                     equ 0001h
RXF4EIDH_EID8_MASK                       equ 0001h
RXF4EIDH_EID9_POSN                       equ 0001h
RXF4EIDH_EID9_POSITION                   equ 0001h
RXF4EIDH_EID9_SIZE                       equ 0001h
RXF4EIDH_EID9_LENGTH                     equ 0001h
RXF4EIDH_EID9_MASK                       equ 0002h
RXF4EIDH_EID10_POSN                      equ 0002h
RXF4EIDH_EID10_POSITION                  equ 0002h
RXF4EIDH_EID10_SIZE                      equ 0001h
RXF4EIDH_EID10_LENGTH                    equ 0001h
RXF4EIDH_EID10_MASK                      equ 0004h
RXF4EIDH_EID11_POSN                      equ 0003h
RXF4EIDH_EID11_POSITION                  equ 0003h
RXF4EIDH_EID11_SIZE                      equ 0001h
RXF4EIDH_EID11_LENGTH                    equ 0001h
RXF4EIDH_EID11_MASK                      equ 0008h
RXF4EIDH_EID12_POSN                      equ 0004h
RXF4EIDH_EID12_POSITION                  equ 0004h
RXF4EIDH_EID12_SIZE                      equ 0001h
RXF4EIDH_EID12_LENGTH                    equ 0001h
RXF4EIDH_EID12_MASK                      equ 0010h
RXF4EIDH_EID13_POSN                      equ 0005h
RXF4EIDH_EID13_POSITION                  equ 0005h
RXF4EIDH_EID13_SIZE                      equ 0001h
RXF4EIDH_EID13_LENGTH                    equ 0001h
RXF4EIDH_EID13_MASK                      equ 0020h
RXF4EIDH_EID14_POSN                      equ 0006h
RXF4EIDH_EID14_POSITION                  equ 0006h
RXF4EIDH_EID14_SIZE                      equ 0001h
RXF4EIDH_EID14_LENGTH                    equ 0001h
RXF4EIDH_EID14_MASK                      equ 0040h
RXF4EIDH_EID15_POSN                      equ 0007h
RXF4EIDH_EID15_POSITION                  equ 0007h
RXF4EIDH_EID15_SIZE                      equ 0001h
RXF4EIDH_EID15_LENGTH                    equ 0001h
RXF4EIDH_EID15_MASK                      equ 0080h
RXF4EIDH_RXF4EID8_POSN                   equ 0000h
RXF4EIDH_RXF4EID8_POSITION               equ 0000h
RXF4EIDH_RXF4EID8_SIZE                   equ 0001h
RXF4EIDH_RXF4EID8_LENGTH                 equ 0001h
RXF4EIDH_RXF4EID8_MASK                   equ 0001h
RXF4EIDH_RXF4EID9_POSN                   equ 0001h
RXF4EIDH_RXF4EID9_POSITION               equ 0001h
RXF4EIDH_RXF4EID9_SIZE                   equ 0001h
RXF4EIDH_RXF4EID9_LENGTH                 equ 0001h
RXF4EIDH_RXF4EID9_MASK                   equ 0002h
RXF4EIDH_RXF4EID10_POSN                  equ 0002h
RXF4EIDH_RXF4EID10_POSITION              equ 0002h
RXF4EIDH_RXF4EID10_SIZE                  equ 0001h
RXF4EIDH_RXF4EID10_LENGTH                equ 0001h
RXF4EIDH_RXF4EID10_MASK                  equ 0004h
RXF4EIDH_RXF4EID11_POSN                  equ 0003h
RXF4EIDH_RXF4EID11_POSITION              equ 0003h
RXF4EIDH_RXF4EID11_SIZE                  equ 0001h
RXF4EIDH_RXF4EID11_LENGTH                equ 0001h
RXF4EIDH_RXF4EID11_MASK                  equ 0008h
RXF4EIDH_RXF4EID12_POSN                  equ 0004h
RXF4EIDH_RXF4EID12_POSITION              equ 0004h
RXF4EIDH_RXF4EID12_SIZE                  equ 0001h
RXF4EIDH_RXF4EID12_LENGTH                equ 0001h
RXF4EIDH_RXF4EID12_MASK                  equ 0010h
RXF4EIDH_RXF4EID13_POSN                  equ 0005h
RXF4EIDH_RXF4EID13_POSITION              equ 0005h
RXF4EIDH_RXF4EID13_SIZE                  equ 0001h
RXF4EIDH_RXF4EID13_LENGTH                equ 0001h
RXF4EIDH_RXF4EID13_MASK                  equ 0020h
RXF4EIDH_RXF4EID14_POSN                  equ 0006h
RXF4EIDH_RXF4EID14_POSITION              equ 0006h
RXF4EIDH_RXF4EID14_SIZE                  equ 0001h
RXF4EIDH_RXF4EID14_LENGTH                equ 0001h
RXF4EIDH_RXF4EID14_MASK                  equ 0040h
RXF4EIDH_RXF4EID15_POSN                  equ 0007h
RXF4EIDH_RXF4EID15_POSITION              equ 0007h
RXF4EIDH_RXF4EID15_SIZE                  equ 0001h
RXF4EIDH_RXF4EID15_LENGTH                equ 0001h
RXF4EIDH_RXF4EID15_MASK                  equ 0080h

// Register: RXF4EIDL
#define RXF4EIDL RXF4EIDL
RXF4EIDL                                 equ 0F13h
// bitfield definitions
RXF4EIDL_EID0_POSN                       equ 0000h
RXF4EIDL_EID0_POSITION                   equ 0000h
RXF4EIDL_EID0_SIZE                       equ 0001h
RXF4EIDL_EID0_LENGTH                     equ 0001h
RXF4EIDL_EID0_MASK                       equ 0001h
RXF4EIDL_EID1_POSN                       equ 0001h
RXF4EIDL_EID1_POSITION                   equ 0001h
RXF4EIDL_EID1_SIZE                       equ 0001h
RXF4EIDL_EID1_LENGTH                     equ 0001h
RXF4EIDL_EID1_MASK                       equ 0002h
RXF4EIDL_EID2_POSN                       equ 0002h
RXF4EIDL_EID2_POSITION                   equ 0002h
RXF4EIDL_EID2_SIZE                       equ 0001h
RXF4EIDL_EID2_LENGTH                     equ 0001h
RXF4EIDL_EID2_MASK                       equ 0004h
RXF4EIDL_EID3_POSN                       equ 0003h
RXF4EIDL_EID3_POSITION                   equ 0003h
RXF4EIDL_EID3_SIZE                       equ 0001h
RXF4EIDL_EID3_LENGTH                     equ 0001h
RXF4EIDL_EID3_MASK                       equ 0008h
RXF4EIDL_EID4_POSN                       equ 0004h
RXF4EIDL_EID4_POSITION                   equ 0004h
RXF4EIDL_EID4_SIZE                       equ 0001h
RXF4EIDL_EID4_LENGTH                     equ 0001h
RXF4EIDL_EID4_MASK                       equ 0010h
RXF4EIDL_EID5_POSN                       equ 0005h
RXF4EIDL_EID5_POSITION                   equ 0005h
RXF4EIDL_EID5_SIZE                       equ 0001h
RXF4EIDL_EID5_LENGTH                     equ 0001h
RXF4EIDL_EID5_MASK                       equ 0020h
RXF4EIDL_EID6_POSN                       equ 0006h
RXF4EIDL_EID6_POSITION                   equ 0006h
RXF4EIDL_EID6_SIZE                       equ 0001h
RXF4EIDL_EID6_LENGTH                     equ 0001h
RXF4EIDL_EID6_MASK                       equ 0040h
RXF4EIDL_EID7_POSN                       equ 0007h
RXF4EIDL_EID7_POSITION                   equ 0007h
RXF4EIDL_EID7_SIZE                       equ 0001h
RXF4EIDL_EID7_LENGTH                     equ 0001h
RXF4EIDL_EID7_MASK                       equ 0080h
RXF4EIDL_RXF4EID0_POSN                   equ 0000h
RXF4EIDL_RXF4EID0_POSITION               equ 0000h
RXF4EIDL_RXF4EID0_SIZE                   equ 0001h
RXF4EIDL_RXF4EID0_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID0_MASK                   equ 0001h
RXF4EIDL_RXF4EID1_POSN                   equ 0001h
RXF4EIDL_RXF4EID1_POSITION               equ 0001h
RXF4EIDL_RXF4EID1_SIZE                   equ 0001h
RXF4EIDL_RXF4EID1_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID1_MASK                   equ 0002h
RXF4EIDL_RXF4EID2_POSN                   equ 0002h
RXF4EIDL_RXF4EID2_POSITION               equ 0002h
RXF4EIDL_RXF4EID2_SIZE                   equ 0001h
RXF4EIDL_RXF4EID2_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID2_MASK                   equ 0004h
RXF4EIDL_RXF4EID3_POSN                   equ 0003h
RXF4EIDL_RXF4EID3_POSITION               equ 0003h
RXF4EIDL_RXF4EID3_SIZE                   equ 0001h
RXF4EIDL_RXF4EID3_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID3_MASK                   equ 0008h
RXF4EIDL_RXF4EID4_POSN                   equ 0004h
RXF4EIDL_RXF4EID4_POSITION               equ 0004h
RXF4EIDL_RXF4EID4_SIZE                   equ 0001h
RXF4EIDL_RXF4EID4_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID4_MASK                   equ 0010h
RXF4EIDL_RXF4EID5_POSN                   equ 0005h
RXF4EIDL_RXF4EID5_POSITION               equ 0005h
RXF4EIDL_RXF4EID5_SIZE                   equ 0001h
RXF4EIDL_RXF4EID5_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID5_MASK                   equ 0020h
RXF4EIDL_RXF4EID6_POSN                   equ 0006h
RXF4EIDL_RXF4EID6_POSITION               equ 0006h
RXF4EIDL_RXF4EID6_SIZE                   equ 0001h
RXF4EIDL_RXF4EID6_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID6_MASK                   equ 0040h
RXF4EIDL_RXF4EID7_POSN                   equ 0007h
RXF4EIDL_RXF4EID7_POSITION               equ 0007h
RXF4EIDL_RXF4EID7_SIZE                   equ 0001h
RXF4EIDL_RXF4EID7_LENGTH                 equ 0001h
RXF4EIDL_RXF4EID7_MASK                   equ 0080h

// Register: RXF5SIDH
#define RXF5SIDH RXF5SIDH
RXF5SIDH                                 equ 0F14h
// bitfield definitions
RXF5SIDH_SID3_POSN                       equ 0000h
RXF5SIDH_SID3_POSITION                   equ 0000h
RXF5SIDH_SID3_SIZE                       equ 0001h
RXF5SIDH_SID3_LENGTH                     equ 0001h
RXF5SIDH_SID3_MASK                       equ 0001h
RXF5SIDH_SID4_POSN                       equ 0001h
RXF5SIDH_SID4_POSITION                   equ 0001h
RXF5SIDH_SID4_SIZE                       equ 0001h
RXF5SIDH_SID4_LENGTH                     equ 0001h
RXF5SIDH_SID4_MASK                       equ 0002h
RXF5SIDH_SID5_POSN                       equ 0002h
RXF5SIDH_SID5_POSITION                   equ 0002h
RXF5SIDH_SID5_SIZE                       equ 0001h
RXF5SIDH_SID5_LENGTH                     equ 0001h
RXF5SIDH_SID5_MASK                       equ 0004h
RXF5SIDH_SID6_POSN                       equ 0003h
RXF5SIDH_SID6_POSITION                   equ 0003h
RXF5SIDH_SID6_SIZE                       equ 0001h
RXF5SIDH_SID6_LENGTH                     equ 0001h
RXF5SIDH_SID6_MASK                       equ 0008h
RXF5SIDH_SID7_POSN                       equ 0004h
RXF5SIDH_SID7_POSITION                   equ 0004h
RXF5SIDH_SID7_SIZE                       equ 0001h
RXF5SIDH_SID7_LENGTH                     equ 0001h
RXF5SIDH_SID7_MASK                       equ 0010h
RXF5SIDH_SID8_POSN                       equ 0005h
RXF5SIDH_SID8_POSITION                   equ 0005h
RXF5SIDH_SID8_SIZE                       equ 0001h
RXF5SIDH_SID8_LENGTH                     equ 0001h
RXF5SIDH_SID8_MASK                       equ 0020h
RXF5SIDH_SID9_POSN                       equ 0006h
RXF5SIDH_SID9_POSITION                   equ 0006h
RXF5SIDH_SID9_SIZE                       equ 0001h
RXF5SIDH_SID9_LENGTH                     equ 0001h
RXF5SIDH_SID9_MASK                       equ 0040h
RXF5SIDH_SID10_POSN                      equ 0007h
RXF5SIDH_SID10_POSITION                  equ 0007h
RXF5SIDH_SID10_SIZE                      equ 0001h
RXF5SIDH_SID10_LENGTH                    equ 0001h
RXF5SIDH_SID10_MASK                      equ 0080h
RXF5SIDH_RXF5SID3_POSN                   equ 0000h
RXF5SIDH_RXF5SID3_POSITION               equ 0000h
RXF5SIDH_RXF5SID3_SIZE                   equ 0001h
RXF5SIDH_RXF5SID3_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID3_MASK                   equ 0001h
RXF5SIDH_RXF5SID4_POSN                   equ 0001h
RXF5SIDH_RXF5SID4_POSITION               equ 0001h
RXF5SIDH_RXF5SID4_SIZE                   equ 0001h
RXF5SIDH_RXF5SID4_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID4_MASK                   equ 0002h
RXF5SIDH_RXF5SID5_POSN                   equ 0002h
RXF5SIDH_RXF5SID5_POSITION               equ 0002h
RXF5SIDH_RXF5SID5_SIZE                   equ 0001h
RXF5SIDH_RXF5SID5_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID5_MASK                   equ 0004h
RXF5SIDH_RXF5SID6_POSN                   equ 0003h
RXF5SIDH_RXF5SID6_POSITION               equ 0003h
RXF5SIDH_RXF5SID6_SIZE                   equ 0001h
RXF5SIDH_RXF5SID6_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID6_MASK                   equ 0008h
RXF5SIDH_RXF5SID7_POSN                   equ 0004h
RXF5SIDH_RXF5SID7_POSITION               equ 0004h
RXF5SIDH_RXF5SID7_SIZE                   equ 0001h
RXF5SIDH_RXF5SID7_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID7_MASK                   equ 0010h
RXF5SIDH_RXF5SID8_POSN                   equ 0005h
RXF5SIDH_RXF5SID8_POSITION               equ 0005h
RXF5SIDH_RXF5SID8_SIZE                   equ 0001h
RXF5SIDH_RXF5SID8_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID8_MASK                   equ 0020h
RXF5SIDH_RXF5SID9_POSN                   equ 0006h
RXF5SIDH_RXF5SID9_POSITION               equ 0006h
RXF5SIDH_RXF5SID9_SIZE                   equ 0001h
RXF5SIDH_RXF5SID9_LENGTH                 equ 0001h
RXF5SIDH_RXF5SID9_MASK                   equ 0040h
RXF5SIDH_RXF5SID10_POSN                  equ 0007h
RXF5SIDH_RXF5SID10_POSITION              equ 0007h
RXF5SIDH_RXF5SID10_SIZE                  equ 0001h
RXF5SIDH_RXF5SID10_LENGTH                equ 0001h
RXF5SIDH_RXF5SID10_MASK                  equ 0080h

// Register: RXF5SIDL
#define RXF5SIDL RXF5SIDL
RXF5SIDL                                 equ 0F15h
// bitfield definitions
RXF5SIDL_EID16_POSN                      equ 0000h
RXF5SIDL_EID16_POSITION                  equ 0000h
RXF5SIDL_EID16_SIZE                      equ 0001h
RXF5SIDL_EID16_LENGTH                    equ 0001h
RXF5SIDL_EID16_MASK                      equ 0001h
RXF5SIDL_EID17_POSN                      equ 0001h
RXF5SIDL_EID17_POSITION                  equ 0001h
RXF5SIDL_EID17_SIZE                      equ 0001h
RXF5SIDL_EID17_LENGTH                    equ 0001h
RXF5SIDL_EID17_MASK                      equ 0002h
RXF5SIDL_EXIDEN_POSN                     equ 0003h
RXF5SIDL_EXIDEN_POSITION                 equ 0003h
RXF5SIDL_EXIDEN_SIZE                     equ 0001h
RXF5SIDL_EXIDEN_LENGTH                   equ 0001h
RXF5SIDL_EXIDEN_MASK                     equ 0008h
RXF5SIDL_SID0_POSN                       equ 0005h
RXF5SIDL_SID0_POSITION                   equ 0005h
RXF5SIDL_SID0_SIZE                       equ 0001h
RXF5SIDL_SID0_LENGTH                     equ 0001h
RXF5SIDL_SID0_MASK                       equ 0020h
RXF5SIDL_SID1_POSN                       equ 0006h
RXF5SIDL_SID1_POSITION                   equ 0006h
RXF5SIDL_SID1_SIZE                       equ 0001h
RXF5SIDL_SID1_LENGTH                     equ 0001h
RXF5SIDL_SID1_MASK                       equ 0040h
RXF5SIDL_SID2_POSN                       equ 0007h
RXF5SIDL_SID2_POSITION                   equ 0007h
RXF5SIDL_SID2_SIZE                       equ 0001h
RXF5SIDL_SID2_LENGTH                     equ 0001h
RXF5SIDL_SID2_MASK                       equ 0080h
RXF5SIDL_RXF5EID16_POSN                  equ 0000h
RXF5SIDL_RXF5EID16_POSITION              equ 0000h
RXF5SIDL_RXF5EID16_SIZE                  equ 0001h
RXF5SIDL_RXF5EID16_LENGTH                equ 0001h
RXF5SIDL_RXF5EID16_MASK                  equ 0001h
RXF5SIDL_RXF5EID17_POSN                  equ 0001h
RXF5SIDL_RXF5EID17_POSITION              equ 0001h
RXF5SIDL_RXF5EID17_SIZE                  equ 0001h
RXF5SIDL_RXF5EID17_LENGTH                equ 0001h
RXF5SIDL_RXF5EID17_MASK                  equ 0002h
RXF5SIDL_RXF5EXIDEN_POSN                 equ 0003h
RXF5SIDL_RXF5EXIDEN_POSITION             equ 0003h
RXF5SIDL_RXF5EXIDEN_SIZE                 equ 0001h
RXF5SIDL_RXF5EXIDEN_LENGTH               equ 0001h
RXF5SIDL_RXF5EXIDEN_MASK                 equ 0008h
RXF5SIDL_RXF5SID0_POSN                   equ 0005h
RXF5SIDL_RXF5SID0_POSITION               equ 0005h
RXF5SIDL_RXF5SID0_SIZE                   equ 0001h
RXF5SIDL_RXF5SID0_LENGTH                 equ 0001h
RXF5SIDL_RXF5SID0_MASK                   equ 0020h
RXF5SIDL_RXF5SID1_POSN                   equ 0006h
RXF5SIDL_RXF5SID1_POSITION               equ 0006h
RXF5SIDL_RXF5SID1_SIZE                   equ 0001h
RXF5SIDL_RXF5SID1_LENGTH                 equ 0001h
RXF5SIDL_RXF5SID1_MASK                   equ 0040h
RXF5SIDL_RXF5SID2_POSN                   equ 0007h
RXF5SIDL_RXF5SID2_POSITION               equ 0007h
RXF5SIDL_RXF5SID2_SIZE                   equ 0001h
RXF5SIDL_RXF5SID2_LENGTH                 equ 0001h
RXF5SIDL_RXF5SID2_MASK                   equ 0080h

// Register: RXF5EIDH
#define RXF5EIDH RXF5EIDH
RXF5EIDH                                 equ 0F16h
// bitfield definitions
RXF5EIDH_EID8_POSN                       equ 0000h
RXF5EIDH_EID8_POSITION                   equ 0000h
RXF5EIDH_EID8_SIZE                       equ 0001h
RXF5EIDH_EID8_LENGTH                     equ 0001h
RXF5EIDH_EID8_MASK                       equ 0001h
RXF5EIDH_EID9_POSN                       equ 0001h
RXF5EIDH_EID9_POSITION                   equ 0001h
RXF5EIDH_EID9_SIZE                       equ 0001h
RXF5EIDH_EID9_LENGTH                     equ 0001h
RXF5EIDH_EID9_MASK                       equ 0002h
RXF5EIDH_EID10_POSN                      equ 0002h
RXF5EIDH_EID10_POSITION                  equ 0002h
RXF5EIDH_EID10_SIZE                      equ 0001h
RXF5EIDH_EID10_LENGTH                    equ 0001h
RXF5EIDH_EID10_MASK                      equ 0004h
RXF5EIDH_EID11_POSN                      equ 0003h
RXF5EIDH_EID11_POSITION                  equ 0003h
RXF5EIDH_EID11_SIZE                      equ 0001h
RXF5EIDH_EID11_LENGTH                    equ 0001h
RXF5EIDH_EID11_MASK                      equ 0008h
RXF5EIDH_EID12_POSN                      equ 0004h
RXF5EIDH_EID12_POSITION                  equ 0004h
RXF5EIDH_EID12_SIZE                      equ 0001h
RXF5EIDH_EID12_LENGTH                    equ 0001h
RXF5EIDH_EID12_MASK                      equ 0010h
RXF5EIDH_EID13_POSN                      equ 0005h
RXF5EIDH_EID13_POSITION                  equ 0005h
RXF5EIDH_EID13_SIZE                      equ 0001h
RXF5EIDH_EID13_LENGTH                    equ 0001h
RXF5EIDH_EID13_MASK                      equ 0020h
RXF5EIDH_EID14_POSN                      equ 0006h
RXF5EIDH_EID14_POSITION                  equ 0006h
RXF5EIDH_EID14_SIZE                      equ 0001h
RXF5EIDH_EID14_LENGTH                    equ 0001h
RXF5EIDH_EID14_MASK                      equ 0040h
RXF5EIDH_EID15_POSN                      equ 0007h
RXF5EIDH_EID15_POSITION                  equ 0007h
RXF5EIDH_EID15_SIZE                      equ 0001h
RXF5EIDH_EID15_LENGTH                    equ 0001h
RXF5EIDH_EID15_MASK                      equ 0080h
RXF5EIDH_RXF5EID8_POSN                   equ 0000h
RXF5EIDH_RXF5EID8_POSITION               equ 0000h
RXF5EIDH_RXF5EID8_SIZE                   equ 0001h
RXF5EIDH_RXF5EID8_LENGTH                 equ 0001h
RXF5EIDH_RXF5EID8_MASK                   equ 0001h
RXF5EIDH_RXF5EID9_POSN                   equ 0001h
RXF5EIDH_RXF5EID9_POSITION               equ 0001h
RXF5EIDH_RXF5EID9_SIZE                   equ 0001h
RXF5EIDH_RXF5EID9_LENGTH                 equ 0001h
RXF5EIDH_RXF5EID9_MASK                   equ 0002h
RXF5EIDH_RXF5EID10_POSN                  equ 0002h
RXF5EIDH_RXF5EID10_POSITION              equ 0002h
RXF5EIDH_RXF5EID10_SIZE                  equ 0001h
RXF5EIDH_RXF5EID10_LENGTH                equ 0001h
RXF5EIDH_RXF5EID10_MASK                  equ 0004h
RXF5EIDH_RXF5EID11_POSN                  equ 0003h
RXF5EIDH_RXF5EID11_POSITION              equ 0003h
RXF5EIDH_RXF5EID11_SIZE                  equ 0001h
RXF5EIDH_RXF5EID11_LENGTH                equ 0001h
RXF5EIDH_RXF5EID11_MASK                  equ 0008h
RXF5EIDH_RXF5EID12_POSN                  equ 0004h
RXF5EIDH_RXF5EID12_POSITION              equ 0004h
RXF5EIDH_RXF5EID12_SIZE                  equ 0001h
RXF5EIDH_RXF5EID12_LENGTH                equ 0001h
RXF5EIDH_RXF5EID12_MASK                  equ 0010h
RXF5EIDH_RXF5EID13_POSN                  equ 0005h
RXF5EIDH_RXF5EID13_POSITION              equ 0005h
RXF5EIDH_RXF5EID13_SIZE                  equ 0001h
RXF5EIDH_RXF5EID13_LENGTH                equ 0001h
RXF5EIDH_RXF5EID13_MASK                  equ 0020h
RXF5EIDH_RXF5EID14_POSN                  equ 0006h
RXF5EIDH_RXF5EID14_POSITION              equ 0006h
RXF5EIDH_RXF5EID14_SIZE                  equ 0001h
RXF5EIDH_RXF5EID14_LENGTH                equ 0001h
RXF5EIDH_RXF5EID14_MASK                  equ 0040h
RXF5EIDH_RXF5EID15_POSN                  equ 0007h
RXF5EIDH_RXF5EID15_POSITION              equ 0007h
RXF5EIDH_RXF5EID15_SIZE                  equ 0001h
RXF5EIDH_RXF5EID15_LENGTH                equ 0001h
RXF5EIDH_RXF5EID15_MASK                  equ 0080h

// Register: RXF5EIDL
#define RXF5EIDL RXF5EIDL
RXF5EIDL                                 equ 0F17h
// bitfield definitions
RXF5EIDL_EID0_POSN                       equ 0000h
RXF5EIDL_EID0_POSITION                   equ 0000h
RXF5EIDL_EID0_SIZE                       equ 0001h
RXF5EIDL_EID0_LENGTH                     equ 0001h
RXF5EIDL_EID0_MASK                       equ 0001h
RXF5EIDL_EID1_POSN                       equ 0001h
RXF5EIDL_EID1_POSITION                   equ 0001h
RXF5EIDL_EID1_SIZE                       equ 0001h
RXF5EIDL_EID1_LENGTH                     equ 0001h
RXF5EIDL_EID1_MASK                       equ 0002h
RXF5EIDL_EID2_POSN                       equ 0002h
RXF5EIDL_EID2_POSITION                   equ 0002h
RXF5EIDL_EID2_SIZE                       equ 0001h
RXF5EIDL_EID2_LENGTH                     equ 0001h
RXF5EIDL_EID2_MASK                       equ 0004h
RXF5EIDL_EID3_POSN                       equ 0003h
RXF5EIDL_EID3_POSITION                   equ 0003h
RXF5EIDL_EID3_SIZE                       equ 0001h
RXF5EIDL_EID3_LENGTH                     equ 0001h
RXF5EIDL_EID3_MASK                       equ 0008h
RXF5EIDL_EID4_POSN                       equ 0004h
RXF5EIDL_EID4_POSITION                   equ 0004h
RXF5EIDL_EID4_SIZE                       equ 0001h
RXF5EIDL_EID4_LENGTH                     equ 0001h
RXF5EIDL_EID4_MASK                       equ 0010h
RXF5EIDL_EID5_POSN                       equ 0005h
RXF5EIDL_EID5_POSITION                   equ 0005h
RXF5EIDL_EID5_SIZE                       equ 0001h
RXF5EIDL_EID5_LENGTH                     equ 0001h
RXF5EIDL_EID5_MASK                       equ 0020h
RXF5EIDL_EID6_POSN                       equ 0006h
RXF5EIDL_EID6_POSITION                   equ 0006h
RXF5EIDL_EID6_SIZE                       equ 0001h
RXF5EIDL_EID6_LENGTH                     equ 0001h
RXF5EIDL_EID6_MASK                       equ 0040h
RXF5EIDL_EID7_POSN                       equ 0007h
RXF5EIDL_EID7_POSITION                   equ 0007h
RXF5EIDL_EID7_SIZE                       equ 0001h
RXF5EIDL_EID7_LENGTH                     equ 0001h
RXF5EIDL_EID7_MASK                       equ 0080h
RXF5EIDL_RXF5EID0_POSN                   equ 0000h
RXF5EIDL_RXF5EID0_POSITION               equ 0000h
RXF5EIDL_RXF5EID0_SIZE                   equ 0001h
RXF5EIDL_RXF5EID0_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID0_MASK                   equ 0001h
RXF5EIDL_RXF5EID1_POSN                   equ 0001h
RXF5EIDL_RXF5EID1_POSITION               equ 0001h
RXF5EIDL_RXF5EID1_SIZE                   equ 0001h
RXF5EIDL_RXF5EID1_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID1_MASK                   equ 0002h
RXF5EIDL_RXF5EID2_POSN                   equ 0002h
RXF5EIDL_RXF5EID2_POSITION               equ 0002h
RXF5EIDL_RXF5EID2_SIZE                   equ 0001h
RXF5EIDL_RXF5EID2_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID2_MASK                   equ 0004h
RXF5EIDL_RXF5EID3_POSN                   equ 0003h
RXF5EIDL_RXF5EID3_POSITION               equ 0003h
RXF5EIDL_RXF5EID3_SIZE                   equ 0001h
RXF5EIDL_RXF5EID3_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID3_MASK                   equ 0008h
RXF5EIDL_RXF5EID4_POSN                   equ 0004h
RXF5EIDL_RXF5EID4_POSITION               equ 0004h
RXF5EIDL_RXF5EID4_SIZE                   equ 0001h
RXF5EIDL_RXF5EID4_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID4_MASK                   equ 0010h
RXF5EIDL_RXF5EID5_POSN                   equ 0005h
RXF5EIDL_RXF5EID5_POSITION               equ 0005h
RXF5EIDL_RXF5EID5_SIZE                   equ 0001h
RXF5EIDL_RXF5EID5_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID5_MASK                   equ 0020h
RXF5EIDL_RXF5EID6_POSN                   equ 0006h
RXF5EIDL_RXF5EID6_POSITION               equ 0006h
RXF5EIDL_RXF5EID6_SIZE                   equ 0001h
RXF5EIDL_RXF5EID6_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID6_MASK                   equ 0040h
RXF5EIDL_RXF5EID7_POSN                   equ 0007h
RXF5EIDL_RXF5EID7_POSITION               equ 0007h
RXF5EIDL_RXF5EID7_SIZE                   equ 0001h
RXF5EIDL_RXF5EID7_LENGTH                 equ 0001h
RXF5EIDL_RXF5EID7_MASK                   equ 0080h

// Register: RXM0SIDH
#define RXM0SIDH RXM0SIDH
RXM0SIDH                                 equ 0F18h
// bitfield definitions
RXM0SIDH_SID3_POSN                       equ 0000h
RXM0SIDH_SID3_POSITION                   equ 0000h
RXM0SIDH_SID3_SIZE                       equ 0001h
RXM0SIDH_SID3_LENGTH                     equ 0001h
RXM0SIDH_SID3_MASK                       equ 0001h
RXM0SIDH_SID4_POSN                       equ 0001h
RXM0SIDH_SID4_POSITION                   equ 0001h
RXM0SIDH_SID4_SIZE                       equ 0001h
RXM0SIDH_SID4_LENGTH                     equ 0001h
RXM0SIDH_SID4_MASK                       equ 0002h
RXM0SIDH_SID5_POSN                       equ 0002h
RXM0SIDH_SID5_POSITION                   equ 0002h
RXM0SIDH_SID5_SIZE                       equ 0001h
RXM0SIDH_SID5_LENGTH                     equ 0001h
RXM0SIDH_SID5_MASK                       equ 0004h
RXM0SIDH_SID6_POSN                       equ 0003h
RXM0SIDH_SID6_POSITION                   equ 0003h
RXM0SIDH_SID6_SIZE                       equ 0001h
RXM0SIDH_SID6_LENGTH                     equ 0001h
RXM0SIDH_SID6_MASK                       equ 0008h
RXM0SIDH_SID7_POSN                       equ 0004h
RXM0SIDH_SID7_POSITION                   equ 0004h
RXM0SIDH_SID7_SIZE                       equ 0001h
RXM0SIDH_SID7_LENGTH                     equ 0001h
RXM0SIDH_SID7_MASK                       equ 0010h
RXM0SIDH_SID8_POSN                       equ 0005h
RXM0SIDH_SID8_POSITION                   equ 0005h
RXM0SIDH_SID8_SIZE                       equ 0001h
RXM0SIDH_SID8_LENGTH                     equ 0001h
RXM0SIDH_SID8_MASK                       equ 0020h
RXM0SIDH_SID9_POSN                       equ 0006h
RXM0SIDH_SID9_POSITION                   equ 0006h
RXM0SIDH_SID9_SIZE                       equ 0001h
RXM0SIDH_SID9_LENGTH                     equ 0001h
RXM0SIDH_SID9_MASK                       equ 0040h
RXM0SIDH_SID10_POSN                      equ 0007h
RXM0SIDH_SID10_POSITION                  equ 0007h
RXM0SIDH_SID10_SIZE                      equ 0001h
RXM0SIDH_SID10_LENGTH                    equ 0001h
RXM0SIDH_SID10_MASK                      equ 0080h
RXM0SIDH_RXM0SID3_POSN                   equ 0000h
RXM0SIDH_RXM0SID3_POSITION               equ 0000h
RXM0SIDH_RXM0SID3_SIZE                   equ 0001h
RXM0SIDH_RXM0SID3_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID3_MASK                   equ 0001h
RXM0SIDH_RXM0SID4_POSN                   equ 0001h
RXM0SIDH_RXM0SID4_POSITION               equ 0001h
RXM0SIDH_RXM0SID4_SIZE                   equ 0001h
RXM0SIDH_RXM0SID4_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID4_MASK                   equ 0002h
RXM0SIDH_RXM0SID5_POSN                   equ 0002h
RXM0SIDH_RXM0SID5_POSITION               equ 0002h
RXM0SIDH_RXM0SID5_SIZE                   equ 0001h
RXM0SIDH_RXM0SID5_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID5_MASK                   equ 0004h
RXM0SIDH_RXM0SID6_POSN                   equ 0003h
RXM0SIDH_RXM0SID6_POSITION               equ 0003h
RXM0SIDH_RXM0SID6_SIZE                   equ 0001h
RXM0SIDH_RXM0SID6_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID6_MASK                   equ 0008h
RXM0SIDH_RXM0SID7_POSN                   equ 0004h
RXM0SIDH_RXM0SID7_POSITION               equ 0004h
RXM0SIDH_RXM0SID7_SIZE                   equ 0001h
RXM0SIDH_RXM0SID7_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID7_MASK                   equ 0010h
RXM0SIDH_RXM0SID8_POSN                   equ 0005h
RXM0SIDH_RXM0SID8_POSITION               equ 0005h
RXM0SIDH_RXM0SID8_SIZE                   equ 0001h
RXM0SIDH_RXM0SID8_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID8_MASK                   equ 0020h
RXM0SIDH_RXM0SID9_POSN                   equ 0006h
RXM0SIDH_RXM0SID9_POSITION               equ 0006h
RXM0SIDH_RXM0SID9_SIZE                   equ 0001h
RXM0SIDH_RXM0SID9_LENGTH                 equ 0001h
RXM0SIDH_RXM0SID9_MASK                   equ 0040h
RXM0SIDH_RXM0SID10_POSN                  equ 0007h
RXM0SIDH_RXM0SID10_POSITION              equ 0007h
RXM0SIDH_RXM0SID10_SIZE                  equ 0001h
RXM0SIDH_RXM0SID10_LENGTH                equ 0001h
RXM0SIDH_RXM0SID10_MASK                  equ 0080h

// Register: RXM0SIDL
#define RXM0SIDL RXM0SIDL
RXM0SIDL                                 equ 0F19h
// bitfield definitions
RXM0SIDL_EID16_POSN                      equ 0000h
RXM0SIDL_EID16_POSITION                  equ 0000h
RXM0SIDL_EID16_SIZE                      equ 0001h
RXM0SIDL_EID16_LENGTH                    equ 0001h
RXM0SIDL_EID16_MASK                      equ 0001h
RXM0SIDL_EID17_POSN                      equ 0001h
RXM0SIDL_EID17_POSITION                  equ 0001h
RXM0SIDL_EID17_SIZE                      equ 0001h
RXM0SIDL_EID17_LENGTH                    equ 0001h
RXM0SIDL_EID17_MASK                      equ 0002h
RXM0SIDL_SID0_POSN                       equ 0005h
RXM0SIDL_SID0_POSITION                   equ 0005h
RXM0SIDL_SID0_SIZE                       equ 0001h
RXM0SIDL_SID0_LENGTH                     equ 0001h
RXM0SIDL_SID0_MASK                       equ 0020h
RXM0SIDL_SID1_POSN                       equ 0006h
RXM0SIDL_SID1_POSITION                   equ 0006h
RXM0SIDL_SID1_SIZE                       equ 0001h
RXM0SIDL_SID1_LENGTH                     equ 0001h
RXM0SIDL_SID1_MASK                       equ 0040h
RXM0SIDL_SID2_POSN                       equ 0007h
RXM0SIDL_SID2_POSITION                   equ 0007h
RXM0SIDL_SID2_SIZE                       equ 0001h
RXM0SIDL_SID2_LENGTH                     equ 0001h
RXM0SIDL_SID2_MASK                       equ 0080h
RXM0SIDL_RXM0EID16_POSN                  equ 0000h
RXM0SIDL_RXM0EID16_POSITION              equ 0000h
RXM0SIDL_RXM0EID16_SIZE                  equ 0001h
RXM0SIDL_RXM0EID16_LENGTH                equ 0001h
RXM0SIDL_RXM0EID16_MASK                  equ 0001h
RXM0SIDL_RXM0EID17_POSN                  equ 0001h
RXM0SIDL_RXM0EID17_POSITION              equ 0001h
RXM0SIDL_RXM0EID17_SIZE                  equ 0001h
RXM0SIDL_RXM0EID17_LENGTH                equ 0001h
RXM0SIDL_RXM0EID17_MASK                  equ 0002h
RXM0SIDL_RXM0SID0_POSN                   equ 0005h
RXM0SIDL_RXM0SID0_POSITION               equ 0005h
RXM0SIDL_RXM0SID0_SIZE                   equ 0001h
RXM0SIDL_RXM0SID0_LENGTH                 equ 0001h
RXM0SIDL_RXM0SID0_MASK                   equ 0020h
RXM0SIDL_RXM0SID1_POSN                   equ 0006h
RXM0SIDL_RXM0SID1_POSITION               equ 0006h
RXM0SIDL_RXM0SID1_SIZE                   equ 0001h
RXM0SIDL_RXM0SID1_LENGTH                 equ 0001h
RXM0SIDL_RXM0SID1_MASK                   equ 0040h
RXM0SIDL_RXM0SID2_POSN                   equ 0007h
RXM0SIDL_RXM0SID2_POSITION               equ 0007h
RXM0SIDL_RXM0SID2_SIZE                   equ 0001h
RXM0SIDL_RXM0SID2_LENGTH                 equ 0001h
RXM0SIDL_RXM0SID2_MASK                   equ 0080h

// Register: RXM0EIDH
#define RXM0EIDH RXM0EIDH
RXM0EIDH                                 equ 0F1Ah
// bitfield definitions
RXM0EIDH_EID8_POSN                       equ 0000h
RXM0EIDH_EID8_POSITION                   equ 0000h
RXM0EIDH_EID8_SIZE                       equ 0001h
RXM0EIDH_EID8_LENGTH                     equ 0001h
RXM0EIDH_EID8_MASK                       equ 0001h
RXM0EIDH_EID9_POSN                       equ 0001h
RXM0EIDH_EID9_POSITION                   equ 0001h
RXM0EIDH_EID9_SIZE                       equ 0001h
RXM0EIDH_EID9_LENGTH                     equ 0001h
RXM0EIDH_EID9_MASK                       equ 0002h
RXM0EIDH_EID10_POSN                      equ 0002h
RXM0EIDH_EID10_POSITION                  equ 0002h
RXM0EIDH_EID10_SIZE                      equ 0001h
RXM0EIDH_EID10_LENGTH                    equ 0001h
RXM0EIDH_EID10_MASK                      equ 0004h
RXM0EIDH_EID11_POSN                      equ 0003h
RXM0EIDH_EID11_POSITION                  equ 0003h
RXM0EIDH_EID11_SIZE                      equ 0001h
RXM0EIDH_EID11_LENGTH                    equ 0001h
RXM0EIDH_EID11_MASK                      equ 0008h
RXM0EIDH_EID12_POSN                      equ 0004h
RXM0EIDH_EID12_POSITION                  equ 0004h
RXM0EIDH_EID12_SIZE                      equ 0001h
RXM0EIDH_EID12_LENGTH                    equ 0001h
RXM0EIDH_EID12_MASK                      equ 0010h
RXM0EIDH_EID13_POSN                      equ 0005h
RXM0EIDH_EID13_POSITION                  equ 0005h
RXM0EIDH_EID13_SIZE                      equ 0001h
RXM0EIDH_EID13_LENGTH                    equ 0001h
RXM0EIDH_EID13_MASK                      equ 0020h
RXM0EIDH_EID14_POSN                      equ 0006h
RXM0EIDH_EID14_POSITION                  equ 0006h
RXM0EIDH_EID14_SIZE                      equ 0001h
RXM0EIDH_EID14_LENGTH                    equ 0001h
RXM0EIDH_EID14_MASK                      equ 0040h
RXM0EIDH_EID15_POSN                      equ 0007h
RXM0EIDH_EID15_POSITION                  equ 0007h
RXM0EIDH_EID15_SIZE                      equ 0001h
RXM0EIDH_EID15_LENGTH                    equ 0001h
RXM0EIDH_EID15_MASK                      equ 0080h
RXM0EIDH_RXM0EID8_POSN                   equ 0000h
RXM0EIDH_RXM0EID8_POSITION               equ 0000h
RXM0EIDH_RXM0EID8_SIZE                   equ 0001h
RXM0EIDH_RXM0EID8_LENGTH                 equ 0001h
RXM0EIDH_RXM0EID8_MASK                   equ 0001h
RXM0EIDH_RXM0EID9_POSN                   equ 0001h
RXM0EIDH_RXM0EID9_POSITION               equ 0001h
RXM0EIDH_RXM0EID9_SIZE                   equ 0001h
RXM0EIDH_RXM0EID9_LENGTH                 equ 0001h
RXM0EIDH_RXM0EID9_MASK                   equ 0002h
RXM0EIDH_RXM0EID10_POSN                  equ 0002h
RXM0EIDH_RXM0EID10_POSITION              equ 0002h
RXM0EIDH_RXM0EID10_SIZE                  equ 0001h
RXM0EIDH_RXM0EID10_LENGTH                equ 0001h
RXM0EIDH_RXM0EID10_MASK                  equ 0004h
RXM0EIDH_RXM0EID11_POSN                  equ 0003h
RXM0EIDH_RXM0EID11_POSITION              equ 0003h
RXM0EIDH_RXM0EID11_SIZE                  equ 0001h
RXM0EIDH_RXM0EID11_LENGTH                equ 0001h
RXM0EIDH_RXM0EID11_MASK                  equ 0008h
RXM0EIDH_RXM0EID12_POSN                  equ 0004h
RXM0EIDH_RXM0EID12_POSITION              equ 0004h
RXM0EIDH_RXM0EID12_SIZE                  equ 0001h
RXM0EIDH_RXM0EID12_LENGTH                equ 0001h
RXM0EIDH_RXM0EID12_MASK                  equ 0010h
RXM0EIDH_RXM0EID13_POSN                  equ 0005h
RXM0EIDH_RXM0EID13_POSITION              equ 0005h
RXM0EIDH_RXM0EID13_SIZE                  equ 0001h
RXM0EIDH_RXM0EID13_LENGTH                equ 0001h
RXM0EIDH_RXM0EID13_MASK                  equ 0020h
RXM0EIDH_RXM0EID14_POSN                  equ 0006h
RXM0EIDH_RXM0EID14_POSITION              equ 0006h
RXM0EIDH_RXM0EID14_SIZE                  equ 0001h
RXM0EIDH_RXM0EID14_LENGTH                equ 0001h
RXM0EIDH_RXM0EID14_MASK                  equ 0040h
RXM0EIDH_RXM0EID15_POSN                  equ 0007h
RXM0EIDH_RXM0EID15_POSITION              equ 0007h
RXM0EIDH_RXM0EID15_SIZE                  equ 0001h
RXM0EIDH_RXM0EID15_LENGTH                equ 0001h
RXM0EIDH_RXM0EID15_MASK                  equ 0080h

// Register: RXM0EIDL
#define RXM0EIDL RXM0EIDL
RXM0EIDL                                 equ 0F1Bh
// bitfield definitions
RXM0EIDL_EID0_POSN                       equ 0000h
RXM0EIDL_EID0_POSITION                   equ 0000h
RXM0EIDL_EID0_SIZE                       equ 0001h
RXM0EIDL_EID0_LENGTH                     equ 0001h
RXM0EIDL_EID0_MASK                       equ 0001h
RXM0EIDL_EID1_POSN                       equ 0001h
RXM0EIDL_EID1_POSITION                   equ 0001h
RXM0EIDL_EID1_SIZE                       equ 0001h
RXM0EIDL_EID1_LENGTH                     equ 0001h
RXM0EIDL_EID1_MASK                       equ 0002h
RXM0EIDL_EID2_POSN                       equ 0002h
RXM0EIDL_EID2_POSITION                   equ 0002h
RXM0EIDL_EID2_SIZE                       equ 0001h
RXM0EIDL_EID2_LENGTH                     equ 0001h
RXM0EIDL_EID2_MASK                       equ 0004h
RXM0EIDL_EID3_POSN                       equ 0003h
RXM0EIDL_EID3_POSITION                   equ 0003h
RXM0EIDL_EID3_SIZE                       equ 0001h
RXM0EIDL_EID3_LENGTH                     equ 0001h
RXM0EIDL_EID3_MASK                       equ 0008h
RXM0EIDL_EID4_POSN                       equ 0004h
RXM0EIDL_EID4_POSITION                   equ 0004h
RXM0EIDL_EID4_SIZE                       equ 0001h
RXM0EIDL_EID4_LENGTH                     equ 0001h
RXM0EIDL_EID4_MASK                       equ 0010h
RXM0EIDL_EID5_POSN                       equ 0005h
RXM0EIDL_EID5_POSITION                   equ 0005h
RXM0EIDL_EID5_SIZE                       equ 0001h
RXM0EIDL_EID5_LENGTH                     equ 0001h
RXM0EIDL_EID5_MASK                       equ 0020h
RXM0EIDL_EID6_POSN                       equ 0006h
RXM0EIDL_EID6_POSITION                   equ 0006h
RXM0EIDL_EID6_SIZE                       equ 0001h
RXM0EIDL_EID6_LENGTH                     equ 0001h
RXM0EIDL_EID6_MASK                       equ 0040h
RXM0EIDL_EID7_POSN                       equ 0007h
RXM0EIDL_EID7_POSITION                   equ 0007h
RXM0EIDL_EID7_SIZE                       equ 0001h
RXM0EIDL_EID7_LENGTH                     equ 0001h
RXM0EIDL_EID7_MASK                       equ 0080h
RXM0EIDL_RXM0EID0_POSN                   equ 0000h
RXM0EIDL_RXM0EID0_POSITION               equ 0000h
RXM0EIDL_RXM0EID0_SIZE                   equ 0001h
RXM0EIDL_RXM0EID0_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID0_MASK                   equ 0001h
RXM0EIDL_RXM0EID1_POSN                   equ 0001h
RXM0EIDL_RXM0EID1_POSITION               equ 0001h
RXM0EIDL_RXM0EID1_SIZE                   equ 0001h
RXM0EIDL_RXM0EID1_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID1_MASK                   equ 0002h
RXM0EIDL_RXM0EID2_POSN                   equ 0002h
RXM0EIDL_RXM0EID2_POSITION               equ 0002h
RXM0EIDL_RXM0EID2_SIZE                   equ 0001h
RXM0EIDL_RXM0EID2_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID2_MASK                   equ 0004h
RXM0EIDL_RXM0EID3_POSN                   equ 0003h
RXM0EIDL_RXM0EID3_POSITION               equ 0003h
RXM0EIDL_RXM0EID3_SIZE                   equ 0001h
RXM0EIDL_RXM0EID3_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID3_MASK                   equ 0008h
RXM0EIDL_RXM0EID4_POSN                   equ 0004h
RXM0EIDL_RXM0EID4_POSITION               equ 0004h
RXM0EIDL_RXM0EID4_SIZE                   equ 0001h
RXM0EIDL_RXM0EID4_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID4_MASK                   equ 0010h
RXM0EIDL_RXM0EID5_POSN                   equ 0005h
RXM0EIDL_RXM0EID5_POSITION               equ 0005h
RXM0EIDL_RXM0EID5_SIZE                   equ 0001h
RXM0EIDL_RXM0EID5_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID5_MASK                   equ 0020h
RXM0EIDL_RXM0EID6_POSN                   equ 0006h
RXM0EIDL_RXM0EID6_POSITION               equ 0006h
RXM0EIDL_RXM0EID6_SIZE                   equ 0001h
RXM0EIDL_RXM0EID6_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID6_MASK                   equ 0040h
RXM0EIDL_RXM0EID7_POSN                   equ 0007h
RXM0EIDL_RXM0EID7_POSITION               equ 0007h
RXM0EIDL_RXM0EID7_SIZE                   equ 0001h
RXM0EIDL_RXM0EID7_LENGTH                 equ 0001h
RXM0EIDL_RXM0EID7_MASK                   equ 0080h

// Register: RXM1SIDH
#define RXM1SIDH RXM1SIDH
RXM1SIDH                                 equ 0F1Ch
// bitfield definitions
RXM1SIDH_SID3_POSN                       equ 0000h
RXM1SIDH_SID3_POSITION                   equ 0000h
RXM1SIDH_SID3_SIZE                       equ 0001h
RXM1SIDH_SID3_LENGTH                     equ 0001h
RXM1SIDH_SID3_MASK                       equ 0001h
RXM1SIDH_SID4_POSN                       equ 0001h
RXM1SIDH_SID4_POSITION                   equ 0001h
RXM1SIDH_SID4_SIZE                       equ 0001h
RXM1SIDH_SID4_LENGTH                     equ 0001h
RXM1SIDH_SID4_MASK                       equ 0002h
RXM1SIDH_SID5_POSN                       equ 0002h
RXM1SIDH_SID5_POSITION                   equ 0002h
RXM1SIDH_SID5_SIZE                       equ 0001h
RXM1SIDH_SID5_LENGTH                     equ 0001h
RXM1SIDH_SID5_MASK                       equ 0004h
RXM1SIDH_SID6_POSN                       equ 0003h
RXM1SIDH_SID6_POSITION                   equ 0003h
RXM1SIDH_SID6_SIZE                       equ 0001h
RXM1SIDH_SID6_LENGTH                     equ 0001h
RXM1SIDH_SID6_MASK                       equ 0008h
RXM1SIDH_SID7_POSN                       equ 0004h
RXM1SIDH_SID7_POSITION                   equ 0004h
RXM1SIDH_SID7_SIZE                       equ 0001h
RXM1SIDH_SID7_LENGTH                     equ 0001h
RXM1SIDH_SID7_MASK                       equ 0010h
RXM1SIDH_SID8_POSN                       equ 0005h
RXM1SIDH_SID8_POSITION                   equ 0005h
RXM1SIDH_SID8_SIZE                       equ 0001h
RXM1SIDH_SID8_LENGTH                     equ 0001h
RXM1SIDH_SID8_MASK                       equ 0020h
RXM1SIDH_SID9_POSN                       equ 0006h
RXM1SIDH_SID9_POSITION                   equ 0006h
RXM1SIDH_SID9_SIZE                       equ 0001h
RXM1SIDH_SID9_LENGTH                     equ 0001h
RXM1SIDH_SID9_MASK                       equ 0040h
RXM1SIDH_SID10_POSN                      equ 0007h
RXM1SIDH_SID10_POSITION                  equ 0007h
RXM1SIDH_SID10_SIZE                      equ 0001h
RXM1SIDH_SID10_LENGTH                    equ 0001h
RXM1SIDH_SID10_MASK                      equ 0080h
RXM1SIDH_RXM1SID3_POSN                   equ 0000h
RXM1SIDH_RXM1SID3_POSITION               equ 0000h
RXM1SIDH_RXM1SID3_SIZE                   equ 0001h
RXM1SIDH_RXM1SID3_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID3_MASK                   equ 0001h
RXM1SIDH_RXM1SID4_POSN                   equ 0001h
RXM1SIDH_RXM1SID4_POSITION               equ 0001h
RXM1SIDH_RXM1SID4_SIZE                   equ 0001h
RXM1SIDH_RXM1SID4_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID4_MASK                   equ 0002h
RXM1SIDH_RXM1SID5_POSN                   equ 0002h
RXM1SIDH_RXM1SID5_POSITION               equ 0002h
RXM1SIDH_RXM1SID5_SIZE                   equ 0001h
RXM1SIDH_RXM1SID5_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID5_MASK                   equ 0004h
RXM1SIDH_RXM1SID6_POSN                   equ 0003h
RXM1SIDH_RXM1SID6_POSITION               equ 0003h
RXM1SIDH_RXM1SID6_SIZE                   equ 0001h
RXM1SIDH_RXM1SID6_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID6_MASK                   equ 0008h
RXM1SIDH_RXM1SID7_POSN                   equ 0004h
RXM1SIDH_RXM1SID7_POSITION               equ 0004h
RXM1SIDH_RXM1SID7_SIZE                   equ 0001h
RXM1SIDH_RXM1SID7_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID7_MASK                   equ 0010h
RXM1SIDH_RXM1SID8_POSN                   equ 0005h
RXM1SIDH_RXM1SID8_POSITION               equ 0005h
RXM1SIDH_RXM1SID8_SIZE                   equ 0001h
RXM1SIDH_RXM1SID8_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID8_MASK                   equ 0020h
RXM1SIDH_RXM1SID9_POSN                   equ 0006h
RXM1SIDH_RXM1SID9_POSITION               equ 0006h
RXM1SIDH_RXM1SID9_SIZE                   equ 0001h
RXM1SIDH_RXM1SID9_LENGTH                 equ 0001h
RXM1SIDH_RXM1SID9_MASK                   equ 0040h
RXM1SIDH_RXM1SID10_POSN                  equ 0007h
RXM1SIDH_RXM1SID10_POSITION              equ 0007h
RXM1SIDH_RXM1SID10_SIZE                  equ 0001h
RXM1SIDH_RXM1SID10_LENGTH                equ 0001h
RXM1SIDH_RXM1SID10_MASK                  equ 0080h

// Register: RXM1SIDL
#define RXM1SIDL RXM1SIDL
RXM1SIDL                                 equ 0F1Dh
// bitfield definitions
RXM1SIDL_EID16_POSN                      equ 0000h
RXM1SIDL_EID16_POSITION                  equ 0000h
RXM1SIDL_EID16_SIZE                      equ 0001h
RXM1SIDL_EID16_LENGTH                    equ 0001h
RXM1SIDL_EID16_MASK                      equ 0001h
RXM1SIDL_EID17_POSN                      equ 0001h
RXM1SIDL_EID17_POSITION                  equ 0001h
RXM1SIDL_EID17_SIZE                      equ 0001h
RXM1SIDL_EID17_LENGTH                    equ 0001h
RXM1SIDL_EID17_MASK                      equ 0002h
RXM1SIDL_SID0_POSN                       equ 0005h
RXM1SIDL_SID0_POSITION                   equ 0005h
RXM1SIDL_SID0_SIZE                       equ 0001h
RXM1SIDL_SID0_LENGTH                     equ 0001h
RXM1SIDL_SID0_MASK                       equ 0020h
RXM1SIDL_SID1_POSN                       equ 0006h
RXM1SIDL_SID1_POSITION                   equ 0006h
RXM1SIDL_SID1_SIZE                       equ 0001h
RXM1SIDL_SID1_LENGTH                     equ 0001h
RXM1SIDL_SID1_MASK                       equ 0040h
RXM1SIDL_SID2_POSN                       equ 0007h
RXM1SIDL_SID2_POSITION                   equ 0007h
RXM1SIDL_SID2_SIZE                       equ 0001h
RXM1SIDL_SID2_LENGTH                     equ 0001h
RXM1SIDL_SID2_MASK                       equ 0080h
RXM1SIDL_RXM1EID16_POSN                  equ 0000h
RXM1SIDL_RXM1EID16_POSITION              equ 0000h
RXM1SIDL_RXM1EID16_SIZE                  equ 0001h
RXM1SIDL_RXM1EID16_LENGTH                equ 0001h
RXM1SIDL_RXM1EID16_MASK                  equ 0001h
RXM1SIDL_RXM1EID17_POSN                  equ 0001h
RXM1SIDL_RXM1EID17_POSITION              equ 0001h
RXM1SIDL_RXM1EID17_SIZE                  equ 0001h
RXM1SIDL_RXM1EID17_LENGTH                equ 0001h
RXM1SIDL_RXM1EID17_MASK                  equ 0002h
RXM1SIDL_RXM1SID0_POSN                   equ 0005h
RXM1SIDL_RXM1SID0_POSITION               equ 0005h
RXM1SIDL_RXM1SID0_SIZE                   equ 0001h
RXM1SIDL_RXM1SID0_LENGTH                 equ 0001h
RXM1SIDL_RXM1SID0_MASK                   equ 0020h
RXM1SIDL_RXM1SID1_POSN                   equ 0006h
RXM1SIDL_RXM1SID1_POSITION               equ 0006h
RXM1SIDL_RXM1SID1_SIZE                   equ 0001h
RXM1SIDL_RXM1SID1_LENGTH                 equ 0001h
RXM1SIDL_RXM1SID1_MASK                   equ 0040h
RXM1SIDL_RXM1SID2_POSN                   equ 0007h
RXM1SIDL_RXM1SID2_POSITION               equ 0007h
RXM1SIDL_RXM1SID2_SIZE                   equ 0001h
RXM1SIDL_RXM1SID2_LENGTH                 equ 0001h
RXM1SIDL_RXM1SID2_MASK                   equ 0080h

// Register: RXM1EIDH
#define RXM1EIDH RXM1EIDH
RXM1EIDH                                 equ 0F1Eh
// bitfield definitions
RXM1EIDH_EID8_POSN                       equ 0000h
RXM1EIDH_EID8_POSITION                   equ 0000h
RXM1EIDH_EID8_SIZE                       equ 0001h
RXM1EIDH_EID8_LENGTH                     equ 0001h
RXM1EIDH_EID8_MASK                       equ 0001h
RXM1EIDH_EID9_POSN                       equ 0001h
RXM1EIDH_EID9_POSITION                   equ 0001h
RXM1EIDH_EID9_SIZE                       equ 0001h
RXM1EIDH_EID9_LENGTH                     equ 0001h
RXM1EIDH_EID9_MASK                       equ 0002h
RXM1EIDH_EID10_POSN                      equ 0002h
RXM1EIDH_EID10_POSITION                  equ 0002h
RXM1EIDH_EID10_SIZE                      equ 0001h
RXM1EIDH_EID10_LENGTH                    equ 0001h
RXM1EIDH_EID10_MASK                      equ 0004h
RXM1EIDH_EID11_POSN                      equ 0003h
RXM1EIDH_EID11_POSITION                  equ 0003h
RXM1EIDH_EID11_SIZE                      equ 0001h
RXM1EIDH_EID11_LENGTH                    equ 0001h
RXM1EIDH_EID11_MASK                      equ 0008h
RXM1EIDH_EID12_POSN                      equ 0004h
RXM1EIDH_EID12_POSITION                  equ 0004h
RXM1EIDH_EID12_SIZE                      equ 0001h
RXM1EIDH_EID12_LENGTH                    equ 0001h
RXM1EIDH_EID12_MASK                      equ 0010h
RXM1EIDH_EID13_POSN                      equ 0005h
RXM1EIDH_EID13_POSITION                  equ 0005h
RXM1EIDH_EID13_SIZE                      equ 0001h
RXM1EIDH_EID13_LENGTH                    equ 0001h
RXM1EIDH_EID13_MASK                      equ 0020h
RXM1EIDH_EID14_POSN                      equ 0006h
RXM1EIDH_EID14_POSITION                  equ 0006h
RXM1EIDH_EID14_SIZE                      equ 0001h
RXM1EIDH_EID14_LENGTH                    equ 0001h
RXM1EIDH_EID14_MASK                      equ 0040h
RXM1EIDH_EID15_POSN                      equ 0007h
RXM1EIDH_EID15_POSITION                  equ 0007h
RXM1EIDH_EID15_SIZE                      equ 0001h
RXM1EIDH_EID15_LENGTH                    equ 0001h
RXM1EIDH_EID15_MASK                      equ 0080h
RXM1EIDH_RXM1EID8_POSN                   equ 0000h
RXM1EIDH_RXM1EID8_POSITION               equ 0000h
RXM1EIDH_RXM1EID8_SIZE                   equ 0001h
RXM1EIDH_RXM1EID8_LENGTH                 equ 0001h
RXM1EIDH_RXM1EID8_MASK                   equ 0001h
RXM1EIDH_RXM1EID9_POSN                   equ 0001h
RXM1EIDH_RXM1EID9_POSITION               equ 0001h
RXM1EIDH_RXM1EID9_SIZE                   equ 0001h
RXM1EIDH_RXM1EID9_LENGTH                 equ 0001h
RXM1EIDH_RXM1EID9_MASK                   equ 0002h
RXM1EIDH_RXM1EID10_POSN                  equ 0002h
RXM1EIDH_RXM1EID10_POSITION              equ 0002h
RXM1EIDH_RXM1EID10_SIZE                  equ 0001h
RXM1EIDH_RXM1EID10_LENGTH                equ 0001h
RXM1EIDH_RXM1EID10_MASK                  equ 0004h
RXM1EIDH_RXM1EID11_POSN                  equ 0003h
RXM1EIDH_RXM1EID11_POSITION              equ 0003h
RXM1EIDH_RXM1EID11_SIZE                  equ 0001h
RXM1EIDH_RXM1EID11_LENGTH                equ 0001h
RXM1EIDH_RXM1EID11_MASK                  equ 0008h
RXM1EIDH_RXM1EID12_POSN                  equ 0004h
RXM1EIDH_RXM1EID12_POSITION              equ 0004h
RXM1EIDH_RXM1EID12_SIZE                  equ 0001h
RXM1EIDH_RXM1EID12_LENGTH                equ 0001h
RXM1EIDH_RXM1EID12_MASK                  equ 0010h
RXM1EIDH_RXM1EID13_POSN                  equ 0005h
RXM1EIDH_RXM1EID13_POSITION              equ 0005h
RXM1EIDH_RXM1EID13_SIZE                  equ 0001h
RXM1EIDH_RXM1EID13_LENGTH                equ 0001h
RXM1EIDH_RXM1EID13_MASK                  equ 0020h
RXM1EIDH_RXM1EID14_POSN                  equ 0006h
RXM1EIDH_RXM1EID14_POSITION              equ 0006h
RXM1EIDH_RXM1EID14_SIZE                  equ 0001h
RXM1EIDH_RXM1EID14_LENGTH                equ 0001h
RXM1EIDH_RXM1EID14_MASK                  equ 0040h
RXM1EIDH_RXM1EID15_POSN                  equ 0007h
RXM1EIDH_RXM1EID15_POSITION              equ 0007h
RXM1EIDH_RXM1EID15_SIZE                  equ 0001h
RXM1EIDH_RXM1EID15_LENGTH                equ 0001h
RXM1EIDH_RXM1EID15_MASK                  equ 0080h

// Register: RXM1EIDL
#define RXM1EIDL RXM1EIDL
RXM1EIDL                                 equ 0F1Fh
// bitfield definitions
RXM1EIDL_EID0_POSN                       equ 0000h
RXM1EIDL_EID0_POSITION                   equ 0000h
RXM1EIDL_EID0_SIZE                       equ 0001h
RXM1EIDL_EID0_LENGTH                     equ 0001h
RXM1EIDL_EID0_MASK                       equ 0001h
RXM1EIDL_EID1_POSN                       equ 0001h
RXM1EIDL_EID1_POSITION                   equ 0001h
RXM1EIDL_EID1_SIZE                       equ 0001h
RXM1EIDL_EID1_LENGTH                     equ 0001h
RXM1EIDL_EID1_MASK                       equ 0002h
RXM1EIDL_EID2_POSN                       equ 0002h
RXM1EIDL_EID2_POSITION                   equ 0002h
RXM1EIDL_EID2_SIZE                       equ 0001h
RXM1EIDL_EID2_LENGTH                     equ 0001h
RXM1EIDL_EID2_MASK                       equ 0004h
RXM1EIDL_EID3_POSN                       equ 0003h
RXM1EIDL_EID3_POSITION                   equ 0003h
RXM1EIDL_EID3_SIZE                       equ 0001h
RXM1EIDL_EID3_LENGTH                     equ 0001h
RXM1EIDL_EID3_MASK                       equ 0008h
RXM1EIDL_EID4_POSN                       equ 0004h
RXM1EIDL_EID4_POSITION                   equ 0004h
RXM1EIDL_EID4_SIZE                       equ 0001h
RXM1EIDL_EID4_LENGTH                     equ 0001h
RXM1EIDL_EID4_MASK                       equ 0010h
RXM1EIDL_EID5_POSN                       equ 0005h
RXM1EIDL_EID5_POSITION                   equ 0005h
RXM1EIDL_EID5_SIZE                       equ 0001h
RXM1EIDL_EID5_LENGTH                     equ 0001h
RXM1EIDL_EID5_MASK                       equ 0020h
RXM1EIDL_EID6_POSN                       equ 0006h
RXM1EIDL_EID6_POSITION                   equ 0006h
RXM1EIDL_EID6_SIZE                       equ 0001h
RXM1EIDL_EID6_LENGTH                     equ 0001h
RXM1EIDL_EID6_MASK                       equ 0040h
RXM1EIDL_EID7_POSN                       equ 0007h
RXM1EIDL_EID7_POSITION                   equ 0007h
RXM1EIDL_EID7_SIZE                       equ 0001h
RXM1EIDL_EID7_LENGTH                     equ 0001h
RXM1EIDL_EID7_MASK                       equ 0080h
RXM1EIDL_RXM1EID0_POSN                   equ 0000h
RXM1EIDL_RXM1EID0_POSITION               equ 0000h
RXM1EIDL_RXM1EID0_SIZE                   equ 0001h
RXM1EIDL_RXM1EID0_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID0_MASK                   equ 0001h
RXM1EIDL_RXM1EID1_POSN                   equ 0001h
RXM1EIDL_RXM1EID1_POSITION               equ 0001h
RXM1EIDL_RXM1EID1_SIZE                   equ 0001h
RXM1EIDL_RXM1EID1_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID1_MASK                   equ 0002h
RXM1EIDL_RXM1EID2_POSN                   equ 0002h
RXM1EIDL_RXM1EID2_POSITION               equ 0002h
RXM1EIDL_RXM1EID2_SIZE                   equ 0001h
RXM1EIDL_RXM1EID2_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID2_MASK                   equ 0004h
RXM1EIDL_RXM1EID3_POSN                   equ 0003h
RXM1EIDL_RXM1EID3_POSITION               equ 0003h
RXM1EIDL_RXM1EID3_SIZE                   equ 0001h
RXM1EIDL_RXM1EID3_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID3_MASK                   equ 0008h
RXM1EIDL_RXM1EID4_POSN                   equ 0004h
RXM1EIDL_RXM1EID4_POSITION               equ 0004h
RXM1EIDL_RXM1EID4_SIZE                   equ 0001h
RXM1EIDL_RXM1EID4_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID4_MASK                   equ 0010h
RXM1EIDL_RXM1EID5_POSN                   equ 0005h
RXM1EIDL_RXM1EID5_POSITION               equ 0005h
RXM1EIDL_RXM1EID5_SIZE                   equ 0001h
RXM1EIDL_RXM1EID5_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID5_MASK                   equ 0020h
RXM1EIDL_RXM1EID6_POSN                   equ 0006h
RXM1EIDL_RXM1EID6_POSITION               equ 0006h
RXM1EIDL_RXM1EID6_SIZE                   equ 0001h
RXM1EIDL_RXM1EID6_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID6_MASK                   equ 0040h
RXM1EIDL_RXM1EID7_POSN                   equ 0007h
RXM1EIDL_RXM1EID7_POSITION               equ 0007h
RXM1EIDL_RXM1EID7_SIZE                   equ 0001h
RXM1EIDL_RXM1EID7_LENGTH                 equ 0001h
RXM1EIDL_RXM1EID7_MASK                   equ 0080h

// Register: TXB2CON
#define TXB2CON TXB2CON
TXB2CON                                  equ 0F20h
// bitfield definitions
TXB2CON_TXPRI0_POSN                      equ 0000h
TXB2CON_TXPRI0_POSITION                  equ 0000h
TXB2CON_TXPRI0_SIZE                      equ 0001h
TXB2CON_TXPRI0_LENGTH                    equ 0001h
TXB2CON_TXPRI0_MASK                      equ 0001h
TXB2CON_TXPRI1_POSN                      equ 0001h
TXB2CON_TXPRI1_POSITION                  equ 0001h
TXB2CON_TXPRI1_SIZE                      equ 0001h
TXB2CON_TXPRI1_LENGTH                    equ 0001h
TXB2CON_TXPRI1_MASK                      equ 0002h
TXB2CON_TXREQ_POSN                       equ 0003h
TXB2CON_TXREQ_POSITION                   equ 0003h
TXB2CON_TXREQ_SIZE                       equ 0001h
TXB2CON_TXREQ_LENGTH                     equ 0001h
TXB2CON_TXREQ_MASK                       equ 0008h
TXB2CON_TXERR_POSN                       equ 0004h
TXB2CON_TXERR_POSITION                   equ 0004h
TXB2CON_TXERR_SIZE                       equ 0001h
TXB2CON_TXERR_LENGTH                     equ 0001h
TXB2CON_TXERR_MASK                       equ 0010h
TXB2CON_TXLARB_POSN                      equ 0005h
TXB2CON_TXLARB_POSITION                  equ 0005h
TXB2CON_TXLARB_SIZE                      equ 0001h
TXB2CON_TXLARB_LENGTH                    equ 0001h
TXB2CON_TXLARB_MASK                      equ 0020h
TXB2CON_TXABT_POSN                       equ 0006h
TXB2CON_TXABT_POSITION                   equ 0006h
TXB2CON_TXABT_SIZE                       equ 0001h
TXB2CON_TXABT_LENGTH                     equ 0001h
TXB2CON_TXABT_MASK                       equ 0040h
TXB2CON_TXB2PRI0_POSN                    equ 0000h
TXB2CON_TXB2PRI0_POSITION                equ 0000h
TXB2CON_TXB2PRI0_SIZE                    equ 0001h
TXB2CON_TXB2PRI0_LENGTH                  equ 0001h
TXB2CON_TXB2PRI0_MASK                    equ 0001h
TXB2CON_TXB2PRI1_POSN                    equ 0001h
TXB2CON_TXB2PRI1_POSITION                equ 0001h
TXB2CON_TXB2PRI1_SIZE                    equ 0001h
TXB2CON_TXB2PRI1_LENGTH                  equ 0001h
TXB2CON_TXB2PRI1_MASK                    equ 0002h
TXB2CON_TXB2REQ_POSN                     equ 0003h
TXB2CON_TXB2REQ_POSITION                 equ 0003h
TXB2CON_TXB2REQ_SIZE                     equ 0001h
TXB2CON_TXB2REQ_LENGTH                   equ 0001h
TXB2CON_TXB2REQ_MASK                     equ 0008h
TXB2CON_TXB2ERR_POSN                     equ 0004h
TXB2CON_TXB2ERR_POSITION                 equ 0004h
TXB2CON_TXB2ERR_SIZE                     equ 0001h
TXB2CON_TXB2ERR_LENGTH                   equ 0001h
TXB2CON_TXB2ERR_MASK                     equ 0010h
TXB2CON_TXB2LARB_POSN                    equ 0005h
TXB2CON_TXB2LARB_POSITION                equ 0005h
TXB2CON_TXB2LARB_SIZE                    equ 0001h
TXB2CON_TXB2LARB_LENGTH                  equ 0001h
TXB2CON_TXB2LARB_MASK                    equ 0020h
TXB2CON_TXB2ABT_POSN                     equ 0006h
TXB2CON_TXB2ABT_POSITION                 equ 0006h
TXB2CON_TXB2ABT_SIZE                     equ 0001h
TXB2CON_TXB2ABT_LENGTH                   equ 0001h
TXB2CON_TXB2ABT_MASK                     equ 0040h

// Register: TXB2SIDH
#define TXB2SIDH TXB2SIDH
TXB2SIDH                                 equ 0F21h
// bitfield definitions
TXB2SIDH_SID3_POSN                       equ 0000h
TXB2SIDH_SID3_POSITION                   equ 0000h
TXB2SIDH_SID3_SIZE                       equ 0001h
TXB2SIDH_SID3_LENGTH                     equ 0001h
TXB2SIDH_SID3_MASK                       equ 0001h
TXB2SIDH_SID4_POSN                       equ 0001h
TXB2SIDH_SID4_POSITION                   equ 0001h
TXB2SIDH_SID4_SIZE                       equ 0001h
TXB2SIDH_SID4_LENGTH                     equ 0001h
TXB2SIDH_SID4_MASK                       equ 0002h
TXB2SIDH_SID5_POSN                       equ 0002h
TXB2SIDH_SID5_POSITION                   equ 0002h
TXB2SIDH_SID5_SIZE                       equ 0001h
TXB2SIDH_SID5_LENGTH                     equ 0001h
TXB2SIDH_SID5_MASK                       equ 0004h
TXB2SIDH_SID6_POSN                       equ 0003h
TXB2SIDH_SID6_POSITION                   equ 0003h
TXB2SIDH_SID6_SIZE                       equ 0001h
TXB2SIDH_SID6_LENGTH                     equ 0001h
TXB2SIDH_SID6_MASK                       equ 0008h
TXB2SIDH_SID7_POSN                       equ 0004h
TXB2SIDH_SID7_POSITION                   equ 0004h
TXB2SIDH_SID7_SIZE                       equ 0001h
TXB2SIDH_SID7_LENGTH                     equ 0001h
TXB2SIDH_SID7_MASK                       equ 0010h
TXB2SIDH_SID8_POSN                       equ 0005h
TXB2SIDH_SID8_POSITION                   equ 0005h
TXB2SIDH_SID8_SIZE                       equ 0001h
TXB2SIDH_SID8_LENGTH                     equ 0001h
TXB2SIDH_SID8_MASK                       equ 0020h
TXB2SIDH_SID9_POSN                       equ 0006h
TXB2SIDH_SID9_POSITION                   equ 0006h
TXB2SIDH_SID9_SIZE                       equ 0001h
TXB2SIDH_SID9_LENGTH                     equ 0001h
TXB2SIDH_SID9_MASK                       equ 0040h
TXB2SIDH_SID10_POSN                      equ 0007h
TXB2SIDH_SID10_POSITION                  equ 0007h
TXB2SIDH_SID10_SIZE                      equ 0001h
TXB2SIDH_SID10_LENGTH                    equ 0001h
TXB2SIDH_SID10_MASK                      equ 0080h
TXB2SIDH_TXB2SID3_POSN                   equ 0000h
TXB2SIDH_TXB2SID3_POSITION               equ 0000h
TXB2SIDH_TXB2SID3_SIZE                   equ 0001h
TXB2SIDH_TXB2SID3_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID3_MASK                   equ 0001h
TXB2SIDH_TXB2SID4_POSN                   equ 0001h
TXB2SIDH_TXB2SID4_POSITION               equ 0001h
TXB2SIDH_TXB2SID4_SIZE                   equ 0001h
TXB2SIDH_TXB2SID4_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID4_MASK                   equ 0002h
TXB2SIDH_TXB2SID5_POSN                   equ 0002h
TXB2SIDH_TXB2SID5_POSITION               equ 0002h
TXB2SIDH_TXB2SID5_SIZE                   equ 0001h
TXB2SIDH_TXB2SID5_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID5_MASK                   equ 0004h
TXB2SIDH_TXB2SID6_POSN                   equ 0003h
TXB2SIDH_TXB2SID6_POSITION               equ 0003h
TXB2SIDH_TXB2SID6_SIZE                   equ 0001h
TXB2SIDH_TXB2SID6_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID6_MASK                   equ 0008h
TXB2SIDH_TXB2SID7_POSN                   equ 0004h
TXB2SIDH_TXB2SID7_POSITION               equ 0004h
TXB2SIDH_TXB2SID7_SIZE                   equ 0001h
TXB2SIDH_TXB2SID7_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID7_MASK                   equ 0010h
TXB2SIDH_TXB2SID8_POSN                   equ 0005h
TXB2SIDH_TXB2SID8_POSITION               equ 0005h
TXB2SIDH_TXB2SID8_SIZE                   equ 0001h
TXB2SIDH_TXB2SID8_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID8_MASK                   equ 0020h
TXB2SIDH_TXB2SID9_POSN                   equ 0006h
TXB2SIDH_TXB2SID9_POSITION               equ 0006h
TXB2SIDH_TXB2SID9_SIZE                   equ 0001h
TXB2SIDH_TXB2SID9_LENGTH                 equ 0001h
TXB2SIDH_TXB2SID9_MASK                   equ 0040h
TXB2SIDH_TXB2SID10_POSN                  equ 0007h
TXB2SIDH_TXB2SID10_POSITION              equ 0007h
TXB2SIDH_TXB2SID10_SIZE                  equ 0001h
TXB2SIDH_TXB2SID10_LENGTH                equ 0001h
TXB2SIDH_TXB2SID10_MASK                  equ 0080h

// Register: TXB2SIDL
#define TXB2SIDL TXB2SIDL
TXB2SIDL                                 equ 0F22h
// bitfield definitions
TXB2SIDL_EID16_POSN                      equ 0000h
TXB2SIDL_EID16_POSITION                  equ 0000h
TXB2SIDL_EID16_SIZE                      equ 0001h
TXB2SIDL_EID16_LENGTH                    equ 0001h
TXB2SIDL_EID16_MASK                      equ 0001h
TXB2SIDL_EID17_POSN                      equ 0001h
TXB2SIDL_EID17_POSITION                  equ 0001h
TXB2SIDL_EID17_SIZE                      equ 0001h
TXB2SIDL_EID17_LENGTH                    equ 0001h
TXB2SIDL_EID17_MASK                      equ 0002h
TXB2SIDL_EXIDE_POSN                      equ 0003h
TXB2SIDL_EXIDE_POSITION                  equ 0003h
TXB2SIDL_EXIDE_SIZE                      equ 0001h
TXB2SIDL_EXIDE_LENGTH                    equ 0001h
TXB2SIDL_EXIDE_MASK                      equ 0008h
TXB2SIDL_SID0_POSN                       equ 0005h
TXB2SIDL_SID0_POSITION                   equ 0005h
TXB2SIDL_SID0_SIZE                       equ 0001h
TXB2SIDL_SID0_LENGTH                     equ 0001h
TXB2SIDL_SID0_MASK                       equ 0020h
TXB2SIDL_SID1_POSN                       equ 0006h
TXB2SIDL_SID1_POSITION                   equ 0006h
TXB2SIDL_SID1_SIZE                       equ 0001h
TXB2SIDL_SID1_LENGTH                     equ 0001h
TXB2SIDL_SID1_MASK                       equ 0040h
TXB2SIDL_SID2_POSN                       equ 0007h
TXB2SIDL_SID2_POSITION                   equ 0007h
TXB2SIDL_SID2_SIZE                       equ 0001h
TXB2SIDL_SID2_LENGTH                     equ 0001h
TXB2SIDL_SID2_MASK                       equ 0080h
TXB2SIDL_TXB2EID16_POSN                  equ 0000h
TXB2SIDL_TXB2EID16_POSITION              equ 0000h
TXB2SIDL_TXB2EID16_SIZE                  equ 0001h
TXB2SIDL_TXB2EID16_LENGTH                equ 0001h
TXB2SIDL_TXB2EID16_MASK                  equ 0001h
TXB2SIDL_TXB2EID17_POSN                  equ 0001h
TXB2SIDL_TXB2EID17_POSITION              equ 0001h
TXB2SIDL_TXB2EID17_SIZE                  equ 0001h
TXB2SIDL_TXB2EID17_LENGTH                equ 0001h
TXB2SIDL_TXB2EID17_MASK                  equ 0002h
TXB2SIDL_TXB2EXIDE_POSN                  equ 0003h
TXB2SIDL_TXB2EXIDE_POSITION              equ 0003h
TXB2SIDL_TXB2EXIDE_SIZE                  equ 0001h
TXB2SIDL_TXB2EXIDE_LENGTH                equ 0001h
TXB2SIDL_TXB2EXIDE_MASK                  equ 0008h
TXB2SIDL_TXB2SID0_POSN                   equ 0005h
TXB2SIDL_TXB2SID0_POSITION               equ 0005h
TXB2SIDL_TXB2SID0_SIZE                   equ 0001h
TXB2SIDL_TXB2SID0_LENGTH                 equ 0001h
TXB2SIDL_TXB2SID0_MASK                   equ 0020h
TXB2SIDL_TXB2SID1_POSN                   equ 0006h
TXB2SIDL_TXB2SID1_POSITION               equ 0006h
TXB2SIDL_TXB2SID1_SIZE                   equ 0001h
TXB2SIDL_TXB2SID1_LENGTH                 equ 0001h
TXB2SIDL_TXB2SID1_MASK                   equ 0040h
TXB2SIDL_TXB2SID2_POSN                   equ 0007h
TXB2SIDL_TXB2SID2_POSITION               equ 0007h
TXB2SIDL_TXB2SID2_SIZE                   equ 0001h
TXB2SIDL_TXB2SID2_LENGTH                 equ 0001h
TXB2SIDL_TXB2SID2_MASK                   equ 0080h

// Register: TXB2EIDH
#define TXB2EIDH TXB2EIDH
TXB2EIDH                                 equ 0F23h
// bitfield definitions
TXB2EIDH_EID8_POSN                       equ 0000h
TXB2EIDH_EID8_POSITION                   equ 0000h
TXB2EIDH_EID8_SIZE                       equ 0001h
TXB2EIDH_EID8_LENGTH                     equ 0001h
TXB2EIDH_EID8_MASK                       equ 0001h
TXB2EIDH_EID9_POSN                       equ 0001h
TXB2EIDH_EID9_POSITION                   equ 0001h
TXB2EIDH_EID9_SIZE                       equ 0001h
TXB2EIDH_EID9_LENGTH                     equ 0001h
TXB2EIDH_EID9_MASK                       equ 0002h
TXB2EIDH_EID10_POSN                      equ 0002h
TXB2EIDH_EID10_POSITION                  equ 0002h
TXB2EIDH_EID10_SIZE                      equ 0001h
TXB2EIDH_EID10_LENGTH                    equ 0001h
TXB2EIDH_EID10_MASK                      equ 0004h
TXB2EIDH_EID11_POSN                      equ 0003h
TXB2EIDH_EID11_POSITION                  equ 0003h
TXB2EIDH_EID11_SIZE                      equ 0001h
TXB2EIDH_EID11_LENGTH                    equ 0001h
TXB2EIDH_EID11_MASK                      equ 0008h
TXB2EIDH_EID12_POSN                      equ 0004h
TXB2EIDH_EID12_POSITION                  equ 0004h
TXB2EIDH_EID12_SIZE                      equ 0001h
TXB2EIDH_EID12_LENGTH                    equ 0001h
TXB2EIDH_EID12_MASK                      equ 0010h
TXB2EIDH_EID13_POSN                      equ 0005h
TXB2EIDH_EID13_POSITION                  equ 0005h
TXB2EIDH_EID13_SIZE                      equ 0001h
TXB2EIDH_EID13_LENGTH                    equ 0001h
TXB2EIDH_EID13_MASK                      equ 0020h
TXB2EIDH_EID14_POSN                      equ 0006h
TXB2EIDH_EID14_POSITION                  equ 0006h
TXB2EIDH_EID14_SIZE                      equ 0001h
TXB2EIDH_EID14_LENGTH                    equ 0001h
TXB2EIDH_EID14_MASK                      equ 0040h
TXB2EIDH_EID15_POSN                      equ 0007h
TXB2EIDH_EID15_POSITION                  equ 0007h
TXB2EIDH_EID15_SIZE                      equ 0001h
TXB2EIDH_EID15_LENGTH                    equ 0001h
TXB2EIDH_EID15_MASK                      equ 0080h
TXB2EIDH_TXB2EID8_POSN                   equ 0000h
TXB2EIDH_TXB2EID8_POSITION               equ 0000h
TXB2EIDH_TXB2EID8_SIZE                   equ 0001h
TXB2EIDH_TXB2EID8_LENGTH                 equ 0001h
TXB2EIDH_TXB2EID8_MASK                   equ 0001h
TXB2EIDH_TXB2EID9_POSN                   equ 0001h
TXB2EIDH_TXB2EID9_POSITION               equ 0001h
TXB2EIDH_TXB2EID9_SIZE                   equ 0001h
TXB2EIDH_TXB2EID9_LENGTH                 equ 0001h
TXB2EIDH_TXB2EID9_MASK                   equ 0002h
TXB2EIDH_TXB2EID10_POSN                  equ 0002h
TXB2EIDH_TXB2EID10_POSITION              equ 0002h
TXB2EIDH_TXB2EID10_SIZE                  equ 0001h
TXB2EIDH_TXB2EID10_LENGTH                equ 0001h
TXB2EIDH_TXB2EID10_MASK                  equ 0004h
TXB2EIDH_TXB2EID11_POSN                  equ 0003h
TXB2EIDH_TXB2EID11_POSITION              equ 0003h
TXB2EIDH_TXB2EID11_SIZE                  equ 0001h
TXB2EIDH_TXB2EID11_LENGTH                equ 0001h
TXB2EIDH_TXB2EID11_MASK                  equ 0008h
TXB2EIDH_TXB2EID12_POSN                  equ 0004h
TXB2EIDH_TXB2EID12_POSITION              equ 0004h
TXB2EIDH_TXB2EID12_SIZE                  equ 0001h
TXB2EIDH_TXB2EID12_LENGTH                equ 0001h
TXB2EIDH_TXB2EID12_MASK                  equ 0010h
TXB2EIDH_TXB2EID13_POSN                  equ 0005h
TXB2EIDH_TXB2EID13_POSITION              equ 0005h
TXB2EIDH_TXB2EID13_SIZE                  equ 0001h
TXB2EIDH_TXB2EID13_LENGTH                equ 0001h
TXB2EIDH_TXB2EID13_MASK                  equ 0020h
TXB2EIDH_TXB2EID14_POSN                  equ 0006h
TXB2EIDH_TXB2EID14_POSITION              equ 0006h
TXB2EIDH_TXB2EID14_SIZE                  equ 0001h
TXB2EIDH_TXB2EID14_LENGTH                equ 0001h
TXB2EIDH_TXB2EID14_MASK                  equ 0040h
TXB2EIDH_TXB2EID15_POSN                  equ 0007h
TXB2EIDH_TXB2EID15_POSITION              equ 0007h
TXB2EIDH_TXB2EID15_SIZE                  equ 0001h
TXB2EIDH_TXB2EID15_LENGTH                equ 0001h
TXB2EIDH_TXB2EID15_MASK                  equ 0080h

// Register: TXB2EIDL
#define TXB2EIDL TXB2EIDL
TXB2EIDL                                 equ 0F24h
// bitfield definitions
TXB2EIDL_EID0_POSN                       equ 0000h
TXB2EIDL_EID0_POSITION                   equ 0000h
TXB2EIDL_EID0_SIZE                       equ 0001h
TXB2EIDL_EID0_LENGTH                     equ 0001h
TXB2EIDL_EID0_MASK                       equ 0001h
TXB2EIDL_EID1_POSN                       equ 0001h
TXB2EIDL_EID1_POSITION                   equ 0001h
TXB2EIDL_EID1_SIZE                       equ 0001h
TXB2EIDL_EID1_LENGTH                     equ 0001h
TXB2EIDL_EID1_MASK                       equ 0002h
TXB2EIDL_EID2_POSN                       equ 0002h
TXB2EIDL_EID2_POSITION                   equ 0002h
TXB2EIDL_EID2_SIZE                       equ 0001h
TXB2EIDL_EID2_LENGTH                     equ 0001h
TXB2EIDL_EID2_MASK                       equ 0004h
TXB2EIDL_EID3_POSN                       equ 0003h
TXB2EIDL_EID3_POSITION                   equ 0003h
TXB2EIDL_EID3_SIZE                       equ 0001h
TXB2EIDL_EID3_LENGTH                     equ 0001h
TXB2EIDL_EID3_MASK                       equ 0008h
TXB2EIDL_EID4_POSN                       equ 0004h
TXB2EIDL_EID4_POSITION                   equ 0004h
TXB2EIDL_EID4_SIZE                       equ 0001h
TXB2EIDL_EID4_LENGTH                     equ 0001h
TXB2EIDL_EID4_MASK                       equ 0010h
TXB2EIDL_EID5_POSN                       equ 0005h
TXB2EIDL_EID5_POSITION                   equ 0005h
TXB2EIDL_EID5_SIZE                       equ 0001h
TXB2EIDL_EID5_LENGTH                     equ 0001h
TXB2EIDL_EID5_MASK                       equ 0020h
TXB2EIDL_EID6_POSN                       equ 0006h
TXB2EIDL_EID6_POSITION                   equ 0006h
TXB2EIDL_EID6_SIZE                       equ 0001h
TXB2EIDL_EID6_LENGTH                     equ 0001h
TXB2EIDL_EID6_MASK                       equ 0040h
TXB2EIDL_EID7_POSN                       equ 0007h
TXB2EIDL_EID7_POSITION                   equ 0007h
TXB2EIDL_EID7_SIZE                       equ 0001h
TXB2EIDL_EID7_LENGTH                     equ 0001h
TXB2EIDL_EID7_MASK                       equ 0080h
TXB2EIDL_TXB2EID0_POSN                   equ 0000h
TXB2EIDL_TXB2EID0_POSITION               equ 0000h
TXB2EIDL_TXB2EID0_SIZE                   equ 0001h
TXB2EIDL_TXB2EID0_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID0_MASK                   equ 0001h
TXB2EIDL_TXB2EID1_POSN                   equ 0001h
TXB2EIDL_TXB2EID1_POSITION               equ 0001h
TXB2EIDL_TXB2EID1_SIZE                   equ 0001h
TXB2EIDL_TXB2EID1_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID1_MASK                   equ 0002h
TXB2EIDL_TXB2EID2_POSN                   equ 0002h
TXB2EIDL_TXB2EID2_POSITION               equ 0002h
TXB2EIDL_TXB2EID2_SIZE                   equ 0001h
TXB2EIDL_TXB2EID2_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID2_MASK                   equ 0004h
TXB2EIDL_TXB2EID3_POSN                   equ 0003h
TXB2EIDL_TXB2EID3_POSITION               equ 0003h
TXB2EIDL_TXB2EID3_SIZE                   equ 0001h
TXB2EIDL_TXB2EID3_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID3_MASK                   equ 0008h
TXB2EIDL_TXB2EID4_POSN                   equ 0004h
TXB2EIDL_TXB2EID4_POSITION               equ 0004h
TXB2EIDL_TXB2EID4_SIZE                   equ 0001h
TXB2EIDL_TXB2EID4_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID4_MASK                   equ 0010h
TXB2EIDL_TXB2EID5_POSN                   equ 0005h
TXB2EIDL_TXB2EID5_POSITION               equ 0005h
TXB2EIDL_TXB2EID5_SIZE                   equ 0001h
TXB2EIDL_TXB2EID5_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID5_MASK                   equ 0020h
TXB2EIDL_TXB2EID6_POSN                   equ 0006h
TXB2EIDL_TXB2EID6_POSITION               equ 0006h
TXB2EIDL_TXB2EID6_SIZE                   equ 0001h
TXB2EIDL_TXB2EID6_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID6_MASK                   equ 0040h
TXB2EIDL_TXB2EID7_POSN                   equ 0007h
TXB2EIDL_TXB2EID7_POSITION               equ 0007h
TXB2EIDL_TXB2EID7_SIZE                   equ 0001h
TXB2EIDL_TXB2EID7_LENGTH                 equ 0001h
TXB2EIDL_TXB2EID7_MASK                   equ 0080h

// Register: TXB2DLC
#define TXB2DLC TXB2DLC
TXB2DLC                                  equ 0F25h
// bitfield definitions
TXB2DLC_DLC0_POSN                        equ 0000h
TXB2DLC_DLC0_POSITION                    equ 0000h
TXB2DLC_DLC0_SIZE                        equ 0001h
TXB2DLC_DLC0_LENGTH                      equ 0001h
TXB2DLC_DLC0_MASK                        equ 0001h
TXB2DLC_DLC1_POSN                        equ 0001h
TXB2DLC_DLC1_POSITION                    equ 0001h
TXB2DLC_DLC1_SIZE                        equ 0001h
TXB2DLC_DLC1_LENGTH                      equ 0001h
TXB2DLC_DLC1_MASK                        equ 0002h
TXB2DLC_DLC2_POSN                        equ 0002h
TXB2DLC_DLC2_POSITION                    equ 0002h
TXB2DLC_DLC2_SIZE                        equ 0001h
TXB2DLC_DLC2_LENGTH                      equ 0001h
TXB2DLC_DLC2_MASK                        equ 0004h
TXB2DLC_DLC3_POSN                        equ 0003h
TXB2DLC_DLC3_POSITION                    equ 0003h
TXB2DLC_DLC3_SIZE                        equ 0001h
TXB2DLC_DLC3_LENGTH                      equ 0001h
TXB2DLC_DLC3_MASK                        equ 0008h
TXB2DLC_TXRTR_POSN                       equ 0006h
TXB2DLC_TXRTR_POSITION                   equ 0006h
TXB2DLC_TXRTR_SIZE                       equ 0001h
TXB2DLC_TXRTR_LENGTH                     equ 0001h
TXB2DLC_TXRTR_MASK                       equ 0040h
TXB2DLC_TXB2DLC0_POSN                    equ 0000h
TXB2DLC_TXB2DLC0_POSITION                equ 0000h
TXB2DLC_TXB2DLC0_SIZE                    equ 0001h
TXB2DLC_TXB2DLC0_LENGTH                  equ 0001h
TXB2DLC_TXB2DLC0_MASK                    equ 0001h
TXB2DLC_TXB2DLC1_POSN                    equ 0001h
TXB2DLC_TXB2DLC1_POSITION                equ 0001h
TXB2DLC_TXB2DLC1_SIZE                    equ 0001h
TXB2DLC_TXB2DLC1_LENGTH                  equ 0001h
TXB2DLC_TXB2DLC1_MASK                    equ 0002h
TXB2DLC_TXB2DLC2_POSN                    equ 0002h
TXB2DLC_TXB2DLC2_POSITION                equ 0002h
TXB2DLC_TXB2DLC2_SIZE                    equ 0001h
TXB2DLC_TXB2DLC2_LENGTH                  equ 0001h
TXB2DLC_TXB2DLC2_MASK                    equ 0004h
TXB2DLC_TXB2DLC3_POSN                    equ 0003h
TXB2DLC_TXB2DLC3_POSITION                equ 0003h
TXB2DLC_TXB2DLC3_SIZE                    equ 0001h
TXB2DLC_TXB2DLC3_LENGTH                  equ 0001h
TXB2DLC_TXB2DLC3_MASK                    equ 0008h
TXB2DLC_TXB2RTR_POSN                     equ 0006h
TXB2DLC_TXB2RTR_POSITION                 equ 0006h
TXB2DLC_TXB2RTR_SIZE                     equ 0001h
TXB2DLC_TXB2RTR_LENGTH                   equ 0001h
TXB2DLC_TXB2RTR_MASK                     equ 0040h

// Register: TXB2D0
#define TXB2D0 TXB2D0
TXB2D0                                   equ 0F26h
// bitfield definitions
TXB2D0_TXB2D00_POSN                      equ 0000h
TXB2D0_TXB2D00_POSITION                  equ 0000h
TXB2D0_TXB2D00_SIZE                      equ 0001h
TXB2D0_TXB2D00_LENGTH                    equ 0001h
TXB2D0_TXB2D00_MASK                      equ 0001h
TXB2D0_TXB2D01_POSN                      equ 0001h
TXB2D0_TXB2D01_POSITION                  equ 0001h
TXB2D0_TXB2D01_SIZE                      equ 0001h
TXB2D0_TXB2D01_LENGTH                    equ 0001h
TXB2D0_TXB2D01_MASK                      equ 0002h
TXB2D0_TXB2D02_POSN                      equ 0002h
TXB2D0_TXB2D02_POSITION                  equ 0002h
TXB2D0_TXB2D02_SIZE                      equ 0001h
TXB2D0_TXB2D02_LENGTH                    equ 0001h
TXB2D0_TXB2D02_MASK                      equ 0004h
TXB2D0_TXB2D03_POSN                      equ 0003h
TXB2D0_TXB2D03_POSITION                  equ 0003h
TXB2D0_TXB2D03_SIZE                      equ 0001h
TXB2D0_TXB2D03_LENGTH                    equ 0001h
TXB2D0_TXB2D03_MASK                      equ 0008h
TXB2D0_TXB2D04_POSN                      equ 0004h
TXB2D0_TXB2D04_POSITION                  equ 0004h
TXB2D0_TXB2D04_SIZE                      equ 0001h
TXB2D0_TXB2D04_LENGTH                    equ 0001h
TXB2D0_TXB2D04_MASK                      equ 0010h
TXB2D0_TXB2D05_POSN                      equ 0005h
TXB2D0_TXB2D05_POSITION                  equ 0005h
TXB2D0_TXB2D05_SIZE                      equ 0001h
TXB2D0_TXB2D05_LENGTH                    equ 0001h
TXB2D0_TXB2D05_MASK                      equ 0020h
TXB2D0_TXB2D06_POSN                      equ 0006h
TXB2D0_TXB2D06_POSITION                  equ 0006h
TXB2D0_TXB2D06_SIZE                      equ 0001h
TXB2D0_TXB2D06_LENGTH                    equ 0001h
TXB2D0_TXB2D06_MASK                      equ 0040h
TXB2D0_TXB2D07_POSN                      equ 0007h
TXB2D0_TXB2D07_POSITION                  equ 0007h
TXB2D0_TXB2D07_SIZE                      equ 0001h
TXB2D0_TXB2D07_LENGTH                    equ 0001h
TXB2D0_TXB2D07_MASK                      equ 0080h

// Register: TXB2D1
#define TXB2D1 TXB2D1
TXB2D1                                   equ 0F27h
// bitfield definitions
TXB2D1_TXB2D10_POSN                      equ 0000h
TXB2D1_TXB2D10_POSITION                  equ 0000h
TXB2D1_TXB2D10_SIZE                      equ 0001h
TXB2D1_TXB2D10_LENGTH                    equ 0001h
TXB2D1_TXB2D10_MASK                      equ 0001h
TXB2D1_TXB2D11_POSN                      equ 0001h
TXB2D1_TXB2D11_POSITION                  equ 0001h
TXB2D1_TXB2D11_SIZE                      equ 0001h
TXB2D1_TXB2D11_LENGTH                    equ 0001h
TXB2D1_TXB2D11_MASK                      equ 0002h
TXB2D1_TXB2D12_POSN                      equ 0002h
TXB2D1_TXB2D12_POSITION                  equ 0002h
TXB2D1_TXB2D12_SIZE                      equ 0001h
TXB2D1_TXB2D12_LENGTH                    equ 0001h
TXB2D1_TXB2D12_MASK                      equ 0004h
TXB2D1_TXB2D13_POSN                      equ 0003h
TXB2D1_TXB2D13_POSITION                  equ 0003h
TXB2D1_TXB2D13_SIZE                      equ 0001h
TXB2D1_TXB2D13_LENGTH                    equ 0001h
TXB2D1_TXB2D13_MASK                      equ 0008h
TXB2D1_TXB2D14_POSN                      equ 0004h
TXB2D1_TXB2D14_POSITION                  equ 0004h
TXB2D1_TXB2D14_SIZE                      equ 0001h
TXB2D1_TXB2D14_LENGTH                    equ 0001h
TXB2D1_TXB2D14_MASK                      equ 0010h
TXB2D1_TXB2D15_POSN                      equ 0005h
TXB2D1_TXB2D15_POSITION                  equ 0005h
TXB2D1_TXB2D15_SIZE                      equ 0001h
TXB2D1_TXB2D15_LENGTH                    equ 0001h
TXB2D1_TXB2D15_MASK                      equ 0020h
TXB2D1_TXB2D16_POSN                      equ 0006h
TXB2D1_TXB2D16_POSITION                  equ 0006h
TXB2D1_TXB2D16_SIZE                      equ 0001h
TXB2D1_TXB2D16_LENGTH                    equ 0001h
TXB2D1_TXB2D16_MASK                      equ 0040h
TXB2D1_TXB2D17_POSN                      equ 0007h
TXB2D1_TXB2D17_POSITION                  equ 0007h
TXB2D1_TXB2D17_SIZE                      equ 0001h
TXB2D1_TXB2D17_LENGTH                    equ 0001h
TXB2D1_TXB2D17_MASK                      equ 0080h

// Register: TXB2D2
#define TXB2D2 TXB2D2
TXB2D2                                   equ 0F28h
// bitfield definitions
TXB2D2_TXB2D20_POSN                      equ 0000h
TXB2D2_TXB2D20_POSITION                  equ 0000h
TXB2D2_TXB2D20_SIZE                      equ 0001h
TXB2D2_TXB2D20_LENGTH                    equ 0001h
TXB2D2_TXB2D20_MASK                      equ 0001h
TXB2D2_TXB2D21_POSN                      equ 0001h
TXB2D2_TXB2D21_POSITION                  equ 0001h
TXB2D2_TXB2D21_SIZE                      equ 0001h
TXB2D2_TXB2D21_LENGTH                    equ 0001h
TXB2D2_TXB2D21_MASK                      equ 0002h
TXB2D2_TXB2D22_POSN                      equ 0002h
TXB2D2_TXB2D22_POSITION                  equ 0002h
TXB2D2_TXB2D22_SIZE                      equ 0001h
TXB2D2_TXB2D22_LENGTH                    equ 0001h
TXB2D2_TXB2D22_MASK                      equ 0004h
TXB2D2_TXB2D23_POSN                      equ 0003h
TXB2D2_TXB2D23_POSITION                  equ 0003h
TXB2D2_TXB2D23_SIZE                      equ 0001h
TXB2D2_TXB2D23_LENGTH                    equ 0001h
TXB2D2_TXB2D23_MASK                      equ 0008h
TXB2D2_TXB2D24_POSN                      equ 0004h
TXB2D2_TXB2D24_POSITION                  equ 0004h
TXB2D2_TXB2D24_SIZE                      equ 0001h
TXB2D2_TXB2D24_LENGTH                    equ 0001h
TXB2D2_TXB2D24_MASK                      equ 0010h
TXB2D2_TXB2D25_POSN                      equ 0005h
TXB2D2_TXB2D25_POSITION                  equ 0005h
TXB2D2_TXB2D25_SIZE                      equ 0001h
TXB2D2_TXB2D25_LENGTH                    equ 0001h
TXB2D2_TXB2D25_MASK                      equ 0020h
TXB2D2_TXB2D26_POSN                      equ 0006h
TXB2D2_TXB2D26_POSITION                  equ 0006h
TXB2D2_TXB2D26_SIZE                      equ 0001h
TXB2D2_TXB2D26_LENGTH                    equ 0001h
TXB2D2_TXB2D26_MASK                      equ 0040h
TXB2D2_TXB2D27_POSN                      equ 0007h
TXB2D2_TXB2D27_POSITION                  equ 0007h
TXB2D2_TXB2D27_SIZE                      equ 0001h
TXB2D2_TXB2D27_LENGTH                    equ 0001h
TXB2D2_TXB2D27_MASK                      equ 0080h

// Register: TXB2D3
#define TXB2D3 TXB2D3
TXB2D3                                   equ 0F29h
// bitfield definitions
TXB2D3_TXB2D30_POSN                      equ 0000h
TXB2D3_TXB2D30_POSITION                  equ 0000h
TXB2D3_TXB2D30_SIZE                      equ 0001h
TXB2D3_TXB2D30_LENGTH                    equ 0001h
TXB2D3_TXB2D30_MASK                      equ 0001h
TXB2D3_TXB2D31_POSN                      equ 0001h
TXB2D3_TXB2D31_POSITION                  equ 0001h
TXB2D3_TXB2D31_SIZE                      equ 0001h
TXB2D3_TXB2D31_LENGTH                    equ 0001h
TXB2D3_TXB2D31_MASK                      equ 0002h
TXB2D3_TXB2D32_POSN                      equ 0002h
TXB2D3_TXB2D32_POSITION                  equ 0002h
TXB2D3_TXB2D32_SIZE                      equ 0001h
TXB2D3_TXB2D32_LENGTH                    equ 0001h
TXB2D3_TXB2D32_MASK                      equ 0004h
TXB2D3_TXB2D33_POSN                      equ 0003h
TXB2D3_TXB2D33_POSITION                  equ 0003h
TXB2D3_TXB2D33_SIZE                      equ 0001h
TXB2D3_TXB2D33_LENGTH                    equ 0001h
TXB2D3_TXB2D33_MASK                      equ 0008h
TXB2D3_TXB2D34_POSN                      equ 0004h
TXB2D3_TXB2D34_POSITION                  equ 0004h
TXB2D3_TXB2D34_SIZE                      equ 0001h
TXB2D3_TXB2D34_LENGTH                    equ 0001h
TXB2D3_TXB2D34_MASK                      equ 0010h
TXB2D3_TXB2D35_POSN                      equ 0005h
TXB2D3_TXB2D35_POSITION                  equ 0005h
TXB2D3_TXB2D35_SIZE                      equ 0001h
TXB2D3_TXB2D35_LENGTH                    equ 0001h
TXB2D3_TXB2D35_MASK                      equ 0020h
TXB2D3_TXB2D36_POSN                      equ 0006h
TXB2D3_TXB2D36_POSITION                  equ 0006h
TXB2D3_TXB2D36_SIZE                      equ 0001h
TXB2D3_TXB2D36_LENGTH                    equ 0001h
TXB2D3_TXB2D36_MASK                      equ 0040h
TXB2D3_TXB2D37_POSN                      equ 0007h
TXB2D3_TXB2D37_POSITION                  equ 0007h
TXB2D3_TXB2D37_SIZE                      equ 0001h
TXB2D3_TXB2D37_LENGTH                    equ 0001h
TXB2D3_TXB2D37_MASK                      equ 0080h

// Register: TXB2D4
#define TXB2D4 TXB2D4
TXB2D4                                   equ 0F2Ah
// bitfield definitions
TXB2D4_TXB2D40_POSN                      equ 0000h
TXB2D4_TXB2D40_POSITION                  equ 0000h
TXB2D4_TXB2D40_SIZE                      equ 0001h
TXB2D4_TXB2D40_LENGTH                    equ 0001h
TXB2D4_TXB2D40_MASK                      equ 0001h
TXB2D4_TXB2D41_POSN                      equ 0001h
TXB2D4_TXB2D41_POSITION                  equ 0001h
TXB2D4_TXB2D41_SIZE                      equ 0001h
TXB2D4_TXB2D41_LENGTH                    equ 0001h
TXB2D4_TXB2D41_MASK                      equ 0002h
TXB2D4_TXB2D42_POSN                      equ 0002h
TXB2D4_TXB2D42_POSITION                  equ 0002h
TXB2D4_TXB2D42_SIZE                      equ 0001h
TXB2D4_TXB2D42_LENGTH                    equ 0001h
TXB2D4_TXB2D42_MASK                      equ 0004h
TXB2D4_TXB2D43_POSN                      equ 0003h
TXB2D4_TXB2D43_POSITION                  equ 0003h
TXB2D4_TXB2D43_SIZE                      equ 0001h
TXB2D4_TXB2D43_LENGTH                    equ 0001h
TXB2D4_TXB2D43_MASK                      equ 0008h
TXB2D4_TXB2D44_POSN                      equ 0004h
TXB2D4_TXB2D44_POSITION                  equ 0004h
TXB2D4_TXB2D44_SIZE                      equ 0001h
TXB2D4_TXB2D44_LENGTH                    equ 0001h
TXB2D4_TXB2D44_MASK                      equ 0010h
TXB2D4_TXB2D45_POSN                      equ 0005h
TXB2D4_TXB2D45_POSITION                  equ 0005h
TXB2D4_TXB2D45_SIZE                      equ 0001h
TXB2D4_TXB2D45_LENGTH                    equ 0001h
TXB2D4_TXB2D45_MASK                      equ 0020h
TXB2D4_TXB2D46_POSN                      equ 0006h
TXB2D4_TXB2D46_POSITION                  equ 0006h
TXB2D4_TXB2D46_SIZE                      equ 0001h
TXB2D4_TXB2D46_LENGTH                    equ 0001h
TXB2D4_TXB2D46_MASK                      equ 0040h
TXB2D4_TXB2D47_POSN                      equ 0007h
TXB2D4_TXB2D47_POSITION                  equ 0007h
TXB2D4_TXB2D47_SIZE                      equ 0001h
TXB2D4_TXB2D47_LENGTH                    equ 0001h
TXB2D4_TXB2D47_MASK                      equ 0080h

// Register: TXB2D5
#define TXB2D5 TXB2D5
TXB2D5                                   equ 0F2Bh
// bitfield definitions
TXB2D5_TXB2D50_POSN                      equ 0000h
TXB2D5_TXB2D50_POSITION                  equ 0000h
TXB2D5_TXB2D50_SIZE                      equ 0001h
TXB2D5_TXB2D50_LENGTH                    equ 0001h
TXB2D5_TXB2D50_MASK                      equ 0001h
TXB2D5_TXB2D51_POSN                      equ 0001h
TXB2D5_TXB2D51_POSITION                  equ 0001h
TXB2D5_TXB2D51_SIZE                      equ 0001h
TXB2D5_TXB2D51_LENGTH                    equ 0001h
TXB2D5_TXB2D51_MASK                      equ 0002h
TXB2D5_TXB2D52_POSN                      equ 0002h
TXB2D5_TXB2D52_POSITION                  equ 0002h
TXB2D5_TXB2D52_SIZE                      equ 0001h
TXB2D5_TXB2D52_LENGTH                    equ 0001h
TXB2D5_TXB2D52_MASK                      equ 0004h
TXB2D5_TXB2D53_POSN                      equ 0003h
TXB2D5_TXB2D53_POSITION                  equ 0003h
TXB2D5_TXB2D53_SIZE                      equ 0001h
TXB2D5_TXB2D53_LENGTH                    equ 0001h
TXB2D5_TXB2D53_MASK                      equ 0008h
TXB2D5_TXB2D54_POSN                      equ 0004h
TXB2D5_TXB2D54_POSITION                  equ 0004h
TXB2D5_TXB2D54_SIZE                      equ 0001h
TXB2D5_TXB2D54_LENGTH                    equ 0001h
TXB2D5_TXB2D54_MASK                      equ 0010h
TXB2D5_TXB2D55_POSN                      equ 0005h
TXB2D5_TXB2D55_POSITION                  equ 0005h
TXB2D5_TXB2D55_SIZE                      equ 0001h
TXB2D5_TXB2D55_LENGTH                    equ 0001h
TXB2D5_TXB2D55_MASK                      equ 0020h
TXB2D5_TXB2D56_POSN                      equ 0006h
TXB2D5_TXB2D56_POSITION                  equ 0006h
TXB2D5_TXB2D56_SIZE                      equ 0001h
TXB2D5_TXB2D56_LENGTH                    equ 0001h
TXB2D5_TXB2D56_MASK                      equ 0040h
TXB2D5_TXB2D57_POSN                      equ 0007h
TXB2D5_TXB2D57_POSITION                  equ 0007h
TXB2D5_TXB2D57_SIZE                      equ 0001h
TXB2D5_TXB2D57_LENGTH                    equ 0001h
TXB2D5_TXB2D57_MASK                      equ 0080h

// Register: TXB2D6
#define TXB2D6 TXB2D6
TXB2D6                                   equ 0F2Ch
// bitfield definitions
TXB2D6_TXB2D60_POSN                      equ 0000h
TXB2D6_TXB2D60_POSITION                  equ 0000h
TXB2D6_TXB2D60_SIZE                      equ 0001h
TXB2D6_TXB2D60_LENGTH                    equ 0001h
TXB2D6_TXB2D60_MASK                      equ 0001h
TXB2D6_TXB2D61_POSN                      equ 0001h
TXB2D6_TXB2D61_POSITION                  equ 0001h
TXB2D6_TXB2D61_SIZE                      equ 0001h
TXB2D6_TXB2D61_LENGTH                    equ 0001h
TXB2D6_TXB2D61_MASK                      equ 0002h
TXB2D6_TXB2D62_POSN                      equ 0002h
TXB2D6_TXB2D62_POSITION                  equ 0002h
TXB2D6_TXB2D62_SIZE                      equ 0001h
TXB2D6_TXB2D62_LENGTH                    equ 0001h
TXB2D6_TXB2D62_MASK                      equ 0004h
TXB2D6_TXB2D63_POSN                      equ 0003h
TXB2D6_TXB2D63_POSITION                  equ 0003h
TXB2D6_TXB2D63_SIZE                      equ 0001h
TXB2D6_TXB2D63_LENGTH                    equ 0001h
TXB2D6_TXB2D63_MASK                      equ 0008h
TXB2D6_TXB2D64_POSN                      equ 0004h
TXB2D6_TXB2D64_POSITION                  equ 0004h
TXB2D6_TXB2D64_SIZE                      equ 0001h
TXB2D6_TXB2D64_LENGTH                    equ 0001h
TXB2D6_TXB2D64_MASK                      equ 0010h
TXB2D6_TXB2D65_POSN                      equ 0005h
TXB2D6_TXB2D65_POSITION                  equ 0005h
TXB2D6_TXB2D65_SIZE                      equ 0001h
TXB2D6_TXB2D65_LENGTH                    equ 0001h
TXB2D6_TXB2D65_MASK                      equ 0020h
TXB2D6_TXB2D66_POSN                      equ 0006h
TXB2D6_TXB2D66_POSITION                  equ 0006h
TXB2D6_TXB2D66_SIZE                      equ 0001h
TXB2D6_TXB2D66_LENGTH                    equ 0001h
TXB2D6_TXB2D66_MASK                      equ 0040h
TXB2D6_TXB2D67_POSN                      equ 0007h
TXB2D6_TXB2D67_POSITION                  equ 0007h
TXB2D6_TXB2D67_SIZE                      equ 0001h
TXB2D6_TXB2D67_LENGTH                    equ 0001h
TXB2D6_TXB2D67_MASK                      equ 0080h

// Register: TXB2D7
#define TXB2D7 TXB2D7
TXB2D7                                   equ 0F2Dh
// bitfield definitions
TXB2D7_TXB2D70_POSN                      equ 0000h
TXB2D7_TXB2D70_POSITION                  equ 0000h
TXB2D7_TXB2D70_SIZE                      equ 0001h
TXB2D7_TXB2D70_LENGTH                    equ 0001h
TXB2D7_TXB2D70_MASK                      equ 0001h
TXB2D7_TXB2D71_POSN                      equ 0001h
TXB2D7_TXB2D71_POSITION                  equ 0001h
TXB2D7_TXB2D71_SIZE                      equ 0001h
TXB2D7_TXB2D71_LENGTH                    equ 0001h
TXB2D7_TXB2D71_MASK                      equ 0002h
TXB2D7_TXB2D72_POSN                      equ 0002h
TXB2D7_TXB2D72_POSITION                  equ 0002h
TXB2D7_TXB2D72_SIZE                      equ 0001h
TXB2D7_TXB2D72_LENGTH                    equ 0001h
TXB2D7_TXB2D72_MASK                      equ 0004h
TXB2D7_TXB2D73_POSN                      equ 0003h
TXB2D7_TXB2D73_POSITION                  equ 0003h
TXB2D7_TXB2D73_SIZE                      equ 0001h
TXB2D7_TXB2D73_LENGTH                    equ 0001h
TXB2D7_TXB2D73_MASK                      equ 0008h
TXB2D7_TXB2D74_POSN                      equ 0004h
TXB2D7_TXB2D74_POSITION                  equ 0004h
TXB2D7_TXB2D74_SIZE                      equ 0001h
TXB2D7_TXB2D74_LENGTH                    equ 0001h
TXB2D7_TXB2D74_MASK                      equ 0010h
TXB2D7_TXB2D75_POSN                      equ 0005h
TXB2D7_TXB2D75_POSITION                  equ 0005h
TXB2D7_TXB2D75_SIZE                      equ 0001h
TXB2D7_TXB2D75_LENGTH                    equ 0001h
TXB2D7_TXB2D75_MASK                      equ 0020h
TXB2D7_TXB2D76_POSN                      equ 0006h
TXB2D7_TXB2D76_POSITION                  equ 0006h
TXB2D7_TXB2D76_SIZE                      equ 0001h
TXB2D7_TXB2D76_LENGTH                    equ 0001h
TXB2D7_TXB2D76_MASK                      equ 0040h
TXB2D7_TXB2D77_POSN                      equ 0007h
TXB2D7_TXB2D77_POSITION                  equ 0007h
TXB2D7_TXB2D77_SIZE                      equ 0001h
TXB2D7_TXB2D77_LENGTH                    equ 0001h
TXB2D7_TXB2D77_MASK                      equ 0080h

// Register: CANSTATRO4
#define CANSTATRO4 CANSTATRO4
CANSTATRO4                               equ 0F2Eh
// bitfield definitions
CANSTATRO4_ICODE0_POSN                   equ 0001h
CANSTATRO4_ICODE0_POSITION               equ 0001h
CANSTATRO4_ICODE0_SIZE                   equ 0001h
CANSTATRO4_ICODE0_LENGTH                 equ 0001h
CANSTATRO4_ICODE0_MASK                   equ 0002h
CANSTATRO4_ICODE1_POSN                   equ 0002h
CANSTATRO4_ICODE1_POSITION               equ 0002h
CANSTATRO4_ICODE1_SIZE                   equ 0001h
CANSTATRO4_ICODE1_LENGTH                 equ 0001h
CANSTATRO4_ICODE1_MASK                   equ 0004h
CANSTATRO4_ICODE2_POSN                   equ 0003h
CANSTATRO4_ICODE2_POSITION               equ 0003h
CANSTATRO4_ICODE2_SIZE                   equ 0001h
CANSTATRO4_ICODE2_LENGTH                 equ 0001h
CANSTATRO4_ICODE2_MASK                   equ 0008h
CANSTATRO4_OPMODE0_POSN                  equ 0005h
CANSTATRO4_OPMODE0_POSITION              equ 0005h
CANSTATRO4_OPMODE0_SIZE                  equ 0001h
CANSTATRO4_OPMODE0_LENGTH                equ 0001h
CANSTATRO4_OPMODE0_MASK                  equ 0020h
CANSTATRO4_OPMODE1_POSN                  equ 0006h
CANSTATRO4_OPMODE1_POSITION              equ 0006h
CANSTATRO4_OPMODE1_SIZE                  equ 0001h
CANSTATRO4_OPMODE1_LENGTH                equ 0001h
CANSTATRO4_OPMODE1_MASK                  equ 0040h
CANSTATRO4_OPMODE2_POSN                  equ 0007h
CANSTATRO4_OPMODE2_POSITION              equ 0007h
CANSTATRO4_OPMODE2_SIZE                  equ 0001h
CANSTATRO4_OPMODE2_LENGTH                equ 0001h
CANSTATRO4_OPMODE2_MASK                  equ 0080h

// Register: TXB1CON
#define TXB1CON TXB1CON
TXB1CON                                  equ 0F30h
// bitfield definitions
TXB1CON_TXPRI0_POSN                      equ 0000h
TXB1CON_TXPRI0_POSITION                  equ 0000h
TXB1CON_TXPRI0_SIZE                      equ 0001h
TXB1CON_TXPRI0_LENGTH                    equ 0001h
TXB1CON_TXPRI0_MASK                      equ 0001h
TXB1CON_TXPRI1_POSN                      equ 0001h
TXB1CON_TXPRI1_POSITION                  equ 0001h
TXB1CON_TXPRI1_SIZE                      equ 0001h
TXB1CON_TXPRI1_LENGTH                    equ 0001h
TXB1CON_TXPRI1_MASK                      equ 0002h
TXB1CON_TXREQ_POSN                       equ 0003h
TXB1CON_TXREQ_POSITION                   equ 0003h
TXB1CON_TXREQ_SIZE                       equ 0001h
TXB1CON_TXREQ_LENGTH                     equ 0001h
TXB1CON_TXREQ_MASK                       equ 0008h
TXB1CON_TXERR_POSN                       equ 0004h
TXB1CON_TXERR_POSITION                   equ 0004h
TXB1CON_TXERR_SIZE                       equ 0001h
TXB1CON_TXERR_LENGTH                     equ 0001h
TXB1CON_TXERR_MASK                       equ 0010h
TXB1CON_TXLARB_POSN                      equ 0005h
TXB1CON_TXLARB_POSITION                  equ 0005h
TXB1CON_TXLARB_SIZE                      equ 0001h
TXB1CON_TXLARB_LENGTH                    equ 0001h
TXB1CON_TXLARB_MASK                      equ 0020h
TXB1CON_TXABT_POSN                       equ 0006h
TXB1CON_TXABT_POSITION                   equ 0006h
TXB1CON_TXABT_SIZE                       equ 0001h
TXB1CON_TXABT_LENGTH                     equ 0001h
TXB1CON_TXABT_MASK                       equ 0040h
TXB1CON_TXB1PRI0_POSN                    equ 0000h
TXB1CON_TXB1PRI0_POSITION                equ 0000h
TXB1CON_TXB1PRI0_SIZE                    equ 0001h
TXB1CON_TXB1PRI0_LENGTH                  equ 0001h
TXB1CON_TXB1PRI0_MASK                    equ 0001h
TXB1CON_TXB1PRI1_POSN                    equ 0001h
TXB1CON_TXB1PRI1_POSITION                equ 0001h
TXB1CON_TXB1PRI1_SIZE                    equ 0001h
TXB1CON_TXB1PRI1_LENGTH                  equ 0001h
TXB1CON_TXB1PRI1_MASK                    equ 0002h
TXB1CON_TXB1REQ_POSN                     equ 0003h
TXB1CON_TXB1REQ_POSITION                 equ 0003h
TXB1CON_TXB1REQ_SIZE                     equ 0001h
TXB1CON_TXB1REQ_LENGTH                   equ 0001h
TXB1CON_TXB1REQ_MASK                     equ 0008h
TXB1CON_TXB1ERR_POSN                     equ 0004h
TXB1CON_TXB1ERR_POSITION                 equ 0004h
TXB1CON_TXB1ERR_SIZE                     equ 0001h
TXB1CON_TXB1ERR_LENGTH                   equ 0001h
TXB1CON_TXB1ERR_MASK                     equ 0010h
TXB1CON_TXB1LARB_POSN                    equ 0005h
TXB1CON_TXB1LARB_POSITION                equ 0005h
TXB1CON_TXB1LARB_SIZE                    equ 0001h
TXB1CON_TXB1LARB_LENGTH                  equ 0001h
TXB1CON_TXB1LARB_MASK                    equ 0020h
TXB1CON_TXB1ABT_POSN                     equ 0006h
TXB1CON_TXB1ABT_POSITION                 equ 0006h
TXB1CON_TXB1ABT_SIZE                     equ 0001h
TXB1CON_TXB1ABT_LENGTH                   equ 0001h
TXB1CON_TXB1ABT_MASK                     equ 0040h

// Register: TXB1SIDH
#define TXB1SIDH TXB1SIDH
TXB1SIDH                                 equ 0F31h
// bitfield definitions
TXB1SIDH_SID3_POSN                       equ 0000h
TXB1SIDH_SID3_POSITION                   equ 0000h
TXB1SIDH_SID3_SIZE                       equ 0001h
TXB1SIDH_SID3_LENGTH                     equ 0001h
TXB1SIDH_SID3_MASK                       equ 0001h
TXB1SIDH_SID4_POSN                       equ 0001h
TXB1SIDH_SID4_POSITION                   equ 0001h
TXB1SIDH_SID4_SIZE                       equ 0001h
TXB1SIDH_SID4_LENGTH                     equ 0001h
TXB1SIDH_SID4_MASK                       equ 0002h
TXB1SIDH_SID5_POSN                       equ 0002h
TXB1SIDH_SID5_POSITION                   equ 0002h
TXB1SIDH_SID5_SIZE                       equ 0001h
TXB1SIDH_SID5_LENGTH                     equ 0001h
TXB1SIDH_SID5_MASK                       equ 0004h
TXB1SIDH_SID6_POSN                       equ 0003h
TXB1SIDH_SID6_POSITION                   equ 0003h
TXB1SIDH_SID6_SIZE                       equ 0001h
TXB1SIDH_SID6_LENGTH                     equ 0001h
TXB1SIDH_SID6_MASK                       equ 0008h
TXB1SIDH_SID7_POSN                       equ 0004h
TXB1SIDH_SID7_POSITION                   equ 0004h
TXB1SIDH_SID7_SIZE                       equ 0001h
TXB1SIDH_SID7_LENGTH                     equ 0001h
TXB1SIDH_SID7_MASK                       equ 0010h
TXB1SIDH_SID8_POSN                       equ 0005h
TXB1SIDH_SID8_POSITION                   equ 0005h
TXB1SIDH_SID8_SIZE                       equ 0001h
TXB1SIDH_SID8_LENGTH                     equ 0001h
TXB1SIDH_SID8_MASK                       equ 0020h
TXB1SIDH_SID9_POSN                       equ 0006h
TXB1SIDH_SID9_POSITION                   equ 0006h
TXB1SIDH_SID9_SIZE                       equ 0001h
TXB1SIDH_SID9_LENGTH                     equ 0001h
TXB1SIDH_SID9_MASK                       equ 0040h
TXB1SIDH_SID10_POSN                      equ 0007h
TXB1SIDH_SID10_POSITION                  equ 0007h
TXB1SIDH_SID10_SIZE                      equ 0001h
TXB1SIDH_SID10_LENGTH                    equ 0001h
TXB1SIDH_SID10_MASK                      equ 0080h
TXB1SIDH_TXB1SID3_POSN                   equ 0000h
TXB1SIDH_TXB1SID3_POSITION               equ 0000h
TXB1SIDH_TXB1SID3_SIZE                   equ 0001h
TXB1SIDH_TXB1SID3_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID3_MASK                   equ 0001h
TXB1SIDH_TXB1SID4_POSN                   equ 0001h
TXB1SIDH_TXB1SID4_POSITION               equ 0001h
TXB1SIDH_TXB1SID4_SIZE                   equ 0001h
TXB1SIDH_TXB1SID4_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID4_MASK                   equ 0002h
TXB1SIDH_TXB1SID5_POSN                   equ 0002h
TXB1SIDH_TXB1SID5_POSITION               equ 0002h
TXB1SIDH_TXB1SID5_SIZE                   equ 0001h
TXB1SIDH_TXB1SID5_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID5_MASK                   equ 0004h
TXB1SIDH_TXB1SID6_POSN                   equ 0003h
TXB1SIDH_TXB1SID6_POSITION               equ 0003h
TXB1SIDH_TXB1SID6_SIZE                   equ 0001h
TXB1SIDH_TXB1SID6_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID6_MASK                   equ 0008h
TXB1SIDH_TXB1SID7_POSN                   equ 0004h
TXB1SIDH_TXB1SID7_POSITION               equ 0004h
TXB1SIDH_TXB1SID7_SIZE                   equ 0001h
TXB1SIDH_TXB1SID7_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID7_MASK                   equ 0010h
TXB1SIDH_TXB1SID8_POSN                   equ 0005h
TXB1SIDH_TXB1SID8_POSITION               equ 0005h
TXB1SIDH_TXB1SID8_SIZE                   equ 0001h
TXB1SIDH_TXB1SID8_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID8_MASK                   equ 0020h
TXB1SIDH_TXB1SID9_POSN                   equ 0006h
TXB1SIDH_TXB1SID9_POSITION               equ 0006h
TXB1SIDH_TXB1SID9_SIZE                   equ 0001h
TXB1SIDH_TXB1SID9_LENGTH                 equ 0001h
TXB1SIDH_TXB1SID9_MASK                   equ 0040h
TXB1SIDH_TXB1SID10_POSN                  equ 0007h
TXB1SIDH_TXB1SID10_POSITION              equ 0007h
TXB1SIDH_TXB1SID10_SIZE                  equ 0001h
TXB1SIDH_TXB1SID10_LENGTH                equ 0001h
TXB1SIDH_TXB1SID10_MASK                  equ 0080h

// Register: TXB1SIDL
#define TXB1SIDL TXB1SIDL
TXB1SIDL                                 equ 0F32h
// bitfield definitions
TXB1SIDL_EID16_POSN                      equ 0000h
TXB1SIDL_EID16_POSITION                  equ 0000h
TXB1SIDL_EID16_SIZE                      equ 0001h
TXB1SIDL_EID16_LENGTH                    equ 0001h
TXB1SIDL_EID16_MASK                      equ 0001h
TXB1SIDL_EID17_POSN                      equ 0001h
TXB1SIDL_EID17_POSITION                  equ 0001h
TXB1SIDL_EID17_SIZE                      equ 0001h
TXB1SIDL_EID17_LENGTH                    equ 0001h
TXB1SIDL_EID17_MASK                      equ 0002h
TXB1SIDL_EXIDE_POSN                      equ 0003h
TXB1SIDL_EXIDE_POSITION                  equ 0003h
TXB1SIDL_EXIDE_SIZE                      equ 0001h
TXB1SIDL_EXIDE_LENGTH                    equ 0001h
TXB1SIDL_EXIDE_MASK                      equ 0008h
TXB1SIDL_SID0_POSN                       equ 0005h
TXB1SIDL_SID0_POSITION                   equ 0005h
TXB1SIDL_SID0_SIZE                       equ 0001h
TXB1SIDL_SID0_LENGTH                     equ 0001h
TXB1SIDL_SID0_MASK                       equ 0020h
TXB1SIDL_SID1_POSN                       equ 0006h
TXB1SIDL_SID1_POSITION                   equ 0006h
TXB1SIDL_SID1_SIZE                       equ 0001h
TXB1SIDL_SID1_LENGTH                     equ 0001h
TXB1SIDL_SID1_MASK                       equ 0040h
TXB1SIDL_SID2_POSN                       equ 0007h
TXB1SIDL_SID2_POSITION                   equ 0007h
TXB1SIDL_SID2_SIZE                       equ 0001h
TXB1SIDL_SID2_LENGTH                     equ 0001h
TXB1SIDL_SID2_MASK                       equ 0080h
TXB1SIDL_TXB1EID16_POSN                  equ 0000h
TXB1SIDL_TXB1EID16_POSITION              equ 0000h
TXB1SIDL_TXB1EID16_SIZE                  equ 0001h
TXB1SIDL_TXB1EID16_LENGTH                equ 0001h
TXB1SIDL_TXB1EID16_MASK                  equ 0001h
TXB1SIDL_TXB1EID17_POSN                  equ 0001h
TXB1SIDL_TXB1EID17_POSITION              equ 0001h
TXB1SIDL_TXB1EID17_SIZE                  equ 0001h
TXB1SIDL_TXB1EID17_LENGTH                equ 0001h
TXB1SIDL_TXB1EID17_MASK                  equ 0002h
TXB1SIDL_TXB1EXIDE_POSN                  equ 0003h
TXB1SIDL_TXB1EXIDE_POSITION              equ 0003h
TXB1SIDL_TXB1EXIDE_SIZE                  equ 0001h
TXB1SIDL_TXB1EXIDE_LENGTH                equ 0001h
TXB1SIDL_TXB1EXIDE_MASK                  equ 0008h
TXB1SIDL_TXB1SID0_POSN                   equ 0005h
TXB1SIDL_TXB1SID0_POSITION               equ 0005h
TXB1SIDL_TXB1SID0_SIZE                   equ 0001h
TXB1SIDL_TXB1SID0_LENGTH                 equ 0001h
TXB1SIDL_TXB1SID0_MASK                   equ 0020h
TXB1SIDL_TXB1SID1_POSN                   equ 0006h
TXB1SIDL_TXB1SID1_POSITION               equ 0006h
TXB1SIDL_TXB1SID1_SIZE                   equ 0001h
TXB1SIDL_TXB1SID1_LENGTH                 equ 0001h
TXB1SIDL_TXB1SID1_MASK                   equ 0040h
TXB1SIDL_TXB1SID2_POSN                   equ 0007h
TXB1SIDL_TXB1SID2_POSITION               equ 0007h
TXB1SIDL_TXB1SID2_SIZE                   equ 0001h
TXB1SIDL_TXB1SID2_LENGTH                 equ 0001h
TXB1SIDL_TXB1SID2_MASK                   equ 0080h

// Register: TXB1EIDH
#define TXB1EIDH TXB1EIDH
TXB1EIDH                                 equ 0F33h
// bitfield definitions
TXB1EIDH_EID8_POSN                       equ 0000h
TXB1EIDH_EID8_POSITION                   equ 0000h
TXB1EIDH_EID8_SIZE                       equ 0001h
TXB1EIDH_EID8_LENGTH                     equ 0001h
TXB1EIDH_EID8_MASK                       equ 0001h
TXB1EIDH_EID9_POSN                       equ 0001h
TXB1EIDH_EID9_POSITION                   equ 0001h
TXB1EIDH_EID9_SIZE                       equ 0001h
TXB1EIDH_EID9_LENGTH                     equ 0001h
TXB1EIDH_EID9_MASK                       equ 0002h
TXB1EIDH_EID10_POSN                      equ 0002h
TXB1EIDH_EID10_POSITION                  equ 0002h
TXB1EIDH_EID10_SIZE                      equ 0001h
TXB1EIDH_EID10_LENGTH                    equ 0001h
TXB1EIDH_EID10_MASK                      equ 0004h
TXB1EIDH_EID11_POSN                      equ 0003h
TXB1EIDH_EID11_POSITION                  equ 0003h
TXB1EIDH_EID11_SIZE                      equ 0001h
TXB1EIDH_EID11_LENGTH                    equ 0001h
TXB1EIDH_EID11_MASK                      equ 0008h
TXB1EIDH_EID12_POSN                      equ 0004h
TXB1EIDH_EID12_POSITION                  equ 0004h
TXB1EIDH_EID12_SIZE                      equ 0001h
TXB1EIDH_EID12_LENGTH                    equ 0001h
TXB1EIDH_EID12_MASK                      equ 0010h
TXB1EIDH_EID13_POSN                      equ 0005h
TXB1EIDH_EID13_POSITION                  equ 0005h
TXB1EIDH_EID13_SIZE                      equ 0001h
TXB1EIDH_EID13_LENGTH                    equ 0001h
TXB1EIDH_EID13_MASK                      equ 0020h
TXB1EIDH_EID14_POSN                      equ 0006h
TXB1EIDH_EID14_POSITION                  equ 0006h
TXB1EIDH_EID14_SIZE                      equ 0001h
TXB1EIDH_EID14_LENGTH                    equ 0001h
TXB1EIDH_EID14_MASK                      equ 0040h
TXB1EIDH_EID15_POSN                      equ 0007h
TXB1EIDH_EID15_POSITION                  equ 0007h
TXB1EIDH_EID15_SIZE                      equ 0001h
TXB1EIDH_EID15_LENGTH                    equ 0001h
TXB1EIDH_EID15_MASK                      equ 0080h
TXB1EIDH_TXB1EID8_POSN                   equ 0000h
TXB1EIDH_TXB1EID8_POSITION               equ 0000h
TXB1EIDH_TXB1EID8_SIZE                   equ 0001h
TXB1EIDH_TXB1EID8_LENGTH                 equ 0001h
TXB1EIDH_TXB1EID8_MASK                   equ 0001h
TXB1EIDH_TXB1EID9_POSN                   equ 0001h
TXB1EIDH_TXB1EID9_POSITION               equ 0001h
TXB1EIDH_TXB1EID9_SIZE                   equ 0001h
TXB1EIDH_TXB1EID9_LENGTH                 equ 0001h
TXB1EIDH_TXB1EID9_MASK                   equ 0002h
TXB1EIDH_TXB1EID10_POSN                  equ 0002h
TXB1EIDH_TXB1EID10_POSITION              equ 0002h
TXB1EIDH_TXB1EID10_SIZE                  equ 0001h
TXB1EIDH_TXB1EID10_LENGTH                equ 0001h
TXB1EIDH_TXB1EID10_MASK                  equ 0004h
TXB1EIDH_TXB1EID11_POSN                  equ 0003h
TXB1EIDH_TXB1EID11_POSITION              equ 0003h
TXB1EIDH_TXB1EID11_SIZE                  equ 0001h
TXB1EIDH_TXB1EID11_LENGTH                equ 0001h
TXB1EIDH_TXB1EID11_MASK                  equ 0008h
TXB1EIDH_TXB1EID12_POSN                  equ 0004h
TXB1EIDH_TXB1EID12_POSITION              equ 0004h
TXB1EIDH_TXB1EID12_SIZE                  equ 0001h
TXB1EIDH_TXB1EID12_LENGTH                equ 0001h
TXB1EIDH_TXB1EID12_MASK                  equ 0010h
TXB1EIDH_TXB1EID13_POSN                  equ 0005h
TXB1EIDH_TXB1EID13_POSITION              equ 0005h
TXB1EIDH_TXB1EID13_SIZE                  equ 0001h
TXB1EIDH_TXB1EID13_LENGTH                equ 0001h
TXB1EIDH_TXB1EID13_MASK                  equ 0020h
TXB1EIDH_TXB1EID14_POSN                  equ 0006h
TXB1EIDH_TXB1EID14_POSITION              equ 0006h
TXB1EIDH_TXB1EID14_SIZE                  equ 0001h
TXB1EIDH_TXB1EID14_LENGTH                equ 0001h
TXB1EIDH_TXB1EID14_MASK                  equ 0040h
TXB1EIDH_TXB1EID15_POSN                  equ 0007h
TXB1EIDH_TXB1EID15_POSITION              equ 0007h
TXB1EIDH_TXB1EID15_SIZE                  equ 0001h
TXB1EIDH_TXB1EID15_LENGTH                equ 0001h
TXB1EIDH_TXB1EID15_MASK                  equ 0080h

// Register: TXB1EIDL
#define TXB1EIDL TXB1EIDL
TXB1EIDL                                 equ 0F34h
// bitfield definitions
TXB1EIDL_EID0_POSN                       equ 0000h
TXB1EIDL_EID0_POSITION                   equ 0000h
TXB1EIDL_EID0_SIZE                       equ 0001h
TXB1EIDL_EID0_LENGTH                     equ 0001h
TXB1EIDL_EID0_MASK                       equ 0001h
TXB1EIDL_EID1_POSN                       equ 0001h
TXB1EIDL_EID1_POSITION                   equ 0001h
TXB1EIDL_EID1_SIZE                       equ 0001h
TXB1EIDL_EID1_LENGTH                     equ 0001h
TXB1EIDL_EID1_MASK                       equ 0002h
TXB1EIDL_EID2_POSN                       equ 0002h
TXB1EIDL_EID2_POSITION                   equ 0002h
TXB1EIDL_EID2_SIZE                       equ 0001h
TXB1EIDL_EID2_LENGTH                     equ 0001h
TXB1EIDL_EID2_MASK                       equ 0004h
TXB1EIDL_EID3_POSN                       equ 0003h
TXB1EIDL_EID3_POSITION                   equ 0003h
TXB1EIDL_EID3_SIZE                       equ 0001h
TXB1EIDL_EID3_LENGTH                     equ 0001h
TXB1EIDL_EID3_MASK                       equ 0008h
TXB1EIDL_EID4_POSN                       equ 0004h
TXB1EIDL_EID4_POSITION                   equ 0004h
TXB1EIDL_EID4_SIZE                       equ 0001h
TXB1EIDL_EID4_LENGTH                     equ 0001h
TXB1EIDL_EID4_MASK                       equ 0010h
TXB1EIDL_EID5_POSN                       equ 0005h
TXB1EIDL_EID5_POSITION                   equ 0005h
TXB1EIDL_EID5_SIZE                       equ 0001h
TXB1EIDL_EID5_LENGTH                     equ 0001h
TXB1EIDL_EID5_MASK                       equ 0020h
TXB1EIDL_EID6_POSN                       equ 0006h
TXB1EIDL_EID6_POSITION                   equ 0006h
TXB1EIDL_EID6_SIZE                       equ 0001h
TXB1EIDL_EID6_LENGTH                     equ 0001h
TXB1EIDL_EID6_MASK                       equ 0040h
TXB1EIDL_EID7_POSN                       equ 0007h
TXB1EIDL_EID7_POSITION                   equ 0007h
TXB1EIDL_EID7_SIZE                       equ 0001h
TXB1EIDL_EID7_LENGTH                     equ 0001h
TXB1EIDL_EID7_MASK                       equ 0080h
TXB1EIDL_TXB1EID0_POSN                   equ 0000h
TXB1EIDL_TXB1EID0_POSITION               equ 0000h
TXB1EIDL_TXB1EID0_SIZE                   equ 0001h
TXB1EIDL_TXB1EID0_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID0_MASK                   equ 0001h
TXB1EIDL_TXB1EID1_POSN                   equ 0001h
TXB1EIDL_TXB1EID1_POSITION               equ 0001h
TXB1EIDL_TXB1EID1_SIZE                   equ 0001h
TXB1EIDL_TXB1EID1_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID1_MASK                   equ 0002h
TXB1EIDL_TXB1EID2_POSN                   equ 0002h
TXB1EIDL_TXB1EID2_POSITION               equ 0002h
TXB1EIDL_TXB1EID2_SIZE                   equ 0001h
TXB1EIDL_TXB1EID2_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID2_MASK                   equ 0004h
TXB1EIDL_TXB1EID3_POSN                   equ 0003h
TXB1EIDL_TXB1EID3_POSITION               equ 0003h
TXB1EIDL_TXB1EID3_SIZE                   equ 0001h
TXB1EIDL_TXB1EID3_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID3_MASK                   equ 0008h
TXB1EIDL_TXB1EID4_POSN                   equ 0004h
TXB1EIDL_TXB1EID4_POSITION               equ 0004h
TXB1EIDL_TXB1EID4_SIZE                   equ 0001h
TXB1EIDL_TXB1EID4_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID4_MASK                   equ 0010h
TXB1EIDL_TXB1EID5_POSN                   equ 0005h
TXB1EIDL_TXB1EID5_POSITION               equ 0005h
TXB1EIDL_TXB1EID5_SIZE                   equ 0001h
TXB1EIDL_TXB1EID5_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID5_MASK                   equ 0020h
TXB1EIDL_TXB1EID6_POSN                   equ 0006h
TXB1EIDL_TXB1EID6_POSITION               equ 0006h
TXB1EIDL_TXB1EID6_SIZE                   equ 0001h
TXB1EIDL_TXB1EID6_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID6_MASK                   equ 0040h
TXB1EIDL_TXB1EID7_POSN                   equ 0007h
TXB1EIDL_TXB1EID7_POSITION               equ 0007h
TXB1EIDL_TXB1EID7_SIZE                   equ 0001h
TXB1EIDL_TXB1EID7_LENGTH                 equ 0001h
TXB1EIDL_TXB1EID7_MASK                   equ 0080h

// Register: TXB1DLC
#define TXB1DLC TXB1DLC
TXB1DLC                                  equ 0F35h
// bitfield definitions
TXB1DLC_DLC0_POSN                        equ 0000h
TXB1DLC_DLC0_POSITION                    equ 0000h
TXB1DLC_DLC0_SIZE                        equ 0001h
TXB1DLC_DLC0_LENGTH                      equ 0001h
TXB1DLC_DLC0_MASK                        equ 0001h
TXB1DLC_DLC1_POSN                        equ 0001h
TXB1DLC_DLC1_POSITION                    equ 0001h
TXB1DLC_DLC1_SIZE                        equ 0001h
TXB1DLC_DLC1_LENGTH                      equ 0001h
TXB1DLC_DLC1_MASK                        equ 0002h
TXB1DLC_DLC2_POSN                        equ 0002h
TXB1DLC_DLC2_POSITION                    equ 0002h
TXB1DLC_DLC2_SIZE                        equ 0001h
TXB1DLC_DLC2_LENGTH                      equ 0001h
TXB1DLC_DLC2_MASK                        equ 0004h
TXB1DLC_DLC3_POSN                        equ 0003h
TXB1DLC_DLC3_POSITION                    equ 0003h
TXB1DLC_DLC3_SIZE                        equ 0001h
TXB1DLC_DLC3_LENGTH                      equ 0001h
TXB1DLC_DLC3_MASK                        equ 0008h
TXB1DLC_TXRTR_POSN                       equ 0006h
TXB1DLC_TXRTR_POSITION                   equ 0006h
TXB1DLC_TXRTR_SIZE                       equ 0001h
TXB1DLC_TXRTR_LENGTH                     equ 0001h
TXB1DLC_TXRTR_MASK                       equ 0040h
TXB1DLC_TXB1DLC0_POSN                    equ 0000h
TXB1DLC_TXB1DLC0_POSITION                equ 0000h
TXB1DLC_TXB1DLC0_SIZE                    equ 0001h
TXB1DLC_TXB1DLC0_LENGTH                  equ 0001h
TXB1DLC_TXB1DLC0_MASK                    equ 0001h
TXB1DLC_TXB1DLC1_POSN                    equ 0001h
TXB1DLC_TXB1DLC1_POSITION                equ 0001h
TXB1DLC_TXB1DLC1_SIZE                    equ 0001h
TXB1DLC_TXB1DLC1_LENGTH                  equ 0001h
TXB1DLC_TXB1DLC1_MASK                    equ 0002h
TXB1DLC_TXB1DLC2_POSN                    equ 0002h
TXB1DLC_TXB1DLC2_POSITION                equ 0002h
TXB1DLC_TXB1DLC2_SIZE                    equ 0001h
TXB1DLC_TXB1DLC2_LENGTH                  equ 0001h
TXB1DLC_TXB1DLC2_MASK                    equ 0004h
TXB1DLC_TXB1DLC3_POSN                    equ 0003h
TXB1DLC_TXB1DLC3_POSITION                equ 0003h
TXB1DLC_TXB1DLC3_SIZE                    equ 0001h
TXB1DLC_TXB1DLC3_LENGTH                  equ 0001h
TXB1DLC_TXB1DLC3_MASK                    equ 0008h
TXB1DLC_TXB1RTR_POSN                     equ 0006h
TXB1DLC_TXB1RTR_POSITION                 equ 0006h
TXB1DLC_TXB1RTR_SIZE                     equ 0001h
TXB1DLC_TXB1RTR_LENGTH                   equ 0001h
TXB1DLC_TXB1RTR_MASK                     equ 0040h

// Register: TXB1D0
#define TXB1D0 TXB1D0
TXB1D0                                   equ 0F36h
// bitfield definitions
TXB1D0_TXB1D00_POSN                      equ 0000h
TXB1D0_TXB1D00_POSITION                  equ 0000h
TXB1D0_TXB1D00_SIZE                      equ 0001h
TXB1D0_TXB1D00_LENGTH                    equ 0001h
TXB1D0_TXB1D00_MASK                      equ 0001h
TXB1D0_TXB1D01_POSN                      equ 0001h
TXB1D0_TXB1D01_POSITION                  equ 0001h
TXB1D0_TXB1D01_SIZE                      equ 0001h
TXB1D0_TXB1D01_LENGTH                    equ 0001h
TXB1D0_TXB1D01_MASK                      equ 0002h
TXB1D0_TXB1D02_POSN                      equ 0002h
TXB1D0_TXB1D02_POSITION                  equ 0002h
TXB1D0_TXB1D02_SIZE                      equ 0001h
TXB1D0_TXB1D02_LENGTH                    equ 0001h
TXB1D0_TXB1D02_MASK                      equ 0004h
TXB1D0_TXB1D03_POSN                      equ 0003h
TXB1D0_TXB1D03_POSITION                  equ 0003h
TXB1D0_TXB1D03_SIZE                      equ 0001h
TXB1D0_TXB1D03_LENGTH                    equ 0001h
TXB1D0_TXB1D03_MASK                      equ 0008h
TXB1D0_TXB1D04_POSN                      equ 0004h
TXB1D0_TXB1D04_POSITION                  equ 0004h
TXB1D0_TXB1D04_SIZE                      equ 0001h
TXB1D0_TXB1D04_LENGTH                    equ 0001h
TXB1D0_TXB1D04_MASK                      equ 0010h
TXB1D0_TXB1D05_POSN                      equ 0005h
TXB1D0_TXB1D05_POSITION                  equ 0005h
TXB1D0_TXB1D05_SIZE                      equ 0001h
TXB1D0_TXB1D05_LENGTH                    equ 0001h
TXB1D0_TXB1D05_MASK                      equ 0020h
TXB1D0_TXB1D06_POSN                      equ 0006h
TXB1D0_TXB1D06_POSITION                  equ 0006h
TXB1D0_TXB1D06_SIZE                      equ 0001h
TXB1D0_TXB1D06_LENGTH                    equ 0001h
TXB1D0_TXB1D06_MASK                      equ 0040h
TXB1D0_TXB1D07_POSN                      equ 0007h
TXB1D0_TXB1D07_POSITION                  equ 0007h
TXB1D0_TXB1D07_SIZE                      equ 0001h
TXB1D0_TXB1D07_LENGTH                    equ 0001h
TXB1D0_TXB1D07_MASK                      equ 0080h

// Register: TXB1D1
#define TXB1D1 TXB1D1
TXB1D1                                   equ 0F37h
// bitfield definitions
TXB1D1_TXB1D10_POSN                      equ 0000h
TXB1D1_TXB1D10_POSITION                  equ 0000h
TXB1D1_TXB1D10_SIZE                      equ 0001h
TXB1D1_TXB1D10_LENGTH                    equ 0001h
TXB1D1_TXB1D10_MASK                      equ 0001h
TXB1D1_TXB1D11_POSN                      equ 0001h
TXB1D1_TXB1D11_POSITION                  equ 0001h
TXB1D1_TXB1D11_SIZE                      equ 0001h
TXB1D1_TXB1D11_LENGTH                    equ 0001h
TXB1D1_TXB1D11_MASK                      equ 0002h
TXB1D1_TXB1D12_POSN                      equ 0002h
TXB1D1_TXB1D12_POSITION                  equ 0002h
TXB1D1_TXB1D12_SIZE                      equ 0001h
TXB1D1_TXB1D12_LENGTH                    equ 0001h
TXB1D1_TXB1D12_MASK                      equ 0004h
TXB1D1_TXB1D13_POSN                      equ 0003h
TXB1D1_TXB1D13_POSITION                  equ 0003h
TXB1D1_TXB1D13_SIZE                      equ 0001h
TXB1D1_TXB1D13_LENGTH                    equ 0001h
TXB1D1_TXB1D13_MASK                      equ 0008h
TXB1D1_TXB1D14_POSN                      equ 0004h
TXB1D1_TXB1D14_POSITION                  equ 0004h
TXB1D1_TXB1D14_SIZE                      equ 0001h
TXB1D1_TXB1D14_LENGTH                    equ 0001h
TXB1D1_TXB1D14_MASK                      equ 0010h
TXB1D1_TXB1D15_POSN                      equ 0005h
TXB1D1_TXB1D15_POSITION                  equ 0005h
TXB1D1_TXB1D15_SIZE                      equ 0001h
TXB1D1_TXB1D15_LENGTH                    equ 0001h
TXB1D1_TXB1D15_MASK                      equ 0020h
TXB1D1_TXB1D16_POSN                      equ 0006h
TXB1D1_TXB1D16_POSITION                  equ 0006h
TXB1D1_TXB1D16_SIZE                      equ 0001h
TXB1D1_TXB1D16_LENGTH                    equ 0001h
TXB1D1_TXB1D16_MASK                      equ 0040h
TXB1D1_TXB1D17_POSN                      equ 0007h
TXB1D1_TXB1D17_POSITION                  equ 0007h
TXB1D1_TXB1D17_SIZE                      equ 0001h
TXB1D1_TXB1D17_LENGTH                    equ 0001h
TXB1D1_TXB1D17_MASK                      equ 0080h

// Register: TXB1D2
#define TXB1D2 TXB1D2
TXB1D2                                   equ 0F38h
// bitfield definitions
TXB1D2_TXB1D20_POSN                      equ 0000h
TXB1D2_TXB1D20_POSITION                  equ 0000h
TXB1D2_TXB1D20_SIZE                      equ 0001h
TXB1D2_TXB1D20_LENGTH                    equ 0001h
TXB1D2_TXB1D20_MASK                      equ 0001h
TXB1D2_TXB1D21_POSN                      equ 0001h
TXB1D2_TXB1D21_POSITION                  equ 0001h
TXB1D2_TXB1D21_SIZE                      equ 0001h
TXB1D2_TXB1D21_LENGTH                    equ 0001h
TXB1D2_TXB1D21_MASK                      equ 0002h
TXB1D2_TXB1D22_POSN                      equ 0002h
TXB1D2_TXB1D22_POSITION                  equ 0002h
TXB1D2_TXB1D22_SIZE                      equ 0001h
TXB1D2_TXB1D22_LENGTH                    equ 0001h
TXB1D2_TXB1D22_MASK                      equ 0004h
TXB1D2_TXB1D23_POSN                      equ 0003h
TXB1D2_TXB1D23_POSITION                  equ 0003h
TXB1D2_TXB1D23_SIZE                      equ 0001h
TXB1D2_TXB1D23_LENGTH                    equ 0001h
TXB1D2_TXB1D23_MASK                      equ 0008h
TXB1D2_TXB1D24_POSN                      equ 0004h
TXB1D2_TXB1D24_POSITION                  equ 0004h
TXB1D2_TXB1D24_SIZE                      equ 0001h
TXB1D2_TXB1D24_LENGTH                    equ 0001h
TXB1D2_TXB1D24_MASK                      equ 0010h
TXB1D2_TXB1D25_POSN                      equ 0005h
TXB1D2_TXB1D25_POSITION                  equ 0005h
TXB1D2_TXB1D25_SIZE                      equ 0001h
TXB1D2_TXB1D25_LENGTH                    equ 0001h
TXB1D2_TXB1D25_MASK                      equ 0020h
TXB1D2_TXB1D26_POSN                      equ 0006h
TXB1D2_TXB1D26_POSITION                  equ 0006h
TXB1D2_TXB1D26_SIZE                      equ 0001h
TXB1D2_TXB1D26_LENGTH                    equ 0001h
TXB1D2_TXB1D26_MASK                      equ 0040h
TXB1D2_TXB1D27_POSN                      equ 0007h
TXB1D2_TXB1D27_POSITION                  equ 0007h
TXB1D2_TXB1D27_SIZE                      equ 0001h
TXB1D2_TXB1D27_LENGTH                    equ 0001h
TXB1D2_TXB1D27_MASK                      equ 0080h
TXB1D2_TBB1D23_POSN                      equ 0003h
TXB1D2_TBB1D23_POSITION                  equ 0003h
TXB1D2_TBB1D23_SIZE                      equ 0001h
TXB1D2_TBB1D23_LENGTH                    equ 0001h
TXB1D2_TBB1D23_MASK                      equ 0008h

// Register: TXB1D3
#define TXB1D3 TXB1D3
TXB1D3                                   equ 0F39h
// bitfield definitions
TXB1D3_TXB1D30_POSN                      equ 0000h
TXB1D3_TXB1D30_POSITION                  equ 0000h
TXB1D3_TXB1D30_SIZE                      equ 0001h
TXB1D3_TXB1D30_LENGTH                    equ 0001h
TXB1D3_TXB1D30_MASK                      equ 0001h
TXB1D3_TXB1D31_POSN                      equ 0001h
TXB1D3_TXB1D31_POSITION                  equ 0001h
TXB1D3_TXB1D31_SIZE                      equ 0001h
TXB1D3_TXB1D31_LENGTH                    equ 0001h
TXB1D3_TXB1D31_MASK                      equ 0002h
TXB1D3_TXB1D32_POSN                      equ 0002h
TXB1D3_TXB1D32_POSITION                  equ 0002h
TXB1D3_TXB1D32_SIZE                      equ 0001h
TXB1D3_TXB1D32_LENGTH                    equ 0001h
TXB1D3_TXB1D32_MASK                      equ 0004h
TXB1D3_TXB1D33_POSN                      equ 0003h
TXB1D3_TXB1D33_POSITION                  equ 0003h
TXB1D3_TXB1D33_SIZE                      equ 0001h
TXB1D3_TXB1D33_LENGTH                    equ 0001h
TXB1D3_TXB1D33_MASK                      equ 0008h
TXB1D3_TXB1D34_POSN                      equ 0004h
TXB1D3_TXB1D34_POSITION                  equ 0004h
TXB1D3_TXB1D34_SIZE                      equ 0001h
TXB1D3_TXB1D34_LENGTH                    equ 0001h
TXB1D3_TXB1D34_MASK                      equ 0010h
TXB1D3_TXB1D35_POSN                      equ 0005h
TXB1D3_TXB1D35_POSITION                  equ 0005h
TXB1D3_TXB1D35_SIZE                      equ 0001h
TXB1D3_TXB1D35_LENGTH                    equ 0001h
TXB1D3_TXB1D35_MASK                      equ 0020h
TXB1D3_TXB1D36_POSN                      equ 0006h
TXB1D3_TXB1D36_POSITION                  equ 0006h
TXB1D3_TXB1D36_SIZE                      equ 0001h
TXB1D3_TXB1D36_LENGTH                    equ 0001h
TXB1D3_TXB1D36_MASK                      equ 0040h
TXB1D3_TXB1D37_POSN                      equ 0007h
TXB1D3_TXB1D37_POSITION                  equ 0007h
TXB1D3_TXB1D37_SIZE                      equ 0001h
TXB1D3_TXB1D37_LENGTH                    equ 0001h
TXB1D3_TXB1D37_MASK                      equ 0080h

// Register: TXB1D4
#define TXB1D4 TXB1D4
TXB1D4                                   equ 0F3Ah
// bitfield definitions
TXB1D4_TXB1D40_POSN                      equ 0000h
TXB1D4_TXB1D40_POSITION                  equ 0000h
TXB1D4_TXB1D40_SIZE                      equ 0001h
TXB1D4_TXB1D40_LENGTH                    equ 0001h
TXB1D4_TXB1D40_MASK                      equ 0001h
TXB1D4_TXB1D41_POSN                      equ 0001h
TXB1D4_TXB1D41_POSITION                  equ 0001h
TXB1D4_TXB1D41_SIZE                      equ 0001h
TXB1D4_TXB1D41_LENGTH                    equ 0001h
TXB1D4_TXB1D41_MASK                      equ 0002h
TXB1D4_TXB1D42_POSN                      equ 0002h
TXB1D4_TXB1D42_POSITION                  equ 0002h
TXB1D4_TXB1D42_SIZE                      equ 0001h
TXB1D4_TXB1D42_LENGTH                    equ 0001h
TXB1D4_TXB1D42_MASK                      equ 0004h
TXB1D4_TXB1D43_POSN                      equ 0003h
TXB1D4_TXB1D43_POSITION                  equ 0003h
TXB1D4_TXB1D43_SIZE                      equ 0001h
TXB1D4_TXB1D43_LENGTH                    equ 0001h
TXB1D4_TXB1D43_MASK                      equ 0008h
TXB1D4_TXB1D44_POSN                      equ 0004h
TXB1D4_TXB1D44_POSITION                  equ 0004h
TXB1D4_TXB1D44_SIZE                      equ 0001h
TXB1D4_TXB1D44_LENGTH                    equ 0001h
TXB1D4_TXB1D44_MASK                      equ 0010h
TXB1D4_TXB1D45_POSN                      equ 0005h
TXB1D4_TXB1D45_POSITION                  equ 0005h
TXB1D4_TXB1D45_SIZE                      equ 0001h
TXB1D4_TXB1D45_LENGTH                    equ 0001h
TXB1D4_TXB1D45_MASK                      equ 0020h
TXB1D4_TXB1D46_POSN                      equ 0006h
TXB1D4_TXB1D46_POSITION                  equ 0006h
TXB1D4_TXB1D46_SIZE                      equ 0001h
TXB1D4_TXB1D46_LENGTH                    equ 0001h
TXB1D4_TXB1D46_MASK                      equ 0040h
TXB1D4_TXB1D47_POSN                      equ 0007h
TXB1D4_TXB1D47_POSITION                  equ 0007h
TXB1D4_TXB1D47_SIZE                      equ 0001h
TXB1D4_TXB1D47_LENGTH                    equ 0001h
TXB1D4_TXB1D47_MASK                      equ 0080h

// Register: TXB1D5
#define TXB1D5 TXB1D5
TXB1D5                                   equ 0F3Bh
// bitfield definitions
TXB1D5_TXB1D50_POSN                      equ 0000h
TXB1D5_TXB1D50_POSITION                  equ 0000h
TXB1D5_TXB1D50_SIZE                      equ 0001h
TXB1D5_TXB1D50_LENGTH                    equ 0001h
TXB1D5_TXB1D50_MASK                      equ 0001h
TXB1D5_TXB1D51_POSN                      equ 0001h
TXB1D5_TXB1D51_POSITION                  equ 0001h
TXB1D5_TXB1D51_SIZE                      equ 0001h
TXB1D5_TXB1D51_LENGTH                    equ 0001h
TXB1D5_TXB1D51_MASK                      equ 0002h
TXB1D5_TXB1D52_POSN                      equ 0002h
TXB1D5_TXB1D52_POSITION                  equ 0002h
TXB1D5_TXB1D52_SIZE                      equ 0001h
TXB1D5_TXB1D52_LENGTH                    equ 0001h
TXB1D5_TXB1D52_MASK                      equ 0004h
TXB1D5_TXB1D53_POSN                      equ 0003h
TXB1D5_TXB1D53_POSITION                  equ 0003h
TXB1D5_TXB1D53_SIZE                      equ 0001h
TXB1D5_TXB1D53_LENGTH                    equ 0001h
TXB1D5_TXB1D53_MASK                      equ 0008h
TXB1D5_TXB1D54_POSN                      equ 0004h
TXB1D5_TXB1D54_POSITION                  equ 0004h
TXB1D5_TXB1D54_SIZE                      equ 0001h
TXB1D5_TXB1D54_LENGTH                    equ 0001h
TXB1D5_TXB1D54_MASK                      equ 0010h
TXB1D5_TXB1D55_POSN                      equ 0005h
TXB1D5_TXB1D55_POSITION                  equ 0005h
TXB1D5_TXB1D55_SIZE                      equ 0001h
TXB1D5_TXB1D55_LENGTH                    equ 0001h
TXB1D5_TXB1D55_MASK                      equ 0020h
TXB1D5_TXB1D56_POSN                      equ 0006h
TXB1D5_TXB1D56_POSITION                  equ 0006h
TXB1D5_TXB1D56_SIZE                      equ 0001h
TXB1D5_TXB1D56_LENGTH                    equ 0001h
TXB1D5_TXB1D56_MASK                      equ 0040h
TXB1D5_TXB1D57_POSN                      equ 0007h
TXB1D5_TXB1D57_POSITION                  equ 0007h
TXB1D5_TXB1D57_SIZE                      equ 0001h
TXB1D5_TXB1D57_LENGTH                    equ 0001h
TXB1D5_TXB1D57_MASK                      equ 0080h

// Register: TXB1D6
#define TXB1D6 TXB1D6
TXB1D6                                   equ 0F3Ch
// bitfield definitions
TXB1D6_TXB1D60_POSN                      equ 0000h
TXB1D6_TXB1D60_POSITION                  equ 0000h
TXB1D6_TXB1D60_SIZE                      equ 0001h
TXB1D6_TXB1D60_LENGTH                    equ 0001h
TXB1D6_TXB1D60_MASK                      equ 0001h
TXB1D6_TXB1D61_POSN                      equ 0001h
TXB1D6_TXB1D61_POSITION                  equ 0001h
TXB1D6_TXB1D61_SIZE                      equ 0001h
TXB1D6_TXB1D61_LENGTH                    equ 0001h
TXB1D6_TXB1D61_MASK                      equ 0002h
TXB1D6_TXB1D62_POSN                      equ 0002h
TXB1D6_TXB1D62_POSITION                  equ 0002h
TXB1D6_TXB1D62_SIZE                      equ 0001h
TXB1D6_TXB1D62_LENGTH                    equ 0001h
TXB1D6_TXB1D62_MASK                      equ 0004h
TXB1D6_TXB1D63_POSN                      equ 0003h
TXB1D6_TXB1D63_POSITION                  equ 0003h
TXB1D6_TXB1D63_SIZE                      equ 0001h
TXB1D6_TXB1D63_LENGTH                    equ 0001h
TXB1D6_TXB1D63_MASK                      equ 0008h
TXB1D6_TXB1D64_POSN                      equ 0004h
TXB1D6_TXB1D64_POSITION                  equ 0004h
TXB1D6_TXB1D64_SIZE                      equ 0001h
TXB1D6_TXB1D64_LENGTH                    equ 0001h
TXB1D6_TXB1D64_MASK                      equ 0010h
TXB1D6_TXB1D65_POSN                      equ 0005h
TXB1D6_TXB1D65_POSITION                  equ 0005h
TXB1D6_TXB1D65_SIZE                      equ 0001h
TXB1D6_TXB1D65_LENGTH                    equ 0001h
TXB1D6_TXB1D65_MASK                      equ 0020h
TXB1D6_TXB1D66_POSN                      equ 0006h
TXB1D6_TXB1D66_POSITION                  equ 0006h
TXB1D6_TXB1D66_SIZE                      equ 0001h
TXB1D6_TXB1D66_LENGTH                    equ 0001h
TXB1D6_TXB1D66_MASK                      equ 0040h
TXB1D6_TXB1D67_POSN                      equ 0007h
TXB1D6_TXB1D67_POSITION                  equ 0007h
TXB1D6_TXB1D67_SIZE                      equ 0001h
TXB1D6_TXB1D67_LENGTH                    equ 0001h
TXB1D6_TXB1D67_MASK                      equ 0080h

// Register: TXB1D7
#define TXB1D7 TXB1D7
TXB1D7                                   equ 0F3Dh
// bitfield definitions
TXB1D7_TXB1D70_POSN                      equ 0000h
TXB1D7_TXB1D70_POSITION                  equ 0000h
TXB1D7_TXB1D70_SIZE                      equ 0001h
TXB1D7_TXB1D70_LENGTH                    equ 0001h
TXB1D7_TXB1D70_MASK                      equ 0001h
TXB1D7_TXB1D71_POSN                      equ 0001h
TXB1D7_TXB1D71_POSITION                  equ 0001h
TXB1D7_TXB1D71_SIZE                      equ 0001h
TXB1D7_TXB1D71_LENGTH                    equ 0001h
TXB1D7_TXB1D71_MASK                      equ 0002h
TXB1D7_TXB1D72_POSN                      equ 0002h
TXB1D7_TXB1D72_POSITION                  equ 0002h
TXB1D7_TXB1D72_SIZE                      equ 0001h
TXB1D7_TXB1D72_LENGTH                    equ 0001h
TXB1D7_TXB1D72_MASK                      equ 0004h
TXB1D7_TXB1D73_POSN                      equ 0003h
TXB1D7_TXB1D73_POSITION                  equ 0003h
TXB1D7_TXB1D73_SIZE                      equ 0001h
TXB1D7_TXB1D73_LENGTH                    equ 0001h
TXB1D7_TXB1D73_MASK                      equ 0008h
TXB1D7_TXB1D74_POSN                      equ 0004h
TXB1D7_TXB1D74_POSITION                  equ 0004h
TXB1D7_TXB1D74_SIZE                      equ 0001h
TXB1D7_TXB1D74_LENGTH                    equ 0001h
TXB1D7_TXB1D74_MASK                      equ 0010h
TXB1D7_TXB1D75_POSN                      equ 0005h
TXB1D7_TXB1D75_POSITION                  equ 0005h
TXB1D7_TXB1D75_SIZE                      equ 0001h
TXB1D7_TXB1D75_LENGTH                    equ 0001h
TXB1D7_TXB1D75_MASK                      equ 0020h
TXB1D7_TXB1D76_POSN                      equ 0006h
TXB1D7_TXB1D76_POSITION                  equ 0006h
TXB1D7_TXB1D76_SIZE                      equ 0001h
TXB1D7_TXB1D76_LENGTH                    equ 0001h
TXB1D7_TXB1D76_MASK                      equ 0040h
TXB1D7_TXB1D77_POSN                      equ 0007h
TXB1D7_TXB1D77_POSITION                  equ 0007h
TXB1D7_TXB1D77_SIZE                      equ 0001h
TXB1D7_TXB1D77_LENGTH                    equ 0001h
TXB1D7_TXB1D77_MASK                      equ 0080h

// Register: CANSTATRO3
#define CANSTATRO3 CANSTATRO3
CANSTATRO3                               equ 0F3Eh
// bitfield definitions
CANSTATRO3_ICODE0_POSN                   equ 0001h
CANSTATRO3_ICODE0_POSITION               equ 0001h
CANSTATRO3_ICODE0_SIZE                   equ 0001h
CANSTATRO3_ICODE0_LENGTH                 equ 0001h
CANSTATRO3_ICODE0_MASK                   equ 0002h
CANSTATRO3_ICODE1_POSN                   equ 0002h
CANSTATRO3_ICODE1_POSITION               equ 0002h
CANSTATRO3_ICODE1_SIZE                   equ 0001h
CANSTATRO3_ICODE1_LENGTH                 equ 0001h
CANSTATRO3_ICODE1_MASK                   equ 0004h
CANSTATRO3_ICODE2_POSN                   equ 0003h
CANSTATRO3_ICODE2_POSITION               equ 0003h
CANSTATRO3_ICODE2_SIZE                   equ 0001h
CANSTATRO3_ICODE2_LENGTH                 equ 0001h
CANSTATRO3_ICODE2_MASK                   equ 0008h
CANSTATRO3_OPMODE0_POSN                  equ 0005h
CANSTATRO3_OPMODE0_POSITION              equ 0005h
CANSTATRO3_OPMODE0_SIZE                  equ 0001h
CANSTATRO3_OPMODE0_LENGTH                equ 0001h
CANSTATRO3_OPMODE0_MASK                  equ 0020h
CANSTATRO3_OPMODE1_POSN                  equ 0006h
CANSTATRO3_OPMODE1_POSITION              equ 0006h
CANSTATRO3_OPMODE1_SIZE                  equ 0001h
CANSTATRO3_OPMODE1_LENGTH                equ 0001h
CANSTATRO3_OPMODE1_MASK                  equ 0040h
CANSTATRO3_OPMODE2_POSN                  equ 0007h
CANSTATRO3_OPMODE2_POSITION              equ 0007h
CANSTATRO3_OPMODE2_SIZE                  equ 0001h
CANSTATRO3_OPMODE2_LENGTH                equ 0001h
CANSTATRO3_OPMODE2_MASK                  equ 0080h

// Register: TXB0CON
#define TXB0CON TXB0CON
TXB0CON                                  equ 0F40h
// bitfield definitions
TXB0CON_TXPRI0_POSN                      equ 0000h
TXB0CON_TXPRI0_POSITION                  equ 0000h
TXB0CON_TXPRI0_SIZE                      equ 0001h
TXB0CON_TXPRI0_LENGTH                    equ 0001h
TXB0CON_TXPRI0_MASK                      equ 0001h
TXB0CON_TXPRI1_POSN                      equ 0001h
TXB0CON_TXPRI1_POSITION                  equ 0001h
TXB0CON_TXPRI1_SIZE                      equ 0001h
TXB0CON_TXPRI1_LENGTH                    equ 0001h
TXB0CON_TXPRI1_MASK                      equ 0002h
TXB0CON_TXREQ_POSN                       equ 0003h
TXB0CON_TXREQ_POSITION                   equ 0003h
TXB0CON_TXREQ_SIZE                       equ 0001h
TXB0CON_TXREQ_LENGTH                     equ 0001h
TXB0CON_TXREQ_MASK                       equ 0008h
TXB0CON_TXERR_POSN                       equ 0004h
TXB0CON_TXERR_POSITION                   equ 0004h
TXB0CON_TXERR_SIZE                       equ 0001h
TXB0CON_TXERR_LENGTH                     equ 0001h
TXB0CON_TXERR_MASK                       equ 0010h
TXB0CON_TXLARB_POSN                      equ 0005h
TXB0CON_TXLARB_POSITION                  equ 0005h
TXB0CON_TXLARB_SIZE                      equ 0001h
TXB0CON_TXLARB_LENGTH                    equ 0001h
TXB0CON_TXLARB_MASK                      equ 0020h
TXB0CON_TXABT_POSN                       equ 0006h
TXB0CON_TXABT_POSITION                   equ 0006h
TXB0CON_TXABT_SIZE                       equ 0001h
TXB0CON_TXABT_LENGTH                     equ 0001h
TXB0CON_TXABT_MASK                       equ 0040h
TXB0CON_TXB0PRI0_POSN                    equ 0000h
TXB0CON_TXB0PRI0_POSITION                equ 0000h
TXB0CON_TXB0PRI0_SIZE                    equ 0001h
TXB0CON_TXB0PRI0_LENGTH                  equ 0001h
TXB0CON_TXB0PRI0_MASK                    equ 0001h
TXB0CON_TXB0PRI1_POSN                    equ 0001h
TXB0CON_TXB0PRI1_POSITION                equ 0001h
TXB0CON_TXB0PRI1_SIZE                    equ 0001h
TXB0CON_TXB0PRI1_LENGTH                  equ 0001h
TXB0CON_TXB0PRI1_MASK                    equ 0002h
TXB0CON_TXB0REQ_POSN                     equ 0003h
TXB0CON_TXB0REQ_POSITION                 equ 0003h
TXB0CON_TXB0REQ_SIZE                     equ 0001h
TXB0CON_TXB0REQ_LENGTH                   equ 0001h
TXB0CON_TXB0REQ_MASK                     equ 0008h
TXB0CON_TXB0ERR_POSN                     equ 0004h
TXB0CON_TXB0ERR_POSITION                 equ 0004h
TXB0CON_TXB0ERR_SIZE                     equ 0001h
TXB0CON_TXB0ERR_LENGTH                   equ 0001h
TXB0CON_TXB0ERR_MASK                     equ 0010h
TXB0CON_TXB0LARB_POSN                    equ 0005h
TXB0CON_TXB0LARB_POSITION                equ 0005h
TXB0CON_TXB0LARB_SIZE                    equ 0001h
TXB0CON_TXB0LARB_LENGTH                  equ 0001h
TXB0CON_TXB0LARB_MASK                    equ 0020h
TXB0CON_TXB0ABT_POSN                     equ 0006h
TXB0CON_TXB0ABT_POSITION                 equ 0006h
TXB0CON_TXB0ABT_SIZE                     equ 0001h
TXB0CON_TXB0ABT_LENGTH                   equ 0001h
TXB0CON_TXB0ABT_MASK                     equ 0040h

// Register: TXB0SIDH
#define TXB0SIDH TXB0SIDH
TXB0SIDH                                 equ 0F41h
// bitfield definitions
TXB0SIDH_SID3_POSN                       equ 0000h
TXB0SIDH_SID3_POSITION                   equ 0000h
TXB0SIDH_SID3_SIZE                       equ 0001h
TXB0SIDH_SID3_LENGTH                     equ 0001h
TXB0SIDH_SID3_MASK                       equ 0001h
TXB0SIDH_SID4_POSN                       equ 0001h
TXB0SIDH_SID4_POSITION                   equ 0001h
TXB0SIDH_SID4_SIZE                       equ 0001h
TXB0SIDH_SID4_LENGTH                     equ 0001h
TXB0SIDH_SID4_MASK                       equ 0002h
TXB0SIDH_SID5_POSN                       equ 0002h
TXB0SIDH_SID5_POSITION                   equ 0002h
TXB0SIDH_SID5_SIZE                       equ 0001h
TXB0SIDH_SID5_LENGTH                     equ 0001h
TXB0SIDH_SID5_MASK                       equ 0004h
TXB0SIDH_SID6_POSN                       equ 0003h
TXB0SIDH_SID6_POSITION                   equ 0003h
TXB0SIDH_SID6_SIZE                       equ 0001h
TXB0SIDH_SID6_LENGTH                     equ 0001h
TXB0SIDH_SID6_MASK                       equ 0008h
TXB0SIDH_SID7_POSN                       equ 0004h
TXB0SIDH_SID7_POSITION                   equ 0004h
TXB0SIDH_SID7_SIZE                       equ 0001h
TXB0SIDH_SID7_LENGTH                     equ 0001h
TXB0SIDH_SID7_MASK                       equ 0010h
TXB0SIDH_SID8_POSN                       equ 0005h
TXB0SIDH_SID8_POSITION                   equ 0005h
TXB0SIDH_SID8_SIZE                       equ 0001h
TXB0SIDH_SID8_LENGTH                     equ 0001h
TXB0SIDH_SID8_MASK                       equ 0020h
TXB0SIDH_SID9_POSN                       equ 0006h
TXB0SIDH_SID9_POSITION                   equ 0006h
TXB0SIDH_SID9_SIZE                       equ 0001h
TXB0SIDH_SID9_LENGTH                     equ 0001h
TXB0SIDH_SID9_MASK                       equ 0040h
TXB0SIDH_SID10_POSN                      equ 0007h
TXB0SIDH_SID10_POSITION                  equ 0007h
TXB0SIDH_SID10_SIZE                      equ 0001h
TXB0SIDH_SID10_LENGTH                    equ 0001h
TXB0SIDH_SID10_MASK                      equ 0080h
TXB0SIDH_TXB0SID3_POSN                   equ 0000h
TXB0SIDH_TXB0SID3_POSITION               equ 0000h
TXB0SIDH_TXB0SID3_SIZE                   equ 0001h
TXB0SIDH_TXB0SID3_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID3_MASK                   equ 0001h
TXB0SIDH_TXB0SID4_POSN                   equ 0001h
TXB0SIDH_TXB0SID4_POSITION               equ 0001h
TXB0SIDH_TXB0SID4_SIZE                   equ 0001h
TXB0SIDH_TXB0SID4_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID4_MASK                   equ 0002h
TXB0SIDH_TXB0SID5_POSN                   equ 0002h
TXB0SIDH_TXB0SID5_POSITION               equ 0002h
TXB0SIDH_TXB0SID5_SIZE                   equ 0001h
TXB0SIDH_TXB0SID5_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID5_MASK                   equ 0004h
TXB0SIDH_TXB0SID6_POSN                   equ 0003h
TXB0SIDH_TXB0SID6_POSITION               equ 0003h
TXB0SIDH_TXB0SID6_SIZE                   equ 0001h
TXB0SIDH_TXB0SID6_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID6_MASK                   equ 0008h
TXB0SIDH_TXB0SID7_POSN                   equ 0004h
TXB0SIDH_TXB0SID7_POSITION               equ 0004h
TXB0SIDH_TXB0SID7_SIZE                   equ 0001h
TXB0SIDH_TXB0SID7_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID7_MASK                   equ 0010h
TXB0SIDH_TXB0SID8_POSN                   equ 0005h
TXB0SIDH_TXB0SID8_POSITION               equ 0005h
TXB0SIDH_TXB0SID8_SIZE                   equ 0001h
TXB0SIDH_TXB0SID8_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID8_MASK                   equ 0020h
TXB0SIDH_TXB0SID9_POSN                   equ 0006h
TXB0SIDH_TXB0SID9_POSITION               equ 0006h
TXB0SIDH_TXB0SID9_SIZE                   equ 0001h
TXB0SIDH_TXB0SID9_LENGTH                 equ 0001h
TXB0SIDH_TXB0SID9_MASK                   equ 0040h
TXB0SIDH_TXB0SID10_POSN                  equ 0007h
TXB0SIDH_TXB0SID10_POSITION              equ 0007h
TXB0SIDH_TXB0SID10_SIZE                  equ 0001h
TXB0SIDH_TXB0SID10_LENGTH                equ 0001h
TXB0SIDH_TXB0SID10_MASK                  equ 0080h

// Register: TXB0SIDL
#define TXB0SIDL TXB0SIDL
TXB0SIDL                                 equ 0F42h
// bitfield definitions
TXB0SIDL_EID16_POSN                      equ 0000h
TXB0SIDL_EID16_POSITION                  equ 0000h
TXB0SIDL_EID16_SIZE                      equ 0001h
TXB0SIDL_EID16_LENGTH                    equ 0001h
TXB0SIDL_EID16_MASK                      equ 0001h
TXB0SIDL_EID17_POSN                      equ 0001h
TXB0SIDL_EID17_POSITION                  equ 0001h
TXB0SIDL_EID17_SIZE                      equ 0001h
TXB0SIDL_EID17_LENGTH                    equ 0001h
TXB0SIDL_EID17_MASK                      equ 0002h
TXB0SIDL_EXIDE_POSN                      equ 0003h
TXB0SIDL_EXIDE_POSITION                  equ 0003h
TXB0SIDL_EXIDE_SIZE                      equ 0001h
TXB0SIDL_EXIDE_LENGTH                    equ 0001h
TXB0SIDL_EXIDE_MASK                      equ 0008h
TXB0SIDL_SID0_POSN                       equ 0005h
TXB0SIDL_SID0_POSITION                   equ 0005h
TXB0SIDL_SID0_SIZE                       equ 0001h
TXB0SIDL_SID0_LENGTH                     equ 0001h
TXB0SIDL_SID0_MASK                       equ 0020h
TXB0SIDL_SID1_POSN                       equ 0006h
TXB0SIDL_SID1_POSITION                   equ 0006h
TXB0SIDL_SID1_SIZE                       equ 0001h
TXB0SIDL_SID1_LENGTH                     equ 0001h
TXB0SIDL_SID1_MASK                       equ 0040h
TXB0SIDL_SID2_POSN                       equ 0007h
TXB0SIDL_SID2_POSITION                   equ 0007h
TXB0SIDL_SID2_SIZE                       equ 0001h
TXB0SIDL_SID2_LENGTH                     equ 0001h
TXB0SIDL_SID2_MASK                       equ 0080h
TXB0SIDL_TXB0EID16_POSN                  equ 0000h
TXB0SIDL_TXB0EID16_POSITION              equ 0000h
TXB0SIDL_TXB0EID16_SIZE                  equ 0001h
TXB0SIDL_TXB0EID16_LENGTH                equ 0001h
TXB0SIDL_TXB0EID16_MASK                  equ 0001h
TXB0SIDL_TXB0EID17_POSN                  equ 0001h
TXB0SIDL_TXB0EID17_POSITION              equ 0001h
TXB0SIDL_TXB0EID17_SIZE                  equ 0001h
TXB0SIDL_TXB0EID17_LENGTH                equ 0001h
TXB0SIDL_TXB0EID17_MASK                  equ 0002h
TXB0SIDL_TXB0EXIDE_POSN                  equ 0003h
TXB0SIDL_TXB0EXIDE_POSITION              equ 0003h
TXB0SIDL_TXB0EXIDE_SIZE                  equ 0001h
TXB0SIDL_TXB0EXIDE_LENGTH                equ 0001h
TXB0SIDL_TXB0EXIDE_MASK                  equ 0008h
TXB0SIDL_TXB0SID0_POSN                   equ 0005h
TXB0SIDL_TXB0SID0_POSITION               equ 0005h
TXB0SIDL_TXB0SID0_SIZE                   equ 0001h
TXB0SIDL_TXB0SID0_LENGTH                 equ 0001h
TXB0SIDL_TXB0SID0_MASK                   equ 0020h
TXB0SIDL_TXB0SID1_POSN                   equ 0006h
TXB0SIDL_TXB0SID1_POSITION               equ 0006h
TXB0SIDL_TXB0SID1_SIZE                   equ 0001h
TXB0SIDL_TXB0SID1_LENGTH                 equ 0001h
TXB0SIDL_TXB0SID1_MASK                   equ 0040h
TXB0SIDL_TXB0SID2_POSN                   equ 0007h
TXB0SIDL_TXB0SID2_POSITION               equ 0007h
TXB0SIDL_TXB0SID2_SIZE                   equ 0001h
TXB0SIDL_TXB0SID2_LENGTH                 equ 0001h
TXB0SIDL_TXB0SID2_MASK                   equ 0080h

// Register: TXB0EIDH
#define TXB0EIDH TXB0EIDH
TXB0EIDH                                 equ 0F43h
// bitfield definitions
TXB0EIDH_EID8_POSN                       equ 0000h
TXB0EIDH_EID8_POSITION                   equ 0000h
TXB0EIDH_EID8_SIZE                       equ 0001h
TXB0EIDH_EID8_LENGTH                     equ 0001h
TXB0EIDH_EID8_MASK                       equ 0001h
TXB0EIDH_EID9_POSN                       equ 0001h
TXB0EIDH_EID9_POSITION                   equ 0001h
TXB0EIDH_EID9_SIZE                       equ 0001h
TXB0EIDH_EID9_LENGTH                     equ 0001h
TXB0EIDH_EID9_MASK                       equ 0002h
TXB0EIDH_EID10_POSN                      equ 0002h
TXB0EIDH_EID10_POSITION                  equ 0002h
TXB0EIDH_EID10_SIZE                      equ 0001h
TXB0EIDH_EID10_LENGTH                    equ 0001h
TXB0EIDH_EID10_MASK                      equ 0004h
TXB0EIDH_EID11_POSN                      equ 0003h
TXB0EIDH_EID11_POSITION                  equ 0003h
TXB0EIDH_EID11_SIZE                      equ 0001h
TXB0EIDH_EID11_LENGTH                    equ 0001h
TXB0EIDH_EID11_MASK                      equ 0008h
TXB0EIDH_EID12_POSN                      equ 0004h
TXB0EIDH_EID12_POSITION                  equ 0004h
TXB0EIDH_EID12_SIZE                      equ 0001h
TXB0EIDH_EID12_LENGTH                    equ 0001h
TXB0EIDH_EID12_MASK                      equ 0010h
TXB0EIDH_EID13_POSN                      equ 0005h
TXB0EIDH_EID13_POSITION                  equ 0005h
TXB0EIDH_EID13_SIZE                      equ 0001h
TXB0EIDH_EID13_LENGTH                    equ 0001h
TXB0EIDH_EID13_MASK                      equ 0020h
TXB0EIDH_EID14_POSN                      equ 0006h
TXB0EIDH_EID14_POSITION                  equ 0006h
TXB0EIDH_EID14_SIZE                      equ 0001h
TXB0EIDH_EID14_LENGTH                    equ 0001h
TXB0EIDH_EID14_MASK                      equ 0040h
TXB0EIDH_EID15_POSN                      equ 0007h
TXB0EIDH_EID15_POSITION                  equ 0007h
TXB0EIDH_EID15_SIZE                      equ 0001h
TXB0EIDH_EID15_LENGTH                    equ 0001h
TXB0EIDH_EID15_MASK                      equ 0080h
TXB0EIDH_TXB0EID8_POSN                   equ 0000h
TXB0EIDH_TXB0EID8_POSITION               equ 0000h
TXB0EIDH_TXB0EID8_SIZE                   equ 0001h
TXB0EIDH_TXB0EID8_LENGTH                 equ 0001h
TXB0EIDH_TXB0EID8_MASK                   equ 0001h
TXB0EIDH_TXB0EID9_POSN                   equ 0001h
TXB0EIDH_TXB0EID9_POSITION               equ 0001h
TXB0EIDH_TXB0EID9_SIZE                   equ 0001h
TXB0EIDH_TXB0EID9_LENGTH                 equ 0001h
TXB0EIDH_TXB0EID9_MASK                   equ 0002h
TXB0EIDH_TXB0EID10_POSN                  equ 0002h
TXB0EIDH_TXB0EID10_POSITION              equ 0002h
TXB0EIDH_TXB0EID10_SIZE                  equ 0001h
TXB0EIDH_TXB0EID10_LENGTH                equ 0001h
TXB0EIDH_TXB0EID10_MASK                  equ 0004h
TXB0EIDH_TXB0EID11_POSN                  equ 0003h
TXB0EIDH_TXB0EID11_POSITION              equ 0003h
TXB0EIDH_TXB0EID11_SIZE                  equ 0001h
TXB0EIDH_TXB0EID11_LENGTH                equ 0001h
TXB0EIDH_TXB0EID11_MASK                  equ 0008h
TXB0EIDH_TXB0EID12_POSN                  equ 0004h
TXB0EIDH_TXB0EID12_POSITION              equ 0004h
TXB0EIDH_TXB0EID12_SIZE                  equ 0001h
TXB0EIDH_TXB0EID12_LENGTH                equ 0001h
TXB0EIDH_TXB0EID12_MASK                  equ 0010h
TXB0EIDH_TXB0EID13_POSN                  equ 0005h
TXB0EIDH_TXB0EID13_POSITION              equ 0005h
TXB0EIDH_TXB0EID13_SIZE                  equ 0001h
TXB0EIDH_TXB0EID13_LENGTH                equ 0001h
TXB0EIDH_TXB0EID13_MASK                  equ 0020h
TXB0EIDH_TXB0EID14_POSN                  equ 0006h
TXB0EIDH_TXB0EID14_POSITION              equ 0006h
TXB0EIDH_TXB0EID14_SIZE                  equ 0001h
TXB0EIDH_TXB0EID14_LENGTH                equ 0001h
TXB0EIDH_TXB0EID14_MASK                  equ 0040h
TXB0EIDH_TXB0EID15_POSN                  equ 0007h
TXB0EIDH_TXB0EID15_POSITION              equ 0007h
TXB0EIDH_TXB0EID15_SIZE                  equ 0001h
TXB0EIDH_TXB0EID15_LENGTH                equ 0001h
TXB0EIDH_TXB0EID15_MASK                  equ 0080h

// Register: TXB0EIDL
#define TXB0EIDL TXB0EIDL
TXB0EIDL                                 equ 0F44h
// bitfield definitions
TXB0EIDL_EID0_POSN                       equ 0000h
TXB0EIDL_EID0_POSITION                   equ 0000h
TXB0EIDL_EID0_SIZE                       equ 0001h
TXB0EIDL_EID0_LENGTH                     equ 0001h
TXB0EIDL_EID0_MASK                       equ 0001h
TXB0EIDL_EID1_POSN                       equ 0001h
TXB0EIDL_EID1_POSITION                   equ 0001h
TXB0EIDL_EID1_SIZE                       equ 0001h
TXB0EIDL_EID1_LENGTH                     equ 0001h
TXB0EIDL_EID1_MASK                       equ 0002h
TXB0EIDL_EID2_POSN                       equ 0002h
TXB0EIDL_EID2_POSITION                   equ 0002h
TXB0EIDL_EID2_SIZE                       equ 0001h
TXB0EIDL_EID2_LENGTH                     equ 0001h
TXB0EIDL_EID2_MASK                       equ 0004h
TXB0EIDL_EID3_POSN                       equ 0003h
TXB0EIDL_EID3_POSITION                   equ 0003h
TXB0EIDL_EID3_SIZE                       equ 0001h
TXB0EIDL_EID3_LENGTH                     equ 0001h
TXB0EIDL_EID3_MASK                       equ 0008h
TXB0EIDL_EID4_POSN                       equ 0004h
TXB0EIDL_EID4_POSITION                   equ 0004h
TXB0EIDL_EID4_SIZE                       equ 0001h
TXB0EIDL_EID4_LENGTH                     equ 0001h
TXB0EIDL_EID4_MASK                       equ 0010h
TXB0EIDL_EID5_POSN                       equ 0005h
TXB0EIDL_EID5_POSITION                   equ 0005h
TXB0EIDL_EID5_SIZE                       equ 0001h
TXB0EIDL_EID5_LENGTH                     equ 0001h
TXB0EIDL_EID5_MASK                       equ 0020h
TXB0EIDL_EID6_POSN                       equ 0006h
TXB0EIDL_EID6_POSITION                   equ 0006h
TXB0EIDL_EID6_SIZE                       equ 0001h
TXB0EIDL_EID6_LENGTH                     equ 0001h
TXB0EIDL_EID6_MASK                       equ 0040h
TXB0EIDL_EID7_POSN                       equ 0007h
TXB0EIDL_EID7_POSITION                   equ 0007h
TXB0EIDL_EID7_SIZE                       equ 0001h
TXB0EIDL_EID7_LENGTH                     equ 0001h
TXB0EIDL_EID7_MASK                       equ 0080h
TXB0EIDL_TXB0EID0_POSN                   equ 0000h
TXB0EIDL_TXB0EID0_POSITION               equ 0000h
TXB0EIDL_TXB0EID0_SIZE                   equ 0001h
TXB0EIDL_TXB0EID0_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID0_MASK                   equ 0001h
TXB0EIDL_TXB0EID1_POSN                   equ 0001h
TXB0EIDL_TXB0EID1_POSITION               equ 0001h
TXB0EIDL_TXB0EID1_SIZE                   equ 0001h
TXB0EIDL_TXB0EID1_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID1_MASK                   equ 0002h
TXB0EIDL_TXB0EID2_POSN                   equ 0002h
TXB0EIDL_TXB0EID2_POSITION               equ 0002h
TXB0EIDL_TXB0EID2_SIZE                   equ 0001h
TXB0EIDL_TXB0EID2_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID2_MASK                   equ 0004h
TXB0EIDL_TXB0EID3_POSN                   equ 0003h
TXB0EIDL_TXB0EID3_POSITION               equ 0003h
TXB0EIDL_TXB0EID3_SIZE                   equ 0001h
TXB0EIDL_TXB0EID3_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID3_MASK                   equ 0008h
TXB0EIDL_TXB0EID4_POSN                   equ 0004h
TXB0EIDL_TXB0EID4_POSITION               equ 0004h
TXB0EIDL_TXB0EID4_SIZE                   equ 0001h
TXB0EIDL_TXB0EID4_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID4_MASK                   equ 0010h
TXB0EIDL_TXB0EID5_POSN                   equ 0005h
TXB0EIDL_TXB0EID5_POSITION               equ 0005h
TXB0EIDL_TXB0EID5_SIZE                   equ 0001h
TXB0EIDL_TXB0EID5_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID5_MASK                   equ 0020h
TXB0EIDL_TXB0EID6_POSN                   equ 0006h
TXB0EIDL_TXB0EID6_POSITION               equ 0006h
TXB0EIDL_TXB0EID6_SIZE                   equ 0001h
TXB0EIDL_TXB0EID6_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID6_MASK                   equ 0040h
TXB0EIDL_TXB0EID7_POSN                   equ 0007h
TXB0EIDL_TXB0EID7_POSITION               equ 0007h
TXB0EIDL_TXB0EID7_SIZE                   equ 0001h
TXB0EIDL_TXB0EID7_LENGTH                 equ 0001h
TXB0EIDL_TXB0EID7_MASK                   equ 0080h

// Register: TXB0DLC
#define TXB0DLC TXB0DLC
TXB0DLC                                  equ 0F45h
// bitfield definitions
TXB0DLC_DLC0_POSN                        equ 0000h
TXB0DLC_DLC0_POSITION                    equ 0000h
TXB0DLC_DLC0_SIZE                        equ 0001h
TXB0DLC_DLC0_LENGTH                      equ 0001h
TXB0DLC_DLC0_MASK                        equ 0001h
TXB0DLC_DLC1_POSN                        equ 0001h
TXB0DLC_DLC1_POSITION                    equ 0001h
TXB0DLC_DLC1_SIZE                        equ 0001h
TXB0DLC_DLC1_LENGTH                      equ 0001h
TXB0DLC_DLC1_MASK                        equ 0002h
TXB0DLC_DLC2_POSN                        equ 0002h
TXB0DLC_DLC2_POSITION                    equ 0002h
TXB0DLC_DLC2_SIZE                        equ 0001h
TXB0DLC_DLC2_LENGTH                      equ 0001h
TXB0DLC_DLC2_MASK                        equ 0004h
TXB0DLC_DLC3_POSN                        equ 0003h
TXB0DLC_DLC3_POSITION                    equ 0003h
TXB0DLC_DLC3_SIZE                        equ 0001h
TXB0DLC_DLC3_LENGTH                      equ 0001h
TXB0DLC_DLC3_MASK                        equ 0008h
TXB0DLC_TXRTR_POSN                       equ 0006h
TXB0DLC_TXRTR_POSITION                   equ 0006h
TXB0DLC_TXRTR_SIZE                       equ 0001h
TXB0DLC_TXRTR_LENGTH                     equ 0001h
TXB0DLC_TXRTR_MASK                       equ 0040h
TXB0DLC_TXB0DLC0_POSN                    equ 0000h
TXB0DLC_TXB0DLC0_POSITION                equ 0000h
TXB0DLC_TXB0DLC0_SIZE                    equ 0001h
TXB0DLC_TXB0DLC0_LENGTH                  equ 0001h
TXB0DLC_TXB0DLC0_MASK                    equ 0001h
TXB0DLC_TXB0DLC1_POSN                    equ 0001h
TXB0DLC_TXB0DLC1_POSITION                equ 0001h
TXB0DLC_TXB0DLC1_SIZE                    equ 0001h
TXB0DLC_TXB0DLC1_LENGTH                  equ 0001h
TXB0DLC_TXB0DLC1_MASK                    equ 0002h
TXB0DLC_TXB0DLC2_POSN                    equ 0002h
TXB0DLC_TXB0DLC2_POSITION                equ 0002h
TXB0DLC_TXB0DLC2_SIZE                    equ 0001h
TXB0DLC_TXB0DLC2_LENGTH                  equ 0001h
TXB0DLC_TXB0DLC2_MASK                    equ 0004h
TXB0DLC_TXB0DLC3_POSN                    equ 0003h
TXB0DLC_TXB0DLC3_POSITION                equ 0003h
TXB0DLC_TXB0DLC3_SIZE                    equ 0001h
TXB0DLC_TXB0DLC3_LENGTH                  equ 0001h
TXB0DLC_TXB0DLC3_MASK                    equ 0008h
TXB0DLC_TXB0RTR_POSN                     equ 0006h
TXB0DLC_TXB0RTR_POSITION                 equ 0006h
TXB0DLC_TXB0RTR_SIZE                     equ 0001h
TXB0DLC_TXB0RTR_LENGTH                   equ 0001h
TXB0DLC_TXB0RTR_MASK                     equ 0040h

// Register: TXB0D0
#define TXB0D0 TXB0D0
TXB0D0                                   equ 0F46h
// bitfield definitions
TXB0D0_TXB0D00_POSN                      equ 0000h
TXB0D0_TXB0D00_POSITION                  equ 0000h
TXB0D0_TXB0D00_SIZE                      equ 0001h
TXB0D0_TXB0D00_LENGTH                    equ 0001h
TXB0D0_TXB0D00_MASK                      equ 0001h
TXB0D0_TXB0D01_POSN                      equ 0001h
TXB0D0_TXB0D01_POSITION                  equ 0001h
TXB0D0_TXB0D01_SIZE                      equ 0001h
TXB0D0_TXB0D01_LENGTH                    equ 0001h
TXB0D0_TXB0D01_MASK                      equ 0002h
TXB0D0_TXB0D02_POSN                      equ 0002h
TXB0D0_TXB0D02_POSITION                  equ 0002h
TXB0D0_TXB0D02_SIZE                      equ 0001h
TXB0D0_TXB0D02_LENGTH                    equ 0001h
TXB0D0_TXB0D02_MASK                      equ 0004h
TXB0D0_TXB0D03_POSN                      equ 0003h
TXB0D0_TXB0D03_POSITION                  equ 0003h
TXB0D0_TXB0D03_SIZE                      equ 0001h
TXB0D0_TXB0D03_LENGTH                    equ 0001h
TXB0D0_TXB0D03_MASK                      equ 0008h
TXB0D0_TXB0D04_POSN                      equ 0004h
TXB0D0_TXB0D04_POSITION                  equ 0004h
TXB0D0_TXB0D04_SIZE                      equ 0001h
TXB0D0_TXB0D04_LENGTH                    equ 0001h
TXB0D0_TXB0D04_MASK                      equ 0010h
TXB0D0_TXB0D05_POSN                      equ 0005h
TXB0D0_TXB0D05_POSITION                  equ 0005h
TXB0D0_TXB0D05_SIZE                      equ 0001h
TXB0D0_TXB0D05_LENGTH                    equ 0001h
TXB0D0_TXB0D05_MASK                      equ 0020h
TXB0D0_TXB0D06_POSN                      equ 0006h
TXB0D0_TXB0D06_POSITION                  equ 0006h
TXB0D0_TXB0D06_SIZE                      equ 0001h
TXB0D0_TXB0D06_LENGTH                    equ 0001h
TXB0D0_TXB0D06_MASK                      equ 0040h
TXB0D0_TXB0D07_POSN                      equ 0007h
TXB0D0_TXB0D07_POSITION                  equ 0007h
TXB0D0_TXB0D07_SIZE                      equ 0001h
TXB0D0_TXB0D07_LENGTH                    equ 0001h
TXB0D0_TXB0D07_MASK                      equ 0080h

// Register: TXB0D1
#define TXB0D1 TXB0D1
TXB0D1                                   equ 0F47h
// bitfield definitions
TXB0D1_TXB0D10_POSN                      equ 0000h
TXB0D1_TXB0D10_POSITION                  equ 0000h
TXB0D1_TXB0D10_SIZE                      equ 0001h
TXB0D1_TXB0D10_LENGTH                    equ 0001h
TXB0D1_TXB0D10_MASK                      equ 0001h
TXB0D1_TXB0D11_POSN                      equ 0001h
TXB0D1_TXB0D11_POSITION                  equ 0001h
TXB0D1_TXB0D11_SIZE                      equ 0001h
TXB0D1_TXB0D11_LENGTH                    equ 0001h
TXB0D1_TXB0D11_MASK                      equ 0002h
TXB0D1_TXB0D12_POSN                      equ 0002h
TXB0D1_TXB0D12_POSITION                  equ 0002h
TXB0D1_TXB0D12_SIZE                      equ 0001h
TXB0D1_TXB0D12_LENGTH                    equ 0001h
TXB0D1_TXB0D12_MASK                      equ 0004h
TXB0D1_TXB0D13_POSN                      equ 0003h
TXB0D1_TXB0D13_POSITION                  equ 0003h
TXB0D1_TXB0D13_SIZE                      equ 0001h
TXB0D1_TXB0D13_LENGTH                    equ 0001h
TXB0D1_TXB0D13_MASK                      equ 0008h
TXB0D1_TXB0D14_POSN                      equ 0004h
TXB0D1_TXB0D14_POSITION                  equ 0004h
TXB0D1_TXB0D14_SIZE                      equ 0001h
TXB0D1_TXB0D14_LENGTH                    equ 0001h
TXB0D1_TXB0D14_MASK                      equ 0010h
TXB0D1_TXB0D15_POSN                      equ 0005h
TXB0D1_TXB0D15_POSITION                  equ 0005h
TXB0D1_TXB0D15_SIZE                      equ 0001h
TXB0D1_TXB0D15_LENGTH                    equ 0001h
TXB0D1_TXB0D15_MASK                      equ 0020h
TXB0D1_TXB0D16_POSN                      equ 0006h
TXB0D1_TXB0D16_POSITION                  equ 0006h
TXB0D1_TXB0D16_SIZE                      equ 0001h
TXB0D1_TXB0D16_LENGTH                    equ 0001h
TXB0D1_TXB0D16_MASK                      equ 0040h
TXB0D1_TXB0D17_POSN                      equ 0007h
TXB0D1_TXB0D17_POSITION                  equ 0007h
TXB0D1_TXB0D17_SIZE                      equ 0001h
TXB0D1_TXB0D17_LENGTH                    equ 0001h
TXB0D1_TXB0D17_MASK                      equ 0080h

// Register: TXB0D2
#define TXB0D2 TXB0D2
TXB0D2                                   equ 0F48h
// bitfield definitions
TXB0D2_TXB0D20_POSN                      equ 0000h
TXB0D2_TXB0D20_POSITION                  equ 0000h
TXB0D2_TXB0D20_SIZE                      equ 0001h
TXB0D2_TXB0D20_LENGTH                    equ 0001h
TXB0D2_TXB0D20_MASK                      equ 0001h
TXB0D2_TXB0D21_POSN                      equ 0001h
TXB0D2_TXB0D21_POSITION                  equ 0001h
TXB0D2_TXB0D21_SIZE                      equ 0001h
TXB0D2_TXB0D21_LENGTH                    equ 0001h
TXB0D2_TXB0D21_MASK                      equ 0002h
TXB0D2_TXB0D22_POSN                      equ 0002h
TXB0D2_TXB0D22_POSITION                  equ 0002h
TXB0D2_TXB0D22_SIZE                      equ 0001h
TXB0D2_TXB0D22_LENGTH                    equ 0001h
TXB0D2_TXB0D22_MASK                      equ 0004h
TXB0D2_TXB0D23_POSN                      equ 0003h
TXB0D2_TXB0D23_POSITION                  equ 0003h
TXB0D2_TXB0D23_SIZE                      equ 0001h
TXB0D2_TXB0D23_LENGTH                    equ 0001h
TXB0D2_TXB0D23_MASK                      equ 0008h
TXB0D2_TXB0D24_POSN                      equ 0004h
TXB0D2_TXB0D24_POSITION                  equ 0004h
TXB0D2_TXB0D24_SIZE                      equ 0001h
TXB0D2_TXB0D24_LENGTH                    equ 0001h
TXB0D2_TXB0D24_MASK                      equ 0010h
TXB0D2_TXB0D25_POSN                      equ 0005h
TXB0D2_TXB0D25_POSITION                  equ 0005h
TXB0D2_TXB0D25_SIZE                      equ 0001h
TXB0D2_TXB0D25_LENGTH                    equ 0001h
TXB0D2_TXB0D25_MASK                      equ 0020h
TXB0D2_TXB0D26_POSN                      equ 0006h
TXB0D2_TXB0D26_POSITION                  equ 0006h
TXB0D2_TXB0D26_SIZE                      equ 0001h
TXB0D2_TXB0D26_LENGTH                    equ 0001h
TXB0D2_TXB0D26_MASK                      equ 0040h
TXB0D2_TXB0D27_POSN                      equ 0007h
TXB0D2_TXB0D27_POSITION                  equ 0007h
TXB0D2_TXB0D27_SIZE                      equ 0001h
TXB0D2_TXB0D27_LENGTH                    equ 0001h
TXB0D2_TXB0D27_MASK                      equ 0080h

// Register: TXB0D3
#define TXB0D3 TXB0D3
TXB0D3                                   equ 0F49h
// bitfield definitions
TXB0D3_TXB0D30_POSN                      equ 0000h
TXB0D3_TXB0D30_POSITION                  equ 0000h
TXB0D3_TXB0D30_SIZE                      equ 0001h
TXB0D3_TXB0D30_LENGTH                    equ 0001h
TXB0D3_TXB0D30_MASK                      equ 0001h
TXB0D3_TXB0D31_POSN                      equ 0001h
TXB0D3_TXB0D31_POSITION                  equ 0001h
TXB0D3_TXB0D31_SIZE                      equ 0001h
TXB0D3_TXB0D31_LENGTH                    equ 0001h
TXB0D3_TXB0D31_MASK                      equ 0002h
TXB0D3_TXB0D32_POSN                      equ 0002h
TXB0D3_TXB0D32_POSITION                  equ 0002h
TXB0D3_TXB0D32_SIZE                      equ 0001h
TXB0D3_TXB0D32_LENGTH                    equ 0001h
TXB0D3_TXB0D32_MASK                      equ 0004h
TXB0D3_TXB0D33_POSN                      equ 0003h
TXB0D3_TXB0D33_POSITION                  equ 0003h
TXB0D3_TXB0D33_SIZE                      equ 0001h
TXB0D3_TXB0D33_LENGTH                    equ 0001h
TXB0D3_TXB0D33_MASK                      equ 0008h
TXB0D3_TXB0D34_POSN                      equ 0004h
TXB0D3_TXB0D34_POSITION                  equ 0004h
TXB0D3_TXB0D34_SIZE                      equ 0001h
TXB0D3_TXB0D34_LENGTH                    equ 0001h
TXB0D3_TXB0D34_MASK                      equ 0010h
TXB0D3_TXB0D35_POSN                      equ 0005h
TXB0D3_TXB0D35_POSITION                  equ 0005h
TXB0D3_TXB0D35_SIZE                      equ 0001h
TXB0D3_TXB0D35_LENGTH                    equ 0001h
TXB0D3_TXB0D35_MASK                      equ 0020h
TXB0D3_TXB0D36_POSN                      equ 0006h
TXB0D3_TXB0D36_POSITION                  equ 0006h
TXB0D3_TXB0D36_SIZE                      equ 0001h
TXB0D3_TXB0D36_LENGTH                    equ 0001h
TXB0D3_TXB0D36_MASK                      equ 0040h
TXB0D3_TXB0D37_POSN                      equ 0007h
TXB0D3_TXB0D37_POSITION                  equ 0007h
TXB0D3_TXB0D37_SIZE                      equ 0001h
TXB0D3_TXB0D37_LENGTH                    equ 0001h
TXB0D3_TXB0D37_MASK                      equ 0080h

// Register: TXB0D4
#define TXB0D4 TXB0D4
TXB0D4                                   equ 0F4Ah
// bitfield definitions
TXB0D4_TXB0D40_POSN                      equ 0000h
TXB0D4_TXB0D40_POSITION                  equ 0000h
TXB0D4_TXB0D40_SIZE                      equ 0001h
TXB0D4_TXB0D40_LENGTH                    equ 0001h
TXB0D4_TXB0D40_MASK                      equ 0001h
TXB0D4_TXB0D41_POSN                      equ 0001h
TXB0D4_TXB0D41_POSITION                  equ 0001h
TXB0D4_TXB0D41_SIZE                      equ 0001h
TXB0D4_TXB0D41_LENGTH                    equ 0001h
TXB0D4_TXB0D41_MASK                      equ 0002h
TXB0D4_TXB0D42_POSN                      equ 0002h
TXB0D4_TXB0D42_POSITION                  equ 0002h
TXB0D4_TXB0D42_SIZE                      equ 0001h
TXB0D4_TXB0D42_LENGTH                    equ 0001h
TXB0D4_TXB0D42_MASK                      equ 0004h
TXB0D4_TXB0D43_POSN                      equ 0003h
TXB0D4_TXB0D43_POSITION                  equ 0003h
TXB0D4_TXB0D43_SIZE                      equ 0001h
TXB0D4_TXB0D43_LENGTH                    equ 0001h
TXB0D4_TXB0D43_MASK                      equ 0008h
TXB0D4_TXB0D44_POSN                      equ 0004h
TXB0D4_TXB0D44_POSITION                  equ 0004h
TXB0D4_TXB0D44_SIZE                      equ 0001h
TXB0D4_TXB0D44_LENGTH                    equ 0001h
TXB0D4_TXB0D44_MASK                      equ 0010h
TXB0D4_TXB0D45_POSN                      equ 0005h
TXB0D4_TXB0D45_POSITION                  equ 0005h
TXB0D4_TXB0D45_SIZE                      equ 0001h
TXB0D4_TXB0D45_LENGTH                    equ 0001h
TXB0D4_TXB0D45_MASK                      equ 0020h
TXB0D4_TXB0D46_POSN                      equ 0006h
TXB0D4_TXB0D46_POSITION                  equ 0006h
TXB0D4_TXB0D46_SIZE                      equ 0001h
TXB0D4_TXB0D46_LENGTH                    equ 0001h
TXB0D4_TXB0D46_MASK                      equ 0040h
TXB0D4_TXB0D47_POSN                      equ 0007h
TXB0D4_TXB0D47_POSITION                  equ 0007h
TXB0D4_TXB0D47_SIZE                      equ 0001h
TXB0D4_TXB0D47_LENGTH                    equ 0001h
TXB0D4_TXB0D47_MASK                      equ 0080h

// Register: TXB0D5
#define TXB0D5 TXB0D5
TXB0D5                                   equ 0F4Bh
// bitfield definitions
TXB0D5_TXB0D50_POSN                      equ 0000h
TXB0D5_TXB0D50_POSITION                  equ 0000h
TXB0D5_TXB0D50_SIZE                      equ 0001h
TXB0D5_TXB0D50_LENGTH                    equ 0001h
TXB0D5_TXB0D50_MASK                      equ 0001h
TXB0D5_TXB0D51_POSN                      equ 0001h
TXB0D5_TXB0D51_POSITION                  equ 0001h
TXB0D5_TXB0D51_SIZE                      equ 0001h
TXB0D5_TXB0D51_LENGTH                    equ 0001h
TXB0D5_TXB0D51_MASK                      equ 0002h
TXB0D5_TXB0D52_POSN                      equ 0002h
TXB0D5_TXB0D52_POSITION                  equ 0002h
TXB0D5_TXB0D52_SIZE                      equ 0001h
TXB0D5_TXB0D52_LENGTH                    equ 0001h
TXB0D5_TXB0D52_MASK                      equ 0004h
TXB0D5_TXB0D53_POSN                      equ 0003h
TXB0D5_TXB0D53_POSITION                  equ 0003h
TXB0D5_TXB0D53_SIZE                      equ 0001h
TXB0D5_TXB0D53_LENGTH                    equ 0001h
TXB0D5_TXB0D53_MASK                      equ 0008h
TXB0D5_TXB0D54_POSN                      equ 0004h
TXB0D5_TXB0D54_POSITION                  equ 0004h
TXB0D5_TXB0D54_SIZE                      equ 0001h
TXB0D5_TXB0D54_LENGTH                    equ 0001h
TXB0D5_TXB0D54_MASK                      equ 0010h
TXB0D5_TXB0D55_POSN                      equ 0005h
TXB0D5_TXB0D55_POSITION                  equ 0005h
TXB0D5_TXB0D55_SIZE                      equ 0001h
TXB0D5_TXB0D55_LENGTH                    equ 0001h
TXB0D5_TXB0D55_MASK                      equ 0020h
TXB0D5_TXB0D56_POSN                      equ 0006h
TXB0D5_TXB0D56_POSITION                  equ 0006h
TXB0D5_TXB0D56_SIZE                      equ 0001h
TXB0D5_TXB0D56_LENGTH                    equ 0001h
TXB0D5_TXB0D56_MASK                      equ 0040h
TXB0D5_TXB0D57_POSN                      equ 0007h
TXB0D5_TXB0D57_POSITION                  equ 0007h
TXB0D5_TXB0D57_SIZE                      equ 0001h
TXB0D5_TXB0D57_LENGTH                    equ 0001h
TXB0D5_TXB0D57_MASK                      equ 0080h

// Register: TXB0D6
#define TXB0D6 TXB0D6
TXB0D6                                   equ 0F4Ch
// bitfield definitions
TXB0D6_TXB0D60_POSN                      equ 0000h
TXB0D6_TXB0D60_POSITION                  equ 0000h
TXB0D6_TXB0D60_SIZE                      equ 0001h
TXB0D6_TXB0D60_LENGTH                    equ 0001h
TXB0D6_TXB0D60_MASK                      equ 0001h
TXB0D6_TXB0D61_POSN                      equ 0001h
TXB0D6_TXB0D61_POSITION                  equ 0001h
TXB0D6_TXB0D61_SIZE                      equ 0001h
TXB0D6_TXB0D61_LENGTH                    equ 0001h
TXB0D6_TXB0D61_MASK                      equ 0002h
TXB0D6_TXB0D62_POSN                      equ 0002h
TXB0D6_TXB0D62_POSITION                  equ 0002h
TXB0D6_TXB0D62_SIZE                      equ 0001h
TXB0D6_TXB0D62_LENGTH                    equ 0001h
TXB0D6_TXB0D62_MASK                      equ 0004h
TXB0D6_TXB0D63_POSN                      equ 0003h
TXB0D6_TXB0D63_POSITION                  equ 0003h
TXB0D6_TXB0D63_SIZE                      equ 0001h
TXB0D6_TXB0D63_LENGTH                    equ 0001h
TXB0D6_TXB0D63_MASK                      equ 0008h
TXB0D6_TXB0D64_POSN                      equ 0004h
TXB0D6_TXB0D64_POSITION                  equ 0004h
TXB0D6_TXB0D64_SIZE                      equ 0001h
TXB0D6_TXB0D64_LENGTH                    equ 0001h
TXB0D6_TXB0D64_MASK                      equ 0010h
TXB0D6_TXB0D65_POSN                      equ 0005h
TXB0D6_TXB0D65_POSITION                  equ 0005h
TXB0D6_TXB0D65_SIZE                      equ 0001h
TXB0D6_TXB0D65_LENGTH                    equ 0001h
TXB0D6_TXB0D65_MASK                      equ 0020h
TXB0D6_TXB0D66_POSN                      equ 0006h
TXB0D6_TXB0D66_POSITION                  equ 0006h
TXB0D6_TXB0D66_SIZE                      equ 0001h
TXB0D6_TXB0D66_LENGTH                    equ 0001h
TXB0D6_TXB0D66_MASK                      equ 0040h
TXB0D6_TXB0D67_POSN                      equ 0007h
TXB0D6_TXB0D67_POSITION                  equ 0007h
TXB0D6_TXB0D67_SIZE                      equ 0001h
TXB0D6_TXB0D67_LENGTH                    equ 0001h
TXB0D6_TXB0D67_MASK                      equ 0080h

// Register: TXB0D7
#define TXB0D7 TXB0D7
TXB0D7                                   equ 0F4Dh
// bitfield definitions
TXB0D7_TXB0D70_POSN                      equ 0000h
TXB0D7_TXB0D70_POSITION                  equ 0000h
TXB0D7_TXB0D70_SIZE                      equ 0001h
TXB0D7_TXB0D70_LENGTH                    equ 0001h
TXB0D7_TXB0D70_MASK                      equ 0001h
TXB0D7_TXB0D71_POSN                      equ 0001h
TXB0D7_TXB0D71_POSITION                  equ 0001h
TXB0D7_TXB0D71_SIZE                      equ 0001h
TXB0D7_TXB0D71_LENGTH                    equ 0001h
TXB0D7_TXB0D71_MASK                      equ 0002h
TXB0D7_TXB0D72_POSN                      equ 0002h
TXB0D7_TXB0D72_POSITION                  equ 0002h
TXB0D7_TXB0D72_SIZE                      equ 0001h
TXB0D7_TXB0D72_LENGTH                    equ 0001h
TXB0D7_TXB0D72_MASK                      equ 0004h
TXB0D7_TXB0D73_POSN                      equ 0003h
TXB0D7_TXB0D73_POSITION                  equ 0003h
TXB0D7_TXB0D73_SIZE                      equ 0001h
TXB0D7_TXB0D73_LENGTH                    equ 0001h
TXB0D7_TXB0D73_MASK                      equ 0008h
TXB0D7_TXB0D74_POSN                      equ 0004h
TXB0D7_TXB0D74_POSITION                  equ 0004h
TXB0D7_TXB0D74_SIZE                      equ 0001h
TXB0D7_TXB0D74_LENGTH                    equ 0001h
TXB0D7_TXB0D74_MASK                      equ 0010h
TXB0D7_TXB0D75_POSN                      equ 0005h
TXB0D7_TXB0D75_POSITION                  equ 0005h
TXB0D7_TXB0D75_SIZE                      equ 0001h
TXB0D7_TXB0D75_LENGTH                    equ 0001h
TXB0D7_TXB0D75_MASK                      equ 0020h
TXB0D7_TXB0D76_POSN                      equ 0006h
TXB0D7_TXB0D76_POSITION                  equ 0006h
TXB0D7_TXB0D76_SIZE                      equ 0001h
TXB0D7_TXB0D76_LENGTH                    equ 0001h
TXB0D7_TXB0D76_MASK                      equ 0040h
TXB0D7_TXB0D77_POSN                      equ 0007h
TXB0D7_TXB0D77_POSITION                  equ 0007h
TXB0D7_TXB0D77_SIZE                      equ 0001h
TXB0D7_TXB0D77_LENGTH                    equ 0001h
TXB0D7_TXB0D77_MASK                      equ 0080h

// Register: CANSTATRO2
#define CANSTATRO2 CANSTATRO2
CANSTATRO2                               equ 0F4Eh
// bitfield definitions
CANSTATRO2_ICODE0_POSN                   equ 0001h
CANSTATRO2_ICODE0_POSITION               equ 0001h
CANSTATRO2_ICODE0_SIZE                   equ 0001h
CANSTATRO2_ICODE0_LENGTH                 equ 0001h
CANSTATRO2_ICODE0_MASK                   equ 0002h
CANSTATRO2_ICODE1_POSN                   equ 0002h
CANSTATRO2_ICODE1_POSITION               equ 0002h
CANSTATRO2_ICODE1_SIZE                   equ 0001h
CANSTATRO2_ICODE1_LENGTH                 equ 0001h
CANSTATRO2_ICODE1_MASK                   equ 0004h
CANSTATRO2_ICODE2_POSN                   equ 0003h
CANSTATRO2_ICODE2_POSITION               equ 0003h
CANSTATRO2_ICODE2_SIZE                   equ 0001h
CANSTATRO2_ICODE2_LENGTH                 equ 0001h
CANSTATRO2_ICODE2_MASK                   equ 0008h
CANSTATRO2_OPMODE0_POSN                  equ 0005h
CANSTATRO2_OPMODE0_POSITION              equ 0005h
CANSTATRO2_OPMODE0_SIZE                  equ 0001h
CANSTATRO2_OPMODE0_LENGTH                equ 0001h
CANSTATRO2_OPMODE0_MASK                  equ 0020h
CANSTATRO2_OPMODE1_POSN                  equ 0006h
CANSTATRO2_OPMODE1_POSITION              equ 0006h
CANSTATRO2_OPMODE1_SIZE                  equ 0001h
CANSTATRO2_OPMODE1_LENGTH                equ 0001h
CANSTATRO2_OPMODE1_MASK                  equ 0040h
CANSTATRO2_OPMODE2_POSN                  equ 0007h
CANSTATRO2_OPMODE2_POSITION              equ 0007h
CANSTATRO2_OPMODE2_SIZE                  equ 0001h
CANSTATRO2_OPMODE2_LENGTH                equ 0001h
CANSTATRO2_OPMODE2_MASK                  equ 0080h

// Register: RXB1CON
#define RXB1CON RXB1CON
RXB1CON                                  equ 0F50h
// bitfield definitions
RXB1CON_FILHIT0_POSN                     equ 0000h
RXB1CON_FILHIT0_POSITION                 equ 0000h
RXB1CON_FILHIT0_SIZE                     equ 0001h
RXB1CON_FILHIT0_LENGTH                   equ 0001h
RXB1CON_FILHIT0_MASK                     equ 0001h
RXB1CON_FILHIT1_POSN                     equ 0001h
RXB1CON_FILHIT1_POSITION                 equ 0001h
RXB1CON_FILHIT1_SIZE                     equ 0001h
RXB1CON_FILHIT1_LENGTH                   equ 0001h
RXB1CON_FILHIT1_MASK                     equ 0002h
RXB1CON_FILHIT2_POSN                     equ 0002h
RXB1CON_FILHIT2_POSITION                 equ 0002h
RXB1CON_FILHIT2_SIZE                     equ 0001h
RXB1CON_FILHIT2_LENGTH                   equ 0001h
RXB1CON_FILHIT2_MASK                     equ 0004h
RXB1CON_RXRTRRO_POSN                     equ 0003h
RXB1CON_RXRTRRO_POSITION                 equ 0003h
RXB1CON_RXRTRRO_SIZE                     equ 0001h
RXB1CON_RXRTRRO_LENGTH                   equ 0001h
RXB1CON_RXRTRRO_MASK                     equ 0008h
RXB1CON_RXM0_POSN                        equ 0005h
RXB1CON_RXM0_POSITION                    equ 0005h
RXB1CON_RXM0_SIZE                        equ 0001h
RXB1CON_RXM0_LENGTH                      equ 0001h
RXB1CON_RXM0_MASK                        equ 0020h
RXB1CON_RXM1_POSN                        equ 0006h
RXB1CON_RXM1_POSITION                    equ 0006h
RXB1CON_RXM1_SIZE                        equ 0001h
RXB1CON_RXM1_LENGTH                      equ 0001h
RXB1CON_RXM1_MASK                        equ 0040h
RXB1CON_RXFUL_POSN                       equ 0007h
RXB1CON_RXFUL_POSITION                   equ 0007h
RXB1CON_RXFUL_SIZE                       equ 0001h
RXB1CON_RXFUL_LENGTH                     equ 0001h
RXB1CON_RXFUL_MASK                       equ 0080h
RXB1CON_RXB1FILHIT0_POSN                 equ 0000h
RXB1CON_RXB1FILHIT0_POSITION             equ 0000h
RXB1CON_RXB1FILHIT0_SIZE                 equ 0001h
RXB1CON_RXB1FILHIT0_LENGTH               equ 0001h
RXB1CON_RXB1FILHIT0_MASK                 equ 0001h
RXB1CON_RXB1FILHIT1_POSN                 equ 0001h
RXB1CON_RXB1FILHIT1_POSITION             equ 0001h
RXB1CON_RXB1FILHIT1_SIZE                 equ 0001h
RXB1CON_RXB1FILHIT1_LENGTH               equ 0001h
RXB1CON_RXB1FILHIT1_MASK                 equ 0002h
RXB1CON_RXB1FILHIT2_POSN                 equ 0002h
RXB1CON_RXB1FILHIT2_POSITION             equ 0002h
RXB1CON_RXB1FILHIT2_SIZE                 equ 0001h
RXB1CON_RXB1FILHIT2_LENGTH               equ 0001h
RXB1CON_RXB1FILHIT2_MASK                 equ 0004h
RXB1CON_RXB1FILHIT3_POSN                 equ 0003h
RXB1CON_RXB1FILHIT3_POSITION             equ 0003h
RXB1CON_RXB1FILHIT3_SIZE                 equ 0001h
RXB1CON_RXB1FILHIT3_LENGTH               equ 0001h
RXB1CON_RXB1FILHIT3_MASK                 equ 0008h
RXB1CON_RXB1M0_POSN                      equ 0005h
RXB1CON_RXB1M0_POSITION                  equ 0005h
RXB1CON_RXB1M0_SIZE                      equ 0001h
RXB1CON_RXB1M0_LENGTH                    equ 0001h
RXB1CON_RXB1M0_MASK                      equ 0020h
RXB1CON_RXB1M1_POSN                      equ 0006h
RXB1CON_RXB1M1_POSITION                  equ 0006h
RXB1CON_RXB1M1_SIZE                      equ 0001h
RXB1CON_RXB1M1_LENGTH                    equ 0001h
RXB1CON_RXB1M1_MASK                      equ 0040h
RXB1CON_RXB1FUL_POSN                     equ 0007h
RXB1CON_RXB1FUL_POSITION                 equ 0007h
RXB1CON_RXB1FUL_SIZE                     equ 0001h
RXB1CON_RXB1FUL_LENGTH                   equ 0001h
RXB1CON_RXB1FUL_MASK                     equ 0080h
RXB1CON_RXB1RTRR0_POSN                   equ 0003h
RXB1CON_RXB1RTRR0_POSITION               equ 0003h
RXB1CON_RXB1RTRR0_SIZE                   equ 0001h
RXB1CON_RXB1RTRR0_LENGTH                 equ 0001h
RXB1CON_RXB1RTRR0_MASK                   equ 0008h
RXB1CON_RXB1RTRRO_POSN                   equ 0005h
RXB1CON_RXB1RTRRO_POSITION               equ 0005h
RXB1CON_RXB1RTRRO_SIZE                   equ 0001h
RXB1CON_RXB1RTRRO_LENGTH                 equ 0001h
RXB1CON_RXB1RTRRO_MASK                   equ 0020h

// Register: RXB1SIDH
#define RXB1SIDH RXB1SIDH
RXB1SIDH                                 equ 0F51h
// bitfield definitions
RXB1SIDH_SID3_POSN                       equ 0000h
RXB1SIDH_SID3_POSITION                   equ 0000h
RXB1SIDH_SID3_SIZE                       equ 0001h
RXB1SIDH_SID3_LENGTH                     equ 0001h
RXB1SIDH_SID3_MASK                       equ 0001h
RXB1SIDH_SID4_POSN                       equ 0001h
RXB1SIDH_SID4_POSITION                   equ 0001h
RXB1SIDH_SID4_SIZE                       equ 0001h
RXB1SIDH_SID4_LENGTH                     equ 0001h
RXB1SIDH_SID4_MASK                       equ 0002h
RXB1SIDH_SID5_POSN                       equ 0002h
RXB1SIDH_SID5_POSITION                   equ 0002h
RXB1SIDH_SID5_SIZE                       equ 0001h
RXB1SIDH_SID5_LENGTH                     equ 0001h
RXB1SIDH_SID5_MASK                       equ 0004h
RXB1SIDH_SID6_POSN                       equ 0003h
RXB1SIDH_SID6_POSITION                   equ 0003h
RXB1SIDH_SID6_SIZE                       equ 0001h
RXB1SIDH_SID6_LENGTH                     equ 0001h
RXB1SIDH_SID6_MASK                       equ 0008h
RXB1SIDH_SID7_POSN                       equ 0004h
RXB1SIDH_SID7_POSITION                   equ 0004h
RXB1SIDH_SID7_SIZE                       equ 0001h
RXB1SIDH_SID7_LENGTH                     equ 0001h
RXB1SIDH_SID7_MASK                       equ 0010h
RXB1SIDH_SID8_POSN                       equ 0005h
RXB1SIDH_SID8_POSITION                   equ 0005h
RXB1SIDH_SID8_SIZE                       equ 0001h
RXB1SIDH_SID8_LENGTH                     equ 0001h
RXB1SIDH_SID8_MASK                       equ 0020h
RXB1SIDH_SID9_POSN                       equ 0006h
RXB1SIDH_SID9_POSITION                   equ 0006h
RXB1SIDH_SID9_SIZE                       equ 0001h
RXB1SIDH_SID9_LENGTH                     equ 0001h
RXB1SIDH_SID9_MASK                       equ 0040h
RXB1SIDH_SID10_POSN                      equ 0007h
RXB1SIDH_SID10_POSITION                  equ 0007h
RXB1SIDH_SID10_SIZE                      equ 0001h
RXB1SIDH_SID10_LENGTH                    equ 0001h
RXB1SIDH_SID10_MASK                      equ 0080h
RXB1SIDH_RXB1SID3_POSN                   equ 0000h
RXB1SIDH_RXB1SID3_POSITION               equ 0000h
RXB1SIDH_RXB1SID3_SIZE                   equ 0001h
RXB1SIDH_RXB1SID3_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID3_MASK                   equ 0001h
RXB1SIDH_RXB1SID4_POSN                   equ 0001h
RXB1SIDH_RXB1SID4_POSITION               equ 0001h
RXB1SIDH_RXB1SID4_SIZE                   equ 0001h
RXB1SIDH_RXB1SID4_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID4_MASK                   equ 0002h
RXB1SIDH_RXB1SID5_POSN                   equ 0002h
RXB1SIDH_RXB1SID5_POSITION               equ 0002h
RXB1SIDH_RXB1SID5_SIZE                   equ 0001h
RXB1SIDH_RXB1SID5_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID5_MASK                   equ 0004h
RXB1SIDH_RXB1SID6_POSN                   equ 0003h
RXB1SIDH_RXB1SID6_POSITION               equ 0003h
RXB1SIDH_RXB1SID6_SIZE                   equ 0001h
RXB1SIDH_RXB1SID6_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID6_MASK                   equ 0008h
RXB1SIDH_RXB1SID7_POSN                   equ 0004h
RXB1SIDH_RXB1SID7_POSITION               equ 0004h
RXB1SIDH_RXB1SID7_SIZE                   equ 0001h
RXB1SIDH_RXB1SID7_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID7_MASK                   equ 0010h
RXB1SIDH_RXB1SID8_POSN                   equ 0005h
RXB1SIDH_RXB1SID8_POSITION               equ 0005h
RXB1SIDH_RXB1SID8_SIZE                   equ 0001h
RXB1SIDH_RXB1SID8_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID8_MASK                   equ 0020h
RXB1SIDH_RXB1SID9_POSN                   equ 0006h
RXB1SIDH_RXB1SID9_POSITION               equ 0006h
RXB1SIDH_RXB1SID9_SIZE                   equ 0001h
RXB1SIDH_RXB1SID9_LENGTH                 equ 0001h
RXB1SIDH_RXB1SID9_MASK                   equ 0040h
RXB1SIDH_RXB1SID10_POSN                  equ 0007h
RXB1SIDH_RXB1SID10_POSITION              equ 0007h
RXB1SIDH_RXB1SID10_SIZE                  equ 0001h
RXB1SIDH_RXB1SID10_LENGTH                equ 0001h
RXB1SIDH_RXB1SID10_MASK                  equ 0080h

// Register: RXB1SIDL
#define RXB1SIDL RXB1SIDL
RXB1SIDL                                 equ 0F52h
// bitfield definitions
RXB1SIDL_EID16_POSN                      equ 0000h
RXB1SIDL_EID16_POSITION                  equ 0000h
RXB1SIDL_EID16_SIZE                      equ 0001h
RXB1SIDL_EID16_LENGTH                    equ 0001h
RXB1SIDL_EID16_MASK                      equ 0001h
RXB1SIDL_EID17_POSN                      equ 0001h
RXB1SIDL_EID17_POSITION                  equ 0001h
RXB1SIDL_EID17_SIZE                      equ 0001h
RXB1SIDL_EID17_LENGTH                    equ 0001h
RXB1SIDL_EID17_MASK                      equ 0002h
RXB1SIDL_EXID_POSN                       equ 0003h
RXB1SIDL_EXID_POSITION                   equ 0003h
RXB1SIDL_EXID_SIZE                       equ 0001h
RXB1SIDL_EXID_LENGTH                     equ 0001h
RXB1SIDL_EXID_MASK                       equ 0008h
RXB1SIDL_SRR_POSN                        equ 0004h
RXB1SIDL_SRR_POSITION                    equ 0004h
RXB1SIDL_SRR_SIZE                        equ 0001h
RXB1SIDL_SRR_LENGTH                      equ 0001h
RXB1SIDL_SRR_MASK                        equ 0010h
RXB1SIDL_SID0_POSN                       equ 0005h
RXB1SIDL_SID0_POSITION                   equ 0005h
RXB1SIDL_SID0_SIZE                       equ 0001h
RXB1SIDL_SID0_LENGTH                     equ 0001h
RXB1SIDL_SID0_MASK                       equ 0020h
RXB1SIDL_SID1_POSN                       equ 0006h
RXB1SIDL_SID1_POSITION                   equ 0006h
RXB1SIDL_SID1_SIZE                       equ 0001h
RXB1SIDL_SID1_LENGTH                     equ 0001h
RXB1SIDL_SID1_MASK                       equ 0040h
RXB1SIDL_SID2_POSN                       equ 0007h
RXB1SIDL_SID2_POSITION                   equ 0007h
RXB1SIDL_SID2_SIZE                       equ 0001h
RXB1SIDL_SID2_LENGTH                     equ 0001h
RXB1SIDL_SID2_MASK                       equ 0080h
RXB1SIDL_RXB1EID16_POSN                  equ 0000h
RXB1SIDL_RXB1EID16_POSITION              equ 0000h
RXB1SIDL_RXB1EID16_SIZE                  equ 0001h
RXB1SIDL_RXB1EID16_LENGTH                equ 0001h
RXB1SIDL_RXB1EID16_MASK                  equ 0001h
RXB1SIDL_RXB1EID17_POSN                  equ 0001h
RXB1SIDL_RXB1EID17_POSITION              equ 0001h
RXB1SIDL_RXB1EID17_SIZE                  equ 0001h
RXB1SIDL_RXB1EID17_LENGTH                equ 0001h
RXB1SIDL_RXB1EID17_MASK                  equ 0002h
RXB1SIDL_RXB1EXID_POSN                   equ 0003h
RXB1SIDL_RXB1EXID_POSITION               equ 0003h
RXB1SIDL_RXB1EXID_SIZE                   equ 0001h
RXB1SIDL_RXB1EXID_LENGTH                 equ 0001h
RXB1SIDL_RXB1EXID_MASK                   equ 0008h
RXB1SIDL_RXB1SRR_POSN                    equ 0004h
RXB1SIDL_RXB1SRR_POSITION                equ 0004h
RXB1SIDL_RXB1SRR_SIZE                    equ 0001h
RXB1SIDL_RXB1SRR_LENGTH                  equ 0001h
RXB1SIDL_RXB1SRR_MASK                    equ 0010h
RXB1SIDL_RXB1SID0_POSN                   equ 0005h
RXB1SIDL_RXB1SID0_POSITION               equ 0005h
RXB1SIDL_RXB1SID0_SIZE                   equ 0001h
RXB1SIDL_RXB1SID0_LENGTH                 equ 0001h
RXB1SIDL_RXB1SID0_MASK                   equ 0020h
RXB1SIDL_RXB1SID1_POSN                   equ 0006h
RXB1SIDL_RXB1SID1_POSITION               equ 0006h
RXB1SIDL_RXB1SID1_SIZE                   equ 0001h
RXB1SIDL_RXB1SID1_LENGTH                 equ 0001h
RXB1SIDL_RXB1SID1_MASK                   equ 0040h
RXB1SIDL_RXB1SID2_POSN                   equ 0007h
RXB1SIDL_RXB1SID2_POSITION               equ 0007h
RXB1SIDL_RXB1SID2_SIZE                   equ 0001h
RXB1SIDL_RXB1SID2_LENGTH                 equ 0001h
RXB1SIDL_RXB1SID2_MASK                   equ 0080h

// Register: RXB1EIDH
#define RXB1EIDH RXB1EIDH
RXB1EIDH                                 equ 0F53h
// bitfield definitions
RXB1EIDH_EID8_POSN                       equ 0000h
RXB1EIDH_EID8_POSITION                   equ 0000h
RXB1EIDH_EID8_SIZE                       equ 0001h
RXB1EIDH_EID8_LENGTH                     equ 0001h
RXB1EIDH_EID8_MASK                       equ 0001h
RXB1EIDH_EID9_POSN                       equ 0001h
RXB1EIDH_EID9_POSITION                   equ 0001h
RXB1EIDH_EID9_SIZE                       equ 0001h
RXB1EIDH_EID9_LENGTH                     equ 0001h
RXB1EIDH_EID9_MASK                       equ 0002h
RXB1EIDH_EID10_POSN                      equ 0002h
RXB1EIDH_EID10_POSITION                  equ 0002h
RXB1EIDH_EID10_SIZE                      equ 0001h
RXB1EIDH_EID10_LENGTH                    equ 0001h
RXB1EIDH_EID10_MASK                      equ 0004h
RXB1EIDH_EID11_POSN                      equ 0003h
RXB1EIDH_EID11_POSITION                  equ 0003h
RXB1EIDH_EID11_SIZE                      equ 0001h
RXB1EIDH_EID11_LENGTH                    equ 0001h
RXB1EIDH_EID11_MASK                      equ 0008h
RXB1EIDH_EID12_POSN                      equ 0004h
RXB1EIDH_EID12_POSITION                  equ 0004h
RXB1EIDH_EID12_SIZE                      equ 0001h
RXB1EIDH_EID12_LENGTH                    equ 0001h
RXB1EIDH_EID12_MASK                      equ 0010h
RXB1EIDH_EID13_POSN                      equ 0005h
RXB1EIDH_EID13_POSITION                  equ 0005h
RXB1EIDH_EID13_SIZE                      equ 0001h
RXB1EIDH_EID13_LENGTH                    equ 0001h
RXB1EIDH_EID13_MASK                      equ 0020h
RXB1EIDH_EID14_POSN                      equ 0006h
RXB1EIDH_EID14_POSITION                  equ 0006h
RXB1EIDH_EID14_SIZE                      equ 0001h
RXB1EIDH_EID14_LENGTH                    equ 0001h
RXB1EIDH_EID14_MASK                      equ 0040h
RXB1EIDH_EID15_POSN                      equ 0007h
RXB1EIDH_EID15_POSITION                  equ 0007h
RXB1EIDH_EID15_SIZE                      equ 0001h
RXB1EIDH_EID15_LENGTH                    equ 0001h
RXB1EIDH_EID15_MASK                      equ 0080h
RXB1EIDH_RXB1EID8_POSN                   equ 0000h
RXB1EIDH_RXB1EID8_POSITION               equ 0000h
RXB1EIDH_RXB1EID8_SIZE                   equ 0001h
RXB1EIDH_RXB1EID8_LENGTH                 equ 0001h
RXB1EIDH_RXB1EID8_MASK                   equ 0001h
RXB1EIDH_RXB1EID9_POSN                   equ 0001h
RXB1EIDH_RXB1EID9_POSITION               equ 0001h
RXB1EIDH_RXB1EID9_SIZE                   equ 0001h
RXB1EIDH_RXB1EID9_LENGTH                 equ 0001h
RXB1EIDH_RXB1EID9_MASK                   equ 0002h
RXB1EIDH_RXB1EID10_POSN                  equ 0002h
RXB1EIDH_RXB1EID10_POSITION              equ 0002h
RXB1EIDH_RXB1EID10_SIZE                  equ 0001h
RXB1EIDH_RXB1EID10_LENGTH                equ 0001h
RXB1EIDH_RXB1EID10_MASK                  equ 0004h
RXB1EIDH_RXB1EID11_POSN                  equ 0003h
RXB1EIDH_RXB1EID11_POSITION              equ 0003h
RXB1EIDH_RXB1EID11_SIZE                  equ 0001h
RXB1EIDH_RXB1EID11_LENGTH                equ 0001h
RXB1EIDH_RXB1EID11_MASK                  equ 0008h
RXB1EIDH_RXB1EID12_POSN                  equ 0004h
RXB1EIDH_RXB1EID12_POSITION              equ 0004h
RXB1EIDH_RXB1EID12_SIZE                  equ 0001h
RXB1EIDH_RXB1EID12_LENGTH                equ 0001h
RXB1EIDH_RXB1EID12_MASK                  equ 0010h
RXB1EIDH_RXB1EID13_POSN                  equ 0005h
RXB1EIDH_RXB1EID13_POSITION              equ 0005h
RXB1EIDH_RXB1EID13_SIZE                  equ 0001h
RXB1EIDH_RXB1EID13_LENGTH                equ 0001h
RXB1EIDH_RXB1EID13_MASK                  equ 0020h
RXB1EIDH_RXB1EID14_POSN                  equ 0006h
RXB1EIDH_RXB1EID14_POSITION              equ 0006h
RXB1EIDH_RXB1EID14_SIZE                  equ 0001h
RXB1EIDH_RXB1EID14_LENGTH                equ 0001h
RXB1EIDH_RXB1EID14_MASK                  equ 0040h
RXB1EIDH_RXB1EID15_POSN                  equ 0007h
RXB1EIDH_RXB1EID15_POSITION              equ 0007h
RXB1EIDH_RXB1EID15_SIZE                  equ 0001h
RXB1EIDH_RXB1EID15_LENGTH                equ 0001h
RXB1EIDH_RXB1EID15_MASK                  equ 0080h

// Register: RXB1EIDL
#define RXB1EIDL RXB1EIDL
RXB1EIDL                                 equ 0F54h
// bitfield definitions
RXB1EIDL_EID0_POSN                       equ 0000h
RXB1EIDL_EID0_POSITION                   equ 0000h
RXB1EIDL_EID0_SIZE                       equ 0001h
RXB1EIDL_EID0_LENGTH                     equ 0001h
RXB1EIDL_EID0_MASK                       equ 0001h
RXB1EIDL_EID1_POSN                       equ 0001h
RXB1EIDL_EID1_POSITION                   equ 0001h
RXB1EIDL_EID1_SIZE                       equ 0001h
RXB1EIDL_EID1_LENGTH                     equ 0001h
RXB1EIDL_EID1_MASK                       equ 0002h
RXB1EIDL_EID2_POSN                       equ 0002h
RXB1EIDL_EID2_POSITION                   equ 0002h
RXB1EIDL_EID2_SIZE                       equ 0001h
RXB1EIDL_EID2_LENGTH                     equ 0001h
RXB1EIDL_EID2_MASK                       equ 0004h
RXB1EIDL_EID3_POSN                       equ 0003h
RXB1EIDL_EID3_POSITION                   equ 0003h
RXB1EIDL_EID3_SIZE                       equ 0001h
RXB1EIDL_EID3_LENGTH                     equ 0001h
RXB1EIDL_EID3_MASK                       equ 0008h
RXB1EIDL_EID4_POSN                       equ 0004h
RXB1EIDL_EID4_POSITION                   equ 0004h
RXB1EIDL_EID4_SIZE                       equ 0001h
RXB1EIDL_EID4_LENGTH                     equ 0001h
RXB1EIDL_EID4_MASK                       equ 0010h
RXB1EIDL_EID5_POSN                       equ 0005h
RXB1EIDL_EID5_POSITION                   equ 0005h
RXB1EIDL_EID5_SIZE                       equ 0001h
RXB1EIDL_EID5_LENGTH                     equ 0001h
RXB1EIDL_EID5_MASK                       equ 0020h
RXB1EIDL_EID6_POSN                       equ 0006h
RXB1EIDL_EID6_POSITION                   equ 0006h
RXB1EIDL_EID6_SIZE                       equ 0001h
RXB1EIDL_EID6_LENGTH                     equ 0001h
RXB1EIDL_EID6_MASK                       equ 0040h
RXB1EIDL_EID7_POSN                       equ 0007h
RXB1EIDL_EID7_POSITION                   equ 0007h
RXB1EIDL_EID7_SIZE                       equ 0001h
RXB1EIDL_EID7_LENGTH                     equ 0001h
RXB1EIDL_EID7_MASK                       equ 0080h
RXB1EIDL_RXB1EID0_POSN                   equ 0000h
RXB1EIDL_RXB1EID0_POSITION               equ 0000h
RXB1EIDL_RXB1EID0_SIZE                   equ 0001h
RXB1EIDL_RXB1EID0_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID0_MASK                   equ 0001h
RXB1EIDL_RXB1EID1_POSN                   equ 0001h
RXB1EIDL_RXB1EID1_POSITION               equ 0001h
RXB1EIDL_RXB1EID1_SIZE                   equ 0001h
RXB1EIDL_RXB1EID1_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID1_MASK                   equ 0002h
RXB1EIDL_RXB1EID2_POSN                   equ 0002h
RXB1EIDL_RXB1EID2_POSITION               equ 0002h
RXB1EIDL_RXB1EID2_SIZE                   equ 0001h
RXB1EIDL_RXB1EID2_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID2_MASK                   equ 0004h
RXB1EIDL_RXB1EID3_POSN                   equ 0003h
RXB1EIDL_RXB1EID3_POSITION               equ 0003h
RXB1EIDL_RXB1EID3_SIZE                   equ 0001h
RXB1EIDL_RXB1EID3_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID3_MASK                   equ 0008h
RXB1EIDL_RXB1EID4_POSN                   equ 0004h
RXB1EIDL_RXB1EID4_POSITION               equ 0004h
RXB1EIDL_RXB1EID4_SIZE                   equ 0001h
RXB1EIDL_RXB1EID4_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID4_MASK                   equ 0010h
RXB1EIDL_RXB1EID5_POSN                   equ 0005h
RXB1EIDL_RXB1EID5_POSITION               equ 0005h
RXB1EIDL_RXB1EID5_SIZE                   equ 0001h
RXB1EIDL_RXB1EID5_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID5_MASK                   equ 0020h
RXB1EIDL_RXB1EID6_POSN                   equ 0006h
RXB1EIDL_RXB1EID6_POSITION               equ 0006h
RXB1EIDL_RXB1EID6_SIZE                   equ 0001h
RXB1EIDL_RXB1EID6_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID6_MASK                   equ 0040h
RXB1EIDL_RXB1EID7_POSN                   equ 0007h
RXB1EIDL_RXB1EID7_POSITION               equ 0007h
RXB1EIDL_RXB1EID7_SIZE                   equ 0001h
RXB1EIDL_RXB1EID7_LENGTH                 equ 0001h
RXB1EIDL_RXB1EID7_MASK                   equ 0080h

// Register: RXB1DLC
#define RXB1DLC RXB1DLC
RXB1DLC                                  equ 0F55h
// bitfield definitions
RXB1DLC_DLC0_POSN                        equ 0000h
RXB1DLC_DLC0_POSITION                    equ 0000h
RXB1DLC_DLC0_SIZE                        equ 0001h
RXB1DLC_DLC0_LENGTH                      equ 0001h
RXB1DLC_DLC0_MASK                        equ 0001h
RXB1DLC_DLC1_POSN                        equ 0001h
RXB1DLC_DLC1_POSITION                    equ 0001h
RXB1DLC_DLC1_SIZE                        equ 0001h
RXB1DLC_DLC1_LENGTH                      equ 0001h
RXB1DLC_DLC1_MASK                        equ 0002h
RXB1DLC_DLC2_POSN                        equ 0002h
RXB1DLC_DLC2_POSITION                    equ 0002h
RXB1DLC_DLC2_SIZE                        equ 0001h
RXB1DLC_DLC2_LENGTH                      equ 0001h
RXB1DLC_DLC2_MASK                        equ 0004h
RXB1DLC_DLC3_POSN                        equ 0003h
RXB1DLC_DLC3_POSITION                    equ 0003h
RXB1DLC_DLC3_SIZE                        equ 0001h
RXB1DLC_DLC3_LENGTH                      equ 0001h
RXB1DLC_DLC3_MASK                        equ 0008h
RXB1DLC_RB0_POSN                         equ 0004h
RXB1DLC_RB0_POSITION                     equ 0004h
RXB1DLC_RB0_SIZE                         equ 0001h
RXB1DLC_RB0_LENGTH                       equ 0001h
RXB1DLC_RB0_MASK                         equ 0010h
RXB1DLC_RB1_POSN                         equ 0005h
RXB1DLC_RB1_POSITION                     equ 0005h
RXB1DLC_RB1_SIZE                         equ 0001h
RXB1DLC_RB1_LENGTH                       equ 0001h
RXB1DLC_RB1_MASK                         equ 0020h
RXB1DLC_RXRTR_POSN                       equ 0006h
RXB1DLC_RXRTR_POSITION                   equ 0006h
RXB1DLC_RXRTR_SIZE                       equ 0001h
RXB1DLC_RXRTR_LENGTH                     equ 0001h
RXB1DLC_RXRTR_MASK                       equ 0040h
RXB1DLC_RESB0_POSN                       equ 0004h
RXB1DLC_RESB0_POSITION                   equ 0004h
RXB1DLC_RESB0_SIZE                       equ 0001h
RXB1DLC_RESB0_LENGTH                     equ 0001h
RXB1DLC_RESB0_MASK                       equ 0010h
RXB1DLC_RESB1_POSN                       equ 0005h
RXB1DLC_RESB1_POSITION                   equ 0005h
RXB1DLC_RESB1_SIZE                       equ 0001h
RXB1DLC_RESB1_LENGTH                     equ 0001h
RXB1DLC_RESB1_MASK                       equ 0020h
RXB1DLC_RXB1DLC0_POSN                    equ 0000h
RXB1DLC_RXB1DLC0_POSITION                equ 0000h
RXB1DLC_RXB1DLC0_SIZE                    equ 0001h
RXB1DLC_RXB1DLC0_LENGTH                  equ 0001h
RXB1DLC_RXB1DLC0_MASK                    equ 0001h
RXB1DLC_RXB1DLC1_POSN                    equ 0001h
RXB1DLC_RXB1DLC1_POSITION                equ 0001h
RXB1DLC_RXB1DLC1_SIZE                    equ 0001h
RXB1DLC_RXB1DLC1_LENGTH                  equ 0001h
RXB1DLC_RXB1DLC1_MASK                    equ 0002h
RXB1DLC_RXB1DLC2_POSN                    equ 0002h
RXB1DLC_RXB1DLC2_POSITION                equ 0002h
RXB1DLC_RXB1DLC2_SIZE                    equ 0001h
RXB1DLC_RXB1DLC2_LENGTH                  equ 0001h
RXB1DLC_RXB1DLC2_MASK                    equ 0004h
RXB1DLC_RXB1DLC3_POSN                    equ 0003h
RXB1DLC_RXB1DLC3_POSITION                equ 0003h
RXB1DLC_RXB1DLC3_SIZE                    equ 0001h
RXB1DLC_RXB1DLC3_LENGTH                  equ 0001h
RXB1DLC_RXB1DLC3_MASK                    equ 0008h
RXB1DLC_RXB1RB0_POSN                     equ 0004h
RXB1DLC_RXB1RB0_POSITION                 equ 0004h
RXB1DLC_RXB1RB0_SIZE                     equ 0001h
RXB1DLC_RXB1RB0_LENGTH                   equ 0001h
RXB1DLC_RXB1RB0_MASK                     equ 0010h
RXB1DLC_RXB1RB1_POSN                     equ 0005h
RXB1DLC_RXB1RB1_POSITION                 equ 0005h
RXB1DLC_RXB1RB1_SIZE                     equ 0001h
RXB1DLC_RXB1RB1_LENGTH                   equ 0001h
RXB1DLC_RXB1RB1_MASK                     equ 0020h
RXB1DLC_RXB1RTR_POSN                     equ 0006h
RXB1DLC_RXB1RTR_POSITION                 equ 0006h
RXB1DLC_RXB1RTR_SIZE                     equ 0001h
RXB1DLC_RXB1RTR_LENGTH                   equ 0001h
RXB1DLC_RXB1RTR_MASK                     equ 0040h

// Register: RXB1D0
#define RXB1D0 RXB1D0
RXB1D0                                   equ 0F56h
// bitfield definitions
RXB1D0_RXB1D00_POSN                      equ 0000h
RXB1D0_RXB1D00_POSITION                  equ 0000h
RXB1D0_RXB1D00_SIZE                      equ 0001h
RXB1D0_RXB1D00_LENGTH                    equ 0001h
RXB1D0_RXB1D00_MASK                      equ 0001h
RXB1D0_RXB1D01_POSN                      equ 0001h
RXB1D0_RXB1D01_POSITION                  equ 0001h
RXB1D0_RXB1D01_SIZE                      equ 0001h
RXB1D0_RXB1D01_LENGTH                    equ 0001h
RXB1D0_RXB1D01_MASK                      equ 0002h
RXB1D0_RXB1D02_POSN                      equ 0002h
RXB1D0_RXB1D02_POSITION                  equ 0002h
RXB1D0_RXB1D02_SIZE                      equ 0001h
RXB1D0_RXB1D02_LENGTH                    equ 0001h
RXB1D0_RXB1D02_MASK                      equ 0004h
RXB1D0_RXB1D03_POSN                      equ 0003h
RXB1D0_RXB1D03_POSITION                  equ 0003h
RXB1D0_RXB1D03_SIZE                      equ 0001h
RXB1D0_RXB1D03_LENGTH                    equ 0001h
RXB1D0_RXB1D03_MASK                      equ 0008h
RXB1D0_RXB1D04_POSN                      equ 0004h
RXB1D0_RXB1D04_POSITION                  equ 0004h
RXB1D0_RXB1D04_SIZE                      equ 0001h
RXB1D0_RXB1D04_LENGTH                    equ 0001h
RXB1D0_RXB1D04_MASK                      equ 0010h
RXB1D0_RXB1D05_POSN                      equ 0005h
RXB1D0_RXB1D05_POSITION                  equ 0005h
RXB1D0_RXB1D05_SIZE                      equ 0001h
RXB1D0_RXB1D05_LENGTH                    equ 0001h
RXB1D0_RXB1D05_MASK                      equ 0020h
RXB1D0_RXB1D06_POSN                      equ 0006h
RXB1D0_RXB1D06_POSITION                  equ 0006h
RXB1D0_RXB1D06_SIZE                      equ 0001h
RXB1D0_RXB1D06_LENGTH                    equ 0001h
RXB1D0_RXB1D06_MASK                      equ 0040h
RXB1D0_RXB1D07_POSN                      equ 0007h
RXB1D0_RXB1D07_POSITION                  equ 0007h
RXB1D0_RXB1D07_SIZE                      equ 0001h
RXB1D0_RXB1D07_LENGTH                    equ 0001h
RXB1D0_RXB1D07_MASK                      equ 0080h

// Register: RXB1D1
#define RXB1D1 RXB1D1
RXB1D1                                   equ 0F57h
// bitfield definitions
RXB1D1_RXB1D10_POSN                      equ 0000h
RXB1D1_RXB1D10_POSITION                  equ 0000h
RXB1D1_RXB1D10_SIZE                      equ 0001h
RXB1D1_RXB1D10_LENGTH                    equ 0001h
RXB1D1_RXB1D10_MASK                      equ 0001h
RXB1D1_RXB1D11_POSN                      equ 0001h
RXB1D1_RXB1D11_POSITION                  equ 0001h
RXB1D1_RXB1D11_SIZE                      equ 0001h
RXB1D1_RXB1D11_LENGTH                    equ 0001h
RXB1D1_RXB1D11_MASK                      equ 0002h
RXB1D1_RXB1D12_POSN                      equ 0002h
RXB1D1_RXB1D12_POSITION                  equ 0002h
RXB1D1_RXB1D12_SIZE                      equ 0001h
RXB1D1_RXB1D12_LENGTH                    equ 0001h
RXB1D1_RXB1D12_MASK                      equ 0004h
RXB1D1_RXB1D13_POSN                      equ 0003h
RXB1D1_RXB1D13_POSITION                  equ 0003h
RXB1D1_RXB1D13_SIZE                      equ 0001h
RXB1D1_RXB1D13_LENGTH                    equ 0001h
RXB1D1_RXB1D13_MASK                      equ 0008h
RXB1D1_RXB1D14_POSN                      equ 0004h
RXB1D1_RXB1D14_POSITION                  equ 0004h
RXB1D1_RXB1D14_SIZE                      equ 0001h
RXB1D1_RXB1D14_LENGTH                    equ 0001h
RXB1D1_RXB1D14_MASK                      equ 0010h
RXB1D1_RXB1D15_POSN                      equ 0005h
RXB1D1_RXB1D15_POSITION                  equ 0005h
RXB1D1_RXB1D15_SIZE                      equ 0001h
RXB1D1_RXB1D15_LENGTH                    equ 0001h
RXB1D1_RXB1D15_MASK                      equ 0020h
RXB1D1_RXB1D16_POSN                      equ 0006h
RXB1D1_RXB1D16_POSITION                  equ 0006h
RXB1D1_RXB1D16_SIZE                      equ 0001h
RXB1D1_RXB1D16_LENGTH                    equ 0001h
RXB1D1_RXB1D16_MASK                      equ 0040h
RXB1D1_RXB1D17_POSN                      equ 0007h
RXB1D1_RXB1D17_POSITION                  equ 0007h
RXB1D1_RXB1D17_SIZE                      equ 0001h
RXB1D1_RXB1D17_LENGTH                    equ 0001h
RXB1D1_RXB1D17_MASK                      equ 0080h

// Register: RXB1D2
#define RXB1D2 RXB1D2
RXB1D2                                   equ 0F58h
// bitfield definitions
RXB1D2_RXB1D20_POSN                      equ 0000h
RXB1D2_RXB1D20_POSITION                  equ 0000h
RXB1D2_RXB1D20_SIZE                      equ 0001h
RXB1D2_RXB1D20_LENGTH                    equ 0001h
RXB1D2_RXB1D20_MASK                      equ 0001h
RXB1D2_RXB1D21_POSN                      equ 0001h
RXB1D2_RXB1D21_POSITION                  equ 0001h
RXB1D2_RXB1D21_SIZE                      equ 0001h
RXB1D2_RXB1D21_LENGTH                    equ 0001h
RXB1D2_RXB1D21_MASK                      equ 0002h
RXB1D2_RXB1D22_POSN                      equ 0002h
RXB1D2_RXB1D22_POSITION                  equ 0002h
RXB1D2_RXB1D22_SIZE                      equ 0001h
RXB1D2_RXB1D22_LENGTH                    equ 0001h
RXB1D2_RXB1D22_MASK                      equ 0004h
RXB1D2_RXB1D23_POSN                      equ 0003h
RXB1D2_RXB1D23_POSITION                  equ 0003h
RXB1D2_RXB1D23_SIZE                      equ 0001h
RXB1D2_RXB1D23_LENGTH                    equ 0001h
RXB1D2_RXB1D23_MASK                      equ 0008h
RXB1D2_RXB1D24_POSN                      equ 0004h
RXB1D2_RXB1D24_POSITION                  equ 0004h
RXB1D2_RXB1D24_SIZE                      equ 0001h
RXB1D2_RXB1D24_LENGTH                    equ 0001h
RXB1D2_RXB1D24_MASK                      equ 0010h
RXB1D2_RXB1D25_POSN                      equ 0005h
RXB1D2_RXB1D25_POSITION                  equ 0005h
RXB1D2_RXB1D25_SIZE                      equ 0001h
RXB1D2_RXB1D25_LENGTH                    equ 0001h
RXB1D2_RXB1D25_MASK                      equ 0020h
RXB1D2_RXB1D26_POSN                      equ 0006h
RXB1D2_RXB1D26_POSITION                  equ 0006h
RXB1D2_RXB1D26_SIZE                      equ 0001h
RXB1D2_RXB1D26_LENGTH                    equ 0001h
RXB1D2_RXB1D26_MASK                      equ 0040h
RXB1D2_RXB1D27_POSN                      equ 0007h
RXB1D2_RXB1D27_POSITION                  equ 0007h
RXB1D2_RXB1D27_SIZE                      equ 0001h
RXB1D2_RXB1D27_LENGTH                    equ 0001h
RXB1D2_RXB1D27_MASK                      equ 0080h

// Register: RXB1D3
#define RXB1D3 RXB1D3
RXB1D3                                   equ 0F59h
// bitfield definitions
RXB1D3_RXB1D30_POSN                      equ 0000h
RXB1D3_RXB1D30_POSITION                  equ 0000h
RXB1D3_RXB1D30_SIZE                      equ 0001h
RXB1D3_RXB1D30_LENGTH                    equ 0001h
RXB1D3_RXB1D30_MASK                      equ 0001h
RXB1D3_RXB1D31_POSN                      equ 0001h
RXB1D3_RXB1D31_POSITION                  equ 0001h
RXB1D3_RXB1D31_SIZE                      equ 0001h
RXB1D3_RXB1D31_LENGTH                    equ 0001h
RXB1D3_RXB1D31_MASK                      equ 0002h
RXB1D3_RXB1D32_POSN                      equ 0002h
RXB1D3_RXB1D32_POSITION                  equ 0002h
RXB1D3_RXB1D32_SIZE                      equ 0001h
RXB1D3_RXB1D32_LENGTH                    equ 0001h
RXB1D3_RXB1D32_MASK                      equ 0004h
RXB1D3_RXB1D33_POSN                      equ 0003h
RXB1D3_RXB1D33_POSITION                  equ 0003h
RXB1D3_RXB1D33_SIZE                      equ 0001h
RXB1D3_RXB1D33_LENGTH                    equ 0001h
RXB1D3_RXB1D33_MASK                      equ 0008h
RXB1D3_RXB1D34_POSN                      equ 0004h
RXB1D3_RXB1D34_POSITION                  equ 0004h
RXB1D3_RXB1D34_SIZE                      equ 0001h
RXB1D3_RXB1D34_LENGTH                    equ 0001h
RXB1D3_RXB1D34_MASK                      equ 0010h
RXB1D3_RXB1D35_POSN                      equ 0005h
RXB1D3_RXB1D35_POSITION                  equ 0005h
RXB1D3_RXB1D35_SIZE                      equ 0001h
RXB1D3_RXB1D35_LENGTH                    equ 0001h
RXB1D3_RXB1D35_MASK                      equ 0020h
RXB1D3_RXB1D36_POSN                      equ 0006h
RXB1D3_RXB1D36_POSITION                  equ 0006h
RXB1D3_RXB1D36_SIZE                      equ 0001h
RXB1D3_RXB1D36_LENGTH                    equ 0001h
RXB1D3_RXB1D36_MASK                      equ 0040h
RXB1D3_RXB1D37_POSN                      equ 0007h
RXB1D3_RXB1D37_POSITION                  equ 0007h
RXB1D3_RXB1D37_SIZE                      equ 0001h
RXB1D3_RXB1D37_LENGTH                    equ 0001h
RXB1D3_RXB1D37_MASK                      equ 0080h

// Register: RXB1D4
#define RXB1D4 RXB1D4
RXB1D4                                   equ 0F5Ah
// bitfield definitions
RXB1D4_RXB1D40_POSN                      equ 0000h
RXB1D4_RXB1D40_POSITION                  equ 0000h
RXB1D4_RXB1D40_SIZE                      equ 0001h
RXB1D4_RXB1D40_LENGTH                    equ 0001h
RXB1D4_RXB1D40_MASK                      equ 0001h
RXB1D4_RXB1D41_POSN                      equ 0001h
RXB1D4_RXB1D41_POSITION                  equ 0001h
RXB1D4_RXB1D41_SIZE                      equ 0001h
RXB1D4_RXB1D41_LENGTH                    equ 0001h
RXB1D4_RXB1D41_MASK                      equ 0002h
RXB1D4_RXB1D42_POSN                      equ 0002h
RXB1D4_RXB1D42_POSITION                  equ 0002h
RXB1D4_RXB1D42_SIZE                      equ 0001h
RXB1D4_RXB1D42_LENGTH                    equ 0001h
RXB1D4_RXB1D42_MASK                      equ 0004h
RXB1D4_RXB1D43_POSN                      equ 0003h
RXB1D4_RXB1D43_POSITION                  equ 0003h
RXB1D4_RXB1D43_SIZE                      equ 0001h
RXB1D4_RXB1D43_LENGTH                    equ 0001h
RXB1D4_RXB1D43_MASK                      equ 0008h
RXB1D4_RXB1D44_POSN                      equ 0004h
RXB1D4_RXB1D44_POSITION                  equ 0004h
RXB1D4_RXB1D44_SIZE                      equ 0001h
RXB1D4_RXB1D44_LENGTH                    equ 0001h
RXB1D4_RXB1D44_MASK                      equ 0010h
RXB1D4_RXB1D45_POSN                      equ 0005h
RXB1D4_RXB1D45_POSITION                  equ 0005h
RXB1D4_RXB1D45_SIZE                      equ 0001h
RXB1D4_RXB1D45_LENGTH                    equ 0001h
RXB1D4_RXB1D45_MASK                      equ 0020h
RXB1D4_RXB1D46_POSN                      equ 0006h
RXB1D4_RXB1D46_POSITION                  equ 0006h
RXB1D4_RXB1D46_SIZE                      equ 0001h
RXB1D4_RXB1D46_LENGTH                    equ 0001h
RXB1D4_RXB1D46_MASK                      equ 0040h
RXB1D4_RXB1D47_POSN                      equ 0007h
RXB1D4_RXB1D47_POSITION                  equ 0007h
RXB1D4_RXB1D47_SIZE                      equ 0001h
RXB1D4_RXB1D47_LENGTH                    equ 0001h
RXB1D4_RXB1D47_MASK                      equ 0080h

// Register: RXB1D5
#define RXB1D5 RXB1D5
RXB1D5                                   equ 0F5Bh
// bitfield definitions
RXB1D5_RXB1D50_POSN                      equ 0000h
RXB1D5_RXB1D50_POSITION                  equ 0000h
RXB1D5_RXB1D50_SIZE                      equ 0001h
RXB1D5_RXB1D50_LENGTH                    equ 0001h
RXB1D5_RXB1D50_MASK                      equ 0001h
RXB1D5_RXB1D51_POSN                      equ 0001h
RXB1D5_RXB1D51_POSITION                  equ 0001h
RXB1D5_RXB1D51_SIZE                      equ 0001h
RXB1D5_RXB1D51_LENGTH                    equ 0001h
RXB1D5_RXB1D51_MASK                      equ 0002h
RXB1D5_RXB1D52_POSN                      equ 0002h
RXB1D5_RXB1D52_POSITION                  equ 0002h
RXB1D5_RXB1D52_SIZE                      equ 0001h
RXB1D5_RXB1D52_LENGTH                    equ 0001h
RXB1D5_RXB1D52_MASK                      equ 0004h
RXB1D5_RXB1D53_POSN                      equ 0003h
RXB1D5_RXB1D53_POSITION                  equ 0003h
RXB1D5_RXB1D53_SIZE                      equ 0001h
RXB1D5_RXB1D53_LENGTH                    equ 0001h
RXB1D5_RXB1D53_MASK                      equ 0008h
RXB1D5_RXB1D54_POSN                      equ 0004h
RXB1D5_RXB1D54_POSITION                  equ 0004h
RXB1D5_RXB1D54_SIZE                      equ 0001h
RXB1D5_RXB1D54_LENGTH                    equ 0001h
RXB1D5_RXB1D54_MASK                      equ 0010h
RXB1D5_RXB1D55_POSN                      equ 0005h
RXB1D5_RXB1D55_POSITION                  equ 0005h
RXB1D5_RXB1D55_SIZE                      equ 0001h
RXB1D5_RXB1D55_LENGTH                    equ 0001h
RXB1D5_RXB1D55_MASK                      equ 0020h
RXB1D5_RXB1D56_POSN                      equ 0006h
RXB1D5_RXB1D56_POSITION                  equ 0006h
RXB1D5_RXB1D56_SIZE                      equ 0001h
RXB1D5_RXB1D56_LENGTH                    equ 0001h
RXB1D5_RXB1D56_MASK                      equ 0040h
RXB1D5_RXB1D57_POSN                      equ 0007h
RXB1D5_RXB1D57_POSITION                  equ 0007h
RXB1D5_RXB1D57_SIZE                      equ 0001h
RXB1D5_RXB1D57_LENGTH                    equ 0001h
RXB1D5_RXB1D57_MASK                      equ 0080h

// Register: RXB1D6
#define RXB1D6 RXB1D6
RXB1D6                                   equ 0F5Ch
// bitfield definitions
RXB1D6_RXB1D60_POSN                      equ 0000h
RXB1D6_RXB1D60_POSITION                  equ 0000h
RXB1D6_RXB1D60_SIZE                      equ 0001h
RXB1D6_RXB1D60_LENGTH                    equ 0001h
RXB1D6_RXB1D60_MASK                      equ 0001h
RXB1D6_RXB1D61_POSN                      equ 0001h
RXB1D6_RXB1D61_POSITION                  equ 0001h
RXB1D6_RXB1D61_SIZE                      equ 0001h
RXB1D6_RXB1D61_LENGTH                    equ 0001h
RXB1D6_RXB1D61_MASK                      equ 0002h
RXB1D6_RXB1D62_POSN                      equ 0002h
RXB1D6_RXB1D62_POSITION                  equ 0002h
RXB1D6_RXB1D62_SIZE                      equ 0001h
RXB1D6_RXB1D62_LENGTH                    equ 0001h
RXB1D6_RXB1D62_MASK                      equ 0004h
RXB1D6_RXB1D63_POSN                      equ 0003h
RXB1D6_RXB1D63_POSITION                  equ 0003h
RXB1D6_RXB1D63_SIZE                      equ 0001h
RXB1D6_RXB1D63_LENGTH                    equ 0001h
RXB1D6_RXB1D63_MASK                      equ 0008h
RXB1D6_RXB1D64_POSN                      equ 0004h
RXB1D6_RXB1D64_POSITION                  equ 0004h
RXB1D6_RXB1D64_SIZE                      equ 0001h
RXB1D6_RXB1D64_LENGTH                    equ 0001h
RXB1D6_RXB1D64_MASK                      equ 0010h
RXB1D6_RXB1D65_POSN                      equ 0005h
RXB1D6_RXB1D65_POSITION                  equ 0005h
RXB1D6_RXB1D65_SIZE                      equ 0001h
RXB1D6_RXB1D65_LENGTH                    equ 0001h
RXB1D6_RXB1D65_MASK                      equ 0020h
RXB1D6_RXB1D66_POSN                      equ 0006h
RXB1D6_RXB1D66_POSITION                  equ 0006h
RXB1D6_RXB1D66_SIZE                      equ 0001h
RXB1D6_RXB1D66_LENGTH                    equ 0001h
RXB1D6_RXB1D66_MASK                      equ 0040h
RXB1D6_RXB1D67_POSN                      equ 0007h
RXB1D6_RXB1D67_POSITION                  equ 0007h
RXB1D6_RXB1D67_SIZE                      equ 0001h
RXB1D6_RXB1D67_LENGTH                    equ 0001h
RXB1D6_RXB1D67_MASK                      equ 0080h

// Register: RXB1D7
#define RXB1D7 RXB1D7
RXB1D7                                   equ 0F5Dh
// bitfield definitions
RXB1D7_RXB1D70_POSN                      equ 0000h
RXB1D7_RXB1D70_POSITION                  equ 0000h
RXB1D7_RXB1D70_SIZE                      equ 0001h
RXB1D7_RXB1D70_LENGTH                    equ 0001h
RXB1D7_RXB1D70_MASK                      equ 0001h
RXB1D7_RXB1D71_POSN                      equ 0001h
RXB1D7_RXB1D71_POSITION                  equ 0001h
RXB1D7_RXB1D71_SIZE                      equ 0001h
RXB1D7_RXB1D71_LENGTH                    equ 0001h
RXB1D7_RXB1D71_MASK                      equ 0002h
RXB1D7_RXB1D72_POSN                      equ 0002h
RXB1D7_RXB1D72_POSITION                  equ 0002h
RXB1D7_RXB1D72_SIZE                      equ 0001h
RXB1D7_RXB1D72_LENGTH                    equ 0001h
RXB1D7_RXB1D72_MASK                      equ 0004h
RXB1D7_RXB1D73_POSN                      equ 0003h
RXB1D7_RXB1D73_POSITION                  equ 0003h
RXB1D7_RXB1D73_SIZE                      equ 0001h
RXB1D7_RXB1D73_LENGTH                    equ 0001h
RXB1D7_RXB1D73_MASK                      equ 0008h
RXB1D7_RXB1D74_POSN                      equ 0004h
RXB1D7_RXB1D74_POSITION                  equ 0004h
RXB1D7_RXB1D74_SIZE                      equ 0001h
RXB1D7_RXB1D74_LENGTH                    equ 0001h
RXB1D7_RXB1D74_MASK                      equ 0010h
RXB1D7_RXB1D75_POSN                      equ 0005h
RXB1D7_RXB1D75_POSITION                  equ 0005h
RXB1D7_RXB1D75_SIZE                      equ 0001h
RXB1D7_RXB1D75_LENGTH                    equ 0001h
RXB1D7_RXB1D75_MASK                      equ 0020h
RXB1D7_RXB1D76_POSN                      equ 0006h
RXB1D7_RXB1D76_POSITION                  equ 0006h
RXB1D7_RXB1D76_SIZE                      equ 0001h
RXB1D7_RXB1D76_LENGTH                    equ 0001h
RXB1D7_RXB1D76_MASK                      equ 0040h
RXB1D7_RXB1D77_POSN                      equ 0007h
RXB1D7_RXB1D77_POSITION                  equ 0007h
RXB1D7_RXB1D77_SIZE                      equ 0001h
RXB1D7_RXB1D77_LENGTH                    equ 0001h
RXB1D7_RXB1D77_MASK                      equ 0080h

// Register: CANSTATRO1
#define CANSTATRO1 CANSTATRO1
CANSTATRO1                               equ 0F5Eh
// bitfield definitions
CANSTATRO1_ICODE0_POSN                   equ 0001h
CANSTATRO1_ICODE0_POSITION               equ 0001h
CANSTATRO1_ICODE0_SIZE                   equ 0001h
CANSTATRO1_ICODE0_LENGTH                 equ 0001h
CANSTATRO1_ICODE0_MASK                   equ 0002h
CANSTATRO1_ICODE1_POSN                   equ 0002h
CANSTATRO1_ICODE1_POSITION               equ 0002h
CANSTATRO1_ICODE1_SIZE                   equ 0001h
CANSTATRO1_ICODE1_LENGTH                 equ 0001h
CANSTATRO1_ICODE1_MASK                   equ 0004h
CANSTATRO1_ICODE2_POSN                   equ 0003h
CANSTATRO1_ICODE2_POSITION               equ 0003h
CANSTATRO1_ICODE2_SIZE                   equ 0001h
CANSTATRO1_ICODE2_LENGTH                 equ 0001h
CANSTATRO1_ICODE2_MASK                   equ 0008h
CANSTATRO1_OPMODE0_POSN                  equ 0005h
CANSTATRO1_OPMODE0_POSITION              equ 0005h
CANSTATRO1_OPMODE0_SIZE                  equ 0001h
CANSTATRO1_OPMODE0_LENGTH                equ 0001h
CANSTATRO1_OPMODE0_MASK                  equ 0020h
CANSTATRO1_OPMODE1_POSN                  equ 0006h
CANSTATRO1_OPMODE1_POSITION              equ 0006h
CANSTATRO1_OPMODE1_SIZE                  equ 0001h
CANSTATRO1_OPMODE1_LENGTH                equ 0001h
CANSTATRO1_OPMODE1_MASK                  equ 0040h
CANSTATRO1_OPMODE2_POSN                  equ 0007h
CANSTATRO1_OPMODE2_POSITION              equ 0007h
CANSTATRO1_OPMODE2_SIZE                  equ 0001h
CANSTATRO1_OPMODE2_LENGTH                equ 0001h
CANSTATRO1_OPMODE2_MASK                  equ 0080h

// Register: RXB0CON
#define RXB0CON RXB0CON
RXB0CON                                  equ 0F60h
// bitfield definitions
RXB0CON_FILHIT0_POSN                     equ 0000h
RXB0CON_FILHIT0_POSITION                 equ 0000h
RXB0CON_FILHIT0_SIZE                     equ 0001h
RXB0CON_FILHIT0_LENGTH                   equ 0001h
RXB0CON_FILHIT0_MASK                     equ 0001h
RXB0CON_JTOFF_POSN                       equ 0001h
RXB0CON_JTOFF_POSITION                   equ 0001h
RXB0CON_JTOFF_SIZE                       equ 0001h
RXB0CON_JTOFF_LENGTH                     equ 0001h
RXB0CON_JTOFF_MASK                       equ 0002h
RXB0CON_RXB0DBEN_POSN                    equ 0002h
RXB0CON_RXB0DBEN_POSITION                equ 0002h
RXB0CON_RXB0DBEN_SIZE                    equ 0001h
RXB0CON_RXB0DBEN_LENGTH                  equ 0001h
RXB0CON_RXB0DBEN_MASK                    equ 0004h
RXB0CON_RXRTRRO_POSN                     equ 0003h
RXB0CON_RXRTRRO_POSITION                 equ 0003h
RXB0CON_RXRTRRO_SIZE                     equ 0001h
RXB0CON_RXRTRRO_LENGTH                   equ 0001h
RXB0CON_RXRTRRO_MASK                     equ 0008h
RXB0CON_RXM0_POSN                        equ 0005h
RXB0CON_RXM0_POSITION                    equ 0005h
RXB0CON_RXM0_SIZE                        equ 0001h
RXB0CON_RXM0_LENGTH                      equ 0001h
RXB0CON_RXM0_MASK                        equ 0020h
RXB0CON_RXM1_POSN                        equ 0006h
RXB0CON_RXM1_POSITION                    equ 0006h
RXB0CON_RXM1_SIZE                        equ 0001h
RXB0CON_RXM1_LENGTH                      equ 0001h
RXB0CON_RXM1_MASK                        equ 0040h
RXB0CON_RXFUL_POSN                       equ 0007h
RXB0CON_RXFUL_POSITION                   equ 0007h
RXB0CON_RXFUL_SIZE                       equ 0001h
RXB0CON_RXFUL_LENGTH                     equ 0001h
RXB0CON_RXFUL_MASK                       equ 0080h
RXB0CON_RXB0FILHIT0_POSN                 equ 0000h
RXB0CON_RXB0FILHIT0_POSITION             equ 0000h
RXB0CON_RXB0FILHIT0_SIZE                 equ 0001h
RXB0CON_RXB0FILHIT0_LENGTH               equ 0001h
RXB0CON_RXB0FILHIT0_MASK                 equ 0001h
RXB0CON_RXB0FILHIT1_POSN                 equ 0001h
RXB0CON_RXB0FILHIT1_POSITION             equ 0001h
RXB0CON_RXB0FILHIT1_SIZE                 equ 0001h
RXB0CON_RXB0FILHIT1_LENGTH               equ 0001h
RXB0CON_RXB0FILHIT1_MASK                 equ 0002h
RXB0CON_RXB0FILHIT2_POSN                 equ 0002h
RXB0CON_RXB0FILHIT2_POSITION             equ 0002h
RXB0CON_RXB0FILHIT2_SIZE                 equ 0001h
RXB0CON_RXB0FILHIT2_LENGTH               equ 0001h
RXB0CON_RXB0FILHIT2_MASK                 equ 0004h
RXB0CON_RXB0FILHIT3_POSN                 equ 0003h
RXB0CON_RXB0FILHIT3_POSITION             equ 0003h
RXB0CON_RXB0FILHIT3_SIZE                 equ 0001h
RXB0CON_RXB0FILHIT3_LENGTH               equ 0001h
RXB0CON_RXB0FILHIT3_MASK                 equ 0008h
RXB0CON_RXB0M0_POSN                      equ 0005h
RXB0CON_RXB0M0_POSITION                  equ 0005h
RXB0CON_RXB0M0_SIZE                      equ 0001h
RXB0CON_RXB0M0_LENGTH                    equ 0001h
RXB0CON_RXB0M0_MASK                      equ 0020h
RXB0CON_RXB0M1_POSN                      equ 0006h
RXB0CON_RXB0M1_POSITION                  equ 0006h
RXB0CON_RXB0M1_SIZE                      equ 0001h
RXB0CON_RXB0M1_LENGTH                    equ 0001h
RXB0CON_RXB0M1_MASK                      equ 0040h
RXB0CON_RXB0FUL_POSN                     equ 0007h
RXB0CON_RXB0FUL_POSITION                 equ 0007h
RXB0CON_RXB0FUL_SIZE                     equ 0001h
RXB0CON_RXB0FUL_LENGTH                   equ 0001h
RXB0CON_RXB0FUL_MASK                     equ 0080h
RXB0CON_RXB0RTRR0_POSN                   equ 0003h
RXB0CON_RXB0RTRR0_POSITION               equ 0003h
RXB0CON_RXB0RTRR0_SIZE                   equ 0001h
RXB0CON_RXB0RTRR0_LENGTH                 equ 0001h
RXB0CON_RXB0RTRR0_MASK                   equ 0008h
RXB0CON_RXB0RTRRO_POSN                   equ 0005h
RXB0CON_RXB0RTRRO_POSITION               equ 0005h
RXB0CON_RXB0RTRRO_SIZE                   equ 0001h
RXB0CON_RXB0RTRRO_LENGTH                 equ 0001h
RXB0CON_RXB0RTRRO_MASK                   equ 0020h

// Register: RXB0SIDH
#define RXB0SIDH RXB0SIDH
RXB0SIDH                                 equ 0F61h
// bitfield definitions
RXB0SIDH_SID3_POSN                       equ 0000h
RXB0SIDH_SID3_POSITION                   equ 0000h
RXB0SIDH_SID3_SIZE                       equ 0001h
RXB0SIDH_SID3_LENGTH                     equ 0001h
RXB0SIDH_SID3_MASK                       equ 0001h
RXB0SIDH_SID4_POSN                       equ 0001h
RXB0SIDH_SID4_POSITION                   equ 0001h
RXB0SIDH_SID4_SIZE                       equ 0001h
RXB0SIDH_SID4_LENGTH                     equ 0001h
RXB0SIDH_SID4_MASK                       equ 0002h
RXB0SIDH_SID5_POSN                       equ 0002h
RXB0SIDH_SID5_POSITION                   equ 0002h
RXB0SIDH_SID5_SIZE                       equ 0001h
RXB0SIDH_SID5_LENGTH                     equ 0001h
RXB0SIDH_SID5_MASK                       equ 0004h
RXB0SIDH_SID6_POSN                       equ 0003h
RXB0SIDH_SID6_POSITION                   equ 0003h
RXB0SIDH_SID6_SIZE                       equ 0001h
RXB0SIDH_SID6_LENGTH                     equ 0001h
RXB0SIDH_SID6_MASK                       equ 0008h
RXB0SIDH_SID7_POSN                       equ 0004h
RXB0SIDH_SID7_POSITION                   equ 0004h
RXB0SIDH_SID7_SIZE                       equ 0001h
RXB0SIDH_SID7_LENGTH                     equ 0001h
RXB0SIDH_SID7_MASK                       equ 0010h
RXB0SIDH_SID8_POSN                       equ 0005h
RXB0SIDH_SID8_POSITION                   equ 0005h
RXB0SIDH_SID8_SIZE                       equ 0001h
RXB0SIDH_SID8_LENGTH                     equ 0001h
RXB0SIDH_SID8_MASK                       equ 0020h
RXB0SIDH_SID9_POSN                       equ 0006h
RXB0SIDH_SID9_POSITION                   equ 0006h
RXB0SIDH_SID9_SIZE                       equ 0001h
RXB0SIDH_SID9_LENGTH                     equ 0001h
RXB0SIDH_SID9_MASK                       equ 0040h
RXB0SIDH_SID10_POSN                      equ 0007h
RXB0SIDH_SID10_POSITION                  equ 0007h
RXB0SIDH_SID10_SIZE                      equ 0001h
RXB0SIDH_SID10_LENGTH                    equ 0001h
RXB0SIDH_SID10_MASK                      equ 0080h
RXB0SIDH_RXB0SID3_POSN                   equ 0000h
RXB0SIDH_RXB0SID3_POSITION               equ 0000h
RXB0SIDH_RXB0SID3_SIZE                   equ 0001h
RXB0SIDH_RXB0SID3_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID3_MASK                   equ 0001h
RXB0SIDH_RXB0SID4_POSN                   equ 0001h
RXB0SIDH_RXB0SID4_POSITION               equ 0001h
RXB0SIDH_RXB0SID4_SIZE                   equ 0001h
RXB0SIDH_RXB0SID4_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID4_MASK                   equ 0002h
RXB0SIDH_RXB0SID5_POSN                   equ 0002h
RXB0SIDH_RXB0SID5_POSITION               equ 0002h
RXB0SIDH_RXB0SID5_SIZE                   equ 0001h
RXB0SIDH_RXB0SID5_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID5_MASK                   equ 0004h
RXB0SIDH_RXB0SID6_POSN                   equ 0003h
RXB0SIDH_RXB0SID6_POSITION               equ 0003h
RXB0SIDH_RXB0SID6_SIZE                   equ 0001h
RXB0SIDH_RXB0SID6_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID6_MASK                   equ 0008h
RXB0SIDH_RXB0SID7_POSN                   equ 0004h
RXB0SIDH_RXB0SID7_POSITION               equ 0004h
RXB0SIDH_RXB0SID7_SIZE                   equ 0001h
RXB0SIDH_RXB0SID7_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID7_MASK                   equ 0010h
RXB0SIDH_RXB0SID8_POSN                   equ 0005h
RXB0SIDH_RXB0SID8_POSITION               equ 0005h
RXB0SIDH_RXB0SID8_SIZE                   equ 0001h
RXB0SIDH_RXB0SID8_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID8_MASK                   equ 0020h
RXB0SIDH_RXB0SID9_POSN                   equ 0006h
RXB0SIDH_RXB0SID9_POSITION               equ 0006h
RXB0SIDH_RXB0SID9_SIZE                   equ 0001h
RXB0SIDH_RXB0SID9_LENGTH                 equ 0001h
RXB0SIDH_RXB0SID9_MASK                   equ 0040h
RXB0SIDH_RXB0SID10_POSN                  equ 0007h
RXB0SIDH_RXB0SID10_POSITION              equ 0007h
RXB0SIDH_RXB0SID10_SIZE                  equ 0001h
RXB0SIDH_RXB0SID10_LENGTH                equ 0001h
RXB0SIDH_RXB0SID10_MASK                  equ 0080h

// Register: RXB0SIDL
#define RXB0SIDL RXB0SIDL
RXB0SIDL                                 equ 0F62h
// bitfield definitions
RXB0SIDL_EID16_POSN                      equ 0000h
RXB0SIDL_EID16_POSITION                  equ 0000h
RXB0SIDL_EID16_SIZE                      equ 0001h
RXB0SIDL_EID16_LENGTH                    equ 0001h
RXB0SIDL_EID16_MASK                      equ 0001h
RXB0SIDL_EID17_POSN                      equ 0001h
RXB0SIDL_EID17_POSITION                  equ 0001h
RXB0SIDL_EID17_SIZE                      equ 0001h
RXB0SIDL_EID17_LENGTH                    equ 0001h
RXB0SIDL_EID17_MASK                      equ 0002h
RXB0SIDL_EXID_POSN                       equ 0003h
RXB0SIDL_EXID_POSITION                   equ 0003h
RXB0SIDL_EXID_SIZE                       equ 0001h
RXB0SIDL_EXID_LENGTH                     equ 0001h
RXB0SIDL_EXID_MASK                       equ 0008h
RXB0SIDL_SRR_POSN                        equ 0004h
RXB0SIDL_SRR_POSITION                    equ 0004h
RXB0SIDL_SRR_SIZE                        equ 0001h
RXB0SIDL_SRR_LENGTH                      equ 0001h
RXB0SIDL_SRR_MASK                        equ 0010h
RXB0SIDL_SID0_POSN                       equ 0005h
RXB0SIDL_SID0_POSITION                   equ 0005h
RXB0SIDL_SID0_SIZE                       equ 0001h
RXB0SIDL_SID0_LENGTH                     equ 0001h
RXB0SIDL_SID0_MASK                       equ 0020h
RXB0SIDL_SID1_POSN                       equ 0006h
RXB0SIDL_SID1_POSITION                   equ 0006h
RXB0SIDL_SID1_SIZE                       equ 0001h
RXB0SIDL_SID1_LENGTH                     equ 0001h
RXB0SIDL_SID1_MASK                       equ 0040h
RXB0SIDL_SID2_POSN                       equ 0007h
RXB0SIDL_SID2_POSITION                   equ 0007h
RXB0SIDL_SID2_SIZE                       equ 0001h
RXB0SIDL_SID2_LENGTH                     equ 0001h
RXB0SIDL_SID2_MASK                       equ 0080h
RXB0SIDL_RXB0EID16_POSN                  equ 0000h
RXB0SIDL_RXB0EID16_POSITION              equ 0000h
RXB0SIDL_RXB0EID16_SIZE                  equ 0001h
RXB0SIDL_RXB0EID16_LENGTH                equ 0001h
RXB0SIDL_RXB0EID16_MASK                  equ 0001h
RXB0SIDL_RXB0EID17_POSN                  equ 0001h
RXB0SIDL_RXB0EID17_POSITION              equ 0001h
RXB0SIDL_RXB0EID17_SIZE                  equ 0001h
RXB0SIDL_RXB0EID17_LENGTH                equ 0001h
RXB0SIDL_RXB0EID17_MASK                  equ 0002h
RXB0SIDL_RXB0EXID_POSN                   equ 0003h
RXB0SIDL_RXB0EXID_POSITION               equ 0003h
RXB0SIDL_RXB0EXID_SIZE                   equ 0001h
RXB0SIDL_RXB0EXID_LENGTH                 equ 0001h
RXB0SIDL_RXB0EXID_MASK                   equ 0008h
RXB0SIDL_RXB0SRR_POSN                    equ 0004h
RXB0SIDL_RXB0SRR_POSITION                equ 0004h
RXB0SIDL_RXB0SRR_SIZE                    equ 0001h
RXB0SIDL_RXB0SRR_LENGTH                  equ 0001h
RXB0SIDL_RXB0SRR_MASK                    equ 0010h
RXB0SIDL_RXB0SID0_POSN                   equ 0005h
RXB0SIDL_RXB0SID0_POSITION               equ 0005h
RXB0SIDL_RXB0SID0_SIZE                   equ 0001h
RXB0SIDL_RXB0SID0_LENGTH                 equ 0001h
RXB0SIDL_RXB0SID0_MASK                   equ 0020h
RXB0SIDL_RXB0SID1_POSN                   equ 0006h
RXB0SIDL_RXB0SID1_POSITION               equ 0006h
RXB0SIDL_RXB0SID1_SIZE                   equ 0001h
RXB0SIDL_RXB0SID1_LENGTH                 equ 0001h
RXB0SIDL_RXB0SID1_MASK                   equ 0040h
RXB0SIDL_RXB0SID2_POSN                   equ 0007h
RXB0SIDL_RXB0SID2_POSITION               equ 0007h
RXB0SIDL_RXB0SID2_SIZE                   equ 0001h
RXB0SIDL_RXB0SID2_LENGTH                 equ 0001h
RXB0SIDL_RXB0SID2_MASK                   equ 0080h

// Register: RXB0EIDH
#define RXB0EIDH RXB0EIDH
RXB0EIDH                                 equ 0F63h
// bitfield definitions
RXB0EIDH_EID8_POSN                       equ 0000h
RXB0EIDH_EID8_POSITION                   equ 0000h
RXB0EIDH_EID8_SIZE                       equ 0001h
RXB0EIDH_EID8_LENGTH                     equ 0001h
RXB0EIDH_EID8_MASK                       equ 0001h
RXB0EIDH_EID9_POSN                       equ 0001h
RXB0EIDH_EID9_POSITION                   equ 0001h
RXB0EIDH_EID9_SIZE                       equ 0001h
RXB0EIDH_EID9_LENGTH                     equ 0001h
RXB0EIDH_EID9_MASK                       equ 0002h
RXB0EIDH_EID10_POSN                      equ 0002h
RXB0EIDH_EID10_POSITION                  equ 0002h
RXB0EIDH_EID10_SIZE                      equ 0001h
RXB0EIDH_EID10_LENGTH                    equ 0001h
RXB0EIDH_EID10_MASK                      equ 0004h
RXB0EIDH_EID11_POSN                      equ 0003h
RXB0EIDH_EID11_POSITION                  equ 0003h
RXB0EIDH_EID11_SIZE                      equ 0001h
RXB0EIDH_EID11_LENGTH                    equ 0001h
RXB0EIDH_EID11_MASK                      equ 0008h
RXB0EIDH_EID12_POSN                      equ 0004h
RXB0EIDH_EID12_POSITION                  equ 0004h
RXB0EIDH_EID12_SIZE                      equ 0001h
RXB0EIDH_EID12_LENGTH                    equ 0001h
RXB0EIDH_EID12_MASK                      equ 0010h
RXB0EIDH_EID13_POSN                      equ 0005h
RXB0EIDH_EID13_POSITION                  equ 0005h
RXB0EIDH_EID13_SIZE                      equ 0001h
RXB0EIDH_EID13_LENGTH                    equ 0001h
RXB0EIDH_EID13_MASK                      equ 0020h
RXB0EIDH_EID14_POSN                      equ 0006h
RXB0EIDH_EID14_POSITION                  equ 0006h
RXB0EIDH_EID14_SIZE                      equ 0001h
RXB0EIDH_EID14_LENGTH                    equ 0001h
RXB0EIDH_EID14_MASK                      equ 0040h
RXB0EIDH_EID15_POSN                      equ 0007h
RXB0EIDH_EID15_POSITION                  equ 0007h
RXB0EIDH_EID15_SIZE                      equ 0001h
RXB0EIDH_EID15_LENGTH                    equ 0001h
RXB0EIDH_EID15_MASK                      equ 0080h
RXB0EIDH_RXB0EID8_POSN                   equ 0000h
RXB0EIDH_RXB0EID8_POSITION               equ 0000h
RXB0EIDH_RXB0EID8_SIZE                   equ 0001h
RXB0EIDH_RXB0EID8_LENGTH                 equ 0001h
RXB0EIDH_RXB0EID8_MASK                   equ 0001h
RXB0EIDH_RXB0EID9_POSN                   equ 0001h
RXB0EIDH_RXB0EID9_POSITION               equ 0001h
RXB0EIDH_RXB0EID9_SIZE                   equ 0001h
RXB0EIDH_RXB0EID9_LENGTH                 equ 0001h
RXB0EIDH_RXB0EID9_MASK                   equ 0002h
RXB0EIDH_RXB0EID10_POSN                  equ 0002h
RXB0EIDH_RXB0EID10_POSITION              equ 0002h
RXB0EIDH_RXB0EID10_SIZE                  equ 0001h
RXB0EIDH_RXB0EID10_LENGTH                equ 0001h
RXB0EIDH_RXB0EID10_MASK                  equ 0004h
RXB0EIDH_RXB0EID11_POSN                  equ 0003h
RXB0EIDH_RXB0EID11_POSITION              equ 0003h
RXB0EIDH_RXB0EID11_SIZE                  equ 0001h
RXB0EIDH_RXB0EID11_LENGTH                equ 0001h
RXB0EIDH_RXB0EID11_MASK                  equ 0008h
RXB0EIDH_RXB0EID12_POSN                  equ 0004h
RXB0EIDH_RXB0EID12_POSITION              equ 0004h
RXB0EIDH_RXB0EID12_SIZE                  equ 0001h
RXB0EIDH_RXB0EID12_LENGTH                equ 0001h
RXB0EIDH_RXB0EID12_MASK                  equ 0010h
RXB0EIDH_RXB0EID13_POSN                  equ 0005h
RXB0EIDH_RXB0EID13_POSITION              equ 0005h
RXB0EIDH_RXB0EID13_SIZE                  equ 0001h
RXB0EIDH_RXB0EID13_LENGTH                equ 0001h
RXB0EIDH_RXB0EID13_MASK                  equ 0020h
RXB0EIDH_RXB0EID14_POSN                  equ 0006h
RXB0EIDH_RXB0EID14_POSITION              equ 0006h
RXB0EIDH_RXB0EID14_SIZE                  equ 0001h
RXB0EIDH_RXB0EID14_LENGTH                equ 0001h
RXB0EIDH_RXB0EID14_MASK                  equ 0040h
RXB0EIDH_RXB0EID15_POSN                  equ 0007h
RXB0EIDH_RXB0EID15_POSITION              equ 0007h
RXB0EIDH_RXB0EID15_SIZE                  equ 0001h
RXB0EIDH_RXB0EID15_LENGTH                equ 0001h
RXB0EIDH_RXB0EID15_MASK                  equ 0080h

// Register: RXB0EIDL
#define RXB0EIDL RXB0EIDL
RXB0EIDL                                 equ 0F64h
// bitfield definitions
RXB0EIDL_EID0_POSN                       equ 0000h
RXB0EIDL_EID0_POSITION                   equ 0000h
RXB0EIDL_EID0_SIZE                       equ 0001h
RXB0EIDL_EID0_LENGTH                     equ 0001h
RXB0EIDL_EID0_MASK                       equ 0001h
RXB0EIDL_EID1_POSN                       equ 0001h
RXB0EIDL_EID1_POSITION                   equ 0001h
RXB0EIDL_EID1_SIZE                       equ 0001h
RXB0EIDL_EID1_LENGTH                     equ 0001h
RXB0EIDL_EID1_MASK                       equ 0002h
RXB0EIDL_EID2_POSN                       equ 0002h
RXB0EIDL_EID2_POSITION                   equ 0002h
RXB0EIDL_EID2_SIZE                       equ 0001h
RXB0EIDL_EID2_LENGTH                     equ 0001h
RXB0EIDL_EID2_MASK                       equ 0004h
RXB0EIDL_EID3_POSN                       equ 0003h
RXB0EIDL_EID3_POSITION                   equ 0003h
RXB0EIDL_EID3_SIZE                       equ 0001h
RXB0EIDL_EID3_LENGTH                     equ 0001h
RXB0EIDL_EID3_MASK                       equ 0008h
RXB0EIDL_EID4_POSN                       equ 0004h
RXB0EIDL_EID4_POSITION                   equ 0004h
RXB0EIDL_EID4_SIZE                       equ 0001h
RXB0EIDL_EID4_LENGTH                     equ 0001h
RXB0EIDL_EID4_MASK                       equ 0010h
RXB0EIDL_EID5_POSN                       equ 0005h
RXB0EIDL_EID5_POSITION                   equ 0005h
RXB0EIDL_EID5_SIZE                       equ 0001h
RXB0EIDL_EID5_LENGTH                     equ 0001h
RXB0EIDL_EID5_MASK                       equ 0020h
RXB0EIDL_EID6_POSN                       equ 0006h
RXB0EIDL_EID6_POSITION                   equ 0006h
RXB0EIDL_EID6_SIZE                       equ 0001h
RXB0EIDL_EID6_LENGTH                     equ 0001h
RXB0EIDL_EID6_MASK                       equ 0040h
RXB0EIDL_EID7_POSN                       equ 0007h
RXB0EIDL_EID7_POSITION                   equ 0007h
RXB0EIDL_EID7_SIZE                       equ 0001h
RXB0EIDL_EID7_LENGTH                     equ 0001h
RXB0EIDL_EID7_MASK                       equ 0080h
RXB0EIDL_RXB0EID0_POSN                   equ 0000h
RXB0EIDL_RXB0EID0_POSITION               equ 0000h
RXB0EIDL_RXB0EID0_SIZE                   equ 0001h
RXB0EIDL_RXB0EID0_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID0_MASK                   equ 0001h
RXB0EIDL_RXB0EID1_POSN                   equ 0001h
RXB0EIDL_RXB0EID1_POSITION               equ 0001h
RXB0EIDL_RXB0EID1_SIZE                   equ 0001h
RXB0EIDL_RXB0EID1_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID1_MASK                   equ 0002h
RXB0EIDL_RXB0EID2_POSN                   equ 0002h
RXB0EIDL_RXB0EID2_POSITION               equ 0002h
RXB0EIDL_RXB0EID2_SIZE                   equ 0001h
RXB0EIDL_RXB0EID2_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID2_MASK                   equ 0004h
RXB0EIDL_RXB0EID3_POSN                   equ 0003h
RXB0EIDL_RXB0EID3_POSITION               equ 0003h
RXB0EIDL_RXB0EID3_SIZE                   equ 0001h
RXB0EIDL_RXB0EID3_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID3_MASK                   equ 0008h
RXB0EIDL_RXB0EID4_POSN                   equ 0004h
RXB0EIDL_RXB0EID4_POSITION               equ 0004h
RXB0EIDL_RXB0EID4_SIZE                   equ 0001h
RXB0EIDL_RXB0EID4_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID4_MASK                   equ 0010h
RXB0EIDL_RXB0EID5_POSN                   equ 0005h
RXB0EIDL_RXB0EID5_POSITION               equ 0005h
RXB0EIDL_RXB0EID5_SIZE                   equ 0001h
RXB0EIDL_RXB0EID5_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID5_MASK                   equ 0020h
RXB0EIDL_RXB0EID6_POSN                   equ 0006h
RXB0EIDL_RXB0EID6_POSITION               equ 0006h
RXB0EIDL_RXB0EID6_SIZE                   equ 0001h
RXB0EIDL_RXB0EID6_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID6_MASK                   equ 0040h
RXB0EIDL_RXB0EID7_POSN                   equ 0007h
RXB0EIDL_RXB0EID7_POSITION               equ 0007h
RXB0EIDL_RXB0EID7_SIZE                   equ 0001h
RXB0EIDL_RXB0EID7_LENGTH                 equ 0001h
RXB0EIDL_RXB0EID7_MASK                   equ 0080h

// Register: RXB0DLC
#define RXB0DLC RXB0DLC
RXB0DLC                                  equ 0F65h
// bitfield definitions
RXB0DLC_DLC0_POSN                        equ 0000h
RXB0DLC_DLC0_POSITION                    equ 0000h
RXB0DLC_DLC0_SIZE                        equ 0001h
RXB0DLC_DLC0_LENGTH                      equ 0001h
RXB0DLC_DLC0_MASK                        equ 0001h
RXB0DLC_DLC1_POSN                        equ 0001h
RXB0DLC_DLC1_POSITION                    equ 0001h
RXB0DLC_DLC1_SIZE                        equ 0001h
RXB0DLC_DLC1_LENGTH                      equ 0001h
RXB0DLC_DLC1_MASK                        equ 0002h
RXB0DLC_DLC2_POSN                        equ 0002h
RXB0DLC_DLC2_POSITION                    equ 0002h
RXB0DLC_DLC2_SIZE                        equ 0001h
RXB0DLC_DLC2_LENGTH                      equ 0001h
RXB0DLC_DLC2_MASK                        equ 0004h
RXB0DLC_DLC3_POSN                        equ 0003h
RXB0DLC_DLC3_POSITION                    equ 0003h
RXB0DLC_DLC3_SIZE                        equ 0001h
RXB0DLC_DLC3_LENGTH                      equ 0001h
RXB0DLC_DLC3_MASK                        equ 0008h
RXB0DLC_RB0_POSN                         equ 0004h
RXB0DLC_RB0_POSITION                     equ 0004h
RXB0DLC_RB0_SIZE                         equ 0001h
RXB0DLC_RB0_LENGTH                       equ 0001h
RXB0DLC_RB0_MASK                         equ 0010h
RXB0DLC_RB1_POSN                         equ 0005h
RXB0DLC_RB1_POSITION                     equ 0005h
RXB0DLC_RB1_SIZE                         equ 0001h
RXB0DLC_RB1_LENGTH                       equ 0001h
RXB0DLC_RB1_MASK                         equ 0020h
RXB0DLC_RXRTR_POSN                       equ 0006h
RXB0DLC_RXRTR_POSITION                   equ 0006h
RXB0DLC_RXRTR_SIZE                       equ 0001h
RXB0DLC_RXRTR_LENGTH                     equ 0001h
RXB0DLC_RXRTR_MASK                       equ 0040h
RXB0DLC_RESB0_POSN                       equ 0004h
RXB0DLC_RESB0_POSITION                   equ 0004h
RXB0DLC_RESB0_SIZE                       equ 0001h
RXB0DLC_RESB0_LENGTH                     equ 0001h
RXB0DLC_RESB0_MASK                       equ 0010h
RXB0DLC_RESB1_POSN                       equ 0005h
RXB0DLC_RESB1_POSITION                   equ 0005h
RXB0DLC_RESB1_SIZE                       equ 0001h
RXB0DLC_RESB1_LENGTH                     equ 0001h
RXB0DLC_RESB1_MASK                       equ 0020h
RXB0DLC_RXB0DLC0_POSN                    equ 0000h
RXB0DLC_RXB0DLC0_POSITION                equ 0000h
RXB0DLC_RXB0DLC0_SIZE                    equ 0001h
RXB0DLC_RXB0DLC0_LENGTH                  equ 0001h
RXB0DLC_RXB0DLC0_MASK                    equ 0001h
RXB0DLC_RXB0DLC1_POSN                    equ 0001h
RXB0DLC_RXB0DLC1_POSITION                equ 0001h
RXB0DLC_RXB0DLC1_SIZE                    equ 0001h
RXB0DLC_RXB0DLC1_LENGTH                  equ 0001h
RXB0DLC_RXB0DLC1_MASK                    equ 0002h
RXB0DLC_RXB0DLC2_POSN                    equ 0002h
RXB0DLC_RXB0DLC2_POSITION                equ 0002h
RXB0DLC_RXB0DLC2_SIZE                    equ 0001h
RXB0DLC_RXB0DLC2_LENGTH                  equ 0001h
RXB0DLC_RXB0DLC2_MASK                    equ 0004h
RXB0DLC_RXB0DLC3_POSN                    equ 0003h
RXB0DLC_RXB0DLC3_POSITION                equ 0003h
RXB0DLC_RXB0DLC3_SIZE                    equ 0001h
RXB0DLC_RXB0DLC3_LENGTH                  equ 0001h
RXB0DLC_RXB0DLC3_MASK                    equ 0008h
RXB0DLC_RXB0RB0_POSN                     equ 0004h
RXB0DLC_RXB0RB0_POSITION                 equ 0004h
RXB0DLC_RXB0RB0_SIZE                     equ 0001h
RXB0DLC_RXB0RB0_LENGTH                   equ 0001h
RXB0DLC_RXB0RB0_MASK                     equ 0010h
RXB0DLC_RXB0RB1_POSN                     equ 0005h
RXB0DLC_RXB0RB1_POSITION                 equ 0005h
RXB0DLC_RXB0RB1_SIZE                     equ 0001h
RXB0DLC_RXB0RB1_LENGTH                   equ 0001h
RXB0DLC_RXB0RB1_MASK                     equ 0020h
RXB0DLC_RXB0RTR_POSN                     equ 0006h
RXB0DLC_RXB0RTR_POSITION                 equ 0006h
RXB0DLC_RXB0RTR_SIZE                     equ 0001h
RXB0DLC_RXB0RTR_LENGTH                   equ 0001h
RXB0DLC_RXB0RTR_MASK                     equ 0040h

// Register: RXB0D0
#define RXB0D0 RXB0D0
RXB0D0                                   equ 0F66h
// bitfield definitions
RXB0D0_RXB0D00_POSN                      equ 0000h
RXB0D0_RXB0D00_POSITION                  equ 0000h
RXB0D0_RXB0D00_SIZE                      equ 0001h
RXB0D0_RXB0D00_LENGTH                    equ 0001h
RXB0D0_RXB0D00_MASK                      equ 0001h
RXB0D0_RXB0D01_POSN                      equ 0001h
RXB0D0_RXB0D01_POSITION                  equ 0001h
RXB0D0_RXB0D01_SIZE                      equ 0001h
RXB0D0_RXB0D01_LENGTH                    equ 0001h
RXB0D0_RXB0D01_MASK                      equ 0002h
RXB0D0_RXB0D02_POSN                      equ 0002h
RXB0D0_RXB0D02_POSITION                  equ 0002h
RXB0D0_RXB0D02_SIZE                      equ 0001h
RXB0D0_RXB0D02_LENGTH                    equ 0001h
RXB0D0_RXB0D02_MASK                      equ 0004h
RXB0D0_RXB0D03_POSN                      equ 0003h
RXB0D0_RXB0D03_POSITION                  equ 0003h
RXB0D0_RXB0D03_SIZE                      equ 0001h
RXB0D0_RXB0D03_LENGTH                    equ 0001h
RXB0D0_RXB0D03_MASK                      equ 0008h
RXB0D0_RXB0D04_POSN                      equ 0004h
RXB0D0_RXB0D04_POSITION                  equ 0004h
RXB0D0_RXB0D04_SIZE                      equ 0001h
RXB0D0_RXB0D04_LENGTH                    equ 0001h
RXB0D0_RXB0D04_MASK                      equ 0010h
RXB0D0_RXB0D05_POSN                      equ 0005h
RXB0D0_RXB0D05_POSITION                  equ 0005h
RXB0D0_RXB0D05_SIZE                      equ 0001h
RXB0D0_RXB0D05_LENGTH                    equ 0001h
RXB0D0_RXB0D05_MASK                      equ 0020h
RXB0D0_RXB0D06_POSN                      equ 0006h
RXB0D0_RXB0D06_POSITION                  equ 0006h
RXB0D0_RXB0D06_SIZE                      equ 0001h
RXB0D0_RXB0D06_LENGTH                    equ 0001h
RXB0D0_RXB0D06_MASK                      equ 0040h
RXB0D0_RXB0D07_POSN                      equ 0007h
RXB0D0_RXB0D07_POSITION                  equ 0007h
RXB0D0_RXB0D07_SIZE                      equ 0001h
RXB0D0_RXB0D07_LENGTH                    equ 0001h
RXB0D0_RXB0D07_MASK                      equ 0080h
RXB0D0_RB0D00_POSN                       equ 0000h
RXB0D0_RB0D00_POSITION                   equ 0000h
RXB0D0_RB0D00_SIZE                       equ 0001h
RXB0D0_RB0D00_LENGTH                     equ 0001h
RXB0D0_RB0D00_MASK                       equ 0001h
RXB0D0_RB0D01_POSN                       equ 0001h
RXB0D0_RB0D01_POSITION                   equ 0001h
RXB0D0_RB0D01_SIZE                       equ 0001h
RXB0D0_RB0D01_LENGTH                     equ 0001h
RXB0D0_RB0D01_MASK                       equ 0002h
RXB0D0_RB0D02_POSN                       equ 0002h
RXB0D0_RB0D02_POSITION                   equ 0002h
RXB0D0_RB0D02_SIZE                       equ 0001h
RXB0D0_RB0D02_LENGTH                     equ 0001h
RXB0D0_RB0D02_MASK                       equ 0004h
RXB0D0_RB0D03_POSN                       equ 0003h
RXB0D0_RB0D03_POSITION                   equ 0003h
RXB0D0_RB0D03_SIZE                       equ 0001h
RXB0D0_RB0D03_LENGTH                     equ 0001h
RXB0D0_RB0D03_MASK                       equ 0008h
RXB0D0_RB0D04_POSN                       equ 0004h
RXB0D0_RB0D04_POSITION                   equ 0004h
RXB0D0_RB0D04_SIZE                       equ 0001h
RXB0D0_RB0D04_LENGTH                     equ 0001h
RXB0D0_RB0D04_MASK                       equ 0010h
RXB0D0_RB0D05_POSN                       equ 0005h
RXB0D0_RB0D05_POSITION                   equ 0005h
RXB0D0_RB0D05_SIZE                       equ 0001h
RXB0D0_RB0D05_LENGTH                     equ 0001h
RXB0D0_RB0D05_MASK                       equ 0020h
RXB0D0_RB0D06_POSN                       equ 0006h
RXB0D0_RB0D06_POSITION                   equ 0006h
RXB0D0_RB0D06_SIZE                       equ 0001h
RXB0D0_RB0D06_LENGTH                     equ 0001h
RXB0D0_RB0D06_MASK                       equ 0040h
RXB0D0_RB0D07_POSN                       equ 0007h
RXB0D0_RB0D07_POSITION                   equ 0007h
RXB0D0_RB0D07_SIZE                       equ 0001h
RXB0D0_RB0D07_LENGTH                     equ 0001h
RXB0D0_RB0D07_MASK                       equ 0080h

// Register: RXB0D1
#define RXB0D1 RXB0D1
RXB0D1                                   equ 0F67h
// bitfield definitions
RXB0D1_RXB0D10_POSN                      equ 0000h
RXB0D1_RXB0D10_POSITION                  equ 0000h
RXB0D1_RXB0D10_SIZE                      equ 0001h
RXB0D1_RXB0D10_LENGTH                    equ 0001h
RXB0D1_RXB0D10_MASK                      equ 0001h
RXB0D1_RXB0D11_POSN                      equ 0001h
RXB0D1_RXB0D11_POSITION                  equ 0001h
RXB0D1_RXB0D11_SIZE                      equ 0001h
RXB0D1_RXB0D11_LENGTH                    equ 0001h
RXB0D1_RXB0D11_MASK                      equ 0002h
RXB0D1_RXB0D12_POSN                      equ 0002h
RXB0D1_RXB0D12_POSITION                  equ 0002h
RXB0D1_RXB0D12_SIZE                      equ 0001h
RXB0D1_RXB0D12_LENGTH                    equ 0001h
RXB0D1_RXB0D12_MASK                      equ 0004h
RXB0D1_RXB0D13_POSN                      equ 0003h
RXB0D1_RXB0D13_POSITION                  equ 0003h
RXB0D1_RXB0D13_SIZE                      equ 0001h
RXB0D1_RXB0D13_LENGTH                    equ 0001h
RXB0D1_RXB0D13_MASK                      equ 0008h
RXB0D1_RXB0D14_POSN                      equ 0004h
RXB0D1_RXB0D14_POSITION                  equ 0004h
RXB0D1_RXB0D14_SIZE                      equ 0001h
RXB0D1_RXB0D14_LENGTH                    equ 0001h
RXB0D1_RXB0D14_MASK                      equ 0010h
RXB0D1_RXB0D15_POSN                      equ 0005h
RXB0D1_RXB0D15_POSITION                  equ 0005h
RXB0D1_RXB0D15_SIZE                      equ 0001h
RXB0D1_RXB0D15_LENGTH                    equ 0001h
RXB0D1_RXB0D15_MASK                      equ 0020h
RXB0D1_RXB0D16_POSN                      equ 0006h
RXB0D1_RXB0D16_POSITION                  equ 0006h
RXB0D1_RXB0D16_SIZE                      equ 0001h
RXB0D1_RXB0D16_LENGTH                    equ 0001h
RXB0D1_RXB0D16_MASK                      equ 0040h
RXB0D1_RXB0D17_POSN                      equ 0007h
RXB0D1_RXB0D17_POSITION                  equ 0007h
RXB0D1_RXB0D17_SIZE                      equ 0001h
RXB0D1_RXB0D17_LENGTH                    equ 0001h
RXB0D1_RXB0D17_MASK                      equ 0080h
RXB0D1_RB0D10_POSN                       equ 0000h
RXB0D1_RB0D10_POSITION                   equ 0000h
RXB0D1_RB0D10_SIZE                       equ 0001h
RXB0D1_RB0D10_LENGTH                     equ 0001h
RXB0D1_RB0D10_MASK                       equ 0001h
RXB0D1_RB0D11_POSN                       equ 0001h
RXB0D1_RB0D11_POSITION                   equ 0001h
RXB0D1_RB0D11_SIZE                       equ 0001h
RXB0D1_RB0D11_LENGTH                     equ 0001h
RXB0D1_RB0D11_MASK                       equ 0002h
RXB0D1_RB0D12_POSN                       equ 0002h
RXB0D1_RB0D12_POSITION                   equ 0002h
RXB0D1_RB0D12_SIZE                       equ 0001h
RXB0D1_RB0D12_LENGTH                     equ 0001h
RXB0D1_RB0D12_MASK                       equ 0004h
RXB0D1_RB0D13_POSN                       equ 0003h
RXB0D1_RB0D13_POSITION                   equ 0003h
RXB0D1_RB0D13_SIZE                       equ 0001h
RXB0D1_RB0D13_LENGTH                     equ 0001h
RXB0D1_RB0D13_MASK                       equ 0008h
RXB0D1_RB0D14_POSN                       equ 0004h
RXB0D1_RB0D14_POSITION                   equ 0004h
RXB0D1_RB0D14_SIZE                       equ 0001h
RXB0D1_RB0D14_LENGTH                     equ 0001h
RXB0D1_RB0D14_MASK                       equ 0010h
RXB0D1_RB0D15_POSN                       equ 0005h
RXB0D1_RB0D15_POSITION                   equ 0005h
RXB0D1_RB0D15_SIZE                       equ 0001h
RXB0D1_RB0D15_LENGTH                     equ 0001h
RXB0D1_RB0D15_MASK                       equ 0020h
RXB0D1_RB0D16_POSN                       equ 0006h
RXB0D1_RB0D16_POSITION                   equ 0006h
RXB0D1_RB0D16_SIZE                       equ 0001h
RXB0D1_RB0D16_LENGTH                     equ 0001h
RXB0D1_RB0D16_MASK                       equ 0040h
RXB0D1_RB0D17_POSN                       equ 0007h
RXB0D1_RB0D17_POSITION                   equ 0007h
RXB0D1_RB0D17_SIZE                       equ 0001h
RXB0D1_RB0D17_LENGTH                     equ 0001h
RXB0D1_RB0D17_MASK                       equ 0080h

// Register: RXB0D2
#define RXB0D2 RXB0D2
RXB0D2                                   equ 0F68h
// bitfield definitions
RXB0D2_RXB0D20_POSN                      equ 0000h
RXB0D2_RXB0D20_POSITION                  equ 0000h
RXB0D2_RXB0D20_SIZE                      equ 0001h
RXB0D2_RXB0D20_LENGTH                    equ 0001h
RXB0D2_RXB0D20_MASK                      equ 0001h
RXB0D2_RXB0D21_POSN                      equ 0001h
RXB0D2_RXB0D21_POSITION                  equ 0001h
RXB0D2_RXB0D21_SIZE                      equ 0001h
RXB0D2_RXB0D21_LENGTH                    equ 0001h
RXB0D2_RXB0D21_MASK                      equ 0002h
RXB0D2_RXB0D22_POSN                      equ 0002h
RXB0D2_RXB0D22_POSITION                  equ 0002h
RXB0D2_RXB0D22_SIZE                      equ 0001h
RXB0D2_RXB0D22_LENGTH                    equ 0001h
RXB0D2_RXB0D22_MASK                      equ 0004h
RXB0D2_RXB0D23_POSN                      equ 0003h
RXB0D2_RXB0D23_POSITION                  equ 0003h
RXB0D2_RXB0D23_SIZE                      equ 0001h
RXB0D2_RXB0D23_LENGTH                    equ 0001h
RXB0D2_RXB0D23_MASK                      equ 0008h
RXB0D2_RXB0D24_POSN                      equ 0004h
RXB0D2_RXB0D24_POSITION                  equ 0004h
RXB0D2_RXB0D24_SIZE                      equ 0001h
RXB0D2_RXB0D24_LENGTH                    equ 0001h
RXB0D2_RXB0D24_MASK                      equ 0010h
RXB0D2_RXB0D25_POSN                      equ 0005h
RXB0D2_RXB0D25_POSITION                  equ 0005h
RXB0D2_RXB0D25_SIZE                      equ 0001h
RXB0D2_RXB0D25_LENGTH                    equ 0001h
RXB0D2_RXB0D25_MASK                      equ 0020h
RXB0D2_RXB0D26_POSN                      equ 0006h
RXB0D2_RXB0D26_POSITION                  equ 0006h
RXB0D2_RXB0D26_SIZE                      equ 0001h
RXB0D2_RXB0D26_LENGTH                    equ 0001h
RXB0D2_RXB0D26_MASK                      equ 0040h
RXB0D2_RXB0D27_POSN                      equ 0007h
RXB0D2_RXB0D27_POSITION                  equ 0007h
RXB0D2_RXB0D27_SIZE                      equ 0001h
RXB0D2_RXB0D27_LENGTH                    equ 0001h
RXB0D2_RXB0D27_MASK                      equ 0080h
RXB0D2_RB0D20_POSN                       equ 0000h
RXB0D2_RB0D20_POSITION                   equ 0000h
RXB0D2_RB0D20_SIZE                       equ 0001h
RXB0D2_RB0D20_LENGTH                     equ 0001h
RXB0D2_RB0D20_MASK                       equ 0001h
RXB0D2_RB0D21_POSN                       equ 0001h
RXB0D2_RB0D21_POSITION                   equ 0001h
RXB0D2_RB0D21_SIZE                       equ 0001h
RXB0D2_RB0D21_LENGTH                     equ 0001h
RXB0D2_RB0D21_MASK                       equ 0002h
RXB0D2_RB0D22_POSN                       equ 0002h
RXB0D2_RB0D22_POSITION                   equ 0002h
RXB0D2_RB0D22_SIZE                       equ 0001h
RXB0D2_RB0D22_LENGTH                     equ 0001h
RXB0D2_RB0D22_MASK                       equ 0004h
RXB0D2_RB0D23_POSN                       equ 0003h
RXB0D2_RB0D23_POSITION                   equ 0003h
RXB0D2_RB0D23_SIZE                       equ 0001h
RXB0D2_RB0D23_LENGTH                     equ 0001h
RXB0D2_RB0D23_MASK                       equ 0008h
RXB0D2_RB0D24_POSN                       equ 0004h
RXB0D2_RB0D24_POSITION                   equ 0004h
RXB0D2_RB0D24_SIZE                       equ 0001h
RXB0D2_RB0D24_LENGTH                     equ 0001h
RXB0D2_RB0D24_MASK                       equ 0010h
RXB0D2_RB0D25_POSN                       equ 0005h
RXB0D2_RB0D25_POSITION                   equ 0005h
RXB0D2_RB0D25_SIZE                       equ 0001h
RXB0D2_RB0D25_LENGTH                     equ 0001h
RXB0D2_RB0D25_MASK                       equ 0020h
RXB0D2_RB0D26_POSN                       equ 0006h
RXB0D2_RB0D26_POSITION                   equ 0006h
RXB0D2_RB0D26_SIZE                       equ 0001h
RXB0D2_RB0D26_LENGTH                     equ 0001h
RXB0D2_RB0D26_MASK                       equ 0040h
RXB0D2_RB0D27_POSN                       equ 0007h
RXB0D2_RB0D27_POSITION                   equ 0007h
RXB0D2_RB0D27_SIZE                       equ 0001h
RXB0D2_RB0D27_LENGTH                     equ 0001h
RXB0D2_RB0D27_MASK                       equ 0080h

// Register: RXB0D3
#define RXB0D3 RXB0D3
RXB0D3                                   equ 0F69h
// bitfield definitions
RXB0D3_RXB0D30_POSN                      equ 0000h
RXB0D3_RXB0D30_POSITION                  equ 0000h
RXB0D3_RXB0D30_SIZE                      equ 0001h
RXB0D3_RXB0D30_LENGTH                    equ 0001h
RXB0D3_RXB0D30_MASK                      equ 0001h
RXB0D3_RXB0D31_POSN                      equ 0001h
RXB0D3_RXB0D31_POSITION                  equ 0001h
RXB0D3_RXB0D31_SIZE                      equ 0001h
RXB0D3_RXB0D31_LENGTH                    equ 0001h
RXB0D3_RXB0D31_MASK                      equ 0002h
RXB0D3_RXB0D32_POSN                      equ 0002h
RXB0D3_RXB0D32_POSITION                  equ 0002h
RXB0D3_RXB0D32_SIZE                      equ 0001h
RXB0D3_RXB0D32_LENGTH                    equ 0001h
RXB0D3_RXB0D32_MASK                      equ 0004h
RXB0D3_RXB0D33_POSN                      equ 0003h
RXB0D3_RXB0D33_POSITION                  equ 0003h
RXB0D3_RXB0D33_SIZE                      equ 0001h
RXB0D3_RXB0D33_LENGTH                    equ 0001h
RXB0D3_RXB0D33_MASK                      equ 0008h
RXB0D3_RXB0D34_POSN                      equ 0004h
RXB0D3_RXB0D34_POSITION                  equ 0004h
RXB0D3_RXB0D34_SIZE                      equ 0001h
RXB0D3_RXB0D34_LENGTH                    equ 0001h
RXB0D3_RXB0D34_MASK                      equ 0010h
RXB0D3_RXB0D35_POSN                      equ 0005h
RXB0D3_RXB0D35_POSITION                  equ 0005h
RXB0D3_RXB0D35_SIZE                      equ 0001h
RXB0D3_RXB0D35_LENGTH                    equ 0001h
RXB0D3_RXB0D35_MASK                      equ 0020h
RXB0D3_RXB0D36_POSN                      equ 0006h
RXB0D3_RXB0D36_POSITION                  equ 0006h
RXB0D3_RXB0D36_SIZE                      equ 0001h
RXB0D3_RXB0D36_LENGTH                    equ 0001h
RXB0D3_RXB0D36_MASK                      equ 0040h
RXB0D3_RXB0D37_POSN                      equ 0007h
RXB0D3_RXB0D37_POSITION                  equ 0007h
RXB0D3_RXB0D37_SIZE                      equ 0001h
RXB0D3_RXB0D37_LENGTH                    equ 0001h
RXB0D3_RXB0D37_MASK                      equ 0080h
RXB0D3_RB0D30_POSN                       equ 0000h
RXB0D3_RB0D30_POSITION                   equ 0000h
RXB0D3_RB0D30_SIZE                       equ 0001h
RXB0D3_RB0D30_LENGTH                     equ 0001h
RXB0D3_RB0D30_MASK                       equ 0001h
RXB0D3_RB0D31_POSN                       equ 0001h
RXB0D3_RB0D31_POSITION                   equ 0001h
RXB0D3_RB0D31_SIZE                       equ 0001h
RXB0D3_RB0D31_LENGTH                     equ 0001h
RXB0D3_RB0D31_MASK                       equ 0002h
RXB0D3_RB0D32_POSN                       equ 0002h
RXB0D3_RB0D32_POSITION                   equ 0002h
RXB0D3_RB0D32_SIZE                       equ 0001h
RXB0D3_RB0D32_LENGTH                     equ 0001h
RXB0D3_RB0D32_MASK                       equ 0004h
RXB0D3_RB0D33_POSN                       equ 0003h
RXB0D3_RB0D33_POSITION                   equ 0003h
RXB0D3_RB0D33_SIZE                       equ 0001h
RXB0D3_RB0D33_LENGTH                     equ 0001h
RXB0D3_RB0D33_MASK                       equ 0008h
RXB0D3_RB0D34_POSN                       equ 0004h
RXB0D3_RB0D34_POSITION                   equ 0004h
RXB0D3_RB0D34_SIZE                       equ 0001h
RXB0D3_RB0D34_LENGTH                     equ 0001h
RXB0D3_RB0D34_MASK                       equ 0010h
RXB0D3_RB0D35_POSN                       equ 0005h
RXB0D3_RB0D35_POSITION                   equ 0005h
RXB0D3_RB0D35_SIZE                       equ 0001h
RXB0D3_RB0D35_LENGTH                     equ 0001h
RXB0D3_RB0D35_MASK                       equ 0020h
RXB0D3_RB0D36_POSN                       equ 0006h
RXB0D3_RB0D36_POSITION                   equ 0006h
RXB0D3_RB0D36_SIZE                       equ 0001h
RXB0D3_RB0D36_LENGTH                     equ 0001h
RXB0D3_RB0D36_MASK                       equ 0040h
RXB0D3_RB0D37_POSN                       equ 0007h
RXB0D3_RB0D37_POSITION                   equ 0007h
RXB0D3_RB0D37_SIZE                       equ 0001h
RXB0D3_RB0D37_LENGTH                     equ 0001h
RXB0D3_RB0D37_MASK                       equ 0080h

// Register: RXB0D4
#define RXB0D4 RXB0D4
RXB0D4                                   equ 0F6Ah
// bitfield definitions
RXB0D4_RXB0D40_POSN                      equ 0000h
RXB0D4_RXB0D40_POSITION                  equ 0000h
RXB0D4_RXB0D40_SIZE                      equ 0001h
RXB0D4_RXB0D40_LENGTH                    equ 0001h
RXB0D4_RXB0D40_MASK                      equ 0001h
RXB0D4_RXB0D41_POSN                      equ 0001h
RXB0D4_RXB0D41_POSITION                  equ 0001h
RXB0D4_RXB0D41_SIZE                      equ 0001h
RXB0D4_RXB0D41_LENGTH                    equ 0001h
RXB0D4_RXB0D41_MASK                      equ 0002h
RXB0D4_RXB0D42_POSN                      equ 0002h
RXB0D4_RXB0D42_POSITION                  equ 0002h
RXB0D4_RXB0D42_SIZE                      equ 0001h
RXB0D4_RXB0D42_LENGTH                    equ 0001h
RXB0D4_RXB0D42_MASK                      equ 0004h
RXB0D4_RXB0D43_POSN                      equ 0003h
RXB0D4_RXB0D43_POSITION                  equ 0003h
RXB0D4_RXB0D43_SIZE                      equ 0001h
RXB0D4_RXB0D43_LENGTH                    equ 0001h
RXB0D4_RXB0D43_MASK                      equ 0008h
RXB0D4_RXB0D44_POSN                      equ 0004h
RXB0D4_RXB0D44_POSITION                  equ 0004h
RXB0D4_RXB0D44_SIZE                      equ 0001h
RXB0D4_RXB0D44_LENGTH                    equ 0001h
RXB0D4_RXB0D44_MASK                      equ 0010h
RXB0D4_RXB0D45_POSN                      equ 0005h
RXB0D4_RXB0D45_POSITION                  equ 0005h
RXB0D4_RXB0D45_SIZE                      equ 0001h
RXB0D4_RXB0D45_LENGTH                    equ 0001h
RXB0D4_RXB0D45_MASK                      equ 0020h
RXB0D4_RXB0D46_POSN                      equ 0006h
RXB0D4_RXB0D46_POSITION                  equ 0006h
RXB0D4_RXB0D46_SIZE                      equ 0001h
RXB0D4_RXB0D46_LENGTH                    equ 0001h
RXB0D4_RXB0D46_MASK                      equ 0040h
RXB0D4_RXB0D47_POSN                      equ 0007h
RXB0D4_RXB0D47_POSITION                  equ 0007h
RXB0D4_RXB0D47_SIZE                      equ 0001h
RXB0D4_RXB0D47_LENGTH                    equ 0001h
RXB0D4_RXB0D47_MASK                      equ 0080h
RXB0D4_RB0D40_POSN                       equ 0000h
RXB0D4_RB0D40_POSITION                   equ 0000h
RXB0D4_RB0D40_SIZE                       equ 0001h
RXB0D4_RB0D40_LENGTH                     equ 0001h
RXB0D4_RB0D40_MASK                       equ 0001h
RXB0D4_RB0D41_POSN                       equ 0001h
RXB0D4_RB0D41_POSITION                   equ 0001h
RXB0D4_RB0D41_SIZE                       equ 0001h
RXB0D4_RB0D41_LENGTH                     equ 0001h
RXB0D4_RB0D41_MASK                       equ 0002h
RXB0D4_RB0D42_POSN                       equ 0002h
RXB0D4_RB0D42_POSITION                   equ 0002h
RXB0D4_RB0D42_SIZE                       equ 0001h
RXB0D4_RB0D42_LENGTH                     equ 0001h
RXB0D4_RB0D42_MASK                       equ 0004h
RXB0D4_RB0D43_POSN                       equ 0003h
RXB0D4_RB0D43_POSITION                   equ 0003h
RXB0D4_RB0D43_SIZE                       equ 0001h
RXB0D4_RB0D43_LENGTH                     equ 0001h
RXB0D4_RB0D43_MASK                       equ 0008h
RXB0D4_RB0D44_POSN                       equ 0004h
RXB0D4_RB0D44_POSITION                   equ 0004h
RXB0D4_RB0D44_SIZE                       equ 0001h
RXB0D4_RB0D44_LENGTH                     equ 0001h
RXB0D4_RB0D44_MASK                       equ 0010h
RXB0D4_RB0D45_POSN                       equ 0005h
RXB0D4_RB0D45_POSITION                   equ 0005h
RXB0D4_RB0D45_SIZE                       equ 0001h
RXB0D4_RB0D45_LENGTH                     equ 0001h
RXB0D4_RB0D45_MASK                       equ 0020h
RXB0D4_RB0D46_POSN                       equ 0006h
RXB0D4_RB0D46_POSITION                   equ 0006h
RXB0D4_RB0D46_SIZE                       equ 0001h
RXB0D4_RB0D46_LENGTH                     equ 0001h
RXB0D4_RB0D46_MASK                       equ 0040h
RXB0D4_RB0D47_POSN                       equ 0007h
RXB0D4_RB0D47_POSITION                   equ 0007h
RXB0D4_RB0D47_SIZE                       equ 0001h
RXB0D4_RB0D47_LENGTH                     equ 0001h
RXB0D4_RB0D47_MASK                       equ 0080h

// Register: RXB0D5
#define RXB0D5 RXB0D5
RXB0D5                                   equ 0F6Bh
// bitfield definitions
RXB0D5_RXB0D50_POSN                      equ 0000h
RXB0D5_RXB0D50_POSITION                  equ 0000h
RXB0D5_RXB0D50_SIZE                      equ 0001h
RXB0D5_RXB0D50_LENGTH                    equ 0001h
RXB0D5_RXB0D50_MASK                      equ 0001h
RXB0D5_RXB0D51_POSN                      equ 0001h
RXB0D5_RXB0D51_POSITION                  equ 0001h
RXB0D5_RXB0D51_SIZE                      equ 0001h
RXB0D5_RXB0D51_LENGTH                    equ 0001h
RXB0D5_RXB0D51_MASK                      equ 0002h
RXB0D5_RXB0D52_POSN                      equ 0002h
RXB0D5_RXB0D52_POSITION                  equ 0002h
RXB0D5_RXB0D52_SIZE                      equ 0001h
RXB0D5_RXB0D52_LENGTH                    equ 0001h
RXB0D5_RXB0D52_MASK                      equ 0004h
RXB0D5_RXB0D53_POSN                      equ 0003h
RXB0D5_RXB0D53_POSITION                  equ 0003h
RXB0D5_RXB0D53_SIZE                      equ 0001h
RXB0D5_RXB0D53_LENGTH                    equ 0001h
RXB0D5_RXB0D53_MASK                      equ 0008h
RXB0D5_RXB0D54_POSN                      equ 0004h
RXB0D5_RXB0D54_POSITION                  equ 0004h
RXB0D5_RXB0D54_SIZE                      equ 0001h
RXB0D5_RXB0D54_LENGTH                    equ 0001h
RXB0D5_RXB0D54_MASK                      equ 0010h
RXB0D5_RXB0D55_POSN                      equ 0005h
RXB0D5_RXB0D55_POSITION                  equ 0005h
RXB0D5_RXB0D55_SIZE                      equ 0001h
RXB0D5_RXB0D55_LENGTH                    equ 0001h
RXB0D5_RXB0D55_MASK                      equ 0020h
RXB0D5_RXB0D56_POSN                      equ 0006h
RXB0D5_RXB0D56_POSITION                  equ 0006h
RXB0D5_RXB0D56_SIZE                      equ 0001h
RXB0D5_RXB0D56_LENGTH                    equ 0001h
RXB0D5_RXB0D56_MASK                      equ 0040h
RXB0D5_RXB0D57_POSN                      equ 0007h
RXB0D5_RXB0D57_POSITION                  equ 0007h
RXB0D5_RXB0D57_SIZE                      equ 0001h
RXB0D5_RXB0D57_LENGTH                    equ 0001h
RXB0D5_RXB0D57_MASK                      equ 0080h
RXB0D5_RB0D50_POSN                       equ 0000h
RXB0D5_RB0D50_POSITION                   equ 0000h
RXB0D5_RB0D50_SIZE                       equ 0001h
RXB0D5_RB0D50_LENGTH                     equ 0001h
RXB0D5_RB0D50_MASK                       equ 0001h
RXB0D5_RB0D51_POSN                       equ 0001h
RXB0D5_RB0D51_POSITION                   equ 0001h
RXB0D5_RB0D51_SIZE                       equ 0001h
RXB0D5_RB0D51_LENGTH                     equ 0001h
RXB0D5_RB0D51_MASK                       equ 0002h
RXB0D5_RB0D52_POSN                       equ 0002h
RXB0D5_RB0D52_POSITION                   equ 0002h
RXB0D5_RB0D52_SIZE                       equ 0001h
RXB0D5_RB0D52_LENGTH                     equ 0001h
RXB0D5_RB0D52_MASK                       equ 0004h
RXB0D5_RB0D53_POSN                       equ 0003h
RXB0D5_RB0D53_POSITION                   equ 0003h
RXB0D5_RB0D53_SIZE                       equ 0001h
RXB0D5_RB0D53_LENGTH                     equ 0001h
RXB0D5_RB0D53_MASK                       equ 0008h
RXB0D5_RB0D54_POSN                       equ 0004h
RXB0D5_RB0D54_POSITION                   equ 0004h
RXB0D5_RB0D54_SIZE                       equ 0001h
RXB0D5_RB0D54_LENGTH                     equ 0001h
RXB0D5_RB0D54_MASK                       equ 0010h
RXB0D5_RB0D55_POSN                       equ 0005h
RXB0D5_RB0D55_POSITION                   equ 0005h
RXB0D5_RB0D55_SIZE                       equ 0001h
RXB0D5_RB0D55_LENGTH                     equ 0001h
RXB0D5_RB0D55_MASK                       equ 0020h
RXB0D5_RB0D56_POSN                       equ 0006h
RXB0D5_RB0D56_POSITION                   equ 0006h
RXB0D5_RB0D56_SIZE                       equ 0001h
RXB0D5_RB0D56_LENGTH                     equ 0001h
RXB0D5_RB0D56_MASK                       equ 0040h
RXB0D5_RB0D57_POSN                       equ 0007h
RXB0D5_RB0D57_POSITION                   equ 0007h
RXB0D5_RB0D57_SIZE                       equ 0001h
RXB0D5_RB0D57_LENGTH                     equ 0001h
RXB0D5_RB0D57_MASK                       equ 0080h

// Register: RXB0D6
#define RXB0D6 RXB0D6
RXB0D6                                   equ 0F6Ch
// bitfield definitions
RXB0D6_RXB0D60_POSN                      equ 0000h
RXB0D6_RXB0D60_POSITION                  equ 0000h
RXB0D6_RXB0D60_SIZE                      equ 0001h
RXB0D6_RXB0D60_LENGTH                    equ 0001h
RXB0D6_RXB0D60_MASK                      equ 0001h
RXB0D6_RXB0D61_POSN                      equ 0001h
RXB0D6_RXB0D61_POSITION                  equ 0001h
RXB0D6_RXB0D61_SIZE                      equ 0001h
RXB0D6_RXB0D61_LENGTH                    equ 0001h
RXB0D6_RXB0D61_MASK                      equ 0002h
RXB0D6_RXB0D62_POSN                      equ 0002h
RXB0D6_RXB0D62_POSITION                  equ 0002h
RXB0D6_RXB0D62_SIZE                      equ 0001h
RXB0D6_RXB0D62_LENGTH                    equ 0001h
RXB0D6_RXB0D62_MASK                      equ 0004h
RXB0D6_RXB0D63_POSN                      equ 0003h
RXB0D6_RXB0D63_POSITION                  equ 0003h
RXB0D6_RXB0D63_SIZE                      equ 0001h
RXB0D6_RXB0D63_LENGTH                    equ 0001h
RXB0D6_RXB0D63_MASK                      equ 0008h
RXB0D6_RXB0D64_POSN                      equ 0004h
RXB0D6_RXB0D64_POSITION                  equ 0004h
RXB0D6_RXB0D64_SIZE                      equ 0001h
RXB0D6_RXB0D64_LENGTH                    equ 0001h
RXB0D6_RXB0D64_MASK                      equ 0010h
RXB0D6_RXB0D65_POSN                      equ 0005h
RXB0D6_RXB0D65_POSITION                  equ 0005h
RXB0D6_RXB0D65_SIZE                      equ 0001h
RXB0D6_RXB0D65_LENGTH                    equ 0001h
RXB0D6_RXB0D65_MASK                      equ 0020h
RXB0D6_RXB0D66_POSN                      equ 0006h
RXB0D6_RXB0D66_POSITION                  equ 0006h
RXB0D6_RXB0D66_SIZE                      equ 0001h
RXB0D6_RXB0D66_LENGTH                    equ 0001h
RXB0D6_RXB0D66_MASK                      equ 0040h
RXB0D6_RXB0D67_POSN                      equ 0007h
RXB0D6_RXB0D67_POSITION                  equ 0007h
RXB0D6_RXB0D67_SIZE                      equ 0001h
RXB0D6_RXB0D67_LENGTH                    equ 0001h
RXB0D6_RXB0D67_MASK                      equ 0080h
RXB0D6_RB0D60_POSN                       equ 0000h
RXB0D6_RB0D60_POSITION                   equ 0000h
RXB0D6_RB0D60_SIZE                       equ 0001h
RXB0D6_RB0D60_LENGTH                     equ 0001h
RXB0D6_RB0D60_MASK                       equ 0001h
RXB0D6_RB0D61_POSN                       equ 0001h
RXB0D6_RB0D61_POSITION                   equ 0001h
RXB0D6_RB0D61_SIZE                       equ 0001h
RXB0D6_RB0D61_LENGTH                     equ 0001h
RXB0D6_RB0D61_MASK                       equ 0002h
RXB0D6_RB0D62_POSN                       equ 0002h
RXB0D6_RB0D62_POSITION                   equ 0002h
RXB0D6_RB0D62_SIZE                       equ 0001h
RXB0D6_RB0D62_LENGTH                     equ 0001h
RXB0D6_RB0D62_MASK                       equ 0004h
RXB0D6_RB0D63_POSN                       equ 0003h
RXB0D6_RB0D63_POSITION                   equ 0003h
RXB0D6_RB0D63_SIZE                       equ 0001h
RXB0D6_RB0D63_LENGTH                     equ 0001h
RXB0D6_RB0D63_MASK                       equ 0008h
RXB0D6_RB0D64_POSN                       equ 0004h
RXB0D6_RB0D64_POSITION                   equ 0004h
RXB0D6_RB0D64_SIZE                       equ 0001h
RXB0D6_RB0D64_LENGTH                     equ 0001h
RXB0D6_RB0D64_MASK                       equ 0010h
RXB0D6_RB0D65_POSN                       equ 0005h
RXB0D6_RB0D65_POSITION                   equ 0005h
RXB0D6_RB0D65_SIZE                       equ 0001h
RXB0D6_RB0D65_LENGTH                     equ 0001h
RXB0D6_RB0D65_MASK                       equ 0020h
RXB0D6_RB0D66_POSN                       equ 0006h
RXB0D6_RB0D66_POSITION                   equ 0006h
RXB0D6_RB0D66_SIZE                       equ 0001h
RXB0D6_RB0D66_LENGTH                     equ 0001h
RXB0D6_RB0D66_MASK                       equ 0040h
RXB0D6_RB0D67_POSN                       equ 0007h
RXB0D6_RB0D67_POSITION                   equ 0007h
RXB0D6_RB0D67_SIZE                       equ 0001h
RXB0D6_RB0D67_LENGTH                     equ 0001h
RXB0D6_RB0D67_MASK                       equ 0080h

// Register: RXB0D7
#define RXB0D7 RXB0D7
RXB0D7                                   equ 0F6Dh
// bitfield definitions
RXB0D7_RXB0D70_POSN                      equ 0000h
RXB0D7_RXB0D70_POSITION                  equ 0000h
RXB0D7_RXB0D70_SIZE                      equ 0001h
RXB0D7_RXB0D70_LENGTH                    equ 0001h
RXB0D7_RXB0D70_MASK                      equ 0001h
RXB0D7_RXB0D71_POSN                      equ 0001h
RXB0D7_RXB0D71_POSITION                  equ 0001h
RXB0D7_RXB0D71_SIZE                      equ 0001h
RXB0D7_RXB0D71_LENGTH                    equ 0001h
RXB0D7_RXB0D71_MASK                      equ 0002h
RXB0D7_RXB0D72_POSN                      equ 0002h
RXB0D7_RXB0D72_POSITION                  equ 0002h
RXB0D7_RXB0D72_SIZE                      equ 0001h
RXB0D7_RXB0D72_LENGTH                    equ 0001h
RXB0D7_RXB0D72_MASK                      equ 0004h
RXB0D7_RXB0D73_POSN                      equ 0003h
RXB0D7_RXB0D73_POSITION                  equ 0003h
RXB0D7_RXB0D73_SIZE                      equ 0001h
RXB0D7_RXB0D73_LENGTH                    equ 0001h
RXB0D7_RXB0D73_MASK                      equ 0008h
RXB0D7_RXB0D74_POSN                      equ 0004h
RXB0D7_RXB0D74_POSITION                  equ 0004h
RXB0D7_RXB0D74_SIZE                      equ 0001h
RXB0D7_RXB0D74_LENGTH                    equ 0001h
RXB0D7_RXB0D74_MASK                      equ 0010h
RXB0D7_RXB0D75_POSN                      equ 0005h
RXB0D7_RXB0D75_POSITION                  equ 0005h
RXB0D7_RXB0D75_SIZE                      equ 0001h
RXB0D7_RXB0D75_LENGTH                    equ 0001h
RXB0D7_RXB0D75_MASK                      equ 0020h
RXB0D7_RXB0D76_POSN                      equ 0006h
RXB0D7_RXB0D76_POSITION                  equ 0006h
RXB0D7_RXB0D76_SIZE                      equ 0001h
RXB0D7_RXB0D76_LENGTH                    equ 0001h
RXB0D7_RXB0D76_MASK                      equ 0040h
RXB0D7_RXB0D77_POSN                      equ 0007h
RXB0D7_RXB0D77_POSITION                  equ 0007h
RXB0D7_RXB0D77_SIZE                      equ 0001h
RXB0D7_RXB0D77_LENGTH                    equ 0001h
RXB0D7_RXB0D77_MASK                      equ 0080h
RXB0D7_RB0D70_POSN                       equ 0000h
RXB0D7_RB0D70_POSITION                   equ 0000h
RXB0D7_RB0D70_SIZE                       equ 0001h
RXB0D7_RB0D70_LENGTH                     equ 0001h
RXB0D7_RB0D70_MASK                       equ 0001h
RXB0D7_RB0D71_POSN                       equ 0001h
RXB0D7_RB0D71_POSITION                   equ 0001h
RXB0D7_RB0D71_SIZE                       equ 0001h
RXB0D7_RB0D71_LENGTH                     equ 0001h
RXB0D7_RB0D71_MASK                       equ 0002h
RXB0D7_RB0D72_POSN                       equ 0002h
RXB0D7_RB0D72_POSITION                   equ 0002h
RXB0D7_RB0D72_SIZE                       equ 0001h
RXB0D7_RB0D72_LENGTH                     equ 0001h
RXB0D7_RB0D72_MASK                       equ 0004h
RXB0D7_RB0D73_POSN                       equ 0003h
RXB0D7_RB0D73_POSITION                   equ 0003h
RXB0D7_RB0D73_SIZE                       equ 0001h
RXB0D7_RB0D73_LENGTH                     equ 0001h
RXB0D7_RB0D73_MASK                       equ 0008h
RXB0D7_RB0D74_POSN                       equ 0004h
RXB0D7_RB0D74_POSITION                   equ 0004h
RXB0D7_RB0D74_SIZE                       equ 0001h
RXB0D7_RB0D74_LENGTH                     equ 0001h
RXB0D7_RB0D74_MASK                       equ 0010h
RXB0D7_RB0D75_POSN                       equ 0005h
RXB0D7_RB0D75_POSITION                   equ 0005h
RXB0D7_RB0D75_SIZE                       equ 0001h
RXB0D7_RB0D75_LENGTH                     equ 0001h
RXB0D7_RB0D75_MASK                       equ 0020h
RXB0D7_RB0D76_POSN                       equ 0006h
RXB0D7_RB0D76_POSITION                   equ 0006h
RXB0D7_RB0D76_SIZE                       equ 0001h
RXB0D7_RB0D76_LENGTH                     equ 0001h
RXB0D7_RB0D76_MASK                       equ 0040h
RXB0D7_RB0D77_POSN                       equ 0007h
RXB0D7_RB0D77_POSITION                   equ 0007h
RXB0D7_RB0D77_SIZE                       equ 0001h
RXB0D7_RB0D77_LENGTH                     equ 0001h
RXB0D7_RB0D77_MASK                       equ 0080h

// Register: CANSTAT
#define CANSTAT CANSTAT
CANSTAT                                  equ 0F6Eh
// bitfield definitions
CANSTAT_ICODE0_POSN                      equ 0001h
CANSTAT_ICODE0_POSITION                  equ 0001h
CANSTAT_ICODE0_SIZE                      equ 0001h
CANSTAT_ICODE0_LENGTH                    equ 0001h
CANSTAT_ICODE0_MASK                      equ 0002h
CANSTAT_ICODE1_POSN                      equ 0002h
CANSTAT_ICODE1_POSITION                  equ 0002h
CANSTAT_ICODE1_SIZE                      equ 0001h
CANSTAT_ICODE1_LENGTH                    equ 0001h
CANSTAT_ICODE1_MASK                      equ 0004h
CANSTAT_ICODE2_POSN                      equ 0003h
CANSTAT_ICODE2_POSITION                  equ 0003h
CANSTAT_ICODE2_SIZE                      equ 0001h
CANSTAT_ICODE2_LENGTH                    equ 0001h
CANSTAT_ICODE2_MASK                      equ 0008h
CANSTAT_OPMODE0_POSN                     equ 0005h
CANSTAT_OPMODE0_POSITION                 equ 0005h
CANSTAT_OPMODE0_SIZE                     equ 0001h
CANSTAT_OPMODE0_LENGTH                   equ 0001h
CANSTAT_OPMODE0_MASK                     equ 0020h
CANSTAT_OPMODE1_POSN                     equ 0006h
CANSTAT_OPMODE1_POSITION                 equ 0006h
CANSTAT_OPMODE1_SIZE                     equ 0001h
CANSTAT_OPMODE1_LENGTH                   equ 0001h
CANSTAT_OPMODE1_MASK                     equ 0040h
CANSTAT_OPMODE2_POSN                     equ 0007h
CANSTAT_OPMODE2_POSITION                 equ 0007h
CANSTAT_OPMODE2_SIZE                     equ 0001h
CANSTAT_OPMODE2_LENGTH                   equ 0001h
CANSTAT_OPMODE2_MASK                     equ 0080h
CANSTAT_EICODE1_POSN                     equ 0001h
CANSTAT_EICODE1_POSITION                 equ 0001h
CANSTAT_EICODE1_SIZE                     equ 0001h
CANSTAT_EICODE1_LENGTH                   equ 0001h
CANSTAT_EICODE1_MASK                     equ 0002h
CANSTAT_EICODE2_POSN                     equ 0002h
CANSTAT_EICODE2_POSITION                 equ 0002h
CANSTAT_EICODE2_SIZE                     equ 0001h
CANSTAT_EICODE2_LENGTH                   equ 0001h
CANSTAT_EICODE2_MASK                     equ 0004h
CANSTAT_EICODE3_POSN                     equ 0003h
CANSTAT_EICODE3_POSITION                 equ 0003h
CANSTAT_EICODE3_SIZE                     equ 0001h
CANSTAT_EICODE3_LENGTH                   equ 0001h
CANSTAT_EICODE3_MASK                     equ 0008h

// Register: CANCON
#define CANCON CANCON
CANCON                                   equ 0F6Fh
// bitfield definitions
CANCON_WIN0_POSN                         equ 0001h
CANCON_WIN0_POSITION                     equ 0001h
CANCON_WIN0_SIZE                         equ 0001h
CANCON_WIN0_LENGTH                       equ 0001h
CANCON_WIN0_MASK                         equ 0002h
CANCON_WIN1_POSN                         equ 0002h
CANCON_WIN1_POSITION                     equ 0002h
CANCON_WIN1_SIZE                         equ 0001h
CANCON_WIN1_LENGTH                       equ 0001h
CANCON_WIN1_MASK                         equ 0004h
CANCON_WIN2_POSN                         equ 0003h
CANCON_WIN2_POSITION                     equ 0003h
CANCON_WIN2_SIZE                         equ 0001h
CANCON_WIN2_LENGTH                       equ 0001h
CANCON_WIN2_MASK                         equ 0008h
CANCON_ABAT_POSN                         equ 0004h
CANCON_ABAT_POSITION                     equ 0004h
CANCON_ABAT_SIZE                         equ 0001h
CANCON_ABAT_LENGTH                       equ 0001h
CANCON_ABAT_MASK                         equ 0010h
CANCON_REQOP0_POSN                       equ 0005h
CANCON_REQOP0_POSITION                   equ 0005h
CANCON_REQOP0_SIZE                       equ 0001h
CANCON_REQOP0_LENGTH                     equ 0001h
CANCON_REQOP0_MASK                       equ 0020h
CANCON_REQOP1_POSN                       equ 0006h
CANCON_REQOP1_POSITION                   equ 0006h
CANCON_REQOP1_SIZE                       equ 0001h
CANCON_REQOP1_LENGTH                     equ 0001h
CANCON_REQOP1_MASK                       equ 0040h
CANCON_REQOP2_POSN                       equ 0007h
CANCON_REQOP2_POSITION                   equ 0007h
CANCON_REQOP2_SIZE                       equ 0001h
CANCON_REQOP2_LENGTH                     equ 0001h
CANCON_REQOP2_MASK                       equ 0080h
CANCON_FP1_POSN                          equ 0001h
CANCON_FP1_POSITION                      equ 0001h
CANCON_FP1_SIZE                          equ 0001h
CANCON_FP1_LENGTH                        equ 0001h
CANCON_FP1_MASK                          equ 0002h
CANCON_FP2_POSN                          equ 0002h
CANCON_FP2_POSITION                      equ 0002h
CANCON_FP2_SIZE                          equ 0001h
CANCON_FP2_LENGTH                        equ 0001h
CANCON_FP2_MASK                          equ 0004h
CANCON_FP3_POSN                          equ 0003h
CANCON_FP3_POSITION                      equ 0003h
CANCON_FP3_SIZE                          equ 0001h
CANCON_FP3_LENGTH                        equ 0001h
CANCON_FP3_MASK                          equ 0008h

// Register: BRGCON1
#define BRGCON1 BRGCON1
BRGCON1                                  equ 0F70h
// bitfield definitions
BRGCON1_BRP0_POSN                        equ 0000h
BRGCON1_BRP0_POSITION                    equ 0000h
BRGCON1_BRP0_SIZE                        equ 0001h
BRGCON1_BRP0_LENGTH                      equ 0001h
BRGCON1_BRP0_MASK                        equ 0001h
BRGCON1_BRP1_POSN                        equ 0001h
BRGCON1_BRP1_POSITION                    equ 0001h
BRGCON1_BRP1_SIZE                        equ 0001h
BRGCON1_BRP1_LENGTH                      equ 0001h
BRGCON1_BRP1_MASK                        equ 0002h
BRGCON1_BRP2_POSN                        equ 0002h
BRGCON1_BRP2_POSITION                    equ 0002h
BRGCON1_BRP2_SIZE                        equ 0001h
BRGCON1_BRP2_LENGTH                      equ 0001h
BRGCON1_BRP2_MASK                        equ 0004h
BRGCON1_BRP3_POSN                        equ 0003h
BRGCON1_BRP3_POSITION                    equ 0003h
BRGCON1_BRP3_SIZE                        equ 0001h
BRGCON1_BRP3_LENGTH                      equ 0001h
BRGCON1_BRP3_MASK                        equ 0008h
BRGCON1_BRP4_POSN                        equ 0004h
BRGCON1_BRP4_POSITION                    equ 0004h
BRGCON1_BRP4_SIZE                        equ 0001h
BRGCON1_BRP4_LENGTH                      equ 0001h
BRGCON1_BRP4_MASK                        equ 0010h
BRGCON1_BRP5_POSN                        equ 0005h
BRGCON1_BRP5_POSITION                    equ 0005h
BRGCON1_BRP5_SIZE                        equ 0001h
BRGCON1_BRP5_LENGTH                      equ 0001h
BRGCON1_BRP5_MASK                        equ 0020h
BRGCON1_SJW0_POSN                        equ 0006h
BRGCON1_SJW0_POSITION                    equ 0006h
BRGCON1_SJW0_SIZE                        equ 0001h
BRGCON1_SJW0_LENGTH                      equ 0001h
BRGCON1_SJW0_MASK                        equ 0040h
BRGCON1_SJW1_POSN                        equ 0007h
BRGCON1_SJW1_POSITION                    equ 0007h
BRGCON1_SJW1_SIZE                        equ 0001h
BRGCON1_SJW1_LENGTH                      equ 0001h
BRGCON1_SJW1_MASK                        equ 0080h

// Register: BRGCON2
#define BRGCON2 BRGCON2
BRGCON2                                  equ 0F71h
// bitfield definitions
BRGCON2_PRSEG0_POSN                      equ 0000h
BRGCON2_PRSEG0_POSITION                  equ 0000h
BRGCON2_PRSEG0_SIZE                      equ 0001h
BRGCON2_PRSEG0_LENGTH                    equ 0001h
BRGCON2_PRSEG0_MASK                      equ 0001h
BRGCON2_PRSEG1_POSN                      equ 0001h
BRGCON2_PRSEG1_POSITION                  equ 0001h
BRGCON2_PRSEG1_SIZE                      equ 0001h
BRGCON2_PRSEG1_LENGTH                    equ 0001h
BRGCON2_PRSEG1_MASK                      equ 0002h
BRGCON2_PRSEG2_POSN                      equ 0002h
BRGCON2_PRSEG2_POSITION                  equ 0002h
BRGCON2_PRSEG2_SIZE                      equ 0001h
BRGCON2_PRSEG2_LENGTH                    equ 0001h
BRGCON2_PRSEG2_MASK                      equ 0004h
BRGCON2_SEG1PH0_POSN                     equ 0003h
BRGCON2_SEG1PH0_POSITION                 equ 0003h
BRGCON2_SEG1PH0_SIZE                     equ 0001h
BRGCON2_SEG1PH0_LENGTH                   equ 0001h
BRGCON2_SEG1PH0_MASK                     equ 0008h
BRGCON2_SEG1PH1_POSN                     equ 0004h
BRGCON2_SEG1PH1_POSITION                 equ 0004h
BRGCON2_SEG1PH1_SIZE                     equ 0001h
BRGCON2_SEG1PH1_LENGTH                   equ 0001h
BRGCON2_SEG1PH1_MASK                     equ 0010h
BRGCON2_SEG1PH2_POSN                     equ 0005h
BRGCON2_SEG1PH2_POSITION                 equ 0005h
BRGCON2_SEG1PH2_SIZE                     equ 0001h
BRGCON2_SEG1PH2_LENGTH                   equ 0001h
BRGCON2_SEG1PH2_MASK                     equ 0020h
BRGCON2_SAM_POSN                         equ 0006h
BRGCON2_SAM_POSITION                     equ 0006h
BRGCON2_SAM_SIZE                         equ 0001h
BRGCON2_SAM_LENGTH                       equ 0001h
BRGCON2_SAM_MASK                         equ 0040h
BRGCON2_SEG2PHTS_POSN                    equ 0007h
BRGCON2_SEG2PHTS_POSITION                equ 0007h
BRGCON2_SEG2PHTS_SIZE                    equ 0001h
BRGCON2_SEG2PHTS_LENGTH                  equ 0001h
BRGCON2_SEG2PHTS_MASK                    equ 0080h
BRGCON2_SEG2PHT_POSN                     equ 0007h
BRGCON2_SEG2PHT_POSITION                 equ 0007h
BRGCON2_SEG2PHT_SIZE                     equ 0001h
BRGCON2_SEG2PHT_LENGTH                   equ 0001h
BRGCON2_SEG2PHT_MASK                     equ 0080h

// Register: BRGCON3
#define BRGCON3 BRGCON3
BRGCON3                                  equ 0F72h
// bitfield definitions
BRGCON3_SEG2PH0_POSN                     equ 0000h
BRGCON3_SEG2PH0_POSITION                 equ 0000h
BRGCON3_SEG2PH0_SIZE                     equ 0001h
BRGCON3_SEG2PH0_LENGTH                   equ 0001h
BRGCON3_SEG2PH0_MASK                     equ 0001h
BRGCON3_SEG2PH1_POSN                     equ 0001h
BRGCON3_SEG2PH1_POSITION                 equ 0001h
BRGCON3_SEG2PH1_SIZE                     equ 0001h
BRGCON3_SEG2PH1_LENGTH                   equ 0001h
BRGCON3_SEG2PH1_MASK                     equ 0002h
BRGCON3_SEG2PH2_POSN                     equ 0002h
BRGCON3_SEG2PH2_POSITION                 equ 0002h
BRGCON3_SEG2PH2_SIZE                     equ 0001h
BRGCON3_SEG2PH2_LENGTH                   equ 0001h
BRGCON3_SEG2PH2_MASK                     equ 0004h
BRGCON3_WAKFIL_POSN                      equ 0006h
BRGCON3_WAKFIL_POSITION                  equ 0006h
BRGCON3_WAKFIL_SIZE                      equ 0001h
BRGCON3_WAKFIL_LENGTH                    equ 0001h
BRGCON3_WAKFIL_MASK                      equ 0040h

// Register: CIOCON
#define CIOCON CIOCON
CIOCON                                   equ 0F73h
// bitfield definitions
CIOCON_CANCAP_POSN                       equ 0004h
CIOCON_CANCAP_POSITION                   equ 0004h
CIOCON_CANCAP_SIZE                       equ 0001h
CIOCON_CANCAP_LENGTH                     equ 0001h
CIOCON_CANCAP_MASK                       equ 0010h
CIOCON_ENDRHI_POSN                       equ 0005h
CIOCON_ENDRHI_POSITION                   equ 0005h
CIOCON_ENDRHI_SIZE                       equ 0001h
CIOCON_ENDRHI_LENGTH                     equ 0001h
CIOCON_ENDRHI_MASK                       equ 0020h

// Register: COMSTAT
#define COMSTAT COMSTAT
COMSTAT                                  equ 0F74h
// bitfield definitions
COMSTAT_EWARN_POSN                       equ 0000h
COMSTAT_EWARN_POSITION                   equ 0000h
COMSTAT_EWARN_SIZE                       equ 0001h
COMSTAT_EWARN_LENGTH                     equ 0001h
COMSTAT_EWARN_MASK                       equ 0001h
COMSTAT_RXWARN_POSN                      equ 0001h
COMSTAT_RXWARN_POSITION                  equ 0001h
COMSTAT_RXWARN_SIZE                      equ 0001h
COMSTAT_RXWARN_LENGTH                    equ 0001h
COMSTAT_RXWARN_MASK                      equ 0002h
COMSTAT_TXWARN_POSN                      equ 0002h
COMSTAT_TXWARN_POSITION                  equ 0002h
COMSTAT_TXWARN_SIZE                      equ 0001h
COMSTAT_TXWARN_LENGTH                    equ 0001h
COMSTAT_TXWARN_MASK                      equ 0004h
COMSTAT_RXBP_POSN                        equ 0003h
COMSTAT_RXBP_POSITION                    equ 0003h
COMSTAT_RXBP_SIZE                        equ 0001h
COMSTAT_RXBP_LENGTH                      equ 0001h
COMSTAT_RXBP_MASK                        equ 0008h
COMSTAT_TXBP_POSN                        equ 0004h
COMSTAT_TXBP_POSITION                    equ 0004h
COMSTAT_TXBP_SIZE                        equ 0001h
COMSTAT_TXBP_LENGTH                      equ 0001h
COMSTAT_TXBP_MASK                        equ 0010h
COMSTAT_TXBO_POSN                        equ 0005h
COMSTAT_TXBO_POSITION                    equ 0005h
COMSTAT_TXBO_SIZE                        equ 0001h
COMSTAT_TXBO_LENGTH                      equ 0001h
COMSTAT_TXBO_MASK                        equ 0020h
COMSTAT_RXB1OVFL_POSN                    equ 0006h
COMSTAT_RXB1OVFL_POSITION                equ 0006h
COMSTAT_RXB1OVFL_SIZE                    equ 0001h
COMSTAT_RXB1OVFL_LENGTH                  equ 0001h
COMSTAT_RXB1OVFL_MASK                    equ 0040h
COMSTAT_RXB0OVFL_POSN                    equ 0007h
COMSTAT_RXB0OVFL_POSITION                equ 0007h
COMSTAT_RXB0OVFL_SIZE                    equ 0001h
COMSTAT_RXB0OVFL_LENGTH                  equ 0001h
COMSTAT_RXB0OVFL_MASK                    equ 0080h
COMSTAT_RX2OVFL_POSN                     equ 0006h
COMSTAT_RX2OVFL_POSITION                 equ 0006h
COMSTAT_RX2OVFL_SIZE                     equ 0001h
COMSTAT_RX2OVFL_LENGTH                   equ 0001h
COMSTAT_RX2OVFL_MASK                     equ 0040h
COMSTAT_RX1OVFL_POSN                     equ 0007h
COMSTAT_RX1OVFL_POSITION                 equ 0007h
COMSTAT_RX1OVFL_SIZE                     equ 0001h
COMSTAT_RX1OVFL_LENGTH                   equ 0001h
COMSTAT_RX1OVFL_MASK                     equ 0080h
COMSTAT_RXBNOVFL_POSN                    equ 0006h
COMSTAT_RXBNOVFL_POSITION                equ 0006h
COMSTAT_RXBNOVFL_SIZE                    equ 0001h
COMSTAT_RXBNOVFL_LENGTH                  equ 0001h
COMSTAT_RXBNOVFL_MASK                    equ 0040h
COMSTAT_FIFOEMPTY_POSN                   equ 0007h
COMSTAT_FIFOEMPTY_POSITION               equ 0007h
COMSTAT_FIFOEMPTY_SIZE                   equ 0001h
COMSTAT_FIFOEMPTY_LENGTH                 equ 0001h
COMSTAT_FIFOEMPTY_MASK                   equ 0080h

// Register: RXERRCNT
#define RXERRCNT RXERRCNT
RXERRCNT                                 equ 0F75h
// bitfield definitions
RXERRCNT_REC0_POSN                       equ 0000h
RXERRCNT_REC0_POSITION                   equ 0000h
RXERRCNT_REC0_SIZE                       equ 0001h
RXERRCNT_REC0_LENGTH                     equ 0001h
RXERRCNT_REC0_MASK                       equ 0001h
RXERRCNT_REC1_POSN                       equ 0001h
RXERRCNT_REC1_POSITION                   equ 0001h
RXERRCNT_REC1_SIZE                       equ 0001h
RXERRCNT_REC1_LENGTH                     equ 0001h
RXERRCNT_REC1_MASK                       equ 0002h
RXERRCNT_REC2_POSN                       equ 0002h
RXERRCNT_REC2_POSITION                   equ 0002h
RXERRCNT_REC2_SIZE                       equ 0001h
RXERRCNT_REC2_LENGTH                     equ 0001h
RXERRCNT_REC2_MASK                       equ 0004h
RXERRCNT_REC3_POSN                       equ 0003h
RXERRCNT_REC3_POSITION                   equ 0003h
RXERRCNT_REC3_SIZE                       equ 0001h
RXERRCNT_REC3_LENGTH                     equ 0001h
RXERRCNT_REC3_MASK                       equ 0008h
RXERRCNT_REC4_POSN                       equ 0004h
RXERRCNT_REC4_POSITION                   equ 0004h
RXERRCNT_REC4_SIZE                       equ 0001h
RXERRCNT_REC4_LENGTH                     equ 0001h
RXERRCNT_REC4_MASK                       equ 0010h
RXERRCNT_REC5_POSN                       equ 0005h
RXERRCNT_REC5_POSITION                   equ 0005h
RXERRCNT_REC5_SIZE                       equ 0001h
RXERRCNT_REC5_LENGTH                     equ 0001h
RXERRCNT_REC5_MASK                       equ 0020h
RXERRCNT_REC6_POSN                       equ 0006h
RXERRCNT_REC6_POSITION                   equ 0006h
RXERRCNT_REC6_SIZE                       equ 0001h
RXERRCNT_REC6_LENGTH                     equ 0001h
RXERRCNT_REC6_MASK                       equ 0040h
RXERRCNT_REC7_POSN                       equ 0007h
RXERRCNT_REC7_POSITION                   equ 0007h
RXERRCNT_REC7_SIZE                       equ 0001h
RXERRCNT_REC7_LENGTH                     equ 0001h
RXERRCNT_REC7_MASK                       equ 0080h

// Register: TXERRCNT
#define TXERRCNT TXERRCNT
TXERRCNT                                 equ 0F76h
// bitfield definitions
TXERRCNT_TEC0_POSN                       equ 0000h
TXERRCNT_TEC0_POSITION                   equ 0000h
TXERRCNT_TEC0_SIZE                       equ 0001h
TXERRCNT_TEC0_LENGTH                     equ 0001h
TXERRCNT_TEC0_MASK                       equ 0001h
TXERRCNT_TEC1_POSN                       equ 0001h
TXERRCNT_TEC1_POSITION                   equ 0001h
TXERRCNT_TEC1_SIZE                       equ 0001h
TXERRCNT_TEC1_LENGTH                     equ 0001h
TXERRCNT_TEC1_MASK                       equ 0002h
TXERRCNT_TEC2_POSN                       equ 0002h
TXERRCNT_TEC2_POSITION                   equ 0002h
TXERRCNT_TEC2_SIZE                       equ 0001h
TXERRCNT_TEC2_LENGTH                     equ 0001h
TXERRCNT_TEC2_MASK                       equ 0004h
TXERRCNT_TEC3_POSN                       equ 0003h
TXERRCNT_TEC3_POSITION                   equ 0003h
TXERRCNT_TEC3_SIZE                       equ 0001h
TXERRCNT_TEC3_LENGTH                     equ 0001h
TXERRCNT_TEC3_MASK                       equ 0008h
TXERRCNT_TEC4_POSN                       equ 0004h
TXERRCNT_TEC4_POSITION                   equ 0004h
TXERRCNT_TEC4_SIZE                       equ 0001h
TXERRCNT_TEC4_LENGTH                     equ 0001h
TXERRCNT_TEC4_MASK                       equ 0010h
TXERRCNT_TEC5_POSN                       equ 0005h
TXERRCNT_TEC5_POSITION                   equ 0005h
TXERRCNT_TEC5_SIZE                       equ 0001h
TXERRCNT_TEC5_LENGTH                     equ 0001h
TXERRCNT_TEC5_MASK                       equ 0020h
TXERRCNT_TEC6_POSN                       equ 0006h
TXERRCNT_TEC6_POSITION                   equ 0006h
TXERRCNT_TEC6_SIZE                       equ 0001h
TXERRCNT_TEC6_LENGTH                     equ 0001h
TXERRCNT_TEC6_MASK                       equ 0040h
TXERRCNT_TEC7_POSN                       equ 0007h
TXERRCNT_TEC7_POSITION                   equ 0007h
TXERRCNT_TEC7_SIZE                       equ 0001h
TXERRCNT_TEC7_LENGTH                     equ 0001h
TXERRCNT_TEC7_MASK                       equ 0080h

// Register: PORTA
#define PORTA PORTA
PORTA                                    equ 0F80h
// bitfield definitions
PORTA_RA0_POSN                           equ 0000h
PORTA_RA0_POSITION                       equ 0000h
PORTA_RA0_SIZE                           equ 0001h
PORTA_RA0_LENGTH                         equ 0001h
PORTA_RA0_MASK                           equ 0001h
PORTA_RA1_POSN                           equ 0001h
PORTA_RA1_POSITION                       equ 0001h
PORTA_RA1_SIZE                           equ 0001h
PORTA_RA1_LENGTH                         equ 0001h
PORTA_RA1_MASK                           equ 0002h
PORTA_RA2_POSN                           equ 0002h
PORTA_RA2_POSITION                       equ 0002h
PORTA_RA2_SIZE                           equ 0001h
PORTA_RA2_LENGTH                         equ 0001h
PORTA_RA2_MASK                           equ 0004h
PORTA_RA3_POSN                           equ 0003h
PORTA_RA3_POSITION                       equ 0003h
PORTA_RA3_SIZE                           equ 0001h
PORTA_RA3_LENGTH                         equ 0001h
PORTA_RA3_MASK                           equ 0008h
PORTA_RA4_POSN                           equ 0004h
PORTA_RA4_POSITION                       equ 0004h
PORTA_RA4_SIZE                           equ 0001h
PORTA_RA4_LENGTH                         equ 0001h
PORTA_RA4_MASK                           equ 0010h
PORTA_RA5_POSN                           equ 0005h
PORTA_RA5_POSITION                       equ 0005h
PORTA_RA5_SIZE                           equ 0001h
PORTA_RA5_LENGTH                         equ 0001h
PORTA_RA5_MASK                           equ 0020h
PORTA_RA6_POSN                           equ 0006h
PORTA_RA6_POSITION                       equ 0006h
PORTA_RA6_SIZE                           equ 0001h
PORTA_RA6_LENGTH                         equ 0001h
PORTA_RA6_MASK                           equ 0040h
PORTA_AN0_POSN                           equ 0000h
PORTA_AN0_POSITION                       equ 0000h
PORTA_AN0_SIZE                           equ 0001h
PORTA_AN0_LENGTH                         equ 0001h
PORTA_AN0_MASK                           equ 0001h
PORTA_AN1_POSN                           equ 0001h
PORTA_AN1_POSITION                       equ 0001h
PORTA_AN1_SIZE                           equ 0001h
PORTA_AN1_LENGTH                         equ 0001h
PORTA_AN1_MASK                           equ 0002h
PORTA_AN2_POSN                           equ 0002h
PORTA_AN2_POSITION                       equ 0002h
PORTA_AN2_SIZE                           equ 0001h
PORTA_AN2_LENGTH                         equ 0001h
PORTA_AN2_MASK                           equ 0004h
PORTA_AN3_POSN                           equ 0003h
PORTA_AN3_POSITION                       equ 0003h
PORTA_AN3_SIZE                           equ 0001h
PORTA_AN3_LENGTH                         equ 0001h
PORTA_AN3_MASK                           equ 0008h
PORTA_AN4_POSN                           equ 0005h
PORTA_AN4_POSITION                       equ 0005h
PORTA_AN4_SIZE                           equ 0001h
PORTA_AN4_LENGTH                         equ 0001h
PORTA_AN4_MASK                           equ 0020h
PORTA_OSC2_POSN                          equ 0006h
PORTA_OSC2_POSITION                      equ 0006h
PORTA_OSC2_SIZE                          equ 0001h
PORTA_OSC2_LENGTH                        equ 0001h
PORTA_OSC2_MASK                          equ 0040h
PORTA_NOT_SS_POSN                        equ 0005h
PORTA_NOT_SS_POSITION                    equ 0005h
PORTA_NOT_SS_SIZE                        equ 0001h
PORTA_NOT_SS_LENGTH                      equ 0001h
PORTA_NOT_SS_MASK                        equ 0020h
PORTA_CVREF_POSN                         equ 0000h
PORTA_CVREF_POSITION                     equ 0000h
PORTA_CVREF_SIZE                         equ 0001h
PORTA_CVREF_LENGTH                       equ 0001h
PORTA_CVREF_MASK                         equ 0001h
PORTA_VREFM_POSN                         equ 0002h
PORTA_VREFM_POSITION                     equ 0002h
PORTA_VREFM_SIZE                         equ 0001h
PORTA_VREFM_LENGTH                       equ 0001h
PORTA_VREFM_MASK                         equ 0004h
PORTA_VREFP_POSN                         equ 0003h
PORTA_VREFP_POSITION                     equ 0003h
PORTA_VREFP_SIZE                         equ 0001h
PORTA_VREFP_LENGTH                       equ 0001h
PORTA_VREFP_MASK                         equ 0008h
PORTA_T0CKI_POSN                         equ 0004h
PORTA_T0CKI_POSITION                     equ 0004h
PORTA_T0CKI_SIZE                         equ 0001h
PORTA_T0CKI_LENGTH                       equ 0001h
PORTA_T0CKI_MASK                         equ 0010h
PORTA_nSS_POSN                           equ 0005h
PORTA_nSS_POSITION                       equ 0005h
PORTA_nSS_SIZE                           equ 0001h
PORTA_nSS_LENGTH                         equ 0001h
PORTA_nSS_MASK                           equ 0020h
PORTA_CLKO_POSN                          equ 0006h
PORTA_CLKO_POSITION                      equ 0006h
PORTA_CLKO_SIZE                          equ 0001h
PORTA_CLKO_LENGTH                        equ 0001h
PORTA_CLKO_MASK                          equ 0040h
PORTA_SS_POSN                            equ 0005h
PORTA_SS_POSITION                        equ 0005h
PORTA_SS_SIZE                            equ 0001h
PORTA_SS_LENGTH                          equ 0001h
PORTA_SS_MASK                            equ 0020h
PORTA_LVDIN_POSN                         equ 0005h
PORTA_LVDIN_POSITION                     equ 0005h
PORTA_LVDIN_SIZE                         equ 0001h
PORTA_LVDIN_LENGTH                       equ 0001h
PORTA_LVDIN_MASK                         equ 0020h
PORTA_ULPWUIN_POSN                       equ 0000h
PORTA_ULPWUIN_POSITION                   equ 0000h
PORTA_ULPWUIN_SIZE                       equ 0001h
PORTA_ULPWUIN_LENGTH                     equ 0001h
PORTA_ULPWUIN_MASK                       equ 0001h

// Register: PORTB
#define PORTB PORTB
PORTB                                    equ 0F81h
// bitfield definitions
PORTB_RB0_POSN                           equ 0000h
PORTB_RB0_POSITION                       equ 0000h
PORTB_RB0_SIZE                           equ 0001h
PORTB_RB0_LENGTH                         equ 0001h
PORTB_RB0_MASK                           equ 0001h
PORTB_RB1_POSN                           equ 0001h
PORTB_RB1_POSITION                       equ 0001h
PORTB_RB1_SIZE                           equ 0001h
PORTB_RB1_LENGTH                         equ 0001h
PORTB_RB1_MASK                           equ 0002h
PORTB_RB2_POSN                           equ 0002h
PORTB_RB2_POSITION                       equ 0002h
PORTB_RB2_SIZE                           equ 0001h
PORTB_RB2_LENGTH                         equ 0001h
PORTB_RB2_MASK                           equ 0004h
PORTB_RB3_POSN                           equ 0003h
PORTB_RB3_POSITION                       equ 0003h
PORTB_RB3_SIZE                           equ 0001h
PORTB_RB3_LENGTH                         equ 0001h
PORTB_RB3_MASK                           equ 0008h
PORTB_RB4_POSN                           equ 0004h
PORTB_RB4_POSITION                       equ 0004h
PORTB_RB4_SIZE                           equ 0001h
PORTB_RB4_LENGTH                         equ 0001h
PORTB_RB4_MASK                           equ 0010h
PORTB_RB5_POSN                           equ 0005h
PORTB_RB5_POSITION                       equ 0005h
PORTB_RB5_SIZE                           equ 0001h
PORTB_RB5_LENGTH                         equ 0001h
PORTB_RB5_MASK                           equ 0020h
PORTB_RB6_POSN                           equ 0006h
PORTB_RB6_POSITION                       equ 0006h
PORTB_RB6_SIZE                           equ 0001h
PORTB_RB6_LENGTH                         equ 0001h
PORTB_RB6_MASK                           equ 0040h
PORTB_RB7_POSN                           equ 0007h
PORTB_RB7_POSITION                       equ 0007h
PORTB_RB7_SIZE                           equ 0001h
PORTB_RB7_LENGTH                         equ 0001h
PORTB_RB7_MASK                           equ 0080h
PORTB_INT0_POSN                          equ 0000h
PORTB_INT0_POSITION                      equ 0000h
PORTB_INT0_SIZE                          equ 0001h
PORTB_INT0_LENGTH                        equ 0001h
PORTB_INT0_MASK                          equ 0001h
PORTB_INT1_POSN                          equ 0001h
PORTB_INT1_POSITION                      equ 0001h
PORTB_INT1_SIZE                          equ 0001h
PORTB_INT1_LENGTH                        equ 0001h
PORTB_INT1_MASK                          equ 0002h
PORTB_CANTX_POSN                         equ 0002h
PORTB_CANTX_POSITION                     equ 0002h
PORTB_CANTX_SIZE                         equ 0001h
PORTB_CANTX_LENGTH                       equ 0001h
PORTB_CANTX_MASK                         equ 0004h
PORTB_CANRX_POSN                         equ 0003h
PORTB_CANRX_POSITION                     equ 0003h
PORTB_CANRX_SIZE                         equ 0001h
PORTB_CANRX_LENGTH                       equ 0001h
PORTB_CANRX_MASK                         equ 0008h
PORTB_PGM_POSN                           equ 0005h
PORTB_PGM_POSITION                       equ 0005h
PORTB_PGM_SIZE                           equ 0001h
PORTB_PGM_LENGTH                         equ 0001h
PORTB_PGM_MASK                           equ 0020h
PORTB_PGC_POSN                           equ 0006h
PORTB_PGC_POSITION                       equ 0006h
PORTB_PGC_SIZE                           equ 0001h
PORTB_PGC_LENGTH                         equ 0001h
PORTB_PGC_MASK                           equ 0040h
PORTB_PGD_POSN                           equ 0007h
PORTB_PGD_POSITION                       equ 0007h
PORTB_PGD_SIZE                           equ 0001h
PORTB_PGD_LENGTH                         equ 0001h
PORTB_PGD_MASK                           equ 0080h
PORTB_CCP2_PA2_POSN                      equ 0003h
PORTB_CCP2_PA2_POSITION                  equ 0003h
PORTB_CCP2_PA2_SIZE                      equ 0001h
PORTB_CCP2_PA2_LENGTH                    equ 0001h
PORTB_CCP2_PA2_MASK                      equ 0008h

// Register: PORTC
#define PORTC PORTC
PORTC                                    equ 0F82h
// bitfield definitions
PORTC_RC0_POSN                           equ 0000h
PORTC_RC0_POSITION                       equ 0000h
PORTC_RC0_SIZE                           equ 0001h
PORTC_RC0_LENGTH                         equ 0001h
PORTC_RC0_MASK                           equ 0001h
PORTC_RC1_POSN                           equ 0001h
PORTC_RC1_POSITION                       equ 0001h
PORTC_RC1_SIZE                           equ 0001h
PORTC_RC1_LENGTH                         equ 0001h
PORTC_RC1_MASK                           equ 0002h
PORTC_RC2_POSN                           equ 0002h
PORTC_RC2_POSITION                       equ 0002h
PORTC_RC2_SIZE                           equ 0001h
PORTC_RC2_LENGTH                         equ 0001h
PORTC_RC2_MASK                           equ 0004h
PORTC_RC3_POSN                           equ 0003h
PORTC_RC3_POSITION                       equ 0003h
PORTC_RC3_SIZE                           equ 0001h
PORTC_RC3_LENGTH                         equ 0001h
PORTC_RC3_MASK                           equ 0008h
PORTC_RC4_POSN                           equ 0004h
PORTC_RC4_POSITION                       equ 0004h
PORTC_RC4_SIZE                           equ 0001h
PORTC_RC4_LENGTH                         equ 0001h
PORTC_RC4_MASK                           equ 0010h
PORTC_RC5_POSN                           equ 0005h
PORTC_RC5_POSITION                       equ 0005h
PORTC_RC5_SIZE                           equ 0001h
PORTC_RC5_LENGTH                         equ 0001h
PORTC_RC5_MASK                           equ 0020h
PORTC_RC6_POSN                           equ 0006h
PORTC_RC6_POSITION                       equ 0006h
PORTC_RC6_SIZE                           equ 0001h
PORTC_RC6_LENGTH                         equ 0001h
PORTC_RC6_MASK                           equ 0040h
PORTC_RC7_POSN                           equ 0007h
PORTC_RC7_POSITION                       equ 0007h
PORTC_RC7_SIZE                           equ 0001h
PORTC_RC7_LENGTH                         equ 0001h
PORTC_RC7_MASK                           equ 0080h
PORTC_T1OSO_POSN                         equ 0000h
PORTC_T1OSO_POSITION                     equ 0000h
PORTC_T1OSO_SIZE                         equ 0001h
PORTC_T1OSO_LENGTH                       equ 0001h
PORTC_T1OSO_MASK                         equ 0001h
PORTC_T1OSI_POSN                         equ 0001h
PORTC_T1OSI_POSITION                     equ 0001h
PORTC_T1OSI_SIZE                         equ 0001h
PORTC_T1OSI_LENGTH                       equ 0001h
PORTC_T1OSI_MASK                         equ 0002h
PORTC_SCK_POSN                           equ 0003h
PORTC_SCK_POSITION                       equ 0003h
PORTC_SCK_SIZE                           equ 0001h
PORTC_SCK_LENGTH                         equ 0001h
PORTC_SCK_MASK                           equ 0008h
PORTC_SDI_POSN                           equ 0004h
PORTC_SDI_POSITION                       equ 0004h
PORTC_SDI_SIZE                           equ 0001h
PORTC_SDI_LENGTH                         equ 0001h
PORTC_SDI_MASK                           equ 0010h
PORTC_SDO_POSN                           equ 0005h
PORTC_SDO_POSITION                       equ 0005h
PORTC_SDO_SIZE                           equ 0001h
PORTC_SDO_LENGTH                         equ 0001h
PORTC_SDO_MASK                           equ 0020h
PORTC_TX_POSN                            equ 0006h
PORTC_TX_POSITION                        equ 0006h
PORTC_TX_SIZE                            equ 0001h
PORTC_TX_LENGTH                          equ 0001h
PORTC_TX_MASK                            equ 0040h
PORTC_RX_POSN                            equ 0007h
PORTC_RX_POSITION                        equ 0007h
PORTC_RX_SIZE                            equ 0001h
PORTC_RX_LENGTH                          equ 0001h
PORTC_RX_MASK                            equ 0080h
PORTC_T1CKI_POSN                         equ 0000h
PORTC_T1CKI_POSITION                     equ 0000h
PORTC_T1CKI_SIZE                         equ 0001h
PORTC_T1CKI_LENGTH                       equ 0001h
PORTC_T1CKI_MASK                         equ 0001h
PORTC_CCP1_POSN                          equ 0002h
PORTC_CCP1_POSITION                      equ 0002h
PORTC_CCP1_SIZE                          equ 0001h
PORTC_CCP1_LENGTH                        equ 0001h
PORTC_CCP1_MASK                          equ 0004h
PORTC_SCL_POSN                           equ 0003h
PORTC_SCL_POSITION                       equ 0003h
PORTC_SCL_SIZE                           equ 0001h
PORTC_SCL_LENGTH                         equ 0001h
PORTC_SCL_MASK                           equ 0008h
PORTC_SDA_POSN                           equ 0004h
PORTC_SDA_POSITION                       equ 0004h
PORTC_SDA_SIZE                           equ 0001h
PORTC_SDA_LENGTH                         equ 0001h
PORTC_SDA_MASK                           equ 0010h
PORTC_CK_POSN                            equ 0006h
PORTC_CK_POSITION                        equ 0006h
PORTC_CK_SIZE                            equ 0001h
PORTC_CK_LENGTH                          equ 0001h
PORTC_CK_MASK                            equ 0040h
PORTC_DT_POSN                            equ 0007h
PORTC_DT_POSITION                        equ 0007h
PORTC_DT_SIZE                            equ 0001h
PORTC_DT_LENGTH                          equ 0001h
PORTC_DT_MASK                            equ 0080h
PORTC_CCP2_POSN                          equ 0001h
PORTC_CCP2_POSITION                      equ 0001h
PORTC_CCP2_SIZE                          equ 0001h
PORTC_CCP2_LENGTH                        equ 0001h
PORTC_CCP2_MASK                          equ 0002h
PORTC_PA1_POSN                           equ 0002h
PORTC_PA1_POSITION                       equ 0002h
PORTC_PA1_SIZE                           equ 0001h
PORTC_PA1_LENGTH                         equ 0001h
PORTC_PA1_MASK                           equ 0004h
PORTC_PA2_POSN                           equ 0001h
PORTC_PA2_POSITION                       equ 0001h
PORTC_PA2_SIZE                           equ 0001h
PORTC_PA2_LENGTH                         equ 0001h
PORTC_PA2_MASK                           equ 0002h

// Register: LATA
#define LATA LATA
LATA                                     equ 0F89h
// bitfield definitions
LATA_LATA0_POSN                          equ 0000h
LATA_LATA0_POSITION                      equ 0000h
LATA_LATA0_SIZE                          equ 0001h
LATA_LATA0_LENGTH                        equ 0001h
LATA_LATA0_MASK                          equ 0001h
LATA_LATA1_POSN                          equ 0001h
LATA_LATA1_POSITION                      equ 0001h
LATA_LATA1_SIZE                          equ 0001h
LATA_LATA1_LENGTH                        equ 0001h
LATA_LATA1_MASK                          equ 0002h
LATA_LATA2_POSN                          equ 0002h
LATA_LATA2_POSITION                      equ 0002h
LATA_LATA2_SIZE                          equ 0001h
LATA_LATA2_LENGTH                        equ 0001h
LATA_LATA2_MASK                          equ 0004h
LATA_LATA3_POSN                          equ 0003h
LATA_LATA3_POSITION                      equ 0003h
LATA_LATA3_SIZE                          equ 0001h
LATA_LATA3_LENGTH                        equ 0001h
LATA_LATA3_MASK                          equ 0008h
LATA_LATA4_POSN                          equ 0004h
LATA_LATA4_POSITION                      equ 0004h
LATA_LATA4_SIZE                          equ 0001h
LATA_LATA4_LENGTH                        equ 0001h
LATA_LATA4_MASK                          equ 0010h
LATA_LATA5_POSN                          equ 0005h
LATA_LATA5_POSITION                      equ 0005h
LATA_LATA5_SIZE                          equ 0001h
LATA_LATA5_LENGTH                        equ 0001h
LATA_LATA5_MASK                          equ 0020h
LATA_LATA6_POSN                          equ 0006h
LATA_LATA6_POSITION                      equ 0006h
LATA_LATA6_SIZE                          equ 0001h
LATA_LATA6_LENGTH                        equ 0001h
LATA_LATA6_MASK                          equ 0040h
LATA_LA0_POSN                            equ 0000h
LATA_LA0_POSITION                        equ 0000h
LATA_LA0_SIZE                            equ 0001h
LATA_LA0_LENGTH                          equ 0001h
LATA_LA0_MASK                            equ 0001h
LATA_LA1_POSN                            equ 0001h
LATA_LA1_POSITION                        equ 0001h
LATA_LA1_SIZE                            equ 0001h
LATA_LA1_LENGTH                          equ 0001h
LATA_LA1_MASK                            equ 0002h
LATA_LA2_POSN                            equ 0002h
LATA_LA2_POSITION                        equ 0002h
LATA_LA2_SIZE                            equ 0001h
LATA_LA2_LENGTH                          equ 0001h
LATA_LA2_MASK                            equ 0004h
LATA_LA3_POSN                            equ 0003h
LATA_LA3_POSITION                        equ 0003h
LATA_LA3_SIZE                            equ 0001h
LATA_LA3_LENGTH                          equ 0001h
LATA_LA3_MASK                            equ 0008h
LATA_LA4_POSN                            equ 0004h
LATA_LA4_POSITION                        equ 0004h
LATA_LA4_SIZE                            equ 0001h
LATA_LA4_LENGTH                          equ 0001h
LATA_LA4_MASK                            equ 0010h
LATA_LA5_POSN                            equ 0005h
LATA_LA5_POSITION                        equ 0005h
LATA_LA5_SIZE                            equ 0001h
LATA_LA5_LENGTH                          equ 0001h
LATA_LA5_MASK                            equ 0020h
LATA_LA6_POSN                            equ 0006h
LATA_LA6_POSITION                        equ 0006h
LATA_LA6_SIZE                            equ 0001h
LATA_LA6_LENGTH                          equ 0001h
LATA_LA6_MASK                            equ 0040h

// Register: LATB
#define LATB LATB
LATB                                     equ 0F8Ah
// bitfield definitions
LATB_LATB0_POSN                          equ 0000h
LATB_LATB0_POSITION                      equ 0000h
LATB_LATB0_SIZE                          equ 0001h
LATB_LATB0_LENGTH                        equ 0001h
LATB_LATB0_MASK                          equ 0001h
LATB_LATB1_POSN                          equ 0001h
LATB_LATB1_POSITION                      equ 0001h
LATB_LATB1_SIZE                          equ 0001h
LATB_LATB1_LENGTH                        equ 0001h
LATB_LATB1_MASK                          equ 0002h
LATB_LATB2_POSN                          equ 0002h
LATB_LATB2_POSITION                      equ 0002h
LATB_LATB2_SIZE                          equ 0001h
LATB_LATB2_LENGTH                        equ 0001h
LATB_LATB2_MASK                          equ 0004h
LATB_LATB3_POSN                          equ 0003h
LATB_LATB3_POSITION                      equ 0003h
LATB_LATB3_SIZE                          equ 0001h
LATB_LATB3_LENGTH                        equ 0001h
LATB_LATB3_MASK                          equ 0008h
LATB_LATB4_POSN                          equ 0004h
LATB_LATB4_POSITION                      equ 0004h
LATB_LATB4_SIZE                          equ 0001h
LATB_LATB4_LENGTH                        equ 0001h
LATB_LATB4_MASK                          equ 0010h
LATB_LATB5_POSN                          equ 0005h
LATB_LATB5_POSITION                      equ 0005h
LATB_LATB5_SIZE                          equ 0001h
LATB_LATB5_LENGTH                        equ 0001h
LATB_LATB5_MASK                          equ 0020h
LATB_LATB6_POSN                          equ 0006h
LATB_LATB6_POSITION                      equ 0006h
LATB_LATB6_SIZE                          equ 0001h
LATB_LATB6_LENGTH                        equ 0001h
LATB_LATB6_MASK                          equ 0040h
LATB_LATB7_POSN                          equ 0007h
LATB_LATB7_POSITION                      equ 0007h
LATB_LATB7_SIZE                          equ 0001h
LATB_LATB7_LENGTH                        equ 0001h
LATB_LATB7_MASK                          equ 0080h
LATB_LB0_POSN                            equ 0000h
LATB_LB0_POSITION                        equ 0000h
LATB_LB0_SIZE                            equ 0001h
LATB_LB0_LENGTH                          equ 0001h
LATB_LB0_MASK                            equ 0001h
LATB_LB1_POSN                            equ 0001h
LATB_LB1_POSITION                        equ 0001h
LATB_LB1_SIZE                            equ 0001h
LATB_LB1_LENGTH                          equ 0001h
LATB_LB1_MASK                            equ 0002h
LATB_LB2_POSN                            equ 0002h
LATB_LB2_POSITION                        equ 0002h
LATB_LB2_SIZE                            equ 0001h
LATB_LB2_LENGTH                          equ 0001h
LATB_LB2_MASK                            equ 0004h
LATB_LB3_POSN                            equ 0003h
LATB_LB3_POSITION                        equ 0003h
LATB_LB3_SIZE                            equ 0001h
LATB_LB3_LENGTH                          equ 0001h
LATB_LB3_MASK                            equ 0008h
LATB_LB4_POSN                            equ 0004h
LATB_LB4_POSITION                        equ 0004h
LATB_LB4_SIZE                            equ 0001h
LATB_LB4_LENGTH                          equ 0001h
LATB_LB4_MASK                            equ 0010h
LATB_LB5_POSN                            equ 0005h
LATB_LB5_POSITION                        equ 0005h
LATB_LB5_SIZE                            equ 0001h
LATB_LB5_LENGTH                          equ 0001h
LATB_LB5_MASK                            equ 0020h
LATB_LB6_POSN                            equ 0006h
LATB_LB6_POSITION                        equ 0006h
LATB_LB6_SIZE                            equ 0001h
LATB_LB6_LENGTH                          equ 0001h
LATB_LB6_MASK                            equ 0040h
LATB_LB7_POSN                            equ 0007h
LATB_LB7_POSITION                        equ 0007h
LATB_LB7_SIZE                            equ 0001h
LATB_LB7_LENGTH                          equ 0001h
LATB_LB7_MASK                            equ 0080h

// Register: LATC
#define LATC LATC
LATC                                     equ 0F8Bh
// bitfield definitions
LATC_LATC0_POSN                          equ 0000h
LATC_LATC0_POSITION                      equ 0000h
LATC_LATC0_SIZE                          equ 0001h
LATC_LATC0_LENGTH                        equ 0001h
LATC_LATC0_MASK                          equ 0001h
LATC_LATC1_POSN                          equ 0001h
LATC_LATC1_POSITION                      equ 0001h
LATC_LATC1_SIZE                          equ 0001h
LATC_LATC1_LENGTH                        equ 0001h
LATC_LATC1_MASK                          equ 0002h
LATC_LATC2_POSN                          equ 0002h
LATC_LATC2_POSITION                      equ 0002h
LATC_LATC2_SIZE                          equ 0001h
LATC_LATC2_LENGTH                        equ 0001h
LATC_LATC2_MASK                          equ 0004h
LATC_LATC3_POSN                          equ 0003h
LATC_LATC3_POSITION                      equ 0003h
LATC_LATC3_SIZE                          equ 0001h
LATC_LATC3_LENGTH                        equ 0001h
LATC_LATC3_MASK                          equ 0008h
LATC_LATC4_POSN                          equ 0004h
LATC_LATC4_POSITION                      equ 0004h
LATC_LATC4_SIZE                          equ 0001h
LATC_LATC4_LENGTH                        equ 0001h
LATC_LATC4_MASK                          equ 0010h
LATC_LATC5_POSN                          equ 0005h
LATC_LATC5_POSITION                      equ 0005h
LATC_LATC5_SIZE                          equ 0001h
LATC_LATC5_LENGTH                        equ 0001h
LATC_LATC5_MASK                          equ 0020h
LATC_LATC6_POSN                          equ 0006h
LATC_LATC6_POSITION                      equ 0006h
LATC_LATC6_SIZE                          equ 0001h
LATC_LATC6_LENGTH                        equ 0001h
LATC_LATC6_MASK                          equ 0040h
LATC_LATC7_POSN                          equ 0007h
LATC_LATC7_POSITION                      equ 0007h
LATC_LATC7_SIZE                          equ 0001h
LATC_LATC7_LENGTH                        equ 0001h
LATC_LATC7_MASK                          equ 0080h
LATC_LC0_POSN                            equ 0000h
LATC_LC0_POSITION                        equ 0000h
LATC_LC0_SIZE                            equ 0001h
LATC_LC0_LENGTH                          equ 0001h
LATC_LC0_MASK                            equ 0001h
LATC_LC1_POSN                            equ 0001h
LATC_LC1_POSITION                        equ 0001h
LATC_LC1_SIZE                            equ 0001h
LATC_LC1_LENGTH                          equ 0001h
LATC_LC1_MASK                            equ 0002h
LATC_LC2_POSN                            equ 0002h
LATC_LC2_POSITION                        equ 0002h
LATC_LC2_SIZE                            equ 0001h
LATC_LC2_LENGTH                          equ 0001h
LATC_LC2_MASK                            equ 0004h
LATC_LC3_POSN                            equ 0003h
LATC_LC3_POSITION                        equ 0003h
LATC_LC3_SIZE                            equ 0001h
LATC_LC3_LENGTH                          equ 0001h
LATC_LC3_MASK                            equ 0008h
LATC_LC4_POSN                            equ 0004h
LATC_LC4_POSITION                        equ 0004h
LATC_LC4_SIZE                            equ 0001h
LATC_LC4_LENGTH                          equ 0001h
LATC_LC4_MASK                            equ 0010h
LATC_LC5_POSN                            equ 0005h
LATC_LC5_POSITION                        equ 0005h
LATC_LC5_SIZE                            equ 0001h
LATC_LC5_LENGTH                          equ 0001h
LATC_LC5_MASK                            equ 0020h
LATC_LC6_POSN                            equ 0006h
LATC_LC6_POSITION                        equ 0006h
LATC_LC6_SIZE                            equ 0001h
LATC_LC6_LENGTH                          equ 0001h
LATC_LC6_MASK                            equ 0040h
LATC_LC7_POSN                            equ 0007h
LATC_LC7_POSITION                        equ 0007h
LATC_LC7_SIZE                            equ 0001h
LATC_LC7_LENGTH                          equ 0001h
LATC_LC7_MASK                            equ 0080h

// Register: TRISA
#define TRISA TRISA
TRISA                                    equ 0F92h
// bitfield definitions
TRISA_TRISA0_POSN                        equ 0000h
TRISA_TRISA0_POSITION                    equ 0000h
TRISA_TRISA0_SIZE                        equ 0001h
TRISA_TRISA0_LENGTH                      equ 0001h
TRISA_TRISA0_MASK                        equ 0001h
TRISA_TRISA1_POSN                        equ 0001h
TRISA_TRISA1_POSITION                    equ 0001h
TRISA_TRISA1_SIZE                        equ 0001h
TRISA_TRISA1_LENGTH                      equ 0001h
TRISA_TRISA1_MASK                        equ 0002h
TRISA_TRISA2_POSN                        equ 0002h
TRISA_TRISA2_POSITION                    equ 0002h
TRISA_TRISA2_SIZE                        equ 0001h
TRISA_TRISA2_LENGTH                      equ 0001h
TRISA_TRISA2_MASK                        equ 0004h
TRISA_TRISA3_POSN                        equ 0003h
TRISA_TRISA3_POSITION                    equ 0003h
TRISA_TRISA3_SIZE                        equ 0001h
TRISA_TRISA3_LENGTH                      equ 0001h
TRISA_TRISA3_MASK                        equ 0008h
TRISA_TRISA4_POSN                        equ 0004h
TRISA_TRISA4_POSITION                    equ 0004h
TRISA_TRISA4_SIZE                        equ 0001h
TRISA_TRISA4_LENGTH                      equ 0001h
TRISA_TRISA4_MASK                        equ 0010h
TRISA_TRISA5_POSN                        equ 0005h
TRISA_TRISA5_POSITION                    equ 0005h
TRISA_TRISA5_SIZE                        equ 0001h
TRISA_TRISA5_LENGTH                      equ 0001h
TRISA_TRISA5_MASK                        equ 0020h
TRISA_TRISA6_POSN                        equ 0006h
TRISA_TRISA6_POSITION                    equ 0006h
TRISA_TRISA6_SIZE                        equ 0001h
TRISA_TRISA6_LENGTH                      equ 0001h
TRISA_TRISA6_MASK                        equ 0040h
TRISA_RA0_POSN                           equ 0000h
TRISA_RA0_POSITION                       equ 0000h
TRISA_RA0_SIZE                           equ 0001h
TRISA_RA0_LENGTH                         equ 0001h
TRISA_RA0_MASK                           equ 0001h
TRISA_RA1_POSN                           equ 0001h
TRISA_RA1_POSITION                       equ 0001h
TRISA_RA1_SIZE                           equ 0001h
TRISA_RA1_LENGTH                         equ 0001h
TRISA_RA1_MASK                           equ 0002h
TRISA_RA2_POSN                           equ 0002h
TRISA_RA2_POSITION                       equ 0002h
TRISA_RA2_SIZE                           equ 0001h
TRISA_RA2_LENGTH                         equ 0001h
TRISA_RA2_MASK                           equ 0004h
TRISA_RA3_POSN                           equ 0003h
TRISA_RA3_POSITION                       equ 0003h
TRISA_RA3_SIZE                           equ 0001h
TRISA_RA3_LENGTH                         equ 0001h
TRISA_RA3_MASK                           equ 0008h
TRISA_RA4_POSN                           equ 0004h
TRISA_RA4_POSITION                       equ 0004h
TRISA_RA4_SIZE                           equ 0001h
TRISA_RA4_LENGTH                         equ 0001h
TRISA_RA4_MASK                           equ 0010h
TRISA_RA5_POSN                           equ 0005h
TRISA_RA5_POSITION                       equ 0005h
TRISA_RA5_SIZE                           equ 0001h
TRISA_RA5_LENGTH                         equ 0001h
TRISA_RA5_MASK                           equ 0020h
TRISA_RA6_POSN                           equ 0006h
TRISA_RA6_POSITION                       equ 0006h
TRISA_RA6_SIZE                           equ 0001h
TRISA_RA6_LENGTH                         equ 0001h
TRISA_RA6_MASK                           equ 0040h

// Register: TRISB
#define TRISB TRISB
TRISB                                    equ 0F93h
// bitfield definitions
TRISB_TRISB0_POSN                        equ 0000h
TRISB_TRISB0_POSITION                    equ 0000h
TRISB_TRISB0_SIZE                        equ 0001h
TRISB_TRISB0_LENGTH                      equ 0001h
TRISB_TRISB0_MASK                        equ 0001h
TRISB_TRISB1_POSN                        equ 0001h
TRISB_TRISB1_POSITION                    equ 0001h
TRISB_TRISB1_SIZE                        equ 0001h
TRISB_TRISB1_LENGTH                      equ 0001h
TRISB_TRISB1_MASK                        equ 0002h
TRISB_TRISB2_POSN                        equ 0002h
TRISB_TRISB2_POSITION                    equ 0002h
TRISB_TRISB2_SIZE                        equ 0001h
TRISB_TRISB2_LENGTH                      equ 0001h
TRISB_TRISB2_MASK                        equ 0004h
TRISB_TRISB3_POSN                        equ 0003h
TRISB_TRISB3_POSITION                    equ 0003h
TRISB_TRISB3_SIZE                        equ 0001h
TRISB_TRISB3_LENGTH                      equ 0001h
TRISB_TRISB3_MASK                        equ 0008h
TRISB_TRISB4_POSN                        equ 0004h
TRISB_TRISB4_POSITION                    equ 0004h
TRISB_TRISB4_SIZE                        equ 0001h
TRISB_TRISB4_LENGTH                      equ 0001h
TRISB_TRISB4_MASK                        equ 0010h
TRISB_TRISB5_POSN                        equ 0005h
TRISB_TRISB5_POSITION                    equ 0005h
TRISB_TRISB5_SIZE                        equ 0001h
TRISB_TRISB5_LENGTH                      equ 0001h
TRISB_TRISB5_MASK                        equ 0020h
TRISB_TRISB6_POSN                        equ 0006h
TRISB_TRISB6_POSITION                    equ 0006h
TRISB_TRISB6_SIZE                        equ 0001h
TRISB_TRISB6_LENGTH                      equ 0001h
TRISB_TRISB6_MASK                        equ 0040h
TRISB_TRISB7_POSN                        equ 0007h
TRISB_TRISB7_POSITION                    equ 0007h
TRISB_TRISB7_SIZE                        equ 0001h
TRISB_TRISB7_LENGTH                      equ 0001h
TRISB_TRISB7_MASK                        equ 0080h
TRISB_RB0_POSN                           equ 0000h
TRISB_RB0_POSITION                       equ 0000h
TRISB_RB0_SIZE                           equ 0001h
TRISB_RB0_LENGTH                         equ 0001h
TRISB_RB0_MASK                           equ 0001h
TRISB_RB1_POSN                           equ 0001h
TRISB_RB1_POSITION                       equ 0001h
TRISB_RB1_SIZE                           equ 0001h
TRISB_RB1_LENGTH                         equ 0001h
TRISB_RB1_MASK                           equ 0002h
TRISB_RB2_POSN                           equ 0002h
TRISB_RB2_POSITION                       equ 0002h
TRISB_RB2_SIZE                           equ 0001h
TRISB_RB2_LENGTH                         equ 0001h
TRISB_RB2_MASK                           equ 0004h
TRISB_RB3_POSN                           equ 0003h
TRISB_RB3_POSITION                       equ 0003h
TRISB_RB3_SIZE                           equ 0001h
TRISB_RB3_LENGTH                         equ 0001h
TRISB_RB3_MASK                           equ 0008h
TRISB_RB4_POSN                           equ 0004h
TRISB_RB4_POSITION                       equ 0004h
TRISB_RB4_SIZE                           equ 0001h
TRISB_RB4_LENGTH                         equ 0001h
TRISB_RB4_MASK                           equ 0010h
TRISB_RB5_POSN                           equ 0005h
TRISB_RB5_POSITION                       equ 0005h
TRISB_RB5_SIZE                           equ 0001h
TRISB_RB5_LENGTH                         equ 0001h
TRISB_RB5_MASK                           equ 0020h
TRISB_RB6_POSN                           equ 0006h
TRISB_RB6_POSITION                       equ 0006h
TRISB_RB6_SIZE                           equ 0001h
TRISB_RB6_LENGTH                         equ 0001h
TRISB_RB6_MASK                           equ 0040h
TRISB_RB7_POSN                           equ 0007h
TRISB_RB7_POSITION                       equ 0007h
TRISB_RB7_SIZE                           equ 0001h
TRISB_RB7_LENGTH                         equ 0001h
TRISB_RB7_MASK                           equ 0080h

// Register: TRISC
#define TRISC TRISC
TRISC                                    equ 0F94h
// bitfield definitions
TRISC_TRISC0_POSN                        equ 0000h
TRISC_TRISC0_POSITION                    equ 0000h
TRISC_TRISC0_SIZE                        equ 0001h
TRISC_TRISC0_LENGTH                      equ 0001h
TRISC_TRISC0_MASK                        equ 0001h
TRISC_TRISC1_POSN                        equ 0001h
TRISC_TRISC1_POSITION                    equ 0001h
TRISC_TRISC1_SIZE                        equ 0001h
TRISC_TRISC1_LENGTH                      equ 0001h
TRISC_TRISC1_MASK                        equ 0002h
TRISC_TRISC2_POSN                        equ 0002h
TRISC_TRISC2_POSITION                    equ 0002h
TRISC_TRISC2_SIZE                        equ 0001h
TRISC_TRISC2_LENGTH                      equ 0001h
TRISC_TRISC2_MASK                        equ 0004h
TRISC_TRISC3_POSN                        equ 0003h
TRISC_TRISC3_POSITION                    equ 0003h
TRISC_TRISC3_SIZE                        equ 0001h
TRISC_TRISC3_LENGTH                      equ 0001h
TRISC_TRISC3_MASK                        equ 0008h
TRISC_TRISC4_POSN                        equ 0004h
TRISC_TRISC4_POSITION                    equ 0004h
TRISC_TRISC4_SIZE                        equ 0001h
TRISC_TRISC4_LENGTH                      equ 0001h
TRISC_TRISC4_MASK                        equ 0010h
TRISC_TRISC5_POSN                        equ 0005h
TRISC_TRISC5_POSITION                    equ 0005h
TRISC_TRISC5_SIZE                        equ 0001h
TRISC_TRISC5_LENGTH                      equ 0001h
TRISC_TRISC5_MASK                        equ 0020h
TRISC_TRISC6_POSN                        equ 0006h
TRISC_TRISC6_POSITION                    equ 0006h
TRISC_TRISC6_SIZE                        equ 0001h
TRISC_TRISC6_LENGTH                      equ 0001h
TRISC_TRISC6_MASK                        equ 0040h
TRISC_TRISC7_POSN                        equ 0007h
TRISC_TRISC7_POSITION                    equ 0007h
TRISC_TRISC7_SIZE                        equ 0001h
TRISC_TRISC7_LENGTH                      equ 0001h
TRISC_TRISC7_MASK                        equ 0080h
TRISC_RC0_POSN                           equ 0000h
TRISC_RC0_POSITION                       equ 0000h
TRISC_RC0_SIZE                           equ 0001h
TRISC_RC0_LENGTH                         equ 0001h
TRISC_RC0_MASK                           equ 0001h
TRISC_RC1_POSN                           equ 0001h
TRISC_RC1_POSITION                       equ 0001h
TRISC_RC1_SIZE                           equ 0001h
TRISC_RC1_LENGTH                         equ 0001h
TRISC_RC1_MASK                           equ 0002h
TRISC_RC2_POSN                           equ 0002h
TRISC_RC2_POSITION                       equ 0002h
TRISC_RC2_SIZE                           equ 0001h
TRISC_RC2_LENGTH                         equ 0001h
TRISC_RC2_MASK                           equ 0004h
TRISC_RC3_POSN                           equ 0003h
TRISC_RC3_POSITION                       equ 0003h
TRISC_RC3_SIZE                           equ 0001h
TRISC_RC3_LENGTH                         equ 0001h
TRISC_RC3_MASK                           equ 0008h
TRISC_RC4_POSN                           equ 0004h
TRISC_RC4_POSITION                       equ 0004h
TRISC_RC4_SIZE                           equ 0001h
TRISC_RC4_LENGTH                         equ 0001h
TRISC_RC4_MASK                           equ 0010h
TRISC_RC5_POSN                           equ 0005h
TRISC_RC5_POSITION                       equ 0005h
TRISC_RC5_SIZE                           equ 0001h
TRISC_RC5_LENGTH                         equ 0001h
TRISC_RC5_MASK                           equ 0020h
TRISC_RC6_POSN                           equ 0006h
TRISC_RC6_POSITION                       equ 0006h
TRISC_RC6_SIZE                           equ 0001h
TRISC_RC6_LENGTH                         equ 0001h
TRISC_RC6_MASK                           equ 0040h
TRISC_RC7_POSN                           equ 0007h
TRISC_RC7_POSITION                       equ 0007h
TRISC_RC7_SIZE                           equ 0001h
TRISC_RC7_LENGTH                         equ 0001h
TRISC_RC7_MASK                           equ 0080h

// Register: PIE1
#define PIE1 PIE1
PIE1                                     equ 0F9Dh
// bitfield definitions
PIE1_TMR1IE_POSN                         equ 0000h
PIE1_TMR1IE_POSITION                     equ 0000h
PIE1_TMR1IE_SIZE                         equ 0001h
PIE1_TMR1IE_LENGTH                       equ 0001h
PIE1_TMR1IE_MASK                         equ 0001h
PIE1_TMR2IE_POSN                         equ 0001h
PIE1_TMR2IE_POSITION                     equ 0001h
PIE1_TMR2IE_SIZE                         equ 0001h
PIE1_TMR2IE_LENGTH                       equ 0001h
PIE1_TMR2IE_MASK                         equ 0002h
PIE1_CCP1IE_POSN                         equ 0002h
PIE1_CCP1IE_POSITION                     equ 0002h
PIE1_CCP1IE_SIZE                         equ 0001h
PIE1_CCP1IE_LENGTH                       equ 0001h
PIE1_CCP1IE_MASK                         equ 0004h
PIE1_SSPIE_POSN                          equ 0003h
PIE1_SSPIE_POSITION                      equ 0003h
PIE1_SSPIE_SIZE                          equ 0001h
PIE1_SSPIE_LENGTH                        equ 0001h
PIE1_SSPIE_MASK                          equ 0008h
PIE1_TXIE_POSN                           equ 0004h
PIE1_TXIE_POSITION                       equ 0004h
PIE1_TXIE_SIZE                           equ 0001h
PIE1_TXIE_LENGTH                         equ 0001h
PIE1_TXIE_MASK                           equ 0010h
PIE1_RCIE_POSN                           equ 0005h
PIE1_RCIE_POSITION                       equ 0005h
PIE1_RCIE_SIZE                           equ 0001h
PIE1_RCIE_LENGTH                         equ 0001h
PIE1_RCIE_MASK                           equ 0020h
PIE1_ADIE_POSN                           equ 0006h
PIE1_ADIE_POSITION                       equ 0006h
PIE1_ADIE_SIZE                           equ 0001h
PIE1_ADIE_LENGTH                         equ 0001h
PIE1_ADIE_MASK                           equ 0040h
PIE1_TX1IE_POSN                          equ 0004h
PIE1_TX1IE_POSITION                      equ 0004h
PIE1_TX1IE_SIZE                          equ 0001h
PIE1_TX1IE_LENGTH                        equ 0001h
PIE1_TX1IE_MASK                          equ 0010h
PIE1_RC1IE_POSN                          equ 0005h
PIE1_RC1IE_POSITION                      equ 0005h
PIE1_RC1IE_SIZE                          equ 0001h
PIE1_RC1IE_LENGTH                        equ 0001h
PIE1_RC1IE_MASK                          equ 0020h

// Register: PIR1
#define PIR1 PIR1
PIR1                                     equ 0F9Eh
// bitfield definitions
PIR1_TMR1IF_POSN                         equ 0000h
PIR1_TMR1IF_POSITION                     equ 0000h
PIR1_TMR1IF_SIZE                         equ 0001h
PIR1_TMR1IF_LENGTH                       equ 0001h
PIR1_TMR1IF_MASK                         equ 0001h
PIR1_TMR2IF_POSN                         equ 0001h
PIR1_TMR2IF_POSITION                     equ 0001h
PIR1_TMR2IF_SIZE                         equ 0001h
PIR1_TMR2IF_LENGTH                       equ 0001h
PIR1_TMR2IF_MASK                         equ 0002h
PIR1_CCP1IF_POSN                         equ 0002h
PIR1_CCP1IF_POSITION                     equ 0002h
PIR1_CCP1IF_SIZE                         equ 0001h
PIR1_CCP1IF_LENGTH                       equ 0001h
PIR1_CCP1IF_MASK                         equ 0004h
PIR1_SSPIF_POSN                          equ 0003h
PIR1_SSPIF_POSITION                      equ 0003h
PIR1_SSPIF_SIZE                          equ 0001h
PIR1_SSPIF_LENGTH                        equ 0001h
PIR1_SSPIF_MASK                          equ 0008h
PIR1_TXIF_POSN                           equ 0004h
PIR1_TXIF_POSITION                       equ 0004h
PIR1_TXIF_SIZE                           equ 0001h
PIR1_TXIF_LENGTH                         equ 0001h
PIR1_TXIF_MASK                           equ 0010h
PIR1_RCIF_POSN                           equ 0005h
PIR1_RCIF_POSITION                       equ 0005h
PIR1_RCIF_SIZE                           equ 0001h
PIR1_RCIF_LENGTH                         equ 0001h
PIR1_RCIF_MASK                           equ 0020h
PIR1_ADIF_POSN                           equ 0006h
PIR1_ADIF_POSITION                       equ 0006h
PIR1_ADIF_SIZE                           equ 0001h
PIR1_ADIF_LENGTH                         equ 0001h
PIR1_ADIF_MASK                           equ 0040h
PIR1_TX1IF_POSN                          equ 0004h
PIR1_TX1IF_POSITION                      equ 0004h
PIR1_TX1IF_SIZE                          equ 0001h
PIR1_TX1IF_LENGTH                        equ 0001h
PIR1_TX1IF_MASK                          equ 0010h
PIR1_RC1IF_POSN                          equ 0005h
PIR1_RC1IF_POSITION                      equ 0005h
PIR1_RC1IF_SIZE                          equ 0001h
PIR1_RC1IF_LENGTH                        equ 0001h
PIR1_RC1IF_MASK                          equ 0020h

// Register: IPR1
#define IPR1 IPR1
IPR1                                     equ 0F9Fh
// bitfield definitions
IPR1_TMR1IP_POSN                         equ 0000h
IPR1_TMR1IP_POSITION                     equ 0000h
IPR1_TMR1IP_SIZE                         equ 0001h
IPR1_TMR1IP_LENGTH                       equ 0001h
IPR1_TMR1IP_MASK                         equ 0001h
IPR1_TMR2IP_POSN                         equ 0001h
IPR1_TMR2IP_POSITION                     equ 0001h
IPR1_TMR2IP_SIZE                         equ 0001h
IPR1_TMR2IP_LENGTH                       equ 0001h
IPR1_TMR2IP_MASK                         equ 0002h
IPR1_CCP1IP_POSN                         equ 0002h
IPR1_CCP1IP_POSITION                     equ 0002h
IPR1_CCP1IP_SIZE                         equ 0001h
IPR1_CCP1IP_LENGTH                       equ 0001h
IPR1_CCP1IP_MASK                         equ 0004h
IPR1_SSPIP_POSN                          equ 0003h
IPR1_SSPIP_POSITION                      equ 0003h
IPR1_SSPIP_SIZE                          equ 0001h
IPR1_SSPIP_LENGTH                        equ 0001h
IPR1_SSPIP_MASK                          equ 0008h
IPR1_TXIP_POSN                           equ 0004h
IPR1_TXIP_POSITION                       equ 0004h
IPR1_TXIP_SIZE                           equ 0001h
IPR1_TXIP_LENGTH                         equ 0001h
IPR1_TXIP_MASK                           equ 0010h
IPR1_RCIP_POSN                           equ 0005h
IPR1_RCIP_POSITION                       equ 0005h
IPR1_RCIP_SIZE                           equ 0001h
IPR1_RCIP_LENGTH                         equ 0001h
IPR1_RCIP_MASK                           equ 0020h
IPR1_ADIP_POSN                           equ 0006h
IPR1_ADIP_POSITION                       equ 0006h
IPR1_ADIP_SIZE                           equ 0001h
IPR1_ADIP_LENGTH                         equ 0001h
IPR1_ADIP_MASK                           equ 0040h
IPR1_TX1IP_POSN                          equ 0004h
IPR1_TX1IP_POSITION                      equ 0004h
IPR1_TX1IP_SIZE                          equ 0001h
IPR1_TX1IP_LENGTH                        equ 0001h
IPR1_TX1IP_MASK                          equ 0010h
IPR1_RC1IP_POSN                          equ 0005h
IPR1_RC1IP_POSITION                      equ 0005h
IPR1_RC1IP_SIZE                          equ 0001h
IPR1_RC1IP_LENGTH                        equ 0001h
IPR1_RC1IP_MASK                          equ 0020h

// Register: PIE2
#define PIE2 PIE2
PIE2                                     equ 0FA0h
// bitfield definitions
PIE2_TMR3IE_POSN                         equ 0001h
PIE2_TMR3IE_POSITION                     equ 0001h
PIE2_TMR3IE_SIZE                         equ 0001h
PIE2_TMR3IE_LENGTH                       equ 0001h
PIE2_TMR3IE_MASK                         equ 0002h
PIE2_LVDIE_POSN                          equ 0002h
PIE2_LVDIE_POSITION                      equ 0002h
PIE2_LVDIE_SIZE                          equ 0001h
PIE2_LVDIE_LENGTH                        equ 0001h
PIE2_LVDIE_MASK                          equ 0004h
PIE2_BCLIE_POSN                          equ 0003h
PIE2_BCLIE_POSITION                      equ 0003h
PIE2_BCLIE_SIZE                          equ 0001h
PIE2_BCLIE_LENGTH                        equ 0001h
PIE2_BCLIE_MASK                          equ 0008h
PIE2_EEIE_POSN                           equ 0004h
PIE2_EEIE_POSITION                       equ 0004h
PIE2_EEIE_SIZE                           equ 0001h
PIE2_EEIE_LENGTH                         equ 0001h
PIE2_EEIE_MASK                           equ 0010h

// Register: PIR2
#define PIR2 PIR2
PIR2                                     equ 0FA1h
// bitfield definitions
PIR2_TMR3IF_POSN                         equ 0001h
PIR2_TMR3IF_POSITION                     equ 0001h
PIR2_TMR3IF_SIZE                         equ 0001h
PIR2_TMR3IF_LENGTH                       equ 0001h
PIR2_TMR3IF_MASK                         equ 0002h
PIR2_LVDIF_POSN                          equ 0002h
PIR2_LVDIF_POSITION                      equ 0002h
PIR2_LVDIF_SIZE                          equ 0001h
PIR2_LVDIF_LENGTH                        equ 0001h
PIR2_LVDIF_MASK                          equ 0004h
PIR2_BCLIF_POSN                          equ 0003h
PIR2_BCLIF_POSITION                      equ 0003h
PIR2_BCLIF_SIZE                          equ 0001h
PIR2_BCLIF_LENGTH                        equ 0001h
PIR2_BCLIF_MASK                          equ 0008h
PIR2_EEIF_POSN                           equ 0004h
PIR2_EEIF_POSITION                       equ 0004h
PIR2_EEIF_SIZE                           equ 0001h
PIR2_EEIF_LENGTH                         equ 0001h
PIR2_EEIF_MASK                           equ 0010h

// Register: IPR2
#define IPR2 IPR2
IPR2                                     equ 0FA2h
// bitfield definitions
IPR2_TMR3IP_POSN                         equ 0001h
IPR2_TMR3IP_POSITION                     equ 0001h
IPR2_TMR3IP_SIZE                         equ 0001h
IPR2_TMR3IP_LENGTH                       equ 0001h
IPR2_TMR3IP_MASK                         equ 0002h
IPR2_LVDIP_POSN                          equ 0002h
IPR2_LVDIP_POSITION                      equ 0002h
IPR2_LVDIP_SIZE                          equ 0001h
IPR2_LVDIP_LENGTH                        equ 0001h
IPR2_LVDIP_MASK                          equ 0004h
IPR2_BCLIP_POSN                          equ 0003h
IPR2_BCLIP_POSITION                      equ 0003h
IPR2_BCLIP_SIZE                          equ 0001h
IPR2_BCLIP_LENGTH                        equ 0001h
IPR2_BCLIP_MASK                          equ 0008h
IPR2_EEIP_POSN                           equ 0004h
IPR2_EEIP_POSITION                       equ 0004h
IPR2_EEIP_SIZE                           equ 0001h
IPR2_EEIP_LENGTH                         equ 0001h
IPR2_EEIP_MASK                           equ 0010h

// Register: PIE3
#define PIE3 PIE3
PIE3                                     equ 0FA3h
// bitfield definitions
PIE3_RXB0IE_POSN                         equ 0000h
PIE3_RXB0IE_POSITION                     equ 0000h
PIE3_RXB0IE_SIZE                         equ 0001h
PIE3_RXB0IE_LENGTH                       equ 0001h
PIE3_RXB0IE_MASK                         equ 0001h
PIE3_RXB1IE_POSN                         equ 0001h
PIE3_RXB1IE_POSITION                     equ 0001h
PIE3_RXB1IE_SIZE                         equ 0001h
PIE3_RXB1IE_LENGTH                       equ 0001h
PIE3_RXB1IE_MASK                         equ 0002h
PIE3_TXB0IE_POSN                         equ 0002h
PIE3_TXB0IE_POSITION                     equ 0002h
PIE3_TXB0IE_SIZE                         equ 0001h
PIE3_TXB0IE_LENGTH                       equ 0001h
PIE3_TXB0IE_MASK                         equ 0004h
PIE3_TXB1IE_POSN                         equ 0003h
PIE3_TXB1IE_POSITION                     equ 0003h
PIE3_TXB1IE_SIZE                         equ 0001h
PIE3_TXB1IE_LENGTH                       equ 0001h
PIE3_TXB1IE_MASK                         equ 0008h
PIE3_TXB2IE_POSN                         equ 0004h
PIE3_TXB2IE_POSITION                     equ 0004h
PIE3_TXB2IE_SIZE                         equ 0001h
PIE3_TXB2IE_LENGTH                       equ 0001h
PIE3_TXB2IE_MASK                         equ 0010h
PIE3_ERRIE_POSN                          equ 0005h
PIE3_ERRIE_POSITION                      equ 0005h
PIE3_ERRIE_SIZE                          equ 0001h
PIE3_ERRIE_LENGTH                        equ 0001h
PIE3_ERRIE_MASK                          equ 0020h
PIE3_WAKIE_POSN                          equ 0006h
PIE3_WAKIE_POSITION                      equ 0006h
PIE3_WAKIE_SIZE                          equ 0001h
PIE3_WAKIE_LENGTH                        equ 0001h
PIE3_WAKIE_MASK                          equ 0040h
PIE3_IRXIE_POSN                          equ 0007h
PIE3_IRXIE_POSITION                      equ 0007h
PIE3_IRXIE_SIZE                          equ 0001h
PIE3_IRXIE_LENGTH                        equ 0001h
PIE3_IRXIE_MASK                          equ 0080h
PIE3_RX0IE_POSN                          equ 0000h
PIE3_RX0IE_POSITION                      equ 0000h
PIE3_RX0IE_SIZE                          equ 0001h
PIE3_RX0IE_LENGTH                        equ 0001h
PIE3_RX0IE_MASK                          equ 0001h
PIE3_RX1IE_POSN                          equ 0001h
PIE3_RX1IE_POSITION                      equ 0001h
PIE3_RX1IE_SIZE                          equ 0001h
PIE3_RX1IE_LENGTH                        equ 0001h
PIE3_RX1IE_MASK                          equ 0002h
PIE3_TX0IE_POSN                          equ 0002h
PIE3_TX0IE_POSITION                      equ 0002h
PIE3_TX0IE_SIZE                          equ 0001h
PIE3_TX0IE_LENGTH                        equ 0001h
PIE3_TX0IE_MASK                          equ 0004h
PIE3_TX1IE_POSN                          equ 0003h
PIE3_TX1IE_POSITION                      equ 0003h
PIE3_TX1IE_SIZE                          equ 0001h
PIE3_TX1IE_LENGTH                        equ 0001h
PIE3_TX1IE_MASK                          equ 0008h
PIE3_TX2IE_POSN                          equ 0004h
PIE3_TX2IE_POSITION                      equ 0004h
PIE3_TX2IE_SIZE                          equ 0001h
PIE3_TX2IE_LENGTH                        equ 0001h
PIE3_TX2IE_MASK                          equ 0010h
PIE3_IVRE_POSN                           equ 0007h
PIE3_IVRE_POSITION                       equ 0007h
PIE3_IVRE_SIZE                           equ 0001h
PIE3_IVRE_LENGTH                         equ 0001h
PIE3_IVRE_MASK                           equ 0080h
PIE3_RXBNIE_POSN                         equ 0001h
PIE3_RXBNIE_POSITION                     equ 0001h
PIE3_RXBNIE_SIZE                         equ 0001h
PIE3_RXBNIE_LENGTH                       equ 0001h
PIE3_RXBNIE_MASK                         equ 0002h
PIE3_TXBNIE_POSN                         equ 0004h
PIE3_TXBNIE_POSITION                     equ 0004h
PIE3_TXBNIE_SIZE                         equ 0001h
PIE3_TXBNIE_LENGTH                       equ 0001h
PIE3_TXBNIE_MASK                         equ 0010h

// Register: PIR3
#define PIR3 PIR3
PIR3                                     equ 0FA4h
// bitfield definitions
PIR3_RXB0IF_POSN                         equ 0000h
PIR3_RXB0IF_POSITION                     equ 0000h
PIR3_RXB0IF_SIZE                         equ 0001h
PIR3_RXB0IF_LENGTH                       equ 0001h
PIR3_RXB0IF_MASK                         equ 0001h
PIR3_RXB1IF_POSN                         equ 0001h
PIR3_RXB1IF_POSITION                     equ 0001h
PIR3_RXB1IF_SIZE                         equ 0001h
PIR3_RXB1IF_LENGTH                       equ 0001h
PIR3_RXB1IF_MASK                         equ 0002h
PIR3_TXB0IF_POSN                         equ 0002h
PIR3_TXB0IF_POSITION                     equ 0002h
PIR3_TXB0IF_SIZE                         equ 0001h
PIR3_TXB0IF_LENGTH                       equ 0001h
PIR3_TXB0IF_MASK                         equ 0004h
PIR3_TXB1IF_POSN                         equ 0003h
PIR3_TXB1IF_POSITION                     equ 0003h
PIR3_TXB1IF_SIZE                         equ 0001h
PIR3_TXB1IF_LENGTH                       equ 0001h
PIR3_TXB1IF_MASK                         equ 0008h
PIR3_TXB2IF_POSN                         equ 0004h
PIR3_TXB2IF_POSITION                     equ 0004h
PIR3_TXB2IF_SIZE                         equ 0001h
PIR3_TXB2IF_LENGTH                       equ 0001h
PIR3_TXB2IF_MASK                         equ 0010h
PIR3_ERRIF_POSN                          equ 0005h
PIR3_ERRIF_POSITION                      equ 0005h
PIR3_ERRIF_SIZE                          equ 0001h
PIR3_ERRIF_LENGTH                        equ 0001h
PIR3_ERRIF_MASK                          equ 0020h
PIR3_WAKIF_POSN                          equ 0006h
PIR3_WAKIF_POSITION                      equ 0006h
PIR3_WAKIF_SIZE                          equ 0001h
PIR3_WAKIF_LENGTH                        equ 0001h
PIR3_WAKIF_MASK                          equ 0040h
PIR3_IRXIF_POSN                          equ 0007h
PIR3_IRXIF_POSITION                      equ 0007h
PIR3_IRXIF_SIZE                          equ 0001h
PIR3_IRXIF_LENGTH                        equ 0001h
PIR3_IRXIF_MASK                          equ 0080h
PIR3_RX0IF_POSN                          equ 0000h
PIR3_RX0IF_POSITION                      equ 0000h
PIR3_RX0IF_SIZE                          equ 0001h
PIR3_RX0IF_LENGTH                        equ 0001h
PIR3_RX0IF_MASK                          equ 0001h
PIR3_RX1IF_POSN                          equ 0001h
PIR3_RX1IF_POSITION                      equ 0001h
PIR3_RX1IF_SIZE                          equ 0001h
PIR3_RX1IF_LENGTH                        equ 0001h
PIR3_RX1IF_MASK                          equ 0002h
PIR3_TX0IF_POSN                          equ 0002h
PIR3_TX0IF_POSITION                      equ 0002h
PIR3_TX0IF_SIZE                          equ 0001h
PIR3_TX0IF_LENGTH                        equ 0001h
PIR3_TX0IF_MASK                          equ 0004h
PIR3_TX1IF_POSN                          equ 0003h
PIR3_TX1IF_POSITION                      equ 0003h
PIR3_TX1IF_SIZE                          equ 0001h
PIR3_TX1IF_LENGTH                        equ 0001h
PIR3_TX1IF_MASK                          equ 0008h
PIR3_TX2IF_POSN                          equ 0004h
PIR3_TX2IF_POSITION                      equ 0004h
PIR3_TX2IF_SIZE                          equ 0001h
PIR3_TX2IF_LENGTH                        equ 0001h
PIR3_TX2IF_MASK                          equ 0010h
PIR3_IVRF_POSN                           equ 0007h
PIR3_IVRF_POSITION                       equ 0007h
PIR3_IVRF_SIZE                           equ 0001h
PIR3_IVRF_LENGTH                         equ 0001h
PIR3_IVRF_MASK                           equ 0080h
PIR3_RXBNIF_POSN                         equ 0001h
PIR3_RXBNIF_POSITION                     equ 0001h
PIR3_RXBNIF_SIZE                         equ 0001h
PIR3_RXBNIF_LENGTH                       equ 0001h
PIR3_RXBNIF_MASK                         equ 0002h
PIR3_TXBNIF_POSN                         equ 0004h
PIR3_TXBNIF_POSITION                     equ 0004h
PIR3_TXBNIF_SIZE                         equ 0001h
PIR3_TXBNIF_LENGTH                       equ 0001h
PIR3_TXBNIF_MASK                         equ 0010h

// Register: IPR3
#define IPR3 IPR3
IPR3                                     equ 0FA5h
// bitfield definitions
IPR3_RXB0IP_POSN                         equ 0000h
IPR3_RXB0IP_POSITION                     equ 0000h
IPR3_RXB0IP_SIZE                         equ 0001h
IPR3_RXB0IP_LENGTH                       equ 0001h
IPR3_RXB0IP_MASK                         equ 0001h
IPR3_RXB1IP_POSN                         equ 0001h
IPR3_RXB1IP_POSITION                     equ 0001h
IPR3_RXB1IP_SIZE                         equ 0001h
IPR3_RXB1IP_LENGTH                       equ 0001h
IPR3_RXB1IP_MASK                         equ 0002h
IPR3_TXB0IP_POSN                         equ 0002h
IPR3_TXB0IP_POSITION                     equ 0002h
IPR3_TXB0IP_SIZE                         equ 0001h
IPR3_TXB0IP_LENGTH                       equ 0001h
IPR3_TXB0IP_MASK                         equ 0004h
IPR3_TXB1IP_POSN                         equ 0003h
IPR3_TXB1IP_POSITION                     equ 0003h
IPR3_TXB1IP_SIZE                         equ 0001h
IPR3_TXB1IP_LENGTH                       equ 0001h
IPR3_TXB1IP_MASK                         equ 0008h
IPR3_TXB2IP_POSN                         equ 0004h
IPR3_TXB2IP_POSITION                     equ 0004h
IPR3_TXB2IP_SIZE                         equ 0001h
IPR3_TXB2IP_LENGTH                       equ 0001h
IPR3_TXB2IP_MASK                         equ 0010h
IPR3_ERRIP_POSN                          equ 0005h
IPR3_ERRIP_POSITION                      equ 0005h
IPR3_ERRIP_SIZE                          equ 0001h
IPR3_ERRIP_LENGTH                        equ 0001h
IPR3_ERRIP_MASK                          equ 0020h
IPR3_WAKIP_POSN                          equ 0006h
IPR3_WAKIP_POSITION                      equ 0006h
IPR3_WAKIP_SIZE                          equ 0001h
IPR3_WAKIP_LENGTH                        equ 0001h
IPR3_WAKIP_MASK                          equ 0040h
IPR3_IRXIP_POSN                          equ 0007h
IPR3_IRXIP_POSITION                      equ 0007h
IPR3_IRXIP_SIZE                          equ 0001h
IPR3_IRXIP_LENGTH                        equ 0001h
IPR3_IRXIP_MASK                          equ 0080h
IPR3_IVRP_POSN                           equ 0007h
IPR3_IVRP_POSITION                       equ 0007h
IPR3_IVRP_SIZE                           equ 0001h
IPR3_IVRP_LENGTH                         equ 0001h
IPR3_IVRP_MASK                           equ 0080h
IPR3_RXBNIP_POSN                         equ 0001h
IPR3_RXBNIP_POSITION                     equ 0001h
IPR3_RXBNIP_SIZE                         equ 0001h
IPR3_RXBNIP_LENGTH                       equ 0001h
IPR3_RXBNIP_MASK                         equ 0002h
IPR3_TXBNIP_POSN                         equ 0004h
IPR3_TXBNIP_POSITION                     equ 0004h
IPR3_TXBNIP_SIZE                         equ 0001h
IPR3_TXBNIP_LENGTH                       equ 0001h
IPR3_TXBNIP_MASK                         equ 0010h

// Register: EECON1
#define EECON1 EECON1
EECON1                                   equ 0FA6h
// bitfield definitions
EECON1_RD_POSN                           equ 0000h
EECON1_RD_POSITION                       equ 0000h
EECON1_RD_SIZE                           equ 0001h
EECON1_RD_LENGTH                         equ 0001h
EECON1_RD_MASK                           equ 0001h
EECON1_WR_POSN                           equ 0001h
EECON1_WR_POSITION                       equ 0001h
EECON1_WR_SIZE                           equ 0001h
EECON1_WR_LENGTH                         equ 0001h
EECON1_WR_MASK                           equ 0002h
EECON1_WREN_POSN                         equ 0002h
EECON1_WREN_POSITION                     equ 0002h
EECON1_WREN_SIZE                         equ 0001h
EECON1_WREN_LENGTH                       equ 0001h
EECON1_WREN_MASK                         equ 0004h
EECON1_WRERR_POSN                        equ 0003h
EECON1_WRERR_POSITION                    equ 0003h
EECON1_WRERR_SIZE                        equ 0001h
EECON1_WRERR_LENGTH                      equ 0001h
EECON1_WRERR_MASK                        equ 0008h
EECON1_FREE_POSN                         equ 0004h
EECON1_FREE_POSITION                     equ 0004h
EECON1_FREE_SIZE                         equ 0001h
EECON1_FREE_LENGTH                       equ 0001h
EECON1_FREE_MASK                         equ 0010h
EECON1_CFGS_POSN                         equ 0006h
EECON1_CFGS_POSITION                     equ 0006h
EECON1_CFGS_SIZE                         equ 0001h
EECON1_CFGS_LENGTH                       equ 0001h
EECON1_CFGS_MASK                         equ 0040h
EECON1_EEPGD_POSN                        equ 0007h
EECON1_EEPGD_POSITION                    equ 0007h
EECON1_EEPGD_SIZE                        equ 0001h
EECON1_EEPGD_LENGTH                      equ 0001h
EECON1_EEPGD_MASK                        equ 0080h
EECON1_EEFS_POSN                         equ 0006h
EECON1_EEFS_POSITION                     equ 0006h
EECON1_EEFS_SIZE                         equ 0001h
EECON1_EEFS_LENGTH                       equ 0001h
EECON1_EEFS_MASK                         equ 0040h

// Register: EECON2
#define EECON2 EECON2
EECON2                                   equ 0FA7h

// Register: EEDATA
#define EEDATA EEDATA
EEDATA                                   equ 0FA8h

// Register: EEADR
#define EEADR EEADR
EEADR                                    equ 0FA9h

// Register: RCSTA
#define RCSTA RCSTA
RCSTA                                    equ 0FABh
// bitfield definitions
RCSTA_RX9D_POSN                          equ 0000h
RCSTA_RX9D_POSITION                      equ 0000h
RCSTA_RX9D_SIZE                          equ 0001h
RCSTA_RX9D_LENGTH                        equ 0001h
RCSTA_RX9D_MASK                          equ 0001h
RCSTA_OERR_POSN                          equ 0001h
RCSTA_OERR_POSITION                      equ 0001h
RCSTA_OERR_SIZE                          equ 0001h
RCSTA_OERR_LENGTH                        equ 0001h
RCSTA_OERR_MASK                          equ 0002h
RCSTA_FERR_POSN                          equ 0002h
RCSTA_FERR_POSITION                      equ 0002h
RCSTA_FERR_SIZE                          equ 0001h
RCSTA_FERR_LENGTH                        equ 0001h
RCSTA_FERR_MASK                          equ 0004h
RCSTA_ADDEN_POSN                         equ 0003h
RCSTA_ADDEN_POSITION                     equ 0003h
RCSTA_ADDEN_SIZE                         equ 0001h
RCSTA_ADDEN_LENGTH                       equ 0001h
RCSTA_ADDEN_MASK                         equ 0008h
RCSTA_CREN_POSN                          equ 0004h
RCSTA_CREN_POSITION                      equ 0004h
RCSTA_CREN_SIZE                          equ 0001h
RCSTA_CREN_LENGTH                        equ 0001h
RCSTA_CREN_MASK                          equ 0010h
RCSTA_SREN_POSN                          equ 0005h
RCSTA_SREN_POSITION                      equ 0005h
RCSTA_SREN_SIZE                          equ 0001h
RCSTA_SREN_LENGTH                        equ 0001h
RCSTA_SREN_MASK                          equ 0020h
RCSTA_RX9_POSN                           equ 0006h
RCSTA_RX9_POSITION                       equ 0006h
RCSTA_RX9_SIZE                           equ 0001h
RCSTA_RX9_LENGTH                         equ 0001h
RCSTA_RX9_MASK                           equ 0040h
RCSTA_SPEN_POSN                          equ 0007h
RCSTA_SPEN_POSITION                      equ 0007h
RCSTA_SPEN_SIZE                          equ 0001h
RCSTA_SPEN_LENGTH                        equ 0001h
RCSTA_SPEN_MASK                          equ 0080h
RCSTA_RCD8_POSN                          equ 0000h
RCSTA_RCD8_POSITION                      equ 0000h
RCSTA_RCD8_SIZE                          equ 0001h
RCSTA_RCD8_LENGTH                        equ 0001h
RCSTA_RCD8_MASK                          equ 0001h
RCSTA_RC9_POSN                           equ 0006h
RCSTA_RC9_POSITION                       equ 0006h
RCSTA_RC9_SIZE                           equ 0001h
RCSTA_RC9_LENGTH                         equ 0001h
RCSTA_RC9_MASK                           equ 0040h
RCSTA_RC8_9_POSN                         equ 0006h
RCSTA_RC8_9_POSITION                     equ 0006h
RCSTA_RC8_9_SIZE                         equ 0001h
RCSTA_RC8_9_LENGTH                       equ 0001h
RCSTA_RC8_9_MASK                         equ 0040h
RCSTA_NOT_RC8_POSN                       equ 0006h
RCSTA_NOT_RC8_POSITION                   equ 0006h
RCSTA_NOT_RC8_SIZE                       equ 0001h
RCSTA_NOT_RC8_LENGTH                     equ 0001h
RCSTA_NOT_RC8_MASK                       equ 0040h
RCSTA_nRC8_POSN                          equ 0006h
RCSTA_nRC8_POSITION                      equ 0006h
RCSTA_nRC8_SIZE                          equ 0001h
RCSTA_nRC8_LENGTH                        equ 0001h
RCSTA_nRC8_MASK                          equ 0040h
RCSTA_SRENA_POSN                         equ 0005h
RCSTA_SRENA_POSITION                     equ 0005h
RCSTA_SRENA_SIZE                         equ 0001h
RCSTA_SRENA_LENGTH                       equ 0001h
RCSTA_SRENA_MASK                         equ 0020h

// Register: TXSTA
#define TXSTA TXSTA
TXSTA                                    equ 0FACh
// bitfield definitions
TXSTA_TX9D_POSN                          equ 0000h
TXSTA_TX9D_POSITION                      equ 0000h
TXSTA_TX9D_SIZE                          equ 0001h
TXSTA_TX9D_LENGTH                        equ 0001h
TXSTA_TX9D_MASK                          equ 0001h
TXSTA_TRMT_POSN                          equ 0001h
TXSTA_TRMT_POSITION                      equ 0001h
TXSTA_TRMT_SIZE                          equ 0001h
TXSTA_TRMT_LENGTH                        equ 0001h
TXSTA_TRMT_MASK                          equ 0002h
TXSTA_BRGH_POSN                          equ 0002h
TXSTA_BRGH_POSITION                      equ 0002h
TXSTA_BRGH_SIZE                          equ 0001h
TXSTA_BRGH_LENGTH                        equ 0001h
TXSTA_BRGH_MASK                          equ 0004h
TXSTA_SYNC_POSN                          equ 0004h
TXSTA_SYNC_POSITION                      equ 0004h
TXSTA_SYNC_SIZE                          equ 0001h
TXSTA_SYNC_LENGTH                        equ 0001h
TXSTA_SYNC_MASK                          equ 0010h
TXSTA_TXEN_POSN                          equ 0005h
TXSTA_TXEN_POSITION                      equ 0005h
TXSTA_TXEN_SIZE                          equ 0001h
TXSTA_TXEN_LENGTH                        equ 0001h
TXSTA_TXEN_MASK                          equ 0020h
TXSTA_TX9_POSN                           equ 0006h
TXSTA_TX9_POSITION                       equ 0006h
TXSTA_TX9_SIZE                           equ 0001h
TXSTA_TX9_LENGTH                         equ 0001h
TXSTA_TX9_MASK                           equ 0040h
TXSTA_CSRC_POSN                          equ 0007h
TXSTA_CSRC_POSITION                      equ 0007h
TXSTA_CSRC_SIZE                          equ 0001h
TXSTA_CSRC_LENGTH                        equ 0001h
TXSTA_CSRC_MASK                          equ 0080h
TXSTA_TXD8_POSN                          equ 0000h
TXSTA_TXD8_POSITION                      equ 0000h
TXSTA_TXD8_SIZE                          equ 0001h
TXSTA_TXD8_LENGTH                        equ 0001h
TXSTA_TXD8_MASK                          equ 0001h
TXSTA_TX8_9_POSN                         equ 0006h
TXSTA_TX8_9_POSITION                     equ 0006h
TXSTA_TX8_9_SIZE                         equ 0001h
TXSTA_TX8_9_LENGTH                       equ 0001h
TXSTA_TX8_9_MASK                         equ 0040h
TXSTA_NOT_TX8_POSN                       equ 0006h
TXSTA_NOT_TX8_POSITION                   equ 0006h
TXSTA_NOT_TX8_SIZE                       equ 0001h
TXSTA_NOT_TX8_LENGTH                     equ 0001h
TXSTA_NOT_TX8_MASK                       equ 0040h
TXSTA_nTX8_POSN                          equ 0006h
TXSTA_nTX8_POSITION                      equ 0006h
TXSTA_nTX8_SIZE                          equ 0001h
TXSTA_nTX8_LENGTH                        equ 0001h
TXSTA_nTX8_MASK                          equ 0040h
TXSTA_TX9D1_POSN                         equ 0000h
TXSTA_TX9D1_POSITION                     equ 0000h
TXSTA_TX9D1_SIZE                         equ 0001h
TXSTA_TX9D1_LENGTH                       equ 0001h
TXSTA_TX9D1_MASK                         equ 0001h
TXSTA_TRMT1_POSN                         equ 0001h
TXSTA_TRMT1_POSITION                     equ 0001h
TXSTA_TRMT1_SIZE                         equ 0001h
TXSTA_TRMT1_LENGTH                       equ 0001h
TXSTA_TRMT1_MASK                         equ 0002h
TXSTA_BRGH1_POSN                         equ 0002h
TXSTA_BRGH1_POSITION                     equ 0002h
TXSTA_BRGH1_SIZE                         equ 0001h
TXSTA_BRGH1_LENGTH                       equ 0001h
TXSTA_BRGH1_MASK                         equ 0004h
TXSTA_SYNC1_POSN                         equ 0004h
TXSTA_SYNC1_POSITION                     equ 0004h
TXSTA_SYNC1_SIZE                         equ 0001h
TXSTA_SYNC1_LENGTH                       equ 0001h
TXSTA_SYNC1_MASK                         equ 0010h
TXSTA_TXEN1_POSN                         equ 0005h
TXSTA_TXEN1_POSITION                     equ 0005h
TXSTA_TXEN1_SIZE                         equ 0001h
TXSTA_TXEN1_LENGTH                       equ 0001h
TXSTA_TXEN1_MASK                         equ 0020h
TXSTA_TX91_POSN                          equ 0006h
TXSTA_TX91_POSITION                      equ 0006h
TXSTA_TX91_SIZE                          equ 0001h
TXSTA_TX91_LENGTH                        equ 0001h
TXSTA_TX91_MASK                          equ 0040h
TXSTA_CSRC1_POSN                         equ 0007h
TXSTA_CSRC1_POSITION                     equ 0007h
TXSTA_CSRC1_SIZE                         equ 0001h
TXSTA_CSRC1_LENGTH                       equ 0001h
TXSTA_CSRC1_MASK                         equ 0080h

// Register: TXREG
#define TXREG TXREG
TXREG                                    equ 0FADh

// Register: RCREG
#define RCREG RCREG
RCREG                                    equ 0FAEh

// Register: SPBRG
#define SPBRG SPBRG
SPBRG                                    equ 0FAFh

// Register: T3CON
#define T3CON T3CON
T3CON                                    equ 0FB1h
// bitfield definitions
T3CON_NOT_T3SYNC_POSN                    equ 0002h
T3CON_NOT_T3SYNC_POSITION                equ 0002h
T3CON_NOT_T3SYNC_SIZE                    equ 0001h
T3CON_NOT_T3SYNC_LENGTH                  equ 0001h
T3CON_NOT_T3SYNC_MASK                    equ 0004h
T3CON_TMR3ON_POSN                        equ 0000h
T3CON_TMR3ON_POSITION                    equ 0000h
T3CON_TMR3ON_SIZE                        equ 0001h
T3CON_TMR3ON_LENGTH                      equ 0001h
T3CON_TMR3ON_MASK                        equ 0001h
T3CON_TMR3CS_POSN                        equ 0001h
T3CON_TMR3CS_POSITION                    equ 0001h
T3CON_TMR3CS_SIZE                        equ 0001h
T3CON_TMR3CS_LENGTH                      equ 0001h
T3CON_TMR3CS_MASK                        equ 0002h
T3CON_nT3SYNC_POSN                       equ 0002h
T3CON_nT3SYNC_POSITION                   equ 0002h
T3CON_nT3SYNC_SIZE                       equ 0001h
T3CON_nT3SYNC_LENGTH                     equ 0001h
T3CON_nT3SYNC_MASK                       equ 0004h
T3CON_T3CCP1_POSN                        equ 0003h
T3CON_T3CCP1_POSITION                    equ 0003h
T3CON_T3CCP1_SIZE                        equ 0001h
T3CON_T3CCP1_LENGTH                      equ 0001h
T3CON_T3CCP1_MASK                        equ 0008h
T3CON_T3CKPS_POSN                        equ 0004h
T3CON_T3CKPS_POSITION                    equ 0004h
T3CON_T3CKPS_SIZE                        equ 0002h
T3CON_T3CKPS_LENGTH                      equ 0002h
T3CON_T3CKPS_MASK                        equ 0030h
T3CON_T3ECCP1_POSN                       equ 0006h
T3CON_T3ECCP1_POSITION                   equ 0006h
T3CON_T3ECCP1_SIZE                       equ 0001h
T3CON_T3ECCP1_LENGTH                     equ 0001h
T3CON_T3ECCP1_MASK                       equ 0040h
T3CON_RD16_POSN                          equ 0007h
T3CON_RD16_POSITION                      equ 0007h
T3CON_RD16_SIZE                          equ 0001h
T3CON_RD16_LENGTH                        equ 0001h
T3CON_RD16_MASK                          equ 0080h
T3CON_T3INSYNC_POSN                      equ 0002h
T3CON_T3INSYNC_POSITION                  equ 0002h
T3CON_T3INSYNC_SIZE                      equ 0001h
T3CON_T3INSYNC_LENGTH                    equ 0001h
T3CON_T3INSYNC_MASK                      equ 0004h
T3CON_T3CKPS0_POSN                       equ 0004h
T3CON_T3CKPS0_POSITION                   equ 0004h
T3CON_T3CKPS0_SIZE                       equ 0001h
T3CON_T3CKPS0_LENGTH                     equ 0001h
T3CON_T3CKPS0_MASK                       equ 0010h
T3CON_T3CKPS1_POSN                       equ 0005h
T3CON_T3CKPS1_POSITION                   equ 0005h
T3CON_T3CKPS1_SIZE                       equ 0001h
T3CON_T3CKPS1_LENGTH                     equ 0001h
T3CON_T3CKPS1_MASK                       equ 0020h
T3CON_T3SYNC_POSN                        equ 0002h
T3CON_T3SYNC_POSITION                    equ 0002h
T3CON_T3SYNC_SIZE                        equ 0001h
T3CON_T3SYNC_LENGTH                      equ 0001h
T3CON_T3SYNC_MASK                        equ 0004h
T3CON_SOSCEN3_POSN                       equ 0003h
T3CON_SOSCEN3_POSITION                   equ 0003h
T3CON_SOSCEN3_SIZE                       equ 0001h
T3CON_SOSCEN3_LENGTH                     equ 0001h
T3CON_SOSCEN3_MASK                       equ 0008h
T3CON_RD163_POSN                         equ 0007h
T3CON_RD163_POSITION                     equ 0007h
T3CON_RD163_SIZE                         equ 0001h
T3CON_RD163_LENGTH                       equ 0001h
T3CON_RD163_MASK                         equ 0080h
T3CON_T3RD16_POSN                        equ 0007h
T3CON_T3RD16_POSITION                    equ 0007h
T3CON_T3RD16_SIZE                        equ 0001h
T3CON_T3RD16_LENGTH                      equ 0001h
T3CON_T3RD16_MASK                        equ 0080h

// Register: TMR3
#define TMR3 TMR3
TMR3                                     equ 0FB2h

// Register: TMR3L
#define TMR3L TMR3L
TMR3L                                    equ 0FB2h

// Register: TMR3H
#define TMR3H TMR3H
TMR3H                                    equ 0FB3h

// Register: CCP1CON
#define CCP1CON CCP1CON
CCP1CON                                  equ 0FBDh
// bitfield definitions
CCP1CON_CCP1M_POSN                       equ 0000h
CCP1CON_CCP1M_POSITION                   equ 0000h
CCP1CON_CCP1M_SIZE                       equ 0004h
CCP1CON_CCP1M_LENGTH                     equ 0004h
CCP1CON_CCP1M_MASK                       equ 000Fh
CCP1CON_DC1B_POSN                        equ 0004h
CCP1CON_DC1B_POSITION                    equ 0004h
CCP1CON_DC1B_SIZE                        equ 0002h
CCP1CON_DC1B_LENGTH                      equ 0002h
CCP1CON_DC1B_MASK                        equ 0030h
CCP1CON_CCP1M0_POSN                      equ 0000h
CCP1CON_CCP1M0_POSITION                  equ 0000h
CCP1CON_CCP1M0_SIZE                      equ 0001h
CCP1CON_CCP1M0_LENGTH                    equ 0001h
CCP1CON_CCP1M0_MASK                      equ 0001h
CCP1CON_CCP1M1_POSN                      equ 0001h
CCP1CON_CCP1M1_POSITION                  equ 0001h
CCP1CON_CCP1M1_SIZE                      equ 0001h
CCP1CON_CCP1M1_LENGTH                    equ 0001h
CCP1CON_CCP1M1_MASK                      equ 0002h
CCP1CON_CCP1M2_POSN                      equ 0002h
CCP1CON_CCP1M2_POSITION                  equ 0002h
CCP1CON_CCP1M2_SIZE                      equ 0001h
CCP1CON_CCP1M2_LENGTH                    equ 0001h
CCP1CON_CCP1M2_MASK                      equ 0004h
CCP1CON_CCP1M3_POSN                      equ 0003h
CCP1CON_CCP1M3_POSITION                  equ 0003h
CCP1CON_CCP1M3_SIZE                      equ 0001h
CCP1CON_CCP1M3_LENGTH                    equ 0001h
CCP1CON_CCP1M3_MASK                      equ 0008h
CCP1CON_DC1B0_POSN                       equ 0004h
CCP1CON_DC1B0_POSITION                   equ 0004h
CCP1CON_DC1B0_SIZE                       equ 0001h
CCP1CON_DC1B0_LENGTH                     equ 0001h
CCP1CON_DC1B0_MASK                       equ 0010h
CCP1CON_DC1B1_POSN                       equ 0005h
CCP1CON_DC1B1_POSITION                   equ 0005h
CCP1CON_DC1B1_SIZE                       equ 0001h
CCP1CON_DC1B1_LENGTH                     equ 0001h
CCP1CON_DC1B1_MASK                       equ 0020h
CCP1CON_CCP1Y_POSN                       equ 0004h
CCP1CON_CCP1Y_POSITION                   equ 0004h
CCP1CON_CCP1Y_SIZE                       equ 0001h
CCP1CON_CCP1Y_LENGTH                     equ 0001h
CCP1CON_CCP1Y_MASK                       equ 0010h
CCP1CON_CCP1X_POSN                       equ 0005h
CCP1CON_CCP1X_POSITION                   equ 0005h
CCP1CON_CCP1X_SIZE                       equ 0001h
CCP1CON_CCP1X_LENGTH                     equ 0001h
CCP1CON_CCP1X_MASK                       equ 0020h

// Register: CCPR1
#define CCPR1 CCPR1
CCPR1                                    equ 0FBEh

// Register: CCPR1L
#define CCPR1L CCPR1L
CCPR1L                                   equ 0FBEh

// Register: CCPR1H
#define CCPR1H CCPR1H
CCPR1H                                   equ 0FBFh

// Register: ADCON1
#define ADCON1 ADCON1
ADCON1                                   equ 0FC1h
// bitfield definitions
ADCON1_PCFG_POSN                         equ 0000h
ADCON1_PCFG_POSITION                     equ 0000h
ADCON1_PCFG_SIZE                         equ 0004h
ADCON1_PCFG_LENGTH                       equ 0004h
ADCON1_PCFG_MASK                         equ 000Fh
ADCON1_ADCS2_POSN                        equ 0006h
ADCON1_ADCS2_POSITION                    equ 0006h
ADCON1_ADCS2_SIZE                        equ 0001h
ADCON1_ADCS2_LENGTH                      equ 0001h
ADCON1_ADCS2_MASK                        equ 0040h
ADCON1_ADFM_POSN                         equ 0007h
ADCON1_ADFM_POSITION                     equ 0007h
ADCON1_ADFM_SIZE                         equ 0001h
ADCON1_ADFM_LENGTH                       equ 0001h
ADCON1_ADFM_MASK                         equ 0080h
ADCON1_PCFG0_POSN                        equ 0000h
ADCON1_PCFG0_POSITION                    equ 0000h
ADCON1_PCFG0_SIZE                        equ 0001h
ADCON1_PCFG0_LENGTH                      equ 0001h
ADCON1_PCFG0_MASK                        equ 0001h
ADCON1_PCFG1_POSN                        equ 0001h
ADCON1_PCFG1_POSITION                    equ 0001h
ADCON1_PCFG1_SIZE                        equ 0001h
ADCON1_PCFG1_LENGTH                      equ 0001h
ADCON1_PCFG1_MASK                        equ 0002h
ADCON1_PCFG2_POSN                        equ 0002h
ADCON1_PCFG2_POSITION                    equ 0002h
ADCON1_PCFG2_SIZE                        equ 0001h
ADCON1_PCFG2_LENGTH                      equ 0001h
ADCON1_PCFG2_MASK                        equ 0004h
ADCON1_PCFG3_POSN                        equ 0003h
ADCON1_PCFG3_POSITION                    equ 0003h
ADCON1_PCFG3_SIZE                        equ 0001h
ADCON1_PCFG3_LENGTH                      equ 0001h
ADCON1_PCFG3_MASK                        equ 0008h
ADCON1_CHSN3_POSN                        equ 0003h
ADCON1_CHSN3_POSITION                    equ 0003h
ADCON1_CHSN3_SIZE                        equ 0001h
ADCON1_CHSN3_LENGTH                      equ 0001h
ADCON1_CHSN3_MASK                        equ 0008h

// Register: ADCON0
#define ADCON0 ADCON0
ADCON0                                   equ 0FC2h
// bitfield definitions
ADCON0_GO_NOT_DONE_POSN                  equ 0002h
ADCON0_GO_NOT_DONE_POSITION              equ 0002h
ADCON0_GO_NOT_DONE_SIZE                  equ 0001h
ADCON0_GO_NOT_DONE_LENGTH                equ 0001h
ADCON0_GO_NOT_DONE_MASK                  equ 0004h
ADCON0_ADON_POSN                         equ 0000h
ADCON0_ADON_POSITION                     equ 0000h
ADCON0_ADON_SIZE                         equ 0001h
ADCON0_ADON_LENGTH                       equ 0001h
ADCON0_ADON_MASK                         equ 0001h
ADCON0_GO_nDONE_POSN                     equ 0002h
ADCON0_GO_nDONE_POSITION                 equ 0002h
ADCON0_GO_nDONE_SIZE                     equ 0001h
ADCON0_GO_nDONE_LENGTH                   equ 0001h
ADCON0_GO_nDONE_MASK                     equ 0004h
ADCON0_CHS_POSN                          equ 0003h
ADCON0_CHS_POSITION                      equ 0003h
ADCON0_CHS_SIZE                          equ 0003h
ADCON0_CHS_LENGTH                        equ 0003h
ADCON0_CHS_MASK                          equ 0038h
ADCON0_ADCS_POSN                         equ 0006h
ADCON0_ADCS_POSITION                     equ 0006h
ADCON0_ADCS_SIZE                         equ 0002h
ADCON0_ADCS_LENGTH                       equ 0002h
ADCON0_ADCS_MASK                         equ 00C0h
ADCON0_DONE_POSN                         equ 0002h
ADCON0_DONE_POSITION                     equ 0002h
ADCON0_DONE_SIZE                         equ 0001h
ADCON0_DONE_LENGTH                       equ 0001h
ADCON0_DONE_MASK                         equ 0004h
ADCON0_CHS0_POSN                         equ 0003h
ADCON0_CHS0_POSITION                     equ 0003h
ADCON0_CHS0_SIZE                         equ 0001h
ADCON0_CHS0_LENGTH                       equ 0001h
ADCON0_CHS0_MASK                         equ 0008h
ADCON0_CHS1_POSN                         equ 0004h
ADCON0_CHS1_POSITION                     equ 0004h
ADCON0_CHS1_SIZE                         equ 0001h
ADCON0_CHS1_LENGTH                       equ 0001h
ADCON0_CHS1_MASK                         equ 0010h
ADCON0_CHS2_POSN                         equ 0005h
ADCON0_CHS2_POSITION                     equ 0005h
ADCON0_CHS2_SIZE                         equ 0001h
ADCON0_CHS2_LENGTH                       equ 0001h
ADCON0_CHS2_MASK                         equ 0020h
ADCON0_ADCS0_POSN                        equ 0006h
ADCON0_ADCS0_POSITION                    equ 0006h
ADCON0_ADCS0_SIZE                        equ 0001h
ADCON0_ADCS0_LENGTH                      equ 0001h
ADCON0_ADCS0_MASK                        equ 0040h
ADCON0_ADCS1_POSN                        equ 0007h
ADCON0_ADCS1_POSITION                    equ 0007h
ADCON0_ADCS1_SIZE                        equ 0001h
ADCON0_ADCS1_LENGTH                      equ 0001h
ADCON0_ADCS1_MASK                        equ 0080h
ADCON0_GO_DONE_POSN                      equ 0002h
ADCON0_GO_DONE_POSITION                  equ 0002h
ADCON0_GO_DONE_SIZE                      equ 0001h
ADCON0_GO_DONE_LENGTH                    equ 0001h
ADCON0_GO_DONE_MASK                      equ 0004h
ADCON0_GO_POSN                           equ 0002h
ADCON0_GO_POSITION                       equ 0002h
ADCON0_GO_SIZE                           equ 0001h
ADCON0_GO_LENGTH                         equ 0001h
ADCON0_GO_MASK                           equ 0004h
ADCON0_NOT_DONE_POSN                     equ 0002h
ADCON0_NOT_DONE_POSITION                 equ 0002h
ADCON0_NOT_DONE_SIZE                     equ 0001h
ADCON0_NOT_DONE_LENGTH                   equ 0001h
ADCON0_NOT_DONE_MASK                     equ 0004h
ADCON0_nDONE_POSN                        equ 0002h
ADCON0_nDONE_POSITION                    equ 0002h
ADCON0_nDONE_SIZE                        equ 0001h
ADCON0_nDONE_LENGTH                      equ 0001h
ADCON0_nDONE_MASK                        equ 0004h
ADCON0_ADCAL_POSN                        equ 0007h
ADCON0_ADCAL_POSITION                    equ 0007h
ADCON0_ADCAL_SIZE                        equ 0001h
ADCON0_ADCAL_LENGTH                      equ 0001h
ADCON0_ADCAL_MASK                        equ 0080h
ADCON0_GODONE_POSN                       equ 0002h
ADCON0_GODONE_POSITION                   equ 0002h
ADCON0_GODONE_SIZE                       equ 0001h
ADCON0_GODONE_LENGTH                     equ 0001h
ADCON0_GODONE_MASK                       equ 0004h

// Register: ADRES
#define ADRES ADRES
ADRES                                    equ 0FC3h

// Register: ADRESL
#define ADRESL ADRESL
ADRESL                                   equ 0FC3h

// Register: ADRESH
#define ADRESH ADRESH
ADRESH                                   equ 0FC4h

// Register: SSPCON2
#define SSPCON2 SSPCON2
SSPCON2                                  equ 0FC5h
// bitfield definitions
SSPCON2_SEN_POSN                         equ 0000h
SSPCON2_SEN_POSITION                     equ 0000h
SSPCON2_SEN_SIZE                         equ 0001h
SSPCON2_SEN_LENGTH                       equ 0001h
SSPCON2_SEN_MASK                         equ 0001h
SSPCON2_RSEN_POSN                        equ 0001h
SSPCON2_RSEN_POSITION                    equ 0001h
SSPCON2_RSEN_SIZE                        equ 0001h
SSPCON2_RSEN_LENGTH                      equ 0001h
SSPCON2_RSEN_MASK                        equ 0002h
SSPCON2_PEN_POSN                         equ 0002h
SSPCON2_PEN_POSITION                     equ 0002h
SSPCON2_PEN_SIZE                         equ 0001h
SSPCON2_PEN_LENGTH                       equ 0001h
SSPCON2_PEN_MASK                         equ 0004h
SSPCON2_RCEN_POSN                        equ 0003h
SSPCON2_RCEN_POSITION                    equ 0003h
SSPCON2_RCEN_SIZE                        equ 0001h
SSPCON2_RCEN_LENGTH                      equ 0001h
SSPCON2_RCEN_MASK                        equ 0008h
SSPCON2_ACKEN_POSN                       equ 0004h
SSPCON2_ACKEN_POSITION                   equ 0004h
SSPCON2_ACKEN_SIZE                       equ 0001h
SSPCON2_ACKEN_LENGTH                     equ 0001h
SSPCON2_ACKEN_MASK                       equ 0010h
SSPCON2_ACKDT_POSN                       equ 0005h
SSPCON2_ACKDT_POSITION                   equ 0005h
SSPCON2_ACKDT_SIZE                       equ 0001h
SSPCON2_ACKDT_LENGTH                     equ 0001h
SSPCON2_ACKDT_MASK                       equ 0020h
SSPCON2_ACKSTAT_POSN                     equ 0006h
SSPCON2_ACKSTAT_POSITION                 equ 0006h
SSPCON2_ACKSTAT_SIZE                     equ 0001h
SSPCON2_ACKSTAT_LENGTH                   equ 0001h
SSPCON2_ACKSTAT_MASK                     equ 0040h
SSPCON2_GCEN_POSN                        equ 0007h
SSPCON2_GCEN_POSITION                    equ 0007h
SSPCON2_GCEN_SIZE                        equ 0001h
SSPCON2_GCEN_LENGTH                      equ 0001h
SSPCON2_GCEN_MASK                        equ 0080h

// Register: SSPCON1
#define SSPCON1 SSPCON1
SSPCON1                                  equ 0FC6h
// bitfield definitions
SSPCON1_SSPM_POSN                        equ 0000h
SSPCON1_SSPM_POSITION                    equ 0000h
SSPCON1_SSPM_SIZE                        equ 0004h
SSPCON1_SSPM_LENGTH                      equ 0004h
SSPCON1_SSPM_MASK                        equ 000Fh
SSPCON1_CKP_POSN                         equ 0004h
SSPCON1_CKP_POSITION                     equ 0004h
SSPCON1_CKP_SIZE                         equ 0001h
SSPCON1_CKP_LENGTH                       equ 0001h
SSPCON1_CKP_MASK                         equ 0010h
SSPCON1_SSPEN_POSN                       equ 0005h
SSPCON1_SSPEN_POSITION                   equ 0005h
SSPCON1_SSPEN_SIZE                       equ 0001h
SSPCON1_SSPEN_LENGTH                     equ 0001h
SSPCON1_SSPEN_MASK                       equ 0020h
SSPCON1_SSPOV_POSN                       equ 0006h
SSPCON1_SSPOV_POSITION                   equ 0006h
SSPCON1_SSPOV_SIZE                       equ 0001h
SSPCON1_SSPOV_LENGTH                     equ 0001h
SSPCON1_SSPOV_MASK                       equ 0040h
SSPCON1_WCOL_POSN                        equ 0007h
SSPCON1_WCOL_POSITION                    equ 0007h
SSPCON1_WCOL_SIZE                        equ 0001h
SSPCON1_WCOL_LENGTH                      equ 0001h
SSPCON1_WCOL_MASK                        equ 0080h
SSPCON1_SSPM0_POSN                       equ 0000h
SSPCON1_SSPM0_POSITION                   equ 0000h
SSPCON1_SSPM0_SIZE                       equ 0001h
SSPCON1_SSPM0_LENGTH                     equ 0001h
SSPCON1_SSPM0_MASK                       equ 0001h
SSPCON1_SSPM1_POSN                       equ 0001h
SSPCON1_SSPM1_POSITION                   equ 0001h
SSPCON1_SSPM1_SIZE                       equ 0001h
SSPCON1_SSPM1_LENGTH                     equ 0001h
SSPCON1_SSPM1_MASK                       equ 0002h
SSPCON1_SSPM2_POSN                       equ 0002h
SSPCON1_SSPM2_POSITION                   equ 0002h
SSPCON1_SSPM2_SIZE                       equ 0001h
SSPCON1_SSPM2_LENGTH                     equ 0001h
SSPCON1_SSPM2_MASK                       equ 0004h
SSPCON1_SSPM3_POSN                       equ 0003h
SSPCON1_SSPM3_POSITION                   equ 0003h
SSPCON1_SSPM3_SIZE                       equ 0001h
SSPCON1_SSPM3_LENGTH                     equ 0001h
SSPCON1_SSPM3_MASK                       equ 0008h

// Register: SSPSTAT
#define SSPSTAT SSPSTAT
SSPSTAT                                  equ 0FC7h
// bitfield definitions
SSPSTAT_R_NOT_W_POSN                     equ 0002h
SSPSTAT_R_NOT_W_POSITION                 equ 0002h
SSPSTAT_R_NOT_W_SIZE                     equ 0001h
SSPSTAT_R_NOT_W_LENGTH                   equ 0001h
SSPSTAT_R_NOT_W_MASK                     equ 0004h
SSPSTAT_D_NOT_A_POSN                     equ 0005h
SSPSTAT_D_NOT_A_POSITION                 equ 0005h
SSPSTAT_D_NOT_A_SIZE                     equ 0001h
SSPSTAT_D_NOT_A_LENGTH                   equ 0001h
SSPSTAT_D_NOT_A_MASK                     equ 0020h
SSPSTAT_BF_POSN                          equ 0000h
SSPSTAT_BF_POSITION                      equ 0000h
SSPSTAT_BF_SIZE                          equ 0001h
SSPSTAT_BF_LENGTH                        equ 0001h
SSPSTAT_BF_MASK                          equ 0001h
SSPSTAT_UA_POSN                          equ 0001h
SSPSTAT_UA_POSITION                      equ 0001h
SSPSTAT_UA_SIZE                          equ 0001h
SSPSTAT_UA_LENGTH                        equ 0001h
SSPSTAT_UA_MASK                          equ 0002h
SSPSTAT_R_nW_POSN                        equ 0002h
SSPSTAT_R_nW_POSITION                    equ 0002h
SSPSTAT_R_nW_SIZE                        equ 0001h
SSPSTAT_R_nW_LENGTH                      equ 0001h
SSPSTAT_R_nW_MASK                        equ 0004h
SSPSTAT_S_POSN                           equ 0003h
SSPSTAT_S_POSITION                       equ 0003h
SSPSTAT_S_SIZE                           equ 0001h
SSPSTAT_S_LENGTH                         equ 0001h
SSPSTAT_S_MASK                           equ 0008h
SSPSTAT_P_POSN                           equ 0004h
SSPSTAT_P_POSITION                       equ 0004h
SSPSTAT_P_SIZE                           equ 0001h
SSPSTAT_P_LENGTH                         equ 0001h
SSPSTAT_P_MASK                           equ 0010h
SSPSTAT_D_nA_POSN                        equ 0005h
SSPSTAT_D_nA_POSITION                    equ 0005h
SSPSTAT_D_nA_SIZE                        equ 0001h
SSPSTAT_D_nA_LENGTH                      equ 0001h
SSPSTAT_D_nA_MASK                        equ 0020h
SSPSTAT_CKE_POSN                         equ 0006h
SSPSTAT_CKE_POSITION                     equ 0006h
SSPSTAT_CKE_SIZE                         equ 0001h
SSPSTAT_CKE_LENGTH                       equ 0001h
SSPSTAT_CKE_MASK                         equ 0040h
SSPSTAT_SMP_POSN                         equ 0007h
SSPSTAT_SMP_POSITION                     equ 0007h
SSPSTAT_SMP_SIZE                         equ 0001h
SSPSTAT_SMP_LENGTH                       equ 0001h
SSPSTAT_SMP_MASK                         equ 0080h
SSPSTAT_I2C_READ_POSN                    equ 0002h
SSPSTAT_I2C_READ_POSITION                equ 0002h
SSPSTAT_I2C_READ_SIZE                    equ 0001h
SSPSTAT_I2C_READ_LENGTH                  equ 0001h
SSPSTAT_I2C_READ_MASK                    equ 0004h
SSPSTAT_I2C_START_POSN                   equ 0003h
SSPSTAT_I2C_START_POSITION               equ 0003h
SSPSTAT_I2C_START_SIZE                   equ 0001h
SSPSTAT_I2C_START_LENGTH                 equ 0001h
SSPSTAT_I2C_START_MASK                   equ 0008h
SSPSTAT_I2C_STOP_POSN                    equ 0004h
SSPSTAT_I2C_STOP_POSITION                equ 0004h
SSPSTAT_I2C_STOP_SIZE                    equ 0001h
SSPSTAT_I2C_STOP_LENGTH                  equ 0001h
SSPSTAT_I2C_STOP_MASK                    equ 0010h
SSPSTAT_I2C_DATA_POSN                    equ 0005h
SSPSTAT_I2C_DATA_POSITION                equ 0005h
SSPSTAT_I2C_DATA_SIZE                    equ 0001h
SSPSTAT_I2C_DATA_LENGTH                  equ 0001h
SSPSTAT_I2C_DATA_MASK                    equ 0020h
SSPSTAT_R_POSN                           equ 0002h
SSPSTAT_R_POSITION                       equ 0002h
SSPSTAT_R_SIZE                           equ 0001h
SSPSTAT_R_LENGTH                         equ 0001h
SSPSTAT_R_MASK                           equ 0004h
SSPSTAT_D_POSN                           equ 0005h
SSPSTAT_D_POSITION                       equ 0005h
SSPSTAT_D_SIZE                           equ 0001h
SSPSTAT_D_LENGTH                         equ 0001h
SSPSTAT_D_MASK                           equ 0020h
SSPSTAT_READ_WRITE_POSN                  equ 0002h
SSPSTAT_READ_WRITE_POSITION              equ 0002h
SSPSTAT_READ_WRITE_SIZE                  equ 0001h
SSPSTAT_READ_WRITE_LENGTH                equ 0001h
SSPSTAT_READ_WRITE_MASK                  equ 0004h
SSPSTAT_DATA_ADDRESS_POSN                equ 0005h
SSPSTAT_DATA_ADDRESS_POSITION            equ 0005h
SSPSTAT_DATA_ADDRESS_SIZE                equ 0001h
SSPSTAT_DATA_ADDRESS_LENGTH              equ 0001h
SSPSTAT_DATA_ADDRESS_MASK                equ 0020h
SSPSTAT_NOT_WRITE_POSN                   equ 0002h
SSPSTAT_NOT_WRITE_POSITION               equ 0002h
SSPSTAT_NOT_WRITE_SIZE                   equ 0001h
SSPSTAT_NOT_WRITE_LENGTH                 equ 0001h
SSPSTAT_NOT_WRITE_MASK                   equ 0004h
SSPSTAT_NOT_ADDRESS_POSN                 equ 0005h
SSPSTAT_NOT_ADDRESS_POSITION             equ 0005h
SSPSTAT_NOT_ADDRESS_SIZE                 equ 0001h
SSPSTAT_NOT_ADDRESS_LENGTH               equ 0001h
SSPSTAT_NOT_ADDRESS_MASK                 equ 0020h
SSPSTAT_nWRITE_POSN                      equ 0002h
SSPSTAT_nWRITE_POSITION                  equ 0002h
SSPSTAT_nWRITE_SIZE                      equ 0001h
SSPSTAT_nWRITE_LENGTH                    equ 0001h
SSPSTAT_nWRITE_MASK                      equ 0004h
SSPSTAT_nADDRESS_POSN                    equ 0005h
SSPSTAT_nADDRESS_POSITION                equ 0005h
SSPSTAT_nADDRESS_SIZE                    equ 0001h
SSPSTAT_nADDRESS_LENGTH                  equ 0001h
SSPSTAT_nADDRESS_MASK                    equ 0020h
SSPSTAT_nW_POSN                          equ 0002h
SSPSTAT_nW_POSITION                      equ 0002h
SSPSTAT_nW_SIZE                          equ 0001h
SSPSTAT_nW_LENGTH                        equ 0001h
SSPSTAT_nW_MASK                          equ 0004h
SSPSTAT_nA_POSN                          equ 0005h
SSPSTAT_nA_POSITION                      equ 0005h
SSPSTAT_nA_SIZE                          equ 0001h
SSPSTAT_nA_LENGTH                        equ 0001h
SSPSTAT_nA_MASK                          equ 0020h
SSPSTAT_R_W_POSN                         equ 0002h
SSPSTAT_R_W_POSITION                     equ 0002h
SSPSTAT_R_W_SIZE                         equ 0001h
SSPSTAT_R_W_LENGTH                       equ 0001h
SSPSTAT_R_W_MASK                         equ 0004h
SSPSTAT_D_A_POSN                         equ 0005h
SSPSTAT_D_A_POSITION                     equ 0005h
SSPSTAT_D_A_SIZE                         equ 0001h
SSPSTAT_D_A_LENGTH                       equ 0001h
SSPSTAT_D_A_MASK                         equ 0020h
SSPSTAT_I2C_DAT_POSN                     equ 0005h
SSPSTAT_I2C_DAT_POSITION                 equ 0005h
SSPSTAT_I2C_DAT_SIZE                     equ 0001h
SSPSTAT_I2C_DAT_LENGTH                   equ 0001h
SSPSTAT_I2C_DAT_MASK                     equ 0020h
SSPSTAT_RW_POSN                          equ 0002h
SSPSTAT_RW_POSITION                      equ 0002h
SSPSTAT_RW_SIZE                          equ 0001h
SSPSTAT_RW_LENGTH                        equ 0001h
SSPSTAT_RW_MASK                          equ 0004h
SSPSTAT_START_POSN                       equ 0003h
SSPSTAT_START_POSITION                   equ 0003h
SSPSTAT_START_SIZE                       equ 0001h
SSPSTAT_START_LENGTH                     equ 0001h
SSPSTAT_START_MASK                       equ 0008h
SSPSTAT_STOP_POSN                        equ 0004h
SSPSTAT_STOP_POSITION                    equ 0004h
SSPSTAT_STOP_SIZE                        equ 0001h
SSPSTAT_STOP_LENGTH                      equ 0001h
SSPSTAT_STOP_MASK                        equ 0010h
SSPSTAT_DA_POSN                          equ 0005h
SSPSTAT_DA_POSITION                      equ 0005h
SSPSTAT_DA_SIZE                          equ 0001h
SSPSTAT_DA_LENGTH                        equ 0001h
SSPSTAT_DA_MASK                          equ 0020h
SSPSTAT_NOT_W_POSN                       equ 0002h
SSPSTAT_NOT_W_POSITION                   equ 0002h
SSPSTAT_NOT_W_SIZE                       equ 0001h
SSPSTAT_NOT_W_LENGTH                     equ 0001h
SSPSTAT_NOT_W_MASK                       equ 0004h
SSPSTAT_NOT_A_POSN                       equ 0005h
SSPSTAT_NOT_A_POSITION                   equ 0005h
SSPSTAT_NOT_A_SIZE                       equ 0001h
SSPSTAT_NOT_A_LENGTH                     equ 0001h
SSPSTAT_NOT_A_MASK                       equ 0020h

// Register: SSPADD
#define SSPADD SSPADD
SSPADD                                   equ 0FC8h

// Register: SSPBUF
#define SSPBUF SSPBUF
SSPBUF                                   equ 0FC9h

// Register: T2CON
#define T2CON T2CON
T2CON                                    equ 0FCAh
// bitfield definitions
T2CON_T2CKPS_POSN                        equ 0000h
T2CON_T2CKPS_POSITION                    equ 0000h
T2CON_T2CKPS_SIZE                        equ 0002h
T2CON_T2CKPS_LENGTH                      equ 0002h
T2CON_T2CKPS_MASK                        equ 0003h
T2CON_TMR2ON_POSN                        equ 0002h
T2CON_TMR2ON_POSITION                    equ 0002h
T2CON_TMR2ON_SIZE                        equ 0001h
T2CON_TMR2ON_LENGTH                      equ 0001h
T2CON_TMR2ON_MASK                        equ 0004h
T2CON_TOUTPS_POSN                        equ 0003h
T2CON_TOUTPS_POSITION                    equ 0003h
T2CON_TOUTPS_SIZE                        equ 0004h
T2CON_TOUTPS_LENGTH                      equ 0004h
T2CON_TOUTPS_MASK                        equ 0078h
T2CON_T2CKPS0_POSN                       equ 0000h
T2CON_T2CKPS0_POSITION                   equ 0000h
T2CON_T2CKPS0_SIZE                       equ 0001h
T2CON_T2CKPS0_LENGTH                     equ 0001h
T2CON_T2CKPS0_MASK                       equ 0001h
T2CON_T2CKPS1_POSN                       equ 0001h
T2CON_T2CKPS1_POSITION                   equ 0001h
T2CON_T2CKPS1_SIZE                       equ 0001h
T2CON_T2CKPS1_LENGTH                     equ 0001h
T2CON_T2CKPS1_MASK                       equ 0002h
T2CON_TOUTPS0_POSN                       equ 0003h
T2CON_TOUTPS0_POSITION                   equ 0003h
T2CON_TOUTPS0_SIZE                       equ 0001h
T2CON_TOUTPS0_LENGTH                     equ 0001h
T2CON_TOUTPS0_MASK                       equ 0008h
T2CON_TOUTPS1_POSN                       equ 0004h
T2CON_TOUTPS1_POSITION                   equ 0004h
T2CON_TOUTPS1_SIZE                       equ 0001h
T2CON_TOUTPS1_LENGTH                     equ 0001h
T2CON_TOUTPS1_MASK                       equ 0010h
T2CON_TOUTPS2_POSN                       equ 0005h
T2CON_TOUTPS2_POSITION                   equ 0005h
T2CON_TOUTPS2_SIZE                       equ 0001h
T2CON_TOUTPS2_LENGTH                     equ 0001h
T2CON_TOUTPS2_MASK                       equ 0020h
T2CON_TOUTPS3_POSN                       equ 0006h
T2CON_TOUTPS3_POSITION                   equ 0006h
T2CON_TOUTPS3_SIZE                       equ 0001h
T2CON_TOUTPS3_LENGTH                     equ 0001h
T2CON_TOUTPS3_MASK                       equ 0040h

// Register: PR2
#define PR2 PR2
PR2                                      equ 0FCBh
// bitfield definitions
PR2_EBDIS_POSN                           equ 0007h
PR2_EBDIS_POSITION                       equ 0007h
PR2_EBDIS_SIZE                           equ 0001h
PR2_EBDIS_LENGTH                         equ 0001h
PR2_EBDIS_MASK                           equ 0080h
PR2_WAIT0_POSN                           equ 0004h
PR2_WAIT0_POSITION                       equ 0004h
PR2_WAIT0_SIZE                           equ 0001h
PR2_WAIT0_LENGTH                         equ 0001h
PR2_WAIT0_MASK                           equ 0010h
PR2_WAIT1_POSN                           equ 0005h
PR2_WAIT1_POSITION                       equ 0005h
PR2_WAIT1_SIZE                           equ 0001h
PR2_WAIT1_LENGTH                         equ 0001h
PR2_WAIT1_MASK                           equ 0020h
PR2_WM0_POSN                             equ 0000h
PR2_WM0_POSITION                         equ 0000h
PR2_WM0_SIZE                             equ 0001h
PR2_WM0_LENGTH                           equ 0001h
PR2_WM0_MASK                             equ 0001h
PR2_WM1_POSN                             equ 0001h
PR2_WM1_POSITION                         equ 0001h
PR2_WM1_SIZE                             equ 0001h
PR2_WM1_LENGTH                           equ 0001h
PR2_WM1_MASK                             equ 0002h

// Register: TMR2
#define TMR2 TMR2
TMR2                                     equ 0FCCh

// Register: T1CON
#define T1CON T1CON
T1CON                                    equ 0FCDh
// bitfield definitions
T1CON_NOT_T1SYNC_POSN                    equ 0002h
T1CON_NOT_T1SYNC_POSITION                equ 0002h
T1CON_NOT_T1SYNC_SIZE                    equ 0001h
T1CON_NOT_T1SYNC_LENGTH                  equ 0001h
T1CON_NOT_T1SYNC_MASK                    equ 0004h
T1CON_TMR1ON_POSN                        equ 0000h
T1CON_TMR1ON_POSITION                    equ 0000h
T1CON_TMR1ON_SIZE                        equ 0001h
T1CON_TMR1ON_LENGTH                      equ 0001h
T1CON_TMR1ON_MASK                        equ 0001h
T1CON_TMR1CS_POSN                        equ 0001h
T1CON_TMR1CS_POSITION                    equ 0001h
T1CON_TMR1CS_SIZE                        equ 0001h
T1CON_TMR1CS_LENGTH                      equ 0001h
T1CON_TMR1CS_MASK                        equ 0002h
T1CON_nT1SYNC_POSN                       equ 0002h
T1CON_nT1SYNC_POSITION                   equ 0002h
T1CON_nT1SYNC_SIZE                       equ 0001h
T1CON_nT1SYNC_LENGTH                     equ 0001h
T1CON_nT1SYNC_MASK                       equ 0004h
T1CON_T1OSCEN_POSN                       equ 0003h
T1CON_T1OSCEN_POSITION                   equ 0003h
T1CON_T1OSCEN_SIZE                       equ 0001h
T1CON_T1OSCEN_LENGTH                     equ 0001h
T1CON_T1OSCEN_MASK                       equ 0008h
T1CON_T1CKPS_POSN                        equ 0004h
T1CON_T1CKPS_POSITION                    equ 0004h
T1CON_T1CKPS_SIZE                        equ 0002h
T1CON_T1CKPS_LENGTH                      equ 0002h
T1CON_T1CKPS_MASK                        equ 0030h
T1CON_RD16_POSN                          equ 0007h
T1CON_RD16_POSITION                      equ 0007h
T1CON_RD16_SIZE                          equ 0001h
T1CON_RD16_LENGTH                        equ 0001h
T1CON_RD16_MASK                          equ 0080h
T1CON_T1INSYNC_POSN                      equ 0002h
T1CON_T1INSYNC_POSITION                  equ 0002h
T1CON_T1INSYNC_SIZE                      equ 0001h
T1CON_T1INSYNC_LENGTH                    equ 0001h
T1CON_T1INSYNC_MASK                      equ 0004h
T1CON_T1CKPS0_POSN                       equ 0004h
T1CON_T1CKPS0_POSITION                   equ 0004h
T1CON_T1CKPS0_SIZE                       equ 0001h
T1CON_T1CKPS0_LENGTH                     equ 0001h
T1CON_T1CKPS0_MASK                       equ 0010h
T1CON_T1CKPS1_POSN                       equ 0005h
T1CON_T1CKPS1_POSITION                   equ 0005h
T1CON_T1CKPS1_SIZE                       equ 0001h
T1CON_T1CKPS1_LENGTH                     equ 0001h
T1CON_T1CKPS1_MASK                       equ 0020h
T1CON_T1SYNC_POSN                        equ 0002h
T1CON_T1SYNC_POSITION                    equ 0002h
T1CON_T1SYNC_SIZE                        equ 0001h
T1CON_T1SYNC_LENGTH                      equ 0001h
T1CON_T1SYNC_MASK                        equ 0004h
T1CON_SOSCEN_POSN                        equ 0003h
T1CON_SOSCEN_POSITION                    equ 0003h
T1CON_SOSCEN_SIZE                        equ 0001h
T1CON_SOSCEN_LENGTH                      equ 0001h
T1CON_SOSCEN_MASK                        equ 0008h
T1CON_T1RD16_POSN                        equ 0007h
T1CON_T1RD16_POSITION                    equ 0007h
T1CON_T1RD16_SIZE                        equ 0001h
T1CON_T1RD16_LENGTH                      equ 0001h
T1CON_T1RD16_MASK                        equ 0080h

// Register: TMR1
#define TMR1 TMR1
TMR1                                     equ 0FCEh

// Register: TMR1L
#define TMR1L TMR1L
TMR1L                                    equ 0FCEh

// Register: TMR1H
#define TMR1H TMR1H
TMR1H                                    equ 0FCFh

// Register: RCON
#define RCON RCON
RCON                                     equ 0FD0h
// bitfield definitions
RCON_NOT_BOR_POSN                        equ 0000h
RCON_NOT_BOR_POSITION                    equ 0000h
RCON_NOT_BOR_SIZE                        equ 0001h
RCON_NOT_BOR_LENGTH                      equ 0001h
RCON_NOT_BOR_MASK                        equ 0001h
RCON_NOT_POR_POSN                        equ 0001h
RCON_NOT_POR_POSITION                    equ 0001h
RCON_NOT_POR_SIZE                        equ 0001h
RCON_NOT_POR_LENGTH                      equ 0001h
RCON_NOT_POR_MASK                        equ 0002h
RCON_NOT_PD_POSN                         equ 0002h
RCON_NOT_PD_POSITION                     equ 0002h
RCON_NOT_PD_SIZE                         equ 0001h
RCON_NOT_PD_LENGTH                       equ 0001h
RCON_NOT_PD_MASK                         equ 0004h
RCON_NOT_TO_POSN                         equ 0003h
RCON_NOT_TO_POSITION                     equ 0003h
RCON_NOT_TO_SIZE                         equ 0001h
RCON_NOT_TO_LENGTH                       equ 0001h
RCON_NOT_TO_MASK                         equ 0008h
RCON_NOT_RI_POSN                         equ 0004h
RCON_NOT_RI_POSITION                     equ 0004h
RCON_NOT_RI_SIZE                         equ 0001h
RCON_NOT_RI_LENGTH                       equ 0001h
RCON_NOT_RI_MASK                         equ 0010h
RCON_nBOR_POSN                           equ 0000h
RCON_nBOR_POSITION                       equ 0000h
RCON_nBOR_SIZE                           equ 0001h
RCON_nBOR_LENGTH                         equ 0001h
RCON_nBOR_MASK                           equ 0001h
RCON_nPOR_POSN                           equ 0001h
RCON_nPOR_POSITION                       equ 0001h
RCON_nPOR_SIZE                           equ 0001h
RCON_nPOR_LENGTH                         equ 0001h
RCON_nPOR_MASK                           equ 0002h
RCON_nPD_POSN                            equ 0002h
RCON_nPD_POSITION                        equ 0002h
RCON_nPD_SIZE                            equ 0001h
RCON_nPD_LENGTH                          equ 0001h
RCON_nPD_MASK                            equ 0004h
RCON_nTO_POSN                            equ 0003h
RCON_nTO_POSITION                        equ 0003h
RCON_nTO_SIZE                            equ 0001h
RCON_nTO_LENGTH                          equ 0001h
RCON_nTO_MASK                            equ 0008h
RCON_nRI_POSN                            equ 0004h
RCON_nRI_POSITION                        equ 0004h
RCON_nRI_SIZE                            equ 0001h
RCON_nRI_LENGTH                          equ 0001h
RCON_nRI_MASK                            equ 0010h
RCON_IPEN_POSN                           equ 0007h
RCON_IPEN_POSITION                       equ 0007h
RCON_IPEN_SIZE                           equ 0001h
RCON_IPEN_LENGTH                         equ 0001h
RCON_IPEN_MASK                           equ 0080h
RCON_NOT_IPEN_POSN                       equ 0007h
RCON_NOT_IPEN_POSITION                   equ 0007h
RCON_NOT_IPEN_SIZE                       equ 0001h
RCON_NOT_IPEN_LENGTH                     equ 0001h
RCON_NOT_IPEN_MASK                       equ 0080h
RCON_BOR_POSN                            equ 0000h
RCON_BOR_POSITION                        equ 0000h
RCON_BOR_SIZE                            equ 0001h
RCON_BOR_LENGTH                          equ 0001h
RCON_BOR_MASK                            equ 0001h
RCON_POR_POSN                            equ 0001h
RCON_POR_POSITION                        equ 0001h
RCON_POR_SIZE                            equ 0001h
RCON_POR_LENGTH                          equ 0001h
RCON_POR_MASK                            equ 0002h
RCON_PD_POSN                             equ 0002h
RCON_PD_POSITION                         equ 0002h
RCON_PD_SIZE                             equ 0001h
RCON_PD_LENGTH                           equ 0001h
RCON_PD_MASK                             equ 0004h
RCON_TO_POSN                             equ 0003h
RCON_TO_POSITION                         equ 0003h
RCON_TO_SIZE                             equ 0001h
RCON_TO_LENGTH                           equ 0001h
RCON_TO_MASK                             equ 0008h
RCON_RI_POSN                             equ 0004h
RCON_RI_POSITION                         equ 0004h
RCON_RI_SIZE                             equ 0001h
RCON_RI_LENGTH                           equ 0001h
RCON_RI_MASK                             equ 0010h
RCON_nIPEN_POSN                          equ 0007h
RCON_nIPEN_POSITION                      equ 0007h
RCON_nIPEN_SIZE                          equ 0001h
RCON_nIPEN_LENGTH                        equ 0001h
RCON_nIPEN_MASK                          equ 0080h

// Register: WDTCON
#define WDTCON WDTCON
WDTCON                                   equ 0FD1h
// bitfield definitions
WDTCON_SWDTEN_POSN                       equ 0000h
WDTCON_SWDTEN_POSITION                   equ 0000h
WDTCON_SWDTEN_SIZE                       equ 0001h
WDTCON_SWDTEN_LENGTH                     equ 0001h
WDTCON_SWDTEN_MASK                       equ 0001h
WDTCON_SWDTE_POSN                        equ 0000h
WDTCON_SWDTE_POSITION                    equ 0000h
WDTCON_SWDTE_SIZE                        equ 0001h
WDTCON_SWDTE_LENGTH                      equ 0001h
WDTCON_SWDTE_MASK                        equ 0001h

// Register: LVDCON
#define LVDCON LVDCON
LVDCON                                   equ 0FD2h
// bitfield definitions
LVDCON_LVDL_POSN                         equ 0000h
LVDCON_LVDL_POSITION                     equ 0000h
LVDCON_LVDL_SIZE                         equ 0004h
LVDCON_LVDL_LENGTH                       equ 0004h
LVDCON_LVDL_MASK                         equ 000Fh
LVDCON_LVDEN_POSN                        equ 0004h
LVDCON_LVDEN_POSITION                    equ 0004h
LVDCON_LVDEN_SIZE                        equ 0001h
LVDCON_LVDEN_LENGTH                      equ 0001h
LVDCON_LVDEN_MASK                        equ 0010h
LVDCON_IRVST_POSN                        equ 0005h
LVDCON_IRVST_POSITION                    equ 0005h
LVDCON_IRVST_SIZE                        equ 0001h
LVDCON_IRVST_LENGTH                      equ 0001h
LVDCON_IRVST_MASK                        equ 0020h
LVDCON_LVDL0_POSN                        equ 0000h
LVDCON_LVDL0_POSITION                    equ 0000h
LVDCON_LVDL0_SIZE                        equ 0001h
LVDCON_LVDL0_LENGTH                      equ 0001h
LVDCON_LVDL0_MASK                        equ 0001h
LVDCON_LVDL1_POSN                        equ 0001h
LVDCON_LVDL1_POSITION                    equ 0001h
LVDCON_LVDL1_SIZE                        equ 0001h
LVDCON_LVDL1_LENGTH                      equ 0001h
LVDCON_LVDL1_MASK                        equ 0002h
LVDCON_LVDL2_POSN                        equ 0002h
LVDCON_LVDL2_POSITION                    equ 0002h
LVDCON_LVDL2_SIZE                        equ 0001h
LVDCON_LVDL2_LENGTH                      equ 0001h
LVDCON_LVDL2_MASK                        equ 0004h
LVDCON_LVDL3_POSN                        equ 0003h
LVDCON_LVDL3_POSITION                    equ 0003h
LVDCON_LVDL3_SIZE                        equ 0001h
LVDCON_LVDL3_LENGTH                      equ 0001h
LVDCON_LVDL3_MASK                        equ 0008h
LVDCON_IVRST_POSN                        equ 0005h
LVDCON_IVRST_POSITION                    equ 0005h
LVDCON_IVRST_SIZE                        equ 0001h
LVDCON_IVRST_LENGTH                      equ 0001h
LVDCON_IVRST_MASK                        equ 0020h

// Register: OSCCON
#define OSCCON OSCCON
OSCCON                                   equ 0FD3h
// bitfield definitions
OSCCON_SCS_POSN                          equ 0000h
OSCCON_SCS_POSITION                      equ 0000h
OSCCON_SCS_SIZE                          equ 0001h
OSCCON_SCS_LENGTH                        equ 0001h
OSCCON_SCS_MASK                          equ 0001h

// Register: T0CON
#define T0CON T0CON
T0CON                                    equ 0FD5h
// bitfield definitions
T0CON_T0PS_POSN                          equ 0000h
T0CON_T0PS_POSITION                      equ 0000h
T0CON_T0PS_SIZE                          equ 0003h
T0CON_T0PS_LENGTH                        equ 0003h
T0CON_T0PS_MASK                          equ 0007h
T0CON_PSA_POSN                           equ 0003h
T0CON_PSA_POSITION                       equ 0003h
T0CON_PSA_SIZE                           equ 0001h
T0CON_PSA_LENGTH                         equ 0001h
T0CON_PSA_MASK                           equ 0008h
T0CON_T0SE_POSN                          equ 0004h
T0CON_T0SE_POSITION                      equ 0004h
T0CON_T0SE_SIZE                          equ 0001h
T0CON_T0SE_LENGTH                        equ 0001h
T0CON_T0SE_MASK                          equ 0010h
T0CON_T0CS_POSN                          equ 0005h
T0CON_T0CS_POSITION                      equ 0005h
T0CON_T0CS_SIZE                          equ 0001h
T0CON_T0CS_LENGTH                        equ 0001h
T0CON_T0CS_MASK                          equ 0020h
T0CON_T08BIT_POSN                        equ 0006h
T0CON_T08BIT_POSITION                    equ 0006h
T0CON_T08BIT_SIZE                        equ 0001h
T0CON_T08BIT_LENGTH                      equ 0001h
T0CON_T08BIT_MASK                        equ 0040h
T0CON_TMR0ON_POSN                        equ 0007h
T0CON_TMR0ON_POSITION                    equ 0007h
T0CON_TMR0ON_SIZE                        equ 0001h
T0CON_TMR0ON_LENGTH                      equ 0001h
T0CON_TMR0ON_MASK                        equ 0080h
T0CON_T0PS0_POSN                         equ 0000h
T0CON_T0PS0_POSITION                     equ 0000h
T0CON_T0PS0_SIZE                         equ 0001h
T0CON_T0PS0_LENGTH                       equ 0001h
T0CON_T0PS0_MASK                         equ 0001h
T0CON_T0PS1_POSN                         equ 0001h
T0CON_T0PS1_POSITION                     equ 0001h
T0CON_T0PS1_SIZE                         equ 0001h
T0CON_T0PS1_LENGTH                       equ 0001h
T0CON_T0PS1_MASK                         equ 0002h
T0CON_T0PS2_POSN                         equ 0002h
T0CON_T0PS2_POSITION                     equ 0002h
T0CON_T0PS2_SIZE                         equ 0001h
T0CON_T0PS2_LENGTH                       equ 0001h
T0CON_T0PS2_MASK                         equ 0004h

// Register: TMR0
#define TMR0 TMR0
TMR0                                     equ 0FD6h

// Register: TMR0L
#define TMR0L TMR0L
TMR0L                                    equ 0FD6h

// Register: TMR0H
#define TMR0H TMR0H
TMR0H                                    equ 0FD7h

// Register: STATUS
#define STATUS STATUS
STATUS                                   equ 0FD8h
// bitfield definitions
STATUS_C_POSN                            equ 0000h
STATUS_C_POSITION                        equ 0000h
STATUS_C_SIZE                            equ 0001h
STATUS_C_LENGTH                          equ 0001h
STATUS_C_MASK                            equ 0001h
STATUS_DC_POSN                           equ 0001h
STATUS_DC_POSITION                       equ 0001h
STATUS_DC_SIZE                           equ 0001h
STATUS_DC_LENGTH                         equ 0001h
STATUS_DC_MASK                           equ 0002h
STATUS_Z_POSN                            equ 0002h
STATUS_Z_POSITION                        equ 0002h
STATUS_Z_SIZE                            equ 0001h
STATUS_Z_LENGTH                          equ 0001h
STATUS_Z_MASK                            equ 0004h
STATUS_OV_POSN                           equ 0003h
STATUS_OV_POSITION                       equ 0003h
STATUS_OV_SIZE                           equ 0001h
STATUS_OV_LENGTH                         equ 0001h
STATUS_OV_MASK                           equ 0008h
STATUS_N_POSN                            equ 0004h
STATUS_N_POSITION                        equ 0004h
STATUS_N_SIZE                            equ 0001h
STATUS_N_LENGTH                          equ 0001h
STATUS_N_MASK                            equ 0010h
STATUS_CARRY_POSN                        equ 0000h
STATUS_CARRY_POSITION                    equ 0000h
STATUS_CARRY_SIZE                        equ 0001h
STATUS_CARRY_LENGTH                      equ 0001h
STATUS_CARRY_MASK                        equ 0001h
STATUS_ZERO_POSN                         equ 0002h
STATUS_ZERO_POSITION                     equ 0002h
STATUS_ZERO_SIZE                         equ 0001h
STATUS_ZERO_LENGTH                       equ 0001h
STATUS_ZERO_MASK                         equ 0004h
STATUS_OVERFLOW_POSN                     equ 0003h
STATUS_OVERFLOW_POSITION                 equ 0003h
STATUS_OVERFLOW_SIZE                     equ 0001h
STATUS_OVERFLOW_LENGTH                   equ 0001h
STATUS_OVERFLOW_MASK                     equ 0008h
STATUS_NEGATIVE_POSN                     equ 0004h
STATUS_NEGATIVE_POSITION                 equ 0004h
STATUS_NEGATIVE_SIZE                     equ 0001h
STATUS_NEGATIVE_LENGTH                   equ 0001h
STATUS_NEGATIVE_MASK                     equ 0010h

// Register: FSR2
#define FSR2 FSR2
FSR2                                     equ 0FD9h

// Register: FSR2L
#define FSR2L FSR2L
FSR2L                                    equ 0FD9h

// Register: FSR2H
#define FSR2H FSR2H
FSR2H                                    equ 0FDAh

// Register: PLUSW2
#define PLUSW2 PLUSW2
PLUSW2                                   equ 0FDBh

// Register: PREINC2
#define PREINC2 PREINC2
PREINC2                                  equ 0FDCh

// Register: POSTDEC2
#define POSTDEC2 POSTDEC2
POSTDEC2                                 equ 0FDDh

// Register: POSTINC2
#define POSTINC2 POSTINC2
POSTINC2                                 equ 0FDEh

// Register: INDF2
#define INDF2 INDF2
INDF2                                    equ 0FDFh

// Register: BSR
#define BSR BSR
BSR                                      equ 0FE0h

// Register: FSR1
#define FSR1 FSR1
FSR1                                     equ 0FE1h

// Register: FSR1L
#define FSR1L FSR1L
FSR1L                                    equ 0FE1h

// Register: FSR1H
#define FSR1H FSR1H
FSR1H                                    equ 0FE2h

// Register: PLUSW1
#define PLUSW1 PLUSW1
PLUSW1                                   equ 0FE3h

// Register: PREINC1
#define PREINC1 PREINC1
PREINC1                                  equ 0FE4h

// Register: POSTDEC1
#define POSTDEC1 POSTDEC1
POSTDEC1                                 equ 0FE5h

// Register: POSTINC1
#define POSTINC1 POSTINC1
POSTINC1                                 equ 0FE6h

// Register: INDF1
#define INDF1 INDF1
INDF1                                    equ 0FE7h

// Register: WREG
#define WREG WREG
WREG                                     equ 0FE8h

// Register: FSR0
#define FSR0 FSR0
FSR0                                     equ 0FE9h

// Register: FSR0L
#define FSR0L FSR0L
FSR0L                                    equ 0FE9h

// Register: FSR0H
#define FSR0H FSR0H
FSR0H                                    equ 0FEAh

// Register: PLUSW0
#define PLUSW0 PLUSW0
PLUSW0                                   equ 0FEBh

// Register: PREINC0
#define PREINC0 PREINC0
PREINC0                                  equ 0FECh

// Register: POSTDEC0
#define POSTDEC0 POSTDEC0
POSTDEC0                                 equ 0FEDh

// Register: POSTINC0
#define POSTINC0 POSTINC0
POSTINC0                                 equ 0FEEh

// Register: INDF0
#define INDF0 INDF0
INDF0                                    equ 0FEFh

// Register: INTCON3
#define INTCON3 INTCON3
INTCON3                                  equ 0FF0h
// bitfield definitions
INTCON3_INT1IF_POSN                      equ 0000h
INTCON3_INT1IF_POSITION                  equ 0000h
INTCON3_INT1IF_SIZE                      equ 0001h
INTCON3_INT1IF_LENGTH                    equ 0001h
INTCON3_INT1IF_MASK                      equ 0001h
INTCON3_INT2IF_POSN                      equ 0001h
INTCON3_INT2IF_POSITION                  equ 0001h
INTCON3_INT2IF_SIZE                      equ 0001h
INTCON3_INT2IF_LENGTH                    equ 0001h
INTCON3_INT2IF_MASK                      equ 0002h
INTCON3_INT1IE_POSN                      equ 0003h
INTCON3_INT1IE_POSITION                  equ 0003h
INTCON3_INT1IE_SIZE                      equ 0001h
INTCON3_INT1IE_LENGTH                    equ 0001h
INTCON3_INT1IE_MASK                      equ 0008h
INTCON3_INT2IE_POSN                      equ 0004h
INTCON3_INT2IE_POSITION                  equ 0004h
INTCON3_INT2IE_SIZE                      equ 0001h
INTCON3_INT2IE_LENGTH                    equ 0001h
INTCON3_INT2IE_MASK                      equ 0010h
INTCON3_INT1IP_POSN                      equ 0006h
INTCON3_INT1IP_POSITION                  equ 0006h
INTCON3_INT1IP_SIZE                      equ 0001h
INTCON3_INT1IP_LENGTH                    equ 0001h
INTCON3_INT1IP_MASK                      equ 0040h
INTCON3_INT2IP_POSN                      equ 0007h
INTCON3_INT2IP_POSITION                  equ 0007h
INTCON3_INT2IP_SIZE                      equ 0001h
INTCON3_INT2IP_LENGTH                    equ 0001h
INTCON3_INT2IP_MASK                      equ 0080h
INTCON3_INT1F_POSN                       equ 0000h
INTCON3_INT1F_POSITION                   equ 0000h
INTCON3_INT1F_SIZE                       equ 0001h
INTCON3_INT1F_LENGTH                     equ 0001h
INTCON3_INT1F_MASK                       equ 0001h
INTCON3_INT2F_POSN                       equ 0001h
INTCON3_INT2F_POSITION                   equ 0001h
INTCON3_INT2F_SIZE                       equ 0001h
INTCON3_INT2F_LENGTH                     equ 0001h
INTCON3_INT2F_MASK                       equ 0002h
INTCON3_INT1E_POSN                       equ 0003h
INTCON3_INT1E_POSITION                   equ 0003h
INTCON3_INT1E_SIZE                       equ 0001h
INTCON3_INT1E_LENGTH                     equ 0001h
INTCON3_INT1E_MASK                       equ 0008h
INTCON3_INT2E_POSN                       equ 0004h
INTCON3_INT2E_POSITION                   equ 0004h
INTCON3_INT2E_SIZE                       equ 0001h
INTCON3_INT2E_LENGTH                     equ 0001h
INTCON3_INT2E_MASK                       equ 0010h
INTCON3_INT1P_POSN                       equ 0006h
INTCON3_INT1P_POSITION                   equ 0006h
INTCON3_INT1P_SIZE                       equ 0001h
INTCON3_INT1P_LENGTH                     equ 0001h
INTCON3_INT1P_MASK                       equ 0040h
INTCON3_INT2P_POSN                       equ 0007h
INTCON3_INT2P_POSITION                   equ 0007h
INTCON3_INT2P_SIZE                       equ 0001h
INTCON3_INT2P_LENGTH                     equ 0001h
INTCON3_INT2P_MASK                       equ 0080h

// Register: INTCON2
#define INTCON2 INTCON2
INTCON2                                  equ 0FF1h
// bitfield definitions
INTCON2_NOT_RBPU_POSN                    equ 0007h
INTCON2_NOT_RBPU_POSITION                equ 0007h
INTCON2_NOT_RBPU_SIZE                    equ 0001h
INTCON2_NOT_RBPU_LENGTH                  equ 0001h
INTCON2_NOT_RBPU_MASK                    equ 0080h
INTCON2_RBIP_POSN                        equ 0000h
INTCON2_RBIP_POSITION                    equ 0000h
INTCON2_RBIP_SIZE                        equ 0001h
INTCON2_RBIP_LENGTH                      equ 0001h
INTCON2_RBIP_MASK                        equ 0001h
INTCON2_TMR0IP_POSN                      equ 0002h
INTCON2_TMR0IP_POSITION                  equ 0002h
INTCON2_TMR0IP_SIZE                      equ 0001h
INTCON2_TMR0IP_LENGTH                    equ 0001h
INTCON2_TMR0IP_MASK                      equ 0004h
INTCON2_INTEDG2_POSN                     equ 0004h
INTCON2_INTEDG2_POSITION                 equ 0004h
INTCON2_INTEDG2_SIZE                     equ 0001h
INTCON2_INTEDG2_LENGTH                   equ 0001h
INTCON2_INTEDG2_MASK                     equ 0010h
INTCON2_INTEDG1_POSN                     equ 0005h
INTCON2_INTEDG1_POSITION                 equ 0005h
INTCON2_INTEDG1_SIZE                     equ 0001h
INTCON2_INTEDG1_LENGTH                   equ 0001h
INTCON2_INTEDG1_MASK                     equ 0020h
INTCON2_INTEDG0_POSN                     equ 0006h
INTCON2_INTEDG0_POSITION                 equ 0006h
INTCON2_INTEDG0_SIZE                     equ 0001h
INTCON2_INTEDG0_LENGTH                   equ 0001h
INTCON2_INTEDG0_MASK                     equ 0040h
INTCON2_nRBPU_POSN                       equ 0007h
INTCON2_nRBPU_POSITION                   equ 0007h
INTCON2_nRBPU_SIZE                       equ 0001h
INTCON2_nRBPU_LENGTH                     equ 0001h
INTCON2_nRBPU_MASK                       equ 0080h
INTCON2_T0IP_POSN                        equ 0002h
INTCON2_T0IP_POSITION                    equ 0002h
INTCON2_T0IP_SIZE                        equ 0001h
INTCON2_T0IP_LENGTH                      equ 0001h
INTCON2_T0IP_MASK                        equ 0004h
INTCON2_RBPU_POSN                        equ 0007h
INTCON2_RBPU_POSITION                    equ 0007h
INTCON2_RBPU_SIZE                        equ 0001h
INTCON2_RBPU_LENGTH                      equ 0001h
INTCON2_RBPU_MASK                        equ 0080h

// Register: INTCON
#define INTCON INTCON
INTCON                                   equ 0FF2h
// bitfield definitions
INTCON_RBIF_POSN                         equ 0000h
INTCON_RBIF_POSITION                     equ 0000h
INTCON_RBIF_SIZE                         equ 0001h
INTCON_RBIF_LENGTH                       equ 0001h
INTCON_RBIF_MASK                         equ 0001h
INTCON_INT0IF_POSN                       equ 0001h
INTCON_INT0IF_POSITION                   equ 0001h
INTCON_INT0IF_SIZE                       equ 0001h
INTCON_INT0IF_LENGTH                     equ 0001h
INTCON_INT0IF_MASK                       equ 0002h
INTCON_TMR0IF_POSN                       equ 0002h
INTCON_TMR0IF_POSITION                   equ 0002h
INTCON_TMR0IF_SIZE                       equ 0001h
INTCON_TMR0IF_LENGTH                     equ 0001h
INTCON_TMR0IF_MASK                       equ 0004h
INTCON_RBIE_POSN                         equ 0003h
INTCON_RBIE_POSITION                     equ 0003h
INTCON_RBIE_SIZE                         equ 0001h
INTCON_RBIE_LENGTH                       equ 0001h
INTCON_RBIE_MASK                         equ 0008h
INTCON_INT0IE_POSN                       equ 0004h
INTCON_INT0IE_POSITION                   equ 0004h
INTCON_INT0IE_SIZE                       equ 0001h
INTCON_INT0IE_LENGTH                     equ 0001h
INTCON_INT0IE_MASK                       equ 0010h
INTCON_TMR0IE_POSN                       equ 0005h
INTCON_TMR0IE_POSITION                   equ 0005h
INTCON_TMR0IE_SIZE                       equ 0001h
INTCON_TMR0IE_LENGTH                     equ 0001h
INTCON_TMR0IE_MASK                       equ 0020h
INTCON_PEIE_GIEL_POSN                    equ 0006h
INTCON_PEIE_GIEL_POSITION                equ 0006h
INTCON_PEIE_GIEL_SIZE                    equ 0001h
INTCON_PEIE_GIEL_LENGTH                  equ 0001h
INTCON_PEIE_GIEL_MASK                    equ 0040h
INTCON_GIE_GIEH_POSN                     equ 0007h
INTCON_GIE_GIEH_POSITION                 equ 0007h
INTCON_GIE_GIEH_SIZE                     equ 0001h
INTCON_GIE_GIEH_LENGTH                   equ 0001h
INTCON_GIE_GIEH_MASK                     equ 0080h
INTCON_INT0F_POSN                        equ 0001h
INTCON_INT0F_POSITION                    equ 0001h
INTCON_INT0F_SIZE                        equ 0001h
INTCON_INT0F_LENGTH                      equ 0001h
INTCON_INT0F_MASK                        equ 0002h
INTCON_T0IF_POSN                         equ 0002h
INTCON_T0IF_POSITION                     equ 0002h
INTCON_T0IF_SIZE                         equ 0001h
INTCON_T0IF_LENGTH                       equ 0001h
INTCON_T0IF_MASK                         equ 0004h
INTCON_INT0E_POSN                        equ 0004h
INTCON_INT0E_POSITION                    equ 0004h
INTCON_INT0E_SIZE                        equ 0001h
INTCON_INT0E_LENGTH                      equ 0001h
INTCON_INT0E_MASK                        equ 0010h
INTCON_T0IE_POSN                         equ 0005h
INTCON_T0IE_POSITION                     equ 0005h
INTCON_T0IE_SIZE                         equ 0001h
INTCON_T0IE_LENGTH                       equ 0001h
INTCON_T0IE_MASK                         equ 0020h
INTCON_PEIE_POSN                         equ 0006h
INTCON_PEIE_POSITION                     equ 0006h
INTCON_PEIE_SIZE                         equ 0001h
INTCON_PEIE_LENGTH                       equ 0001h
INTCON_PEIE_MASK                         equ 0040h
INTCON_GIE_POSN                          equ 0007h
INTCON_GIE_POSITION                      equ 0007h
INTCON_GIE_SIZE                          equ 0001h
INTCON_GIE_LENGTH                        equ 0001h
INTCON_GIE_MASK                          equ 0080h
INTCON_GIEL_POSN                         equ 0006h
INTCON_GIEL_POSITION                     equ 0006h
INTCON_GIEL_SIZE                         equ 0001h
INTCON_GIEL_LENGTH                       equ 0001h
INTCON_GIEL_MASK                         equ 0040h
INTCON_GIEH_POSN                         equ 0007h
INTCON_GIEH_POSITION                     equ 0007h
INTCON_GIEH_SIZE                         equ 0001h
INTCON_GIEH_LENGTH                       equ 0001h
INTCON_GIEH_MASK                         equ 0080h

// Register: PROD
#define PROD PROD
PROD                                     equ 0FF3h

// Register: PRODL
#define PRODL PRODL
PRODL                                    equ 0FF3h

// Register: PRODH
#define PRODH PRODH
PRODH                                    equ 0FF4h

// Register: TABLAT
#define TABLAT TABLAT
TABLAT                                   equ 0FF5h

// Register: TBLPTR
#define TBLPTR TBLPTR
TBLPTR                                   equ 0FF6h

// Register: TBLPTRL
#define TBLPTRL TBLPTRL
TBLPTRL                                  equ 0FF6h

// Register: TBLPTRH
#define TBLPTRH TBLPTRH
TBLPTRH                                  equ 0FF7h

// Register: TBLPTRU
#define TBLPTRU TBLPTRU
TBLPTRU                                  equ 0FF8h

// Register: PCLAT
#define PCLAT PCLAT
PCLAT                                    equ 0FF9h

// Register: PCL
#define PCL PCL
PCL                                      equ 0FF9h

// Register: PCLATH
#define PCLATH PCLATH
PCLATH                                   equ 0FFAh

// Register: PCLATU
#define PCLATU PCLATU
PCLATU                                   equ 0FFBh

// Register: STKPTR
#define STKPTR STKPTR
STKPTR                                   equ 0FFCh
// bitfield definitions
STKPTR_STKPTR_POSN                       equ 0000h
STKPTR_STKPTR_POSITION                   equ 0000h
STKPTR_STKPTR_SIZE                       equ 0005h
STKPTR_STKPTR_LENGTH                     equ 0005h
STKPTR_STKPTR_MASK                       equ 001Fh
STKPTR_STKUNF_POSN                       equ 0006h
STKPTR_STKUNF_POSITION                   equ 0006h
STKPTR_STKUNF_SIZE                       equ 0001h
STKPTR_STKUNF_LENGTH                     equ 0001h
STKPTR_STKUNF_MASK                       equ 0040h
STKPTR_STKFUL_POSN                       equ 0007h
STKPTR_STKFUL_POSITION                   equ 0007h
STKPTR_STKFUL_SIZE                       equ 0001h
STKPTR_STKFUL_LENGTH                     equ 0001h
STKPTR_STKFUL_MASK                       equ 0080h
STKPTR_STKPTR0_POSN                      equ 0000h
STKPTR_STKPTR0_POSITION                  equ 0000h
STKPTR_STKPTR0_SIZE                      equ 0001h
STKPTR_STKPTR0_LENGTH                    equ 0001h
STKPTR_STKPTR0_MASK                      equ 0001h
STKPTR_STKPTR1_POSN                      equ 0001h
STKPTR_STKPTR1_POSITION                  equ 0001h
STKPTR_STKPTR1_SIZE                      equ 0001h
STKPTR_STKPTR1_LENGTH                    equ 0001h
STKPTR_STKPTR1_MASK                      equ 0002h
STKPTR_STKPTR2_POSN                      equ 0002h
STKPTR_STKPTR2_POSITION                  equ 0002h
STKPTR_STKPTR2_SIZE                      equ 0001h
STKPTR_STKPTR2_LENGTH                    equ 0001h
STKPTR_STKPTR2_MASK                      equ 0004h
STKPTR_STKPTR3_POSN                      equ 0003h
STKPTR_STKPTR3_POSITION                  equ 0003h
STKPTR_STKPTR3_SIZE                      equ 0001h
STKPTR_STKPTR3_LENGTH                    equ 0001h
STKPTR_STKPTR3_MASK                      equ 0008h
STKPTR_STKPTR4_POSN                      equ 0004h
STKPTR_STKPTR4_POSITION                  equ 0004h
STKPTR_STKPTR4_SIZE                      equ 0001h
STKPTR_STKPTR4_LENGTH                    equ 0001h
STKPTR_STKPTR4_MASK                      equ 0010h
STKPTR_STKOVF_POSN                       equ 0007h
STKPTR_STKOVF_POSITION                   equ 0007h
STKPTR_STKOVF_SIZE                       equ 0001h
STKPTR_STKOVF_LENGTH                     equ 0001h
STKPTR_STKOVF_MASK                       equ 0080h
STKPTR_SP0_POSN                          equ 0000h
STKPTR_SP0_POSITION                      equ 0000h
STKPTR_SP0_SIZE                          equ 0001h
STKPTR_SP0_LENGTH                        equ 0001h
STKPTR_SP0_MASK                          equ 0001h
STKPTR_SP1_POSN                          equ 0001h
STKPTR_SP1_POSITION                      equ 0001h
STKPTR_SP1_SIZE                          equ 0001h
STKPTR_SP1_LENGTH                        equ 0001h
STKPTR_SP1_MASK                          equ 0002h
STKPTR_SP2_POSN                          equ 0002h
STKPTR_SP2_POSITION                      equ 0002h
STKPTR_SP2_SIZE                          equ 0001h
STKPTR_SP2_LENGTH                        equ 0001h
STKPTR_SP2_MASK                          equ 0004h
STKPTR_SP3_POSN                          equ 0003h
STKPTR_SP3_POSITION                      equ 0003h
STKPTR_SP3_SIZE                          equ 0001h
STKPTR_SP3_LENGTH                        equ 0001h
STKPTR_SP3_MASK                          equ 0008h
STKPTR_SP4_POSN                          equ 0004h
STKPTR_SP4_POSITION                      equ 0004h
STKPTR_SP4_SIZE                          equ 0001h
STKPTR_SP4_LENGTH                        equ 0001h
STKPTR_SP4_MASK                          equ 0010h

// Register: TOS
#define TOS TOS
TOS                                      equ 0FFDh

// Register: TOSL
#define TOSL TOSL
TOSL                                     equ 0FFDh

// Register: TOSH
#define TOSH TOSH
TOSH                                     equ 0FFEh

// Register: TOSU
#define TOSU TOSU
TOSU                                     equ 0FFFh

/*
 * Bit Access Macros
 */

#ifndef PAGEMASK
#define PAGEMASK(addr) ((addr) and 0FFFFFh)
#endif
#ifndef BANKMASK
#define BANKMASK(addr) ((addr) and 0FFh)
#endif
#define ABAT                             BANKMASK(CANCON), 4, a
#define ACKDT                            BANKMASK(SSPCON2), 5, a
#define ACKEN                            BANKMASK(SSPCON2), 4, a
#define ACKSTAT                          BANKMASK(SSPCON2), 6, a
#define ADCAL                            BANKMASK(ADCON0), 7, a
#define ADCS0                            BANKMASK(ADCON0), 6, a
#define ADCS1                            BANKMASK(ADCON0), 7, a
#define ADCS2                            BANKMASK(ADCON1), 6, a
#define ADDEN                            BANKMASK(RCSTA), 3, a
#define ADFM                             BANKMASK(ADCON1), 7, a
#define ADIE                             BANKMASK(PIE1), 6, a
#define ADIF                             BANKMASK(PIR1), 6, a
#define ADIP                             BANKMASK(IPR1), 6, a
#define ADON                             BANKMASK(ADCON0), 0, a
#define AN0                              BANKMASK(PORTA), 0, a
#define AN1                              BANKMASK(PORTA), 1, a
#define AN2                              BANKMASK(PORTA), 2, a
#define AN3                              BANKMASK(PORTA), 3, a
#define AN4                              BANKMASK(PORTA), 5, a
#define BCLIE                            BANKMASK(PIE2), 3, a
#define BCLIF                            BANKMASK(PIR2), 3, a
#define BCLIP                            BANKMASK(IPR2), 3, a
#define BF                               BANKMASK(SSPSTAT), 0, a
#define BOR                              BANKMASK(RCON), 0, a
#define BRGH                             BANKMASK(TXSTA), 2, a
#define BRGH1                            BANKMASK(TXSTA), 2, a
#define BRP0                             BANKMASK(BRGCON1), 0, a
#define BRP1                             BANKMASK(BRGCON1), 1, a
#define BRP2                             BANKMASK(BRGCON1), 2, a
#define BRP3                             BANKMASK(BRGCON1), 3, a
#define BRP4                             BANKMASK(BRGCON1), 4, a
#define BRP5                             BANKMASK(BRGCON1), 5, a
#define CANCAP                           BANKMASK(CIOCON), 4, a
#define CANRX                            BANKMASK(PORTB), 3, a
#define CANTX                            BANKMASK(PORTB), 2, a
#define CARRY                            BANKMASK(STATUS), 0, a
#define CCP1                             BANKMASK(PORTC), 2, a
#define CCP1IE                           BANKMASK(PIE1), 2, a
#define CCP1IF                           BANKMASK(PIR1), 2, a
#define CCP1IP                           BANKMASK(IPR1), 2, a
#define CCP1M0                           BANKMASK(CCP1CON), 0, a
#define CCP1M1                           BANKMASK(CCP1CON), 1, a
#define CCP1M2                           BANKMASK(CCP1CON), 2, a
#define CCP1M3                           BANKMASK(CCP1CON), 3, a
#define CCP1X                            BANKMASK(CCP1CON), 5, a
#define CCP1Y                            BANKMASK(CCP1CON), 4, a
#define CCP2                             BANKMASK(PORTC), 1, a
#define CCP2_PA2                         BANKMASK(PORTB), 3, a
#define CFGS                             BANKMASK(EECON1), 6, a
#define CHS0                             BANKMASK(ADCON0), 3, a
#define CHS1                             BANKMASK(ADCON0), 4, a
#define CHS2                             BANKMASK(ADCON0), 5, a
#define CHSN3                            BANKMASK(ADCON1), 3, a
#define CK                               BANKMASK(PORTC), 6, a
#define CKE                              BANKMASK(SSPSTAT), 6, a
#define CKP                              BANKMASK(SSPCON1), 4, a
#define CLKO                             BANKMASK(PORTA), 6, a
#define CREN                             BANKMASK(RCSTA), 4, a
#define CSRC                             BANKMASK(TXSTA), 7, a
#define CSRC1                            BANKMASK(TXSTA), 7, a
#define CVREF                            BANKMASK(PORTA), 0, a
#define DA                               BANKMASK(SSPSTAT), 5, a
#define DATA_ADDRESS                     BANKMASK(SSPSTAT), 5, a
#define DC                               BANKMASK(STATUS), 1, a
#define DC1B0                            BANKMASK(CCP1CON), 4, a
#define DC1B1                            BANKMASK(CCP1CON), 5, a
#define DONE                             BANKMASK(ADCON0), 2, a
#define DT                               BANKMASK(PORTC), 7, a
#define D_A                              BANKMASK(SSPSTAT), 5, a
#define D_NOT_A                          BANKMASK(SSPSTAT), 5, a
#define D_nA                             BANKMASK(SSPSTAT), 5, a
#define EBDIS                            BANKMASK(PR2), 7, a
#define EEFS                             BANKMASK(EECON1), 6, a
#define EEIE                             BANKMASK(PIE2), 4, a
#define EEIF                             BANKMASK(PIR2), 4, a
#define EEIP                             BANKMASK(IPR2), 4, a
#define EEPGD                            BANKMASK(EECON1), 7, a
#define EICODE1                          BANKMASK(CANSTAT), 1, a
#define EICODE2                          BANKMASK(CANSTAT), 2, a
#define EICODE3                          BANKMASK(CANSTAT), 3, a
#define ENDRHI                           BANKMASK(CIOCON), 5, a
#define ERRIE                            BANKMASK(PIE3), 5, a
#define ERRIF                            BANKMASK(PIR3), 5, a
#define ERRIP                            BANKMASK(IPR3), 5, a
#define EWARN                            BANKMASK(COMSTAT), 0, a
#define FERR                             BANKMASK(RCSTA), 2, a
#define FIFOEMPTY                        BANKMASK(COMSTAT), 7, a
#define FILHIT1                          BANKMASK(RXB1CON), 1, b
#define FILHIT2                          BANKMASK(RXB1CON), 2, b
#define FP1                              BANKMASK(CANCON), 1, a
#define FP2                              BANKMASK(CANCON), 2, a
#define FP3                              BANKMASK(CANCON), 3, a
#define FREE                             BANKMASK(EECON1), 4, a
#define GCEN                             BANKMASK(SSPCON2), 7, a
#define GIE                              BANKMASK(INTCON), 7, a
#define GIEH                             BANKMASK(INTCON), 7, a
#define GIEL                             BANKMASK(INTCON), 6, a
#define GIE_GIEH                         BANKMASK(INTCON), 7, a
#define GO                               BANKMASK(ADCON0), 2, a
#define GODONE                           BANKMASK(ADCON0), 2, a
#define GO_DONE                          BANKMASK(ADCON0), 2, a
#define GO_NOT_DONE                      BANKMASK(ADCON0), 2, a
#define GO_nDONE                         BANKMASK(ADCON0), 2, a
#define I2C_DAT                          BANKMASK(SSPSTAT), 5, a
#define I2C_DATA                         BANKMASK(SSPSTAT), 5, a
#define I2C_READ                         BANKMASK(SSPSTAT), 2, a
#define I2C_START                        BANKMASK(SSPSTAT), 3, a
#define I2C_STOP                         BANKMASK(SSPSTAT), 4, a
#define INT0                             BANKMASK(PORTB), 0, a
#define INT0E                            BANKMASK(INTCON), 4, a
#define INT0F                            BANKMASK(INTCON), 1, a
#define INT0IE                           BANKMASK(INTCON), 4, a
#define INT0IF                           BANKMASK(INTCON), 1, a
#define INT1                             BANKMASK(PORTB), 1, a
#define INT1E                            BANKMASK(INTCON3), 3, a
#define INT1F                            BANKMASK(INTCON3), 0, a
#define INT1IE                           BANKMASK(INTCON3), 3, a
#define INT1IF                           BANKMASK(INTCON3), 0, a
#define INT1IP                           BANKMASK(INTCON3), 6, a
#define INT1P                            BANKMASK(INTCON3), 6, a
#define INT2E                            BANKMASK(INTCON3), 4, a
#define INT2F                            BANKMASK(INTCON3), 1, a
#define INT2IE                           BANKMASK(INTCON3), 4, a
#define INT2IF                           BANKMASK(INTCON3), 1, a
#define INT2IP                           BANKMASK(INTCON3), 7, a
#define INT2P                            BANKMASK(INTCON3), 7, a
#define INTEDG0                          BANKMASK(INTCON2), 6, a
#define INTEDG1                          BANKMASK(INTCON2), 5, a
#define INTEDG2                          BANKMASK(INTCON2), 4, a
#define IPEN                             BANKMASK(RCON), 7, a
#define IRVST                            BANKMASK(LVDCON), 5, a
#define IRXIE                            BANKMASK(PIE3), 7, a
#define IRXIF                            BANKMASK(PIR3), 7, a
#define IRXIP                            BANKMASK(IPR3), 7, a
#define IVRE                             BANKMASK(PIE3), 7, a
#define IVRF                             BANKMASK(PIR3), 7, a
#define IVRP                             BANKMASK(IPR3), 7, a
#define IVRST                            BANKMASK(LVDCON), 5, a
#define JTOFF                            BANKMASK(RXB0CON), 1, a
#define LA0                              BANKMASK(LATA), 0, a
#define LA1                              BANKMASK(LATA), 1, a
#define LA2                              BANKMASK(LATA), 2, a
#define LA3                              BANKMASK(LATA), 3, a
#define LA4                              BANKMASK(LATA), 4, a
#define LA5                              BANKMASK(LATA), 5, a
#define LA6                              BANKMASK(LATA), 6, a
#define LATA0                            BANKMASK(LATA), 0, a
#define LATA1                            BANKMASK(LATA), 1, a
#define LATA2                            BANKMASK(LATA), 2, a
#define LATA3                            BANKMASK(LATA), 3, a
#define LATA4                            BANKMASK(LATA), 4, a
#define LATA5                            BANKMASK(LATA), 5, a
#define LATA6                            BANKMASK(LATA), 6, a
#define LATB0                            BANKMASK(LATB), 0, a
#define LATB1                            BANKMASK(LATB), 1, a
#define LATB2                            BANKMASK(LATB), 2, a
#define LATB3                            BANKMASK(LATB), 3, a
#define LATB4                            BANKMASK(LATB), 4, a
#define LATB5                            BANKMASK(LATB), 5, a
#define LATB6                            BANKMASK(LATB), 6, a
#define LATB7                            BANKMASK(LATB), 7, a
#define LATC0                            BANKMASK(LATC), 0, a
#define LATC1                            BANKMASK(LATC), 1, a
#define LATC2                            BANKMASK(LATC), 2, a
#define LATC3                            BANKMASK(LATC), 3, a
#define LATC4                            BANKMASK(LATC), 4, a
#define LATC5                            BANKMASK(LATC), 5, a
#define LATC6                            BANKMASK(LATC), 6, a
#define LATC7                            BANKMASK(LATC), 7, a
#define LB0                              BANKMASK(LATB), 0, a
#define LB1                              BANKMASK(LATB), 1, a
#define LB2                              BANKMASK(LATB), 2, a
#define LB3                              BANKMASK(LATB), 3, a
#define LB4                              BANKMASK(LATB), 4, a
#define LB5                              BANKMASK(LATB), 5, a
#define LB6                              BANKMASK(LATB), 6, a
#define LB7                              BANKMASK(LATB), 7, a
#define LC0                              BANKMASK(LATC), 0, a
#define LC1                              BANKMASK(LATC), 1, a
#define LC2                              BANKMASK(LATC), 2, a
#define LC3                              BANKMASK(LATC), 3, a
#define LC4                              BANKMASK(LATC), 4, a
#define LC5                              BANKMASK(LATC), 5, a
#define LC6                              BANKMASK(LATC), 6, a
#define LC7                              BANKMASK(LATC), 7, a
#define LVDEN                            BANKMASK(LVDCON), 4, a
#define LVDIE                            BANKMASK(PIE2), 2, a
#define LVDIF                            BANKMASK(PIR2), 2, a
#define LVDIN                            BANKMASK(PORTA), 5, a
#define LVDIP                            BANKMASK(IPR2), 2, a
#define LVDL0                            BANKMASK(LVDCON), 0, a
#define LVDL1                            BANKMASK(LVDCON), 1, a
#define LVDL2                            BANKMASK(LVDCON), 2, a
#define LVDL3                            BANKMASK(LVDCON), 3, a
#define NEGATIVE                         BANKMASK(STATUS), 4, a
#define NOT_A                            BANKMASK(SSPSTAT), 5, a
#define NOT_ADDRESS                      BANKMASK(SSPSTAT), 5, a
#define NOT_BOR                          BANKMASK(RCON), 0, a
#define NOT_DONE                         BANKMASK(ADCON0), 2, a
#define NOT_IPEN                         BANKMASK(RCON), 7, a
#define NOT_PD                           BANKMASK(RCON), 2, a
#define NOT_POR                          BANKMASK(RCON), 1, a
#define NOT_RBPU                         BANKMASK(INTCON2), 7, a
#define NOT_RC8                          BANKMASK(RCSTA), 6, a
#define NOT_RI                           BANKMASK(RCON), 4, a
#define NOT_SS                           BANKMASK(PORTA), 5, a
#define NOT_T1SYNC                       BANKMASK(T1CON), 2, a
#define NOT_T3SYNC                       BANKMASK(T3CON), 2, a
#define NOT_TO                           BANKMASK(RCON), 3, a
#define NOT_TX8                          BANKMASK(TXSTA), 6, a
#define NOT_W                            BANKMASK(SSPSTAT), 2, a
#define NOT_WRITE                        BANKMASK(SSPSTAT), 2, a
#define OERR                             BANKMASK(RCSTA), 1, a
#define OSC2                             BANKMASK(PORTA), 6, a
#define OV                               BANKMASK(STATUS), 3, a
#define OVERFLOW                         BANKMASK(STATUS), 3, a
#define PA1                              BANKMASK(PORTC), 2, a
#define PA2                              BANKMASK(PORTC), 1, a
#define PCFG0                            BANKMASK(ADCON1), 0, a
#define PCFG1                            BANKMASK(ADCON1), 1, a
#define PCFG2                            BANKMASK(ADCON1), 2, a
#define PCFG3                            BANKMASK(ADCON1), 3, a
#define PD                               BANKMASK(RCON), 2, a
#define PEIE                             BANKMASK(INTCON), 6, a
#define PEIE_GIEL                        BANKMASK(INTCON), 6, a
#define PEN                              BANKMASK(SSPCON2), 2, a
#define PGC                              BANKMASK(PORTB), 6, a
#define PGD                              BANKMASK(PORTB), 7, a
#define PGM                              BANKMASK(PORTB), 5, a
#define POR                              BANKMASK(RCON), 1, a
#define PRSEG0                           BANKMASK(BRGCON2), 0, a
#define PRSEG1                           BANKMASK(BRGCON2), 1, a
#define PRSEG2                           BANKMASK(BRGCON2), 2, a
#define PSA                              BANKMASK(T0CON), 3, a
#define RB0D00                           BANKMASK(RXB0D0), 0, a
#define RB0D01                           BANKMASK(RXB0D0), 1, a
#define RB0D02                           BANKMASK(RXB0D0), 2, a
#define RB0D03                           BANKMASK(RXB0D0), 3, a
#define RB0D04                           BANKMASK(RXB0D0), 4, a
#define RB0D05                           BANKMASK(RXB0D0), 5, a
#define RB0D06                           BANKMASK(RXB0D0), 6, a
#define RB0D07                           BANKMASK(RXB0D0), 7, a
#define RB0D10                           BANKMASK(RXB0D1), 0, a
#define RB0D11                           BANKMASK(RXB0D1), 1, a
#define RB0D12                           BANKMASK(RXB0D1), 2, a
#define RB0D13                           BANKMASK(RXB0D1), 3, a
#define RB0D14                           BANKMASK(RXB0D1), 4, a
#define RB0D15                           BANKMASK(RXB0D1), 5, a
#define RB0D16                           BANKMASK(RXB0D1), 6, a
#define RB0D17                           BANKMASK(RXB0D1), 7, a
#define RB0D20                           BANKMASK(RXB0D2), 0, a
#define RB0D21                           BANKMASK(RXB0D2), 1, a
#define RB0D22                           BANKMASK(RXB0D2), 2, a
#define RB0D23                           BANKMASK(RXB0D2), 3, a
#define RB0D24                           BANKMASK(RXB0D2), 4, a
#define RB0D25                           BANKMASK(RXB0D2), 5, a
#define RB0D26                           BANKMASK(RXB0D2), 6, a
#define RB0D27                           BANKMASK(RXB0D2), 7, a
#define RB0D30                           BANKMASK(RXB0D3), 0, a
#define RB0D31                           BANKMASK(RXB0D3), 1, a
#define RB0D32                           BANKMASK(RXB0D3), 2, a
#define RB0D33                           BANKMASK(RXB0D3), 3, a
#define RB0D34                           BANKMASK(RXB0D3), 4, a
#define RB0D35                           BANKMASK(RXB0D3), 5, a
#define RB0D36                           BANKMASK(RXB0D3), 6, a
#define RB0D37                           BANKMASK(RXB0D3), 7, a
#define RB0D40                           BANKMASK(RXB0D4), 0, a
#define RB0D41                           BANKMASK(RXB0D4), 1, a
#define RB0D42                           BANKMASK(RXB0D4), 2, a
#define RB0D43                           BANKMASK(RXB0D4), 3, a
#define RB0D44                           BANKMASK(RXB0D4), 4, a
#define RB0D45                           BANKMASK(RXB0D4), 5, a
#define RB0D46                           BANKMASK(RXB0D4), 6, a
#define RB0D47                           BANKMASK(RXB0D4), 7, a
#define RB0D50                           BANKMASK(RXB0D5), 0, a
#define RB0D51                           BANKMASK(RXB0D5), 1, a
#define RB0D52                           BANKMASK(RXB0D5), 2, a
#define RB0D53                           BANKMASK(RXB0D5), 3, a
#define RB0D54                           BANKMASK(RXB0D5), 4, a
#define RB0D55                           BANKMASK(RXB0D5), 5, a
#define RB0D56                           BANKMASK(RXB0D5), 6, a
#define RB0D57                           BANKMASK(RXB0D5), 7, a
#define RB0D60                           BANKMASK(RXB0D6), 0, a
#define RB0D61                           BANKMASK(RXB0D6), 1, a
#define RB0D62                           BANKMASK(RXB0D6), 2, a
#define RB0D63                           BANKMASK(RXB0D6), 3, a
#define RB0D64                           BANKMASK(RXB0D6), 4, a
#define RB0D65                           BANKMASK(RXB0D6), 5, a
#define RB0D66                           BANKMASK(RXB0D6), 6, a
#define RB0D67                           BANKMASK(RXB0D6), 7, a
#define RB0D70                           BANKMASK(RXB0D7), 0, a
#define RB0D71                           BANKMASK(RXB0D7), 1, a
#define RB0D72                           BANKMASK(RXB0D7), 2, a
#define RB0D73                           BANKMASK(RXB0D7), 3, a
#define RB0D74                           BANKMASK(RXB0D7), 4, a
#define RB0D75                           BANKMASK(RXB0D7), 5, a
#define RB0D76                           BANKMASK(RXB0D7), 6, a
#define RB0D77                           BANKMASK(RXB0D7), 7, a
#define RBIE                             BANKMASK(INTCON), 3, a
#define RBIF                             BANKMASK(INTCON), 0, a
#define RBIP                             BANKMASK(INTCON2), 0, a
#define RBPU                             BANKMASK(INTCON2), 7, a
#define RC1IE                            BANKMASK(PIE1), 5, a
#define RC1IF                            BANKMASK(PIR1), 5, a
#define RC1IP                            BANKMASK(IPR1), 5, a
#define RC8_9                            BANKMASK(RCSTA), 6, a
#define RC9                              BANKMASK(RCSTA), 6, a
#define RCD8                             BANKMASK(RCSTA), 0, a
#define RCEN                             BANKMASK(SSPCON2), 3, a
#define RCIE                             BANKMASK(PIE1), 5, a
#define RCIF                             BANKMASK(PIR1), 5, a
#define RCIP                             BANKMASK(IPR1), 5, a
#define RD                               BANKMASK(EECON1), 0, a
#define RD163                            BANKMASK(T3CON), 7, a
#define READ_WRITE                       BANKMASK(SSPSTAT), 2, a
#define REC0                             BANKMASK(RXERRCNT), 0, a
#define REC1                             BANKMASK(RXERRCNT), 1, a
#define REC2                             BANKMASK(RXERRCNT), 2, a
#define REC3                             BANKMASK(RXERRCNT), 3, a
#define REC4                             BANKMASK(RXERRCNT), 4, a
#define REC5                             BANKMASK(RXERRCNT), 5, a
#define REC6                             BANKMASK(RXERRCNT), 6, a
#define REC7                             BANKMASK(RXERRCNT), 7, a
#define REQOP0                           BANKMASK(CANCON), 5, a
#define REQOP1                           BANKMASK(CANCON), 6, a
#define REQOP2                           BANKMASK(CANCON), 7, a
#define RI                               BANKMASK(RCON), 4, a
#define RSEN                             BANKMASK(SSPCON2), 1, a
#define RW                               BANKMASK(SSPSTAT), 2, a
#define RX                               BANKMASK(PORTC), 7, a
#define RX0IE                            BANKMASK(PIE3), 0, a
#define RX0IF                            BANKMASK(PIR3), 0, a
#define RX1IE                            BANKMASK(PIE3), 1, a
#define RX1IF                            BANKMASK(PIR3), 1, a
#define RX1OVFL                          BANKMASK(COMSTAT), 7, a
#define RX2OVFL                          BANKMASK(COMSTAT), 6, a
#define RX9                              BANKMASK(RCSTA), 6, a
#define RX9D                             BANKMASK(RCSTA), 0, a
#define RXB0D00                          BANKMASK(RXB0D0), 0, a
#define RXB0D01                          BANKMASK(RXB0D0), 1, a
#define RXB0D02                          BANKMASK(RXB0D0), 2, a
#define RXB0D03                          BANKMASK(RXB0D0), 3, a
#define RXB0D04                          BANKMASK(RXB0D0), 4, a
#define RXB0D05                          BANKMASK(RXB0D0), 5, a
#define RXB0D06                          BANKMASK(RXB0D0), 6, a
#define RXB0D07                          BANKMASK(RXB0D0), 7, a
#define RXB0D10                          BANKMASK(RXB0D1), 0, a
#define RXB0D11                          BANKMASK(RXB0D1), 1, a
#define RXB0D12                          BANKMASK(RXB0D1), 2, a
#define RXB0D13                          BANKMASK(RXB0D1), 3, a
#define RXB0D14                          BANKMASK(RXB0D1), 4, a
#define RXB0D15                          BANKMASK(RXB0D1), 5, a
#define RXB0D16                          BANKMASK(RXB0D1), 6, a
#define RXB0D17                          BANKMASK(RXB0D1), 7, a
#define RXB0D20                          BANKMASK(RXB0D2), 0, a
#define RXB0D21                          BANKMASK(RXB0D2), 1, a
#define RXB0D22                          BANKMASK(RXB0D2), 2, a
#define RXB0D23                          BANKMASK(RXB0D2), 3, a
#define RXB0D24                          BANKMASK(RXB0D2), 4, a
#define RXB0D25                          BANKMASK(RXB0D2), 5, a
#define RXB0D26                          BANKMASK(RXB0D2), 6, a
#define RXB0D27                          BANKMASK(RXB0D2), 7, a
#define RXB0D30                          BANKMASK(RXB0D3), 0, a
#define RXB0D31                          BANKMASK(RXB0D3), 1, a
#define RXB0D32                          BANKMASK(RXB0D3), 2, a
#define RXB0D33                          BANKMASK(RXB0D3), 3, a
#define RXB0D34                          BANKMASK(RXB0D3), 4, a
#define RXB0D35                          BANKMASK(RXB0D3), 5, a
#define RXB0D36                          BANKMASK(RXB0D3), 6, a
#define RXB0D37                          BANKMASK(RXB0D3), 7, a
#define RXB0D40                          BANKMASK(RXB0D4), 0, a
#define RXB0D41                          BANKMASK(RXB0D4), 1, a
#define RXB0D42                          BANKMASK(RXB0D4), 2, a
#define RXB0D43                          BANKMASK(RXB0D4), 3, a
#define RXB0D44                          BANKMASK(RXB0D4), 4, a
#define RXB0D45                          BANKMASK(RXB0D4), 5, a
#define RXB0D46                          BANKMASK(RXB0D4), 6, a
#define RXB0D47                          BANKMASK(RXB0D4), 7, a
#define RXB0D50                          BANKMASK(RXB0D5), 0, a
#define RXB0D51                          BANKMASK(RXB0D5), 1, a
#define RXB0D52                          BANKMASK(RXB0D5), 2, a
#define RXB0D53                          BANKMASK(RXB0D5), 3, a
#define RXB0D54                          BANKMASK(RXB0D5), 4, a
#define RXB0D55                          BANKMASK(RXB0D5), 5, a
#define RXB0D56                          BANKMASK(RXB0D5), 6, a
#define RXB0D57                          BANKMASK(RXB0D5), 7, a
#define RXB0D60                          BANKMASK(RXB0D6), 0, a
#define RXB0D61                          BANKMASK(RXB0D6), 1, a
#define RXB0D62                          BANKMASK(RXB0D6), 2, a
#define RXB0D63                          BANKMASK(RXB0D6), 3, a
#define RXB0D64                          BANKMASK(RXB0D6), 4, a
#define RXB0D65                          BANKMASK(RXB0D6), 5, a
#define RXB0D66                          BANKMASK(RXB0D6), 6, a
#define RXB0D67                          BANKMASK(RXB0D6), 7, a
#define RXB0D70                          BANKMASK(RXB0D7), 0, a
#define RXB0D71                          BANKMASK(RXB0D7), 1, a
#define RXB0D72                          BANKMASK(RXB0D7), 2, a
#define RXB0D73                          BANKMASK(RXB0D7), 3, a
#define RXB0D74                          BANKMASK(RXB0D7), 4, a
#define RXB0D75                          BANKMASK(RXB0D7), 5, a
#define RXB0D76                          BANKMASK(RXB0D7), 6, a
#define RXB0D77                          BANKMASK(RXB0D7), 7, a
#define RXB0DBEN                         BANKMASK(RXB0CON), 2, a
#define RXB0DLC0                         BANKMASK(RXB0DLC), 0, a
#define RXB0DLC1                         BANKMASK(RXB0DLC), 1, a
#define RXB0DLC2                         BANKMASK(RXB0DLC), 2, a
#define RXB0DLC3                         BANKMASK(RXB0DLC), 3, a
#define RXB0EID0                         BANKMASK(RXB0EIDL), 0, a
#define RXB0EID1                         BANKMASK(RXB0EIDL), 1, a
#define RXB0EID10                        BANKMASK(RXB0EIDH), 2, a
#define RXB0EID11                        BANKMASK(RXB0EIDH), 3, a
#define RXB0EID12                        BANKMASK(RXB0EIDH), 4, a
#define RXB0EID13                        BANKMASK(RXB0EIDH), 5, a
#define RXB0EID14                        BANKMASK(RXB0EIDH), 6, a
#define RXB0EID15                        BANKMASK(RXB0EIDH), 7, a
#define RXB0EID16                        BANKMASK(RXB0SIDL), 0, a
#define RXB0EID17                        BANKMASK(RXB0SIDL), 1, a
#define RXB0EID2                         BANKMASK(RXB0EIDL), 2, a
#define RXB0EID3                         BANKMASK(RXB0EIDL), 3, a
#define RXB0EID4                         BANKMASK(RXB0EIDL), 4, a
#define RXB0EID5                         BANKMASK(RXB0EIDL), 5, a
#define RXB0EID6                         BANKMASK(RXB0EIDL), 6, a
#define RXB0EID7                         BANKMASK(RXB0EIDL), 7, a
#define RXB0EID8                         BANKMASK(RXB0EIDH), 0, a
#define RXB0EID9                         BANKMASK(RXB0EIDH), 1, a
#define RXB0EXID                         BANKMASK(RXB0SIDL), 3, a
#define RXB0FILHIT0                      BANKMASK(RXB0CON), 0, a
#define RXB0FILHIT1                      BANKMASK(RXB0CON), 1, a
#define RXB0FILHIT2                      BANKMASK(RXB0CON), 2, a
#define RXB0FILHIT3                      BANKMASK(RXB0CON), 3, a
#define RXB0FUL                          BANKMASK(RXB0CON), 7, a
#define RXB0IE                           BANKMASK(PIE3), 0, a
#define RXB0IF                           BANKMASK(PIR3), 0, a
#define RXB0IP                           BANKMASK(IPR3), 0, a
#define RXB0M0                           BANKMASK(RXB0CON), 5, a
#define RXB0M1                           BANKMASK(RXB0CON), 6, a
#define RXB0OVFL                         BANKMASK(COMSTAT), 7, a
#define RXB0RB0                          BANKMASK(RXB0DLC), 4, a
#define RXB0RB1                          BANKMASK(RXB0DLC), 5, a
#define RXB0RTR                          BANKMASK(RXB0DLC), 6, a
#define RXB0RTRR0                        BANKMASK(RXB0CON), 3, a
#define RXB0RTRRO                        BANKMASK(RXB0CON), 5, a
#define RXB0SID0                         BANKMASK(RXB0SIDL), 5, a
#define RXB0SID1                         BANKMASK(RXB0SIDL), 6, a
#define RXB0SID10                        BANKMASK(RXB0SIDH), 7, a
#define RXB0SID2                         BANKMASK(RXB0SIDL), 7, a
#define RXB0SID3                         BANKMASK(RXB0SIDH), 0, a
#define RXB0SID4                         BANKMASK(RXB0SIDH), 1, a
#define RXB0SID5                         BANKMASK(RXB0SIDH), 2, a
#define RXB0SID6                         BANKMASK(RXB0SIDH), 3, a
#define RXB0SID7                         BANKMASK(RXB0SIDH), 4, a
#define RXB0SID8                         BANKMASK(RXB0SIDH), 5, a
#define RXB0SID9                         BANKMASK(RXB0SIDH), 6, a
#define RXB0SRR                          BANKMASK(RXB0SIDL), 4, a
#define RXB1D00                          BANKMASK(RXB1D0), 0, b
#define RXB1D01                          BANKMASK(RXB1D0), 1, b
#define RXB1D02                          BANKMASK(RXB1D0), 2, b
#define RXB1D03                          BANKMASK(RXB1D0), 3, b
#define RXB1D04                          BANKMASK(RXB1D0), 4, b
#define RXB1D05                          BANKMASK(RXB1D0), 5, b
#define RXB1D06                          BANKMASK(RXB1D0), 6, b
#define RXB1D07                          BANKMASK(RXB1D0), 7, b
#define RXB1D10                          BANKMASK(RXB1D1), 0, b
#define RXB1D11                          BANKMASK(RXB1D1), 1, b
#define RXB1D12                          BANKMASK(RXB1D1), 2, b
#define RXB1D13                          BANKMASK(RXB1D1), 3, b
#define RXB1D14                          BANKMASK(RXB1D1), 4, b
#define RXB1D15                          BANKMASK(RXB1D1), 5, b
#define RXB1D16                          BANKMASK(RXB1D1), 6, b
#define RXB1D17                          BANKMASK(RXB1D1), 7, b
#define RXB1D20                          BANKMASK(RXB1D2), 0, b
#define RXB1D21                          BANKMASK(RXB1D2), 1, b
#define RXB1D22                          BANKMASK(RXB1D2), 2, b
#define RXB1D23                          BANKMASK(RXB1D2), 3, b
#define RXB1D24                          BANKMASK(RXB1D2), 4, b
#define RXB1D25                          BANKMASK(RXB1D2), 5, b
#define RXB1D26                          BANKMASK(RXB1D2), 6, b
#define RXB1D27                          BANKMASK(RXB1D2), 7, b
#define RXB1D30                          BANKMASK(RXB1D3), 0, b
#define RXB1D31                          BANKMASK(RXB1D3), 1, b
#define RXB1D32                          BANKMASK(RXB1D3), 2, b
#define RXB1D33                          BANKMASK(RXB1D3), 3, b
#define RXB1D34                          BANKMASK(RXB1D3), 4, b
#define RXB1D35                          BANKMASK(RXB1D3), 5, b
#define RXB1D36                          BANKMASK(RXB1D3), 6, b
#define RXB1D37                          BANKMASK(RXB1D3), 7, b
#define RXB1D40                          BANKMASK(RXB1D4), 0, b
#define RXB1D41                          BANKMASK(RXB1D4), 1, b
#define RXB1D42                          BANKMASK(RXB1D4), 2, b
#define RXB1D43                          BANKMASK(RXB1D4), 3, b
#define RXB1D44                          BANKMASK(RXB1D4), 4, b
#define RXB1D45                          BANKMASK(RXB1D4), 5, b
#define RXB1D46                          BANKMASK(RXB1D4), 6, b
#define RXB1D47                          BANKMASK(RXB1D4), 7, b
#define RXB1D50                          BANKMASK(RXB1D5), 0, b
#define RXB1D51                          BANKMASK(RXB1D5), 1, b
#define RXB1D52                          BANKMASK(RXB1D5), 2, b
#define RXB1D53                          BANKMASK(RXB1D5), 3, b
#define RXB1D54                          BANKMASK(RXB1D5), 4, b
#define RXB1D55                          BANKMASK(RXB1D5), 5, b
#define RXB1D56                          BANKMASK(RXB1D5), 6, b
#define RXB1D57                          BANKMASK(RXB1D5), 7, b
#define RXB1D60                          BANKMASK(RXB1D6), 0, b
#define RXB1D61                          BANKMASK(RXB1D6), 1, b
#define RXB1D62                          BANKMASK(RXB1D6), 2, b
#define RXB1D63                          BANKMASK(RXB1D6), 3, b
#define RXB1D64                          BANKMASK(RXB1D6), 4, b
#define RXB1D65                          BANKMASK(RXB1D6), 5, b
#define RXB1D66                          BANKMASK(RXB1D6), 6, b
#define RXB1D67                          BANKMASK(RXB1D6), 7, b
#define RXB1D70                          BANKMASK(RXB1D7), 0, b
#define RXB1D71                          BANKMASK(RXB1D7), 1, b
#define RXB1D72                          BANKMASK(RXB1D7), 2, b
#define RXB1D73                          BANKMASK(RXB1D7), 3, b
#define RXB1D74                          BANKMASK(RXB1D7), 4, b
#define RXB1D75                          BANKMASK(RXB1D7), 5, b
#define RXB1D76                          BANKMASK(RXB1D7), 6, b
#define RXB1D77                          BANKMASK(RXB1D7), 7, b
#define RXB1DLC0                         BANKMASK(RXB1DLC), 0, b
#define RXB1DLC1                         BANKMASK(RXB1DLC), 1, b
#define RXB1DLC2                         BANKMASK(RXB1DLC), 2, b
#define RXB1DLC3                         BANKMASK(RXB1DLC), 3, b
#define RXB1EID0                         BANKMASK(RXB1EIDL), 0, b
#define RXB1EID1                         BANKMASK(RXB1EIDL), 1, b
#define RXB1EID10                        BANKMASK(RXB1EIDH), 2, b
#define RXB1EID11                        BANKMASK(RXB1EIDH), 3, b
#define RXB1EID12                        BANKMASK(RXB1EIDH), 4, b
#define RXB1EID13                        BANKMASK(RXB1EIDH), 5, b
#define RXB1EID14                        BANKMASK(RXB1EIDH), 6, b
#define RXB1EID15                        BANKMASK(RXB1EIDH), 7, b
#define RXB1EID16                        BANKMASK(RXB1SIDL), 0, b
#define RXB1EID17                        BANKMASK(RXB1SIDL), 1, b
#define RXB1EID2                         BANKMASK(RXB1EIDL), 2, b
#define RXB1EID3                         BANKMASK(RXB1EIDL), 3, b
#define RXB1EID4                         BANKMASK(RXB1EIDL), 4, b
#define RXB1EID5                         BANKMASK(RXB1EIDL), 5, b
#define RXB1EID6                         BANKMASK(RXB1EIDL), 6, b
#define RXB1EID7                         BANKMASK(RXB1EIDL), 7, b
#define RXB1EID8                         BANKMASK(RXB1EIDH), 0, b
#define RXB1EID9                         BANKMASK(RXB1EIDH), 1, b
#define RXB1EXID                         BANKMASK(RXB1SIDL), 3, b
#define RXB1FILHIT0                      BANKMASK(RXB1CON), 0, b
#define RXB1FILHIT1                      BANKMASK(RXB1CON), 1, b
#define RXB1FILHIT2                      BANKMASK(RXB1CON), 2, b
#define RXB1FILHIT3                      BANKMASK(RXB1CON), 3, b
#define RXB1FUL                          BANKMASK(RXB1CON), 7, b
#define RXB1IE                           BANKMASK(PIE3), 1, a
#define RXB1IF                           BANKMASK(PIR3), 1, a
#define RXB1IP                           BANKMASK(IPR3), 1, a
#define RXB1M0                           BANKMASK(RXB1CON), 5, b
#define RXB1M1                           BANKMASK(RXB1CON), 6, b
#define RXB1OVFL                         BANKMASK(COMSTAT), 6, a
#define RXB1RB0                          BANKMASK(RXB1DLC), 4, b
#define RXB1RB1                          BANKMASK(RXB1DLC), 5, b
#define RXB1RTR                          BANKMASK(RXB1DLC), 6, b
#define RXB1RTRR0                        BANKMASK(RXB1CON), 3, b
#define RXB1RTRRO                        BANKMASK(RXB1CON), 5, b
#define RXB1SID0                         BANKMASK(RXB1SIDL), 5, b
#define RXB1SID1                         BANKMASK(RXB1SIDL), 6, b
#define RXB1SID10                        BANKMASK(RXB1SIDH), 7, b
#define RXB1SID2                         BANKMASK(RXB1SIDL), 7, b
#define RXB1SID3                         BANKMASK(RXB1SIDH), 0, b
#define RXB1SID4                         BANKMASK(RXB1SIDH), 1, b
#define RXB1SID5                         BANKMASK(RXB1SIDH), 2, b
#define RXB1SID6                         BANKMASK(RXB1SIDH), 3, b
#define RXB1SID7                         BANKMASK(RXB1SIDH), 4, b
#define RXB1SID8                         BANKMASK(RXB1SIDH), 5, b
#define RXB1SID9                         BANKMASK(RXB1SIDH), 6, b
#define RXB1SRR                          BANKMASK(RXB1SIDL), 4, b
#define RXBNIE                           BANKMASK(PIE3), 1, a
#define RXBNIF                           BANKMASK(PIR3), 1, a
#define RXBNIP                           BANKMASK(IPR3), 1, a
#define RXBNOVFL                         BANKMASK(COMSTAT), 6, a
#define RXBP                             BANKMASK(COMSTAT), 3, a
#define RXF0EID0                         BANKMASK(RXF0EIDL), 0, b
#define RXF0EID1                         BANKMASK(RXF0EIDL), 1, b
#define RXF0EID10                        BANKMASK(RXF0EIDH), 2, b
#define RXF0EID11                        BANKMASK(RXF0EIDH), 3, b
#define RXF0EID12                        BANKMASK(RXF0EIDH), 4, b
#define RXF0EID13                        BANKMASK(RXF0EIDH), 5, b
#define RXF0EID14                        BANKMASK(RXF0EIDH), 6, b
#define RXF0EID15                        BANKMASK(RXF0EIDH), 7, b
#define RXF0EID16                        BANKMASK(RXF0SIDL), 0, b
#define RXF0EID17                        BANKMASK(RXF0SIDL), 1, b
#define RXF0EID2                         BANKMASK(RXF0EIDL), 2, b
#define RXF0EID3                         BANKMASK(RXF0EIDL), 3, b
#define RXF0EID4                         BANKMASK(RXF0EIDL), 4, b
#define RXF0EID5                         BANKMASK(RXF0EIDL), 5, b
#define RXF0EID6                         BANKMASK(RXF0EIDL), 6, b
#define RXF0EID7                         BANKMASK(RXF0EIDL), 7, b
#define RXF0EID8                         BANKMASK(RXF0EIDH), 0, b
#define RXF0EID9                         BANKMASK(RXF0EIDH), 1, b
#define RXF0EXIDEN                       BANKMASK(RXF0SIDL), 3, b
#define RXF0SID0                         BANKMASK(RXF0SIDL), 5, b
#define RXF0SID1                         BANKMASK(RXF0SIDL), 6, b
#define RXF0SID10                        BANKMASK(RXF0SIDH), 7, b
#define RXF0SID2                         BANKMASK(RXF0SIDL), 7, b
#define RXF0SID3                         BANKMASK(RXF0SIDH), 0, b
#define RXF0SID4                         BANKMASK(RXF0SIDH), 1, b
#define RXF0SID5                         BANKMASK(RXF0SIDH), 2, b
#define RXF0SID6                         BANKMASK(RXF0SIDH), 3, b
#define RXF0SID7                         BANKMASK(RXF0SIDH), 4, b
#define RXF0SID8                         BANKMASK(RXF0SIDH), 5, b
#define RXF0SID9                         BANKMASK(RXF0SIDH), 6, b
#define RXF1EID0                         BANKMASK(RXF1EIDL), 0, b
#define RXF1EID1                         BANKMASK(RXF1EIDL), 1, b
#define RXF1EID10                        BANKMASK(RXF1EIDH), 2, b
#define RXF1EID11                        BANKMASK(RXF1EIDH), 3, b
#define RXF1EID12                        BANKMASK(RXF1EIDH), 4, b
#define RXF1EID13                        BANKMASK(RXF1EIDH), 5, b
#define RXF1EID14                        BANKMASK(RXF1EIDH), 6, b
#define RXF1EID15                        BANKMASK(RXF1EIDH), 7, b
#define RXF1EID16                        BANKMASK(RXF1SIDL), 0, b
#define RXF1EID17                        BANKMASK(RXF1SIDL), 1, b
#define RXF1EID2                         BANKMASK(RXF1EIDL), 2, b
#define RXF1EID3                         BANKMASK(RXF1EIDL), 3, b
#define RXF1EID4                         BANKMASK(RXF1EIDL), 4, b
#define RXF1EID5                         BANKMASK(RXF1EIDL), 5, b
#define RXF1EID6                         BANKMASK(RXF1EIDL), 6, b
#define RXF1EID7                         BANKMASK(RXF1EIDL), 7, b
#define RXF1EID8                         BANKMASK(RXF1EIDH), 0, b
#define RXF1EID9                         BANKMASK(RXF1EIDH), 1, b
#define RXF1EXIDEN                       BANKMASK(RXF1SIDL), 3, b
#define RXF1SID0                         BANKMASK(RXF1SIDL), 5, b
#define RXF1SID1                         BANKMASK(RXF1SIDL), 6, b
#define RXF1SID10                        BANKMASK(RXF1SIDH), 7, b
#define RXF1SID2                         BANKMASK(RXF1SIDL), 7, b
#define RXF1SID3                         BANKMASK(RXF1SIDH), 0, b
#define RXF1SID4                         BANKMASK(RXF1SIDH), 1, b
#define RXF1SID5                         BANKMASK(RXF1SIDH), 2, b
#define RXF1SID6                         BANKMASK(RXF1SIDH), 3, b
#define RXF1SID7                         BANKMASK(RXF1SIDH), 4, b
#define RXF1SID8                         BANKMASK(RXF1SIDH), 5, b
#define RXF1SID9                         BANKMASK(RXF1SIDH), 6, b
#define RXF2EID0                         BANKMASK(RXF2EIDL), 0, b
#define RXF2EID1                         BANKMASK(RXF2EIDL), 1, b
#define RXF2EID10                        BANKMASK(RXF2EIDH), 2, b
#define RXF2EID11                        BANKMASK(RXF2EIDH), 3, b
#define RXF2EID12                        BANKMASK(RXF2EIDH), 4, b
#define RXF2EID13                        BANKMASK(RXF2EIDH), 5, b
#define RXF2EID14                        BANKMASK(RXF2EIDH), 6, b
#define RXF2EID15                        BANKMASK(RXF2EIDH), 7, b
#define RXF2EID16                        BANKMASK(RXF2SIDL), 0, b
#define RXF2EID17                        BANKMASK(RXF2SIDL), 1, b
#define RXF2EID2                         BANKMASK(RXF2EIDL), 2, b
#define RXF2EID3                         BANKMASK(RXF2EIDL), 3, b
#define RXF2EID4                         BANKMASK(RXF2EIDL), 4, b
#define RXF2EID5                         BANKMASK(RXF2EIDL), 5, b
#define RXF2EID6                         BANKMASK(RXF2EIDL), 6, b
#define RXF2EID7                         BANKMASK(RXF2EIDL), 7, b
#define RXF2EID8                         BANKMASK(RXF2EIDH), 0, b
#define RXF2EID9                         BANKMASK(RXF2EIDH), 1, b
#define RXF2EXIDEN                       BANKMASK(RXF2SIDL), 3, b
#define RXF2SID0                         BANKMASK(RXF2SIDL), 5, b
#define RXF2SID1                         BANKMASK(RXF2SIDL), 6, b
#define RXF2SID10                        BANKMASK(RXF2SIDH), 7, b
#define RXF2SID2                         BANKMASK(RXF2SIDL), 7, b
#define RXF2SID3                         BANKMASK(RXF2SIDH), 0, b
#define RXF2SID4                         BANKMASK(RXF2SIDH), 1, b
#define RXF2SID5                         BANKMASK(RXF2SIDH), 2, b
#define RXF2SID6                         BANKMASK(RXF2SIDH), 3, b
#define RXF2SID7                         BANKMASK(RXF2SIDH), 4, b
#define RXF2SID8                         BANKMASK(RXF2SIDH), 5, b
#define RXF2SID9                         BANKMASK(RXF2SIDH), 6, b
#define RXF3EID0                         BANKMASK(RXF3EIDL), 0, b
#define RXF3EID1                         BANKMASK(RXF3EIDL), 1, b
#define RXF3EID10                        BANKMASK(RXF3EIDH), 2, b
#define RXF3EID11                        BANKMASK(RXF3EIDH), 3, b
#define RXF3EID12                        BANKMASK(RXF3EIDH), 4, b
#define RXF3EID13                        BANKMASK(RXF3EIDH), 5, b
#define RXF3EID14                        BANKMASK(RXF3EIDH), 6, b
#define RXF3EID15                        BANKMASK(RXF3EIDH), 7, b
#define RXF3EID16                        BANKMASK(RXF3SIDL), 0, b
#define RXF3EID17                        BANKMASK(RXF3SIDL), 1, b
#define RXF3EID2                         BANKMASK(RXF3EIDL), 2, b
#define RXF3EID3                         BANKMASK(RXF3EIDL), 3, b
#define RXF3EID4                         BANKMASK(RXF3EIDL), 4, b
#define RXF3EID5                         BANKMASK(RXF3EIDL), 5, b
#define RXF3EID6                         BANKMASK(RXF3EIDL), 6, b
#define RXF3EID7                         BANKMASK(RXF3EIDL), 7, b
#define RXF3EID8                         BANKMASK(RXF3EIDH), 0, b
#define RXF3EID9                         BANKMASK(RXF3EIDH), 1, b
#define RXF3EXIDEN                       BANKMASK(RXF3SIDL), 3, b
#define RXF3SID0                         BANKMASK(RXF3SIDL), 5, b
#define RXF3SID1                         BANKMASK(RXF3SIDL), 6, b
#define RXF3SID10                        BANKMASK(RXF3SIDH), 7, b
#define RXF3SID2                         BANKMASK(RXF3SIDL), 7, b
#define RXF3SID3                         BANKMASK(RXF3SIDH), 0, b
#define RXF3SID4                         BANKMASK(RXF3SIDH), 1, b
#define RXF3SID5                         BANKMASK(RXF3SIDH), 2, b
#define RXF3SID6                         BANKMASK(RXF3SIDH), 3, b
#define RXF3SID7                         BANKMASK(RXF3SIDH), 4, b
#define RXF3SID8                         BANKMASK(RXF3SIDH), 5, b
#define RXF3SID9                         BANKMASK(RXF3SIDH), 6, b
#define RXF4EID0                         BANKMASK(RXF4EIDL), 0, b
#define RXF4EID1                         BANKMASK(RXF4EIDL), 1, b
#define RXF4EID10                        BANKMASK(RXF4EIDH), 2, b
#define RXF4EID11                        BANKMASK(RXF4EIDH), 3, b
#define RXF4EID12                        BANKMASK(RXF4EIDH), 4, b
#define RXF4EID13                        BANKMASK(RXF4EIDH), 5, b
#define RXF4EID14                        BANKMASK(RXF4EIDH), 6, b
#define RXF4EID15                        BANKMASK(RXF4EIDH), 7, b
#define RXF4EID16                        BANKMASK(RXF4SIDL), 0, b
#define RXF4EID17                        BANKMASK(RXF4SIDL), 1, b
#define RXF4EID2                         BANKMASK(RXF4EIDL), 2, b
#define RXF4EID3                         BANKMASK(RXF4EIDL), 3, b
#define RXF4EID4                         BANKMASK(RXF4EIDL), 4, b
#define RXF4EID5                         BANKMASK(RXF4EIDL), 5, b
#define RXF4EID6                         BANKMASK(RXF4EIDL), 6, b
#define RXF4EID7                         BANKMASK(RXF4EIDL), 7, b
#define RXF4EID8                         BANKMASK(RXF4EIDH), 0, b
#define RXF4EID9                         BANKMASK(RXF4EIDH), 1, b
#define RXF4EXIDEN                       BANKMASK(RXF4SIDL), 3, b
#define RXF4SID0                         BANKMASK(RXF4SIDL), 5, b
#define RXF4SID1                         BANKMASK(RXF4SIDL), 6, b
#define RXF4SID10                        BANKMASK(RXF4SIDH), 7, b
#define RXF4SID2                         BANKMASK(RXF4SIDL), 7, b
#define RXF4SID3                         BANKMASK(RXF4SIDH), 0, b
#define RXF4SID4                         BANKMASK(RXF4SIDH), 1, b
#define RXF4SID5                         BANKMASK(RXF4SIDH), 2, b
#define RXF4SID6                         BANKMASK(RXF4SIDH), 3, b
#define RXF4SID7                         BANKMASK(RXF4SIDH), 4, b
#define RXF4SID8                         BANKMASK(RXF4SIDH), 5, b
#define RXF4SID9                         BANKMASK(RXF4SIDH), 6, b
#define RXF5EID0                         BANKMASK(RXF5EIDL), 0, b
#define RXF5EID1                         BANKMASK(RXF5EIDL), 1, b
#define RXF5EID10                        BANKMASK(RXF5EIDH), 2, b
#define RXF5EID11                        BANKMASK(RXF5EIDH), 3, b
#define RXF5EID12                        BANKMASK(RXF5EIDH), 4, b
#define RXF5EID13                        BANKMASK(RXF5EIDH), 5, b
#define RXF5EID14                        BANKMASK(RXF5EIDH), 6, b
#define RXF5EID15                        BANKMASK(RXF5EIDH), 7, b
#define RXF5EID16                        BANKMASK(RXF5SIDL), 0, b
#define RXF5EID17                        BANKMASK(RXF5SIDL), 1, b
#define RXF5EID2                         BANKMASK(RXF5EIDL), 2, b
#define RXF5EID3                         BANKMASK(RXF5EIDL), 3, b
#define RXF5EID4                         BANKMASK(RXF5EIDL), 4, b
#define RXF5EID5                         BANKMASK(RXF5EIDL), 5, b
#define RXF5EID6                         BANKMASK(RXF5EIDL), 6, b
#define RXF5EID7                         BANKMASK(RXF5EIDL), 7, b
#define RXF5EID8                         BANKMASK(RXF5EIDH), 0, b
#define RXF5EID9                         BANKMASK(RXF5EIDH), 1, b
#define RXF5EXIDEN                       BANKMASK(RXF5SIDL), 3, b
#define RXF5SID0                         BANKMASK(RXF5SIDL), 5, b
#define RXF5SID1                         BANKMASK(RXF5SIDL), 6, b
#define RXF5SID10                        BANKMASK(RXF5SIDH), 7, b
#define RXF5SID2                         BANKMASK(RXF5SIDL), 7, b
#define RXF5SID3                         BANKMASK(RXF5SIDH), 0, b
#define RXF5SID4                         BANKMASK(RXF5SIDH), 1, b
#define RXF5SID5                         BANKMASK(RXF5SIDH), 2, b
#define RXF5SID6                         BANKMASK(RXF5SIDH), 3, b
#define RXF5SID7                         BANKMASK(RXF5SIDH), 4, b
#define RXF5SID8                         BANKMASK(RXF5SIDH), 5, b
#define RXF5SID9                         BANKMASK(RXF5SIDH), 6, b
#define RXM0EID0                         BANKMASK(RXM0EIDL), 0, b
#define RXM0EID1                         BANKMASK(RXM0EIDL), 1, b
#define RXM0EID10                        BANKMASK(RXM0EIDH), 2, b
#define RXM0EID11                        BANKMASK(RXM0EIDH), 3, b
#define RXM0EID12                        BANKMASK(RXM0EIDH), 4, b
#define RXM0EID13                        BANKMASK(RXM0EIDH), 5, b
#define RXM0EID14                        BANKMASK(RXM0EIDH), 6, b
#define RXM0EID15                        BANKMASK(RXM0EIDH), 7, b
#define RXM0EID16                        BANKMASK(RXM0SIDL), 0, b
#define RXM0EID17                        BANKMASK(RXM0SIDL), 1, b
#define RXM0EID2                         BANKMASK(RXM0EIDL), 2, b
#define RXM0EID3                         BANKMASK(RXM0EIDL), 3, b
#define RXM0EID4                         BANKMASK(RXM0EIDL), 4, b
#define RXM0EID5                         BANKMASK(RXM0EIDL), 5, b
#define RXM0EID6                         BANKMASK(RXM0EIDL), 6, b
#define RXM0EID7                         BANKMASK(RXM0EIDL), 7, b
#define RXM0EID8                         BANKMASK(RXM0EIDH), 0, b
#define RXM0EID9                         BANKMASK(RXM0EIDH), 1, b
#define RXM0SID0                         BANKMASK(RXM0SIDL), 5, b
#define RXM0SID1                         BANKMASK(RXM0SIDL), 6, b
#define RXM0SID10                        BANKMASK(RXM0SIDH), 7, b
#define RXM0SID2                         BANKMASK(RXM0SIDL), 7, b
#define RXM0SID3                         BANKMASK(RXM0SIDH), 0, b
#define RXM0SID4                         BANKMASK(RXM0SIDH), 1, b
#define RXM0SID5                         BANKMASK(RXM0SIDH), 2, b
#define RXM0SID6                         BANKMASK(RXM0SIDH), 3, b
#define RXM0SID7                         BANKMASK(RXM0SIDH), 4, b
#define RXM0SID8                         BANKMASK(RXM0SIDH), 5, b
#define RXM0SID9                         BANKMASK(RXM0SIDH), 6, b
#define RXM1EID0                         BANKMASK(RXM1EIDL), 0, b
#define RXM1EID1                         BANKMASK(RXM1EIDL), 1, b
#define RXM1EID10                        BANKMASK(RXM1EIDH), 2, b
#define RXM1EID11                        BANKMASK(RXM1EIDH), 3, b
#define RXM1EID12                        BANKMASK(RXM1EIDH), 4, b
#define RXM1EID13                        BANKMASK(RXM1EIDH), 5, b
#define RXM1EID14                        BANKMASK(RXM1EIDH), 6, b
#define RXM1EID15                        BANKMASK(RXM1EIDH), 7, b
#define RXM1EID16                        BANKMASK(RXM1SIDL), 0, b
#define RXM1EID17                        BANKMASK(RXM1SIDL), 1, b
#define RXM1EID2                         BANKMASK(RXM1EIDL), 2, b
#define RXM1EID3                         BANKMASK(RXM1EIDL), 3, b
#define RXM1EID4                         BANKMASK(RXM1EIDL), 4, b
#define RXM1EID5                         BANKMASK(RXM1EIDL), 5, b
#define RXM1EID6                         BANKMASK(RXM1EIDL), 6, b
#define RXM1EID7                         BANKMASK(RXM1EIDL), 7, b
#define RXM1EID8                         BANKMASK(RXM1EIDH), 0, b
#define RXM1EID9                         BANKMASK(RXM1EIDH), 1, b
#define RXM1SID0                         BANKMASK(RXM1SIDL), 5, b
#define RXM1SID1                         BANKMASK(RXM1SIDL), 6, b
#define RXM1SID10                        BANKMASK(RXM1SIDH), 7, b
#define RXM1SID2                         BANKMASK(RXM1SIDL), 7, b
#define RXM1SID3                         BANKMASK(RXM1SIDH), 0, b
#define RXM1SID4                         BANKMASK(RXM1SIDH), 1, b
#define RXM1SID5                         BANKMASK(RXM1SIDH), 2, b
#define RXM1SID6                         BANKMASK(RXM1SIDH), 3, b
#define RXM1SID7                         BANKMASK(RXM1SIDH), 4, b
#define RXM1SID8                         BANKMASK(RXM1SIDH), 5, b
#define RXM1SID9                         BANKMASK(RXM1SIDH), 6, b
#define RXWARN                           BANKMASK(COMSTAT), 1, a
#define R_NOT_W                          BANKMASK(SSPSTAT), 2, a
#define R_W                              BANKMASK(SSPSTAT), 2, a
#define R_nW                             BANKMASK(SSPSTAT), 2, a
#define SAM                              BANKMASK(BRGCON2), 6, a
#define SCK                              BANKMASK(PORTC), 3, a
#define SCL                              BANKMASK(PORTC), 3, a
#define SCS                              BANKMASK(OSCCON), 0, a
#define SDA                              BANKMASK(PORTC), 4, a
#define SDI                              BANKMASK(PORTC), 4, a
#define SDO                              BANKMASK(PORTC), 5, a
#define SEG1PH0                          BANKMASK(BRGCON2), 3, a
#define SEG1PH1                          BANKMASK(BRGCON2), 4, a
#define SEG1PH2                          BANKMASK(BRGCON2), 5, a
#define SEG2PH0                          BANKMASK(BRGCON3), 0, a
#define SEG2PH1                          BANKMASK(BRGCON3), 1, a
#define SEG2PH2                          BANKMASK(BRGCON3), 2, a
#define SEG2PHT                          BANKMASK(BRGCON2), 7, a
#define SEG2PHTS                         BANKMASK(BRGCON2), 7, a
#define SEN                              BANKMASK(SSPCON2), 0, a
#define SJW0                             BANKMASK(BRGCON1), 6, a
#define SJW1                             BANKMASK(BRGCON1), 7, a
#define SMP                              BANKMASK(SSPSTAT), 7, a
#define SOSCEN                           BANKMASK(T1CON), 3, a
#define SOSCEN3                          BANKMASK(T3CON), 3, a
#define SP0                              BANKMASK(STKPTR), 0, a
#define SP1                              BANKMASK(STKPTR), 1, a
#define SP2                              BANKMASK(STKPTR), 2, a
#define SP3                              BANKMASK(STKPTR), 3, a
#define SP4                              BANKMASK(STKPTR), 4, a
#define SPEN                             BANKMASK(RCSTA), 7, a
#define SREN                             BANKMASK(RCSTA), 5, a
#define SRENA                            BANKMASK(RCSTA), 5, a
#define SS                               BANKMASK(PORTA), 5, a
#define SSPEN                            BANKMASK(SSPCON1), 5, a
#define SSPIE                            BANKMASK(PIE1), 3, a
#define SSPIF                            BANKMASK(PIR1), 3, a
#define SSPIP                            BANKMASK(IPR1), 3, a
#define SSPM0                            BANKMASK(SSPCON1), 0, a
#define SSPM1                            BANKMASK(SSPCON1), 1, a
#define SSPM2                            BANKMASK(SSPCON1), 2, a
#define SSPM3                            BANKMASK(SSPCON1), 3, a
#define SSPOV                            BANKMASK(SSPCON1), 6, a
#define START                            BANKMASK(SSPSTAT), 3, a
#define STKFUL                           BANKMASK(STKPTR), 7, a
#define STKOVF                           BANKMASK(STKPTR), 7, a
#define STKPTR0                          BANKMASK(STKPTR), 0, a
#define STKPTR1                          BANKMASK(STKPTR), 1, a
#define STKPTR2                          BANKMASK(STKPTR), 2, a
#define STKPTR3                          BANKMASK(STKPTR), 3, a
#define STKPTR4                          BANKMASK(STKPTR), 4, a
#define STKUNF                           BANKMASK(STKPTR), 6, a
#define STOP                             BANKMASK(SSPSTAT), 4, a
#define SWDTE                            BANKMASK(WDTCON), 0, a
#define SWDTEN                           BANKMASK(WDTCON), 0, a
#define SYNC                             BANKMASK(TXSTA), 4, a
#define SYNC1                            BANKMASK(TXSTA), 4, a
#define T08BIT                           BANKMASK(T0CON), 6, a
#define T0CKI                            BANKMASK(PORTA), 4, a
#define T0CS                             BANKMASK(T0CON), 5, a
#define T0IE                             BANKMASK(INTCON), 5, a
#define T0IF                             BANKMASK(INTCON), 2, a
#define T0IP                             BANKMASK(INTCON2), 2, a
#define T0PS0                            BANKMASK(T0CON), 0, a
#define T0PS1                            BANKMASK(T0CON), 1, a
#define T0PS2                            BANKMASK(T0CON), 2, a
#define T0SE                             BANKMASK(T0CON), 4, a
#define T1CKI                            BANKMASK(PORTC), 0, a
#define T1CKPS0                          BANKMASK(T1CON), 4, a
#define T1CKPS1                          BANKMASK(T1CON), 5, a
#define T1INSYNC                         BANKMASK(T1CON), 2, a
#define T1OSCEN                          BANKMASK(T1CON), 3, a
#define T1OSI                            BANKMASK(PORTC), 1, a
#define T1OSO                            BANKMASK(PORTC), 0, a
#define T1RD16                           BANKMASK(T1CON), 7, a
#define T1SYNC                           BANKMASK(T1CON), 2, a
#define T2CKPS0                          BANKMASK(T2CON), 0, a
#define T2CKPS1                          BANKMASK(T2CON), 1, a
#define T3CCP1                           BANKMASK(T3CON), 3, a
#define T3CKPS0                          BANKMASK(T3CON), 4, a
#define T3CKPS1                          BANKMASK(T3CON), 5, a
#define T3ECCP1                          BANKMASK(T3CON), 6, a
#define T3INSYNC                         BANKMASK(T3CON), 2, a
#define T3RD16                           BANKMASK(T3CON), 7, a
#define T3SYNC                           BANKMASK(T3CON), 2, a
#define TBB1D23                          BANKMASK(TXB1D2), 3, b
#define TEC0                             BANKMASK(TXERRCNT), 0, a
#define TEC1                             BANKMASK(TXERRCNT), 1, a
#define TEC2                             BANKMASK(TXERRCNT), 2, a
#define TEC3                             BANKMASK(TXERRCNT), 3, a
#define TEC4                             BANKMASK(TXERRCNT), 4, a
#define TEC5                             BANKMASK(TXERRCNT), 5, a
#define TEC6                             BANKMASK(TXERRCNT), 6, a
#define TEC7                             BANKMASK(TXERRCNT), 7, a
#define TMR0IE                           BANKMASK(INTCON), 5, a
#define TMR0IF                           BANKMASK(INTCON), 2, a
#define TMR0IP                           BANKMASK(INTCON2), 2, a
#define TMR0ON                           BANKMASK(T0CON), 7, a
#define TMR1CS                           BANKMASK(T1CON), 1, a
#define TMR1IE                           BANKMASK(PIE1), 0, a
#define TMR1IF                           BANKMASK(PIR1), 0, a
#define TMR1IP                           BANKMASK(IPR1), 0, a
#define TMR1ON                           BANKMASK(T1CON), 0, a
#define TMR2IE                           BANKMASK(PIE1), 1, a
#define TMR2IF                           BANKMASK(PIR1), 1, a
#define TMR2IP                           BANKMASK(IPR1), 1, a
#define TMR2ON                           BANKMASK(T2CON), 2, a
#define TMR3CS                           BANKMASK(T3CON), 1, a
#define TMR3IE                           BANKMASK(PIE2), 1, a
#define TMR3IF                           BANKMASK(PIR2), 1, a
#define TMR3IP                           BANKMASK(IPR2), 1, a
#define TMR3ON                           BANKMASK(T3CON), 0, a
#define TO                               BANKMASK(RCON), 3, a
#define TOUTPS0                          BANKMASK(T2CON), 3, a
#define TOUTPS1                          BANKMASK(T2CON), 4, a
#define TOUTPS2                          BANKMASK(T2CON), 5, a
#define TOUTPS3                          BANKMASK(T2CON), 6, a
#define TRISA0                           BANKMASK(TRISA), 0, a
#define TRISA1                           BANKMASK(TRISA), 1, a
#define TRISA2                           BANKMASK(TRISA), 2, a
#define TRISA3                           BANKMASK(TRISA), 3, a
#define TRISA4                           BANKMASK(TRISA), 4, a
#define TRISA5                           BANKMASK(TRISA), 5, a
#define TRISA6                           BANKMASK(TRISA), 6, a
#define TRISB0                           BANKMASK(TRISB), 0, a
#define TRISB1                           BANKMASK(TRISB), 1, a
#define TRISB2                           BANKMASK(TRISB), 2, a
#define TRISB3                           BANKMASK(TRISB), 3, a
#define TRISB4                           BANKMASK(TRISB), 4, a
#define TRISB5                           BANKMASK(TRISB), 5, a
#define TRISB6                           BANKMASK(TRISB), 6, a
#define TRISB7                           BANKMASK(TRISB), 7, a
#define TRISC0                           BANKMASK(TRISC), 0, a
#define TRISC1                           BANKMASK(TRISC), 1, a
#define TRISC2                           BANKMASK(TRISC), 2, a
#define TRISC3                           BANKMASK(TRISC), 3, a
#define TRISC4                           BANKMASK(TRISC), 4, a
#define TRISC5                           BANKMASK(TRISC), 5, a
#define TRISC6                           BANKMASK(TRISC), 6, a
#define TRISC7                           BANKMASK(TRISC), 7, a
#define TRMT                             BANKMASK(TXSTA), 1, a
#define TRMT1                            BANKMASK(TXSTA), 1, a
#define TX                               BANKMASK(PORTC), 6, a
#define TX0IE                            BANKMASK(PIE3), 2, a
#define TX0IF                            BANKMASK(PIR3), 2, a
#define TX1IP                            BANKMASK(IPR1), 4, a
#define TX2IE                            BANKMASK(PIE3), 4, a
#define TX2IF                            BANKMASK(PIR3), 4, a
#define TX8_9                            BANKMASK(TXSTA), 6, a
#define TX9                              BANKMASK(TXSTA), 6, a
#define TX91                             BANKMASK(TXSTA), 6, a
#define TX9D                             BANKMASK(TXSTA), 0, a
#define TX9D1                            BANKMASK(TXSTA), 0, a
#define TXB0ABT                          BANKMASK(TXB0CON), 6, b
#define TXB0D00                          BANKMASK(TXB0D0), 0, b
#define TXB0D01                          BANKMASK(TXB0D0), 1, b
#define TXB0D02                          BANKMASK(TXB0D0), 2, b
#define TXB0D03                          BANKMASK(TXB0D0), 3, b
#define TXB0D04                          BANKMASK(TXB0D0), 4, b
#define TXB0D05                          BANKMASK(TXB0D0), 5, b
#define TXB0D06                          BANKMASK(TXB0D0), 6, b
#define TXB0D07                          BANKMASK(TXB0D0), 7, b
#define TXB0D10                          BANKMASK(TXB0D1), 0, b
#define TXB0D11                          BANKMASK(TXB0D1), 1, b
#define TXB0D12                          BANKMASK(TXB0D1), 2, b
#define TXB0D13                          BANKMASK(TXB0D1), 3, b
#define TXB0D14                          BANKMASK(TXB0D1), 4, b
#define TXB0D15                          BANKMASK(TXB0D1), 5, b
#define TXB0D16                          BANKMASK(TXB0D1), 6, b
#define TXB0D17                          BANKMASK(TXB0D1), 7, b
#define TXB0D20                          BANKMASK(TXB0D2), 0, b
#define TXB0D21                          BANKMASK(TXB0D2), 1, b
#define TXB0D22                          BANKMASK(TXB0D2), 2, b
#define TXB0D23                          BANKMASK(TXB0D2), 3, b
#define TXB0D24                          BANKMASK(TXB0D2), 4, b
#define TXB0D25                          BANKMASK(TXB0D2), 5, b
#define TXB0D26                          BANKMASK(TXB0D2), 6, b
#define TXB0D27                          BANKMASK(TXB0D2), 7, b
#define TXB0D30                          BANKMASK(TXB0D3), 0, b
#define TXB0D31                          BANKMASK(TXB0D3), 1, b
#define TXB0D32                          BANKMASK(TXB0D3), 2, b
#define TXB0D33                          BANKMASK(TXB0D3), 3, b
#define TXB0D34                          BANKMASK(TXB0D3), 4, b
#define TXB0D35                          BANKMASK(TXB0D3), 5, b
#define TXB0D36                          BANKMASK(TXB0D3), 6, b
#define TXB0D37                          BANKMASK(TXB0D3), 7, b
#define TXB0D40                          BANKMASK(TXB0D4), 0, b
#define TXB0D41                          BANKMASK(TXB0D4), 1, b
#define TXB0D42                          BANKMASK(TXB0D4), 2, b
#define TXB0D43                          BANKMASK(TXB0D4), 3, b
#define TXB0D44                          BANKMASK(TXB0D4), 4, b
#define TXB0D45                          BANKMASK(TXB0D4), 5, b
#define TXB0D46                          BANKMASK(TXB0D4), 6, b
#define TXB0D47                          BANKMASK(TXB0D4), 7, b
#define TXB0D50                          BANKMASK(TXB0D5), 0, b
#define TXB0D51                          BANKMASK(TXB0D5), 1, b
#define TXB0D52                          BANKMASK(TXB0D5), 2, b
#define TXB0D53                          BANKMASK(TXB0D5), 3, b
#define TXB0D54                          BANKMASK(TXB0D5), 4, b
#define TXB0D55                          BANKMASK(TXB0D5), 5, b
#define TXB0D56                          BANKMASK(TXB0D5), 6, b
#define TXB0D57                          BANKMASK(TXB0D5), 7, b
#define TXB0D60                          BANKMASK(TXB0D6), 0, b
#define TXB0D61                          BANKMASK(TXB0D6), 1, b
#define TXB0D62                          BANKMASK(TXB0D6), 2, b
#define TXB0D63                          BANKMASK(TXB0D6), 3, b
#define TXB0D64                          BANKMASK(TXB0D6), 4, b
#define TXB0D65                          BANKMASK(TXB0D6), 5, b
#define TXB0D66                          BANKMASK(TXB0D6), 6, b
#define TXB0D67                          BANKMASK(TXB0D6), 7, b
#define TXB0D70                          BANKMASK(TXB0D7), 0, b
#define TXB0D71                          BANKMASK(TXB0D7), 1, b
#define TXB0D72                          BANKMASK(TXB0D7), 2, b
#define TXB0D73                          BANKMASK(TXB0D7), 3, b
#define TXB0D74                          BANKMASK(TXB0D7), 4, b
#define TXB0D75                          BANKMASK(TXB0D7), 5, b
#define TXB0D76                          BANKMASK(TXB0D7), 6, b
#define TXB0D77                          BANKMASK(TXB0D7), 7, b
#define TXB0DLC0                         BANKMASK(TXB0DLC), 0, b
#define TXB0DLC1                         BANKMASK(TXB0DLC), 1, b
#define TXB0DLC2                         BANKMASK(TXB0DLC), 2, b
#define TXB0DLC3                         BANKMASK(TXB0DLC), 3, b
#define TXB0EID0                         BANKMASK(TXB0EIDL), 0, b
#define TXB0EID1                         BANKMASK(TXB0EIDL), 1, b
#define TXB0EID10                        BANKMASK(TXB0EIDH), 2, b
#define TXB0EID11                        BANKMASK(TXB0EIDH), 3, b
#define TXB0EID12                        BANKMASK(TXB0EIDH), 4, b
#define TXB0EID13                        BANKMASK(TXB0EIDH), 5, b
#define TXB0EID14                        BANKMASK(TXB0EIDH), 6, b
#define TXB0EID15                        BANKMASK(TXB0EIDH), 7, b
#define TXB0EID16                        BANKMASK(TXB0SIDL), 0, b
#define TXB0EID17                        BANKMASK(TXB0SIDL), 1, b
#define TXB0EID2                         BANKMASK(TXB0EIDL), 2, b
#define TXB0EID3                         BANKMASK(TXB0EIDL), 3, b
#define TXB0EID4                         BANKMASK(TXB0EIDL), 4, b
#define TXB0EID5                         BANKMASK(TXB0EIDL), 5, b
#define TXB0EID6                         BANKMASK(TXB0EIDL), 6, b
#define TXB0EID7                         BANKMASK(TXB0EIDL), 7, b
#define TXB0EID8                         BANKMASK(TXB0EIDH), 0, b
#define TXB0EID9                         BANKMASK(TXB0EIDH), 1, b
#define TXB0ERR                          BANKMASK(TXB0CON), 4, b
#define TXB0EXIDE                        BANKMASK(TXB0SIDL), 3, b
#define TXB0IE                           BANKMASK(PIE3), 2, a
#define TXB0IF                           BANKMASK(PIR3), 2, a
#define TXB0IP                           BANKMASK(IPR3), 2, a
#define TXB0LARB                         BANKMASK(TXB0CON), 5, b
#define TXB0PRI0                         BANKMASK(TXB0CON), 0, b
#define TXB0PRI1                         BANKMASK(TXB0CON), 1, b
#define TXB0REQ                          BANKMASK(TXB0CON), 3, b
#define TXB0RTR                          BANKMASK(TXB0DLC), 6, b
#define TXB0SID0                         BANKMASK(TXB0SIDL), 5, b
#define TXB0SID1                         BANKMASK(TXB0SIDL), 6, b
#define TXB0SID10                        BANKMASK(TXB0SIDH), 7, b
#define TXB0SID2                         BANKMASK(TXB0SIDL), 7, b
#define TXB0SID3                         BANKMASK(TXB0SIDH), 0, b
#define TXB0SID4                         BANKMASK(TXB0SIDH), 1, b
#define TXB0SID5                         BANKMASK(TXB0SIDH), 2, b
#define TXB0SID6                         BANKMASK(TXB0SIDH), 3, b
#define TXB0SID7                         BANKMASK(TXB0SIDH), 4, b
#define TXB0SID8                         BANKMASK(TXB0SIDH), 5, b
#define TXB0SID9                         BANKMASK(TXB0SIDH), 6, b
#define TXB1ABT                          BANKMASK(TXB1CON), 6, b
#define TXB1D00                          BANKMASK(TXB1D0), 0, b
#define TXB1D01                          BANKMASK(TXB1D0), 1, b
#define TXB1D02                          BANKMASK(TXB1D0), 2, b
#define TXB1D03                          BANKMASK(TXB1D0), 3, b
#define TXB1D04                          BANKMASK(TXB1D0), 4, b
#define TXB1D05                          BANKMASK(TXB1D0), 5, b
#define TXB1D06                          BANKMASK(TXB1D0), 6, b
#define TXB1D07                          BANKMASK(TXB1D0), 7, b
#define TXB1D10                          BANKMASK(TXB1D1), 0, b
#define TXB1D11                          BANKMASK(TXB1D1), 1, b
#define TXB1D12                          BANKMASK(TXB1D1), 2, b
#define TXB1D13                          BANKMASK(TXB1D1), 3, b
#define TXB1D14                          BANKMASK(TXB1D1), 4, b
#define TXB1D15                          BANKMASK(TXB1D1), 5, b
#define TXB1D16                          BANKMASK(TXB1D1), 6, b
#define TXB1D17                          BANKMASK(TXB1D1), 7, b
#define TXB1D20                          BANKMASK(TXB1D2), 0, b
#define TXB1D21                          BANKMASK(TXB1D2), 1, b
#define TXB1D22                          BANKMASK(TXB1D2), 2, b
#define TXB1D23                          BANKMASK(TXB1D2), 3, b
#define TXB1D24                          BANKMASK(TXB1D2), 4, b
#define TXB1D25                          BANKMASK(TXB1D2), 5, b
#define TXB1D26                          BANKMASK(TXB1D2), 6, b
#define TXB1D27                          BANKMASK(TXB1D2), 7, b
#define TXB1D30                          BANKMASK(TXB1D3), 0, b
#define TXB1D31                          BANKMASK(TXB1D3), 1, b
#define TXB1D32                          BANKMASK(TXB1D3), 2, b
#define TXB1D33                          BANKMASK(TXB1D3), 3, b
#define TXB1D34                          BANKMASK(TXB1D3), 4, b
#define TXB1D35                          BANKMASK(TXB1D3), 5, b
#define TXB1D36                          BANKMASK(TXB1D3), 6, b
#define TXB1D37                          BANKMASK(TXB1D3), 7, b
#define TXB1D40                          BANKMASK(TXB1D4), 0, b
#define TXB1D41                          BANKMASK(TXB1D4), 1, b
#define TXB1D42                          BANKMASK(TXB1D4), 2, b
#define TXB1D43                          BANKMASK(TXB1D4), 3, b
#define TXB1D44                          BANKMASK(TXB1D4), 4, b
#define TXB1D45                          BANKMASK(TXB1D4), 5, b
#define TXB1D46                          BANKMASK(TXB1D4), 6, b
#define TXB1D47                          BANKMASK(TXB1D4), 7, b
#define TXB1D50                          BANKMASK(TXB1D5), 0, b
#define TXB1D51                          BANKMASK(TXB1D5), 1, b
#define TXB1D52                          BANKMASK(TXB1D5), 2, b
#define TXB1D53                          BANKMASK(TXB1D5), 3, b
#define TXB1D54                          BANKMASK(TXB1D5), 4, b
#define TXB1D55                          BANKMASK(TXB1D5), 5, b
#define TXB1D56                          BANKMASK(TXB1D5), 6, b
#define TXB1D57                          BANKMASK(TXB1D5), 7, b
#define TXB1D60                          BANKMASK(TXB1D6), 0, b
#define TXB1D61                          BANKMASK(TXB1D6), 1, b
#define TXB1D62                          BANKMASK(TXB1D6), 2, b
#define TXB1D63                          BANKMASK(TXB1D6), 3, b
#define TXB1D64                          BANKMASK(TXB1D6), 4, b
#define TXB1D65                          BANKMASK(TXB1D6), 5, b
#define TXB1D66                          BANKMASK(TXB1D6), 6, b
#define TXB1D67                          BANKMASK(TXB1D6), 7, b
#define TXB1D70                          BANKMASK(TXB1D7), 0, b
#define TXB1D71                          BANKMASK(TXB1D7), 1, b
#define TXB1D72                          BANKMASK(TXB1D7), 2, b
#define TXB1D73                          BANKMASK(TXB1D7), 3, b
#define TXB1D74                          BANKMASK(TXB1D7), 4, b
#define TXB1D75                          BANKMASK(TXB1D7), 5, b
#define TXB1D76                          BANKMASK(TXB1D7), 6, b
#define TXB1D77                          BANKMASK(TXB1D7), 7, b
#define TXB1DLC0                         BANKMASK(TXB1DLC), 0, b
#define TXB1DLC1                         BANKMASK(TXB1DLC), 1, b
#define TXB1DLC2                         BANKMASK(TXB1DLC), 2, b
#define TXB1DLC3                         BANKMASK(TXB1DLC), 3, b
#define TXB1EID0                         BANKMASK(TXB1EIDL), 0, b
#define TXB1EID1                         BANKMASK(TXB1EIDL), 1, b
#define TXB1EID10                        BANKMASK(TXB1EIDH), 2, b
#define TXB1EID11                        BANKMASK(TXB1EIDH), 3, b
#define TXB1EID12                        BANKMASK(TXB1EIDH), 4, b
#define TXB1EID13                        BANKMASK(TXB1EIDH), 5, b
#define TXB1EID14                        BANKMASK(TXB1EIDH), 6, b
#define TXB1EID15                        BANKMASK(TXB1EIDH), 7, b
#define TXB1EID16                        BANKMASK(TXB1SIDL), 0, b
#define TXB1EID17                        BANKMASK(TXB1SIDL), 1, b
#define TXB1EID2                         BANKMASK(TXB1EIDL), 2, b
#define TXB1EID3                         BANKMASK(TXB1EIDL), 3, b
#define TXB1EID4                         BANKMASK(TXB1EIDL), 4, b
#define TXB1EID5                         BANKMASK(TXB1EIDL), 5, b
#define TXB1EID6                         BANKMASK(TXB1EIDL), 6, b
#define TXB1EID7                         BANKMASK(TXB1EIDL), 7, b
#define TXB1EID8                         BANKMASK(TXB1EIDH), 0, b
#define TXB1EID9                         BANKMASK(TXB1EIDH), 1, b
#define TXB1ERR                          BANKMASK(TXB1CON), 4, b
#define TXB1EXIDE                        BANKMASK(TXB1SIDL), 3, b
#define TXB1IE                           BANKMASK(PIE3), 3, a
#define TXB1IF                           BANKMASK(PIR3), 3, a
#define TXB1IP                           BANKMASK(IPR3), 3, a
#define TXB1LARB                         BANKMASK(TXB1CON), 5, b
#define TXB1PRI0                         BANKMASK(TXB1CON), 0, b
#define TXB1PRI1                         BANKMASK(TXB1CON), 1, b
#define TXB1REQ                          BANKMASK(TXB1CON), 3, b
#define TXB1RTR                          BANKMASK(TXB1DLC), 6, b
#define TXB1SID0                         BANKMASK(TXB1SIDL), 5, b
#define TXB1SID1                         BANKMASK(TXB1SIDL), 6, b
#define TXB1SID10                        BANKMASK(TXB1SIDH), 7, b
#define TXB1SID2                         BANKMASK(TXB1SIDL), 7, b
#define TXB1SID3                         BANKMASK(TXB1SIDH), 0, b
#define TXB1SID4                         BANKMASK(TXB1SIDH), 1, b
#define TXB1SID5                         BANKMASK(TXB1SIDH), 2, b
#define TXB1SID6                         BANKMASK(TXB1SIDH), 3, b
#define TXB1SID7                         BANKMASK(TXB1SIDH), 4, b
#define TXB1SID8                         BANKMASK(TXB1SIDH), 5, b
#define TXB1SID9                         BANKMASK(TXB1SIDH), 6, b
#define TXB2ABT                          BANKMASK(TXB2CON), 6, b
#define TXB2D00                          BANKMASK(TXB2D0), 0, b
#define TXB2D01                          BANKMASK(TXB2D0), 1, b
#define TXB2D02                          BANKMASK(TXB2D0), 2, b
#define TXB2D03                          BANKMASK(TXB2D0), 3, b
#define TXB2D04                          BANKMASK(TXB2D0), 4, b
#define TXB2D05                          BANKMASK(TXB2D0), 5, b
#define TXB2D06                          BANKMASK(TXB2D0), 6, b
#define TXB2D07                          BANKMASK(TXB2D0), 7, b
#define TXB2D10                          BANKMASK(TXB2D1), 0, b
#define TXB2D11                          BANKMASK(TXB2D1), 1, b
#define TXB2D12                          BANKMASK(TXB2D1), 2, b
#define TXB2D13                          BANKMASK(TXB2D1), 3, b
#define TXB2D14                          BANKMASK(TXB2D1), 4, b
#define TXB2D15                          BANKMASK(TXB2D1), 5, b
#define TXB2D16                          BANKMASK(TXB2D1), 6, b
#define TXB2D17                          BANKMASK(TXB2D1), 7, b
#define TXB2D20                          BANKMASK(TXB2D2), 0, b
#define TXB2D21                          BANKMASK(TXB2D2), 1, b
#define TXB2D22                          BANKMASK(TXB2D2), 2, b
#define TXB2D23                          BANKMASK(TXB2D2), 3, b
#define TXB2D24                          BANKMASK(TXB2D2), 4, b
#define TXB2D25                          BANKMASK(TXB2D2), 5, b
#define TXB2D26                          BANKMASK(TXB2D2), 6, b
#define TXB2D27                          BANKMASK(TXB2D2), 7, b
#define TXB2D30                          BANKMASK(TXB2D3), 0, b
#define TXB2D31                          BANKMASK(TXB2D3), 1, b
#define TXB2D32                          BANKMASK(TXB2D3), 2, b
#define TXB2D33                          BANKMASK(TXB2D3), 3, b
#define TXB2D34                          BANKMASK(TXB2D3), 4, b
#define TXB2D35                          BANKMASK(TXB2D3), 5, b
#define TXB2D36                          BANKMASK(TXB2D3), 6, b
#define TXB2D37                          BANKMASK(TXB2D3), 7, b
#define TXB2D40                          BANKMASK(TXB2D4), 0, b
#define TXB2D41                          BANKMASK(TXB2D4), 1, b
#define TXB2D42                          BANKMASK(TXB2D4), 2, b
#define TXB2D43                          BANKMASK(TXB2D4), 3, b
#define TXB2D44                          BANKMASK(TXB2D4), 4, b
#define TXB2D45                          BANKMASK(TXB2D4), 5, b
#define TXB2D46                          BANKMASK(TXB2D4), 6, b
#define TXB2D47                          BANKMASK(TXB2D4), 7, b
#define TXB2D50                          BANKMASK(TXB2D5), 0, b
#define TXB2D51                          BANKMASK(TXB2D5), 1, b
#define TXB2D52                          BANKMASK(TXB2D5), 2, b
#define TXB2D53                          BANKMASK(TXB2D5), 3, b
#define TXB2D54                          BANKMASK(TXB2D5), 4, b
#define TXB2D55                          BANKMASK(TXB2D5), 5, b
#define TXB2D56                          BANKMASK(TXB2D5), 6, b
#define TXB2D57                          BANKMASK(TXB2D5), 7, b
#define TXB2D60                          BANKMASK(TXB2D6), 0, b
#define TXB2D61                          BANKMASK(TXB2D6), 1, b
#define TXB2D62                          BANKMASK(TXB2D6), 2, b
#define TXB2D63                          BANKMASK(TXB2D6), 3, b
#define TXB2D64                          BANKMASK(TXB2D6), 4, b
#define TXB2D65                          BANKMASK(TXB2D6), 5, b
#define TXB2D66                          BANKMASK(TXB2D6), 6, b
#define TXB2D67                          BANKMASK(TXB2D6), 7, b
#define TXB2D70                          BANKMASK(TXB2D7), 0, b
#define TXB2D71                          BANKMASK(TXB2D7), 1, b
#define TXB2D72                          BANKMASK(TXB2D7), 2, b
#define TXB2D73                          BANKMASK(TXB2D7), 3, b
#define TXB2D74                          BANKMASK(TXB2D7), 4, b
#define TXB2D75                          BANKMASK(TXB2D7), 5, b
#define TXB2D76                          BANKMASK(TXB2D7), 6, b
#define TXB2D77                          BANKMASK(TXB2D7), 7, b
#define TXB2DLC0                         BANKMASK(TXB2DLC), 0, b
#define TXB2DLC1                         BANKMASK(TXB2DLC), 1, b
#define TXB2DLC2                         BANKMASK(TXB2DLC), 2, b
#define TXB2DLC3                         BANKMASK(TXB2DLC), 3, b
#define TXB2EID0                         BANKMASK(TXB2EIDL), 0, b
#define TXB2EID1                         BANKMASK(TXB2EIDL), 1, b
#define TXB2EID10                        BANKMASK(TXB2EIDH), 2, b
#define TXB2EID11                        BANKMASK(TXB2EIDH), 3, b
#define TXB2EID12                        BANKMASK(TXB2EIDH), 4, b
#define TXB2EID13                        BANKMASK(TXB2EIDH), 5, b
#define TXB2EID14                        BANKMASK(TXB2EIDH), 6, b
#define TXB2EID15                        BANKMASK(TXB2EIDH), 7, b
#define TXB2EID16                        BANKMASK(TXB2SIDL), 0, b
#define TXB2EID17                        BANKMASK(TXB2SIDL), 1, b
#define TXB2EID2                         BANKMASK(TXB2EIDL), 2, b
#define TXB2EID3                         BANKMASK(TXB2EIDL), 3, b
#define TXB2EID4                         BANKMASK(TXB2EIDL), 4, b
#define TXB2EID5                         BANKMASK(TXB2EIDL), 5, b
#define TXB2EID6                         BANKMASK(TXB2EIDL), 6, b
#define TXB2EID7                         BANKMASK(TXB2EIDL), 7, b
#define TXB2EID8                         BANKMASK(TXB2EIDH), 0, b
#define TXB2EID9                         BANKMASK(TXB2EIDH), 1, b
#define TXB2ERR                          BANKMASK(TXB2CON), 4, b
#define TXB2EXIDE                        BANKMASK(TXB2SIDL), 3, b
#define TXB2IE                           BANKMASK(PIE3), 4, a
#define TXB2IF                           BANKMASK(PIR3), 4, a
#define TXB2IP                           BANKMASK(IPR3), 4, a
#define TXB2LARB                         BANKMASK(TXB2CON), 5, b
#define TXB2PRI0                         BANKMASK(TXB2CON), 0, b
#define TXB2PRI1                         BANKMASK(TXB2CON), 1, b
#define TXB2REQ                          BANKMASK(TXB2CON), 3, b
#define TXB2RTR                          BANKMASK(TXB2DLC), 6, b
#define TXB2SID0                         BANKMASK(TXB2SIDL), 5, b
#define TXB2SID1                         BANKMASK(TXB2SIDL), 6, b
#define TXB2SID10                        BANKMASK(TXB2SIDH), 7, b
#define TXB2SID2                         BANKMASK(TXB2SIDL), 7, b
#define TXB2SID3                         BANKMASK(TXB2SIDH), 0, b
#define TXB2SID4                         BANKMASK(TXB2SIDH), 1, b
#define TXB2SID5                         BANKMASK(TXB2SIDH), 2, b
#define TXB2SID6                         BANKMASK(TXB2SIDH), 3, b
#define TXB2SID7                         BANKMASK(TXB2SIDH), 4, b
#define TXB2SID8                         BANKMASK(TXB2SIDH), 5, b
#define TXB2SID9                         BANKMASK(TXB2SIDH), 6, b
#define TXBNIE                           BANKMASK(PIE3), 4, a
#define TXBNIF                           BANKMASK(PIR3), 4, a
#define TXBNIP                           BANKMASK(IPR3), 4, a
#define TXBO                             BANKMASK(COMSTAT), 5, a
#define TXBP                             BANKMASK(COMSTAT), 4, a
#define TXD8                             BANKMASK(TXSTA), 0, a
#define TXEN                             BANKMASK(TXSTA), 5, a
#define TXEN1                            BANKMASK(TXSTA), 5, a
#define TXIE                             BANKMASK(PIE1), 4, a
#define TXIF                             BANKMASK(PIR1), 4, a
#define TXIP                             BANKMASK(IPR1), 4, a
#define TXWARN                           BANKMASK(COMSTAT), 2, a
#define UA                               BANKMASK(SSPSTAT), 1, a
#define ULPWUIN                          BANKMASK(PORTA), 0, a
#define VREFM                            BANKMASK(PORTA), 2, a
#define VREFP                            BANKMASK(PORTA), 3, a
#define WAIT0                            BANKMASK(PR2), 4, a
#define WAIT1                            BANKMASK(PR2), 5, a
#define WAKFIL                           BANKMASK(BRGCON3), 6, a
#define WAKIE                            BANKMASK(PIE3), 6, a
#define WAKIF                            BANKMASK(PIR3), 6, a
#define WAKIP                            BANKMASK(IPR3), 6, a
#define WCOL                             BANKMASK(SSPCON1), 7, a
#define WIN0                             BANKMASK(CANCON), 1, a
#define WIN1                             BANKMASK(CANCON), 2, a
#define WIN2                             BANKMASK(CANCON), 3, a
#define WM0                              BANKMASK(PR2), 0, a
#define WM1                              BANKMASK(PR2), 1, a
#define WR                               BANKMASK(EECON1), 1, a
#define WREN                             BANKMASK(EECON1), 2, a
#define WRERR                            BANKMASK(EECON1), 3, a
#define ZERO                             BANKMASK(STATUS), 2, a
#define nA                               BANKMASK(SSPSTAT), 5, a
#define nADDRESS                         BANKMASK(SSPSTAT), 5, a
#define nBOR                             BANKMASK(RCON), 0, a
#define nDONE                            BANKMASK(ADCON0), 2, a
#define nIPEN                            BANKMASK(RCON), 7, a
#define nPD                              BANKMASK(RCON), 2, a
#define nPOR                             BANKMASK(RCON), 1, a
#define nRBPU                            BANKMASK(INTCON2), 7, a
#define nRC8                             BANKMASK(RCSTA), 6, a
#define nRI                              BANKMASK(RCON), 4, a
#define nSS                              BANKMASK(PORTA), 5, a
#define nT1SYNC                          BANKMASK(T1CON), 2, a
#define nT3SYNC                          BANKMASK(T3CON), 2, a
#define nTO                              BANKMASK(RCON), 3, a
#define nTX8                             BANKMASK(TXSTA), 6, a
#define nW                               BANKMASK(SSPSTAT), 2, a
#define nWRITE                           BANKMASK(SSPSTAT), 2, a

/*
 * Device Psects
 */

#ifdef _XC_INC_

// Memory Spaces
#define SPACE_CODE   0
#define SPACE_DATA   1
#define SPACE_EEPROM 3

#if _COMMON_SIZE_
psect udata_acs,class=COMRAM,space=SPACE_DATA,noexec,lowdata
#endif
psect udata_bank0,class=BANK0,space=SPACE_DATA,noexec,lowdata
psect udata_bank1,class=BANK1,space=SPACE_DATA,noexec,lowdata
psect udata_bank2,class=BANK2,space=SPACE_DATA,noexec,lowdata
psect udata_bank3,class=BANK3,space=SPACE_DATA,noexec,lowdata
psect udata_bank4,class=BANK4,space=SPACE_DATA,noexec,lowdata
psect udata_bank5,class=BANK5,space=SPACE_DATA,noexec,lowdata
psect udata,class=RAM,space=SPACE_DATA,noexec
psect code,class=CODE,space=SPACE_CODE,reloc=2
psect data,class=CONST,space=SPACE_CODE,reloc=2,noexec
psect edata,class=EEDATA,space=SPACE_EEPROM,delta=1,noexec

#endif // _XC_INC_

#endif // _PIC18LF258_INC_
