Release 14.7 - xst P.20131013 (lin)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.23 secs
 
--> 
Reading design: En_Head.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "En_Head.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "En_Head"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : En_Head
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/ClockE.vhd" into library work
Parsing entity <En_ClockE>.
Parsing architecture <Arq_ClockE> of entity <en_clocke>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd" into library work
Parsing entity <En_UART_TX>.
Parsing architecture <Arq_UART_TX> of entity <en_uart_tx>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_RX.vhd" into library work
Parsing entity <En_UART_RX>.
Parsing architecture <Arq_UART_RX> of entity <en_uart_rx>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd" into library work
Parsing entity <En_System>.
Parsing architecture <Arq_System> of entity <en_system>.
Parsing VHDL file "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" into library work
Parsing entity <En_Head>.
Parsing architecture <Arq_Head> of entity <en_head>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <En_Head> (architecture <Arq_Head>) from library <work>.

Elaborating entity <En_System> (architecture <Arq_System>) from library <work>.
INFO:HDLCompiler:679 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd" Line 115. Case statement is complete. others clause is never selected

Elaborating entity <En_UART_TX> (architecture <Arq_UART_TX>) with generics from library <work>.

Elaborating entity <En_ClockE> (architecture <Arq_ClockE>) with generics from library <work>.
INFO:HDLCompiler:679 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd" Line 83. Case statement is complete. others clause is never selected

Elaborating entity <En_UART_RX> (architecture <Arq_UART_RX>) with generics from library <work>.
WARNING:HDLCompiler:634 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" Line 24: Net <TDA> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" Line 25: Net <RTSA> does not have a driver.
WARNING:HDLCompiler:634 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" Line 28: Net <DTRA> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <En_Head>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd".
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 62: Output port <Data_Out> of the instance <INS_SYS_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 62: Output port <TD> of the instance <INS_SYS_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 62: Output port <RTS> of the instance <INS_SYS_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 62: Output port <DTR> of the instance <INS_SYS_A> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 78: Output port <Data_Out> of the instance <INS_SYS_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 78: Output port <TD> of the instance <INS_SYS_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 78: Output port <RTS> of the instance <INS_SYS_B> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/Head.vhd" line 78: Output port <DTR> of the instance <INS_SYS_B> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <TDA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <TDB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RTSA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <RTSB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DTRA> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <DTRB> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <En_Head> synthesized.

Synthesizing Unit <En_System>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/System.vhd".
    Found 1-bit register for signal <DTR>.
    Found 1-bit register for signal <RDY>.
    Found 1-bit register for signal <RTS>.
    Found 1-bit register for signal <Receive>.
    Found 1-bit register for signal <Send>.
    Found 7-bit register for signal <counter>.
    Found 3-bit register for signal <State>.
    Found 8-bit register for signal <Data_To_Send>.
    Found 8-bit register for signal <Data_Out>.
    Found finite state machine <FSM_0> for signal <State>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 20                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK (rising_edge)                              |
    | Power Up State     | waiting_for_link                               |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 7-bit adder for signal <counter[6]_GND_5_o_add_6_OUT> created at line 91.
    Found 7-bit comparator greater for signal <GND_5_o_counter[6]_LessThan_6_o> created at line 88
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  28 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  10 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_System> synthesized.

Synthesizing Unit <En_UART_TX>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_TX.vhd".
        Frecuency_BaudRate = 921600
        Frecuency_CLK = 40000000
    Found 1-bit register for signal <Enabled>.
    Found 1-bit register for signal <TD>.
    Found 1-bit register for signal <Ready>.
    Found 4-bit register for signal <vbit>.
    Found 2-bit register for signal <sState>.
    Found finite state machine <FSM_1> for signal <sState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 8                                              |
    | Inputs             | 3                                              |
    | Outputs            | 2                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | RST (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <vbit[3]_GND_6_o_add_3_OUT> created at line 70.
    Found 1-bit 12-to-1 multiplexer for signal <vbit[3]_PWR_6_o_Mux_2_o> created at line 53.
    Found 4-bit comparator greater for signal <vbit[3]_PWR_6_o_LessThan_7_o> created at line 76
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   7 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   3 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_UART_TX> synthesized.

Synthesizing Unit <En_ClockE>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/ClockE.vhd".
        Frecuency = 1843200
        Frecuencia_de_Entrada = 40000000
        N_LFSR = 15
    Found 1-bit register for signal <ClkOut>.
    Found 15-bit register for signal <Q>.
    Summary:
	inferred  16 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <En_ClockE> synthesized.

Synthesizing Unit <En_UART_RX>.
    Related source file is "/home/fede/Documents/Jaquenod/GIT/Modulo6/Guia/ISE/Actividad_6_1/Handsake/Sources/UART_RX.vhd".
        Frecuency_BaudRate = 921600
        Frecuency_CLK = 40000000
    Found 8-bit register for signal <Data>.
    Found 1-bit register for signal <Ready>.
    Found 3-bit register for signal <sState>.
    Found 1-bit register for signal <SDataInBack2>.
    Found 1-bit register for signal <SDataInBack1>.
    Found 1-bit register for signal <SDataInBack>.
    Found 4-bit register for signal <snBit>.
    Found 8-bit register for signal <sShiftReg>.
    Found 1-bit register for signal <Enabled>.
INFO:Xst:1799 - State s4 is never reached in FSM <sState>.
INFO:Xst:1799 - State s5 is never reached in FSM <sState>.
INFO:Xst:1799 - State s6 is never reached in FSM <sState>.
INFO:Xst:1799 - State s7 is never reached in FSM <sState>.
    Found finite state machine <FSM_2> for signal <sState>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | Clk (rising_edge)                              |
    | Reset              | ENA_INV_14_o (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit adder for signal <snBit[3]_GND_8_o_add_6_OUT> created at line 89.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <En_UART_RX> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 4-bit adder                                           : 4
 7-bit adder                                           : 2
# Registers                                            : 48
 1-bit register                                        : 30
 15-bit register                                       : 4
 4-bit register                                        : 4
 7-bit register                                        : 2
 8-bit register                                        : 8
# Comparators                                          : 4
 4-bit comparator greater                              : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 34
 1-bit 12-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 20
 15-bit 2-to-1 multiplexer                             : 4
 4-bit 2-to-1 multiplexer                              : 4
 7-bit 2-to-1 multiplexer                              : 2
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1710 - FF/Latch <Send> (without init value) has a constant value of 0 in block <INS_SYS_B>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDataInBack> (without init value) has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ClkOut> (without init value) has a constant value of 0 in block <CClockUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Enabled> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ready> (without init value) has a constant value of 1 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ClkOut> (without init value) has a constant value of 0 in block <CClockUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Send> (without init value) has a constant value of 0 in block <INS_SYS_A>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <SDataInBack> (without init value) has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ClkOut> (without init value) has a constant value of 0 in block <CClockUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Enabled> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Ready> (without init value) has a constant value of 1 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ClkOut> (without init value) has a constant value of 0 in block <CClockUart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDataInBack1> (without init value) has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDataInBack1> (without init value) has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDataInBack2> (without init value) has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SDataInBack2> (without init value) has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Enabled> has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <Enabled> has a constant value of 0 in block <INS_RX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_0> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_1> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_2> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_3> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_0> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_1> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_2> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <vbit_3> (without init value) has a constant value of 0 in block <INS_TX>. This FF/Latch will be trimmed during the optimization process.

Synthesizing (advanced) Unit <En_System>.
The following registers are absorbed into counter <counter>: 1 register on signal <counter>.
Unit <En_System> synthesized (advanced).

Synthesizing (advanced) Unit <En_UART_RX>.
The following registers are absorbed into counter <snBit>: 1 register on signal <snBit>.
Unit <En_UART_RX> synthesized (advanced).

Synthesizing (advanced) Unit <En_UART_TX>.
The following registers are absorbed into counter <vbit>: 1 register on signal <vbit>.
Unit <En_UART_TX> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 6
 4-bit up counter                                      : 4
 7-bit up counter                                      : 2
# Registers                                            : 154
 Flip-Flops                                            : 154
# Comparators                                          : 4
 4-bit comparator greater                              : 2
 7-bit comparator greater                              : 2
# Multiplexers                                         : 28
 1-bit 12-to-1 multiplexer                             : 2
 1-bit 2-to-1 multiplexer                              : 20
 15-bit 2-to-1 multiplexer                             : 4
 8-bit 2-to-1 multiplexer                              : 2
# FSMs                                                 : 6
# Xors                                                 : 4
 1-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INS_SYS_A/FSM_0> on signal <State[1:3]> with user encoding.
Optimizing FSM <INS_SYS_B/FSM_0> on signal <State[1:3]> with user encoding.
----------------------------------
 State                | Encoding
----------------------------------
 waiting_for_link     | 000
 idle_mode            | 001
 check_link           | 010
 waiting_send         | 011
 waiting_confirmation | 100
 waiting_receive      | 101
----------------------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INS_SYS_A/INS_TX/FSM_1> on signal <sState[1:2]> with user encoding.
Optimizing FSM <INS_SYS_B/INS_TX/FSM_1> on signal <sState[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 bits1 | 01
 bits2 | 10
 bits3 | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <INS_SYS_A/INS_RX/FSM_2> on signal <sState[1:2]> with sequential encoding.
Optimizing FSM <INS_SYS_B/INS_RX/FSM_2> on signal <sState[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 idle  | 00
 s1    | 01
 s2    | 10
 s3    | 11
 s4    | unreached
 s5    | unreached
 s6    | unreached
 s7    | unreached
-------------------

Optimizing unit <En_Head> ...

Optimizing unit <En_System> ...

Optimizing unit <En_UART_TX> ...

Optimizing unit <En_UART_RX> ...
WARNING:Xst:1710 - FF/Latch <INS_SYS_A/INS_RX/snBit_0> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_RX/sState_FSM_FFd2> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_TX/Ready> (without init value) has a constant value of 1 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/sState_FSM_FFd2> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_TX/sState_FSM_FFd2> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_TX/sState_FSM_FFd1> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_TX/Ready> (without init value) has a constant value of 1 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/snBit_0> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_TX/sState_FSM_FFd2> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_TX/sState_FSM_FFd1> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/Send> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/Receive> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/RDY> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/State_FSM_FFd3> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/State_FSM_FFd2> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/Send> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/Receive> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/RDY> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/State_FSM_FFd3> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/State_FSM_FFd2> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/SDataInBack> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_RX/SDataInBack> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_TX/Enabled> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_TX/Enabled> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_RX/SDataInBack1> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_TX/CClockUart/ClkOut> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/SDataInBack1> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_TX/CClockUart/ClkOut> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_RX/SDataInBack2> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/SDataInBack2> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_RX/Enabled> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/Enabled> has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_A/INS_RX/CClockUart/ClkOut> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INS_SYS_B/INS_RX/CClockUart/ClkOut> (without init value) has a constant value of 0 in block <En_Head>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <INS_SYS_B/RTS> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_Out_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/DTR> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/Data_To_Send_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/RTS> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_Out_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/DTR> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/Data_To_Send_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/TD> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/TD> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Data_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sShiftReg_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Data_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sShiftReg_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/State_FSM_FFd1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/counter_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/State_FSM_FFd1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/counter_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/vbit_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/vbit_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/vbit_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/vbit_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_8> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_9> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_10> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_11> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_12> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_13> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_14> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_TX/CClockUart/Q_15> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/vbit_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/vbit_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/vbit_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/vbit_0> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_8> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_9> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_10> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_11> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_12> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_13> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_14> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_TX/CClockUart/Q_15> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/sState_FSM_FFd1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/snBit_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/snBit_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/snBit_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_8> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_9> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_10> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_11> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_12> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_13> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_14> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/CClockUart/Q_15> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_A/INS_RX/Ready> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/sState_FSM_FFd1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/snBit_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/snBit_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/snBit_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_1> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_2> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_3> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_4> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_5> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_6> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_7> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_8> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_9> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_10> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_11> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_12> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_13> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_14> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/CClockUart/Q_15> of sequential type is unconnected in block <En_Head>.
WARNING:Xst:2677 - Node <INS_SYS_B/INS_RX/Ready> of sequential type is unconnected in block <En_Head>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block En_Head, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : En_Head.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      GND                         : 1
# IO Buffers                       : 2
#      OBUF                        : 2

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      0
   Number with an unused Flip Flop:       0  out of      0         
   Number with an unused LUT:             0  out of      0         
   Number of fully used LUT-FF pairs:     0  out of      0         
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           8
 Number of bonded IOBs:                   2  out of    210     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 53.00 secs
Total CPU time to Xst completion: 50.59 secs
 
--> 


Total memory usage is 201836 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  233 (   0 filtered)
Number of infos    :   12 (   0 filtered)

