+--------------------------------------------------------------------------+
; QoR Summary                                                              ;
+-------------------------------------+------------------------------------+
; Logic Utilization (in ALMs)         ; 339,643.8 / 487,200 (69.7 %)       ;
; Total Combinational ALUTs           ; 398485                             ;
; Total Registers                     ; 997596                             ;
; Total DSP Blocks                    ; 2,600 / 4,510 (57.6 %)             ;
; Total Block Memory Bits             ; 103,635,744 / 145,612,800 (71.2 %) ;
; Total RAM Blocks                    ; 5,671 / 7,110 (79.8 %)             ;
; Total MLABs                         ; 2651.0                             ;
; AI Suite IP Fmax                    ; 542.89 MHz                         ;
; Actual AI Suite IPs Clock Frequency ; 541.67 MHz                         ;
+-------------------------------------+------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synthesis Resource Utilization                                                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; Entity Name                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+------------------------------------------------------------------------------------------+
; top                                                                                                               ; 390193              ; 842630        ; 2600        ; 103636752         ; Total                                                                                    ;
; Total non AI Suite IPs                                                                                            ; 81749 (21%)         ; 170235 (20%)  ; 0 (0%)      ; 6431552 (6%)      ; Total non AI Suite IPs                                                                   ;
; Total AI Suite IPs                                                                                                ; 308444 (79%)        ; 672395 (80%)  ; 2600 (100%) ; 97205200 (94%)    ; Total AI Suite IPs                                                                       ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 77275 (25%)         ; 168122 (25%)  ; 650 (25%)   ; 24301588 (25%)    ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 77275 (100%)        ; 168122 (100%) ; 650 (100%)  ; 24301588 (100%)   ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 16189 (21%)         ; 13614 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 589 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16129 (21%)         ; 13016 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 853 (1%)            ; 1448 (1%)     ; 0 (0%)      ; 160768 (1%)       ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 62 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8704 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 4560 (6%)           ; 10602 (6%)    ; 0 (0%)      ; 997376 (4%)       ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 982 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 784 (1%)            ; 2748 (2%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 546 (1%)            ; 1777 (1%)     ; 0 (0%)      ; 165888 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 930 (1%)            ; 1248 (1%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1239 (2%)           ; 2671 (2%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 5324 (7%)           ; 5871 (3%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 35734 (46%)         ; 101002 (60%)  ; 576 (89%)   ; 20874772 (86%)    ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 3 (0%)              ; 2 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 80 (0%)       ; 0 (0%)      ; 524288 (2%)       ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 7079 (9%)           ; 11553 (7%)    ; 0 (0%)      ; 9601024 (40%)     ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 28165 (36%)         ; 66923 (40%)   ; 576 (89%)   ; 33024 (0%)        ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 215 (0%)            ; 22264 (13%)   ; 0 (0%)      ; 10715136 (44%)    ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 202 (0%)            ; 180 (0%)      ; 0 (0%)      ; 128 (0%)          ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6205 (8%)           ; 17516 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6198 (8%)           ; 17294 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 866 (1%)            ; 2525 (2%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 861 (1%)            ; 2465 (1%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 5292 (7%)           ; 10431 (6%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                  ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 77061 (25%)         ; 168091 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 77061 (100%)        ; 168091 (100%) ; 650 (100%)  ; 24301204 (100%)   ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 16125 (21%)         ; 13614 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 589 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16065 (21%)         ; 13016 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 853 (1%)            ; 1448 (1%)     ; 0 (0%)      ; 160768 (1%)       ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 62 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8704 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 4564 (6%)           ; 10602 (6%)    ; 0 (0%)      ; 997376 (4%)       ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 982 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 784 (1%)            ; 2748 (2%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 546 (1%)            ; 1777 (1%)     ; 0 (0%)      ; 165888 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 932 (1%)            ; 1248 (1%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1241 (2%)           ; 2671 (2%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 5335 (7%)           ; 5871 (3%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 35569 (46%)         ; 100971 (60%)  ; 576 (89%)   ; 20874388 (86%)    ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 80 (0%)       ; 0 (0%)      ; 524288 (2%)       ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 7079 (9%)           ; 11553 (7%)    ; 0 (0%)      ; 9601024 (40%)     ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 28012 (36%)         ; 66903 (40%)   ; 576 (89%)   ; 32768 (0%)        ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 215 (0%)            ; 22264 (13%)   ; 0 (0%)      ; 10715136 (44%)    ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 193 (0%)            ; 171 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 6205 (8%)           ; 17516 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6198 (8%)           ; 17294 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 866 (1%)            ; 2525 (2%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 861 (1%)            ; 2465 (1%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 5292 (7%)           ; 10431 (6%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                  ;
; dla_platform_inst|dla_top_inst_2                                                                                  ; 77061 (25%)         ; 168091 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst                                                                     ; 77061 (100%)        ; 168091 (100%) ; 650 (100%)  ; 24301204 (100%)   ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst                                                 ; 16125 (21%)         ; 13614 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 589 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16065 (21%)         ; 13016 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network                                                      ; 853 (1%)            ; 1448 (1%)     ; 0 (0%)      ; 160768 (1%)       ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 62 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8704 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma                                                                 ; 4564 (6%)           ; 10602 (6%)    ; 0 (0%)      ; 997376 (4%)       ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|config_reader                                                   ; 982 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|feature_reader                                                  ; 784 (1%)            ; 2748 (2%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|filter_reader                                                   ; 546 (1%)            ; 1777 (1%)     ; 0 (0%)      ; 165888 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|csr                                                             ; 932 (1%)            ; 1248 (1%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|feature_writer                                                  ; 1241 (2%)           ; 2671 (2%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|interface_profiling_counters                                        ; 5335 (7%)           ; 5871 (3%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system                                                     ; 35569 (46%)         ; 100971 (60%)  ; 576 (89%)   ; 20874388 (86%)    ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 80 (0%)       ; 0 (0%)      ; 524288 (2%)       ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|input_feeder                                        ; 7079 (9%)           ; 11553 (7%)    ; 0 (0%)      ; 9601024 (40%)     ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|pe_array                                            ; 28012 (36%)         ; 66903 (40%)   ; 576 (89%)   ; 32768 (0%)        ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|scratchpad                                          ; 215 (0%)            ; 22264 (13%)   ; 0 (0%)      ; 10715136 (44%)    ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|sequencer                                           ; 193 (0%)            ; 171 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst                                                           ; 6205 (8%)           ; 17516 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6198 (8%)           ; 17294 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst                                                        ; 866 (1%)            ; 2525 (2%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 861 (1%)            ; 2465 (1%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst                                                           ; 5292 (7%)           ; 10431 (6%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                  ;
; dla_platform_inst|dla_top_inst_3                                                                                  ; 77047 (25%)         ; 168091 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst                                                                     ; 77047 (100%)        ; 168091 (100%) ; 650 (100%)  ; 24301204 (100%)   ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst                                                 ; 16125 (21%)         ; 13614 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 59 (0%)             ; 589 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 16065 (21%)         ; 13016 (8%)    ; 64 (10%)    ; 524288 (2%)       ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|debug_network|reset_synchronizer                                    ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 0 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network                                                      ; 853 (1%)            ; 1448 (1%)     ; 0 (0%)      ; 160768 (1%)       ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 57 (0%)             ; 60 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 12288 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 56 (0%)             ; 62 (0%)       ; 0 (0%)      ; 14848 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 54 (0%)             ; 58 (0%)       ; 0 (0%)      ; 1024 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 62 (0%)             ; 61 (0%)       ; 0 (0%)      ; 16384 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 55 (0%)             ; 59 (0%)       ; 0 (0%)      ; 8704 (0%)         ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 59 (0%)             ; 61 (0%)       ; 0 (0%)      ; 12800 (0%)        ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 107 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 105 (0%)            ; 151 (0%)      ; 0 (0%)      ; 16384 (0%)        ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser                                        ; 63 (0%)             ; 628 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|debug_network                                                       ; 42 (0%)             ; 95 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 40 (0%)             ; 58 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst                                             ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma                                                                 ; 4566 (6%)           ; 10602 (6%)    ; 0 (0%)      ; 997376 (4%)       ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|config_reader                                                   ; 982 (1%)            ; 2053 (1%)     ; 0 (0%)      ; 173568 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|feature_reader                                                  ; 784 (1%)            ; 2748 (2%)     ; 0 (0%)      ; 277504 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|filter_reader                                                   ; 546 (1%)            ; 1777 (1%)     ; 0 (0%)      ; 165888 (1%)       ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|csr                                                             ; 932 (1%)            ; 1248 (1%)     ; 0 (0%)      ; 33280 (0%)        ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|feature_writer                                                  ; 1243 (2%)           ; 2671 (2%)     ; 0 (0%)      ; 347136 (1%)       ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|read_arb                                                        ; 77 (0%)             ; 98 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 0 (0%)              ; 512 (0%)      ; 0 (0%)      ; 0 (0%)            ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|interface_profiling_counters                                        ; 5335 (7%)           ; 5871 (3%)     ; 0 (0%)      ; 65536 (0%)        ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|interface_profiling_counters|ram                                    ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system                                                     ; 35553 (46%)         ; 100971 (60%)  ; 576 (89%)   ; 20874388 (86%)    ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|exit_fifo                                           ; 69 (0%)             ; 80 (0%)       ; 0 (0%)      ; 524288 (2%)       ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|input_feeder                                        ; 7079 (9%)           ; 11553 (7%)    ; 0 (0%)      ; 9601024 (40%)     ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|pe_array                                            ; 27996 (36%)         ; 66903 (40%)   ; 576 (89%)   ; 32768 (0%)        ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|scratchpad                                          ; 215 (0%)            ; 22264 (13%)   ; 0 (0%)      ; 10715136 (44%)    ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|sequencer                                           ; 193 (0%)            ; 171 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst                                                           ; 6205 (8%)           ; 17516 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 7 (0%)              ; 213 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6198 (8%)           ; 17294 (10%)   ; 0 (0%)      ; 1605632 (7%)      ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst                                                        ; 866 (1%)            ; 2525 (2%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 3 (0%)              ; 51 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 861 (1%)            ; 2465 (1%)     ; 10 (2%)     ; 73216 (0%)        ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_input_inst                                                  ; 974 (1%)            ; 1549 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_output_inst                                                 ; 74 (0%)             ; 657 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_input_inst                                               ; 1025 (1%)           ; 1551 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_output_inst                                              ; 33 (0%)             ; 585 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 68 (0%)             ; 131 (0%)      ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 20 (0%)             ; 35 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 515 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 517 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 516 (1%)            ; 1027 (1%)     ; 0 (0%)      ; 0 (0%)            ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst                                                           ; 5292 (7%)           ; 10431 (6%)    ; 0 (0%)      ; 0 (0%)            ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 8 (0%)              ; 79 (0%)       ; 0 (0%)      ; 0 (0%)            ; dla_xbar_config_handler                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+---------------------+---------------+-------------+-------------------+------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization                                                                                                                                                                                                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+------------------------------------------------------------------------------------------+
; Instance Name                                                                                                     ; ALMs           ; Combinational ALUTs ; Registers     ; DSP Blocks  ; Block Memory Bits ; MLABs        ; M20Ks       ; Entity Name                                                                              ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+------------------------------------------------------------------------------------------+
; top                                                                                                               ; 339643.8       ; 398485              ; 997596        ; 2600        ; 103635744         ; 2651.0       ; 5671        ; Total                                                                                    ;
; Total non AI Suite IPs                                                                                            ; 59364.5 (17%)  ; 83155 (21%)         ; 169872 (17%)  ; 0 (0%)      ; 6430928 (6%)      ; 56.0 (2%)    ; 529 (9%)    ; Total non AI Suite IPs                                                                   ;
; Total AI Suite IPs                                                                                                ; 280279.3 (83%) ; 315330 (79%)        ; 827724 (83%)  ; 2600 (100%) ; 97204816 (94%)    ; 2595.0 (98%) ; 5142 (91%)  ; Total AI Suite IPs                                                                       ;
; dla_platform_inst|dla_top_inst_0                                                                                  ; 70357.7 (25%)  ; 79051 (25%)         ; 206847 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; 649.0 (25%)  ; 1286 (25%)  ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst                                                                     ; 70357.7 (100%) ; 79051 (100%)        ; 206847 (100%) ; 650 (100%)  ; 24301204 (100%)   ; 649.0 (100%) ; 1286 (100%) ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst                                                 ; 11231.8 (16%)  ; 16070 (20%)         ; 21395 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 173.9 (0%)     ; 62 (0%)             ; 617 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 11055.7 (16%)  ; 16007 (20%)         ; 20735 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.2 (0%)       ; 1 (0%)              ; 43 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.1 (0%)       ; 0 (0%)              ; 5 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.3 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.9 (0%)       ; 1 (0%)              ; 49 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 1.8 (0%)       ; 1 (0%)              ; 24 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.3 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.0 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.9 (0%)       ; 1 (0%)              ; 21 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network                                                      ; 687.0 (1%)     ; 964 (1%)            ; 1880 (1%)     ; 0 (0%)      ; 160768 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 42.1 (0%)      ; 73 (0%)             ; 99 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 37.6 (0%)      ; 70 (0%)             ; 94 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 38.7 (0%)      ; 73 (0%)             ; 140 (0%)      ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 34.8 (0%)      ; 65 (0%)             ; 104 (0%)      ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 37.0 (0%)      ; 66 (0%)             ; 83 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 38.1 (0%)      ; 70 (0%)             ; 84 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 38.4 (0%)      ; 70 (0%)             ; 101 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 32.1 (0%)      ; 55 (0%)             ; 80 (0%)       ; 0 (0%)      ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 41.2 (0%)      ; 76 (0%)             ; 103 (0%)      ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 85.3 (0%)      ; 105 (0%)            ; 178 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 87.0 (0%)      ; 115 (0%)            ; 179 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 86.3 (0%)      ; 105 (0%)            ; 169 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser                                        ; 318.3 (0%)     ; 64 (0%)             ; 130 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network                                                       ; 35.3 (0%)      ; 41 (0%)             ; 100 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.6 (0%)      ; 39 (0%)             ; 61 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst                                             ; 26.2 (0%)      ; 41 (0%)             ; 49 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.2 (0%)       ; 13 (0%)             ; 16 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma                                                                 ; 5044.6 (7%)    ; 4560 (6%)           ; 9550 (5%)     ; 0 (0%)      ; 997376 (4%)       ; 131.0 (20%)  ; 55 (4%)     ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|config_reader                                                   ; 920.9 (1%)     ; 979 (1%)            ; 2462 (1%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (1%)     ; 10 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_reader                                                  ; 1244.6 (2%)    ; 783 (1%)            ; 1815 (1%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (8%)    ; 14 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|filter_reader                                                   ; 795.3 (1%)     ; 549 (1%)            ; 1291 (1%)     ; 0 (0%)      ; 165888 (1%)       ; 32.0 (5%)    ; 9 (1%)      ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|csr                                                             ; 722.0 (1%)     ; 933 (1%)            ; 1601 (1%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|feature_writer                                                  ; 1293.5 (2%)    ; 1237 (2%)           ; 2298 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (5%)    ; 20 (2%)     ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|dma|read_arb                                                        ; 66.3 (0%)      ; 77 (0%)             ; 75 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 10.3 (0%)      ; 2 (0%)              ; 30 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 10 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.8 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters                                        ; 3669.5 (5%)    ; 5356 (7%)           ; 7362 (4%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system                                                     ; 37893.3 (54%)  ; 37255 (47%)         ; 131186 (63%)  ; 576 (89%)   ; 20874388 (86%)    ; 352.0 (54%)  ; 1103 (86%)  ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 2.9 (0%)       ; 3 (0%)              ; 159 (0%)      ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)     ; 8 (1%)      ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|exit_fifo                                           ; 44.9 (0%)      ; 78 (0%)             ; 260 (0%)      ; 0 (0%)      ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|input_feeder                                        ; 5173.0 (7%)    ; 7142 (9%)           ; 12953 (6%)    ; 0 (0%)      ; 9601024 (40%)     ; 40.0 (6%)    ; 480 (37%)   ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|pe_array                                            ; 27835.4 (40%)  ; 29573 (37%)         ; 95807 (46%)   ; 576 (89%)   ; 32768 (0%)        ; 311.0 (48%)  ; 13 (1%)     ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|scratchpad                                          ; 4672.6 (7%)    ; 207 (0%)            ; 21625 (10%)   ; 0 (0%)      ; 10715136 (44%)    ; 0.0 (0%)     ; 576 (45%)   ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pe_array_system|sequencer                                           ; 164.2 (0%)     ; 251 (0%)            ; 382 (0%)      ; 0 (0%)      ; 0 (0%)            ; 1.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst                                                           ; 6247.5 (9%)    ; 6468 (8%)           ; 15888 (8%)    ; 0 (0%)      ; 1605632 (7%)      ; 64.0 (10%)   ; 79 (6%)     ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 41.1 (0%)      ; 7 (0%)              ; 189 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6205.1 (9%)    ; 6461 (8%)           ; 15693 (8%)    ; 0 (0%)      ; 1605632 (7%)      ; 64.0 (10%)   ; 79 (6%)     ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst                                                        ; 723.0 (1%)     ; 808 (1%)            ; 2560 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 10.9 (0%)      ; 3 (0%)              ; 56 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 710.3 (1%)     ; 804 (1%)            ; 2480 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst                                                  ; 497.6 (1%)     ; 976 (1%)            ; 1579 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst                                                 ; 166.9 (0%)     ; 75 (0%)             ; 784 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst                                               ; 512.0 (1%)     ; 1026 (1%)           ; 1562 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst                                              ; 151.3 (0%)     ; 34 (0%)             ; 693 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 254.6 (0%)     ; 517 (1%)            ; 1039 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.5 (0%)      ; 69 (0%)             ; 132 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 253.5 (0%)     ; 516 (1%)            ; 1030 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.2 (0%)      ; 21 (0%)             ; 38 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 254.6 (0%)     ; 515 (1%)            ; 1150 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 255.9 (0%)     ; 516 (1%)            ; 1068 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 253.0 (0%)     ; 515 (1%)            ; 1070 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 252.2 (0%)     ; 515 (1%)            ; 1086 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 520.6 (1%)     ; 516 (1%)            ; 1115 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 299.0 (0%)     ; 517 (1%)            ; 1271 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 407.1 (1%)     ; 518 (1%)            ; 1719 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 299.0 (0%)     ; 517 (1%)            ; 1267 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 256.5 (0%)     ; 517 (1%)            ; 1034 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 254.1 (0%)     ; 517 (1%)            ; 1079 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst                                                           ; 3153.5 (4%)    ; 5313 (7%)           ; 12129 (6%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_0|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.4 (0%)      ; 8 (0%)              ; 85 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                                  ;
; dla_platform_inst|dla_top_inst_1                                                                                  ; 69909.7 (25%)  ; 78744 (25%)         ; 206376 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; 651.0 (25%)  ; 1285 (25%)  ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst                                                                     ; 69909.7 (100%) ; 78744 (100%)        ; 206376 (100%) ; 650 (100%)  ; 24301204 (100%)   ; 651.0 (100%) ; 1285 (100%) ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst                                                 ; 11167.6 (16%)  ; 16020 (20%)         ; 20498 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 171.9 (0%)     ; 62 (0%)             ; 637 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 10993.0 (16%)  ; 15957 (20%)         ; 19849 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.6 (0%)       ; 1 (0%)              ; 12 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.6 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.9 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.7 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.6 (0%)       ; 1 (0%)              ; 56 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.4 (0%)       ; 1 (0%)              ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 2.2 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.3 (0%)       ; 1 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 2.3 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.9 (0%)       ; 1 (0%)              ; 13 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 1.8 (0%)       ; 1 (0%)              ; 27 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network                                                      ; 670.7 (1%)     ; 912 (1%)            ; 1902 (1%)     ; 0 (0%)      ; 160768 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 39.3 (0%)      ; 65 (0%)             ; 123 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 36.2 (0%)      ; 64 (0%)             ; 92 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 33.7 (0%)      ; 59 (0%)             ; 117 (0%)      ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 33.9 (0%)      ; 56 (0%)             ; 97 (0%)       ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 37.6 (0%)      ; 67 (0%)             ; 89 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 35.6 (0%)      ; 62 (0%)             ; 86 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.7 (0%)      ; 70 (0%)             ; 86 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 36.9 (0%)      ; 63 (0%)             ; 82 (0%)       ; 0 (0%)      ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 38.8 (0%)      ; 68 (0%)             ; 90 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 83.4 (0%)      ; 105 (0%)            ; 168 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 84.6 (0%)      ; 107 (0%)            ; 172 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 85.5 (0%)      ; 105 (0%)            ; 236 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser                                        ; 317.5 (0%)     ; 64 (0%)             ; 129 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network                                                       ; 35.1 (0%)      ; 41 (0%)             ; 97 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 24.8 (0%)      ; 39 (0%)             ; 60 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst                                             ; 26.1 (0%)      ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 8.4 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 7.7 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.1 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.2 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma                                                                 ; 5045.1 (7%)    ; 4566 (6%)           ; 9525 (5%)     ; 0 (0%)      ; 997376 (4%)       ; 131.0 (20%)  ; 55 (4%)     ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|config_reader                                                   ; 918.8 (1%)     ; 981 (1%)            ; 2463 (1%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (1%)     ; 10 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_reader                                                  ; 1245.5 (2%)    ; 783 (1%)            ; 1814 (1%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (8%)    ; 14 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|filter_reader                                                   ; 792.2 (1%)     ; 549 (1%)            ; 1280 (1%)     ; 0 (0%)      ; 165888 (1%)       ; 32.0 (5%)    ; 9 (1%)      ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|csr                                                             ; 729.3 (1%)     ; 935 (1%)            ; 1616 (1%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|feature_writer                                                  ; 1289.8 (2%)    ; 1239 (2%)           ; 2270 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (5%)    ; 20 (2%)     ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|dma|read_arb                                                        ; 67.6 (0%)      ; 77 (0%)             ; 73 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 9.6 (0%)       ; 2 (0%)              ; 30 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.5 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.4 (0%)       ; 7 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 2.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 2.1 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters                                        ; 3675.6 (5%)    ; 5336 (7%)           ; 7453 (4%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system                                                     ; 37693.9 (54%)  ; 37071 (47%)         ; 131035 (63%)  ; 576 (89%)   ; 20874388 (86%)    ; 349.0 (54%)  ; 1102 (86%)  ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 105 (0%)      ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)     ; 7 (1%)      ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|exit_fifo                                           ; 43.1 (0%)      ; 68 (0%)             ; 185 (0%)      ; 0 (0%)      ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|input_feeder                                        ; 5158.7 (7%)    ; 7144 (9%)           ; 12855 (6%)    ; 0 (0%)      ; 9601024 (40%)     ; 40.0 (6%)    ; 480 (37%)   ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|pe_array                                            ; 27682.2 (40%)  ; 29380 (37%)         ; 95821 (46%)   ; 576 (89%)   ; 32768 (0%)        ; 309.0 (47%)  ; 13 (1%)     ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|scratchpad                                          ; 4651.8 (7%)    ; 206 (0%)            ; 21705 (11%)   ; 0 (0%)      ; 10715136 (44%)    ; 0.0 (0%)     ; 576 (45%)   ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pe_array_system|sequencer                                           ; 157.7 (0%)     ; 272 (0%)            ; 364 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst                                                           ; 6138.2 (9%)    ; 6470 (8%)           ; 15239 (7%)    ; 0 (0%)      ; 1605632 (7%)      ; 69.0 (11%)   ; 79 (6%)     ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 41.7 (0%)      ; 7 (0%)              ; 195 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6095.2 (9%)    ; 6463 (8%)           ; 15038 (7%)    ; 0 (0%)      ; 1605632 (7%)      ; 69.0 (11%)   ; 79 (6%)     ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst                                                        ; 722.1 (1%)     ; 802 (1%)            ; 2553 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 10.6 (0%)      ; 3 (0%)              ; 44 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 709.1 (1%)     ; 798 (1%)            ; 2494 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst                                                  ; 498.4 (1%)     ; 976 (1%)            ; 1568 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst                                                 ; 166.6 (0%)     ; 75 (0%)             ; 804 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst                                               ; 511.7 (1%)     ; 1027 (1%)           ; 1649 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst                                              ; 151.0 (0%)     ; 34 (0%)             ; 728 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 254.2 (0%)     ; 517 (1%)            ; 1032 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.7 (0%)      ; 69 (0%)             ; 192 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 252.2 (0%)     ; 517 (1%)            ; 1063 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.9 (0%)       ; 21 (0%)             ; 54 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 255.2 (0%)     ; 516 (1%)            ; 1143 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 256.1 (0%)     ; 515 (1%)            ; 1191 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 250.0 (0%)     ; 515 (1%)            ; 1184 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 252.2 (0%)     ; 515 (1%)            ; 1198 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 519.2 (1%)     ; 516 (1%)            ; 1148 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 298.8 (0%)     ; 517 (1%)            ; 1478 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 358.9 (1%)     ; 518 (1%)            ; 1790 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 286.2 (0%)     ; 517 (1%)            ; 1379 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 255.7 (0%)     ; 516 (1%)            ; 1076 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 255.0 (0%)     ; 516 (1%)            ; 1197 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst                                                           ; 3090.0 (4%)    ; 5309 (7%)           ; 13148 (6%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_1|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 22.7 (0%)      ; 8 (0%)              ; 103 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                                  ;
; dla_platform_inst|dla_top_inst_2                                                                                  ; 69986.2 (25%)  ; 78790 (25%)         ; 204512 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; 650.0 (25%)  ; 1284 (25%)  ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst                                                                     ; 69986.2 (100%) ; 78790 (100%)        ; 204512 (100%) ; 650 (100%)  ; 24301204 (100%)   ; 650.0 (100%) ; 1284 (100%) ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst                                                 ; 11212.4 (16%)  ; 16037 (20%)         ; 19437 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 172.2 (0%)     ; 62 (0%)             ; 665 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 11037.7 (16%)  ; 15974 (20%)         ; 18762 (9%)    ; 64 (10%)    ; 524288 (2%)       ; 68.0 (10%)   ; 26 (2%)     ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.6 (0%)       ; 1 (0%)              ; 10 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|debug_network|reset_synchronizer                                    ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.4 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 0.9 (0%)       ; 1 (0%)              ; 22 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.4 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.1 (0%)       ; 1 (0%)              ; 10 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.5 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 2.1 (0%)       ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.1 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.1 (0%)       ; 2 (0%)              ; 18 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network                                                      ; 676.0 (1%)     ; 910 (1%)            ; 1879 (1%)     ; 0 (0%)      ; 160768 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 39.1 (0%)      ; 65 (0%)             ; 95 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 38.3 (0%)      ; 71 (0%)             ; 121 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 33.3 (0%)      ; 54 (0%)             ; 91 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 33.6 (0%)      ; 57 (0%)             ; 84 (0%)       ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 38.5 (0%)      ; 66 (0%)             ; 120 (0%)      ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 36.7 (0%)      ; 62 (0%)             ; 92 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 39.9 (0%)      ; 70 (0%)             ; 95 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 36.2 (0%)      ; 63 (0%)             ; 89 (0%)       ; 0 (0%)      ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 36.7 (0%)      ; 64 (0%)             ; 106 (0%)      ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 84.4 (0%)      ; 105 (0%)            ; 169 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 89.0 (0%)      ; 107 (0%)            ; 172 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 84.5 (0%)      ; 105 (0%)            ; 173 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser                                        ; 321.5 (0%)     ; 64 (0%)             ; 134 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|debug_network                                                       ; 35.4 (0%)      ; 41 (0%)             ; 99 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.1 (0%)      ; 39 (0%)             ; 62 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst                                             ; 26.2 (0%)      ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.7 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.4 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma                                                                 ; 5067.6 (7%)    ; 4566 (6%)           ; 9633 (5%)     ; 0 (0%)      ; 997376 (4%)       ; 131.0 (20%)  ; 55 (4%)     ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|config_reader                                                   ; 931.4 (1%)     ; 981 (1%)            ; 2467 (1%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (1%)     ; 10 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|feature_reader                                                  ; 1245.8 (2%)    ; 783 (1%)            ; 1816 (1%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (8%)    ; 14 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|filter_reader                                                   ; 792.7 (1%)     ; 549 (1%)            ; 1298 (1%)     ; 0 (0%)      ; 165888 (1%)       ; 32.0 (5%)    ; 9 (1%)      ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|csr                                                             ; 731.9 (1%)     ; 935 (1%)            ; 1636 (1%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|feature_writer                                                  ; 1295.5 (2%)    ; 1239 (2%)           ; 2271 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (5%)    ; 20 (2%)     ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|dma|read_arb                                                        ; 68.3 (0%)      ; 77 (0%)             ; 136 (0%)      ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.7 (0%)      ; 2 (0%)              ; 29 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.8 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.9 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.2 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 2.1 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.3 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 1.9 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.5 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|interface_profiling_counters                                        ; 3678.3 (5%)    ; 5336 (7%)           ; 7508 (4%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system                                                     ; 37753.8 (54%)  ; 37074 (47%)         ; 131223 (64%)  ; 576 (89%)   ; 20874388 (86%)    ; 349.0 (54%)  ; 1101 (86%)  ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)     ; 7 (1%)      ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|exit_fifo                                           ; 41.9 (0%)      ; 69 (0%)             ; 419 (0%)      ; 0 (0%)      ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|input_feeder                                        ; 5156.4 (7%)    ; 7158 (9%)           ; 12965 (6%)    ; 0 (0%)      ; 9601024 (40%)     ; 40.0 (6%)    ; 480 (37%)   ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|pe_array                                            ; 27715.6 (40%)  ; 29380 (37%)         ; 95705 (47%)   ; 576 (89%)   ; 32768 (0%)        ; 309.0 (48%)  ; 12 (1%)     ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|scratchpad                                          ; 4688.5 (7%)    ; 206 (0%)            ; 21736 (11%)   ; 0 (0%)      ; 10715136 (44%)    ; 0.0 (0%)     ; 576 (45%)   ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pe_array_system|sequencer                                           ; 151.1 (0%)     ; 260 (0%)            ; 398 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst                                                           ; 5980.4 (9%)    ; 6471 (8%)           ; 14460 (7%)    ; 0 (0%)      ; 1605632 (7%)      ; 68.0 (10%)   ; 79 (6%)     ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 43.1 (0%)      ; 7 (0%)              ; 186 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 5935.9 (8%)    ; 6464 (8%)           ; 14268 (7%)    ; 0 (0%)      ; 1605632 (7%)      ; 68.0 (10%)   ; 79 (6%)     ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst                                                        ; 713.0 (1%)     ; 802 (1%)            ; 2553 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 10.4 (0%)      ; 3 (0%)              ; 44 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 700.5 (1%)     ; 798 (1%)            ; 2499 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_input_inst                                                  ; 497.0 (1%)     ; 975 (1%)            ; 1562 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_output_inst                                                 ; 166.6 (0%)     ; 75 (0%)             ; 725 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_input_inst                                               ; 512.8 (1%)     ; 1027 (1%)           ; 1577 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_output_inst                                              ; 151.2 (0%)     ; 34 (0%)             ; 750 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 253.5 (0%)     ; 516 (1%)            ; 1031 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.5 (0%)      ; 69 (0%)             ; 140 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 252.6 (0%)     ; 517 (1%)            ; 1033 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 10.3 (0%)      ; 21 (0%)             ; 37 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 255.6 (0%)     ; 516 (1%)            ; 1251 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 256.1 (0%)     ; 516 (1%)            ; 1087 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 253.1 (0%)     ; 515 (1%)            ; 1214 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 253.5 (0%)     ; 515 (1%)            ; 1075 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 518.9 (1%)     ; 516 (1%)            ; 1270 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 320.9 (0%)     ; 517 (1%)            ; 1371 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 420.2 (1%)     ; 518 (1%)            ; 1692 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 293.4 (0%)     ; 517 (1%)            ; 1256 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 255.5 (0%)     ; 516 (1%)            ; 1200 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 254.9 (0%)     ; 516 (1%)            ; 1106 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst                                                           ; 3193.9 (5%)    ; 5337 (7%)           ; 12924 (6%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_2|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.9 (0%)      ; 8 (0%)              ; 103 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                                  ;
; dla_platform_inst|dla_top_inst_3                                                                                  ; 70025.7 (25%)  ; 78745 (25%)         ; 209989 (25%)  ; 650 (25%)   ; 24301204 (25%)    ; 645.0 (25%)  ; 1287 (25%)  ; dla_top_wrapper_32x64_i5x1_fp13agx_sb32768_poolk4_actk32_prelu_rclamp_sig_softmaxk1_AGX7 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst                                                                     ; 70025.7 (100%) ; 78745 (100%)        ; 209989 (100%) ; 650 (100%)  ; 24301204 (100%)   ; 645.0 (100%) ; 1287 (100%) ; dla_top                                                                                  ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst                                                 ; 11191.0 (16%)  ; 16033 (20%)         ; 20636 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (11%)   ; 26 (2%)     ; dla_aux_activation_top                                                                   ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst|dla_aux_activation_config_decoder_inst          ; 174.5 (0%)     ; 62 (0%)             ; 626 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_activation_config_decoder                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst|dla_aux_activation_group_inst                   ; 11013.9 (16%)  ; 15970 (20%)         ; 19997 (10%)   ; 64 (10%)    ; 524288 (2%)       ; 68.0 (11%)   ; 26 (2%)     ; dla_aux_activation_group                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|aux_activation_inst|dla_reset_handler_simple_inst                   ; 2.5 (0%)       ; 1 (0%)              ; 13 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|dla1x_reset_handler_inst                             ; 1.3 (0%)       ; 0 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|debug_network|reset_synchronizer                                    ; 0.7 (0%)       ; 0 (0%)              ; 5 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|ddr_reset_synchronizer                                          ; 1.7 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|interface_profiling_counters|reset_synchronizer                     ; 1.4 (0%)       ; 1 (0%)              ; 11 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst|dla_reset_handler_simple_inst                             ; 1.2 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst|dla_reset_handler_simple_inst                          ; 2.3 (0%)       ; 1 (0%)              ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_input_inst|gen_areset.reset_handler                         ; 1.7 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_output_inst|gen_areset.reset_handler                        ; 1.6 (0%)       ; 1 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_input_inst|gen_areset.reset_handler                      ; 1.9 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_output_inst|gen_areset.reset_handler                     ; 1.5 (0%)       ; 1 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_areset.reset_handler                                  ; 2.0 (0%)       ; 1 (0%)              ; 7 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_reset_handler_simple                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network                                                      ; 678.4 (1%)     ; 905 (1%)            ; 1820 (1%)     ; 0 (0%)      ; 160768 (1%)       ; 0.0 (0%)     ; 12 (1%)     ; dla_config_network                                                                       ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[10].gen_hld_fifo.dla_hld_fifo_inst          ; 36.4 (0%)      ; 57 (0%)             ; 85 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[11].gen_hld_fifo.dla_hld_fifo_inst          ; 35.6 (0%)      ; 63 (0%)             ; 95 (0%)       ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[12].gen_hld_fifo.dla_hld_fifo_inst          ; 33.2 (0%)      ; 54 (0%)             ; 79 (0%)       ; 0 (0%)      ; 12288 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[2].gen_hld_fifo.dla_hld_fifo_inst           ; 35.6 (0%)      ; 56 (0%)             ; 78 (0%)       ; 0 (0%)      ; 14848 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[3].gen_hld_fifo.dla_hld_fifo_inst           ; 38.2 (0%)      ; 66 (0%)             ; 88 (0%)       ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[4].gen_hld_fifo.dla_hld_fifo_inst           ; 36.0 (0%)      ; 62 (0%)             ; 86 (0%)       ; 0 (0%)      ; 1024 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[5].gen_hld_fifo.dla_hld_fifo_inst           ; 40.4 (0%)      ; 70 (0%)             ; 123 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[6].gen_hld_fifo.dla_hld_fifo_inst           ; 35.9 (0%)      ; 63 (0%)             ; 93 (0%)       ; 0 (0%)      ; 8704 (0%)         ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[9].gen_hld_fifo.dla_hld_fifo_inst           ; 39.7 (0%)      ; 71 (0%)             ; 102 (0%)      ; 0 (0%)      ; 12800 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_hld_fifo                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[1].gen_acl_fifo.dla_acl_fifo_inst           ; 89.2 (0%)      ; 110 (0%)            ; 178 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[7].gen_acl_fifo.dla_acl_fifo_inst           ; 83.9 (0%)      ; 107 (0%)            ; 175 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|config_network|gen_fifo[8].gen_acl_fifo.dla_acl_fifo_inst           ; 85.9 (0%)      ; 105 (0%)            ; 176 (0%)      ; 0 (0%)      ; 16384 (0%)        ; 0.0 (0%)     ; 1 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser                                        ; 318.9 (0%)     ; 64 (0%)             ; 136 (0%)      ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; dla_acl_dcfifo                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|debug_network                                                       ; 35.7 (0%)      ; 41 (0%)             ; 84 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|debug_network|GEN_RING[0].dla_debug_network_node_inst               ; 25.7 (0%)      ; 39 (0%)             ; 46 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_debug_network_node                                                                   ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst                                             ; 26.2 (0%)      ; 41 (0%)             ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset                                                                       ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|GEN_DDR_RESET[0].ddr_resetn_inst            ; 7.7 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|dla_resetn_inst                             ; 8.0 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|pcie_resetn_inst                            ; 8.4 (0%)       ; 13 (0%)             ; 15 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_platform_reset_internal                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dla_platform_reset_inst|recombine_resets                            ; 1.5 (0%)       ; 0 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_cdc_reset_async                                                                      ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma                                                                 ; 5064.7 (7%)    ; 4569 (6%)           ; 9586 (5%)     ; 0 (0%)      ; 997376 (4%)       ; 131.0 (20%)  ; 55 (4%)     ; dla_dma                                                                                  ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|config_reader                                                   ; 928.8 (1%)     ; 981 (1%)            ; 2463 (1%)     ; 0 (0%)      ; 173568 (1%)       ; 7.0 (1%)     ; 10 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|feature_reader                                                  ; 1245.6 (2%)    ; 783 (1%)            ; 1822 (1%)     ; 0 (0%)      ; 277504 (1%)       ; 54.0 (8%)    ; 14 (1%)     ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|filter_reader                                                   ; 790.4 (1%)     ; 549 (1%)            ; 1288 (1%)     ; 0 (0%)      ; 165888 (1%)       ; 32.0 (5%)    ; 9 (1%)      ; dla_dma_reader                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|csr                                                             ; 730.4 (1%)     ; 935 (1%)            ; 1651 (1%)     ; 0 (0%)      ; 33280 (0%)        ; 4.0 (1%)     ; 2 (0%)      ; dla_dma_csr                                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|feature_writer                                                  ; 1295.1 (2%)    ; 1242 (2%)           ; 2277 (1%)     ; 0 (0%)      ; 347136 (1%)       ; 32.0 (5%)    ; 20 (2%)     ; dla_dma_writer                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|dma|read_arb                                                        ; 72.2 (0%)      ; 77 (0%)             ; 76 (0%)       ; 0 (0%)      ; 0 (0%)            ; 2.0 (0%)     ; 0 (0%)      ; dla_dma_read_arb                                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|GEN_RAM.GEN_MLAB.altdpram_component    ; 260.0 (0%)     ; 0 (0%)              ; 0 (0%)        ; 0 (0%)      ; 0 (0%)            ; 26.0 (4%)    ; 0 (0%)      ; altdpram                                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|dla_acl_dcfifo_reset_synchronizer_inst ; 11.1 (0%)      ; 2 (0%)              ; 30 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_reset_synchronizer                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 6 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_addr_inst                           ; 3.3 (0%)       ; 7 (0%)              ; 9 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_acl_dcfifo_addr_incr                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[0]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[1]                      ; 1.2 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_inst[2]                      ; 1.5 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[0]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[1]             ; 1.1 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|rd_toggle_readback_inst[2]             ; 2.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[0]                      ; 1.3 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[1]                      ; 1.4 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_inst[2]                      ; 1.6 (0%)       ; 1 (0%)              ; 3 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[0]             ; 1.6 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[1]             ; 2.0 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|feature_writer_clock_crosser|wr_toggle_readback_inst[2]             ; 1.7 (0%)       ; 0 (0%)              ; 4 (0%)        ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_clock_cross_full_sync                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|interface_profiling_counters                                        ; 3663.2 (5%)    ; 5339 (7%)           ; 8227 (4%)     ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; dla_interface_profiling_counters                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|interface_profiling_counters|ram                                    ; 0.0 (0%)       ; 0 (0%)              ; 7 (0%)        ; 0 (0%)      ; 65536 (0%)        ; 0.0 (0%)     ; 4 (0%)      ; altera_syncram                                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system                                                     ; 37687.7 (54%)  ; 36988 (47%)         ; 131275 (63%)  ; 576 (89%)   ; 20874388 (86%)    ; 349.0 (54%)  ; 1104 (86%)  ; dla_pe_array_system                                                                      ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|GEN_LANE_ASSIGN[0].feature_data_reg                 ; 0.0 (0%)       ; 0 (0%)              ; 41 (0%)       ; 0 (0%)      ; 1172 (0%)         ; 0.0 (0%)     ; 8 (1%)      ; dla_delay                                                                                ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|exit_fifo                                           ; 42.8 (0%)      ; 68 (0%)             ; 166 (0%)      ; 0 (0%)      ; 524288 (2%)       ; 0.0 (0%)     ; 26 (2%)     ; dla_exit_fifo                                                                            ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|input_feeder                                        ; 5161.9 (7%)    ; 7125 (9%)           ; 13117 (6%)    ; 0 (0%)      ; 9601024 (40%)     ; 40.0 (6%)    ; 480 (37%)   ; dla_input_feeder                                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|pe_array                                            ; 27658.0 (39%)  ; 29356 (37%)         ; 96025 (46%)   ; 576 (89%)   ; 32768 (0%)        ; 309.0 (48%)  ; 14 (1%)     ; dla_pe_array                                                                             ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|scratchpad                                          ; 4679.9 (7%)    ; 206 (0%)            ; 21564 (10%)   ; 0 (0%)      ; 10715136 (44%)    ; 0.0 (0%)     ; 576 (45%)   ; dla_filter_bias_scale_scratchpad                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pe_array_system|sequencer                                           ; 144.8 (0%)     ; 232 (0%)            ; 362 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_sequencer                                                                            ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst                                                           ; 6119.0 (9%)    ; 6450 (8%)           ; 14958 (7%)    ; 0 (0%)      ; 1605632 (7%)      ; 63.0 (10%)   ; 79 (6%)     ; dla_aux_pool_top                                                                         ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst|dla_aux_pool_config_decoder_inst                          ; 42.2 (0%)      ; 7 (0%)              ; 189 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_pool_config_decoder                                                              ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|pool_inst|dla_aux_pool_group_inst                                   ; 6075.5 (9%)    ; 6443 (8%)           ; 14762 (7%)    ; 0 (0%)      ; 1605632 (7%)      ; 63.0 (10%)   ; 79 (6%)     ; dla_aux_pool_group                                                                       ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst                                                        ; 711.6 (1%)     ; 803 (1%)            ; 2566 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_top                                                                      ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst|dla_aux_softmax_config_decoder_inst                    ; 11.0 (0%)      ; 3 (0%)              ; 48 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_aux_softmax_config_decoder                                                           ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|softmax_inst|dla_aux_softmax_group_inst                             ; 698.2 (1%)     ; 799 (1%)            ; 2503 (1%)     ; 10 (2%)     ; 73216 (0%)        ; 8.0 (1%)     ; 7 (1%)      ; dla_aux_softmax_group                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_input_inst                                                  ; 498.9 (1%)     ; 975 (1%)            ; 1616 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_output_inst                                                 ; 166.0 (0%)     ; 75 (0%)             ; 959 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_input_inst                                               ; 512.1 (1%)     ; 1026 (1%)           ; 1565 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_output_inst                                              ; 150.0 (0%)     ; 34 (0%)             ; 995 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_width_adapter                                                                        ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_input_inst|gen_single.inp_pipe_inst                         ; 255.3 (0%)     ; 516 (1%)            ; 1059 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_pool_output_inst|gen_single.inp_pipe_inst                        ; 33.7 (0%)      ; 69 (0%)             ; 191 (0%)      ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_input_inst|gen_single.inp_pipe_inst                      ; 252.5 (0%)     ; 516 (1%)            ; 1030 (0%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|wa_softmax_output_inst|gen_single.inp_pipe_inst                     ; 9.9 (0%)       ; 21 (0%)             ; 45 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[0].inp_enc_inst                  ; 255.0 (0%)     ; 515 (1%)            ; 1662 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[1].inp_enc_inst                  ; 255.8 (0%)     ; 516 (1%)            ; 1397 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[2].inp_enc_inst                  ; 255.0 (0%)     ; 515 (1%)            ; 1478 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_inp_pipe0[3].inp_enc_inst                  ; 255.3 (0%)     ; 515 (1%)            ; 1459 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[0].opt_enc_inst                  ; 517.3 (1%)     ; 516 (1%)            ; 1639 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[1].opt_enc_inst                  ; 313.2 (0%)     ; 517 (1%)            ; 1404 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[2].opt_enc_inst                  ; 404.9 (1%)     ; 518 (1%)            ; 1763 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.gen_opt_pipe0[3].opt_enc_inst                  ; 287.8 (0%)     ; 517 (1%)            ; 1187 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.opt0_enc_inst                                  ; 287.9 (0%)     ; 580 (1%)            ; 1386 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.opt1_enc_inst                                  ; 259.7 (0%)     ; 521 (1%)            ; 1222 (1%)     ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_st_pipeline_stage                                                                    ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst                                                           ; 3202.5 (5%)    ; 5402 (7%)           ; 15518 (7%)    ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar                                                                                 ;
; dla_platform_inst|dla_top_inst_3|dla_top_inst|xbar_inst|gen_single.config_handler_inst                            ; 21.7 (0%)      ; 8 (0%)              ; 90 (0%)       ; 0 (0%)      ; 0 (0%)            ; 0.0 (0%)     ; 0 (0%)      ; dla_xbar_config_handler                                                                  ;
+-------------------------------------------------------------------------------------------------------------------+----------------+---------------------+---------------+-------------+-------------------+--------------+-------------+------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                 ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; Fmax       ; Clock Name                                                                     ; Corner Delay Model    ; Note                                             ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
; 184.54 MHz ; config_clk                                                                     ; Slow vid2 100C Model  ;                                                  ;
; 274.88 MHz ; board_inst|pcie_ed|dut|dut|ast|inst|inst|maib_and_tile|xcvr_hip_native|rx_ch15 ; Slow vid2b 100C Model ;                                                  ;
; 250.0 MHz  ; altera_int_osc_clk                                                             ; Slow vid2 100C Model  ; limit due to minimum pulse width restriction     ;
; 361.01 MHz ; board_inst|ddr4b|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 369.14 MHz ; board_inst|ddr4d|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 376.79 MHz ; board_inst|ddr4a|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 377.93 MHz ; board_inst|ddr4c|mem_ddr4_ag|emif_fm_0_core_usr_clk                            ; Slow vid2 100C Model  ;                                                  ;
; 542.89 MHz ; board_inst|kernel_clk_gen|kernel_clk_gen|kernel_pll_outclk0                    ; Slow vid2 100C Model  ;                                                  ;
; 612.75 MHz ; DDR4D_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4A_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.0 MHz  ; DDR4C_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
; 612.75 MHz ; DDR4B_REFCLK_p                                                                 ; Slow vid2 100C Model  ; limit due to low minimum pulse width restriction ;
+------------+--------------------------------------------------------------------------------+-----------------------+--------------------------------------------------+
