{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.984912",
   "Default View_TopLeft":"-76,55",
   "ExpandedHierarchyInLayout":"",
   "guistr":"# # String gsaved with Nlview 7.0r6  2020-01-29 bk=1.5227 VDI=41 GEI=36 GUI=JA:10.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 7 -x 2670 -y 330 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 7 -x 2670 -y 610 -defaultsOSRD
preplace port port-id_sysclk -pg 1 -lvl 0 -x 0 -y 1040 -defaultsOSRD
preplace port port-id_bclk_out -pg 1 -lvl 7 -x 2670 -y 950 -defaultsOSRD
preplace port port-id_lrclk_out -pg 1 -lvl 7 -x 2670 -y 1070 -defaultsOSRD
preplace port port-id_sdata -pg 1 -lvl 7 -x 2670 -y 1130 -defaultsOSRD
preplace port port-id_mclk_out -pg 1 -lvl 7 -x 2670 -y 1100 -defaultsOSRD
preplace port port-id_midi_rx -pg 1 -lvl 0 -x 0 -y 220 -defaultsOSRD
preplace inst ps7_0 -pg 1 -lvl 1 -x 210 -y 410 -defaultsOSRD
preplace inst envelope_stub_0 -pg 1 -lvl 5 -x 2190 -y 160 -defaultsOSRD
preplace inst oscilator_stub_0 -pg 1 -lvl 5 -x 2190 -y 470 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 3 -x 1480 -y 60 -defaultsOSRD
preplace inst midi_interface_0 -pg 1 -lvl 3 -x 1480 -y 200 -defaultsOSRD
preplace inst clocks_n_sets -pg 1 -lvl 2 -x 700 -y 470 -defaultsOSRD
preplace inst midi_decoder_0 -pg 1 -lvl 4 -x 1770 -y 160 -defaultsOSRD
preplace inst i2s_tx_buffered_real_0 -pg 1 -lvl 6 -x 2510 -y 1040 -defaultsOSRD
preplace inst clocks_n_sets|proc_sys_reset_1 -pg 1 -lvl 2 -x 980 -y 520 -defaultsOSRD
preplace inst clocks_n_sets|proc_sys_reset_2 -pg 1 -lvl 2 -x 980 -y 700 -defaultsOSRD
preplace inst clocks_n_sets|proc_sys_reset_3 -pg 1 -lvl 2 -x 980 -y 900 -defaultsOSRD
preplace inst clocks_n_sets|clk_wiz_0 -pg 1 -lvl 1 -x 700 -y 730 -defaultsOSRD
preplace netloc clk_wiz_0_clk_out1 1 2 2 1310 300 1640
preplace netloc i2s_tx_buffered_real_0_bclk_out 1 6 1 NJ 950
preplace netloc i2s_tx_buffered_real_0_buff_half 1 4 3 2020 300 NJ 300 2640
preplace netloc i2s_tx_buffered_real_0_lrclk_out 1 6 1 NJ 1070
preplace netloc i2s_tx_buffered_real_0_mclk_out 1 6 1 2650J 1090n
preplace netloc i2s_tx_buffered_real_0_sdata 1 6 1 NJ 1130
preplace netloc midi_bd_0_trigger 1 4 1 1940 140n
preplace netloc midi_bd_0_trigger_states 1 4 1 2010 140n
preplace netloc midi_decoder_0_data_valid 1 4 1 1980 80n
preplace netloc midi_decoder_0_mod_adsr 1 4 1 1990 100n
preplace netloc midi_decoder_0_note_index 1 4 1 1930 120n
preplace netloc midi_decoder_0_vca_adsr 1 4 1 N 180
preplace netloc midi_decoder_0_vcf_adsr 1 4 1 N 200
preplace netloc midi_decoder_0_velocity 1 4 1 1910 220n
preplace netloc midi_decoder_0_wait_push_0 1 2 3 1340 320 NJ 320 1900
preplace netloc midi_decoder_0_wave_sel 1 4 1 1920 260n
preplace netloc midi_interface_0_fifo_data 1 3 1 1610 140n
preplace netloc midi_interface_0_fifo_push 1 3 1 N 200
preplace netloc midi_rx_1 1 0 3 NJ 220 NJ 220 NJ
preplace netloc oscilator_stub_0_outout_oscilator 1 5 1 2360 480n
preplace netloc oscilator_stub_0_ready 1 5 1 2370 460n
preplace netloc proc_sys_reset_1_peripheral_aresetn 1 2 3 N 560 NJ 560 1950
preplace netloc proc_sys_reset_2_peripheral_aresetn 1 2 1 1320 200n
preplace netloc proc_sys_reset_3_peripheral_reset 1 2 2 1330J 310 1630
preplace netloc ps7_0_FCLK_CLK0 1 0 5 20 550 430J 370 1300 370 NJ 370 2000
preplace netloc ps7_0_FCLK_CLK1 1 1 2 440 180 N
preplace netloc ps7_0_FCLK_CLK2 1 1 5 420 1020 NJ 1020 NJ 1020 NJ 1020 N
preplace netloc ps7_0_FCLK_CLK3 1 1 1 410 450n
preplace netloc ps7_0_FCLK_RESET0_N 1 1 5 450 340 NJ 340 NJ 340 1970J 320 2380
preplace netloc ps7_0_FCLK_RESET2_N 1 1 1 400 490n
preplace netloc sysclk_1 1 0 6 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ 1040 NJ
preplace netloc xlconstant_0_dout 1 3 1 1620 60n
preplace netloc ps7_0_DDR 1 1 6 NJ 330 NJ 330 NJ 330 NJ 330 NJ 330 NJ
preplace netloc ps7_0_FIXED_IO 1 1 6 NJ 350 NJ 350 NJ 350 1960J 310 NJ 310 2650J
preplace netloc clocks_n_sets|clk_wiz_0_clk_out1 1 1 2 790 800 NJ
preplace netloc clocks_n_sets|clk_wiz_0_locked 1 1 1 810 700n
preplace netloc clocks_n_sets|proc_sys_reset_1_peripheral_aresetn 1 2 1 N 560
preplace netloc clocks_n_sets|proc_sys_reset_2_peripheral_aresetn 1 2 1 N 740
preplace netloc clocks_n_sets|proc_sys_reset_3_peripheral_reset 1 2 1 N 900
preplace netloc clocks_n_sets|ps7_0_FCLK_CLK0 1 0 3 600 470 810 420 NJ
preplace netloc clocks_n_sets|ps7_0_FCLK_CLK1 1 0 2 NJ 660 NJ
preplace netloc clocks_n_sets|ps7_0_FCLK_CLK3 1 0 1 N 740
preplace netloc clocks_n_sets|ps7_0_FCLK_RESET0_N 1 0 2 N 480 800
preplace netloc clocks_n_sets|ps7_0_FCLK_RESET2_N 1 0 1 N 720
levelinfo -pg 1 0 210 700 1480 1770 2190 2510 2670
levelinfo -hier clocks_n_sets * 700 980 *
pagesize -pg 1 -db -bbox -sgen -100 0 2780 1190
pagesize -hier clocks_n_sets -db -bbox -sgen 570 400 1180 1000
"
}
{
   "da_axi4_cnt":"10",
   "da_axi4_s2mm_cnt":"1",
   "da_board_cnt":"16",
   "da_clkrst_cnt":"12"
}
