<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="calculator.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="calculator.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="calculator.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="calculator.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="calculator.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="calculator.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="calculator.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="calculator.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="calculator.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="calculator.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="calculator.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="calculator.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="calculator.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="calculator.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="calculator.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="calculator.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="calculator.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="calculator.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="calculator.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="calculator.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="calculator.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="calculator.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="calculator.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="calculator_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="calculator_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="calculator_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="calculator_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="calculator_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="calculator_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calculator_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calculator_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="calculator_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="calculator_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calculator_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="calculator_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="calculator_summary.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="calculator_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="calculator_tb_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="calculator_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="calculator_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="calculator_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1495256511" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1495256511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495270577" xil_pn:in_ck="7296453314201028393" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1495270577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_decoder.vhd"/>
      <outfile xil_pn:name="MOD_32768_counter.vhd"/>
      <outfile xil_pn:name="MOD_4_counter.vhd"/>
      <outfile xil_pn:name="addsub_8bit.vhdl"/>
      <outfile xil_pn:name="calculator.vhdl"/>
      <outfile xil_pn:name="calculator_tb.vhdl"/>
      <outfile xil_pn:name="clk_filter.vhdl"/>
      <outfile xil_pn:name="debouncer.vhd"/>
      <outfile xil_pn:name="reg_file.vhdl"/>
    </transform>
    <transform xil_pn:end_ts="1495256511" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4353273676750415006" xil_pn:start_ts="1495256511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495256511" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="8298614003417722400" xil_pn:start_ts="1495256511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495256511" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5396654563064400820" xil_pn:start_ts="1495256511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495270577" xil_pn:in_ck="7296453314201028393" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1495270577">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="BCD_decoder.vhd"/>
      <outfile xil_pn:name="MOD_32768_counter.vhd"/>
      <outfile xil_pn:name="MOD_4_counter.vhd"/>
      <outfile xil_pn:name="addsub_8bit.vhdl"/>
      <outfile xil_pn:name="calculator.vhdl"/>
      <outfile xil_pn:name="calculator_tb.vhdl"/>
      <outfile xil_pn:name="clk_filter.vhdl"/>
      <outfile xil_pn:name="debouncer.vhd"/>
      <outfile xil_pn:name="reg_file.vhdl"/>
    </transform>
    <transform xil_pn:end_ts="1495270583" xil_pn:in_ck="7296453314201028393" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5570531137860774773" xil_pn:start_ts="1495270577">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1495256520" xil_pn:in_ck="4136303644331235662" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-5511632073116639966" xil_pn:start_ts="1495256519">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="5248252978519458443" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5396654563064400820" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-86558182193322167" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331663" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-2035222511480685378" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331690" xil_pn:in_ck="-3211517473273814994" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="8536905235056927985" xil_pn:start_ts="1495331663">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="calculator.lso"/>
      <outfile xil_pn:name="calculator.ngc"/>
      <outfile xil_pn:name="calculator.ngr"/>
      <outfile xil_pn:name="calculator.prj"/>
      <outfile xil_pn:name="calculator.stx"/>
      <outfile xil_pn:name="calculator.syr"/>
      <outfile xil_pn:name="calculator.xst"/>
      <outfile xil_pn:name="calculator_tb_beh.prj"/>
      <outfile xil_pn:name="calculator_tb_stx_beh.prj"/>
      <outfile xil_pn:name="calculator_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1495331690" xil_pn:in_ck="4913312808198" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-4840319290161412258" xil_pn:start_ts="1495331690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1495331704" xil_pn:in_ck="-1983076183709671242" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-5498466715721452639" xil_pn:start_ts="1495331690">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="calculator.bld"/>
      <outfile xil_pn:name="calculator.ngd"/>
      <outfile xil_pn:name="calculator_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1495331718" xil_pn:in_ck="-1983074777301053001" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-1303429204059397298" xil_pn:start_ts="1495331704">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="calculator.pcf"/>
      <outfile xil_pn:name="calculator_map.map"/>
      <outfile xil_pn:name="calculator_map.mrp"/>
      <outfile xil_pn:name="calculator_map.ncd"/>
      <outfile xil_pn:name="calculator_map.ngm"/>
      <outfile xil_pn:name="calculator_map.xrpt"/>
      <outfile xil_pn:name="calculator_summary.xml"/>
      <outfile xil_pn:name="calculator_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1495331754" xil_pn:in_ck="6838521279878191696" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="1934304854298957634" xil_pn:start_ts="1495331718">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="calculator.ncd"/>
      <outfile xil_pn:name="calculator.pad"/>
      <outfile xil_pn:name="calculator.par"/>
      <outfile xil_pn:name="calculator.ptwx"/>
      <outfile xil_pn:name="calculator.unroutes"/>
      <outfile xil_pn:name="calculator.xpi"/>
      <outfile xil_pn:name="calculator_pad.csv"/>
      <outfile xil_pn:name="calculator_pad.txt"/>
      <outfile xil_pn:name="calculator_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1495331805" xil_pn:in_ck="8585890041247445805" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="-7817169320884990698" xil_pn:start_ts="1495331790">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="calculator.bgn"/>
      <outfile xil_pn:name="calculator.bit"/>
      <outfile xil_pn:name="calculator.drc"/>
      <outfile xil_pn:name="calculator.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1495273567" xil_pn:in_ck="8585890041247432951" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1495273561">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="InputChanged"/>
    </transform>
    <transform xil_pn:end_ts="1495331754" xil_pn:in_ck="-1983260423238660813" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1495331746">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="calculator.twr"/>
      <outfile xil_pn:name="calculator.twx"/>
    </transform>
  </transforms>

</generated_project>
