Vivado Simulator 2020.1
Time resolution is 1 ps
$stop called at time : 19292 ns : File "E:/Courses/FPGA course/Tutorial/FPGA_Tutorial/FIR_Design/FIR_Design.srcs/sources_1/imports/Codes/testbench.v" Line 284
