<?xml version="1.0" encoding="UTF-8"?>
<!-- IMPORTANT: This is an internal file that has been generated
     by the Xilinx ISE software.  Any direct editing or
     changes made to this file may result in unpredictable
     behavior or data corruption.  It is strongly advised that
     users do not edit the contents of this file. -->
<messages>
<msg type="error" file="HDLCompiler" num="1156" delta="unknown" >"D:/Studia/UCiSW/PROJEKT/v1/v1_16.03.2015/modulTB.vhd" Line 45: Formal port &lt;<arg fmt="%s" index="1">output</arg>&gt; does not exist in entity &lt;<arg fmt="%s" index="2">modul</arg>&gt;.  Please compare the definition of block &lt;<arg fmt="%s" index="3">modul</arg>&gt; to its component declaration and its instantion to detect the mismatch.
</msg>

<msg type="error" file="Simulator" num="777" delta="unknown" >Static elaboration of top level VHDL design unit <arg fmt="%s" index="1">modultb</arg> in library <arg fmt="%s" index="2">work</arg> failed
</msg>

</messages>

