
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/libquantum_964B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Initialize SRRIP state
Heartbeat CPU 0 instructions: 10000001 cycles: 2500058 heartbeat IPC: 3.99991 cumulative IPC: 3.99991 (Simulation time: 0 hr 0 min 15 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 2500058 (Simulation time: 0 hr 0 min 15 sec) 

Heartbeat CPU 0 instructions: 20000002 cycles: 18295145 heartbeat IPC: 0.633108 cumulative IPC: 0.633108 (Simulation time: 0 hr 0 min 50 sec) 
Heartbeat CPU 0 instructions: 30000004 cycles: 42900014 heartbeat IPC: 0.406424 cumulative IPC: 0.49505 (Simulation time: 0 hr 2 min 11 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 64133660 heartbeat IPC: 0.470951 cumulative IPC: 0.486747 (Simulation time: 0 hr 3 min 36 sec) 
Heartbeat CPU 0 instructions: 50000003 cycles: 69137989 heartbeat IPC: 1.99827 cumulative IPC: 0.600259 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 80551169 heartbeat IPC: 0.87618 cumulative IPC: 0.640606 (Simulation time: 0 hr 4 min 40 sec) 
Heartbeat CPU 0 instructions: 70000003 cycles: 96647207 heartbeat IPC: 0.621271 cumulative IPC: 0.6373 (Simulation time: 0 hr 5 min 16 sec) 
Heartbeat CPU 0 instructions: 80000002 cycles: 123195050 heartbeat IPC: 0.376678 cumulative IPC: 0.579974 (Simulation time: 0 hr 6 min 47 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 140506401 heartbeat IPC: 0.577656 cumulative IPC: 0.579683 (Simulation time: 0 hr 7 min 58 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 145482768 heartbeat IPC: 2.0095 cumulative IPC: 0.629447 (Simulation time: 0 hr 8 min 27 sec) 
Heartbeat CPU 0 instructions: 110000003 cycles: 169695071 heartbeat IPC: 0.413013 cumulative IPC: 0.598104 (Simulation time: 0 hr 10 min 3 sec) 
Finished CPU 0 instructions: 100000002 cycles: 167195013 cumulative IPC: 0.598104 (Simulation time: 0 hr 10 min 3 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.598104 instructions: 100000002 cycles: 167195013
cpu0_DTLB TOTAL     ACCESS:    9106667  HIT:    9053669  MISS:      52998
cpu0_DTLB LOAD      ACCESS:    6225066  HIT:    6193876  MISS:      31190
cpu0_DTLB RFO       ACCESS:    2881601  HIT:    2859793  MISS:      21808
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 38.3363 cycles
cpu0_ITLB TOTAL     ACCESS:    1925437  HIT:    1925436  MISS:          1
cpu0_ITLB LOAD      ACCESS:    1925437  HIT:    1925436  MISS:          1
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 217 cycles
cpu0_L1I TOTAL     ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I LOAD      ACCESS:         11  HIT:          7  MISS:          4
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 261.5 cycles
cpu0_STLB TOTAL     ACCESS:      52999  HIT:          0  MISS:      52999
cpu0_STLB LOAD      ACCESS:      31191  HIT:          0  MISS:      31191
cpu0_STLB RFO       ACCESS:      21808  HIT:          0  MISS:      21808
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 29.3397 cycles
cpu0_L1D TOTAL     ACCESS:    9384638  HIT:    5994204  MISS:    3390434
cpu0_L1D LOAD      ACCESS:    3615907  HIT:     225534  MISS:    3390373
cpu0_L1D RFO       ACCESS:    5715732  HIT:    5715708  MISS:         24
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      52999  HIT:      52962  MISS:         37
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 417.973 cycles
cpu0_L2C TOTAL     ACCESS:    4919965  HIT:    1529527  MISS:    3390438
cpu0_L2C LOAD      ACCESS:    3390377  HIT:          0  MISS:    3390377
cpu0_L2C RFO       ACCESS:         24  HIT:          0  MISS:         24
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:    1529527  HIT:    1529527  MISS:          0
cpu0_L2C TRANSLATION ACCESS:         37  HIT:          0  MISS:         37
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 406.971 cycles
LLC TOTAL     ACCESS:    4913653  HIT:     268473  MISS:    4645180
LLC LOAD      ACCESS:    3390377  HIT:     172772  MISS:    3217605
LLC RFO       ACCESS:         24  HIT:         16  MISS:          8
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    1523215  HIT:      95672  MISS:    1427543
LLC TRANSLATION ACCESS:         37  HIT:         13  MISS:         24
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 281.636 cycles
OPTgen accesses: 57310
OPTgen hits: 784
OPTgen hit rate: 1.368


Insertion Distribution: 
	LOAD 79882 0 85732 3328992 
	RFO 0 0 12 0 
	PREF 0 0 0 0 
	WRITEBACK 0 0 0 1440751 
	TRANSLATION 6 0 23 9 
Total Prefetch Downgrades: 0
DIP stats:
h_count: 1837928(0.353178)
s_count: 3366047(0.646822)
total: 5203975
hm_count: 77478
sm_count: 76597

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:    1763453  ROW_BUFFER_MISS:    1454184
 DBUS AVG_CONGESTED_CYCLE:    3.89719
 WQ ROW_BUFFER_HIT:     257453  ROW_BUFFER_MISS:    1194897  FULL:     327181


CPU 0 Branch Prediction Accuracy: 98.7463% MPKI: 2.70066 Average ROB Occupancy at Mispredict: 44.7792
Branch type MPKI
BRANCH_DIRECT_JUMP: 1e-05
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 2.70053
BRANCH_DIRECT_CALL: 6e-05
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 6e-05

