Analysis & Synthesis report for assignment
Tue Jun 11 10:11:19 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Board|LCD:lcd|stateLCD
  9. State Machine - |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|substate
 10. State Machine - |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|state
 11. User-Specified and Inferred Latches
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Parameter Settings for User Entity Instance: LCD:lcd
 18. Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m2"
 19. Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m1"
 20. Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0"
 21. Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[31].f"
 22. Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder"
 23. Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal"
 24. Port Connectivity Checks: "Interface:module_interface|Register_File:module_Register_File"
 25. Port Connectivity Checks: "Interface:module_interface|Mux_Register:module_Mux_Register"
 26. Port Connectivity Checks: "Interface:module_interface|Main_Control:module_Main_Control"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jun 11 10:11:19 2019       ;
; Quartus Prime Version              ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                      ; assignment                                  ;
; Top-level Entity Name              ; Board                                       ;
; Family                             ; Cyclone IV GX                               ;
; Total logic elements               ; 3,989                                       ;
;     Total combinational functions  ; 3,108                                       ;
;     Dedicated logic registers      ; 1,193                                       ;
; Total registers                    ; 1193                                        ;
; Total pins                         ; 86                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total GXB Receiver Channel PCS     ; 0                                           ;
; Total GXB Receiver Channel PMA     ; 0                                           ;
; Total GXB Transmitter Channel PCS  ; 0                                           ;
; Total GXB Transmitter Channel PMA  ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CGX150DF31C7    ;                    ;
; Top-level entity name                                                      ; Board              ; assignment         ;
; Family name                                                                ; Cyclone IV GX      ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.3%      ;
;     Processor 4            ;   0.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                          ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                                                                                            ; Library ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+
; Multiply.v                       ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v           ;         ;
; LCDencoder.v                     ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCDencoder.v         ;         ;
; Two_Complement.v                 ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v     ;         ;
; Sign_Extend.v                    ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Sign_Extend.v        ;         ;
; Register_File.v                  ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v      ;         ;
; PC.v                             ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v                 ;         ;
; Mux_Register.v                   ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Register.v       ;         ;
; Mux_PC.v                         ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_PC.v             ;         ;
; Mux_Memory.v                     ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Memory.v         ;         ;
; Mux_Jump.v                       ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Jump.v           ;         ;
; Mux_ALU.v                        ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v            ;         ;
; Main_Control.v                   ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v       ;         ;
; JumpAddressing.v                 ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/JumpAddressing.v     ;         ;
; Instruction_Mem.v                ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v    ;         ;
; Exception_Handle.v               ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v   ;         ;
; EPC.v                            ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v                ;         ;
; Data_Memory.v                    ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v        ;         ;
; Board.v                          ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v              ;         ;
; binary_7seg.v                    ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/binary_7seg.v        ;         ;
; ALU_Control.v                    ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v        ;         ;
; ALU_Cal.v                        ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v            ;         ;
; Adder_32bit.v                    ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v        ;         ;
; Add_PC.v                         ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_PC.v             ;         ;
; Add_Address_Branch.v             ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_Address_Branch.v ;         ;
; LCD.v                            ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v                ;         ;
; divide_clock.v                   ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/divide_clock.v       ;         ;
; Interface.v                      ; yes             ; User Verilog HDL File  ; E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v          ;         ;
+----------------------------------+-----------------+------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------+
; Analysis & Synthesis Resource Usage Summary ;
+--------------------------+------------------+
; Resource                 ; Usage            ;
+--------------------------+------------------+
; I/O pins                 ; 86               ;
;                          ;                  ;
; DSP block 9-bit elements ; 0                ;
;                          ;                  ;
; Maximum fan-out node     ; KEY[0]~input     ;
; Maximum fan-out          ; 1071             ;
; Total fan-out            ; 14249            ;
; Average fan-out          ; 3.19             ;
+--------------------------+------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; Compilation Hierarchy Node                           ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                   ; Entity Name        ; Library Name ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
; |Board                                               ; 3108 (229)          ; 1193 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0         ; 86   ; 0            ; |Board                                                                                                                                ; Board              ; work         ;
;    |Interface:module_interface|                      ; 2569 (0)            ; 1131 (0)                  ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface                                                                                                     ; Interface          ; work         ;
;       |ALU_Cal:module_ALU_Cal|                       ; 623 (215)           ; 111 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal                                                                              ; ALU_Cal            ; work         ;
;          |Adder_32bit:m2|                            ; 33 (1)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2                                                               ; Adder_32bit        ; work         ;
;             |full_adder:Adder_32bit[10].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[10].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[11].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[11].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[12].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[12].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[13].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[13].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[14].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[14].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[15].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[15].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[16].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[16].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[17].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[17].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[18].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[18].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[19].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[19].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[1].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[1].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[20].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[20].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[21].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[21].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[22].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[22].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[23].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[23].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[24].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[24].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[25].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[25].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[26].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[26].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[27].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[27].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[28].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[28].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[29].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[29].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[2].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[2].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[30].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[30].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[31].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[31].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[3].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[3].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[4].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[4].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[5].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[5].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[6].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[6].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[7].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[7].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[8].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[8].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[9].f|            ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|full_adder:Adder_32bit[9].f                                   ; full_adder         ; work         ;
;          |Adder_32bit:m3|                            ; 66 (3)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3                                                               ; Adder_32bit        ; work         ;
;             |full_adder:Adder_32bit[10].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[10].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[11].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[11].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[12].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[12].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[13].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[13].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[14].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[14].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[15].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[15].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[16].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[16].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[17].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[17].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[18].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[18].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[19].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[19].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[1].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[1].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[20].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[20].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[21].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[21].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[22].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[22].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[23].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[23].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[24].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[24].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[25].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[25].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[26].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[26].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[27].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[27].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[28].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[28].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[29].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[29].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[2].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[2].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[30].f|           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[30].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[31].f|           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[31].f                                  ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[3].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[3].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[4].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[4].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[5].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[5].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[6].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[6].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[7].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[7].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[8].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[8].f                                   ; full_adder         ; work         ;
;             |full_adder:Adder_32bit[9].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|full_adder:Adder_32bit[9].f                                   ; full_adder         ; work         ;
;             |half_adder:Adder_32bit[0].f|            ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|half_adder:Adder_32bit[0].f                                   ; half_adder         ; work         ;
;          |Multiply:m4|                               ; 270 (192)           ; 111 (111)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4                                                                  ; Multiply           ; work         ;
;             |Adder_32bit:m0|                         ; 59 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0                                                   ; Adder_32bit        ; work         ;
;                |full_adder:Adder_32bit[10].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[10].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[11].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[11].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[12].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[12].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[13].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[13].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[14].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[14].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[15].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[15].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[16].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[16].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[17].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[17].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[18].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[18].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[19].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[19].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[1].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[1].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[20].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[20].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[21].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[21].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[22].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[22].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[23].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[23].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[24].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[24].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[25].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[25].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[26].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[26].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[27].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[27].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[28].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[28].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[29].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[29].f                      ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[2].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[2].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[3].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[3].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[4].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[4].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[5].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[5].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[6].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[6].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[7].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[7].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[8].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[8].f                       ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[9].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|full_adder:Adder_32bit[9].f                       ; full_adder         ; work         ;
;                |half_adder:Adder_32bit[0].f|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0|half_adder:Adder_32bit[0].f                       ; half_adder         ; work         ;
;             |Two_Complement:m3|                      ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3                                                ; Two_Complement     ; work         ;
;                |Adder_32bit:adder|                   ; 19 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder                              ; Adder_32bit        ; work         ;
;                   |full_adder:Adder_32bit[11].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[11].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[14].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[14].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[17].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[17].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[20].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[20].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[23].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[23].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[26].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[26].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[29].f|     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[29].f ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[3].f|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[3].f  ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[5].f|      ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[5].f  ; full_adder         ; work         ;
;                   |full_adder:Adder_32bit[8].f|      ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m3|Adder_32bit:adder|full_adder:Adder_32bit[8].f  ; full_adder         ; work         ;
;          |Two_Complement:m1|                         ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1                                                            ; Two_Complement     ; work         ;
;             |Adder_32bit:adder|                      ; 39 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder                                          ; Adder_32bit        ; work         ;
;                |full_adder:Adder_32bit[10].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[10].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[11].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[11].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[12].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[12].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[13].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[13].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[14].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[14].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[15].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[15].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[16].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[16].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[17].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[17].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[18].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[18].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[19].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[19].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[20].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[20].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[21].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[21].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[22].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[22].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[23].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[23].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[24].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[24].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[25].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[25].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[26].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[26].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[27].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[27].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[28].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[28].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[29].f|        ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[29].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[2].f|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[2].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[30].f|        ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[30].f             ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[3].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[3].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[4].f|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[4].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[5].f|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[5].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[6].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[6].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[7].f|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[7].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[8].f|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[8].f              ; full_adder         ; work         ;
;                |full_adder:Adder_32bit[9].f|         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[9].f              ; full_adder         ; work         ;
;       |ALU_Control:module_ALU_Control|               ; 23 (23)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|ALU_Control:module_ALU_Control                                                                      ; ALU_Control        ; work         ;
;       |Add_Address_Branch:module_Add_Address_Branch| ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Add_Address_Branch:module_Add_Address_Branch                                                        ; Add_Address_Branch ; work         ;
;       |Add_PC:module_Add_PC|                         ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Add_PC:module_Add_PC                                                                                ; Add_PC             ; work         ;
;       |Data_Memory:module_Data_Memory|               ; 456 (456)           ; 640 (640)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Data_Memory:module_Data_Memory                                                                      ; Data_Memory        ; work         ;
;       |EPC:epc|                                      ; 30 (30)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|EPC:epc                                                                                             ; EPC                ; work         ;
;       |Exception_Handle:Exception|                   ; 18 (18)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Exception_Handle:Exception                                                                          ; Exception_Handle   ; work         ;
;       |Instruction_Mem:module_Instruction_Mem|       ; 51 (51)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Instruction_Mem:module_Instruction_Mem                                                              ; Instruction_Mem    ; work         ;
;       |Main_Control:module_Main_Control|             ; 21 (21)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Main_Control:module_Main_Control                                                                    ; Main_Control       ; work         ;
;       |Mux_ALU:module_Mux_ALU|                       ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Mux_ALU:module_Mux_ALU                                                                              ; Mux_ALU            ; work         ;
;       |Mux_Jump:module_MUX_Jump|                     ; 53 (53)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Mux_Jump:module_MUX_Jump                                                                            ; Mux_Jump           ; work         ;
;       |Mux_Memory:module_Mux_Memory|                 ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Mux_Memory:module_Mux_Memory                                                                        ; Mux_Memory         ; work         ;
;       |Mux_PC:module_Mux_PC|                         ; 15 (15)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Mux_PC:module_Mux_PC                                                                                ; Mux_PC             ; work         ;
;       |PC:module_PC|                                 ; 10 (10)             ; 30 (30)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|PC:module_PC                                                                                        ; PC                 ; work         ;
;       |Register_File:module_Register_File|           ; 1145 (1145)         ; 320 (320)                 ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|Interface:module_interface|Register_File:module_Register_File                                                                  ; Register_File      ; work         ;
;    |LCD:lcd|                                         ; 243 (194)           ; 55 (55)                   ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd                                                                                                                        ; LCD                ; work         ;
;       |LCDencoder:en0|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en0                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en10|                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en10                                                                                                        ; LCDencoder         ; work         ;
;       |LCDencoder:en11|                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en11                                                                                                        ; LCDencoder         ; work         ;
;       |LCDencoder:en12|                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en12                                                                                                        ; LCDencoder         ; work         ;
;       |LCDencoder:en13|                              ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en13                                                                                                        ; LCDencoder         ; work         ;
;       |LCDencoder:en14|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en14                                                                                                        ; LCDencoder         ; work         ;
;       |LCDencoder:en15|                              ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en15                                                                                                        ; LCDencoder         ; work         ;
;       |LCDencoder:en1|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en1                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en2|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en2                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en3|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en3                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en4|                               ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en4                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en5|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en5                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en6|                               ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en6                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en7|                               ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en7                                                                                                         ; LCDencoder         ; work         ;
;       |LCDencoder:en9|                               ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|LCD:lcd|LCDencoder:en9                                                                                                         ; LCDencoder         ; work         ;
;    |binary_7seg:hex_0|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_0                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_1|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_1                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_2|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_2                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_3|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_3                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_4|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_4                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_5|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_5                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_6|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_6                                                                                                              ; binary_7seg        ; work         ;
;    |binary_7seg:hex_7|                               ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|binary_7seg:hex_7                                                                                                              ; binary_7seg        ; work         ;
;    |divide_clock:m|                                  ; 11 (11)             ; 7 (7)                     ; 0           ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |Board|divide_clock:m                                                                                                                 ; divide_clock       ; work         ;
+------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------+--------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |Board|LCD:lcd|stateLCD                                                                       ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; Name          ; stateLCD.0101 ; stateLCD.0100 ; stateLCD.0011 ; stateLCD.0010 ; stateLCD.0001 ; stateLCD.0000 ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+
; stateLCD.0000 ; 0             ; 0             ; 0             ; 0             ; 0             ; 0             ;
; stateLCD.0001 ; 0             ; 0             ; 0             ; 0             ; 1             ; 1             ;
; stateLCD.0010 ; 0             ; 0             ; 0             ; 1             ; 0             ; 1             ;
; stateLCD.0011 ; 0             ; 0             ; 1             ; 0             ; 0             ; 1             ;
; stateLCD.0100 ; 0             ; 1             ; 0             ; 0             ; 0             ; 1             ;
; stateLCD.0101 ; 1             ; 0             ; 0             ; 0             ; 0             ; 1             ;
+---------------+---------------+---------------+---------------+---------------+---------------+---------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|substate ;
+--------------+--------------+--------------+--------------+-----------------------------------+
; Name         ; substate.011 ; substate.010 ; substate.001 ; substate.000                      ;
+--------------+--------------+--------------+--------------+-----------------------------------+
; substate.000 ; 0            ; 0            ; 0            ; 0                                 ;
; substate.001 ; 0            ; 0            ; 1            ; 1                                 ;
; substate.010 ; 0            ; 1            ; 0            ; 1                                 ;
; substate.011 ; 1            ; 0            ; 0            ; 1                                 ;
+--------------+--------------+--------------+--------------+-----------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------+
; State Machine - |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|state ;
+-----------+-----------+-----------+-----------+--------------------------------------------+
; Name      ; state.011 ; state.010 ; state.001 ; state.000                                  ;
+-----------+-----------+-----------+-----------+--------------------------------------------+
; state.000 ; 0         ; 0         ; 0         ; 0                                          ;
; state.001 ; 0         ; 0         ; 1         ; 1                                          ;
; state.010 ; 0         ; 1         ; 0         ; 1                                          ;
; state.011 ; 1         ; 0         ; 0         ; 1                                          ;
+-----------+-----------+-----------+-----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; out[0]                                              ; Mux1                ; yes                    ;
; out[1]                                              ; Mux1                ; yes                    ;
; out[2]                                              ; Mux1                ; yes                    ;
; out[3]                                              ; Mux1                ; yes                    ;
; out[4]                                              ; Mux1                ; yes                    ;
; out[5]                                              ; Mux1                ; yes                    ;
; out[6]                                              ; Mux1                ; yes                    ;
; out[7]                                              ; Mux1                ; yes                    ;
; out[8]                                              ; Mux1                ; yes                    ;
; out[9]                                              ; Mux1                ; yes                    ;
; out[10]                                             ; Mux1                ; yes                    ;
; out[11]                                             ; Mux1                ; yes                    ;
; out[12]                                             ; Mux1                ; yes                    ;
; out[13]                                             ; Mux1                ; yes                    ;
; out[14]                                             ; Mux1                ; yes                    ;
; out[15]                                             ; Mux1                ; yes                    ;
; out[16]                                             ; Mux1                ; yes                    ;
; out[17]                                             ; Mux1                ; yes                    ;
; out[18]                                             ; Mux1                ; yes                    ;
; out[19]                                             ; Mux1                ; yes                    ;
; out[20]                                             ; Mux1                ; yes                    ;
; out[21]                                             ; Mux1                ; yes                    ;
; out[22]                                             ; Mux1                ; yes                    ;
; out[23]                                             ; Mux1                ; yes                    ;
; out[24]                                             ; Mux1                ; yes                    ;
; out[25]                                             ; Mux1                ; yes                    ;
; out[26]                                             ; Mux1                ; yes                    ;
; out[27]                                             ; Mux1                ; yes                    ;
; out[28]                                             ; Mux1                ; yes                    ;
; out[29]                                             ; Mux1                ; yes                    ;
; out[30]                                             ; Mux1                ; yes                    ;
; out[31]                                             ; Mux1                ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                             ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; Register name                                                                  ; Reason for Removal                                            ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------+
; Interface:module_interface|PC:module_PC|PC_out[1]                              ; Merged with Interface:module_interface|PC:module_PC|PC_out[0] ;
; Interface:module_interface|EPC:epc|EPCOut[1]                                   ; Merged with Interface:module_interface|EPC:epc|EPCOut[0]      ;
; Interface:module_interface|PC:module_PC|PC_out[0]                              ; Stuck at GND due to stuck port data_in                        ;
; Interface:module_interface|EPC:epc|EPCOut[0]                                   ; Stuck at GND due to stuck port data_in                        ;
; Interface:module_interface|Register_File:module_Register_File|register[1][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][31]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][31] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][0]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][0]  ; Stuck at VCC due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][0]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][1]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][1]  ; Stuck at VCC due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][1]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][2]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][2]  ; Stuck at VCC due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][2]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][3]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][3]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][4]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][4]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][5]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][5]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][6]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][6]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][7]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][7]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][8]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][8]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][9]   ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][9]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][10]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][10] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][11]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][11] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][12]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][12] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][13]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][13] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][14]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][14] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][15]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][15] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][16]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][16] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][17]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][17] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][18]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][18] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][19]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][19] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][20]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][20] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][21]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][21] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][22]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][22] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][23]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][23] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][24]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][24] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][25]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][25] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][26]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][26] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][27]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][27] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][28]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][28] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][29]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][29] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[1][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[2][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[3][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[4][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[5][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[6][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[7][30]  ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[10][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[12][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[14][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[16][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[19][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[20][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[22][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[23][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[24][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[25][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[26][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[27][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[28][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[29][30] ; Stuck at GND due to stuck port clock_enable                   ;
; Interface:module_interface|Register_File:module_Register_File|register[30][30] ; Stuck at GND due to stuck port clock_enable                   ;
; LCD:lcd|stateLCD~10                                                            ; Lost fanout                                                   ;
; LCD:lcd|stateLCD~11                                                            ; Lost fanout                                                   ;
; LCD:lcd|stateLCD~12                                                            ; Lost fanout                                                   ;
; LCD:lcd|stateLCD~13                                                            ; Lost fanout                                                   ;
; Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|substate~7       ; Lost fanout                                                   ;
; Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|substate~8       ; Lost fanout                                                   ;
; Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|substate~9       ; Lost fanout                                                   ;
; Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|state~8          ; Lost fanout                                                   ;
; Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|state~9          ; Lost fanout                                                   ;
; Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|state~10         ; Lost fanout                                                   ;
; Total Number of Removed Registers = 718                                        ;                                                               ;
+--------------------------------------------------------------------------------+---------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                  ;
+---------------------------------------------------+---------------------------+----------------------------------------------+
; Register name                                     ; Reason for Removal        ; Registers Removed due to This Register       ;
+---------------------------------------------------+---------------------------+----------------------------------------------+
; Interface:module_interface|PC:module_PC|PC_out[0] ; Stuck at GND              ; Interface:module_interface|EPC:epc|EPCOut[0] ;
;                                                   ; due to stuck port data_in ;                                              ;
+---------------------------------------------------+---------------------------+----------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1193  ;
; Number of registers using Synchronous Clear  ; 33    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 729   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1116  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; Interface:module_interface|PC:module_PC|PC_out[2]                             ; 50      ;
; Interface:module_interface|PC:module_PC|PC_out[5]                             ; 58      ;
; Interface:module_interface|PC:module_PC|PC_out[4]                             ; 58      ;
; Interface:module_interface|PC:module_PC|PC_out[3]                             ; 47      ;
; Interface:module_interface|Register_File:module_Register_File|register[17][0] ; 2       ;
; Interface:module_interface|Register_File:module_Register_File|register[21][0] ; 1       ;
; Interface:module_interface|Register_File:module_Register_File|register[18][1] ; 2       ;
; Interface:module_interface|Register_File:module_Register_File|register[21][2] ; 1       ;
; Interface:module_interface|PC:module_PC|PC_out[31]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[30]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[29]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[28]                            ; 6       ;
; Interface:module_interface|PC:module_PC|PC_out[27]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[26]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[25]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[24]                            ; 6       ;
; Interface:module_interface|PC:module_PC|PC_out[23]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[22]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[21]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[20]                            ; 6       ;
; Interface:module_interface|PC:module_PC|PC_out[19]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[18]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[17]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[16]                            ; 6       ;
; Interface:module_interface|PC:module_PC|PC_out[15]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[14]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[13]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[12]                            ; 6       ;
; Interface:module_interface|PC:module_PC|PC_out[11]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[10]                            ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[9]                             ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[8]                             ; 6       ;
; Interface:module_interface|PC:module_PC|PC_out[7]                             ; 8       ;
; Interface:module_interface|PC:module_PC|PC_out[6]                             ; 7       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[5][0]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[9][0]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[1][0]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[7][0]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[3][0]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[6][1]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[2][1]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[7][1]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[3][1]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[6][2]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[5][2]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[4][2]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[7][2]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[9][3]      ; 1       ;
; Interface:module_interface|Data_Memory:module_Data_Memory|data_mem[8][3]      ; 1       ;
; divide_clock:m|count1[0]                                                      ; 2       ;
; Total number of inverted registers = 50                                       ;         ;
+-------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                      ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+
; 5:1                ; 31 bits   ; 93 LEs        ; 62 LEs               ; 31 LEs                 ; Yes        ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|product[7] ;
; 3:1                ; 25 bits   ; 50 LEs        ; 50 LEs               ; 0 LEs                  ; No         ; |Board|Interface:module_interface|Mux_Jump:module_MUX_Jump|PC_out[16]           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |Board|LCD:lcd|Mux8                                                             ;
; 4:1                ; 31 bits   ; 62 LEs        ; 62 LEs               ; 0 LEs                  ; No         ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|product    ;
; 16:1               ; 30 bits   ; 300 LEs       ; 120 LEs              ; 180 LEs                ; No         ; |Board|Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[20]            ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; No         ; |Board|Mux0                                                                     ;
; 11:1               ; 6 bits    ; 42 LEs        ; 36 LEs               ; 6 LEs                  ; No         ; |Board|Mux4                                                                     ;
; 20:1               ; 32 bits   ; 416 LEs       ; 416 LEs              ; 0 LEs                  ; No         ; |Board|Interface:module_interface|Data_Memory:module_Data_Memory|Mux22          ;
; 10:1               ; 13 bits   ; 78 LEs        ; 78 LEs               ; 0 LEs                  ; No         ; |Board|Mux24                                                                    ;
; 11:1               ; 11 bits   ; 77 LEs        ; 66 LEs               ; 11 LEs                 ; No         ; |Board|Mux25                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------------------------------+


+------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD:lcd ;
+----------------+-------+-----------------------------+
; Parameter Name ; Value ; Type                        ;
+----------------+-------+-----------------------------+
; t_250ns        ; 16    ; Signed Integer              ;
; t_600us        ; 30000 ; Signed Integer              ;
; t_50us         ; 2500  ; Signed Integer              ;
; initial_ins    ; 0     ; Signed Integer              ;
; line1_ins      ; 5     ; Signed Integer              ;
; changeline_ins ; 21    ; Signed Integer              ;
; line2_ins      ; 22    ; Signed Integer              ;
; maxsize        ; 38    ; Signed Integer              ;
+----------------+-------+-----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m2"                                             ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                  ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out      ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[31..1]" have no fanouts ;
; out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; data[31] ; Input  ; Info     ; Stuck at GND                                                                                                             ;
+----------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Two_Complement:m1"                                         ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                  ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; out  ; Output ; Warning  ; Output or bidir port (32 bits) is wider than the port expression (1 bits) it drives; bit(s) "out[31..1]" have no fanouts ;
; out  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4|Adder_32bit:m0"           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[31].f" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                        ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; carry_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                            ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder"      ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; overflow     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; data2[31..1] ; Input  ; Info     ; Stuck at GND                                                                        ;
; data2[0]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|ALU_Cal:module_ALU_Cal"                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                  ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+
; data2_c ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|Register_File:module_Register_File"                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                            ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_register ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (5 bits) it drives.  The 27 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|Mux_Register:module_Mux_Register"                                                                                                                      ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                                                                                                 ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; write_register ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (32 bits) it drives.  The 27 most-significant bit(s) in the port expression will be connected to GND. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "Interface:module_interface|Main_Control:module_Main_Control"                                                                                  ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                      ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Enable ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 86                          ;
; cycloneiii_ff         ; 1193                        ;
;     CLR               ; 39                          ;
;     ENA               ; 426                         ;
;     ENA CLR           ; 657                         ;
;     ENA CLR SCLR      ; 33                          ;
;     plain             ; 38                          ;
; cycloneiii_lcell_comb ; 3117                        ;
;     arith             ; 132                         ;
;         2 data inputs ; 70                          ;
;         3 data inputs ; 62                          ;
;     normal            ; 2985                        ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 68                          ;
;         2 data inputs ; 721                         ;
;         3 data inputs ; 782                         ;
;         4 data inputs ; 1413                        ;
;                       ;                             ;
; Max LUT depth         ; 50.00                       ;
; Average LUT depth     ; 24.69                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:07     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Tue Jun 11 10:11:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off assignment -c assignment
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file multiply.v
    Info (12023): Found entity 1: Multiply File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcdencoder.v
    Info (12023): Found entity 1: LCDencoder File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCDencoder.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file two_complement.v
    Info (12023): Found entity 1: Two_Complement File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file sign_extend.v
    Info (12023): Found entity 1: Sign_Extend File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Sign_Extend.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register_file.v
    Info (12023): Found entity 1: Register_File File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file pc.v
    Info (12023): Found entity 1: PC File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_register.v
    Info (12023): Found entity 1: Mux_Register File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Register.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_pc.v
    Info (12023): Found entity 1: Mux_PC File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_memory.v
    Info (12023): Found entity 1: Mux_Memory File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_jump.v
    Info (12023): Found entity 1: Mux_Jump File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_Jump.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_alu.v
    Info (12023): Found entity 1: Mux_ALU File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 1
Warning (10238): Verilog Module Declaration warning at Main_Control.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "Main_Control" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file main_control.v
    Info (12023): Found entity 1: Main_Control File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v Line: 3
Info (12021): Found 1 design units, including 1 entities, in source file jumpaddressing.v
    Info (12023): Found entity 1: JumpAddressing File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/JumpAddressing.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file instruction_mem.v
    Info (12023): Found entity 1: Instruction_Mem File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file exception_handle.v
    Info (12023): Found entity 1: Exception_Handle File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file epc.v
    Info (12023): Found entity 1: EPC File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v Line: 1
    Info (12023): Found entity 2: test_EPC File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/EPC.v Line: 12
Warning (12019): Can't analyze file -- file Division.v is missing
Info (12021): Found 1 design units, including 1 entities, in source file data_memory.v
    Info (12023): Found entity 1: Data_Memory File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file board.v
    Info (12023): Found entity 1: Board File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file binary_7seg.v
    Info (12023): Found entity 1: binary_7seg File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/binary_7seg.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_control.v
    Info (12023): Found entity 1: ALU_Control File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file alu_cal.v
    Info (12023): Found entity 1: ALU_Cal File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file adder_32bit.v
    Info (12023): Found entity 1: Adder_32bit File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 1
    Info (12023): Found entity 2: half_adder File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 25
    Info (12023): Found entity 3: full_adder File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file add_pc.v
    Info (12023): Found entity 1: Add_PC File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_PC.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file add_address_branch.v
    Info (12023): Found entity 1: Add_Address_Branch File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Add_Address_Branch.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lcd.v
    Info (12023): Found entity 1: LCD File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file divide_clock.v
    Info (12023): Found entity 1: divide_clock File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/divide_clock.v Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file interface.v
    Info (12023): Found entity 1: Interface File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 1
    Info (12023): Found entity 2: test_interface File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 220
Warning (10236): Verilog HDL Implicit Net warning at Multiply.v(21): created implicit net for "multiplicant_m" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 21
Warning (10236): Verilog HDL Implicit Net warning at Multiply.v(22): created implicit net for "multiplier_m" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 22
Warning (10236): Verilog HDL Implicit Net warning at Two_Complement.v(9): created implicit net for "overflow" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v Line: 9
Info (12127): Elaborating entity "Board" for the top level hierarchy
Warning (10270): Verilog HDL Case Statement warning at Board.v(50): incomplete case statement has no default case item File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Warning (10240): Verilog HDL Always Construct warning at Board.v(50): inferring latch(es) for variable "out", which holds its previous value in one or more paths through the always construct File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[0]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[1]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[2]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[3]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[4]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[5]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[6]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[7]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[8]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[9]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[10]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[11]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[12]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[13]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[14]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[15]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[16]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[17]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[18]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[19]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[20]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[21]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[22]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[23]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[24]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[25]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[26]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[27]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[28]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[29]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[30]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (10041): Inferred latch for "out[31]" at Board.v(50) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
Info (12128): Elaborating entity "divide_clock" for hierarchy "divide_clock:m" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 17
Info (12128): Elaborating entity "Interface" for hierarchy "Interface:module_interface" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 46
Info (12128): Elaborating entity "EPC" for hierarchy "Interface:module_interface|EPC:epc" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 55
Info (12128): Elaborating entity "Exception_Handle" for hierarchy "Interface:module_interface|Exception_Handle:Exception" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 67
Warning (10230): Verilog HDL assignment warning at Exception_Handle.v(10): truncated value with size 32 to match size of target (1) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Exception_Handle.v Line: 10
Info (12128): Elaborating entity "PC" for hierarchy "Interface:module_interface|PC:module_PC" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 76
Info (12128): Elaborating entity "Add_PC" for hierarchy "Interface:module_interface|Add_PC:module_Add_PC" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 83
Info (12128): Elaborating entity "Add_Address_Branch" for hierarchy "Interface:module_interface|Add_Address_Branch:module_Add_Address_Branch" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 91
Info (12128): Elaborating entity "Mux_PC" for hierarchy "Interface:module_interface|Mux_PC:module_Mux_PC" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 101
Info (12128): Elaborating entity "JumpAddressing" for hierarchy "Interface:module_interface|JumpAddressing:module_JumpAddressing" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 106
Info (12128): Elaborating entity "Mux_Jump" for hierarchy "Interface:module_interface|Mux_Jump:module_MUX_Jump" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 112
Info (12128): Elaborating entity "Instruction_Mem" for hierarchy "Interface:module_interface|Instruction_Mem:module_Instruction_Mem" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 118
Warning (10030): Net "instruction_mem.data_a" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0' File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
Warning (10030): Net "instruction_mem.waddr_a" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0' File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
Warning (10030): Net "instruction_mem.we_a" at Instruction_Mem.v(6) has no driver or initial value, using a default initial value '0' File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
Info (12128): Elaborating entity "Main_Control" for hierarchy "Interface:module_interface|Main_Control:module_Main_Control" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 134
Info (12128): Elaborating entity "Mux_Register" for hierarchy "Interface:module_interface|Mux_Register:module_Mux_Register" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 143
Info (12128): Elaborating entity "Register_File" for hierarchy "Interface:module_interface|Register_File:module_Register_File" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 157
Info (12128): Elaborating entity "Sign_Extend" for hierarchy "Interface:module_interface|Sign_Extend:module_Sign_Extend" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 164
Info (12128): Elaborating entity "Mux_ALU" for hierarchy "Interface:module_interface|Mux_ALU:module_Mux_ALU" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 173
Info (12128): Elaborating entity "ALU_Control" for hierarchy "Interface:module_interface|ALU_Control:module_ALU_Control" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 181
Info (12128): Elaborating entity "ALU_Cal" for hierarchy "Interface:module_interface|ALU_Cal:module_ALU_Cal" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 194
Warning (10230): Verilog HDL assignment warning at ALU_Cal.v(25): truncated value with size 32 to match size of target (1) File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 25
Info (12128): Elaborating entity "Two_Complement" for hierarchy "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 14
Info (12128): Elaborating entity "Adder_32bit" for hierarchy "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Two_Complement.v Line: 9
Warning (10036): Verilog HDL or VHDL warning at Adder_32bit.v(6): object "carry_out" assigned a value but never read File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 6
Info (12128): Elaborating entity "half_adder" for hierarchy "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|half_adder:Adder_32bit[0].f" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 14
Info (12128): Elaborating entity "full_adder" for hierarchy "Interface:module_interface|ALU_Cal:module_ALU_Cal|Two_Complement:m1|Adder_32bit:adder|full_adder:Adder_32bit[1].f" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 16
Info (12128): Elaborating entity "Multiply" for hierarchy "Interface:module_interface|ALU_Cal:module_ALU_Cal|Multiply:m4" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 17
Warning (10858): Verilog HDL warning at Multiply.v(16): object data1_m used but never assigned File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 16
Warning (10858): Verilog HDL warning at Multiply.v(16): object data2_m used but never assigned File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 16
Info (10264): Verilog HDL Case Statement information at Multiply.v(36): all case item expressions in this case statement are onehot File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 36
Warning (10030): Net "data1_m" at Multiply.v(16) has no driver or initial value, using a default initial value '0' File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 16
Warning (10030): Net "data2_m" at Multiply.v(16) has no driver or initial value, using a default initial value '0' File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Multiply.v Line: 16
Info (12128): Elaborating entity "Data_Memory" for hierarchy "Interface:module_interface|Data_Memory:module_Data_Memory" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 206
Warning (10240): Verilog HDL Always Construct warning at Data_Memory.v(14): inferring latch(es) for variable "i", which holds its previous value in one or more paths through the always construct File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Data_Memory.v Line: 14
Info (12128): Elaborating entity "Mux_Memory" for hierarchy "Interface:module_interface|Mux_Memory:module_Mux_Memory" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 215
Info (12128): Elaborating entity "binary_7seg" for hierarchy "binary_7seg:hex_0" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 64
Info (12128): Elaborating entity "LCD" for hierarchy "LCD:lcd" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 85
Info (12128): Elaborating entity "LCDencoder" for hierarchy "LCD:lcd|LCDencoder:en0" File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/LCD.v Line: 38
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "Interface:module_interface|write_register[31]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[30]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[29]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[28]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[27]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[26]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[25]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[24]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[23]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[22]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[21]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[20]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[19]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[18]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[17]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[16]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[15]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[14]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[13]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[12]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[11]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[10]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[9]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[8]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[7]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[6]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
    Warning (12110): Net "Interface:module_interface|write_register[5]" is missing source, defaulting to GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Interface.v Line: 40
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[0] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[0] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux63 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux31 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~1 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~2 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~3 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux62 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[2] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux61 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux60 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[4] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux59 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[5] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux58 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[6] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux57 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[7] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux56 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[8] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux55 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[9] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux54 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[10] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux53 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[11] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux52 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[12] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux51 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[13] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux50 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[14] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux49 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[15] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux48 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[16] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux47 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[17] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux46 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[18] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux45 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[19] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux44 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[20] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux43 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[21] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux42 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[22] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux41 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[23] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux40 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[24] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux39 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[25] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux38 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[26] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux37 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[27] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux36 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[28] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux35 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[29] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux34 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[30] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux33 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Mux_ALU:module_Mux_ALU|data_out[31] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Mux_ALU.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux32 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 12
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux30 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux29 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux28 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux27 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux26 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux25 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux24 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux23 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux22 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux21 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux20 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux19 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux18 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux17 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux16 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux15 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux14 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux13 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux12 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux11 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux10 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux9 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux8 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux7 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux6 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux5 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux4 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux3 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux2 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux1 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|Register_File:module_Register_File|Mux0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Register_File.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~4 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~5 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|ALU_out~6 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|overflow File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 4
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|overflow~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Cal.v Line: 4
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl[2] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m2|overflow~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Cal:module_ALU_Cal|Adder_32bit:m3|overflow~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Adder_32bit.v Line: 3
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem" is uninferred due to inappropriate RAM size File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
Critical Warning (127005): Memory depth (16) in the design file differs from memory depth (15) in the Memory Initialization File "E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/db/assignment.ram0_Instruction_Mem_f50985c0.hdl.mif" -- setting initial value for remaining addresses to 0
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~1 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~2 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~3 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~4 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~5 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~6 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~7 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~8 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Control:module_ALU_Control|Equal8~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 15
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Control:module_ALU_Control|Equal4~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 11
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Control:module_ALU_Control|Equal3~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 10
    Warning (19017): Found clock multiplexer Interface:module_interface|ALU_Control:module_ALU_Control|ALUControl~1 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/ALU_Control.v Line: 3
    Warning (19017): Found clock multiplexer Interface:module_interface|Main_Control:module_Main_Control|ALUOp~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v Line: 9
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~9 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~10 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~11 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~12 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~13 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~14 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Main_Control:module_Main_Control|WideOr2~0 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Main_Control.v Line: 26
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~15 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~16 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
    Warning (19017): Found clock multiplexer Interface:module_interface|Instruction_Mem:module_Instruction_Mem|instruction_mem~17 File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Instruction_Mem.v Line: 6
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch out[0] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[1] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[2] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[3] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[4] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[5] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[6] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[7] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[8] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[9] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[10] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[11] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[12] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[13] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[14] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[15] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[16] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[17] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[18] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[19] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[20] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[21] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[22] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[23] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[24] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[25] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[26] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[27] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[28] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[29] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[1] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[30] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Warning (13012): Latch out[31] has unsafe behavior File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 50
    Warning (13013): Ports D and ENA on the latch are fed by the same signal SW[3] File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 4
Info (13000): Registers with preset signals will power-up high File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/PC.v Line: 10
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_RW" is stuck at GND File: E:/Computer Architecture/MIPS_assigment/Assignment_Submission/Assignment2_MIPS_Processor/Source code test on Board/Board.v Line: 9
Info (286030): Timing-Driven Synthesis is running
Info (17049): 10 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4170 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 78 output pins
    Info (21061): Implemented 4084 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 253 warnings
    Info: Peak virtual memory: 4884 megabytes
    Info: Processing ended: Tue Jun 11 10:11:19 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:32


