set sourcefiles {axi_master_s.v master_tb.v}
set topmodule master_axi_s_interface_tb
quit -sim
if [file exists "work"] {vdel -all}
vlib work
if [catch "eval vlog $sourcefiles"] {
	puts "correct the compilation errors"
	return
}
vsim -voptargs=+acc $topmodule
add wave *

run 5000