{"Source Block": ["oh/emesh/hdl/ememory.v@143:164@HdlStmProcess", "\t\t    .din\t(din[63:0]),\n\t\t    .dout\t(dout[63:0])\n\t\t    );\n\n   //Outgoing transaction     \n   always @ (posedge  clk or negedge nreset)\n     if(!nreset)\n       access_out <=1'b0;   \n     else\n       begin\n\t  access_out          <= mem_rd;\n\t  write_out           <= 1'b1;\n          align_addr[2:0]     <= dstaddr_in[2:0];\n\t  datamode_out[1:0]   <= datamode_in[1:0];\n\t  ctrlmode_out[4:0]   <= ctrlmode_in[3:0];                  \n          dstaddr_out[AW-1:0] <= srcaddr_in[AW-1:0];\n       end\n                      \n   //Data alignment for readback\n   emesh_rdalign emesh_rdalign (// Outputs\n\t\t\t\t.data_out\t(dout_aligned[63:0]),\n\t\t\t\t// Inputs\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[157, "\t  ctrlmode_out[4:0]   <= ctrlmode_in[3:0];                  \n"]], "Add": [[157, "\t  ctrlmode_out[4:0]   <= ctrlmode_in[4:0];                  \n"]]}}