LIBRARY IEEE;
USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.STD_LOGIC_ARITH.ALL;

entity DFF is 
port(
	D : in std_logic;
	clk: in std_logic;
	Q: out std_logic;
	);
end DFF;
architecture behavioral of DFF is 
	begin
	process(D,clk)
		begin
			if (rising_edge(clk))
					Q<=D;
			end if;
		end process
end behavioral;