// Seed: 317349572
module module_0 (
    input  tri  id_0
    , id_3,
    output tri1 id_1
);
  always @(id_3 or id_3 == id_3 or posedge 1 or negedge id_3) $display;
endmodule
module module_1 (
    input supply0 id_0,
    output tri0 id_1,
    output tri0 id_2,
    output tri1 id_3,
    input wand id_4,
    input supply0 id_5,
    input tri0 id_6,
    input supply1 id_7,
    input tri id_8,
    input supply0 id_9,
    input tri id_10,
    input wand id_11,
    input tri1 id_12,
    output tri0 id_13,
    input supply0 id_14,
    output logic id_15,
    output wire id_16,
    input supply0 id_17,
    input supply1 id_18,
    inout wire id_19
);
  assign id_16 = 1;
  module_0 modCall_1 (
      id_5,
      id_1
  );
  assign modCall_1.type_4 = 0;
  initial begin : LABEL_0
    if (1'b0) begin : LABEL_0
      id_15 <= 1 != id_8;
      disable id_21;
    end
  end
endmodule
