{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642540829096 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642540829096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 18 14:20:28 2022 " "Processing started: Tue Jan 18 14:20:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642540829096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540829096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART -c UART " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART -c UART" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540829096 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1642540829721 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1642540829721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_UART-behavioral " "Found design unit 1: my_UART-behavioral" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642540850175 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_UART " "Found entity 1: my_UART" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642540850175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UART-behavioral " "Found design unit 1: UART-behavioral" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642540850190 ""} { "Info" "ISGN_ENTITY_NAME" "1 UART " "Found entity 1: UART" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642540850190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_uart_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file my_uart_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_UART_TB-behavioral " "Found design unit 1: my_UART_TB-behavioral" {  } { { "my_UART_TB.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART_TB.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642540850206 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_UART_TB " "Found entity 1: my_UART_TB" {  } { { "my_UART_TB.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART_TB.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1642540850206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850206 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UART " "Elaborating entity \"UART\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1642540850362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_UART my_UART:dut " "Elaborating entity \"my_UART\" for hierarchy \"my_UART:dut\"" {  } { { "UART.vhd" "dut" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state_rx my_UART.vhd(82) " "VHDL Process Statement warning at my_UART.vhd(82): signal \"next_state_rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_rx my_UART.vhd(83) " "VHDL Process Statement warning at my_UART.vhd(83): signal \"state_rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 83 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_rx my_UART.vhd(85) " "VHDL Process Statement warning at my_UART.vhd(85): signal \"state_rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div my_UART.vhd(85) " "VHDL Process Statement warning at my_UART.vhd(85): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 85 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_rx my_UART.vhd(87) " "VHDL Process Statement warning at my_UART.vhd(87): signal \"state_rx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 87 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state_rx my_UART.vhd(80) " "VHDL Process Statement warning at my_UART.vhd(80): inferring latch(es) for signal or variable \"next_state_rx\", which holds its previous value in one or more paths through the process" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642540850378 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "next_state_tx my_UART.vhd(129) " "VHDL Process Statement warning at my_UART.vhd(129): signal \"next_state_tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 129 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_tx my_UART.vhd(130) " "VHDL Process Statement warning at my_UART.vhd(130): signal \"state_tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 130 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_tx my_UART.vhd(132) " "VHDL Process Statement warning at my_UART.vhd(132): signal \"state_tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk_div my_UART.vhd(132) " "VHDL Process Statement warning at my_UART.vhd(132): signal \"clk_div\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_tx my_UART.vhd(134) " "VHDL Process Statement warning at my_UART.vhd(134): signal \"state_tx\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 134 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "next_state_tx my_UART.vhd(127) " "VHDL Process Statement warning at my_UART.vhd(127): inferring latch(es) for signal or variable \"next_state_tx\", which holds its previous value in one or more paths through the process" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_tx.DATA my_UART.vhd(127) " "Inferred latch for \"next_state_tx.DATA\" at my_UART.vhd(127)" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_tx.START my_UART.vhd(127) " "Inferred latch for \"next_state_tx.START\" at my_UART.vhd(127)" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_tx.IDLE my_UART.vhd(127) " "Inferred latch for \"next_state_tx.IDLE\" at my_UART.vhd(127)" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_rx.DATA my_UART.vhd(80) " "Inferred latch for \"next_state_rx.DATA\" at my_UART.vhd(80)" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_rx.START my_UART.vhd(80) " "Inferred latch for \"next_state_rx.START\" at my_UART.vhd(80)" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next_state_rx.IDLE my_UART.vhd(80) " "Inferred latch for \"next_state_rx.IDLE\" at my_UART.vhd(80)" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540850393 "|UART|my_UART:dut"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_UART:dut\|next_state_tx.START_703 " "Latch my_UART:dut\|next_state_tx.START_703 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TX_flag " "Ports D and ENA on the latch are fed by the same signal TX_flag" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642540851396 ""}  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_UART:dut\|next_state_tx.DATA_691 " "Latch my_UART:dut\|next_state_tx.DATA_691 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_UART:dut\|state_tx.START " "Ports D and ENA on the latch are fed by the same signal my_UART:dut\|state_tx.START" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 31 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642540851396 ""}  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_UART:dut\|next_state_tx.IDLE_715 " "Latch my_UART:dut\|next_state_tx.IDLE_715 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TX_flag " "Ports D and ENA on the latch are fed by the same signal TX_flag" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 22 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642540851396 ""}  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 127 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_UART:dut\|next_state_rx.START_1040 " "Latch my_UART:dut\|next_state_rx.START_1040 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX " "Ports D and ENA on the latch are fed by the same signal RX" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642540851396 ""}  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_UART:dut\|next_state_rx.DATA_1028 " "Latch my_UART:dut\|next_state_rx.DATA_1028 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA my_UART:dut\|state_rx.START " "Ports D and ENA on the latch are fed by the same signal my_UART:dut\|state_rx.START" {  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642540851396 ""}  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "my_UART:dut\|next_state_rx.IDLE_1052 " "Latch my_UART:dut\|next_state_rx.IDLE_1052 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA RX " "Ports D and ENA on the latch are fed by the same signal RX" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 12 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1642540851396 ""}  } { { "my_UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/my_UART.vhd" 80 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 71 -1 0 } } { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 22 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1642540851396 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1642540851534 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1642540851940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642540852143 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1642540852143 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "UART.vhd" "" { Text "//Mac/Home/Documents/School/Graduate/Classes/2022 - Spring/ECE 6930 - Reconfig/6930_Projects/UART/UART.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642540852596 "|UART|KEY[1]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1642540852596 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "162 " "Implemented 162 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642540852596 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642540852596 ""} { "Info" "ICUT_CUT_TM_LCELLS" "157 " "Implemented 157 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642540852596 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1642540852596 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 27 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4783 " "Peak virtual memory: 4783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642540852612 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 18 14:20:52 2022 " "Processing ended: Tue Jan 18 14:20:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642540852612 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642540852612 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642540852612 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1642540852612 ""}
