Max number wiring levels (logic)
On-chip
Electrical defect density (d/m
)
2
Minimum mask count
Cycle time days (theoretical)
Maximum substrate diameter (mm)
Bulk or epitaxial or SOI wafer
Power supply voltage (V)