// Design a module that implements an AND gate

module and_gate( 
    input a, 
    input b, 
    output out );

    // assing the AND of a and b to out

// design a module that implements a logical OR gate

module or_gate( 
    input a, 
    input b, 
    output out );


// design a module that implements a NAND gate

module nand_gate( 
    input a, 
    input b, 
    output out );

endmodule
