<snippet>
  <tabTrigger>entarch</tabTrigger>
  <scope>source.vhdl</scope>
  <content><![CDATA[
entity ${1:${TM_FILENAME/(.*?)(\..+)/$1/}} is
	port (
		${2:clock} $0: ${3:std_logic};
	);
end ${1:${TM_FILENAME/(.*?)(\..+)/$1/}};

architecture ${1:${TM_FILENAME/(.*?)(\..+)/$1/}}_arc of ${1:${TM_FILENAME/(.*?)(\..+)/$1/}} is
begin

end ${1:${TM_FILENAME/(.*?)(\..+)/$1/}}_arc;
]]></content>;
  <description>entity architecture</description>
</snippet>
