config ed1;
design ed1_lib.ed1:sch_1;
liblist ed1_lib, standard, r_resistor, j_connector2fjumper, d_diode;
viewlist edif, vlog_rtl, vhdl_rtl, sch_1, entity;
stoplist none;
endconfig
