// Seed: 3906139658
module module_0 (
    output wand id_0,
    output supply1 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4
);
  assign module_1.id_3 = 0;
  wire id_6;
endmodule
module module_1 (
    input  tri0  id_0,
    input  wand  id_1,
    input  wire  id_2,
    output wor   id_3,
    output logic id_4
);
  always @(posedge id_0) begin : LABEL_0
    id_4 <= id_1;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_2,
      id_3,
      id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  output wire id_11;
  output wor id_10;
  inout wire id_9;
  input wire id_8;
  inout wire id_7;
  input wire id_6;
  inout wire id_5;
  input logic [7:0] id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  assign id_12 = id_4[1];
  assign id_5  = id_5;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  inout logic [7:0] id_7;
  output wire id_6;
  output wire id_5;
  module_2 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_7,
      id_4,
      id_2,
      id_8,
      id_3,
      id_4,
      id_4,
      id_1,
      id_8
  );
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_1 = id_1;
  assign id_7[-1] = 1;
  assign id_9 = id_9;
endmodule
