# Hardware

## Bus

### Wishbone

It's intended to let ports of an IC communicate with each other and as "logic bus" so it
specifies only signals, clock cycles and high/low levels.

 - [Wishbone B4 specification](https://cdn.opencores.org/downloads/wbspec_b4.pdf)
 - [wb_gpio - A Wishbone GPIO Engine for FPGAs](http://www.phisch.org/website/wb_gpio/index.html)
 - Some example from ZipCPU
   - [An Overview of a Wishbone-UART Bridge](https://zipcpu.com/blog/2017/06/05/wb-bridge-overview.html)
   - [Building a simple wishbone slave](https://zipcpu.com/zipcpu/2017/05/29/simple-wishbone.html)
