ARM GAS  /tmp/cc3AHMLK.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"clk.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.global	g_CLK_i32ErrCode
  18              		.section	.bss.g_CLK_i32ErrCode,"aw",%nobits
  19              		.align	2
  22              	g_CLK_i32ErrCode:
  23 0000 00000000 		.space	4
  24              		.section	.text.CLK_DisableCKO,"ax",%progbits
  25              		.align	1
  26              		.global	CLK_DisableCKO
  27              		.arch armv7e-m
  28              		.syntax unified
  29              		.thumb
  30              		.thumb_func
  31              		.fpu fpv4-sp-d16
  33              	CLK_DisableCKO:
  34              	.LFB195:
  35              		.file 1 "Drivers/Library/StdDriver/src/clk.c"
   1:Drivers/Library/StdDriver/src/clk.c **** /**************************************************************************//**
   2:Drivers/Library/StdDriver/src/clk.c ****  * @file     clk.c
   3:Drivers/Library/StdDriver/src/clk.c ****  * @version  V3.00
   4:Drivers/Library/StdDriver/src/clk.c ****  * @brief    M480 series CLK driver source file
   5:Drivers/Library/StdDriver/src/clk.c ****  *
   6:Drivers/Library/StdDriver/src/clk.c ****  * SPDX-License-Identifier: Apache-2.0
   7:Drivers/Library/StdDriver/src/clk.c ****  * @copyright (C) 2016-2020 Nuvoton Technology Corp. All rights reserved.
   8:Drivers/Library/StdDriver/src/clk.c ****  *****************************************************************************/
   9:Drivers/Library/StdDriver/src/clk.c **** 
  10:Drivers/Library/StdDriver/src/clk.c **** #include "NuMicro.h"
  11:Drivers/Library/StdDriver/src/clk.c **** 
  12:Drivers/Library/StdDriver/src/clk.c **** /** @addtogroup Standard_Driver Standard Driver
  13:Drivers/Library/StdDriver/src/clk.c ****   @{
  14:Drivers/Library/StdDriver/src/clk.c **** */
  15:Drivers/Library/StdDriver/src/clk.c **** 
  16:Drivers/Library/StdDriver/src/clk.c **** /** @addtogroup CLK_Driver CLK Driver
  17:Drivers/Library/StdDriver/src/clk.c ****   @{
  18:Drivers/Library/StdDriver/src/clk.c **** */
  19:Drivers/Library/StdDriver/src/clk.c **** 
  20:Drivers/Library/StdDriver/src/clk.c **** int32_t g_CLK_i32ErrCode = 0;    /*!< CLK global error code */
  21:Drivers/Library/StdDriver/src/clk.c **** 
  22:Drivers/Library/StdDriver/src/clk.c **** /** @addtogroup CLK_EXPORTED_FUNCTIONS CLK Exported Functions
  23:Drivers/Library/StdDriver/src/clk.c ****   @{
  24:Drivers/Library/StdDriver/src/clk.c **** */
  25:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/cc3AHMLK.s 			page 2


  26:Drivers/Library/StdDriver/src/clk.c **** /**
  27:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable clock divider output function
  28:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
  29:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
  30:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function disable clock divider output function.
  31:Drivers/Library/StdDriver/src/clk.c ****   */
  32:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableCKO(void)
  33:Drivers/Library/StdDriver/src/clk.c **** {
  36              		.loc 1 33 1
  37              		.cfi_startproc
  38              		@ args = 0, pretend = 0, frame = 0
  39              		@ frame_needed = 1, uses_anonymous_args = 0
  40 0000 80B5     		push	{r7, lr}
  41              	.LCFI0:
  42              		.cfi_def_cfa_offset 8
  43              		.cfi_offset 7, -8
  44              		.cfi_offset 14, -4
  45 0002 00AF     		add	r7, sp, #0
  46              	.LCFI1:
  47              		.cfi_def_cfa_register 7
  34:Drivers/Library/StdDriver/src/clk.c ****     /* Disable CKO clock source */
  35:Drivers/Library/StdDriver/src/clk.c ****     CLK_DisableModuleClock(CLKO_MODULE);
  48              		.loc 1 35 5
  49 0004 0248     		ldr	r0, .L2
  50 0006 FFF7FEFF 		bl	CLK_DisableModuleClock
  36:Drivers/Library/StdDriver/src/clk.c **** }
  51              		.loc 1 36 1
  52 000a 00BF     		nop
  53 000c 80BD     		pop	{r7, pc}
  54              	.L3:
  55 000e 00BF     		.align	2
  56              	.L2:
  57 0010 0600C057 		.word	1472200710
  58              		.cfi_endproc
  59              	.LFE195:
  61              		.section	.text.CLK_EnableCKO,"ax",%progbits
  62              		.align	1
  63              		.global	CLK_EnableCKO
  64              		.syntax unified
  65              		.thumb
  66              		.thumb_func
  67              		.fpu fpv4-sp-d16
  69              	CLK_EnableCKO:
  70              	.LFB196:
  37:Drivers/Library/StdDriver/src/clk.c **** 
  38:Drivers/Library/StdDriver/src/clk.c **** /**
  39:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function enable clock divider output module clock,
  40:Drivers/Library/StdDriver/src/clk.c ****   *             enable clock divider output function and set frequency selection.
  41:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is frequency divider function clock source. Including :
  42:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_HXT
  43:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_LXT
  44:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_HCLK
  45:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL1_CLKOSEL_HIRC
  46:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDiv is divider output frequency selection. It could be 0~15.
  47:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDivBy1En is clock divided by one enabled.
  48:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
  49:Drivers/Library/StdDriver/src/clk.c ****   * @details    Output selected clock to CKO. The output clock frequency is divided by u32ClkDiv. \
ARM GAS  /tmp/cc3AHMLK.s 			page 3


  50:Drivers/Library/StdDriver/src/clk.c ****   *             The formula is: \n
  51:Drivers/Library/StdDriver/src/clk.c ****   *                 CKO frequency = (Clock source frequency) / 2^(u32ClkDiv + 1) \n
  52:Drivers/Library/StdDriver/src/clk.c ****   *             This function is just used to set CKO clock.
  53:Drivers/Library/StdDriver/src/clk.c ****   *             User must enable I/O for CKO clock output pin by themselves. \n
  54:Drivers/Library/StdDriver/src/clk.c ****   */
  55:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableCKO(uint32_t u32ClkSrc, uint32_t u32ClkDiv, uint32_t u32ClkDivBy1En)
  56:Drivers/Library/StdDriver/src/clk.c **** {
  71              		.loc 1 56 1
  72              		.cfi_startproc
  73              		@ args = 0, pretend = 0, frame = 16
  74              		@ frame_needed = 1, uses_anonymous_args = 0
  75 0000 80B5     		push	{r7, lr}
  76              	.LCFI2:
  77              		.cfi_def_cfa_offset 8
  78              		.cfi_offset 7, -8
  79              		.cfi_offset 14, -4
  80 0002 84B0     		sub	sp, sp, #16
  81              	.LCFI3:
  82              		.cfi_def_cfa_offset 24
  83 0004 00AF     		add	r7, sp, #0
  84              	.LCFI4:
  85              		.cfi_def_cfa_register 7
  86 0006 F860     		str	r0, [r7, #12]
  87 0008 B960     		str	r1, [r7, #8]
  88 000a 7A60     		str	r2, [r7, #4]
  57:Drivers/Library/StdDriver/src/clk.c ****     /* CKO = clock source / 2^(u32ClkDiv + 1) */
  58:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKOCTL = CLK_CLKOCTL_CLKOEN_Msk | (u32ClkDiv) | (u32ClkDivBy1En << CLK_CLKOCTL_DIV1EN_Pos
  89              		.loc 1 58 75
  90 000c 7B68     		ldr	r3, [r7, #4]
  91 000e 5A01     		lsls	r2, r3, #5
  92              		.loc 1 58 57
  93 0010 BB68     		ldr	r3, [r7, #8]
  94 0012 1343     		orrs	r3, r3, r2
  95              		.loc 1 58 8
  96 0014 074A     		ldr	r2, .L5
  97              		.loc 1 58 57
  98 0016 43F01003 		orr	r3, r3, #16
  99              		.loc 1 58 18
 100 001a 1366     		str	r3, [r2, #96]
  59:Drivers/Library/StdDriver/src/clk.c **** 
  60:Drivers/Library/StdDriver/src/clk.c ****     /* Enable CKO clock source */
  61:Drivers/Library/StdDriver/src/clk.c ****     CLK_EnableModuleClock(CLKO_MODULE);
 101              		.loc 1 61 5
 102 001c 0648     		ldr	r0, .L5+4
 103 001e FFF7FEFF 		bl	CLK_EnableModuleClock
  62:Drivers/Library/StdDriver/src/clk.c **** 
  63:Drivers/Library/StdDriver/src/clk.c ****     /* Select CKO clock source */
  64:Drivers/Library/StdDriver/src/clk.c ****     CLK_SetModuleClock(CLKO_MODULE, u32ClkSrc, 0UL);
 104              		.loc 1 64 5
 105 0022 0022     		movs	r2, #0
 106 0024 F968     		ldr	r1, [r7, #12]
 107 0026 0448     		ldr	r0, .L5+4
 108 0028 FFF7FEFF 		bl	CLK_SetModuleClock
  65:Drivers/Library/StdDriver/src/clk.c **** }
 109              		.loc 1 65 1
 110 002c 00BF     		nop
 111 002e 1037     		adds	r7, r7, #16
ARM GAS  /tmp/cc3AHMLK.s 			page 4


 112              	.LCFI5:
 113              		.cfi_def_cfa_offset 8
 114 0030 BD46     		mov	sp, r7
 115              	.LCFI6:
 116              		.cfi_def_cfa_register 13
 117              		@ sp needed
 118 0032 80BD     		pop	{r7, pc}
 119              	.L6:
 120              		.align	2
 121              	.L5:
 122 0034 00020040 		.word	1073742336
 123 0038 0600C057 		.word	1472200710
 124              		.cfi_endproc
 125              	.LFE196:
 127              		.section	.text.CLK_PowerDown,"ax",%progbits
 128              		.align	1
 129              		.global	CLK_PowerDown
 130              		.syntax unified
 131              		.thumb
 132              		.thumb_func
 133              		.fpu fpv4-sp-d16
 135              	CLK_PowerDown:
 136              	.LFB197:
  66:Drivers/Library/StdDriver/src/clk.c **** 
  67:Drivers/Library/StdDriver/src/clk.c **** /**
  68:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enter to Power-down mode
  69:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
  70:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
  71:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to let system enter to Power-down mode. \n
  72:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
  73:Drivers/Library/StdDriver/src/clk.c ****   */
  74:Drivers/Library/StdDriver/src/clk.c **** void CLK_PowerDown(void)
  75:Drivers/Library/StdDriver/src/clk.c **** {
 137              		.loc 1 75 1
 138              		.cfi_startproc
 139              		@ args = 0, pretend = 0, frame = 8
 140              		@ frame_needed = 1, uses_anonymous_args = 0
 141              		@ link register save eliminated.
 142 0000 80B4     		push	{r7}
 143              	.LCFI7:
 144              		.cfi_def_cfa_offset 4
 145              		.cfi_offset 7, -4
 146 0002 83B0     		sub	sp, sp, #12
 147              	.LCFI8:
 148              		.cfi_def_cfa_offset 16
 149 0004 00AF     		add	r7, sp, #0
 150              	.LCFI9:
 151              		.cfi_def_cfa_register 7
  76:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32HIRCTRIMCTL;
  77:Drivers/Library/StdDriver/src/clk.c **** 
  78:Drivers/Library/StdDriver/src/clk.c ****     /* Set the processor uses deep sleep as its low power mode */
  79:Drivers/Library/StdDriver/src/clk.c ****     SCB->SCR |= SCB_SCR_SLEEPDEEP_Msk;
 152              		.loc 1 79 14
 153 0006 134B     		ldr	r3, .L8
 154 0008 1B69     		ldr	r3, [r3, #16]
 155 000a 124A     		ldr	r2, .L8
 156 000c 43F00403 		orr	r3, r3, #4
ARM GAS  /tmp/cc3AHMLK.s 			page 5


 157 0010 1361     		str	r3, [r2, #16]
  80:Drivers/Library/StdDriver/src/clk.c **** 
  81:Drivers/Library/StdDriver/src/clk.c ****     /* Set system Power-down enabled */
  82:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= (CLK_PWRCTL_PDEN_Msk);
 158              		.loc 1 82 17
 159 0012 114B     		ldr	r3, .L8+4
 160 0014 1B68     		ldr	r3, [r3]
 161 0016 104A     		ldr	r2, .L8+4
 162 0018 43F08003 		orr	r3, r3, #128
 163 001c 1360     		str	r3, [r2]
  83:Drivers/Library/StdDriver/src/clk.c **** 
  84:Drivers/Library/StdDriver/src/clk.c ****     /* Store HIRC control register */
  85:Drivers/Library/StdDriver/src/clk.c ****     u32HIRCTRIMCTL = SYS->IRCTCTL;
 164              		.loc 1 85 25
 165 001e 4FF08043 		mov	r3, #1073741824
 166              		.loc 1 85 20
 167 0022 D3F8F030 		ldr	r3, [r3, #240]
 168 0026 7B60     		str	r3, [r7, #4]
  86:Drivers/Library/StdDriver/src/clk.c **** 
  87:Drivers/Library/StdDriver/src/clk.c ****     /* Disable HIRC auto trim */
  88:Drivers/Library/StdDriver/src/clk.c ****     SYS->IRCTCTL &= (~SYS_IRCTCTL_FREQSEL_Msk);
 169              		.loc 1 88 18
 170 0028 4FF08043 		mov	r3, #1073741824
 171 002c D3F8F030 		ldr	r3, [r3, #240]
 172 0030 4FF08042 		mov	r2, #1073741824
 173 0034 23F00303 		bic	r3, r3, #3
 174 0038 C2F8F030 		str	r3, [r2, #240]
  89:Drivers/Library/StdDriver/src/clk.c **** 
  90:Drivers/Library/StdDriver/src/clk.c ****     /* Chip enter Power-down mode after CPU run WFI instruction */
  91:Drivers/Library/StdDriver/src/clk.c ****     __WFI();
 175              		.loc 1 91 5
 176              		.syntax unified
 177              	@ 91 "Drivers/Library/StdDriver/src/clk.c" 1
 178 003c 30BF     		wfi
 179              	@ 0 "" 2
  92:Drivers/Library/StdDriver/src/clk.c **** 
  93:Drivers/Library/StdDriver/src/clk.c ****     /* Restore HIRC control register */
  94:Drivers/Library/StdDriver/src/clk.c ****     SYS->IRCTCTL = u32HIRCTRIMCTL;
 180              		.loc 1 94 8
 181              		.thumb
 182              		.syntax unified
 183 003e 4FF08042 		mov	r2, #1073741824
 184              		.loc 1 94 18
 185 0042 7B68     		ldr	r3, [r7, #4]
 186 0044 C2F8F030 		str	r3, [r2, #240]
  95:Drivers/Library/StdDriver/src/clk.c **** }
 187              		.loc 1 95 1
 188 0048 00BF     		nop
 189 004a 0C37     		adds	r7, r7, #12
 190              	.LCFI10:
 191              		.cfi_def_cfa_offset 4
 192 004c BD46     		mov	sp, r7
 193              	.LCFI11:
 194              		.cfi_def_cfa_register 13
 195              		@ sp needed
 196 004e 5DF8047B 		ldr	r7, [sp], #4
 197              	.LCFI12:
ARM GAS  /tmp/cc3AHMLK.s 			page 6


 198              		.cfi_restore 7
 199              		.cfi_def_cfa_offset 0
 200 0052 7047     		bx	lr
 201              	.L9:
 202              		.align	2
 203              	.L8:
 204 0054 00ED00E0 		.word	-536810240
 205 0058 00020040 		.word	1073742336
 206              		.cfi_endproc
 207              	.LFE197:
 209              		.section	.text.CLK_Idle,"ax",%progbits
 210              		.align	1
 211              		.global	CLK_Idle
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 215              		.fpu fpv4-sp-d16
 217              	CLK_Idle:
 218              	.LFB198:
  96:Drivers/Library/StdDriver/src/clk.c **** 
  97:Drivers/Library/StdDriver/src/clk.c **** /**
  98:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enter to Idle mode
  99:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 100:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 101:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function let system enter to Idle mode. \n
 102:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 103:Drivers/Library/StdDriver/src/clk.c ****   */
 104:Drivers/Library/StdDriver/src/clk.c **** void CLK_Idle(void)
 105:Drivers/Library/StdDriver/src/clk.c **** {
 219              		.loc 1 105 1
 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 0
 222              		@ frame_needed = 1, uses_anonymous_args = 0
 223              		@ link register save eliminated.
 224 0000 80B4     		push	{r7}
 225              	.LCFI13:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 7, -4
 228 0002 00AF     		add	r7, sp, #0
 229              	.LCFI14:
 230              		.cfi_def_cfa_register 7
 106:Drivers/Library/StdDriver/src/clk.c ****     /* Set the processor uses sleep as its low power mode */
 107:Drivers/Library/StdDriver/src/clk.c ****     SCB->SCR &= ~SCB_SCR_SLEEPDEEP_Msk;
 231              		.loc 1 107 14
 232 0004 084B     		ldr	r3, .L11
 233 0006 1B69     		ldr	r3, [r3, #16]
 234 0008 074A     		ldr	r2, .L11
 235 000a 23F00403 		bic	r3, r3, #4
 236 000e 1361     		str	r3, [r2, #16]
 108:Drivers/Library/StdDriver/src/clk.c **** 
 109:Drivers/Library/StdDriver/src/clk.c ****     /* Set chip in idle mode because of WFI command */
 110:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL &= ~CLK_PWRCTL_PDEN_Msk;
 237              		.loc 1 110 17
 238 0010 064B     		ldr	r3, .L11+4
 239 0012 1B68     		ldr	r3, [r3]
 240 0014 054A     		ldr	r2, .L11+4
 241 0016 23F08003 		bic	r3, r3, #128
ARM GAS  /tmp/cc3AHMLK.s 			page 7


 242 001a 1360     		str	r3, [r2]
 111:Drivers/Library/StdDriver/src/clk.c **** 
 112:Drivers/Library/StdDriver/src/clk.c ****     /* Chip enter idle mode after CPU run WFI instruction */
 113:Drivers/Library/StdDriver/src/clk.c ****     __WFI();
 243              		.loc 1 113 5
 244              		.syntax unified
 245              	@ 113 "Drivers/Library/StdDriver/src/clk.c" 1
 246 001c 30BF     		wfi
 247              	@ 0 "" 2
 114:Drivers/Library/StdDriver/src/clk.c **** }
 248              		.loc 1 114 1
 249              		.thumb
 250              		.syntax unified
 251 001e 00BF     		nop
 252 0020 BD46     		mov	sp, r7
 253              	.LCFI15:
 254              		.cfi_def_cfa_register 13
 255              		@ sp needed
 256 0022 5DF8047B 		ldr	r7, [sp], #4
 257              	.LCFI16:
 258              		.cfi_restore 7
 259              		.cfi_def_cfa_offset 0
 260 0026 7047     		bx	lr
 261              	.L12:
 262              		.align	2
 263              	.L11:
 264 0028 00ED00E0 		.word	-536810240
 265 002c 00020040 		.word	1073742336
 266              		.cfi_endproc
 267              	.LFE198:
 269              		.section	.text.CLK_GetHXTFreq,"ax",%progbits
 270              		.align	1
 271              		.global	CLK_GetHXTFreq
 272              		.syntax unified
 273              		.thumb
 274              		.thumb_func
 275              		.fpu fpv4-sp-d16
 277              	CLK_GetHXTFreq:
 278              	.LFB199:
 115:Drivers/Library/StdDriver/src/clk.c **** 
 116:Drivers/Library/StdDriver/src/clk.c **** /**
 117:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get external high speed crystal clock frequency
 118:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 119:Drivers/Library/StdDriver/src/clk.c ****   * @return     External high frequency crystal frequency
 120:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get external high frequency crystal frequency. The frequency unit is 
 121:Drivers/Library/StdDriver/src/clk.c ****   */
 122:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetHXTFreq(void)
 123:Drivers/Library/StdDriver/src/clk.c **** {
 279              		.loc 1 123 1
 280              		.cfi_startproc
 281              		@ args = 0, pretend = 0, frame = 8
 282              		@ frame_needed = 1, uses_anonymous_args = 0
 283              		@ link register save eliminated.
 284 0000 80B4     		push	{r7}
 285              	.LCFI17:
 286              		.cfi_def_cfa_offset 4
 287              		.cfi_offset 7, -4
ARM GAS  /tmp/cc3AHMLK.s 			page 8


 288 0002 83B0     		sub	sp, sp, #12
 289              	.LCFI18:
 290              		.cfi_def_cfa_offset 16
 291 0004 00AF     		add	r7, sp, #0
 292              	.LCFI19:
 293              		.cfi_def_cfa_register 7
 124:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 125:Drivers/Library/StdDriver/src/clk.c **** 
 126:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PWRCTL & CLK_PWRCTL_HXTEN_Msk) == CLK_PWRCTL_HXTEN_Msk)
 294              		.loc 1 126 12
 295 0006 094B     		ldr	r3, .L17
 296 0008 1B68     		ldr	r3, [r3]
 297              		.loc 1 126 21
 298 000a 03F00103 		and	r3, r3, #1
 299              		.loc 1 126 7
 300 000e 012B     		cmp	r3, #1
 301 0010 02D1     		bne	.L14
 127:Drivers/Library/StdDriver/src/clk.c ****     {
 128:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = __HXT;
 302              		.loc 1 128 17
 303 0012 074B     		ldr	r3, .L17+4
 304 0014 7B60     		str	r3, [r7, #4]
 305 0016 01E0     		b	.L15
 306              	.L14:
 129:Drivers/Library/StdDriver/src/clk.c ****     }
 130:Drivers/Library/StdDriver/src/clk.c ****     else
 131:Drivers/Library/StdDriver/src/clk.c ****     {
 132:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = 0UL;
 307              		.loc 1 132 17
 308 0018 0023     		movs	r3, #0
 309 001a 7B60     		str	r3, [r7, #4]
 310              	.L15:
 133:Drivers/Library/StdDriver/src/clk.c ****     }
 134:Drivers/Library/StdDriver/src/clk.c **** 
 135:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 311              		.loc 1 135 12
 312 001c 7B68     		ldr	r3, [r7, #4]
 136:Drivers/Library/StdDriver/src/clk.c **** }
 313              		.loc 1 136 1
 314 001e 1846     		mov	r0, r3
 315 0020 0C37     		adds	r7, r7, #12
 316              	.LCFI20:
 317              		.cfi_def_cfa_offset 4
 318 0022 BD46     		mov	sp, r7
 319              	.LCFI21:
 320              		.cfi_def_cfa_register 13
 321              		@ sp needed
 322 0024 5DF8047B 		ldr	r7, [sp], #4
 323              	.LCFI22:
 324              		.cfi_restore 7
 325              		.cfi_def_cfa_offset 0
 326 0028 7047     		bx	lr
 327              	.L18:
 328 002a 00BF     		.align	2
 329              	.L17:
 330 002c 00020040 		.word	1073742336
 331 0030 001BB700 		.word	12000000
ARM GAS  /tmp/cc3AHMLK.s 			page 9


 332              		.cfi_endproc
 333              	.LFE199:
 335              		.section	.text.CLK_GetLXTFreq,"ax",%progbits
 336              		.align	1
 337              		.global	CLK_GetLXTFreq
 338              		.syntax unified
 339              		.thumb
 340              		.thumb_func
 341              		.fpu fpv4-sp-d16
 343              	CLK_GetLXTFreq:
 344              	.LFB200:
 137:Drivers/Library/StdDriver/src/clk.c **** 
 138:Drivers/Library/StdDriver/src/clk.c **** 
 139:Drivers/Library/StdDriver/src/clk.c **** /**
 140:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get external low speed crystal clock frequency
 141:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 142:Drivers/Library/StdDriver/src/clk.c ****   * @return     External low speed crystal clock frequency
 143:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get external low frequency crystal frequency. The frequency unit is H
 144:Drivers/Library/StdDriver/src/clk.c ****   */
 145:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetLXTFreq(void)
 146:Drivers/Library/StdDriver/src/clk.c **** {
 345              		.loc 1 146 1
 346              		.cfi_startproc
 347              		@ args = 0, pretend = 0, frame = 8
 348              		@ frame_needed = 1, uses_anonymous_args = 0
 349              		@ link register save eliminated.
 350 0000 80B4     		push	{r7}
 351              	.LCFI23:
 352              		.cfi_def_cfa_offset 4
 353              		.cfi_offset 7, -4
 354 0002 83B0     		sub	sp, sp, #12
 355              	.LCFI24:
 356              		.cfi_def_cfa_offset 16
 357 0004 00AF     		add	r7, sp, #0
 358              	.LCFI25:
 359              		.cfi_def_cfa_register 7
 147:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 148:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PWRCTL & CLK_PWRCTL_LXTEN_Msk) == CLK_PWRCTL_LXTEN_Msk)
 360              		.loc 1 148 12
 361 0006 094B     		ldr	r3, .L23
 362 0008 1B68     		ldr	r3, [r3]
 363              		.loc 1 148 21
 364 000a 03F00203 		and	r3, r3, #2
 365              		.loc 1 148 7
 366 000e 022B     		cmp	r3, #2
 367 0010 03D1     		bne	.L20
 149:Drivers/Library/StdDriver/src/clk.c ****     {
 150:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = __LXT;
 368              		.loc 1 150 17
 369 0012 4FF40043 		mov	r3, #32768
 370 0016 7B60     		str	r3, [r7, #4]
 371 0018 01E0     		b	.L21
 372              	.L20:
 151:Drivers/Library/StdDriver/src/clk.c ****     }
 152:Drivers/Library/StdDriver/src/clk.c ****     else
 153:Drivers/Library/StdDriver/src/clk.c ****     {
 154:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = 0UL;
ARM GAS  /tmp/cc3AHMLK.s 			page 10


 373              		.loc 1 154 17
 374 001a 0023     		movs	r3, #0
 375 001c 7B60     		str	r3, [r7, #4]
 376              	.L21:
 155:Drivers/Library/StdDriver/src/clk.c ****     }
 156:Drivers/Library/StdDriver/src/clk.c **** 
 157:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 377              		.loc 1 157 12
 378 001e 7B68     		ldr	r3, [r7, #4]
 158:Drivers/Library/StdDriver/src/clk.c **** }
 379              		.loc 1 158 1
 380 0020 1846     		mov	r0, r3
 381 0022 0C37     		adds	r7, r7, #12
 382              	.LCFI26:
 383              		.cfi_def_cfa_offset 4
 384 0024 BD46     		mov	sp, r7
 385              	.LCFI27:
 386              		.cfi_def_cfa_register 13
 387              		@ sp needed
 388 0026 5DF8047B 		ldr	r7, [sp], #4
 389              	.LCFI28:
 390              		.cfi_restore 7
 391              		.cfi_def_cfa_offset 0
 392 002a 7047     		bx	lr
 393              	.L24:
 394              		.align	2
 395              	.L23:
 396 002c 00020040 		.word	1073742336
 397              		.cfi_endproc
 398              	.LFE200:
 400              		.section	.text.CLK_GetPCLK0Freq,"ax",%progbits
 401              		.align	1
 402              		.global	CLK_GetPCLK0Freq
 403              		.syntax unified
 404              		.thumb
 405              		.thumb_func
 406              		.fpu fpv4-sp-d16
 408              	CLK_GetPCLK0Freq:
 409              	.LFB201:
 159:Drivers/Library/StdDriver/src/clk.c **** 
 160:Drivers/Library/StdDriver/src/clk.c **** /**
 161:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get PCLK0 frequency
 162:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 163:Drivers/Library/StdDriver/src/clk.c ****   * @return     PCLK0 frequency
 164:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get PCLK0 frequency. The frequency unit is Hz.
 165:Drivers/Library/StdDriver/src/clk.c ****   */
 166:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPCLK0Freq(void)
 167:Drivers/Library/StdDriver/src/clk.c **** {
 410              		.loc 1 167 1
 411              		.cfi_startproc
 412              		@ args = 0, pretend = 0, frame = 8
 413              		@ frame_needed = 1, uses_anonymous_args = 0
 414 0000 80B5     		push	{r7, lr}
 415              	.LCFI29:
 416              		.cfi_def_cfa_offset 8
 417              		.cfi_offset 7, -8
 418              		.cfi_offset 14, -4
ARM GAS  /tmp/cc3AHMLK.s 			page 11


 419 0002 82B0     		sub	sp, sp, #8
 420              	.LCFI30:
 421              		.cfi_def_cfa_offset 16
 422 0004 00AF     		add	r7, sp, #0
 423              	.LCFI31:
 424              		.cfi_def_cfa_register 7
 168:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 169:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 425              		.loc 1 169 5
 426 0006 FFF7FEFF 		bl	SystemCoreClockUpdate
 170:Drivers/Library/StdDriver/src/clk.c **** 
 171:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV1)
 427              		.loc 1 171 12
 428 000a 1F4B     		ldr	r3, .L33
 429 000c 5B6B     		ldr	r3, [r3, #52]
 430              		.loc 1 171 22
 431 000e 03F00703 		and	r3, r3, #7
 432              		.loc 1 171 7
 433 0012 002B     		cmp	r3, #0
 434 0014 03D1     		bne	.L26
 172:Drivers/Library/StdDriver/src/clk.c ****     {
 173:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 435              		.loc 1 173 17
 436 0016 1D4B     		ldr	r3, .L33+4
 437 0018 1B68     		ldr	r3, [r3]
 438 001a 7B60     		str	r3, [r7, #4]
 439 001c 2EE0     		b	.L27
 440              	.L26:
 174:Drivers/Library/StdDriver/src/clk.c ****     }
 175:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV2)
 441              		.loc 1 175 17
 442 001e 1A4B     		ldr	r3, .L33
 443 0020 5B6B     		ldr	r3, [r3, #52]
 444              		.loc 1 175 27
 445 0022 03F00703 		and	r3, r3, #7
 446              		.loc 1 175 12
 447 0026 012B     		cmp	r3, #1
 448 0028 04D1     		bne	.L28
 176:Drivers/Library/StdDriver/src/clk.c ****     {
 177:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 2UL;
 449              		.loc 1 177 35
 450 002a 184B     		ldr	r3, .L33+4
 451 002c 1B68     		ldr	r3, [r3]
 452              		.loc 1 177 17
 453 002e 5B08     		lsrs	r3, r3, #1
 454 0030 7B60     		str	r3, [r7, #4]
 455 0032 23E0     		b	.L27
 456              	.L28:
 178:Drivers/Library/StdDriver/src/clk.c ****     }
 179:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV4)
 457              		.loc 1 179 17
 458 0034 144B     		ldr	r3, .L33
 459 0036 5B6B     		ldr	r3, [r3, #52]
 460              		.loc 1 179 27
 461 0038 03F00703 		and	r3, r3, #7
 462              		.loc 1 179 12
 463 003c 022B     		cmp	r3, #2
ARM GAS  /tmp/cc3AHMLK.s 			page 12


 464 003e 04D1     		bne	.L29
 180:Drivers/Library/StdDriver/src/clk.c ****     {
 181:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 4UL;
 465              		.loc 1 181 35
 466 0040 124B     		ldr	r3, .L33+4
 467 0042 1B68     		ldr	r3, [r3]
 468              		.loc 1 181 17
 469 0044 9B08     		lsrs	r3, r3, #2
 470 0046 7B60     		str	r3, [r7, #4]
 471 0048 18E0     		b	.L27
 472              	.L29:
 182:Drivers/Library/StdDriver/src/clk.c ****     }
 183:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV8)
 473              		.loc 1 183 17
 474 004a 0F4B     		ldr	r3, .L33
 475 004c 5B6B     		ldr	r3, [r3, #52]
 476              		.loc 1 183 27
 477 004e 03F00703 		and	r3, r3, #7
 478              		.loc 1 183 12
 479 0052 032B     		cmp	r3, #3
 480 0054 04D1     		bne	.L30
 184:Drivers/Library/StdDriver/src/clk.c ****     {
 185:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 8UL;
 481              		.loc 1 185 35
 482 0056 0D4B     		ldr	r3, .L33+4
 483 0058 1B68     		ldr	r3, [r3]
 484              		.loc 1 185 17
 485 005a DB08     		lsrs	r3, r3, #3
 486 005c 7B60     		str	r3, [r7, #4]
 487 005e 0DE0     		b	.L27
 488              	.L30:
 186:Drivers/Library/StdDriver/src/clk.c ****     }
 187:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB0DIV_Msk) == CLK_PCLKDIV_APB0DIV_DIV16)
 489              		.loc 1 187 17
 490 0060 094B     		ldr	r3, .L33
 491 0062 5B6B     		ldr	r3, [r3, #52]
 492              		.loc 1 187 27
 493 0064 03F00703 		and	r3, r3, #7
 494              		.loc 1 187 12
 495 0068 042B     		cmp	r3, #4
 496 006a 04D1     		bne	.L31
 188:Drivers/Library/StdDriver/src/clk.c ****     {
 189:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 16UL;
 497              		.loc 1 189 35
 498 006c 074B     		ldr	r3, .L33+4
 499 006e 1B68     		ldr	r3, [r3]
 500              		.loc 1 189 17
 501 0070 1B09     		lsrs	r3, r3, #4
 502 0072 7B60     		str	r3, [r7, #4]
 503 0074 02E0     		b	.L27
 504              	.L31:
 190:Drivers/Library/StdDriver/src/clk.c ****     }
 191:Drivers/Library/StdDriver/src/clk.c ****     else
 192:Drivers/Library/StdDriver/src/clk.c ****     {
 193:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 505              		.loc 1 193 17
 506 0076 054B     		ldr	r3, .L33+4
ARM GAS  /tmp/cc3AHMLK.s 			page 13


 507 0078 1B68     		ldr	r3, [r3]
 508 007a 7B60     		str	r3, [r7, #4]
 509              	.L27:
 194:Drivers/Library/StdDriver/src/clk.c ****     }
 195:Drivers/Library/StdDriver/src/clk.c **** 
 196:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 510              		.loc 1 196 12
 511 007c 7B68     		ldr	r3, [r7, #4]
 197:Drivers/Library/StdDriver/src/clk.c **** }
 512              		.loc 1 197 1
 513 007e 1846     		mov	r0, r3
 514 0080 0837     		adds	r7, r7, #8
 515              	.LCFI32:
 516              		.cfi_def_cfa_offset 8
 517 0082 BD46     		mov	sp, r7
 518              	.LCFI33:
 519              		.cfi_def_cfa_register 13
 520              		@ sp needed
 521 0084 80BD     		pop	{r7, pc}
 522              	.L34:
 523 0086 00BF     		.align	2
 524              	.L33:
 525 0088 00020040 		.word	1073742336
 526 008c 00000000 		.word	SystemCoreClock
 527              		.cfi_endproc
 528              	.LFE201:
 530              		.section	.text.CLK_GetPCLK1Freq,"ax",%progbits
 531              		.align	1
 532              		.global	CLK_GetPCLK1Freq
 533              		.syntax unified
 534              		.thumb
 535              		.thumb_func
 536              		.fpu fpv4-sp-d16
 538              	CLK_GetPCLK1Freq:
 539              	.LFB202:
 198:Drivers/Library/StdDriver/src/clk.c **** 
 199:Drivers/Library/StdDriver/src/clk.c **** 
 200:Drivers/Library/StdDriver/src/clk.c **** /**
 201:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get PCLK1 frequency
 202:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 203:Drivers/Library/StdDriver/src/clk.c ****   * @return     PCLK1 frequency
 204:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get PCLK1 frequency. The frequency unit is Hz.
 205:Drivers/Library/StdDriver/src/clk.c ****   */
 206:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPCLK1Freq(void)
 207:Drivers/Library/StdDriver/src/clk.c **** {
 540              		.loc 1 207 1
 541              		.cfi_startproc
 542              		@ args = 0, pretend = 0, frame = 8
 543              		@ frame_needed = 1, uses_anonymous_args = 0
 544 0000 80B5     		push	{r7, lr}
 545              	.LCFI34:
 546              		.cfi_def_cfa_offset 8
 547              		.cfi_offset 7, -8
 548              		.cfi_offset 14, -4
 549 0002 82B0     		sub	sp, sp, #8
 550              	.LCFI35:
 551              		.cfi_def_cfa_offset 16
ARM GAS  /tmp/cc3AHMLK.s 			page 14


 552 0004 00AF     		add	r7, sp, #0
 553              	.LCFI36:
 554              		.cfi_def_cfa_register 7
 208:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Freq;
 209:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 555              		.loc 1 209 5
 556 0006 FFF7FEFF 		bl	SystemCoreClockUpdate
 210:Drivers/Library/StdDriver/src/clk.c **** 
 211:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV1)
 557              		.loc 1 211 12
 558 000a 1F4B     		ldr	r3, .L43
 559 000c 5B6B     		ldr	r3, [r3, #52]
 560              		.loc 1 211 22
 561 000e 03F07003 		and	r3, r3, #112
 562              		.loc 1 211 7
 563 0012 002B     		cmp	r3, #0
 564 0014 03D1     		bne	.L36
 212:Drivers/Library/StdDriver/src/clk.c ****     {
 213:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 565              		.loc 1 213 17
 566 0016 1D4B     		ldr	r3, .L43+4
 567 0018 1B68     		ldr	r3, [r3]
 568 001a 7B60     		str	r3, [r7, #4]
 569 001c 2EE0     		b	.L37
 570              	.L36:
 214:Drivers/Library/StdDriver/src/clk.c ****     }
 215:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV2)
 571              		.loc 1 215 17
 572 001e 1A4B     		ldr	r3, .L43
 573 0020 5B6B     		ldr	r3, [r3, #52]
 574              		.loc 1 215 27
 575 0022 03F07003 		and	r3, r3, #112
 576              		.loc 1 215 12
 577 0026 102B     		cmp	r3, #16
 578 0028 04D1     		bne	.L38
 216:Drivers/Library/StdDriver/src/clk.c ****     {
 217:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 2UL;
 579              		.loc 1 217 35
 580 002a 184B     		ldr	r3, .L43+4
 581 002c 1B68     		ldr	r3, [r3]
 582              		.loc 1 217 17
 583 002e 5B08     		lsrs	r3, r3, #1
 584 0030 7B60     		str	r3, [r7, #4]
 585 0032 23E0     		b	.L37
 586              	.L38:
 218:Drivers/Library/StdDriver/src/clk.c ****     }
 219:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV4)
 587              		.loc 1 219 17
 588 0034 144B     		ldr	r3, .L43
 589 0036 5B6B     		ldr	r3, [r3, #52]
 590              		.loc 1 219 27
 591 0038 03F07003 		and	r3, r3, #112
 592              		.loc 1 219 12
 593 003c 202B     		cmp	r3, #32
 594 003e 04D1     		bne	.L39
 220:Drivers/Library/StdDriver/src/clk.c ****     {
 221:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 4UL;
ARM GAS  /tmp/cc3AHMLK.s 			page 15


 595              		.loc 1 221 35
 596 0040 124B     		ldr	r3, .L43+4
 597 0042 1B68     		ldr	r3, [r3]
 598              		.loc 1 221 17
 599 0044 9B08     		lsrs	r3, r3, #2
 600 0046 7B60     		str	r3, [r7, #4]
 601 0048 18E0     		b	.L37
 602              	.L39:
 222:Drivers/Library/StdDriver/src/clk.c ****     }
 223:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV8)
 603              		.loc 1 223 17
 604 004a 0F4B     		ldr	r3, .L43
 605 004c 5B6B     		ldr	r3, [r3, #52]
 606              		.loc 1 223 27
 607 004e 03F07003 		and	r3, r3, #112
 608              		.loc 1 223 12
 609 0052 302B     		cmp	r3, #48
 610 0054 04D1     		bne	.L40
 224:Drivers/Library/StdDriver/src/clk.c ****     {
 225:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 8UL;
 611              		.loc 1 225 35
 612 0056 0D4B     		ldr	r3, .L43+4
 613 0058 1B68     		ldr	r3, [r3]
 614              		.loc 1 225 17
 615 005a DB08     		lsrs	r3, r3, #3
 616 005c 7B60     		str	r3, [r7, #4]
 617 005e 0DE0     		b	.L37
 618              	.L40:
 226:Drivers/Library/StdDriver/src/clk.c ****     }
 227:Drivers/Library/StdDriver/src/clk.c ****     else if((CLK->PCLKDIV & CLK_PCLKDIV_APB1DIV_Msk) == CLK_PCLKDIV_APB1DIV_DIV16)
 619              		.loc 1 227 17
 620 0060 094B     		ldr	r3, .L43
 621 0062 5B6B     		ldr	r3, [r3, #52]
 622              		.loc 1 227 27
 623 0064 03F07003 		and	r3, r3, #112
 624              		.loc 1 227 12
 625 0068 402B     		cmp	r3, #64
 626 006a 04D1     		bne	.L41
 228:Drivers/Library/StdDriver/src/clk.c ****     {
 229:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock / 16UL;
 627              		.loc 1 229 35
 628 006c 074B     		ldr	r3, .L43+4
 629 006e 1B68     		ldr	r3, [r3]
 630              		.loc 1 229 17
 631 0070 1B09     		lsrs	r3, r3, #4
 632 0072 7B60     		str	r3, [r7, #4]
 633 0074 02E0     		b	.L37
 634              	.L41:
 230:Drivers/Library/StdDriver/src/clk.c ****     }
 231:Drivers/Library/StdDriver/src/clk.c ****     else
 232:Drivers/Library/StdDriver/src/clk.c ****     {
 233:Drivers/Library/StdDriver/src/clk.c ****         u32Freq = SystemCoreClock;
 635              		.loc 1 233 17
 636 0076 054B     		ldr	r3, .L43+4
 637 0078 1B68     		ldr	r3, [r3]
 638 007a 7B60     		str	r3, [r7, #4]
 639              	.L37:
ARM GAS  /tmp/cc3AHMLK.s 			page 16


 234:Drivers/Library/StdDriver/src/clk.c ****     }
 235:Drivers/Library/StdDriver/src/clk.c **** 
 236:Drivers/Library/StdDriver/src/clk.c ****     return u32Freq;
 640              		.loc 1 236 12
 641 007c 7B68     		ldr	r3, [r7, #4]
 237:Drivers/Library/StdDriver/src/clk.c **** }
 642              		.loc 1 237 1
 643 007e 1846     		mov	r0, r3
 644 0080 0837     		adds	r7, r7, #8
 645              	.LCFI37:
 646              		.cfi_def_cfa_offset 8
 647 0082 BD46     		mov	sp, r7
 648              	.LCFI38:
 649              		.cfi_def_cfa_register 13
 650              		@ sp needed
 651 0084 80BD     		pop	{r7, pc}
 652              	.L44:
 653 0086 00BF     		.align	2
 654              	.L43:
 655 0088 00020040 		.word	1073742336
 656 008c 00000000 		.word	SystemCoreClock
 657              		.cfi_endproc
 658              	.LFE202:
 660              		.section	.text.CLK_GetHCLKFreq,"ax",%progbits
 661              		.align	1
 662              		.global	CLK_GetHCLKFreq
 663              		.syntax unified
 664              		.thumb
 665              		.thumb_func
 666              		.fpu fpv4-sp-d16
 668              	CLK_GetHCLKFreq:
 669              	.LFB203:
 238:Drivers/Library/StdDriver/src/clk.c **** 
 239:Drivers/Library/StdDriver/src/clk.c **** 
 240:Drivers/Library/StdDriver/src/clk.c **** /**
 241:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get HCLK frequency
 242:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 243:Drivers/Library/StdDriver/src/clk.c ****   * @return     HCLK frequency
 244:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get HCLK frequency. The frequency unit is Hz.
 245:Drivers/Library/StdDriver/src/clk.c ****   */
 246:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetHCLKFreq(void)
 247:Drivers/Library/StdDriver/src/clk.c **** {
 670              		.loc 1 247 1
 671              		.cfi_startproc
 672              		@ args = 0, pretend = 0, frame = 0
 673              		@ frame_needed = 1, uses_anonymous_args = 0
 674 0000 80B5     		push	{r7, lr}
 675              	.LCFI39:
 676              		.cfi_def_cfa_offset 8
 677              		.cfi_offset 7, -8
 678              		.cfi_offset 14, -4
 679 0002 00AF     		add	r7, sp, #0
 680              	.LCFI40:
 681              		.cfi_def_cfa_register 7
 248:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 682              		.loc 1 248 5
 683 0004 FFF7FEFF 		bl	SystemCoreClockUpdate
ARM GAS  /tmp/cc3AHMLK.s 			page 17


 249:Drivers/Library/StdDriver/src/clk.c ****     return SystemCoreClock;
 684              		.loc 1 249 12
 685 0008 014B     		ldr	r3, .L47
 686 000a 1B68     		ldr	r3, [r3]
 250:Drivers/Library/StdDriver/src/clk.c **** }
 687              		.loc 1 250 1
 688 000c 1846     		mov	r0, r3
 689 000e 80BD     		pop	{r7, pc}
 690              	.L48:
 691              		.align	2
 692              	.L47:
 693 0010 00000000 		.word	SystemCoreClock
 694              		.cfi_endproc
 695              	.LFE203:
 697              		.section	.text.CLK_GetCPUFreq,"ax",%progbits
 698              		.align	1
 699              		.global	CLK_GetCPUFreq
 700              		.syntax unified
 701              		.thumb
 702              		.thumb_func
 703              		.fpu fpv4-sp-d16
 705              	CLK_GetCPUFreq:
 706              	.LFB204:
 251:Drivers/Library/StdDriver/src/clk.c **** 
 252:Drivers/Library/StdDriver/src/clk.c **** 
 253:Drivers/Library/StdDriver/src/clk.c **** /**
 254:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get CPU frequency
 255:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 256:Drivers/Library/StdDriver/src/clk.c ****   * @return     CPU frequency
 257:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get CPU frequency. The frequency unit is Hz.
 258:Drivers/Library/StdDriver/src/clk.c ****   */
 259:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetCPUFreq(void)
 260:Drivers/Library/StdDriver/src/clk.c **** {
 707              		.loc 1 260 1
 708              		.cfi_startproc
 709              		@ args = 0, pretend = 0, frame = 0
 710              		@ frame_needed = 1, uses_anonymous_args = 0
 711 0000 80B5     		push	{r7, lr}
 712              	.LCFI41:
 713              		.cfi_def_cfa_offset 8
 714              		.cfi_offset 7, -8
 715              		.cfi_offset 14, -4
 716 0002 00AF     		add	r7, sp, #0
 717              	.LCFI42:
 718              		.cfi_def_cfa_register 7
 261:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 719              		.loc 1 261 5
 720 0004 FFF7FEFF 		bl	SystemCoreClockUpdate
 262:Drivers/Library/StdDriver/src/clk.c ****     return SystemCoreClock;
 721              		.loc 1 262 12
 722 0008 014B     		ldr	r3, .L51
 723 000a 1B68     		ldr	r3, [r3]
 263:Drivers/Library/StdDriver/src/clk.c **** }
 724              		.loc 1 263 1
 725 000c 1846     		mov	r0, r3
 726 000e 80BD     		pop	{r7, pc}
 727              	.L52:
ARM GAS  /tmp/cc3AHMLK.s 			page 18


 728              		.align	2
 729              	.L51:
 730 0010 00000000 		.word	SystemCoreClock
 731              		.cfi_endproc
 732              	.LFE204:
 734              		.section	.text.CLK_SetCoreClock,"ax",%progbits
 735              		.align	1
 736              		.global	CLK_SetCoreClock
 737              		.syntax unified
 738              		.thumb
 739              		.thumb_func
 740              		.fpu fpv4-sp-d16
 742              	CLK_SetCoreClock:
 743              	.LFB205:
 264:Drivers/Library/StdDriver/src/clk.c **** 
 265:Drivers/Library/StdDriver/src/clk.c **** 
 266:Drivers/Library/StdDriver/src/clk.c **** /**
 267:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Set HCLK frequency
 268:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32Hclk is HCLK frequency. The range of u32Hclk is running up to 192MHz.
 269:Drivers/Library/StdDriver/src/clk.c ****   * @return     HCLK frequency
 270:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to set HCLK frequency. The frequency unit is Hz. \n
 271:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 272:Drivers/Library/StdDriver/src/clk.c ****   */
 273:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_SetCoreClock(uint32_t u32Hclk)
 274:Drivers/Library/StdDriver/src/clk.c **** {
 744              		.loc 1 274 1
 745              		.cfi_startproc
 746              		@ args = 0, pretend = 0, frame = 16
 747              		@ frame_needed = 1, uses_anonymous_args = 0
 748 0000 80B5     		push	{r7, lr}
 749              	.LCFI43:
 750              		.cfi_def_cfa_offset 8
 751              		.cfi_offset 7, -8
 752              		.cfi_offset 14, -4
 753 0002 84B0     		sub	sp, sp, #16
 754              	.LCFI44:
 755              		.cfi_def_cfa_offset 24
 756 0004 00AF     		add	r7, sp, #0
 757              	.LCFI45:
 758              		.cfi_def_cfa_register 7
 759 0006 7860     		str	r0, [r7, #4]
 275:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32HIRCSTB;
 276:Drivers/Library/StdDriver/src/clk.c **** 
 277:Drivers/Library/StdDriver/src/clk.c ****     /* Read HIRC clock source stable flag */
 278:Drivers/Library/StdDriver/src/clk.c ****     u32HIRCSTB = CLK->STATUS & CLK_STATUS_HIRCSTB_Msk;
 760              		.loc 1 278 21
 761 0008 244B     		ldr	r3, .L59
 762 000a 1B6D     		ldr	r3, [r3, #80]
 763              		.loc 1 278 16
 764 000c 03F01003 		and	r3, r3, #16
 765 0010 FB60     		str	r3, [r7, #12]
 279:Drivers/Library/StdDriver/src/clk.c **** 
 280:Drivers/Library/StdDriver/src/clk.c ****     /* The range of u32Hclk is running up to 192 MHz */
 281:Drivers/Library/StdDriver/src/clk.c ****     if(u32Hclk > FREQ_192MHZ)
 766              		.loc 1 281 7
 767 0012 7B68     		ldr	r3, [r7, #4]
 768 0014 224A     		ldr	r2, .L59+4
ARM GAS  /tmp/cc3AHMLK.s 			page 19


 769 0016 9342     		cmp	r3, r2
 770 0018 01D9     		bls	.L54
 282:Drivers/Library/StdDriver/src/clk.c ****     {
 283:Drivers/Library/StdDriver/src/clk.c ****         u32Hclk = FREQ_192MHZ;
 771              		.loc 1 283 17
 772 001a 214B     		ldr	r3, .L59+4
 773 001c 7B60     		str	r3, [r7, #4]
 774              	.L54:
 284:Drivers/Library/StdDriver/src/clk.c ****     }
 285:Drivers/Library/StdDriver/src/clk.c **** 
 286:Drivers/Library/StdDriver/src/clk.c ****     /* Switch HCLK clock source to HIRC clock for safe */
 287:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= CLK_PWRCTL_HIRCEN_Msk;
 775              		.loc 1 287 17
 776 001e 1F4B     		ldr	r3, .L59
 777 0020 1B68     		ldr	r3, [r3]
 778 0022 1E4A     		ldr	r2, .L59
 779 0024 43F00403 		orr	r3, r3, #4
 780 0028 1360     		str	r3, [r2]
 288:Drivers/Library/StdDriver/src/clk.c ****     CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
 781              		.loc 1 288 5
 782 002a 1020     		movs	r0, #16
 783 002c FFF7FEFF 		bl	CLK_WaitClockReady
 289:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 |= CLK_CLKSEL0_HCLKSEL_Msk;
 784              		.loc 1 289 18
 785 0030 1A4B     		ldr	r3, .L59
 786 0032 1B69     		ldr	r3, [r3, #16]
 787 0034 194A     		ldr	r2, .L59
 788 0036 43F00703 		orr	r3, r3, #7
 789 003a 1361     		str	r3, [r2, #16]
 290:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKDIV0 &= (~CLK_CLKDIV0_HCLKDIV_Msk);
 790              		.loc 1 290 18
 791 003c 174B     		ldr	r3, .L59
 792 003e 1B6A     		ldr	r3, [r3, #32]
 793 0040 164A     		ldr	r2, .L59
 794 0042 23F00F03 		bic	r3, r3, #15
 795 0046 1362     		str	r3, [r2, #32]
 291:Drivers/Library/StdDriver/src/clk.c **** 
 292:Drivers/Library/StdDriver/src/clk.c ****     /* Configure PLL setting if HXT clock is enabled */
 293:Drivers/Library/StdDriver/src/clk.c ****     if((CLK->PWRCTL & CLK_PWRCTL_HXTEN_Msk) == CLK_PWRCTL_HXTEN_Msk)
 796              		.loc 1 293 12
 797 0048 144B     		ldr	r3, .L59
 798 004a 1B68     		ldr	r3, [r3]
 799              		.loc 1 293 21
 800 004c 03F00103 		and	r3, r3, #1
 801              		.loc 1 293 7
 802 0050 012B     		cmp	r3, #1
 803 0052 05D1     		bne	.L55
 294:Drivers/Library/StdDriver/src/clk.c ****     {
 295:Drivers/Library/StdDriver/src/clk.c ****         u32Hclk = CLK_EnablePLL(CLK_PLLCTL_PLLSRC_HXT, u32Hclk);
 804              		.loc 1 295 19
 805 0054 7968     		ldr	r1, [r7, #4]
 806 0056 0020     		movs	r0, #0
 807 0058 FFF7FEFF 		bl	CLK_EnablePLL
 808 005c 7860     		str	r0, [r7, #4]
 809 005e 0AE0     		b	.L56
 810              	.L55:
 296:Drivers/Library/StdDriver/src/clk.c ****     }
ARM GAS  /tmp/cc3AHMLK.s 			page 20


 297:Drivers/Library/StdDriver/src/clk.c ****     /* Configure PLL setting if HXT clock is not enabled */
 298:Drivers/Library/StdDriver/src/clk.c ****     else
 299:Drivers/Library/StdDriver/src/clk.c ****     {
 300:Drivers/Library/StdDriver/src/clk.c ****         u32Hclk = CLK_EnablePLL(CLK_PLLCTL_PLLSRC_HIRC, u32Hclk);
 811              		.loc 1 300 19
 812 0060 7968     		ldr	r1, [r7, #4]
 813 0062 4FF40020 		mov	r0, #524288
 814 0066 FFF7FEFF 		bl	CLK_EnablePLL
 815 006a 7860     		str	r0, [r7, #4]
 301:Drivers/Library/StdDriver/src/clk.c **** 
 302:Drivers/Library/StdDriver/src/clk.c ****         /* Read HIRC clock source stable flag */
 303:Drivers/Library/StdDriver/src/clk.c ****         u32HIRCSTB = CLK->STATUS & CLK_STATUS_HIRCSTB_Msk;
 816              		.loc 1 303 25
 817 006c 0B4B     		ldr	r3, .L59
 818 006e 1B6D     		ldr	r3, [r3, #80]
 819              		.loc 1 303 20
 820 0070 03F01003 		and	r3, r3, #16
 821 0074 FB60     		str	r3, [r7, #12]
 822              	.L56:
 304:Drivers/Library/StdDriver/src/clk.c ****     }
 305:Drivers/Library/StdDriver/src/clk.c **** 
 306:Drivers/Library/StdDriver/src/clk.c ****     /* Select HCLK clock source to PLL,
 307:Drivers/Library/StdDriver/src/clk.c ****        and update system core clock
 308:Drivers/Library/StdDriver/src/clk.c ****     */
 309:Drivers/Library/StdDriver/src/clk.c ****     CLK_SetHCLK(CLK_CLKSEL0_HCLKSEL_PLL, CLK_CLKDIV0_HCLK(1UL));
 823              		.loc 1 309 5
 824 0076 0021     		movs	r1, #0
 825 0078 0220     		movs	r0, #2
 826 007a FFF7FEFF 		bl	CLK_SetHCLK
 310:Drivers/Library/StdDriver/src/clk.c **** 
 311:Drivers/Library/StdDriver/src/clk.c ****     /* Disable HIRC if HIRC is disabled before setting core clock */
 312:Drivers/Library/StdDriver/src/clk.c ****     if(u32HIRCSTB == 0UL)
 827              		.loc 1 312 7
 828 007e FB68     		ldr	r3, [r7, #12]
 829 0080 002B     		cmp	r3, #0
 830 0082 05D1     		bne	.L57
 313:Drivers/Library/StdDriver/src/clk.c ****     {
 314:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL &= ~CLK_PWRCTL_HIRCEN_Msk;
 831              		.loc 1 314 21
 832 0084 054B     		ldr	r3, .L59
 833 0086 1B68     		ldr	r3, [r3]
 834 0088 044A     		ldr	r2, .L59
 835 008a 23F00403 		bic	r3, r3, #4
 836 008e 1360     		str	r3, [r2]
 837              	.L57:
 315:Drivers/Library/StdDriver/src/clk.c ****     }
 316:Drivers/Library/StdDriver/src/clk.c **** 
 317:Drivers/Library/StdDriver/src/clk.c ****     /* Return actually HCLK frequency is PLL frequency divide 1 */
 318:Drivers/Library/StdDriver/src/clk.c ****     return u32Hclk;
 838              		.loc 1 318 12
 839 0090 7B68     		ldr	r3, [r7, #4]
 319:Drivers/Library/StdDriver/src/clk.c **** }
 840              		.loc 1 319 1
 841 0092 1846     		mov	r0, r3
 842 0094 1037     		adds	r7, r7, #16
 843              	.LCFI46:
 844              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc3AHMLK.s 			page 21


 845 0096 BD46     		mov	sp, r7
 846              	.LCFI47:
 847              		.cfi_def_cfa_register 13
 848              		@ sp needed
 849 0098 80BD     		pop	{r7, pc}
 850              	.L60:
 851 009a 00BF     		.align	2
 852              	.L59:
 853 009c 00020040 		.word	1073742336
 854 00a0 00B0710B 		.word	192000000
 855              		.cfi_endproc
 856              	.LFE205:
 858              		.section	.text.CLK_SetHCLK,"ax",%progbits
 859              		.align	1
 860              		.global	CLK_SetHCLK
 861              		.syntax unified
 862              		.thumb
 863              		.thumb_func
 864              		.fpu fpv4-sp-d16
 866              	CLK_SetHCLK:
 867              	.LFB206:
 320:Drivers/Library/StdDriver/src/clk.c **** 
 321:Drivers/Library/StdDriver/src/clk.c **** /**
 322:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function set HCLK clock source and HCLK clock divider
 323:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is HCLK clock source. Including :
 324:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_HXT
 325:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_LXT
 326:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_PLL
 327:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_LIRC
 328:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_HCLKSEL_HIRC
 329:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDiv is HCLK clock divider. Including :
 330:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKDIV0_HCLK(x)
 331:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 332:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set HCLK clock source and HCLK clock divider. \n
 333:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 334:Drivers/Library/StdDriver/src/clk.c ****   */
 335:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetHCLK(uint32_t u32ClkSrc, uint32_t u32ClkDiv)
 336:Drivers/Library/StdDriver/src/clk.c **** {
 868              		.loc 1 336 1
 869              		.cfi_startproc
 870              		@ args = 0, pretend = 0, frame = 16
 871              		@ frame_needed = 1, uses_anonymous_args = 0
 872 0000 80B5     		push	{r7, lr}
 873              	.LCFI48:
 874              		.cfi_def_cfa_offset 8
 875              		.cfi_offset 7, -8
 876              		.cfi_offset 14, -4
 877 0002 84B0     		sub	sp, sp, #16
 878              	.LCFI49:
 879              		.cfi_def_cfa_offset 24
 880 0004 00AF     		add	r7, sp, #0
 881              	.LCFI50:
 882              		.cfi_def_cfa_register 7
 883 0006 7860     		str	r0, [r7, #4]
 884 0008 3960     		str	r1, [r7]
 337:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32HIRCSTB;
 338:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/cc3AHMLK.s 			page 22


 339:Drivers/Library/StdDriver/src/clk.c ****     /* Read HIRC clock source stable flag */
 340:Drivers/Library/StdDriver/src/clk.c ****     u32HIRCSTB = CLK->STATUS & CLK_STATUS_HIRCSTB_Msk;
 885              		.loc 1 340 21
 886 000a 194B     		ldr	r3, .L64
 887 000c 1B6D     		ldr	r3, [r3, #80]
 888              		.loc 1 340 16
 889 000e 03F01003 		and	r3, r3, #16
 890 0012 FB60     		str	r3, [r7, #12]
 341:Drivers/Library/StdDriver/src/clk.c **** 
 342:Drivers/Library/StdDriver/src/clk.c ****     /* Switch to HIRC for Safe. Avoid HCLK too high when applying new divider. */
 343:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= CLK_PWRCTL_HIRCEN_Msk;
 891              		.loc 1 343 17
 892 0014 164B     		ldr	r3, .L64
 893 0016 1B68     		ldr	r3, [r3]
 894 0018 154A     		ldr	r2, .L64
 895 001a 43F00403 		orr	r3, r3, #4
 896 001e 1360     		str	r3, [r2]
 344:Drivers/Library/StdDriver/src/clk.c ****     CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
 897              		.loc 1 344 5
 898 0020 1020     		movs	r0, #16
 899 0022 FFF7FEFF 		bl	CLK_WaitClockReady
 345:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_HCLKSEL_Msk)) | CLK_CLKSEL0_HCLKSEL_HIRC;
 900              		.loc 1 345 24
 901 0026 124B     		ldr	r3, .L64
 902 0028 1B69     		ldr	r3, [r3, #16]
 903              		.loc 1 345 8
 904 002a 114A     		ldr	r2, .L64
 905              		.loc 1 345 64
 906 002c 43F00703 		orr	r3, r3, #7
 907              		.loc 1 345 18
 908 0030 1361     		str	r3, [r2, #16]
 346:Drivers/Library/StdDriver/src/clk.c **** 
 347:Drivers/Library/StdDriver/src/clk.c ****     /* Apply new Divider */
 348:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKDIV0 = (CLK->CLKDIV0 & (~CLK_CLKDIV0_HCLKDIV_Msk)) | u32ClkDiv;
 909              		.loc 1 348 24
 910 0032 0F4B     		ldr	r3, .L64
 911 0034 1B6A     		ldr	r3, [r3, #32]
 912              		.loc 1 348 34
 913 0036 23F00F02 		bic	r2, r3, #15
 914              		.loc 1 348 8
 915 003a 0D49     		ldr	r1, .L64
 916              		.loc 1 348 64
 917 003c 3B68     		ldr	r3, [r7]
 918 003e 1343     		orrs	r3, r3, r2
 919              		.loc 1 348 18
 920 0040 0B62     		str	r3, [r1, #32]
 349:Drivers/Library/StdDriver/src/clk.c **** 
 350:Drivers/Library/StdDriver/src/clk.c ****     /* Switch HCLK to new HCLK source */
 351:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 = (CLK->CLKSEL0 & (~CLK_CLKSEL0_HCLKSEL_Msk)) | u32ClkSrc;
 921              		.loc 1 351 24
 922 0042 0B4B     		ldr	r3, .L64
 923 0044 1B69     		ldr	r3, [r3, #16]
 924              		.loc 1 351 34
 925 0046 23F00702 		bic	r2, r3, #7
 926              		.loc 1 351 8
 927 004a 0949     		ldr	r1, .L64
 928              		.loc 1 351 64
ARM GAS  /tmp/cc3AHMLK.s 			page 23


 929 004c 7B68     		ldr	r3, [r7, #4]
 930 004e 1343     		orrs	r3, r3, r2
 931              		.loc 1 351 18
 932 0050 0B61     		str	r3, [r1, #16]
 352:Drivers/Library/StdDriver/src/clk.c **** 
 353:Drivers/Library/StdDriver/src/clk.c ****     /* Update System Core Clock */
 354:Drivers/Library/StdDriver/src/clk.c ****     SystemCoreClockUpdate();
 933              		.loc 1 354 5
 934 0052 FFF7FEFF 		bl	SystemCoreClockUpdate
 355:Drivers/Library/StdDriver/src/clk.c **** 
 356:Drivers/Library/StdDriver/src/clk.c ****     /* Disable HIRC if HIRC is disabled before switching HCLK source */
 357:Drivers/Library/StdDriver/src/clk.c ****     if(u32HIRCSTB == 0UL)
 935              		.loc 1 357 7
 936 0056 FB68     		ldr	r3, [r7, #12]
 937 0058 002B     		cmp	r3, #0
 938 005a 05D1     		bne	.L63
 358:Drivers/Library/StdDriver/src/clk.c ****     {
 359:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL &= ~CLK_PWRCTL_HIRCEN_Msk;
 939              		.loc 1 359 21
 940 005c 044B     		ldr	r3, .L64
 941 005e 1B68     		ldr	r3, [r3]
 942 0060 034A     		ldr	r2, .L64
 943 0062 23F00403 		bic	r3, r3, #4
 944 0066 1360     		str	r3, [r2]
 945              	.L63:
 360:Drivers/Library/StdDriver/src/clk.c ****     }
 361:Drivers/Library/StdDriver/src/clk.c **** }
 946              		.loc 1 361 1
 947 0068 00BF     		nop
 948 006a 1037     		adds	r7, r7, #16
 949              	.LCFI51:
 950              		.cfi_def_cfa_offset 8
 951 006c BD46     		mov	sp, r7
 952              	.LCFI52:
 953              		.cfi_def_cfa_register 13
 954              		@ sp needed
 955 006e 80BD     		pop	{r7, pc}
 956              	.L65:
 957              		.align	2
 958              	.L64:
 959 0070 00020040 		.word	1073742336
 960              		.cfi_endproc
 961              	.LFE206:
 963              		.section	.text.CLK_SetModuleClock,"ax",%progbits
 964              		.align	1
 965              		.global	CLK_SetModuleClock
 966              		.syntax unified
 967              		.thumb
 968              		.thumb_func
 969              		.fpu fpv4-sp-d16
 971              	CLK_SetModuleClock:
 972              	.LFB207:
 362:Drivers/Library/StdDriver/src/clk.c **** 
 363:Drivers/Library/StdDriver/src/clk.c **** /**
 364:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function set selected module clock source and module clock divider
 365:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index.
 366:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is module clock source.
ARM GAS  /tmp/cc3AHMLK.s 			page 24


 367:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkDiv is module clock divider.
 368:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 369:Drivers/Library/StdDriver/src/clk.c ****   * @details    Valid parameter combinations listed in following table:
 370:Drivers/Library/StdDriver/src/clk.c ****   *
 371:Drivers/Library/StdDriver/src/clk.c ****   * |Module index        |Clock source                           |Divider                        |
 372:Drivers/Library/StdDriver/src/clk.c ****   * | :----------------  | :-----------------------------------  | :--------------------------   |
 373:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_HXT           |\ref CLK_CLKDIV3_CCAP(x)       |
 374:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_PLL           |\ref CLK_CLKDIV3_CCAP(x)       |
 375:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_HIRC          |\ref CLK_CLKDIV3_CCAP(x)       |
 376:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CCAP_MODULE    |\ref CLK_CLKSEL0_CCAPSEL_HCLK          |\ref CLK_CLKDIV3_CCAP(x)       |
 377:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_HXT           |\ref CLK_CLKDIV0_SDH0(x)       |
 378:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_PLL           |\ref CLK_CLKDIV0_SDH0(x)       |
 379:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_HIRC          |\ref CLK_CLKDIV0_SDH0(x)       |
 380:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH0_MODULE    |\ref CLK_CLKSEL0_SDH0SEL_HCLK          |\ref CLK_CLKDIV0_SDH0(x)       |
 381:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_HXT           |\ref CLK_CLKDIV3_SDH1(x)       |
 382:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_PLL           |\ref CLK_CLKDIV3_SDH1(x)       |
 383:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_HIRC          |\ref CLK_CLKDIV3_SDH1(x)       |
 384:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SDH1_MODULE    |\ref CLK_CLKSEL0_SDH1SEL_HCLK          |\ref CLK_CLKDIV3_SDH1(x)       |
 385:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WDT_MODULE     |\ref CLK_CLKSEL1_WDTSEL_LXT            | x                             |
 386:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WDT_MODULE     |\ref CLK_CLKSEL1_WDTSEL_LIRC           | x                             |
 387:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WDT_MODULE     |\ref CLK_CLKSEL1_WDTSEL_HCLK_DIV2048   | x                             |
 388:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_HXT           | x                             |
 389:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_LXT           | x                             |
 390:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_LIRC          | x                             |
 391:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_HIRC          | x                             |
 392:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_PCLK0         | x                             |
 393:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR0_MODULE    |\ref CLK_CLKSEL1_TMR0SEL_EXT           | x                             |
 394:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_HXT           | x                             |
 395:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_LXT           | x                             |
 396:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_LIRC          | x                             |
 397:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_HIRC          | x                             |
 398:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_PCLK0         | x                             |
 399:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR1_MODULE    |\ref CLK_CLKSEL1_TMR1SEL_EXT           | x                             |
 400:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_HXT           | x                             |
 401:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_LXT           | x                             |
 402:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_LIRC          | x                             |
 403:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_HIRC          | x                             |
 404:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_PCLK1         | x                             |
 405:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR2_MODULE    |\ref CLK_CLKSEL1_TMR2SEL_EXT           | x                             |
 406:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_HXT           | x                             |
 407:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_LXT           | x                             |
 408:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_LIRC          | x                             |
 409:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_HIRC          | x                             |
 410:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_PCLK1         | x                             |
 411:Drivers/Library/StdDriver/src/clk.c ****   * |\ref TMR3_MODULE    |\ref CLK_CLKSEL1_TMR3SEL_EXT           | x                             |
 412:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_HXT          |\ref CLK_CLKDIV0_UART0(x)      |
 413:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_LXT          |\ref CLK_CLKDIV0_UART0(x)      |
 414:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_PLL          |\ref CLK_CLKDIV0_UART0(x)      |
 415:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART0_MODULE   |\ref CLK_CLKSEL1_UART0SEL_HIRC         |\ref CLK_CLKDIV0_UART0(x)      |
 416:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_HXT          |\ref CLK_CLKDIV0_UART1(x)      |
 417:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_LXT          |\ref CLK_CLKDIV0_UART1(x)      |
 418:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_PLL          |\ref CLK_CLKDIV0_UART1(x)      |
 419:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART1_MODULE   |\ref CLK_CLKSEL1_UART1SEL_HIRC         |\ref CLK_CLKDIV0_UART1(x)      |
 420:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_HXT           | x                             |
 421:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_LXT           | x                             |
 422:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_HIRC          | x                             |
 423:Drivers/Library/StdDriver/src/clk.c ****   * |\ref CLKO_MODULE    |\ref CLK_CLKSEL1_CLKOSEL_HCLK          | x                             |
ARM GAS  /tmp/cc3AHMLK.s 			page 25


 424:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WWDT_MODULE    |\ref CLK_CLKSEL1_WWDTSEL_LIRC          | x                             |
 425:Drivers/Library/StdDriver/src/clk.c ****   * |\ref WWDT_MODULE    |\ref CLK_CLKSEL1_WWDTSEL_HCLK_DIV2048  | x                             |
 426:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM0_MODULE   |\ref CLK_CLKSEL2_EPWM0SEL_PLL          | x                             |
 427:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM0_MODULE   |\ref CLK_CLKSEL2_EPWM0SEL_PCLK0        | x                             |
 428:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM1_MODULE   |\ref CLK_CLKSEL2_EPWM1SEL_PLL          | x                             |
 429:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EPWM1_MODULE   |\ref CLK_CLKSEL2_EPWM1SEL_PCLK1        | x                             |
 430:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_HXT          | x                             |
 431:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_PLL          | x                             |
 432:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_HIRC         | x                             |
 433:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI0_MODULE   |\ref CLK_CLKSEL2_QSPI0SEL_PCLK0        | x                             |
 434:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_HXT           | x                             |
 435:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_PLL           | x                             |
 436:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_HIRC          | x                             |
 437:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI0_MODULE    |\ref CLK_CLKSEL2_SPI0SEL_PCLK1         | x                             |
 438:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM0_MODULE   |\ref CLK_CLKSEL2_BPWM0SEL_PLL          | x                             |
 439:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM0_MODULE   |\ref CLK_CLKSEL2_BPWM0SEL_PCLK0        | x                             |
 440:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM1_MODULE   |\ref CLK_CLKSEL2_BPWM1SEL_PLL          | x                             |
 441:Drivers/Library/StdDriver/src/clk.c ****   * |\ref BPWM1_MODULE   |\ref CLK_CLKSEL2_BPWM1SEL_PCLK1        | x                             |
 442:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_HXT           | x                             |
 443:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_PLL           | x                             |
 444:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_HIRC          | x                             |
 445:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI1_MODULE    |\ref CLK_CLKSEL2_SPI1SEL_PCLK0         | x                             |
 446:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_HXT           | x                             |
 447:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_PLL           | x                             |
 448:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_HIRC          | x                             |
 449:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI2_MODULE    |\ref CLK_CLKSEL2_SPI2SEL_PCLK1         | x                             |
 450:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_HXT           | x                             |
 451:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_PLL           | x                             |
 452:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_HIRC          | x                             |
 453:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SPI3_MODULE    |\ref CLK_CLKSEL2_SPI3SEL_PCLK0         | x                             |
 454:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_HXT            |\ref CLK_CLKDIV1_SC0(x)        |
 455:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_PLL            |\ref CLK_CLKDIV1_SC0(x)        |
 456:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_HIRC           |\ref CLK_CLKDIV1_SC0(x)        |
 457:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC0_MODULE     |\ref CLK_CLKSEL3_SC0SEL_PCLK0          |\ref CLK_CLKDIV1_SC0(x)        |
 458:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_HXT            |\ref CLK_CLKDIV1_SC1(x)        |
 459:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_PLL            |\ref CLK_CLKDIV1_SC1(x)        |
 460:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_HIRC           |\ref CLK_CLKDIV1_SC1(x)        |
 461:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC1_MODULE     |\ref CLK_CLKSEL3_SC1SEL_PCLK1          |\ref CLK_CLKDIV1_SC1(x)        |
 462:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_HXT            |\ref CLK_CLKDIV1_SC2(x)        |
 463:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_PLL            |\ref CLK_CLKDIV1_SC2(x)        |
 464:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_HIRC           |\ref CLK_CLKDIV1_SC2(x)        |
 465:Drivers/Library/StdDriver/src/clk.c ****   * |\ref SC2_MODULE     |\ref CLK_CLKSEL3_SC2SEL_PCLK0          |\ref CLK_CLKDIV1_SC2(x)        |
 466:Drivers/Library/StdDriver/src/clk.c ****   * |\ref RTC_MODULE     |\ref CLK_CLKSEL3_RTCSEL_LXT            | x                             |
 467:Drivers/Library/StdDriver/src/clk.c ****   * |\ref RTC_MODULE     |\ref CLK_CLKSEL3_RTCSEL_LIRC           | x                             |
 468:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_HXT          | x                             |
 469:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_PLL          | x                             |
 470:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_HIRC         | x                             |
 471:Drivers/Library/StdDriver/src/clk.c ****   * |\ref QSPI1_MODULE   |\ref CLK_CLKSEL3_QSPI1SEL_PCLK1        | x                             |
 472:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_HXT           |\ref CLK_CLKDIV2_I2S0(x)       |
 473:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_PLL           |\ref CLK_CLKDIV2_I2S0(x)       |
 474:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_HIRC          |\ref CLK_CLKDIV2_I2S0(x)       |
 475:Drivers/Library/StdDriver/src/clk.c ****   * |\ref I2S0_MODULE    |\ref CLK_CLKSEL3_I2S0SEL_PCLK0         |\ref CLK_CLKDIV2_I2S0(x)       |
 476:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_HXT          |\ref CLK_CLKDIV4_UART6(x)      |
 477:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_LXT          |\ref CLK_CLKDIV4_UART6(x)      |
 478:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_PLL          |\ref CLK_CLKDIV4_UART6(x)      |
 479:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART6_MODULE   |\ref CLK_CLKSEL3_UART6SEL_HIRC         |\ref CLK_CLKDIV4_UART6(x)      |
 480:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_HXT          |\ref CLK_CLKDIV4_UART7(x)      |
ARM GAS  /tmp/cc3AHMLK.s 			page 26


 481:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_LXT          |\ref CLK_CLKDIV4_UART7(x)      |
 482:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_PLL          |\ref CLK_CLKDIV4_UART7(x)      |
 483:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART7_MODULE   |\ref CLK_CLKSEL3_UART7SEL_HIRC         |\ref CLK_CLKDIV4_UART7(x)      |
 484:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_HXT          |\ref CLK_CLKDIV4_UART2(x)      |
 485:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_LXT          |\ref CLK_CLKDIV4_UART2(x)      |
 486:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_PLL          |\ref CLK_CLKDIV4_UART2(x)      |
 487:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART2_MODULE   |\ref CLK_CLKSEL3_UART2SEL_HIRC         |\ref CLK_CLKDIV4_UART2(x)      |
 488:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_HXT          |\ref CLK_CLKDIV4_UART3(x)      |
 489:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_LXT          |\ref CLK_CLKDIV4_UART3(x)      |
 490:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_PLL          |\ref CLK_CLKDIV4_UART3(x)      |
 491:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART3_MODULE   |\ref CLK_CLKSEL3_UART3SEL_HIRC         |\ref CLK_CLKDIV4_UART3(x)      |
 492:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_HXT          |\ref CLK_CLKDIV4_UART4(x)      |
 493:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_LXT          |\ref CLK_CLKDIV4_UART4(x)      |
 494:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_PLL          |\ref CLK_CLKDIV4_UART4(x)      |
 495:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART4_MODULE   |\ref CLK_CLKSEL3_UART4SEL_HIRC         |\ref CLK_CLKDIV4_UART4(x)      |
 496:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_HXT          |\ref CLK_CLKDIV4_UART5(x)      |
 497:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_LXT          |\ref CLK_CLKDIV4_UART5(x)      |
 498:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_PLL          |\ref CLK_CLKDIV4_UART5(x)      |
 499:Drivers/Library/StdDriver/src/clk.c ****   * |\ref UART5_MODULE   |\ref CLK_CLKSEL3_UART5SEL_HIRC         |\ref CLK_CLKDIV4_UART5(x)      |
 500:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EADC_MODULE    | x                                     |\ref CLK_CLKDIV0_EADC(x)       |
 501:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EADC1_MODULE   | x                                     |\ref CLK_CLKDIV2_EADC1(x)      |
 502:Drivers/Library/StdDriver/src/clk.c ****   * |\ref EMAC_MODULE    | x                                     |\ref CLK_CLKDIV3_EMAC(x)       |
 503:Drivers/Library/StdDriver/src/clk.c ****   *
 504:Drivers/Library/StdDriver/src/clk.c ****   */
 505:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetModuleClock(uint32_t u32ModuleIdx, uint32_t u32ClkSrc, uint32_t u32ClkDiv)
 506:Drivers/Library/StdDriver/src/clk.c **** {
 973              		.loc 1 506 1
 974              		.cfi_startproc
 975              		@ args = 0, pretend = 0, frame = 24
 976              		@ frame_needed = 1, uses_anonymous_args = 0
 977              		@ link register save eliminated.
 978 0000 80B4     		push	{r7}
 979              	.LCFI53:
 980              		.cfi_def_cfa_offset 4
 981              		.cfi_offset 7, -4
 982 0002 87B0     		sub	sp, sp, #28
 983              	.LCFI54:
 984              		.cfi_def_cfa_offset 32
 985 0004 00AF     		add	r7, sp, #0
 986              	.LCFI55:
 987              		.cfi_def_cfa_register 7
 988 0006 F860     		str	r0, [r7, #12]
 989 0008 B960     		str	r1, [r7, #8]
 990 000a 7A60     		str	r2, [r7, #4]
 507:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32sel = 0U, u32div = 0U;
 991              		.loc 1 507 14
 992 000c 0023     		movs	r3, #0
 993 000e 3B61     		str	r3, [r7, #16]
 994              		.loc 1 507 27
 995 0010 0023     		movs	r3, #0
 996 0012 7B61     		str	r3, [r7, #20]
 508:Drivers/Library/StdDriver/src/clk.c **** 
 509:Drivers/Library/StdDriver/src/clk.c ****     if(MODULE_CLKDIV_Msk(u32ModuleIdx) != MODULE_NoMsk)
 997              		.loc 1 509 8
 998 0014 FB68     		ldr	r3, [r7, #12]
 999 0016 9B0A     		lsrs	r3, r3, #10
 1000 0018 DBB2     		uxtb	r3, r3
ARM GAS  /tmp/cc3AHMLK.s 			page 27


 1001              		.loc 1 509 7
 1002 001a 002B     		cmp	r3, #0
 1003 001c 6BD0     		beq	.L67
 510:Drivers/Library/StdDriver/src/clk.c ****     {
 511:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock divider control register address */
 512:Drivers/Library/StdDriver/src/clk.c ****         if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 1004              		.loc 1 512 17
 1005 001e 4FF08043 		mov	r3, #1073741824
 1006 0022 D3F8F431 		ldr	r3, [r3, #500]
 1007              		.loc 1 512 27
 1008 0026 DBB2     		uxtb	r3, r3
 1009              		.loc 1 512 12
 1010 0028 012B     		cmp	r3, #1
 1011 002a 37D1     		bne	.L68
 513:Drivers/Library/StdDriver/src/clk.c ****         {
 514:Drivers/Library/StdDriver/src/clk.c ****             if(MODULE_CLKDIV(u32ModuleIdx) == 2U && MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 31U) //EA
 1012              		.loc 1 514 16
 1013 002c FB68     		ldr	r3, [r7, #12]
 1014 002e 9B0C     		lsrs	r3, r3, #18
 1015 0030 03F00303 		and	r3, r3, #3
 1016              		.loc 1 514 15
 1017 0034 022B     		cmp	r3, #2
 1018 0036 07D1     		bne	.L69
 1019              		.loc 1 514 53 discriminator 1
 1020 0038 FB68     		ldr	r3, [r7, #12]
 1021 003a 03F01F03 		and	r3, r3, #31
 1022              		.loc 1 514 50 discriminator 1
 1023 003e 1F2B     		cmp	r3, #31
 1024 0040 02D1     		bne	.L69
 515:Drivers/Library/StdDriver/src/clk.c ****             {
 516:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 1025              		.loc 1 516 24
 1026 0042 414B     		ldr	r3, .L79
 1027 0044 7B61     		str	r3, [r7, #20]
 1028 0046 44E0     		b	.L74
 1029              	.L69:
 517:Drivers/Library/StdDriver/src/clk.c ****             }
 518:Drivers/Library/StdDriver/src/clk.c ****             else if(MODULE_CLKDIV(u32ModuleIdx) == 2U && MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 29U)
 1030              		.loc 1 518 21
 1031 0048 FB68     		ldr	r3, [r7, #12]
 1032 004a 9B0C     		lsrs	r3, r3, #18
 1033 004c 03F00303 		and	r3, r3, #3
 1034              		.loc 1 518 20
 1035 0050 022B     		cmp	r3, #2
 1036 0052 07D1     		bne	.L71
 1037              		.loc 1 518 58 discriminator 1
 1038 0054 FB68     		ldr	r3, [r7, #12]
 1039 0056 03F01F03 		and	r3, r3, #31
 1040              		.loc 1 518 55 discriminator 1
 1041 005a 1D2B     		cmp	r3, #29
 1042 005c 02D1     		bne	.L71
 519:Drivers/Library/StdDriver/src/clk.c ****             {
 520:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 1043              		.loc 1 520 24
 1044 005e 3A4B     		ldr	r3, .L79
 1045 0060 7B61     		str	r3, [r7, #20]
 1046 0062 36E0     		b	.L74
ARM GAS  /tmp/cc3AHMLK.s 			page 28


 1047              	.L71:
 521:Drivers/Library/StdDriver/src/clk.c ****             }
 522:Drivers/Library/StdDriver/src/clk.c ****             else if (MODULE_CLKDIV(u32ModuleIdx) == 2U)
 1048              		.loc 1 522 22
 1049 0064 FB68     		ldr	r3, [r7, #12]
 1050 0066 9B0C     		lsrs	r3, r3, #18
 1051 0068 03F00303 		and	r3, r3, #3
 1052              		.loc 1 522 21
 1053 006c 022B     		cmp	r3, #2
 1054 006e 02D1     		bne	.L72
 523:Drivers/Library/StdDriver/src/clk.c ****             {
 524:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV3;
 1055              		.loc 1 524 24
 1056 0070 364B     		ldr	r3, .L79+4
 1057 0072 7B61     		str	r3, [r7, #20]
 1058 0074 2DE0     		b	.L74
 1059              	.L72:
 525:Drivers/Library/StdDriver/src/clk.c ****             }
 526:Drivers/Library/StdDriver/src/clk.c ****             else if (MODULE_CLKDIV(u32ModuleIdx) == 3U)
 1060              		.loc 1 526 22
 1061 0076 FB68     		ldr	r3, [r7, #12]
 1062 0078 9B0C     		lsrs	r3, r3, #18
 1063 007a 03F00303 		and	r3, r3, #3
 1064              		.loc 1 526 21
 1065 007e 032B     		cmp	r3, #3
 1066 0080 02D1     		bne	.L73
 527:Drivers/Library/StdDriver/src/clk.c ****             {
 528:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV4;
 1067              		.loc 1 528 24
 1068 0082 334B     		ldr	r3, .L79+8
 1069 0084 7B61     		str	r3, [r7, #20]
 1070 0086 24E0     		b	.L74
 1071              	.L73:
 529:Drivers/Library/StdDriver/src/clk.c ****             }
 530:Drivers/Library/StdDriver/src/clk.c ****             else
 531:Drivers/Library/StdDriver/src/clk.c ****             {
 532:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV0 + ((MODULE_CLKDIV(u32ModuleIdx)) * 4U);
 1072              		.loc 1 532 54
 1073 0088 FB68     		ldr	r3, [r7, #12]
 1074 008a 9B0C     		lsrs	r3, r3, #18
 1075 008c 03F00303 		and	r3, r3, #3
 1076              		.loc 1 532 50
 1077 0090 03F18053 		add	r3, r3, #268435456
 1078 0094 8833     		adds	r3, r3, #136
 1079              		.loc 1 532 24
 1080 0096 9B00     		lsls	r3, r3, #2
 1081 0098 7B61     		str	r3, [r7, #20]
 1082 009a 1AE0     		b	.L74
 1083              	.L68:
 533:Drivers/Library/StdDriver/src/clk.c ****             }
 534:Drivers/Library/StdDriver/src/clk.c ****         }
 535:Drivers/Library/StdDriver/src/clk.c ****         else
 536:Drivers/Library/StdDriver/src/clk.c ****         {
 537:Drivers/Library/StdDriver/src/clk.c ****             /* Get clock divider control register address */
 538:Drivers/Library/StdDriver/src/clk.c ****             if(MODULE_CLKDIV(u32ModuleIdx) == 2U)
 1084              		.loc 1 538 16
 1085 009c FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/cc3AHMLK.s 			page 29


 1086 009e 9B0C     		lsrs	r3, r3, #18
 1087 00a0 03F00303 		and	r3, r3, #3
 1088              		.loc 1 538 15
 1089 00a4 022B     		cmp	r3, #2
 1090 00a6 02D1     		bne	.L75
 539:Drivers/Library/StdDriver/src/clk.c ****             {
 540:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV3;
 1091              		.loc 1 540 24
 1092 00a8 284B     		ldr	r3, .L79+4
 1093 00aa 7B61     		str	r3, [r7, #20]
 1094 00ac 11E0     		b	.L74
 1095              	.L75:
 541:Drivers/Library/StdDriver/src/clk.c ****             }
 542:Drivers/Library/StdDriver/src/clk.c ****             else if (MODULE_CLKDIV(u32ModuleIdx) == 3U)
 1096              		.loc 1 542 22
 1097 00ae FB68     		ldr	r3, [r7, #12]
 1098 00b0 9B0C     		lsrs	r3, r3, #18
 1099 00b2 03F00303 		and	r3, r3, #3
 1100              		.loc 1 542 21
 1101 00b6 032B     		cmp	r3, #3
 1102 00b8 02D1     		bne	.L76
 543:Drivers/Library/StdDriver/src/clk.c ****             {
 544:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV4;
 1103              		.loc 1 544 24
 1104 00ba 254B     		ldr	r3, .L79+8
 1105 00bc 7B61     		str	r3, [r7, #20]
 1106 00be 08E0     		b	.L74
 1107              	.L76:
 545:Drivers/Library/StdDriver/src/clk.c ****             }
 546:Drivers/Library/StdDriver/src/clk.c ****             else
 547:Drivers/Library/StdDriver/src/clk.c ****             {
 548:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV0 + ((MODULE_CLKDIV(u32ModuleIdx)) * 4U);
 1108              		.loc 1 548 54
 1109 00c0 FB68     		ldr	r3, [r7, #12]
 1110 00c2 9B0C     		lsrs	r3, r3, #18
 1111 00c4 03F00303 		and	r3, r3, #3
 1112              		.loc 1 548 50
 1113 00c8 03F18053 		add	r3, r3, #268435456
 1114 00cc 8833     		adds	r3, r3, #136
 1115              		.loc 1 548 24
 1116 00ce 9B00     		lsls	r3, r3, #2
 1117 00d0 7B61     		str	r3, [r7, #20]
 1118              	.L74:
 549:Drivers/Library/StdDriver/src/clk.c ****             }
 550:Drivers/Library/StdDriver/src/clk.c ****         }
 551:Drivers/Library/StdDriver/src/clk.c **** 
 552:Drivers/Library/StdDriver/src/clk.c ****         /* Apply new divider */
 553:Drivers/Library/StdDriver/src/clk.c ****         M32(u32div) = (M32(u32div) & (~(MODULE_CLKDIV_Msk(u32ModuleIdx) << MODULE_CLKDIV_Pos(u32Mod
 1119              		.loc 1 553 24
 1120 00d2 7B69     		ldr	r3, [r7, #20]
 1121 00d4 1A68     		ldr	r2, [r3]
 1122              		.loc 1 553 41
 1123 00d6 FB68     		ldr	r3, [r7, #12]
 1124 00d8 9B0A     		lsrs	r3, r3, #10
 1125 00da D9B2     		uxtb	r1, r3
 1126              		.loc 1 553 76
 1127 00dc FB68     		ldr	r3, [r7, #12]
ARM GAS  /tmp/cc3AHMLK.s 			page 30


 1128 00de 5B09     		lsrs	r3, r3, #5
 1129 00e0 03F01F03 		and	r3, r3, #31
 1130              		.loc 1 553 73
 1131 00e4 01FA03F3 		lsl	r3, r1, r3
 1132              		.loc 1 553 39
 1133 00e8 DB43     		mvns	r3, r3
 1134              		.loc 1 553 36
 1135 00ea 02EA0301 		and	r1, r2, r3
 1136              		.loc 1 553 9
 1137 00ee 7B69     		ldr	r3, [r7, #20]
 1138              		.loc 1 553 111
 1139 00f0 7A68     		ldr	r2, [r7, #4]
 1140 00f2 0A43     		orrs	r2, r2, r1
 1141              		.loc 1 553 21
 1142 00f4 1A60     		str	r2, [r3]
 1143              	.L67:
 554:Drivers/Library/StdDriver/src/clk.c ****     }
 555:Drivers/Library/StdDriver/src/clk.c **** 
 556:Drivers/Library/StdDriver/src/clk.c ****     if(MODULE_CLKSEL_Msk(u32ModuleIdx) != MODULE_NoMsk)
 1144              		.loc 1 556 8
 1145 00f6 FB68     		ldr	r3, [r7, #12]
 1146 00f8 5B0E     		lsrs	r3, r3, #25
 1147 00fa 03F00703 		and	r3, r3, #7
 1148              		.loc 1 556 7
 1149 00fe 002B     		cmp	r3, #0
 1150 0100 1BD0     		beq	.L78
 557:Drivers/Library/StdDriver/src/clk.c ****     {
 558:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock select control register address */
 559:Drivers/Library/StdDriver/src/clk.c ****         u32sel = (uint32_t)&CLK->CLKSEL0 + ((MODULE_CLKSEL(u32ModuleIdx)) * 4U);
 1151              		.loc 1 559 46
 1152 0102 FB68     		ldr	r3, [r7, #12]
 1153 0104 1B0F     		lsrs	r3, r3, #28
 1154 0106 03F00303 		and	r3, r3, #3
 1155              		.loc 1 559 42
 1156 010a 03F18053 		add	r3, r3, #268435456
 1157 010e 8433     		adds	r3, r3, #132
 1158              		.loc 1 559 16
 1159 0110 9B00     		lsls	r3, r3, #2
 1160 0112 3B61     		str	r3, [r7, #16]
 560:Drivers/Library/StdDriver/src/clk.c ****         /* Set new clock selection setting */
 561:Drivers/Library/StdDriver/src/clk.c ****         M32(u32sel) = (M32(u32sel) & (~(MODULE_CLKSEL_Msk(u32ModuleIdx) << MODULE_CLKSEL_Pos(u32Mod
 1161              		.loc 1 561 24
 1162 0114 3B69     		ldr	r3, [r7, #16]
 1163 0116 1A68     		ldr	r2, [r3]
 1164              		.loc 1 561 41
 1165 0118 FB68     		ldr	r3, [r7, #12]
 1166 011a 5B0E     		lsrs	r3, r3, #25
 1167 011c 03F00701 		and	r1, r3, #7
 1168              		.loc 1 561 76
 1169 0120 FB68     		ldr	r3, [r7, #12]
 1170 0122 1B0D     		lsrs	r3, r3, #20
 1171 0124 03F01F03 		and	r3, r3, #31
 1172              		.loc 1 561 73
 1173 0128 01FA03F3 		lsl	r3, r1, r3
 1174              		.loc 1 561 39
 1175 012c DB43     		mvns	r3, r3
 1176              		.loc 1 561 36
ARM GAS  /tmp/cc3AHMLK.s 			page 31


 1177 012e 02EA0301 		and	r1, r2, r3
 1178              		.loc 1 561 9
 1179 0132 3B69     		ldr	r3, [r7, #16]
 1180              		.loc 1 561 111
 1181 0134 BA68     		ldr	r2, [r7, #8]
 1182 0136 0A43     		orrs	r2, r2, r1
 1183              		.loc 1 561 21
 1184 0138 1A60     		str	r2, [r3]
 1185              	.L78:
 562:Drivers/Library/StdDriver/src/clk.c ****     }
 563:Drivers/Library/StdDriver/src/clk.c **** }
 1186              		.loc 1 563 1
 1187 013a 00BF     		nop
 1188 013c 1C37     		adds	r7, r7, #28
 1189              	.LCFI56:
 1190              		.cfi_def_cfa_offset 4
 1191 013e BD46     		mov	sp, r7
 1192              	.LCFI57:
 1193              		.cfi_def_cfa_register 13
 1194              		@ sp needed
 1195 0140 5DF8047B 		ldr	r7, [sp], #4
 1196              	.LCFI58:
 1197              		.cfi_restore 7
 1198              		.cfi_def_cfa_offset 0
 1199 0144 7047     		bx	lr
 1200              	.L80:
 1201 0146 00BF     		.align	2
 1202              	.L79:
 1203 0148 28020040 		.word	1073742376
 1204 014c 2C020040 		.word	1073742380
 1205 0150 30020040 		.word	1073742384
 1206              		.cfi_endproc
 1207              	.LFE207:
 1209              		.section	.text.CLK_SetSysTickClockSrc,"ax",%progbits
 1210              		.align	1
 1211              		.global	CLK_SetSysTickClockSrc
 1212              		.syntax unified
 1213              		.thumb
 1214              		.thumb_func
 1215              		.fpu fpv4-sp-d16
 1217              	CLK_SetSysTickClockSrc:
 1218              	.LFB208:
 564:Drivers/Library/StdDriver/src/clk.c **** 
 565:Drivers/Library/StdDriver/src/clk.c **** /**
 566:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Set SysTick clock source
 567:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is module clock source. Including:
 568:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT
 569:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_LXT
 570:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT_DIV2
 571:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HCLK_DIV2
 572:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HIRC_DIV2
 573:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 574:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set SysTick clock source. \n
 575:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 576:Drivers/Library/StdDriver/src/clk.c ****   */
 577:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetSysTickClockSrc(uint32_t u32ClkSrc)
 578:Drivers/Library/StdDriver/src/clk.c **** {
ARM GAS  /tmp/cc3AHMLK.s 			page 32


 1219              		.loc 1 578 1
 1220              		.cfi_startproc
 1221              		@ args = 0, pretend = 0, frame = 8
 1222              		@ frame_needed = 1, uses_anonymous_args = 0
 1223              		@ link register save eliminated.
 1224 0000 80B4     		push	{r7}
 1225              	.LCFI59:
 1226              		.cfi_def_cfa_offset 4
 1227              		.cfi_offset 7, -4
 1228 0002 83B0     		sub	sp, sp, #12
 1229              	.LCFI60:
 1230              		.cfi_def_cfa_offset 16
 1231 0004 00AF     		add	r7, sp, #0
 1232              	.LCFI61:
 1233              		.cfi_def_cfa_register 7
 1234 0006 7860     		str	r0, [r7, #4]
 579:Drivers/Library/StdDriver/src/clk.c ****     CLK->CLKSEL0 = (CLK->CLKSEL0 & ~CLK_CLKSEL0_STCLKSEL_Msk) | u32ClkSrc;
 1235              		.loc 1 579 24
 1236 0008 064B     		ldr	r3, .L82
 1237 000a 1B69     		ldr	r3, [r3, #16]
 1238              		.loc 1 579 34
 1239 000c 23F03802 		bic	r2, r3, #56
 1240              		.loc 1 579 8
 1241 0010 0449     		ldr	r1, .L82
 1242              		.loc 1 579 63
 1243 0012 7B68     		ldr	r3, [r7, #4]
 1244 0014 1343     		orrs	r3, r3, r2
 1245              		.loc 1 579 18
 1246 0016 0B61     		str	r3, [r1, #16]
 580:Drivers/Library/StdDriver/src/clk.c **** 
 581:Drivers/Library/StdDriver/src/clk.c **** }
 1247              		.loc 1 581 1
 1248 0018 00BF     		nop
 1249 001a 0C37     		adds	r7, r7, #12
 1250              	.LCFI62:
 1251              		.cfi_def_cfa_offset 4
 1252 001c BD46     		mov	sp, r7
 1253              	.LCFI63:
 1254              		.cfi_def_cfa_register 13
 1255              		@ sp needed
 1256 001e 5DF8047B 		ldr	r7, [sp], #4
 1257              	.LCFI64:
 1258              		.cfi_restore 7
 1259              		.cfi_def_cfa_offset 0
 1260 0022 7047     		bx	lr
 1261              	.L83:
 1262              		.align	2
 1263              	.L82:
 1264 0024 00020040 		.word	1073742336
 1265              		.cfi_endproc
 1266              	.LFE208:
 1268              		.section	.text.CLK_EnableXtalRC,"ax",%progbits
 1269              		.align	1
 1270              		.global	CLK_EnableXtalRC
 1271              		.syntax unified
 1272              		.thumb
 1273              		.thumb_func
ARM GAS  /tmp/cc3AHMLK.s 			page 33


 1274              		.fpu fpv4-sp-d16
 1276              	CLK_EnableXtalRC:
 1277              	.LFB209:
 582:Drivers/Library/StdDriver/src/clk.c **** 
 583:Drivers/Library/StdDriver/src/clk.c **** /**
 584:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enable clock source
 585:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkMask is clock source mask. Including :
 586:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HXTEN_Msk
 587:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LXTEN_Msk
 588:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HIRCEN_Msk
 589:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LIRCEN_Msk
 590:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 591:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function enable clock source. \n
 592:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 593:Drivers/Library/StdDriver/src/clk.c ****   */
 594:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableXtalRC(uint32_t u32ClkMask)
 595:Drivers/Library/StdDriver/src/clk.c **** {
 1278              		.loc 1 595 1
 1279              		.cfi_startproc
 1280              		@ args = 0, pretend = 0, frame = 8
 1281              		@ frame_needed = 1, uses_anonymous_args = 0
 1282              		@ link register save eliminated.
 1283 0000 80B4     		push	{r7}
 1284              	.LCFI65:
 1285              		.cfi_def_cfa_offset 4
 1286              		.cfi_offset 7, -4
 1287 0002 83B0     		sub	sp, sp, #12
 1288              	.LCFI66:
 1289              		.cfi_def_cfa_offset 16
 1290 0004 00AF     		add	r7, sp, #0
 1291              	.LCFI67:
 1292              		.cfi_def_cfa_register 7
 1293 0006 7860     		str	r0, [r7, #4]
 596:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL |= u32ClkMask;
 1294              		.loc 1 596 17
 1295 0008 054B     		ldr	r3, .L85
 1296 000a 1A68     		ldr	r2, [r3]
 1297 000c 0449     		ldr	r1, .L85
 1298 000e 7B68     		ldr	r3, [r7, #4]
 1299 0010 1343     		orrs	r3, r3, r2
 1300 0012 0B60     		str	r3, [r1]
 597:Drivers/Library/StdDriver/src/clk.c **** }
 1301              		.loc 1 597 1
 1302 0014 00BF     		nop
 1303 0016 0C37     		adds	r7, r7, #12
 1304              	.LCFI68:
 1305              		.cfi_def_cfa_offset 4
 1306 0018 BD46     		mov	sp, r7
 1307              	.LCFI69:
 1308              		.cfi_def_cfa_register 13
 1309              		@ sp needed
 1310 001a 5DF8047B 		ldr	r7, [sp], #4
 1311              	.LCFI70:
 1312              		.cfi_restore 7
 1313              		.cfi_def_cfa_offset 0
 1314 001e 7047     		bx	lr
 1315              	.L86:
ARM GAS  /tmp/cc3AHMLK.s 			page 34


 1316              		.align	2
 1317              	.L85:
 1318 0020 00020040 		.word	1073742336
 1319              		.cfi_endproc
 1320              	.LFE209:
 1322              		.section	.text.CLK_DisableXtalRC,"ax",%progbits
 1323              		.align	1
 1324              		.global	CLK_DisableXtalRC
 1325              		.syntax unified
 1326              		.thumb
 1327              		.thumb_func
 1328              		.fpu fpv4-sp-d16
 1330              	CLK_DisableXtalRC:
 1331              	.LFB210:
 598:Drivers/Library/StdDriver/src/clk.c **** 
 599:Drivers/Library/StdDriver/src/clk.c **** /**
 600:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable clock source
 601:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkMask is clock source mask. Including :
 602:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HXTEN_Msk
 603:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LXTEN_Msk
 604:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_HIRCEN_Msk
 605:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PWRCTL_LIRCEN_Msk
 606:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 607:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function disable clock source. \n
 608:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 609:Drivers/Library/StdDriver/src/clk.c ****   */
 610:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableXtalRC(uint32_t u32ClkMask)
 611:Drivers/Library/StdDriver/src/clk.c **** {
 1332              		.loc 1 611 1
 1333              		.cfi_startproc
 1334              		@ args = 0, pretend = 0, frame = 8
 1335              		@ frame_needed = 1, uses_anonymous_args = 0
 1336              		@ link register save eliminated.
 1337 0000 80B4     		push	{r7}
 1338              	.LCFI71:
 1339              		.cfi_def_cfa_offset 4
 1340              		.cfi_offset 7, -4
 1341 0002 83B0     		sub	sp, sp, #12
 1342              	.LCFI72:
 1343              		.cfi_def_cfa_offset 16
 1344 0004 00AF     		add	r7, sp, #0
 1345              	.LCFI73:
 1346              		.cfi_def_cfa_register 7
 1347 0006 7860     		str	r0, [r7, #4]
 612:Drivers/Library/StdDriver/src/clk.c ****     CLK->PWRCTL &= ~u32ClkMask;
 1348              		.loc 1 612 17
 1349 0008 064B     		ldr	r3, .L88
 1350 000a 1A68     		ldr	r2, [r3]
 1351              		.loc 1 612 20
 1352 000c 7B68     		ldr	r3, [r7, #4]
 1353 000e DB43     		mvns	r3, r3
 1354              		.loc 1 612 17
 1355 0010 0449     		ldr	r1, .L88
 1356 0012 1340     		ands	r3, r3, r2
 1357 0014 0B60     		str	r3, [r1]
 613:Drivers/Library/StdDriver/src/clk.c **** }
 1358              		.loc 1 613 1
ARM GAS  /tmp/cc3AHMLK.s 			page 35


 1359 0016 00BF     		nop
 1360 0018 0C37     		adds	r7, r7, #12
 1361              	.LCFI74:
 1362              		.cfi_def_cfa_offset 4
 1363 001a BD46     		mov	sp, r7
 1364              	.LCFI75:
 1365              		.cfi_def_cfa_register 13
 1366              		@ sp needed
 1367 001c 5DF8047B 		ldr	r7, [sp], #4
 1368              	.LCFI76:
 1369              		.cfi_restore 7
 1370              		.cfi_def_cfa_offset 0
 1371 0020 7047     		bx	lr
 1372              	.L89:
 1373 0022 00BF     		.align	2
 1374              	.L88:
 1375 0024 00020040 		.word	1073742336
 1376              		.cfi_endproc
 1377              	.LFE210:
 1379              		.section	.text.CLK_EnableModuleClock,"ax",%progbits
 1380              		.align	1
 1381              		.global	CLK_EnableModuleClock
 1382              		.syntax unified
 1383              		.thumb
 1384              		.thumb_func
 1385              		.fpu fpv4-sp-d16
 1387              	CLK_EnableModuleClock:
 1388              	.LFB211:
 614:Drivers/Library/StdDriver/src/clk.c **** 
 615:Drivers/Library/StdDriver/src/clk.c **** /**
 616:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enable module clock
 617:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index. Including :
 618:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref PDMA_MODULE
 619:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ISP_MODULE
 620:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EBI_MODULE
 621:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EMAC_MODULE
 622:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
 623:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRC_MODULE
 624:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
 625:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SEN_MODULE
 626:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSUSBD_MODULE
 627:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRPT_MODULE
 628:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPIM_MODULE
 629:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref FMCIDLE_MODULE
 630:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBH_MODULE
 631:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
 632:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WDT_MODULE
 633:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref RTC_MODULE
 634:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR0_MODULE
 635:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR1_MODULE
 636:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR2_MODULE
 637:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR3_MODULE
 638:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLKO_MODULE
 639:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WWDT_MODULE
 640:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ACMP01_MODULE
 641:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C0_MODULE
 642:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C1_MODULE
ARM GAS  /tmp/cc3AHMLK.s 			page 36


 643:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C2_MODULE
 644:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI0_MODULE
 645:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI0_MODULE
 646:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI1_MODULE
 647:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI2_MODULE
 648:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
 649:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
 650:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
 651:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
 652:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
 653:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
 654:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
 655:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
 656:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN0_MODULE
 657:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN1_MODULE
 658:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OTG_MODULE
 659:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBD_MODULE
 660:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC_MODULE
 661:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
 662:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSOTG_MODULE
 663:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
 664:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
 665:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
 666:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI1_MODULE
 667:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI3_MODULE
 668:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI0_MODULE
 669:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI1_MODULE
 670:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref DAC_MODULE
 671:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 672:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM0_MODULE
 673:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM1_MODULE
 674:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM0_MODULE
 675:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM1_MODULE
 676:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI0_MODULE
 677:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI1_MODULE
 678:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TRNG_MODULE
 679:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP0_MODULE
 680:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP1_MODULE
 681:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 682:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OPA_MODULE
 683:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC1_MODULE
 684:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 685:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to enable module clock.
 686:Drivers/Library/StdDriver/src/clk.c ****   */
 687:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableModuleClock(uint32_t u32ModuleIdx)
 688:Drivers/Library/StdDriver/src/clk.c **** {
 1389              		.loc 1 688 1
 1390              		.cfi_startproc
 1391              		@ args = 0, pretend = 0, frame = 16
 1392              		@ frame_needed = 1, uses_anonymous_args = 0
 1393              		@ link register save eliminated.
 1394 0000 80B4     		push	{r7}
 1395              	.LCFI77:
 1396              		.cfi_def_cfa_offset 4
 1397              		.cfi_offset 7, -4
 1398 0002 85B0     		sub	sp, sp, #20
 1399              	.LCFI78:
ARM GAS  /tmp/cc3AHMLK.s 			page 37


 1400              		.cfi_def_cfa_offset 24
 1401 0004 00AF     		add	r7, sp, #0
 1402              	.LCFI79:
 1403              		.cfi_def_cfa_register 7
 1404 0006 7860     		str	r0, [r7, #4]
 689:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpVal = 0UL, u32tmpAddr = 0UL;
 1405              		.loc 1 689 14
 1406 0008 0023     		movs	r3, #0
 1407 000a FB60     		str	r3, [r7, #12]
 1408              		.loc 1 689 31
 1409 000c 0023     		movs	r3, #0
 1410 000e BB60     		str	r3, [r7, #8]
 690:Drivers/Library/StdDriver/src/clk.c **** 
 691:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (1UL << MODULE_IP_EN_Pos(u32ModuleIdx));
 1411              		.loc 1 691 25
 1412 0010 7B68     		ldr	r3, [r7, #4]
 1413 0012 03F01F03 		and	r3, r3, #31
 1414              		.loc 1 691 15
 1415 0016 0122     		movs	r2, #1
 1416 0018 02FA03F3 		lsl	r3, r2, r3
 1417 001c FB60     		str	r3, [r7, #12]
 692:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr = (uint32_t)&CLK->AHBCLK;
 1418              		.loc 1 692 16
 1419 001e 0A4B     		ldr	r3, .L91
 1420 0020 BB60     		str	r3, [r7, #8]
 693:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr += ((MODULE_APBCLK(u32ModuleIdx) * 4UL));
 1421              		.loc 1 693 21
 1422 0022 7B68     		ldr	r3, [r7, #4]
 1423 0024 9B0F     		lsrs	r3, r3, #30
 1424              		.loc 1 693 49
 1425 0026 9B00     		lsls	r3, r3, #2
 1426              		.loc 1 693 16
 1427 0028 BA68     		ldr	r2, [r7, #8]
 1428 002a 1344     		add	r3, r3, r2
 1429 002c BB60     		str	r3, [r7, #8]
 694:Drivers/Library/StdDriver/src/clk.c **** 
 695:Drivers/Library/StdDriver/src/clk.c ****     *(volatile uint32_t *)u32tmpAddr |= u32tmpVal;
 1430              		.loc 1 695 38
 1431 002e BB68     		ldr	r3, [r7, #8]
 1432 0030 1968     		ldr	r1, [r3]
 1433 0032 BB68     		ldr	r3, [r7, #8]
 1434 0034 FA68     		ldr	r2, [r7, #12]
 1435 0036 0A43     		orrs	r2, r2, r1
 1436 0038 1A60     		str	r2, [r3]
 696:Drivers/Library/StdDriver/src/clk.c **** }
 1437              		.loc 1 696 1
 1438 003a 00BF     		nop
 1439 003c 1437     		adds	r7, r7, #20
 1440              	.LCFI80:
 1441              		.cfi_def_cfa_offset 4
 1442 003e BD46     		mov	sp, r7
 1443              	.LCFI81:
 1444              		.cfi_def_cfa_register 13
 1445              		@ sp needed
 1446 0040 5DF8047B 		ldr	r7, [sp], #4
 1447              	.LCFI82:
 1448              		.cfi_restore 7
ARM GAS  /tmp/cc3AHMLK.s 			page 38


 1449              		.cfi_def_cfa_offset 0
 1450 0044 7047     		bx	lr
 1451              	.L92:
 1452 0046 00BF     		.align	2
 1453              	.L91:
 1454 0048 04020040 		.word	1073742340
 1455              		.cfi_endproc
 1456              	.LFE211:
 1458              		.section	.text.CLK_DisableModuleClock,"ax",%progbits
 1459              		.align	1
 1460              		.global	CLK_DisableModuleClock
 1461              		.syntax unified
 1462              		.thumb
 1463              		.thumb_func
 1464              		.fpu fpv4-sp-d16
 1466              	CLK_DisableModuleClock:
 1467              	.LFB212:
 697:Drivers/Library/StdDriver/src/clk.c **** 
 698:Drivers/Library/StdDriver/src/clk.c **** /**
 699:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable module clock
 700:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index. Including :
 701:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref PDMA_MODULE
 702:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ISP_MODULE
 703:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EBI_MODULE
 704:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EMAC_MODULE
 705:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
 706:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRC_MODULE
 707:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
 708:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SEN_MODULE
 709:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSUSBD_MODULE
 710:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CRPT_MODULE
 711:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPIM_MODULE
 712:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref FMCIDLE_MODULE
 713:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBH_MODULE
 714:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
 715:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WDT_MODULE
 716:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref RTC_MODULE
 717:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR0_MODULE
 718:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR1_MODULE
 719:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR2_MODULE
 720:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR3_MODULE
 721:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLKO_MODULE
 722:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WWDT_MODULE
 723:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ACMP01_MODULE
 724:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C0_MODULE
 725:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C1_MODULE
 726:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2C2_MODULE
 727:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI0_MODULE
 728:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI0_MODULE
 729:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI1_MODULE
 730:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI2_MODULE
 731:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
 732:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
 733:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
 734:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
 735:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
 736:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
ARM GAS  /tmp/cc3AHMLK.s 			page 39


 737:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
 738:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
 739:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN0_MODULE
 740:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN1_MODULE
 741:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OTG_MODULE
 742:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USBD_MODULE
 743:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC_MODULE
 744:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
 745:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref HSOTG_MODULE
 746:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
 747:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
 748:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
 749:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI1_MODULE
 750:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI3_MODULE
 751:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI0_MODULE
 752:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref USCI1_MODULE
 753:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref DAC_MODULE
 754:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 755:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM0_MODULE
 756:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM1_MODULE
 757:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM0_MODULE
 758:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM1_MODULE
 759:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI0_MODULE
 760:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QEI1_MODULE
 761:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TRNG_MODULE
 762:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP0_MODULE
 763:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref ECAP1_MODULE
 764:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CAN2_MODULE
 765:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref OPA_MODULE
 766:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC1_MODULE
 767:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 768:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to disable module clock.
 769:Drivers/Library/StdDriver/src/clk.c ****   */
 770:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableModuleClock(uint32_t u32ModuleIdx)
 771:Drivers/Library/StdDriver/src/clk.c **** {
 1468              		.loc 1 771 1
 1469              		.cfi_startproc
 1470              		@ args = 0, pretend = 0, frame = 16
 1471              		@ frame_needed = 1, uses_anonymous_args = 0
 1472              		@ link register save eliminated.
 1473 0000 80B4     		push	{r7}
 1474              	.LCFI83:
 1475              		.cfi_def_cfa_offset 4
 1476              		.cfi_offset 7, -4
 1477 0002 85B0     		sub	sp, sp, #20
 1478              	.LCFI84:
 1479              		.cfi_def_cfa_offset 24
 1480 0004 00AF     		add	r7, sp, #0
 1481              	.LCFI85:
 1482              		.cfi_def_cfa_register 7
 1483 0006 7860     		str	r0, [r7, #4]
 772:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpVal = 0UL, u32tmpAddr = 0UL;
 1484              		.loc 1 772 14
 1485 0008 0023     		movs	r3, #0
 1486 000a FB60     		str	r3, [r7, #12]
 1487              		.loc 1 772 31
 1488 000c 0023     		movs	r3, #0
ARM GAS  /tmp/cc3AHMLK.s 			page 40


 1489 000e BB60     		str	r3, [r7, #8]
 773:Drivers/Library/StdDriver/src/clk.c **** 
 774:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = ~(1UL << MODULE_IP_EN_Pos(u32ModuleIdx));
 1490              		.loc 1 774 26
 1491 0010 7B68     		ldr	r3, [r7, #4]
 1492 0012 03F01F03 		and	r3, r3, #31
 1493              		.loc 1 774 23
 1494 0016 0122     		movs	r2, #1
 1495 0018 02FA03F3 		lsl	r3, r2, r3
 1496              		.loc 1 774 15
 1497 001c DB43     		mvns	r3, r3
 1498 001e FB60     		str	r3, [r7, #12]
 775:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr = (uint32_t)&CLK->AHBCLK;
 1499              		.loc 1 775 16
 1500 0020 094B     		ldr	r3, .L94
 1501 0022 BB60     		str	r3, [r7, #8]
 776:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr += ((MODULE_APBCLK(u32ModuleIdx) * 4UL));
 1502              		.loc 1 776 21
 1503 0024 7B68     		ldr	r3, [r7, #4]
 1504 0026 9B0F     		lsrs	r3, r3, #30
 1505              		.loc 1 776 49
 1506 0028 9B00     		lsls	r3, r3, #2
 1507              		.loc 1 776 16
 1508 002a BA68     		ldr	r2, [r7, #8]
 1509 002c 1344     		add	r3, r3, r2
 1510 002e BB60     		str	r3, [r7, #8]
 777:Drivers/Library/StdDriver/src/clk.c **** 
 778:Drivers/Library/StdDriver/src/clk.c ****     *(uint32_t *)u32tmpAddr &= u32tmpVal;
 1511              		.loc 1 778 29
 1512 0030 BB68     		ldr	r3, [r7, #8]
 1513 0032 1968     		ldr	r1, [r3]
 1514 0034 BB68     		ldr	r3, [r7, #8]
 1515 0036 FA68     		ldr	r2, [r7, #12]
 1516 0038 0A40     		ands	r2, r2, r1
 1517 003a 1A60     		str	r2, [r3]
 779:Drivers/Library/StdDriver/src/clk.c **** }
 1518              		.loc 1 779 1
 1519 003c 00BF     		nop
 1520 003e 1437     		adds	r7, r7, #20
 1521              	.LCFI86:
 1522              		.cfi_def_cfa_offset 4
 1523 0040 BD46     		mov	sp, r7
 1524              	.LCFI87:
 1525              		.cfi_def_cfa_register 13
 1526              		@ sp needed
 1527 0042 5DF8047B 		ldr	r7, [sp], #4
 1528              	.LCFI88:
 1529              		.cfi_restore 7
 1530              		.cfi_def_cfa_offset 0
 1531 0046 7047     		bx	lr
 1532              	.L95:
 1533              		.align	2
 1534              	.L94:
 1535 0048 04020040 		.word	1073742340
 1536              		.cfi_endproc
 1537              	.LFE212:
 1539              		.section	.text.CLK_EnablePLL,"ax",%progbits
ARM GAS  /tmp/cc3AHMLK.s 			page 41


 1540              		.align	1
 1541              		.global	CLK_EnablePLL
 1542              		.syntax unified
 1543              		.thumb
 1544              		.thumb_func
 1545              		.fpu fpv4-sp-d16
 1547              	CLK_EnablePLL:
 1548              	.LFB213:
 780:Drivers/Library/StdDriver/src/clk.c **** 
 781:Drivers/Library/StdDriver/src/clk.c **** 
 782:Drivers/Library/StdDriver/src/clk.c **** /**
 783:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Set PLL frequency
 784:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32PllClkSrc is PLL clock source. Including :
 785:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PLLCTL_PLLSRC_HXT
 786:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PLLCTL_PLLSRC_HIRC
 787:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32PllFreq is PLL frequency.
 788:Drivers/Library/StdDriver/src/clk.c ****   * @return     PLL frequency
 789:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to configure PLLCTL register to set specified PLL frequency. 
 790:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 791:Drivers/Library/StdDriver/src/clk.c ****   */
 792:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_EnablePLL(uint32_t u32PllClkSrc, uint32_t u32PllFreq)
 793:Drivers/Library/StdDriver/src/clk.c **** {
 1549              		.loc 1 793 1
 1550              		.cfi_startproc
 1551              		@ args = 0, pretend = 0, frame = 64
 1552              		@ frame_needed = 1, uses_anonymous_args = 0
 1553 0000 80B5     		push	{r7, lr}
 1554              	.LCFI89:
 1555              		.cfi_def_cfa_offset 8
 1556              		.cfi_offset 7, -8
 1557              		.cfi_offset 14, -4
 1558 0002 90B0     		sub	sp, sp, #64
 1559              	.LCFI90:
 1560              		.cfi_def_cfa_offset 72
 1561 0004 00AF     		add	r7, sp, #0
 1562              	.LCFI91:
 1563              		.cfi_def_cfa_register 7
 1564 0006 7860     		str	r0, [r7, #4]
 1565 0008 3960     		str	r1, [r7]
 794:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32PllSrcClk, u32NR, u32NF, u32NO, u32CLK_SRC, u32PllClk;
 795:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Tmp, u32Tmp2, u32Tmp3, u32Min, u32MinNF, u32MinNR, u32MinNO, u32basFreq;
 796:Drivers/Library/StdDriver/src/clk.c **** 
 797:Drivers/Library/StdDriver/src/clk.c ****     /* Disable PLL first to avoid unstable when setting PLL */
 798:Drivers/Library/StdDriver/src/clk.c ****     CLK_DisablePLL();
 1566              		.loc 1 798 5
 1567 000a FFF7FEFF 		bl	CLK_DisablePLL
 799:Drivers/Library/StdDriver/src/clk.c **** 
 800:Drivers/Library/StdDriver/src/clk.c ****     /* PLL source clock is from HXT */
 801:Drivers/Library/StdDriver/src/clk.c ****     if(u32PllClkSrc == CLK_PLLCTL_PLLSRC_HXT)
 1568              		.loc 1 801 7
 1569 000e 7B68     		ldr	r3, [r7, #4]
 1570 0010 002B     		cmp	r3, #0
 1571 0012 0FD1     		bne	.L97
 802:Drivers/Library/StdDriver/src/clk.c ****     {
 803:Drivers/Library/StdDriver/src/clk.c ****         /* Enable HXT clock */
 804:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL |= CLK_PWRCTL_HXTEN_Msk;
 1572              		.loc 1 804 21
ARM GAS  /tmp/cc3AHMLK.s 			page 42


 1573 0014 6D4B     		ldr	r3, .L123
 1574 0016 1B68     		ldr	r3, [r3]
 1575 0018 6C4A     		ldr	r2, .L123
 1576 001a 43F00103 		orr	r3, r3, #1
 1577 001e 1360     		str	r3, [r2]
 805:Drivers/Library/StdDriver/src/clk.c **** 
 806:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for HXT clock ready */
 807:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_HXTSTB_Msk);
 1578              		.loc 1 807 9
 1579 0020 0120     		movs	r0, #1
 1580 0022 FFF7FEFF 		bl	CLK_WaitClockReady
 808:Drivers/Library/StdDriver/src/clk.c **** 
 809:Drivers/Library/StdDriver/src/clk.c ****         /* Select PLL source clock from HXT */
 810:Drivers/Library/StdDriver/src/clk.c ****         u32CLK_SRC = CLK_PLLCTL_PLLSRC_HXT;
 1581              		.loc 1 810 20
 1582 0026 0023     		movs	r3, #0
 1583 0028 FB62     		str	r3, [r7, #44]
 811:Drivers/Library/StdDriver/src/clk.c ****         u32PllSrcClk = __HXT;
 1584              		.loc 1 811 22
 1585 002a 694B     		ldr	r3, .L123+4
 1586 002c FB63     		str	r3, [r7, #60]
 812:Drivers/Library/StdDriver/src/clk.c **** 
 813:Drivers/Library/StdDriver/src/clk.c ****         /* u32NR start from 2 */
 814:Drivers/Library/StdDriver/src/clk.c ****         u32NR = 2UL;
 1587              		.loc 1 814 15
 1588 002e 0223     		movs	r3, #2
 1589 0030 BB63     		str	r3, [r7, #56]
 1590 0032 0FE0     		b	.L98
 1591              	.L97:
 815:Drivers/Library/StdDriver/src/clk.c ****     }
 816:Drivers/Library/StdDriver/src/clk.c **** 
 817:Drivers/Library/StdDriver/src/clk.c ****     /* PLL source clock is from HIRC */
 818:Drivers/Library/StdDriver/src/clk.c ****     else
 819:Drivers/Library/StdDriver/src/clk.c ****     {
 820:Drivers/Library/StdDriver/src/clk.c ****         /* Enable HIRC clock */
 821:Drivers/Library/StdDriver/src/clk.c ****         CLK->PWRCTL |= CLK_PWRCTL_HIRCEN_Msk;
 1592              		.loc 1 821 21
 1593 0034 654B     		ldr	r3, .L123
 1594 0036 1B68     		ldr	r3, [r3]
 1595 0038 644A     		ldr	r2, .L123
 1596 003a 43F00403 		orr	r3, r3, #4
 1597 003e 1360     		str	r3, [r2]
 822:Drivers/Library/StdDriver/src/clk.c **** 
 823:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for HIRC clock ready */
 824:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_HIRCSTB_Msk);
 1598              		.loc 1 824 9
 1599 0040 1020     		movs	r0, #16
 1600 0042 FFF7FEFF 		bl	CLK_WaitClockReady
 825:Drivers/Library/StdDriver/src/clk.c **** 
 826:Drivers/Library/StdDriver/src/clk.c ****         /* Select PLL source clock from HIRC */
 827:Drivers/Library/StdDriver/src/clk.c ****         u32CLK_SRC = CLK_PLLCTL_PLLSRC_HIRC;
 1601              		.loc 1 827 20
 1602 0046 4FF40023 		mov	r3, #524288
 1603 004a FB62     		str	r3, [r7, #44]
 828:Drivers/Library/StdDriver/src/clk.c ****         u32PllSrcClk = __HIRC;
 1604              		.loc 1 828 22
 1605 004c 604B     		ldr	r3, .L123+4
ARM GAS  /tmp/cc3AHMLK.s 			page 43


 1606 004e FB63     		str	r3, [r7, #60]
 829:Drivers/Library/StdDriver/src/clk.c **** 
 830:Drivers/Library/StdDriver/src/clk.c ****         /* u32NR start from 4 when FIN = 22.1184MHz to avoid calculation overflow */
 831:Drivers/Library/StdDriver/src/clk.c ****         u32NR = 4UL;
 1607              		.loc 1 831 15
 1608 0050 0423     		movs	r3, #4
 1609 0052 BB63     		str	r3, [r7, #56]
 1610              	.L98:
 832:Drivers/Library/StdDriver/src/clk.c ****     }
 833:Drivers/Library/StdDriver/src/clk.c **** 
 834:Drivers/Library/StdDriver/src/clk.c ****     if((u32PllFreq <= FREQ_500MHZ) && (u32PllFreq >= FREQ_50MHZ))
 1611              		.loc 1 834 7
 1612 0054 3B68     		ldr	r3, [r7]
 1613 0056 5F4A     		ldr	r2, .L123+8
 1614 0058 9342     		cmp	r3, r2
 1615 005a 00F2A180 		bhi	.L99
 1616              		.loc 1 834 36 discriminator 1
 1617 005e 3B68     		ldr	r3, [r7]
 1618 0060 5D4A     		ldr	r2, .L123+12
 1619 0062 9342     		cmp	r3, r2
 1620 0064 40F29C80 		bls	.L99
 835:Drivers/Library/StdDriver/src/clk.c ****     {
 836:Drivers/Library/StdDriver/src/clk.c **** 
 837:Drivers/Library/StdDriver/src/clk.c ****         /* Find best solution */
 838:Drivers/Library/StdDriver/src/clk.c ****         u32Min = (uint32_t) - 1;
 1621              		.loc 1 838 16
 1622 0068 4FF0FF33 		mov	r3, #-1
 1623 006c 7B62     		str	r3, [r7, #36]
 839:Drivers/Library/StdDriver/src/clk.c ****         u32MinNR = 0UL;
 1624              		.loc 1 839 18
 1625 006e 0023     		movs	r3, #0
 1626 0070 FB61     		str	r3, [r7, #28]
 840:Drivers/Library/StdDriver/src/clk.c ****         u32MinNF = 0UL;
 1627              		.loc 1 840 18
 1628 0072 0023     		movs	r3, #0
 1629 0074 3B62     		str	r3, [r7, #32]
 841:Drivers/Library/StdDriver/src/clk.c ****         u32MinNO = 0UL;
 1630              		.loc 1 841 18
 1631 0076 0023     		movs	r3, #0
 1632 0078 BB61     		str	r3, [r7, #24]
 842:Drivers/Library/StdDriver/src/clk.c ****         u32basFreq = u32PllFreq;
 1633              		.loc 1 842 20
 1634 007a 3B68     		ldr	r3, [r7]
 1635 007c 7B61     		str	r3, [r7, #20]
 843:Drivers/Library/StdDriver/src/clk.c **** 
 844:Drivers/Library/StdDriver/src/clk.c ****         for(u32NO = 1UL; u32NO <= 4UL; u32NO++)
 1636              		.loc 1 844 19
 1637 007e 0123     		movs	r3, #1
 1638 0080 3B63     		str	r3, [r7, #48]
 1639              		.loc 1 844 9
 1640 0082 6AE0     		b	.L100
 1641              	.L115:
 845:Drivers/Library/StdDriver/src/clk.c ****         {
 846:Drivers/Library/StdDriver/src/clk.c ****             /* Break when get good results */
 847:Drivers/Library/StdDriver/src/clk.c ****             if (u32Min == 0UL)
 1642              		.loc 1 847 16
 1643 0084 7B6A     		ldr	r3, [r7, #36]
ARM GAS  /tmp/cc3AHMLK.s 			page 44


 1644 0086 002B     		cmp	r3, #0
 1645 0088 6BD0     		beq	.L120
 848:Drivers/Library/StdDriver/src/clk.c ****             {
 849:Drivers/Library/StdDriver/src/clk.c ****                 break;
 850:Drivers/Library/StdDriver/src/clk.c ****             }
 851:Drivers/Library/StdDriver/src/clk.c **** 
 852:Drivers/Library/StdDriver/src/clk.c ****             if (u32NO != 3UL)
 1646              		.loc 1 852 16
 1647 008a 3B6B     		ldr	r3, [r7, #48]
 1648 008c 032B     		cmp	r3, #3
 1649 008e 61D0     		beq	.L103
 853:Drivers/Library/StdDriver/src/clk.c ****             {
 854:Drivers/Library/StdDriver/src/clk.c **** 
 855:Drivers/Library/StdDriver/src/clk.c ****                 if(u32NO == 4UL)
 1650              		.loc 1 855 19
 1651 0090 3B6B     		ldr	r3, [r7, #48]
 1652 0092 042B     		cmp	r3, #4
 1653 0094 03D1     		bne	.L104
 856:Drivers/Library/StdDriver/src/clk.c ****                 {
 857:Drivers/Library/StdDriver/src/clk.c ****                     u32PllFreq = u32basFreq << 2;
 1654              		.loc 1 857 32
 1655 0096 7B69     		ldr	r3, [r7, #20]
 1656 0098 9B00     		lsls	r3, r3, #2
 1657 009a 3B60     		str	r3, [r7]
 1658 009c 05E0     		b	.L105
 1659              	.L104:
 858:Drivers/Library/StdDriver/src/clk.c ****                 }
 859:Drivers/Library/StdDriver/src/clk.c ****                 else if(u32NO == 2UL)
 1660              		.loc 1 859 24
 1661 009e 3B6B     		ldr	r3, [r7, #48]
 1662 00a0 022B     		cmp	r3, #2
 1663 00a2 02D1     		bne	.L105
 860:Drivers/Library/StdDriver/src/clk.c ****                 {
 861:Drivers/Library/StdDriver/src/clk.c ****                     u32PllFreq = u32basFreq << 1;
 1664              		.loc 1 861 32
 1665 00a4 7B69     		ldr	r3, [r7, #20]
 1666 00a6 5B00     		lsls	r3, r3, #1
 1667 00a8 3B60     		str	r3, [r7]
 1668              	.L105:
 862:Drivers/Library/StdDriver/src/clk.c ****                 }
 863:Drivers/Library/StdDriver/src/clk.c ****                 else
 864:Drivers/Library/StdDriver/src/clk.c ****                 {
 865:Drivers/Library/StdDriver/src/clk.c ****                 }
 866:Drivers/Library/StdDriver/src/clk.c **** 
 867:Drivers/Library/StdDriver/src/clk.c ****                 for(u32NR = 2UL; u32NR <= 32UL; u32NR++)
 1669              		.loc 1 867 27
 1670 00aa 0223     		movs	r3, #2
 1671 00ac BB63     		str	r3, [r7, #56]
 1672              		.loc 1 867 17
 1673 00ae 4CE0     		b	.L106
 1674              	.L114:
 868:Drivers/Library/StdDriver/src/clk.c ****                 {
 869:Drivers/Library/StdDriver/src/clk.c ****                     /* Break when get good results */
 870:Drivers/Library/StdDriver/src/clk.c ****                     if (u32Min == 0UL)
 1675              		.loc 1 870 24
 1676 00b0 7B6A     		ldr	r3, [r7, #36]
 1677 00b2 002B     		cmp	r3, #0
ARM GAS  /tmp/cc3AHMLK.s 			page 45


 1678 00b4 4DD0     		beq	.L121
 871:Drivers/Library/StdDriver/src/clk.c ****                     {
 872:Drivers/Library/StdDriver/src/clk.c ****                         break;
 873:Drivers/Library/StdDriver/src/clk.c ****                     }
 874:Drivers/Library/StdDriver/src/clk.c **** 
 875:Drivers/Library/StdDriver/src/clk.c ****                     u32Tmp = u32PllSrcClk / u32NR;
 1679              		.loc 1 875 28
 1680 00b6 FA6B     		ldr	r2, [r7, #60]
 1681 00b8 BB6B     		ldr	r3, [r7, #56]
 1682 00ba B2FBF3F3 		udiv	r3, r2, r3
 1683 00be 3B61     		str	r3, [r7, #16]
 876:Drivers/Library/StdDriver/src/clk.c ****                     if((u32Tmp >= 4000000UL) && (u32Tmp <= 8000000UL))
 1684              		.loc 1 876 23
 1685 00c0 3B69     		ldr	r3, [r7, #16]
 1686 00c2 464A     		ldr	r2, .L123+16
 1687 00c4 9342     		cmp	r3, r2
 1688 00c6 3DD9     		bls	.L108
 1689              		.loc 1 876 46 discriminator 1
 1690 00c8 3B69     		ldr	r3, [r7, #16]
 1691 00ca 454A     		ldr	r2, .L123+20
 1692 00cc 9342     		cmp	r3, r2
 1693 00ce 39D8     		bhi	.L108
 877:Drivers/Library/StdDriver/src/clk.c ****                     {
 878:Drivers/Library/StdDriver/src/clk.c ****                         for(u32NF = 2UL; u32NF <= 513UL; u32NF++)
 1694              		.loc 1 878 35
 1695 00d0 0223     		movs	r3, #2
 1696 00d2 7B63     		str	r3, [r7, #52]
 1697              		.loc 1 878 25
 1698 00d4 2FE0     		b	.L109
 1699              	.L113:
 879:Drivers/Library/StdDriver/src/clk.c ****                         {
 880:Drivers/Library/StdDriver/src/clk.c ****                             /* u32Tmp2 is shifted 2 bits to avoid overflow */
 881:Drivers/Library/StdDriver/src/clk.c ****                             u32Tmp2 = (((u32Tmp * 2UL) >> 2) * u32NF);
 1700              		.loc 1 881 49
 1701 00d6 3B69     		ldr	r3, [r7, #16]
 1702 00d8 5B00     		lsls	r3, r3, #1
 1703              		.loc 1 881 56
 1704 00da 9A08     		lsrs	r2, r3, #2
 1705              		.loc 1 881 37
 1706 00dc 7B6B     		ldr	r3, [r7, #52]
 1707 00de 02FB03F3 		mul	r3, r2, r3
 1708 00e2 FB60     		str	r3, [r7, #12]
 882:Drivers/Library/StdDriver/src/clk.c **** 
 883:Drivers/Library/StdDriver/src/clk.c ****                             if((u32Tmp2 >= FREQ_50MHZ) && (u32Tmp2 <= FREQ_125MHZ))
 1709              		.loc 1 883 31
 1710 00e4 FB68     		ldr	r3, [r7, #12]
 1711 00e6 3C4A     		ldr	r2, .L123+12
 1712 00e8 9342     		cmp	r3, r2
 1713 00ea 21D9     		bls	.L110
 1714              		.loc 1 883 56 discriminator 1
 1715 00ec FB68     		ldr	r3, [r7, #12]
 1716 00ee 3D4A     		ldr	r2, .L123+24
 1717 00f0 9342     		cmp	r3, r2
 1718 00f2 1DD8     		bhi	.L110
 884:Drivers/Library/StdDriver/src/clk.c ****                             {
 885:Drivers/Library/StdDriver/src/clk.c ****                                 u32Tmp3 = (u32Tmp2 > (u32PllFreq>>2)) ? u32Tmp2 - (u32PllFreq>>2) :
 1719              		.loc 1 885 65
ARM GAS  /tmp/cc3AHMLK.s 			page 46


 1720 00f4 3B68     		ldr	r3, [r7]
 1721 00f6 9B08     		lsrs	r3, r3, #2
 1722              		.loc 1 885 99
 1723 00f8 FA68     		ldr	r2, [r7, #12]
 1724 00fa 9A42     		cmp	r2, r3
 1725 00fc 04D9     		bls	.L111
 1726              		.loc 1 885 94 discriminator 1
 1727 00fe 3B68     		ldr	r3, [r7]
 1728 0100 9B08     		lsrs	r3, r3, #2
 1729              		.loc 1 885 99 discriminator 1
 1730 0102 FA68     		ldr	r2, [r7, #12]
 1731 0104 D31A     		subs	r3, r2, r3
 1732 0106 03E0     		b	.L112
 1733              	.L111:
 1734              		.loc 1 885 112 discriminator 2
 1735 0108 3B68     		ldr	r3, [r7]
 1736 010a 9A08     		lsrs	r2, r3, #2
 1737              		.loc 1 885 99 discriminator 2
 1738 010c FB68     		ldr	r3, [r7, #12]
 1739 010e D31A     		subs	r3, r2, r3
 1740              	.L112:
 1741              		.loc 1 885 41 discriminator 4
 1742 0110 BB60     		str	r3, [r7, #8]
 886:Drivers/Library/StdDriver/src/clk.c ****                                 if(u32Tmp3 < u32Min)
 1743              		.loc 1 886 35 discriminator 4
 1744 0112 BA68     		ldr	r2, [r7, #8]
 1745 0114 7B6A     		ldr	r3, [r7, #36]
 1746 0116 9A42     		cmp	r2, r3
 1747 0118 0AD2     		bcs	.L110
 887:Drivers/Library/StdDriver/src/clk.c ****                                 {
 888:Drivers/Library/StdDriver/src/clk.c ****                                     u32Min = u32Tmp3;
 1748              		.loc 1 888 44
 1749 011a BB68     		ldr	r3, [r7, #8]
 1750 011c 7B62     		str	r3, [r7, #36]
 889:Drivers/Library/StdDriver/src/clk.c ****                                     u32MinNR = u32NR;
 1751              		.loc 1 889 46
 1752 011e BB6B     		ldr	r3, [r7, #56]
 1753 0120 FB61     		str	r3, [r7, #28]
 890:Drivers/Library/StdDriver/src/clk.c ****                                     u32MinNF = u32NF;
 1754              		.loc 1 890 46
 1755 0122 7B6B     		ldr	r3, [r7, #52]
 1756 0124 3B62     		str	r3, [r7, #32]
 891:Drivers/Library/StdDriver/src/clk.c ****                                     u32MinNO = u32NO;
 1757              		.loc 1 891 46
 1758 0126 3B6B     		ldr	r3, [r7, #48]
 1759 0128 BB61     		str	r3, [r7, #24]
 892:Drivers/Library/StdDriver/src/clk.c **** 
 893:Drivers/Library/StdDriver/src/clk.c ****                                     /* Break when get good results */
 894:Drivers/Library/StdDriver/src/clk.c ****                                     if(u32Min == 0UL)
 1760              		.loc 1 894 39
 1761 012a 7B6A     		ldr	r3, [r7, #36]
 1762 012c 002B     		cmp	r3, #0
 1763 012e 08D0     		beq	.L122
 1764              	.L110:
 878:Drivers/Library/StdDriver/src/clk.c ****                         {
 1765              		.loc 1 878 63 discriminator 2
 1766 0130 7B6B     		ldr	r3, [r7, #52]
ARM GAS  /tmp/cc3AHMLK.s 			page 47


 1767 0132 0133     		adds	r3, r3, #1
 1768 0134 7B63     		str	r3, [r7, #52]
 1769              	.L109:
 878:Drivers/Library/StdDriver/src/clk.c ****                         {
 1770              		.loc 1 878 25 discriminator 1
 1771 0136 7B6B     		ldr	r3, [r7, #52]
 1772 0138 40F20122 		movw	r2, #513
 1773 013c 9342     		cmp	r3, r2
 1774 013e CAD9     		bls	.L113
 1775 0140 00E0     		b	.L108
 1776              	.L122:
 895:Drivers/Library/StdDriver/src/clk.c ****                                     {
 896:Drivers/Library/StdDriver/src/clk.c ****                                         break;
 1777              		.loc 1 896 41
 1778 0142 00BF     		nop
 1779              	.L108:
 867:Drivers/Library/StdDriver/src/clk.c ****                 {
 1780              		.loc 1 867 54 discriminator 2
 1781 0144 BB6B     		ldr	r3, [r7, #56]
 1782 0146 0133     		adds	r3, r3, #1
 1783 0148 BB63     		str	r3, [r7, #56]
 1784              	.L106:
 867:Drivers/Library/StdDriver/src/clk.c ****                 {
 1785              		.loc 1 867 17 discriminator 1
 1786 014a BB6B     		ldr	r3, [r7, #56]
 1787 014c 202B     		cmp	r3, #32
 1788 014e AFD9     		bls	.L114
 1789 0150 00E0     		b	.L103
 1790              	.L121:
 872:Drivers/Library/StdDriver/src/clk.c ****                     }
 1791              		.loc 1 872 25
 1792 0152 00BF     		nop
 1793              	.L103:
 844:Drivers/Library/StdDriver/src/clk.c ****         {
 1794              		.loc 1 844 45 discriminator 2
 1795 0154 3B6B     		ldr	r3, [r7, #48]
 1796 0156 0133     		adds	r3, r3, #1
 1797 0158 3B63     		str	r3, [r7, #48]
 1798              	.L100:
 844:Drivers/Library/StdDriver/src/clk.c ****         {
 1799              		.loc 1 844 9 discriminator 1
 1800 015a 3B6B     		ldr	r3, [r7, #48]
 1801 015c 042B     		cmp	r3, #4
 1802 015e 91D9     		bls	.L115
 1803 0160 00E0     		b	.L102
 1804              	.L120:
 849:Drivers/Library/StdDriver/src/clk.c ****             }
 1805              		.loc 1 849 17
 1806 0162 00BF     		nop
 1807              	.L102:
 897:Drivers/Library/StdDriver/src/clk.c ****                                     }
 898:Drivers/Library/StdDriver/src/clk.c ****                                 }
 899:Drivers/Library/StdDriver/src/clk.c ****                             }
 900:Drivers/Library/StdDriver/src/clk.c ****                         }
 901:Drivers/Library/StdDriver/src/clk.c ****                     }
 902:Drivers/Library/StdDriver/src/clk.c ****                 }
 903:Drivers/Library/StdDriver/src/clk.c ****             }
ARM GAS  /tmp/cc3AHMLK.s 			page 48


 904:Drivers/Library/StdDriver/src/clk.c ****         }
 905:Drivers/Library/StdDriver/src/clk.c **** 
 906:Drivers/Library/StdDriver/src/clk.c ****         /* Enable and apply new PLL setting. */
 907:Drivers/Library/StdDriver/src/clk.c ****         CLK->PLLCTL = u32CLK_SRC | ((u32MinNO - 1UL) << 14) | ((u32MinNR - 1UL) << 9) | (u32MinNF -
 1808              		.loc 1 907 47
 1809 0164 BB69     		ldr	r3, [r7, #24]
 1810 0166 013B     		subs	r3, r3, #1
 1811              		.loc 1 907 54
 1812 0168 9A03     		lsls	r2, r3, #14
 1813              		.loc 1 907 34
 1814 016a FB6A     		ldr	r3, [r7, #44]
 1815 016c 1A43     		orrs	r2, r2, r3
 1816              		.loc 1 907 74
 1817 016e FB69     		ldr	r3, [r7, #28]
 1818 0170 013B     		subs	r3, r3, #1
 1819              		.loc 1 907 81
 1820 0172 5B02     		lsls	r3, r3, #9
 1821              		.loc 1 907 61
 1822 0174 1A43     		orrs	r2, r2, r3
 1823              		.loc 1 907 99
 1824 0176 3B6A     		ldr	r3, [r7, #32]
 1825 0178 023B     		subs	r3, r3, #2
 1826              		.loc 1 907 12
 1827 017a 1449     		ldr	r1, .L123
 1828              		.loc 1 907 87
 1829 017c 1343     		orrs	r3, r3, r2
 1830              		.loc 1 907 21
 1831 017e 0B64     		str	r3, [r1, #64]
 908:Drivers/Library/StdDriver/src/clk.c **** 
 909:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for PLL clock stable */
 910:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_PLLSTB_Msk);
 1832              		.loc 1 910 9
 1833 0180 0420     		movs	r0, #4
 1834 0182 FFF7FEFF 		bl	CLK_WaitClockReady
 911:Drivers/Library/StdDriver/src/clk.c **** 
 912:Drivers/Library/StdDriver/src/clk.c ****         /* Actual PLL output clock frequency */
 913:Drivers/Library/StdDriver/src/clk.c ****         u32PllClk = u32PllSrcClk / (u32MinNO * (u32MinNR)) * (u32MinNF) * 2UL;
 1835              		.loc 1 913 46
 1836 0186 BB69     		ldr	r3, [r7, #24]
 1837 0188 FA69     		ldr	r2, [r7, #28]
 1838 018a 02FB03F3 		mul	r3, r2, r3
 1839              		.loc 1 913 34
 1840 018e FA6B     		ldr	r2, [r7, #60]
 1841 0190 B2FBF3F3 		udiv	r3, r2, r3
 1842              		.loc 1 913 60
 1843 0194 3A6A     		ldr	r2, [r7, #32]
 1844 0196 02FB03F3 		mul	r3, r2, r3
 1845              		.loc 1 913 19
 1846 019a 5B00     		lsls	r3, r3, #1
 1847 019c BB62     		str	r3, [r7, #40]
 1848 019e 10E0     		b	.L116
 1849              	.L99:
 914:Drivers/Library/StdDriver/src/clk.c ****     }
 915:Drivers/Library/StdDriver/src/clk.c ****     else
 916:Drivers/Library/StdDriver/src/clk.c ****     {
 917:Drivers/Library/StdDriver/src/clk.c ****         /* Wrong frequency request. Just return default setting. */
 918:Drivers/Library/StdDriver/src/clk.c ****         /* Apply default PLL setting and return */
ARM GAS  /tmp/cc3AHMLK.s 			page 49


 919:Drivers/Library/StdDriver/src/clk.c ****         if(u32PllClkSrc == CLK_PLLCTL_PLLSRC_HXT)
 1850              		.loc 1 919 11
 1851 01a0 7B68     		ldr	r3, [r7, #4]
 1852 01a2 002B     		cmp	r3, #0
 1853 01a4 04D1     		bne	.L117
 920:Drivers/Library/StdDriver/src/clk.c ****         {
 921:Drivers/Library/StdDriver/src/clk.c ****             CLK->PLLCTL = CLK_PLLCTL_192MHz_HXT;
 1854              		.loc 1 921 16
 1855 01a6 094B     		ldr	r3, .L123
 1856              		.loc 1 921 25
 1857 01a8 44F21E22 		movw	r2, #16926
 1858 01ac 1A64     		str	r2, [r3, #64]
 1859 01ae 02E0     		b	.L118
 1860              	.L117:
 922:Drivers/Library/StdDriver/src/clk.c ****         }
 923:Drivers/Library/StdDriver/src/clk.c ****         else
 924:Drivers/Library/StdDriver/src/clk.c ****         {
 925:Drivers/Library/StdDriver/src/clk.c ****             CLK->PLLCTL = CLK_PLLCTL_192MHz_HIRC;
 1861              		.loc 1 925 16
 1862 01b0 064B     		ldr	r3, .L123
 1863              		.loc 1 925 25
 1864 01b2 0D4A     		ldr	r2, .L123+28
 1865 01b4 1A64     		str	r2, [r3, #64]
 1866              	.L118:
 926:Drivers/Library/StdDriver/src/clk.c ****         }
 927:Drivers/Library/StdDriver/src/clk.c **** 
 928:Drivers/Library/StdDriver/src/clk.c ****         /* Wait for PLL clock stable */
 929:Drivers/Library/StdDriver/src/clk.c ****         CLK_WaitClockReady(CLK_STATUS_PLLSTB_Msk);
 1867              		.loc 1 929 9
 1868 01b6 0420     		movs	r0, #4
 1869 01b8 FFF7FEFF 		bl	CLK_WaitClockReady
 930:Drivers/Library/StdDriver/src/clk.c **** 
 931:Drivers/Library/StdDriver/src/clk.c ****         /* Actual PLL output clock frequency */
 932:Drivers/Library/StdDriver/src/clk.c ****         u32PllClk = CLK_GetPLLClockFreq();
 1870              		.loc 1 932 21
 1871 01bc FFF7FEFF 		bl	CLK_GetPLLClockFreq
 1872 01c0 B862     		str	r0, [r7, #40]
 1873              	.L116:
 933:Drivers/Library/StdDriver/src/clk.c ****     }
 934:Drivers/Library/StdDriver/src/clk.c **** 
 935:Drivers/Library/StdDriver/src/clk.c ****     return u32PllClk;
 1874              		.loc 1 935 12
 1875 01c2 BB6A     		ldr	r3, [r7, #40]
 936:Drivers/Library/StdDriver/src/clk.c **** }
 1876              		.loc 1 936 1
 1877 01c4 1846     		mov	r0, r3
 1878 01c6 4037     		adds	r7, r7, #64
 1879              	.LCFI92:
 1880              		.cfi_def_cfa_offset 8
 1881 01c8 BD46     		mov	sp, r7
 1882              	.LCFI93:
 1883              		.cfi_def_cfa_register 13
 1884              		@ sp needed
 1885 01ca 80BD     		pop	{r7, pc}
 1886              	.L124:
 1887              		.align	2
 1888              	.L123:
ARM GAS  /tmp/cc3AHMLK.s 			page 50


 1889 01cc 00020040 		.word	1073742336
 1890 01d0 001BB700 		.word	12000000
 1891 01d4 0065CD1D 		.word	500000000
 1892 01d8 7FF0FA02 		.word	49999999
 1893 01dc FF083D00 		.word	3999999
 1894 01e0 00127A00 		.word	8000000
 1895 01e4 40597307 		.word	125000000
 1896 01e8 1E420800 		.word	541214
 1897              		.cfi_endproc
 1898              	.LFE213:
 1900              		.section	.text.CLK_DisablePLL,"ax",%progbits
 1901              		.align	1
 1902              		.global	CLK_DisablePLL
 1903              		.syntax unified
 1904              		.thumb
 1905              		.thumb_func
 1906              		.fpu fpv4-sp-d16
 1908              	CLK_DisablePLL:
 1909              	.LFB214:
 937:Drivers/Library/StdDriver/src/clk.c **** 
 938:Drivers/Library/StdDriver/src/clk.c **** /**
 939:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable PLL
 940:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
 941:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 942:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set PLL in Power-down mode. \n
 943:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 944:Drivers/Library/StdDriver/src/clk.c ****   */
 945:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisablePLL(void)
 946:Drivers/Library/StdDriver/src/clk.c **** {
 1910              		.loc 1 946 1
 1911              		.cfi_startproc
 1912              		@ args = 0, pretend = 0, frame = 0
 1913              		@ frame_needed = 1, uses_anonymous_args = 0
 1914              		@ link register save eliminated.
 1915 0000 80B4     		push	{r7}
 1916              	.LCFI94:
 1917              		.cfi_def_cfa_offset 4
 1918              		.cfi_offset 7, -4
 1919 0002 00AF     		add	r7, sp, #0
 1920              	.LCFI95:
 1921              		.cfi_def_cfa_register 7
 947:Drivers/Library/StdDriver/src/clk.c ****     CLK->PLLCTL |= CLK_PLLCTL_PD_Msk;
 1922              		.loc 1 947 17
 1923 0004 054B     		ldr	r3, .L126
 1924 0006 1B6C     		ldr	r3, [r3, #64]
 1925 0008 044A     		ldr	r2, .L126
 1926 000a 43F48033 		orr	r3, r3, #65536
 1927 000e 1364     		str	r3, [r2, #64]
 948:Drivers/Library/StdDriver/src/clk.c **** }
 1928              		.loc 1 948 1
 1929 0010 00BF     		nop
 1930 0012 BD46     		mov	sp, r7
 1931              	.LCFI96:
 1932              		.cfi_def_cfa_register 13
 1933              		@ sp needed
 1934 0014 5DF8047B 		ldr	r7, [sp], #4
 1935              	.LCFI97:
ARM GAS  /tmp/cc3AHMLK.s 			page 51


 1936              		.cfi_restore 7
 1937              		.cfi_def_cfa_offset 0
 1938 0018 7047     		bx	lr
 1939              	.L127:
 1940 001a 00BF     		.align	2
 1941              	.L126:
 1942 001c 00020040 		.word	1073742336
 1943              		.cfi_endproc
 1944              	.LFE214:
 1946              		.section	.text.CLK_WaitClockReady,"ax",%progbits
 1947              		.align	1
 1948              		.global	CLK_WaitClockReady
 1949              		.syntax unified
 1950              		.thumb
 1951              		.thumb_func
 1952              		.fpu fpv4-sp-d16
 1954              	CLK_WaitClockReady:
 1955              	.LFB215:
 949:Drivers/Library/StdDriver/src/clk.c **** 
 950:Drivers/Library/StdDriver/src/clk.c **** 
 951:Drivers/Library/StdDriver/src/clk.c **** /**
 952:Drivers/Library/StdDriver/src/clk.c ****   * @brief      This function check selected clock source status
 953:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkMask is selected clock source. Including :
 954:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_HXTSTB_Msk
 955:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_LXTSTB_Msk
 956:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_HIRCSTB_Msk
 957:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_LIRCSTB_Msk
 958:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_STATUS_PLLSTB_Msk
 959:Drivers/Library/StdDriver/src/clk.c ****   * @retval     0  clock is not stable
 960:Drivers/Library/StdDriver/src/clk.c ****   * @retval     1  clock is stable
 961:Drivers/Library/StdDriver/src/clk.c ****   * @details    To wait for clock ready by specified clock source stable flag or timeout (~500ms)
 962:Drivers/Library/StdDriver/src/clk.c ****   * @note       This function sets g_CLK_i32ErrCode to CLK_TIMEOUT_ERR if clock source status is no
 963:Drivers/Library/StdDriver/src/clk.c ****   */
 964:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_WaitClockReady(uint32_t u32ClkMask)
 965:Drivers/Library/StdDriver/src/clk.c **** {
 1956              		.loc 1 965 1
 1957              		.cfi_startproc
 1958              		@ args = 0, pretend = 0, frame = 16
 1959              		@ frame_needed = 1, uses_anonymous_args = 0
 1960              		@ link register save eliminated.
 1961 0000 80B4     		push	{r7}
 1962              	.LCFI98:
 1963              		.cfi_def_cfa_offset 4
 1964              		.cfi_offset 7, -4
 1965 0002 85B0     		sub	sp, sp, #20
 1966              	.LCFI99:
 1967              		.cfi_def_cfa_offset 24
 1968 0004 00AF     		add	r7, sp, #0
 1969              	.LCFI100:
 1970              		.cfi_def_cfa_register 7
 1971 0006 7860     		str	r0, [r7, #4]
 966:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32TimeOutCnt = SystemCoreClock / 2;
 1972              		.loc 1 966 46
 1973 0008 134B     		ldr	r3, .L134
 1974 000a 1B68     		ldr	r3, [r3]
 1975              		.loc 1 966 14
 1976 000c 5B08     		lsrs	r3, r3, #1
ARM GAS  /tmp/cc3AHMLK.s 			page 52


 1977 000e FB60     		str	r3, [r7, #12]
 967:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Ret = 1U;
 1978              		.loc 1 967 14
 1979 0010 0123     		movs	r3, #1
 1980 0012 BB60     		str	r3, [r7, #8]
 968:Drivers/Library/StdDriver/src/clk.c **** 
 969:Drivers/Library/StdDriver/src/clk.c ****     g_CLK_i32ErrCode = 0;
 1981              		.loc 1 969 22
 1982 0014 114B     		ldr	r3, .L134+4
 1983 0016 0022     		movs	r2, #0
 1984 0018 1A60     		str	r2, [r3]
 970:Drivers/Library/StdDriver/src/clk.c ****     while((CLK->STATUS & u32ClkMask) != u32ClkMask)
 1985              		.loc 1 970 10
 1986 001a 08E0     		b	.L129
 1987              	.L131:
 971:Drivers/Library/StdDriver/src/clk.c ****     {
 972:Drivers/Library/StdDriver/src/clk.c ****         if(--u32TimeOutCnt == 0)
 1988              		.loc 1 972 11
 1989 001c FB68     		ldr	r3, [r7, #12]
 1990 001e 013B     		subs	r3, r3, #1
 1991 0020 FB60     		str	r3, [r7, #12]
 1992 0022 FB68     		ldr	r3, [r7, #12]
 1993 0024 002B     		cmp	r3, #0
 1994 0026 02D1     		bne	.L129
 973:Drivers/Library/StdDriver/src/clk.c ****         {
 974:Drivers/Library/StdDriver/src/clk.c ****             u32Ret = 0U;
 1995              		.loc 1 974 20
 1996 0028 0023     		movs	r3, #0
 1997 002a BB60     		str	r3, [r7, #8]
 975:Drivers/Library/StdDriver/src/clk.c ****             break;
 1998              		.loc 1 975 13
 1999 002c 06E0     		b	.L130
 2000              	.L129:
 970:Drivers/Library/StdDriver/src/clk.c ****     {
 2001              		.loc 1 970 15
 2002 002e 0C4B     		ldr	r3, .L134+8
 2003 0030 1A6D     		ldr	r2, [r3, #80]
 970:Drivers/Library/StdDriver/src/clk.c ****     {
 2004              		.loc 1 970 24
 2005 0032 7B68     		ldr	r3, [r7, #4]
 2006 0034 1340     		ands	r3, r3, r2
 970:Drivers/Library/StdDriver/src/clk.c ****     {
 2007              		.loc 1 970 10
 2008 0036 7A68     		ldr	r2, [r7, #4]
 2009 0038 9A42     		cmp	r2, r3
 2010 003a EFD1     		bne	.L131
 2011              	.L130:
 976:Drivers/Library/StdDriver/src/clk.c ****         }
 977:Drivers/Library/StdDriver/src/clk.c ****     }
 978:Drivers/Library/StdDriver/src/clk.c **** 
 979:Drivers/Library/StdDriver/src/clk.c ****     if(u32TimeOutCnt == 0)
 2012              		.loc 1 979 7
 2013 003c FB68     		ldr	r3, [r7, #12]
 2014 003e 002B     		cmp	r3, #0
 2015 0040 03D1     		bne	.L132
 980:Drivers/Library/StdDriver/src/clk.c ****         g_CLK_i32ErrCode = CLK_TIMEOUT_ERR;
 2016              		.loc 1 980 26
ARM GAS  /tmp/cc3AHMLK.s 			page 53


 2017 0042 064B     		ldr	r3, .L134+4
 2018 0044 4FF0FF32 		mov	r2, #-1
 2019 0048 1A60     		str	r2, [r3]
 2020              	.L132:
 981:Drivers/Library/StdDriver/src/clk.c **** 
 982:Drivers/Library/StdDriver/src/clk.c ****     return u32Ret;
 2021              		.loc 1 982 12
 2022 004a BB68     		ldr	r3, [r7, #8]
 983:Drivers/Library/StdDriver/src/clk.c **** }
 2023              		.loc 1 983 1
 2024 004c 1846     		mov	r0, r3
 2025 004e 1437     		adds	r7, r7, #20
 2026              	.LCFI101:
 2027              		.cfi_def_cfa_offset 4
 2028 0050 BD46     		mov	sp, r7
 2029              	.LCFI102:
 2030              		.cfi_def_cfa_register 13
 2031              		@ sp needed
 2032 0052 5DF8047B 		ldr	r7, [sp], #4
 2033              	.LCFI103:
 2034              		.cfi_restore 7
 2035              		.cfi_def_cfa_offset 0
 2036 0056 7047     		bx	lr
 2037              	.L135:
 2038              		.align	2
 2039              	.L134:
 2040 0058 00000000 		.word	SystemCoreClock
 2041 005c 00000000 		.word	g_CLK_i32ErrCode
 2042 0060 00020040 		.word	1073742336
 2043              		.cfi_endproc
 2044              	.LFE215:
 2046              		.section	.text.CLK_EnableSysTick,"ax",%progbits
 2047              		.align	1
 2048              		.global	CLK_EnableSysTick
 2049              		.syntax unified
 2050              		.thumb
 2051              		.thumb_func
 2052              		.fpu fpv4-sp-d16
 2054              	CLK_EnableSysTick:
 2055              	.LFB216:
 984:Drivers/Library/StdDriver/src/clk.c **** 
 985:Drivers/Library/StdDriver/src/clk.c **** /**
 986:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Enable System Tick counter
 987:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ClkSrc is System Tick clock source. Including:
 988:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT
 989:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_LXT
 990:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HXT_DIV2
 991:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HCLK_DIV2
 992:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HIRC_DIV2
 993:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_CLKSEL0_STCLKSEL_HCLK
 994:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32Count is System Tick reload value. It could be 0~0xFFFFFF.
 995:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
 996:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function set System Tick clock source, reload value, enable System Tick counte
 997:Drivers/Library/StdDriver/src/clk.c ****   *             The register write-protection function should be disabled before using this functio
 998:Drivers/Library/StdDriver/src/clk.c ****   */
 999:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableSysTick(uint32_t u32ClkSrc, uint32_t u32Count)
1000:Drivers/Library/StdDriver/src/clk.c **** {
ARM GAS  /tmp/cc3AHMLK.s 			page 54


 2056              		.loc 1 1000 1
 2057              		.cfi_startproc
 2058              		@ args = 0, pretend = 0, frame = 8
 2059              		@ frame_needed = 1, uses_anonymous_args = 0
 2060              		@ link register save eliminated.
 2061 0000 80B4     		push	{r7}
 2062              	.LCFI104:
 2063              		.cfi_def_cfa_offset 4
 2064              		.cfi_offset 7, -4
 2065 0002 83B0     		sub	sp, sp, #12
 2066              	.LCFI105:
 2067              		.cfi_def_cfa_offset 16
 2068 0004 00AF     		add	r7, sp, #0
 2069              	.LCFI106:
 2070              		.cfi_def_cfa_register 7
 2071 0006 7860     		str	r0, [r7, #4]
 2072 0008 3960     		str	r1, [r7]
1001:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick counter disabled */
1002:Drivers/Library/StdDriver/src/clk.c ****     SysTick->CTRL = 0UL;
 2073              		.loc 1 1002 12
 2074 000a 134B     		ldr	r3, .L139
 2075              		.loc 1 1002 19
 2076 000c 0022     		movs	r2, #0
 2077 000e 1A60     		str	r2, [r3]
1003:Drivers/Library/StdDriver/src/clk.c **** 
1004:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick clock source */
1005:Drivers/Library/StdDriver/src/clk.c ****     if( u32ClkSrc == CLK_CLKSEL0_STCLKSEL_HCLK )
 2078              		.loc 1 1005 7
 2079 0010 7B68     		ldr	r3, [r7, #4]
 2080 0012 042B     		cmp	r3, #4
 2081 0014 06D1     		bne	.L137
1006:Drivers/Library/StdDriver/src/clk.c ****     {
1007:Drivers/Library/StdDriver/src/clk.c ****         SysTick->CTRL |= SysTick_CTRL_CLKSOURCE_Msk;
 2082              		.loc 1 1007 23
 2083 0016 104B     		ldr	r3, .L139
 2084 0018 1B68     		ldr	r3, [r3]
 2085 001a 0F4A     		ldr	r2, .L139
 2086 001c 43F00403 		orr	r3, r3, #4
 2087 0020 1360     		str	r3, [r2]
 2088 0022 07E0     		b	.L138
 2089              	.L137:
1008:Drivers/Library/StdDriver/src/clk.c ****     }
1009:Drivers/Library/StdDriver/src/clk.c ****     else
1010:Drivers/Library/StdDriver/src/clk.c ****     {
1011:Drivers/Library/StdDriver/src/clk.c ****         CLK->CLKSEL0 = (CLK->CLKSEL0 & ~CLK_CLKSEL0_STCLKSEL_Msk) | u32ClkSrc;
 2090              		.loc 1 1011 28
 2091 0024 0D4B     		ldr	r3, .L139+4
 2092 0026 1B69     		ldr	r3, [r3, #16]
 2093              		.loc 1 1011 38
 2094 0028 23F03802 		bic	r2, r3, #56
 2095              		.loc 1 1011 12
 2096 002c 0B49     		ldr	r1, .L139+4
 2097              		.loc 1 1011 67
 2098 002e 7B68     		ldr	r3, [r7, #4]
 2099 0030 1343     		orrs	r3, r3, r2
 2100              		.loc 1 1011 22
 2101 0032 0B61     		str	r3, [r1, #16]
ARM GAS  /tmp/cc3AHMLK.s 			page 55


 2102              	.L138:
1012:Drivers/Library/StdDriver/src/clk.c ****     }
1013:Drivers/Library/StdDriver/src/clk.c **** 
1014:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick reload value */
1015:Drivers/Library/StdDriver/src/clk.c ****     SysTick->LOAD = u32Count;
 2103              		.loc 1 1015 12
 2104 0034 084A     		ldr	r2, .L139
 2105              		.loc 1 1015 19
 2106 0036 3B68     		ldr	r3, [r7]
 2107 0038 5360     		str	r3, [r2, #4]
1016:Drivers/Library/StdDriver/src/clk.c **** 
1017:Drivers/Library/StdDriver/src/clk.c ****     /* Clear System Tick current value and counter flag */
1018:Drivers/Library/StdDriver/src/clk.c ****     SysTick->VAL = 0UL;
 2108              		.loc 1 1018 12
 2109 003a 074B     		ldr	r3, .L139
 2110              		.loc 1 1018 18
 2111 003c 0022     		movs	r2, #0
 2112 003e 9A60     		str	r2, [r3, #8]
1019:Drivers/Library/StdDriver/src/clk.c **** 
1020:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick interrupt enabled and counter enabled */
1021:Drivers/Library/StdDriver/src/clk.c ****     SysTick->CTRL |= SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk;
 2113              		.loc 1 1021 19
 2114 0040 054B     		ldr	r3, .L139
 2115 0042 1B68     		ldr	r3, [r3]
 2116 0044 044A     		ldr	r2, .L139
 2117 0046 43F00303 		orr	r3, r3, #3
 2118 004a 1360     		str	r3, [r2]
1022:Drivers/Library/StdDriver/src/clk.c **** }
 2119              		.loc 1 1022 1
 2120 004c 00BF     		nop
 2121 004e 0C37     		adds	r7, r7, #12
 2122              	.LCFI107:
 2123              		.cfi_def_cfa_offset 4
 2124 0050 BD46     		mov	sp, r7
 2125              	.LCFI108:
 2126              		.cfi_def_cfa_register 13
 2127              		@ sp needed
 2128 0052 5DF8047B 		ldr	r7, [sp], #4
 2129              	.LCFI109:
 2130              		.cfi_restore 7
 2131              		.cfi_def_cfa_offset 0
 2132 0056 7047     		bx	lr
 2133              	.L140:
 2134              		.align	2
 2135              	.L139:
 2136 0058 10E000E0 		.word	-536813552
 2137 005c 00020040 		.word	1073742336
 2138              		.cfi_endproc
 2139              	.LFE216:
 2141              		.section	.text.CLK_DisableSysTick,"ax",%progbits
 2142              		.align	1
 2143              		.global	CLK_DisableSysTick
 2144              		.syntax unified
 2145              		.thumb
 2146              		.thumb_func
 2147              		.fpu fpv4-sp-d16
 2149              	CLK_DisableSysTick:
ARM GAS  /tmp/cc3AHMLK.s 			page 56


 2150              	.LFB217:
1023:Drivers/Library/StdDriver/src/clk.c **** 
1024:Drivers/Library/StdDriver/src/clk.c **** /**
1025:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Disable System Tick counter
1026:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
1027:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
1028:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function disable System Tick counter.
1029:Drivers/Library/StdDriver/src/clk.c ****   */
1030:Drivers/Library/StdDriver/src/clk.c **** void CLK_DisableSysTick(void)
1031:Drivers/Library/StdDriver/src/clk.c **** {
 2151              		.loc 1 1031 1
 2152              		.cfi_startproc
 2153              		@ args = 0, pretend = 0, frame = 0
 2154              		@ frame_needed = 1, uses_anonymous_args = 0
 2155              		@ link register save eliminated.
 2156 0000 80B4     		push	{r7}
 2157              	.LCFI110:
 2158              		.cfi_def_cfa_offset 4
 2159              		.cfi_offset 7, -4
 2160 0002 00AF     		add	r7, sp, #0
 2161              	.LCFI111:
 2162              		.cfi_def_cfa_register 7
1032:Drivers/Library/StdDriver/src/clk.c ****     /* Set System Tick counter disabled */
1033:Drivers/Library/StdDriver/src/clk.c ****     SysTick->CTRL = 0UL;
 2163              		.loc 1 1033 12
 2164 0004 034B     		ldr	r3, .L142
 2165              		.loc 1 1033 19
 2166 0006 0022     		movs	r2, #0
 2167 0008 1A60     		str	r2, [r3]
1034:Drivers/Library/StdDriver/src/clk.c **** }
 2168              		.loc 1 1034 1
 2169 000a 00BF     		nop
 2170 000c BD46     		mov	sp, r7
 2171              	.LCFI112:
 2172              		.cfi_def_cfa_register 13
 2173              		@ sp needed
 2174 000e 5DF8047B 		ldr	r7, [sp], #4
 2175              	.LCFI113:
 2176              		.cfi_restore 7
 2177              		.cfi_def_cfa_offset 0
 2178 0012 7047     		bx	lr
 2179              	.L143:
 2180              		.align	2
 2181              	.L142:
 2182 0014 10E000E0 		.word	-536813552
 2183              		.cfi_endproc
 2184              	.LFE217:
 2186              		.section	.text.CLK_SetPowerDownMode,"ax",%progbits
 2187              		.align	1
 2188              		.global	CLK_SetPowerDownMode
 2189              		.syntax unified
 2190              		.thumb
 2191              		.thumb_func
 2192              		.fpu fpv4-sp-d16
 2194              	CLK_SetPowerDownMode:
 2195              	.LFB218:
1035:Drivers/Library/StdDriver/src/clk.c **** 
ARM GAS  /tmp/cc3AHMLK.s 			page 57


1036:Drivers/Library/StdDriver/src/clk.c **** 
1037:Drivers/Library/StdDriver/src/clk.c **** /**
1038:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Power-down mode selected
1039:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32PDMode is power down mode index. Including :
1040:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_PD
1041:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_LLPD
1042:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_FWPD
1043:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_SPD0
1044:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_SPD1
1045:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLK_PMUCTL_PDMSEL_DPD
1046:Drivers/Library/StdDriver/src/clk.c ****   * @return     None
1047:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function is used to set power-down mode.
1048:Drivers/Library/StdDriver/src/clk.c ****   * @note       Must enable LIRC clock before entering to Standby Power-down Mode
1049:Drivers/Library/StdDriver/src/clk.c ****   */
1050:Drivers/Library/StdDriver/src/clk.c **** 
1051:Drivers/Library/StdDriver/src/clk.c **** void CLK_SetPowerDownMode(uint32_t u32PDMode)
1052:Drivers/Library/StdDriver/src/clk.c **** {
 2196              		.loc 1 1052 1
 2197              		.cfi_startproc
 2198              		@ args = 0, pretend = 0, frame = 8
 2199              		@ frame_needed = 1, uses_anonymous_args = 0
 2200 0000 80B5     		push	{r7, lr}
 2201              	.LCFI114:
 2202              		.cfi_def_cfa_offset 8
 2203              		.cfi_offset 7, -8
 2204              		.cfi_offset 14, -4
 2205 0002 82B0     		sub	sp, sp, #8
 2206              	.LCFI115:
 2207              		.cfi_def_cfa_offset 16
 2208 0004 00AF     		add	r7, sp, #0
 2209              	.LCFI116:
 2210              		.cfi_def_cfa_register 7
 2211 0006 7860     		str	r0, [r7, #4]
1053:Drivers/Library/StdDriver/src/clk.c ****     if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 2212              		.loc 1 1053 13
 2213 0008 4FF08043 		mov	r3, #1073741824
 2214 000c D3F8F431 		ldr	r3, [r3, #500]
 2215              		.loc 1 1053 23
 2216 0010 DBB2     		uxtb	r3, r3
 2217              		.loc 1 1053 8
 2218 0012 012B     		cmp	r3, #1
 2219 0014 1DD1     		bne	.L145
1054:Drivers/Library/StdDriver/src/clk.c ****     {
1055:Drivers/Library/StdDriver/src/clk.c ****         if(u32PDMode == CLK_PMUCTL_PDMSEL_SPD0)
 2220              		.loc 1 1055 11
 2221 0016 7B68     		ldr	r3, [r7, #4]
 2222 0018 042B     		cmp	r3, #4
 2223 001a 0CD1     		bne	.L146
1056:Drivers/Library/StdDriver/src/clk.c ****         {
1057:Drivers/Library/StdDriver/src/clk.c ****             u32PDMode = CLK_PMUCTL_PDMSEL_SPD0;
 2224              		.loc 1 1057 23
 2225 001c 0423     		movs	r3, #4
 2226 001e 7B60     		str	r3, [r7, #4]
1058:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_SRETSEL_Msk)) | CLK_SPDSRETSEL_16K;
 2227              		.loc 1 1058 31
 2228 0020 1A4B     		ldr	r3, .L149
 2229 0022 D3F89030 		ldr	r3, [r3, #144]
ARM GAS  /tmp/cc3AHMLK.s 			page 58


 2230              		.loc 1 1058 40
 2231 0026 23F07003 		bic	r3, r3, #112
 2232              		.loc 1 1058 16
 2233 002a 184A     		ldr	r2, .L149
 2234              		.loc 1 1058 69
 2235 002c 43F01003 		orr	r3, r3, #16
 2236              		.loc 1 1058 25
 2237 0030 C2F89030 		str	r3, [r2, #144]
 2238 0034 1CE0     		b	.L147
 2239              	.L146:
1059:Drivers/Library/StdDriver/src/clk.c ****         }
1060:Drivers/Library/StdDriver/src/clk.c ****         else if(u32PDMode == CLK_PMUCTL_PDMSEL_SPD1)
 2240              		.loc 1 1060 16
 2241 0036 7B68     		ldr	r3, [r7, #4]
 2242 0038 052B     		cmp	r3, #5
 2243 003a 19D1     		bne	.L147
1061:Drivers/Library/StdDriver/src/clk.c ****         {
1062:Drivers/Library/StdDriver/src/clk.c ****             u32PDMode = CLK_PMUCTL_PDMSEL_SPD0;
 2244              		.loc 1 1062 23
 2245 003c 0423     		movs	r3, #4
 2246 003e 7B60     		str	r3, [r7, #4]
1063:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_SRETSEL_Msk)) | CLK_SPDSRETSEL_NO;
 2247              		.loc 1 1063 31
 2248 0040 124B     		ldr	r3, .L149
 2249 0042 D3F89030 		ldr	r3, [r3, #144]
 2250              		.loc 1 1063 16
 2251 0046 114A     		ldr	r2, .L149
 2252              		.loc 1 1063 69
 2253 0048 23F07003 		bic	r3, r3, #112
 2254              		.loc 1 1063 25
 2255 004c C2F89030 		str	r3, [r2, #144]
 2256 0050 0EE0     		b	.L147
 2257              	.L145:
1064:Drivers/Library/StdDriver/src/clk.c ****         }
1065:Drivers/Library/StdDriver/src/clk.c ****     }
1066:Drivers/Library/StdDriver/src/clk.c ****     else
1067:Drivers/Library/StdDriver/src/clk.c ****     {
1068:Drivers/Library/StdDriver/src/clk.c ****         /* Enable LIRC clock before entering to Standby Power-down Mode */
1069:Drivers/Library/StdDriver/src/clk.c ****         if((u32PDMode == CLK_PMUCTL_PDMSEL_SPD0) || (u32PDMode == CLK_PMUCTL_PDMSEL_SPD1))
 2258              		.loc 1 1069 11
 2259 0052 7B68     		ldr	r3, [r7, #4]
 2260 0054 042B     		cmp	r3, #4
 2261 0056 02D0     		beq	.L148
 2262              		.loc 1 1069 50 discriminator 1
 2263 0058 7B68     		ldr	r3, [r7, #4]
 2264 005a 052B     		cmp	r3, #5
 2265 005c 08D1     		bne	.L147
 2266              	.L148:
1070:Drivers/Library/StdDriver/src/clk.c ****         {
1071:Drivers/Library/StdDriver/src/clk.c ****             /* Enable LIRC clock */
1072:Drivers/Library/StdDriver/src/clk.c ****             CLK->PWRCTL |= CLK_PWRCTL_LIRCEN_Msk;
 2267              		.loc 1 1072 25
 2268 005e 0B4B     		ldr	r3, .L149
 2269 0060 1B68     		ldr	r3, [r3]
 2270 0062 0A4A     		ldr	r2, .L149
 2271 0064 43F00803 		orr	r3, r3, #8
 2272 0068 1360     		str	r3, [r2]
ARM GAS  /tmp/cc3AHMLK.s 			page 59


1073:Drivers/Library/StdDriver/src/clk.c **** 
1074:Drivers/Library/StdDriver/src/clk.c ****             /* Wait for LIRC clock stable */
1075:Drivers/Library/StdDriver/src/clk.c ****             CLK_WaitClockReady(CLK_STATUS_LIRCSTB_Msk);
 2273              		.loc 1 1075 13
 2274 006a 0820     		movs	r0, #8
 2275 006c FFF7FEFF 		bl	CLK_WaitClockReady
 2276              	.L147:
1076:Drivers/Library/StdDriver/src/clk.c ****         }
1077:Drivers/Library/StdDriver/src/clk.c ****     }
1078:Drivers/Library/StdDriver/src/clk.c **** 
1079:Drivers/Library/StdDriver/src/clk.c ****     CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_PDMSEL_Msk)) | u32PDMode;
 2277              		.loc 1 1079 23
 2278 0070 064B     		ldr	r3, .L149
 2279 0072 D3F89030 		ldr	r3, [r3, #144]
 2280              		.loc 1 1079 32
 2281 0076 23F00702 		bic	r2, r3, #7
 2282              		.loc 1 1079 8
 2283 007a 0449     		ldr	r1, .L149
 2284              		.loc 1 1079 60
 2285 007c 7B68     		ldr	r3, [r7, #4]
 2286 007e 1343     		orrs	r3, r3, r2
 2287              		.loc 1 1079 17
 2288 0080 C1F89030 		str	r3, [r1, #144]
1080:Drivers/Library/StdDriver/src/clk.c **** }
 2289              		.loc 1 1080 1
 2290 0084 00BF     		nop
 2291 0086 0837     		adds	r7, r7, #8
 2292              	.LCFI117:
 2293              		.cfi_def_cfa_offset 8
 2294 0088 BD46     		mov	sp, r7
 2295              	.LCFI118:
 2296              		.cfi_def_cfa_register 13
 2297              		@ sp needed
 2298 008a 80BD     		pop	{r7, pc}
 2299              	.L150:
 2300              		.align	2
 2301              	.L149:
 2302 008c 00020040 		.word	1073742336
 2303              		.cfi_endproc
 2304              	.LFE218:
 2306              		.section	.text.CLK_EnableDPDWKPin,"ax",%progbits
 2307              		.align	1
 2308              		.global	CLK_EnableDPDWKPin
 2309              		.syntax unified
 2310              		.thumb
 2311              		.thumb_func
 2312              		.fpu fpv4-sp-d16
 2314              	CLK_EnableDPDWKPin:
 2315              	.LFB219:
1081:Drivers/Library/StdDriver/src/clk.c **** 
1082:Drivers/Library/StdDriver/src/clk.c **** 
1083:Drivers/Library/StdDriver/src/clk.c **** /**
1084:Drivers/Library/StdDriver/src/clk.c ****  * @brief       Set Wake-up pin trigger type at Deep Power down mode
1085:Drivers/Library/StdDriver/src/clk.c ****  *
1086:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32TriggerType
1087:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN_RISING
1088:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN_FALLING
ARM GAS  /tmp/cc3AHMLK.s 			page 60


1089:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN_BOTHEDGE
1090:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN1_RISING
1091:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN1_FALLING
1092:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN1_BOTHEDGE
1093:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN2_RISING
1094:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN2_FALLING
1095:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN2_BOTHEDGE
1096:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN3_RISING
1097:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN3_FALLING
1098:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN3_BOTHEDGE
1099:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN4_RISING
1100:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN4_FALLING
1101:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_DPDWKPIN4_BOTHEDGE
1102:Drivers/Library/StdDriver/src/clk.c ****  * @return      None
1103:Drivers/Library/StdDriver/src/clk.c ****  *
1104:Drivers/Library/StdDriver/src/clk.c ****  * @details     This function is used to enable Wake-up pin trigger type.
1105:Drivers/Library/StdDriver/src/clk.c ****  */
1106:Drivers/Library/StdDriver/src/clk.c **** 
1107:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableDPDWKPin(uint32_t u32TriggerType)
1108:Drivers/Library/StdDriver/src/clk.c **** {
 2316              		.loc 1 1108 1
 2317              		.cfi_startproc
 2318              		@ args = 0, pretend = 0, frame = 24
 2319              		@ frame_needed = 1, uses_anonymous_args = 0
 2320              		@ link register save eliminated.
 2321 0000 80B4     		push	{r7}
 2322              	.LCFI119:
 2323              		.cfi_def_cfa_offset 4
 2324              		.cfi_offset 7, -4
 2325 0002 87B0     		sub	sp, sp, #28
 2326              	.LCFI120:
 2327              		.cfi_def_cfa_offset 32
 2328 0004 00AF     		add	r7, sp, #0
 2329              	.LCFI121:
 2330              		.cfi_def_cfa_register 7
 2331 0006 7860     		str	r0, [r7, #4]
1109:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32Pin1, u32Pin2, u32Pin3, u32Pin4;
1110:Drivers/Library/StdDriver/src/clk.c **** 
1111:Drivers/Library/StdDriver/src/clk.c ****     if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 2332              		.loc 1 1111 13
 2333 0008 4FF08043 		mov	r3, #1073741824
 2334 000c D3F8F431 		ldr	r3, [r3, #500]
 2335              		.loc 1 1111 23
 2336 0010 DBB2     		uxtb	r3, r3
 2337              		.loc 1 1111 8
 2338 0012 012B     		cmp	r3, #1
 2339 0014 52D1     		bne	.L152
1112:Drivers/Library/StdDriver/src/clk.c ****     {
1113:Drivers/Library/StdDriver/src/clk.c **** 
1114:Drivers/Library/StdDriver/src/clk.c ****         u32Pin1 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN1_Msk);
 2340              		.loc 1 1114 17
 2341 0016 7B68     		ldr	r3, [r7, #4]
 2342 0018 03F04073 		and	r3, r3, #50331648
 2343 001c 7B61     		str	r3, [r7, #20]
1115:Drivers/Library/StdDriver/src/clk.c ****         u32Pin2 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN2_Msk);
 2344              		.loc 1 1115 17
 2345 001e 7B68     		ldr	r3, [r7, #4]
ARM GAS  /tmp/cc3AHMLK.s 			page 61


 2346 0020 03F04063 		and	r3, r3, #201326592
 2347 0024 3B61     		str	r3, [r7, #16]
1116:Drivers/Library/StdDriver/src/clk.c ****         u32Pin3 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN3_Msk);
 2348              		.loc 1 1116 17
 2349 0026 7B68     		ldr	r3, [r7, #4]
 2350 0028 03F04053 		and	r3, r3, #805306368
 2351 002c FB60     		str	r3, [r7, #12]
1117:Drivers/Library/StdDriver/src/clk.c ****         u32Pin4 = ((u32TriggerType) & CLK_PMUCTL_WKPINEN4_Msk);
 2352              		.loc 1 1117 17
 2353 002e 7B68     		ldr	r3, [r7, #4]
 2354 0030 03F04043 		and	r3, r3, #-1073741824
 2355 0034 BB60     		str	r3, [r7, #8]
1118:Drivers/Library/StdDriver/src/clk.c **** 
1119:Drivers/Library/StdDriver/src/clk.c ****         if(u32Pin1)
 2356              		.loc 1 1119 11
 2357 0036 7B69     		ldr	r3, [r7, #20]
 2358 0038 002B     		cmp	r3, #0
 2359 003a 0AD0     		beq	.L153
1120:Drivers/Library/StdDriver/src/clk.c ****         {
1121:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN1_Msk)) | u32TriggerType;
 2360              		.loc 1 1121 31
 2361 003c 274B     		ldr	r3, .L159
 2362 003e D3F89030 		ldr	r3, [r3, #144]
 2363              		.loc 1 1121 40
 2364 0042 23F04072 		bic	r2, r3, #50331648
 2365              		.loc 1 1121 16
 2366 0046 2549     		ldr	r1, .L159
 2367              		.loc 1 1121 70
 2368 0048 7B68     		ldr	r3, [r7, #4]
 2369 004a 1343     		orrs	r3, r3, r2
 2370              		.loc 1 1121 25
 2371 004c C1F89030 		str	r3, [r1, #144]
1122:Drivers/Library/StdDriver/src/clk.c ****         }
1123:Drivers/Library/StdDriver/src/clk.c ****         else if(u32Pin2)
1124:Drivers/Library/StdDriver/src/clk.c ****         {
1125:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN2_Msk)) | u32TriggerType;
1126:Drivers/Library/StdDriver/src/clk.c ****         }
1127:Drivers/Library/StdDriver/src/clk.c ****         else if(u32Pin3)
1128:Drivers/Library/StdDriver/src/clk.c ****         {
1129:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN3_Msk)) | u32TriggerType;
1130:Drivers/Library/StdDriver/src/clk.c ****         }
1131:Drivers/Library/StdDriver/src/clk.c ****         else if(u32Pin4)
1132:Drivers/Library/StdDriver/src/clk.c ****         {
1133:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN4_Msk)) | u32TriggerType;
1134:Drivers/Library/StdDriver/src/clk.c ****         }
1135:Drivers/Library/StdDriver/src/clk.c ****         else
1136:Drivers/Library/StdDriver/src/clk.c ****         {
1137:Drivers/Library/StdDriver/src/clk.c ****             CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN_Msk)) | u32TriggerType;
1138:Drivers/Library/StdDriver/src/clk.c ****         }
1139:Drivers/Library/StdDriver/src/clk.c ****     }
1140:Drivers/Library/StdDriver/src/clk.c ****     else
1141:Drivers/Library/StdDriver/src/clk.c ****     {
1142:Drivers/Library/StdDriver/src/clk.c ****         CLK->PMUCTL = (CLK->PMUCTL & ~(CLK_PMUCTL_WKPINEN_Msk)) | u32TriggerType;
1143:Drivers/Library/StdDriver/src/clk.c ****     }
1144:Drivers/Library/StdDriver/src/clk.c **** }
 2372              		.loc 1 1144 1
 2373 0050 3EE0     		b	.L158
ARM GAS  /tmp/cc3AHMLK.s 			page 62


 2374              	.L153:
1123:Drivers/Library/StdDriver/src/clk.c ****         {
 2375              		.loc 1 1123 16
 2376 0052 3B69     		ldr	r3, [r7, #16]
 2377 0054 002B     		cmp	r3, #0
 2378 0056 0AD0     		beq	.L155
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2379              		.loc 1 1125 31
 2380 0058 204B     		ldr	r3, .L159
 2381 005a D3F89030 		ldr	r3, [r3, #144]
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2382              		.loc 1 1125 40
 2383 005e 23F04062 		bic	r2, r3, #201326592
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2384              		.loc 1 1125 16
 2385 0062 1E49     		ldr	r1, .L159
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2386              		.loc 1 1125 70
 2387 0064 7B68     		ldr	r3, [r7, #4]
 2388 0066 1343     		orrs	r3, r3, r2
1125:Drivers/Library/StdDriver/src/clk.c ****         }
 2389              		.loc 1 1125 25
 2390 0068 C1F89030 		str	r3, [r1, #144]
 2391              		.loc 1 1144 1
 2392 006c 30E0     		b	.L158
 2393              	.L155:
1127:Drivers/Library/StdDriver/src/clk.c ****         {
 2394              		.loc 1 1127 16
 2395 006e FB68     		ldr	r3, [r7, #12]
 2396 0070 002B     		cmp	r3, #0
 2397 0072 0AD0     		beq	.L156
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2398              		.loc 1 1129 31
 2399 0074 194B     		ldr	r3, .L159
 2400 0076 D3F89030 		ldr	r3, [r3, #144]
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2401              		.loc 1 1129 40
 2402 007a 23F04052 		bic	r2, r3, #805306368
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2403              		.loc 1 1129 16
 2404 007e 1749     		ldr	r1, .L159
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2405              		.loc 1 1129 70
 2406 0080 7B68     		ldr	r3, [r7, #4]
 2407 0082 1343     		orrs	r3, r3, r2
1129:Drivers/Library/StdDriver/src/clk.c ****         }
 2408              		.loc 1 1129 25
 2409 0084 C1F89030 		str	r3, [r1, #144]
 2410              		.loc 1 1144 1
 2411 0088 22E0     		b	.L158
 2412              	.L156:
1131:Drivers/Library/StdDriver/src/clk.c ****         {
 2413              		.loc 1 1131 16
 2414 008a BB68     		ldr	r3, [r7, #8]
 2415 008c 002B     		cmp	r3, #0
 2416 008e 0AD0     		beq	.L157
1133:Drivers/Library/StdDriver/src/clk.c ****         }
ARM GAS  /tmp/cc3AHMLK.s 			page 63


 2417              		.loc 1 1133 31
 2418 0090 124B     		ldr	r3, .L159
 2419 0092 D3F89030 		ldr	r3, [r3, #144]
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2420              		.loc 1 1133 40
 2421 0096 23F04042 		bic	r2, r3, #-1073741824
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2422              		.loc 1 1133 16
 2423 009a 1049     		ldr	r1, .L159
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2424              		.loc 1 1133 70
 2425 009c 7B68     		ldr	r3, [r7, #4]
 2426 009e 1343     		orrs	r3, r3, r2
1133:Drivers/Library/StdDriver/src/clk.c ****         }
 2427              		.loc 1 1133 25
 2428 00a0 C1F89030 		str	r3, [r1, #144]
 2429              		.loc 1 1144 1
 2430 00a4 14E0     		b	.L158
 2431              	.L157:
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2432              		.loc 1 1137 31
 2433 00a6 0D4B     		ldr	r3, .L159
 2434 00a8 D3F89030 		ldr	r3, [r3, #144]
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2435              		.loc 1 1137 40
 2436 00ac 23F44032 		bic	r2, r3, #196608
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2437              		.loc 1 1137 16
 2438 00b0 0A49     		ldr	r1, .L159
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2439              		.loc 1 1137 69
 2440 00b2 7B68     		ldr	r3, [r7, #4]
 2441 00b4 1343     		orrs	r3, r3, r2
1137:Drivers/Library/StdDriver/src/clk.c ****         }
 2442              		.loc 1 1137 25
 2443 00b6 C1F89030 		str	r3, [r1, #144]
 2444              		.loc 1 1144 1
 2445 00ba 09E0     		b	.L158
 2446              	.L152:
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2447              		.loc 1 1142 27
 2448 00bc 074B     		ldr	r3, .L159
 2449 00be D3F89030 		ldr	r3, [r3, #144]
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2450              		.loc 1 1142 36
 2451 00c2 23F44032 		bic	r2, r3, #196608
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2452              		.loc 1 1142 12
 2453 00c6 0549     		ldr	r1, .L159
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2454              		.loc 1 1142 65
 2455 00c8 7B68     		ldr	r3, [r7, #4]
 2456 00ca 1343     		orrs	r3, r3, r2
1142:Drivers/Library/StdDriver/src/clk.c ****     }
 2457              		.loc 1 1142 21
 2458 00cc C1F89030 		str	r3, [r1, #144]
 2459              	.L158:
ARM GAS  /tmp/cc3AHMLK.s 			page 64


 2460              		.loc 1 1144 1
 2461 00d0 00BF     		nop
 2462 00d2 1C37     		adds	r7, r7, #28
 2463              	.LCFI122:
 2464              		.cfi_def_cfa_offset 4
 2465 00d4 BD46     		mov	sp, r7
 2466              	.LCFI123:
 2467              		.cfi_def_cfa_register 13
 2468              		@ sp needed
 2469 00d6 5DF8047B 		ldr	r7, [sp], #4
 2470              	.LCFI124:
 2471              		.cfi_restore 7
 2472              		.cfi_def_cfa_offset 0
 2473 00da 7047     		bx	lr
 2474              	.L160:
 2475              		.align	2
 2476              	.L159:
 2477 00dc 00020040 		.word	1073742336
 2478              		.cfi_endproc
 2479              	.LFE219:
 2481              		.section	.text.CLK_GetPMUWKSrc,"ax",%progbits
 2482              		.align	1
 2483              		.global	CLK_GetPMUWKSrc
 2484              		.syntax unified
 2485              		.thumb
 2486              		.thumb_func
 2487              		.fpu fpv4-sp-d16
 2489              	CLK_GetPMUWKSrc:
 2490              	.LFB220:
1145:Drivers/Library/StdDriver/src/clk.c **** 
1146:Drivers/Library/StdDriver/src/clk.c **** /**
1147:Drivers/Library/StdDriver/src/clk.c ****  * @brief      Get power manager wake up source
1148:Drivers/Library/StdDriver/src/clk.c ****  *
1149:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   None
1150:Drivers/Library/StdDriver/src/clk.c ****  * @return      None
1151:Drivers/Library/StdDriver/src/clk.c ****  *
1152:Drivers/Library/StdDriver/src/clk.c ****  * @details     This function get power manager wake up source.
1153:Drivers/Library/StdDriver/src/clk.c ****  */
1154:Drivers/Library/StdDriver/src/clk.c **** 
1155:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPMUWKSrc(void)
1156:Drivers/Library/StdDriver/src/clk.c **** {
 2491              		.loc 1 1156 1
 2492              		.cfi_startproc
 2493              		@ args = 0, pretend = 0, frame = 0
 2494              		@ frame_needed = 1, uses_anonymous_args = 0
 2495              		@ link register save eliminated.
 2496 0000 80B4     		push	{r7}
 2497              	.LCFI125:
 2498              		.cfi_def_cfa_offset 4
 2499              		.cfi_offset 7, -4
 2500 0002 00AF     		add	r7, sp, #0
 2501              	.LCFI126:
 2502              		.cfi_def_cfa_register 7
1157:Drivers/Library/StdDriver/src/clk.c ****     return (CLK->PMUSTS);
 2503              		.loc 1 1157 16
 2504 0004 034B     		ldr	r3, .L163
 2505 0006 D3F89430 		ldr	r3, [r3, #148]
ARM GAS  /tmp/cc3AHMLK.s 			page 65


1158:Drivers/Library/StdDriver/src/clk.c **** }
 2506              		.loc 1 1158 1
 2507 000a 1846     		mov	r0, r3
 2508 000c BD46     		mov	sp, r7
 2509              	.LCFI127:
 2510              		.cfi_def_cfa_register 13
 2511              		@ sp needed
 2512 000e 5DF8047B 		ldr	r7, [sp], #4
 2513              	.LCFI128:
 2514              		.cfi_restore 7
 2515              		.cfi_def_cfa_offset 0
 2516 0012 7047     		bx	lr
 2517              	.L164:
 2518              		.align	2
 2519              	.L163:
 2520 0014 00020040 		.word	1073742336
 2521              		.cfi_endproc
 2522              	.LFE220:
 2524              		.section	.text.CLK_EnableSPDWKPin,"ax",%progbits
 2525              		.align	1
 2526              		.global	CLK_EnableSPDWKPin
 2527              		.syntax unified
 2528              		.thumb
 2529              		.thumb_func
 2530              		.fpu fpv4-sp-d16
 2532              	CLK_EnableSPDWKPin:
 2533              	.LFB221:
1159:Drivers/Library/StdDriver/src/clk.c **** 
1160:Drivers/Library/StdDriver/src/clk.c **** /**
1161:Drivers/Library/StdDriver/src/clk.c ****  * @brief       Set specified GPIO as wake up source at Stand-by Power down mode
1162:Drivers/Library/StdDriver/src/clk.c ****  *
1163:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32Port GPIO port. It could be 0~3.
1164:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32Pin  The pin of specified GPIO port. It could be 0 ~ 15.
1165:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32TriggerType
1166:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_RISING
1167:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_FALLING
1168:Drivers/Library/StdDriver/src/clk.c ****  * @param[in]   u32DebounceEn
1169:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_DEBOUNCEEN
1170:Drivers/Library/StdDriver/src/clk.c ****  *              - \ref CLK_SPDWKPIN_DEBOUNCEDIS
1171:Drivers/Library/StdDriver/src/clk.c ****  * @return      None
1172:Drivers/Library/StdDriver/src/clk.c ****  *
1173:Drivers/Library/StdDriver/src/clk.c ****  * @details     This function is used to set specified GPIO as wake up source
1174:Drivers/Library/StdDriver/src/clk.c ****  *              at Stand-by Power down mode.
1175:Drivers/Library/StdDriver/src/clk.c ****  */
1176:Drivers/Library/StdDriver/src/clk.c **** void CLK_EnableSPDWKPin(uint32_t u32Port, uint32_t u32Pin, uint32_t u32TriggerType, uint32_t u32Deb
1177:Drivers/Library/StdDriver/src/clk.c **** {
 2534              		.loc 1 1177 1
 2535              		.cfi_startproc
 2536              		@ args = 0, pretend = 0, frame = 24
 2537              		@ frame_needed = 1, uses_anonymous_args = 0
 2538              		@ link register save eliminated.
 2539 0000 80B4     		push	{r7}
 2540              	.LCFI129:
 2541              		.cfi_def_cfa_offset 4
 2542              		.cfi_offset 7, -4
 2543 0002 87B0     		sub	sp, sp, #28
 2544              	.LCFI130:
ARM GAS  /tmp/cc3AHMLK.s 			page 66


 2545              		.cfi_def_cfa_offset 32
 2546 0004 00AF     		add	r7, sp, #0
 2547              	.LCFI131:
 2548              		.cfi_def_cfa_register 7
 2549 0006 F860     		str	r0, [r7, #12]
 2550 0008 B960     		str	r1, [r7, #8]
 2551 000a 7A60     		str	r2, [r7, #4]
 2552 000c 3B60     		str	r3, [r7]
1178:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpAddr = 0UL;
 2553              		.loc 1 1178 14
 2554 000e 0023     		movs	r3, #0
 2555 0010 7B61     		str	r3, [r7, #20]
1179:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32tmpVal = 0UL;
 2556              		.loc 1 1179 14
 2557 0012 0023     		movs	r3, #0
 2558 0014 3B61     		str	r3, [r7, #16]
1180:Drivers/Library/StdDriver/src/clk.c **** 
1181:Drivers/Library/StdDriver/src/clk.c ****     /* GPx Stand-by Power-down Wake-up Pin Select */
1182:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr = (uint32_t)&CLK->PASWKCTL;
 2559              		.loc 1 1182 16
 2560 0016 114B     		ldr	r3, .L166
 2561 0018 7B61     		str	r3, [r7, #20]
1183:Drivers/Library/StdDriver/src/clk.c ****     u32tmpAddr += (0x4UL * u32Port);
 2562              		.loc 1 1183 26
 2563 001a FB68     		ldr	r3, [r7, #12]
 2564 001c 9B00     		lsls	r3, r3, #2
 2565              		.loc 1 1183 16
 2566 001e 7A69     		ldr	r2, [r7, #20]
 2567 0020 1344     		add	r3, r3, r2
 2568 0022 7B61     		str	r3, [r7, #20]
1184:Drivers/Library/StdDriver/src/clk.c **** 
1185:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = inpw((uint32_t *)u32tmpAddr);
 2569              		.loc 1 1185 17
 2570 0024 7B69     		ldr	r3, [r7, #20]
 2571              		.loc 1 1185 15
 2572 0026 1B68     		ldr	r3, [r3]
 2573 0028 3B61     		str	r3, [r7, #16]
1186:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (u32tmpVal & ~(CLK_PASWKCTL_WKPSEL_Msk | CLK_PASWKCTL_PRWKEN_Msk | CLK_PASWKCTL_PFW
 2574              		.loc 1 1186 28
 2575 002a 3B69     		ldr	r3, [r7, #16]
 2576 002c 23F4FB73 		bic	r3, r3, #502
 2577 0030 23F00103 		bic	r3, r3, #1
1187:Drivers/Library/StdDriver/src/clk.c ****                 (u32Pin << CLK_PASWKCTL_WKPSEL_Pos) | u32TriggerType | u32DebounceEn | CLK_SPDWKPIN
 2578              		.loc 1 1187 25
 2579 0034 BA68     		ldr	r2, [r7, #8]
 2580 0036 1201     		lsls	r2, r2, #4
1186:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (u32tmpVal & ~(CLK_PASWKCTL_WKPSEL_Msk | CLK_PASWKCTL_PRWKEN_Msk | CLK_PASWKCTL_PFW
 2581              		.loc 1 1186 158
 2582 0038 1A43     		orrs	r2, r2, r3
 2583              		.loc 1 1187 53
 2584 003a 7B68     		ldr	r3, [r7, #4]
 2585 003c 1A43     		orrs	r2, r2, r3
 2586              		.loc 1 1187 70
 2587 003e 3B68     		ldr	r3, [r7]
 2588 0040 1343     		orrs	r3, r3, r2
1186:Drivers/Library/StdDriver/src/clk.c ****     u32tmpVal = (u32tmpVal & ~(CLK_PASWKCTL_WKPSEL_Msk | CLK_PASWKCTL_PRWKEN_Msk | CLK_PASWKCTL_PFW
 2589              		.loc 1 1186 15
ARM GAS  /tmp/cc3AHMLK.s 			page 67


 2590 0042 43F00103 		orr	r3, r3, #1
 2591 0046 3B61     		str	r3, [r7, #16]
1188:Drivers/Library/StdDriver/src/clk.c ****     outpw((uint32_t *)u32tmpAddr, u32tmpVal);
 2592              		.loc 1 1188 5
 2593 0048 7B69     		ldr	r3, [r7, #20]
 2594 004a 3A69     		ldr	r2, [r7, #16]
 2595 004c 1A60     		str	r2, [r3]
1189:Drivers/Library/StdDriver/src/clk.c **** }
 2596              		.loc 1 1189 1
 2597 004e 00BF     		nop
 2598 0050 1C37     		adds	r7, r7, #28
 2599              	.LCFI132:
 2600              		.cfi_def_cfa_offset 4
 2601 0052 BD46     		mov	sp, r7
 2602              	.LCFI133:
 2603              		.cfi_def_cfa_register 13
 2604              		@ sp needed
 2605 0054 5DF8047B 		ldr	r7, [sp], #4
 2606              	.LCFI134:
 2607              		.cfi_restore 7
 2608              		.cfi_def_cfa_offset 0
 2609 0058 7047     		bx	lr
 2610              	.L167:
 2611 005a 00BF     		.align	2
 2612              	.L166:
 2613 005c A0020040 		.word	1073742496
 2614              		.cfi_endproc
 2615              	.LFE221:
 2617              		.section	.text.CLK_GetPLLClockFreq,"ax",%progbits
 2618              		.align	1
 2619              		.global	CLK_GetPLLClockFreq
 2620              		.syntax unified
 2621              		.thumb
 2622              		.thumb_func
 2623              		.fpu fpv4-sp-d16
 2625              	CLK_GetPLLClockFreq:
 2626              	.LFB222:
1190:Drivers/Library/StdDriver/src/clk.c **** 
1191:Drivers/Library/StdDriver/src/clk.c **** /**
1192:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get PLL clock frequency
1193:Drivers/Library/StdDriver/src/clk.c ****   * @param      None
1194:Drivers/Library/StdDriver/src/clk.c ****   * @return     PLL frequency
1195:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get PLL frequency. The frequency unit is Hz.
1196:Drivers/Library/StdDriver/src/clk.c ****   */
1197:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetPLLClockFreq(void)
1198:Drivers/Library/StdDriver/src/clk.c **** {
 2627              		.loc 1 1198 1
 2628              		.cfi_startproc
 2629              		@ args = 0, pretend = 0, frame = 32
 2630              		@ frame_needed = 1, uses_anonymous_args = 0
 2631              		@ link register save eliminated.
 2632 0000 80B4     		push	{r7}
 2633              	.LCFI135:
 2634              		.cfi_def_cfa_offset 4
 2635              		.cfi_offset 7, -4
 2636 0002 89B0     		sub	sp, sp, #36
 2637              	.LCFI136:
ARM GAS  /tmp/cc3AHMLK.s 			page 68


 2638              		.cfi_def_cfa_offset 40
 2639 0004 00AF     		add	r7, sp, #0
 2640              	.LCFI137:
 2641              		.cfi_def_cfa_register 7
1199:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32PllFreq = 0UL, u32PllReg;
 2642              		.loc 1 1199 14
 2643 0006 0023     		movs	r3, #0
 2644 0008 FB61     		str	r3, [r7, #28]
1200:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32FIN, u32NF, u32NR, u32NO;
1201:Drivers/Library/StdDriver/src/clk.c ****     uint8_t au8NoTbl[4] = {1U, 2U, 2U, 4U};
 2645              		.loc 1 1201 13
 2646 000a 284B     		ldr	r3, .L177
 2647 000c 7B60     		str	r3, [r7, #4]
1202:Drivers/Library/StdDriver/src/clk.c **** 
1203:Drivers/Library/StdDriver/src/clk.c ****     u32PllReg = CLK->PLLCTL;
 2648              		.loc 1 1203 20
 2649 000e 284B     		ldr	r3, .L177+4
 2650              		.loc 1 1203 15
 2651 0010 1B6C     		ldr	r3, [r3, #64]
 2652 0012 7B61     		str	r3, [r7, #20]
1204:Drivers/Library/StdDriver/src/clk.c **** 
1205:Drivers/Library/StdDriver/src/clk.c ****     if(u32PllReg & (CLK_PLLCTL_PD_Msk | CLK_PLLCTL_OE_Msk))
 2653              		.loc 1 1205 18
 2654 0014 7B69     		ldr	r3, [r7, #20]
 2655 0016 03F4A023 		and	r3, r3, #327680
 2656              		.loc 1 1205 7
 2657 001a 002B     		cmp	r3, #0
 2658 001c 02D0     		beq	.L169
1206:Drivers/Library/StdDriver/src/clk.c ****     {
1207:Drivers/Library/StdDriver/src/clk.c ****         u32PllFreq = 0UL;           /* PLL is in power down mode or fix low */
 2659              		.loc 1 1207 20
 2660 001e 0023     		movs	r3, #0
 2661 0020 FB61     		str	r3, [r7, #28]
 2662 0022 3CE0     		b	.L170
 2663              	.L169:
1208:Drivers/Library/StdDriver/src/clk.c ****     }
1209:Drivers/Library/StdDriver/src/clk.c ****     else if((u32PllReg & CLK_PLLCTL_BP_Msk) == CLK_PLLCTL_BP_Msk)
 2664              		.loc 1 1209 24
 2665 0024 7B69     		ldr	r3, [r7, #20]
 2666 0026 03F40033 		and	r3, r3, #131072
 2667              		.loc 1 1209 12
 2668 002a 002B     		cmp	r3, #0
 2669 002c 0CD0     		beq	.L171
1210:Drivers/Library/StdDriver/src/clk.c ****     {
1211:Drivers/Library/StdDriver/src/clk.c ****         if((u32PllReg & CLK_PLLCTL_PLLSRC_HIRC) == CLK_PLLCTL_PLLSRC_HIRC)
 2670              		.loc 1 1211 23
 2671 002e 7B69     		ldr	r3, [r7, #20]
 2672 0030 03F40023 		and	r3, r3, #524288
 2673              		.loc 1 1211 11
 2674 0034 002B     		cmp	r3, #0
 2675 0036 02D0     		beq	.L172
1212:Drivers/Library/StdDriver/src/clk.c ****         {
1213:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HIRC;    /* PLL source clock from HIRC */
 2676              		.loc 1 1213 20
 2677 0038 1E4B     		ldr	r3, .L177+8
 2678 003a BB61     		str	r3, [r7, #24]
 2679 003c 01E0     		b	.L173
ARM GAS  /tmp/cc3AHMLK.s 			page 69


 2680              	.L172:
1214:Drivers/Library/StdDriver/src/clk.c ****         }
1215:Drivers/Library/StdDriver/src/clk.c ****         else
1216:Drivers/Library/StdDriver/src/clk.c ****         {
1217:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HXT;     /* PLL source clock from HXT */
 2681              		.loc 1 1217 20
 2682 003e 1D4B     		ldr	r3, .L177+8
 2683 0040 BB61     		str	r3, [r7, #24]
 2684              	.L173:
1218:Drivers/Library/StdDriver/src/clk.c ****         }
1219:Drivers/Library/StdDriver/src/clk.c **** 
1220:Drivers/Library/StdDriver/src/clk.c ****         u32PllFreq = u32FIN;
 2685              		.loc 1 1220 20
 2686 0042 BB69     		ldr	r3, [r7, #24]
 2687 0044 FB61     		str	r3, [r7, #28]
 2688 0046 2AE0     		b	.L170
 2689              	.L171:
1221:Drivers/Library/StdDriver/src/clk.c ****     }
1222:Drivers/Library/StdDriver/src/clk.c ****     else
1223:Drivers/Library/StdDriver/src/clk.c ****     {
1224:Drivers/Library/StdDriver/src/clk.c ****         if((u32PllReg & CLK_PLLCTL_PLLSRC_HIRC) == CLK_PLLCTL_PLLSRC_HIRC)
 2690              		.loc 1 1224 23
 2691 0048 7B69     		ldr	r3, [r7, #20]
 2692 004a 03F40023 		and	r3, r3, #524288
 2693              		.loc 1 1224 11
 2694 004e 002B     		cmp	r3, #0
 2695 0050 02D0     		beq	.L174
1225:Drivers/Library/StdDriver/src/clk.c ****         {
1226:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HIRC;    /* PLL source clock from HIRC */
 2696              		.loc 1 1226 20
 2697 0052 184B     		ldr	r3, .L177+8
 2698 0054 BB61     		str	r3, [r7, #24]
 2699 0056 01E0     		b	.L175
 2700              	.L174:
1227:Drivers/Library/StdDriver/src/clk.c ****         }
1228:Drivers/Library/StdDriver/src/clk.c ****         else
1229:Drivers/Library/StdDriver/src/clk.c ****         {
1230:Drivers/Library/StdDriver/src/clk.c ****             u32FIN = __HXT;     /* PLL source clock from HXT */
 2701              		.loc 1 1230 20
 2702 0058 164B     		ldr	r3, .L177+8
 2703 005a BB61     		str	r3, [r7, #24]
 2704              	.L175:
1231:Drivers/Library/StdDriver/src/clk.c ****         }
1232:Drivers/Library/StdDriver/src/clk.c ****         /* PLL is output enabled in normal work mode */
1233:Drivers/Library/StdDriver/src/clk.c ****         u32NO = au8NoTbl[((u32PllReg & CLK_PLLCTL_OUTDIV_Msk) >> CLK_PLLCTL_OUTDIV_Pos)];
 2705              		.loc 1 1233 63
 2706 005c 7B69     		ldr	r3, [r7, #20]
 2707 005e 9B0B     		lsrs	r3, r3, #14
 2708 0060 03F00303 		and	r3, r3, #3
 2709              		.loc 1 1233 25
 2710 0064 2033     		adds	r3, r3, #32
 2711 0066 3B44     		add	r3, r3, r7
 2712 0068 13F81C3C 		ldrb	r3, [r3, #-28]	@ zero_extendqisi2
 2713              		.loc 1 1233 15
 2714 006c 3B61     		str	r3, [r7, #16]
1234:Drivers/Library/StdDriver/src/clk.c ****         u32NF = ((u32PllReg & CLK_PLLCTL_FBDIV_Msk) >> CLK_PLLCTL_FBDIV_Pos) + 2UL;
 2715              		.loc 1 1234 53
ARM GAS  /tmp/cc3AHMLK.s 			page 70


 2716 006e 7B69     		ldr	r3, [r7, #20]
 2717 0070 C3F30803 		ubfx	r3, r3, #0, #9
 2718              		.loc 1 1234 15
 2719 0074 0233     		adds	r3, r3, #2
 2720 0076 FB60     		str	r3, [r7, #12]
1235:Drivers/Library/StdDriver/src/clk.c ****         u32NR = ((u32PllReg & CLK_PLLCTL_INDIV_Msk) >> CLK_PLLCTL_INDIV_Pos) + 1UL;
 2721              		.loc 1 1235 53
 2722 0078 7B69     		ldr	r3, [r7, #20]
 2723 007a 5B0A     		lsrs	r3, r3, #9
 2724 007c 03F01F03 		and	r3, r3, #31
 2725              		.loc 1 1235 15
 2726 0080 0133     		adds	r3, r3, #1
 2727 0082 BB60     		str	r3, [r7, #8]
1236:Drivers/Library/StdDriver/src/clk.c **** 
1237:Drivers/Library/StdDriver/src/clk.c ****         /* u32FIN is shifted 2 bits to avoid overflow */
1238:Drivers/Library/StdDriver/src/clk.c ****         u32PllFreq = (((u32FIN >> 2) * u32NF) / (u32NR * u32NO) << 2) * 2UL;
 2728              		.loc 1 1238 32
 2729 0084 BB69     		ldr	r3, [r7, #24]
 2730 0086 9B08     		lsrs	r3, r3, #2
 2731              		.loc 1 1238 38
 2732 0088 FA68     		ldr	r2, [r7, #12]
 2733 008a 03FB02F2 		mul	r2, r3, r2
 2734              		.loc 1 1238 56
 2735 008e BB68     		ldr	r3, [r7, #8]
 2736 0090 3969     		ldr	r1, [r7, #16]
 2737 0092 01FB03F3 		mul	r3, r1, r3
 2738              		.loc 1 1238 47
 2739 0096 B2FBF3F3 		udiv	r3, r2, r3
 2740              		.loc 1 1238 20
 2741 009a DB00     		lsls	r3, r3, #3
 2742 009c FB61     		str	r3, [r7, #28]
 2743              	.L170:
1239:Drivers/Library/StdDriver/src/clk.c ****     }
1240:Drivers/Library/StdDriver/src/clk.c **** 
1241:Drivers/Library/StdDriver/src/clk.c ****     return u32PllFreq;
 2744              		.loc 1 1241 12
 2745 009e FB69     		ldr	r3, [r7, #28]
1242:Drivers/Library/StdDriver/src/clk.c **** }
 2746              		.loc 1 1242 1
 2747 00a0 1846     		mov	r0, r3
 2748 00a2 2437     		adds	r7, r7, #36
 2749              	.LCFI138:
 2750              		.cfi_def_cfa_offset 4
 2751 00a4 BD46     		mov	sp, r7
 2752              	.LCFI139:
 2753              		.cfi_def_cfa_register 13
 2754              		@ sp needed
 2755 00a6 5DF8047B 		ldr	r7, [sp], #4
 2756              	.LCFI140:
 2757              		.cfi_restore 7
 2758              		.cfi_def_cfa_offset 0
 2759 00aa 7047     		bx	lr
 2760              	.L178:
 2761              		.align	2
 2762              	.L177:
 2763 00ac 01020204 		.word	67240449
 2764 00b0 00020040 		.word	1073742336
ARM GAS  /tmp/cc3AHMLK.s 			page 71


 2765 00b4 001BB700 		.word	12000000
 2766              		.cfi_endproc
 2767              	.LFE222:
 2769              		.section	.rodata
 2770              		.align	2
 2771              	.LC0:
 2772 0000 00000000 		.word	0
 2773 0004 04000000 		.word	4
 2774 0008 08000000 		.word	8
 2775 000c 0C000000 		.word	12
 2776              		.section	.text.CLK_GetModuleClockSource,"ax",%progbits
 2777              		.align	1
 2778              		.global	CLK_GetModuleClockSource
 2779              		.syntax unified
 2780              		.thumb
 2781              		.thumb_func
 2782              		.fpu fpv4-sp-d16
 2784              	CLK_GetModuleClockSource:
 2785              	.LFB223:
1243:Drivers/Library/StdDriver/src/clk.c **** 
1244:Drivers/Library/StdDriver/src/clk.c **** /**
1245:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get selected module clock source
1246:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index.
1247:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
1248:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
1249:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
1250:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WDT_MODULE
1251:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
1252:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
1253:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CLKO_MODULE
1254:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref WWDT_MODULE
1255:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR0_MODULE
1256:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR1_MODULE
1257:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR2_MODULE
1258:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref TMR3_MODULE
1259:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM0_MODULE
1260:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EPWM1_MODULE
1261:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM0_MODULE
1262:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref BPWM1_MODULE
1263:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI0_MODULE
1264:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref QSPI1_MODULE
1265:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI0_MODULE
1266:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI1_MODULE
1267:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI2_MODULE
1268:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SPI3_MODULE
1269:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
1270:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
1271:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
1272:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref RTC_MODULE
1273:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
1274:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
1275:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
1276:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
1277:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
1278:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
1279:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
1280:Drivers/Library/StdDriver/src/clk.c ****   * @return     Selected module clock source setting
ARM GAS  /tmp/cc3AHMLK.s 			page 72


1281:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get selected module clock source.
1282:Drivers/Library/StdDriver/src/clk.c ****   */
1283:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetModuleClockSource(uint32_t u32ModuleIdx)
1284:Drivers/Library/StdDriver/src/clk.c **** {
 2786              		.loc 1 1284 1
 2787              		.cfi_startproc
 2788              		@ args = 0, pretend = 0, frame = 32
 2789              		@ frame_needed = 1, uses_anonymous_args = 0
 2790              		@ link register save eliminated.
 2791 0000 90B4     		push	{r4, r7}
 2792              	.LCFI141:
 2793              		.cfi_def_cfa_offset 8
 2794              		.cfi_offset 4, -8
 2795              		.cfi_offset 7, -4
 2796 0002 88B0     		sub	sp, sp, #32
 2797              	.LCFI142:
 2798              		.cfi_def_cfa_offset 40
 2799 0004 00AF     		add	r7, sp, #0
 2800              	.LCFI143:
 2801              		.cfi_def_cfa_register 7
 2802 0006 7860     		str	r0, [r7, #4]
1285:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32sel = 0;
 2803              		.loc 1 1285 14
 2804 0008 0023     		movs	r3, #0
 2805 000a FB61     		str	r3, [r7, #28]
1286:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32SelTbl[4] = {0x0, 0x4, 0x8, 0xC};
 2806              		.loc 1 1286 14
 2807 000c 2D4B     		ldr	r3, .L187
 2808 000e 07F10C04 		add	r4, r7, #12
 2809 0012 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2810 0014 84E80F00 		stm	r4, {r0, r1, r2, r3}
1287:Drivers/Library/StdDriver/src/clk.c **** 
1288:Drivers/Library/StdDriver/src/clk.c ****     /* Get clock source selection setting */
1289:Drivers/Library/StdDriver/src/clk.c ****     if(u32ModuleIdx == EPWM0_MODULE)
 2811              		.loc 1 1289 7
 2812 0018 7B68     		ldr	r3, [r7, #4]
 2813 001a 2B4A     		ldr	r2, .L187+4
 2814 001c 9342     		cmp	r3, r2
 2815 001e 04D1     		bne	.L180
1290:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_EPWM0SEL_Msk) >> CLK_CLKSEL2_EPWM0SEL_Pos);
 2816              		.loc 1 1290 21
 2817 0020 2A4B     		ldr	r3, .L187+8
 2818 0022 9B69     		ldr	r3, [r3, #24]
 2819              		.loc 1 1290 59
 2820 0024 03F00103 		and	r3, r3, #1
 2821 0028 46E0     		b	.L186
 2822              	.L180:
1291:Drivers/Library/StdDriver/src/clk.c ****     else if(u32ModuleIdx == EPWM1_MODULE)
 2823              		.loc 1 1291 12
 2824 002a 7B68     		ldr	r3, [r7, #4]
 2825 002c 284A     		ldr	r2, .L187+12
 2826 002e 9342     		cmp	r3, r2
 2827 0030 05D1     		bne	.L182
1292:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_EPWM1SEL_Msk) >> CLK_CLKSEL2_EPWM1SEL_Pos);
 2828              		.loc 1 1292 21
 2829 0032 264B     		ldr	r3, .L187+8
 2830 0034 9B69     		ldr	r3, [r3, #24]
ARM GAS  /tmp/cc3AHMLK.s 			page 73


 2831              		.loc 1 1292 59
 2832 0036 5B08     		lsrs	r3, r3, #1
 2833 0038 03F00103 		and	r3, r3, #1
 2834 003c 3CE0     		b	.L186
 2835              	.L182:
1293:Drivers/Library/StdDriver/src/clk.c ****     else if(u32ModuleIdx == BPWM0_MODULE)
 2836              		.loc 1 1293 12
 2837 003e 7B68     		ldr	r3, [r7, #4]
 2838 0040 244A     		ldr	r2, .L187+16
 2839 0042 9342     		cmp	r3, r2
 2840 0044 05D1     		bne	.L183
1294:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_BPWM0SEL_Msk) >> CLK_CLKSEL2_BPWM0SEL_Pos);
 2841              		.loc 1 1294 21
 2842 0046 214B     		ldr	r3, .L187+8
 2843 0048 9B69     		ldr	r3, [r3, #24]
 2844              		.loc 1 1294 59
 2845 004a 1B0A     		lsrs	r3, r3, #8
 2846 004c 03F00103 		and	r3, r3, #1
 2847 0050 32E0     		b	.L186
 2848              	.L183:
1295:Drivers/Library/StdDriver/src/clk.c ****     else if(u32ModuleIdx == BPWM1_MODULE)
 2849              		.loc 1 1295 12
 2850 0052 7B68     		ldr	r3, [r7, #4]
 2851 0054 204A     		ldr	r2, .L187+20
 2852 0056 9342     		cmp	r3, r2
 2853 0058 05D1     		bne	.L184
1296:Drivers/Library/StdDriver/src/clk.c ****         return ((CLK->CLKSEL2 & CLK_CLKSEL2_BPWM1SEL_Msk) >> CLK_CLKSEL2_BPWM1SEL_Pos);
 2854              		.loc 1 1296 21
 2855 005a 1C4B     		ldr	r3, .L187+8
 2856 005c 9B69     		ldr	r3, [r3, #24]
 2857              		.loc 1 1296 59
 2858 005e 5B0A     		lsrs	r3, r3, #9
 2859 0060 03F00103 		and	r3, r3, #1
 2860 0064 28E0     		b	.L186
 2861              	.L184:
1297:Drivers/Library/StdDriver/src/clk.c ****     else if(MODULE_CLKSEL_Msk(u32ModuleIdx) != MODULE_NoMsk)
 2862              		.loc 1 1297 13
 2863 0066 7B68     		ldr	r3, [r7, #4]
 2864 0068 5B0E     		lsrs	r3, r3, #25
 2865 006a 03F00703 		and	r3, r3, #7
 2866              		.loc 1 1297 12
 2867 006e 002B     		cmp	r3, #0
 2868 0070 21D0     		beq	.L185
1298:Drivers/Library/StdDriver/src/clk.c ****     {
1299:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock select control register address */
1300:Drivers/Library/StdDriver/src/clk.c ****         u32sel = (uint32_t)&CLK->CLKSEL0 + (u32SelTbl[MODULE_CLKSEL(u32ModuleIdx)]);
 2869              		.loc 1 1300 55
 2870 0072 7B68     		ldr	r3, [r7, #4]
 2871 0074 1B0F     		lsrs	r3, r3, #28
 2872 0076 03F00303 		and	r3, r3, #3
 2873              		.loc 1 1300 54
 2874 007a 9B00     		lsls	r3, r3, #2
 2875 007c 2033     		adds	r3, r3, #32
 2876 007e 3B44     		add	r3, r3, r7
 2877 0080 53F8143C 		ldr	r3, [r3, #-20]
 2878              		.loc 1 1300 16
 2879 0084 03F18043 		add	r3, r3, #1073741824
ARM GAS  /tmp/cc3AHMLK.s 			page 74


 2880 0088 03F50473 		add	r3, r3, #528
 2881 008c FB61     		str	r3, [r7, #28]
1301:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock source selection setting */
1302:Drivers/Library/StdDriver/src/clk.c ****         return ((M32(u32sel) & (MODULE_CLKSEL_Msk(u32ModuleIdx) << MODULE_CLKSEL_Pos(u32ModuleIdx))
 2882              		.loc 1 1302 18
 2883 008e FB69     		ldr	r3, [r7, #28]
 2884 0090 1A68     		ldr	r2, [r3]
 2885              		.loc 1 1302 33
 2886 0092 7B68     		ldr	r3, [r7, #4]
 2887 0094 5B0E     		lsrs	r3, r3, #25
 2888 0096 03F00701 		and	r1, r3, #7
 2889              		.loc 1 1302 68
 2890 009a 7B68     		ldr	r3, [r7, #4]
 2891 009c 1B0D     		lsrs	r3, r3, #20
 2892 009e 03F01F03 		and	r3, r3, #31
 2893              		.loc 1 1302 65
 2894 00a2 01FA03F3 		lsl	r3, r1, r3
 2895              		.loc 1 1302 30
 2896 00a6 1A40     		ands	r2, r2, r3
 2897              		.loc 1 1302 105
 2898 00a8 7B68     		ldr	r3, [r7, #4]
 2899 00aa 1B0D     		lsrs	r3, r3, #20
 2900 00ac 03F01F03 		and	r3, r3, #31
 2901              		.loc 1 1302 102
 2902 00b0 22FA03F3 		lsr	r3, r2, r3
 2903 00b4 00E0     		b	.L186
 2904              	.L185:
1303:Drivers/Library/StdDriver/src/clk.c ****     }
1304:Drivers/Library/StdDriver/src/clk.c ****     else
1305:Drivers/Library/StdDriver/src/clk.c ****         return 0;
 2905              		.loc 1 1305 16
 2906 00b6 0023     		movs	r3, #0
 2907              	.L186:
1306:Drivers/Library/StdDriver/src/clk.c **** }
 2908              		.loc 1 1306 1 discriminator 1
 2909 00b8 1846     		mov	r0, r3
 2910 00ba 2037     		adds	r7, r7, #32
 2911              	.LCFI144:
 2912              		.cfi_def_cfa_offset 8
 2913 00bc BD46     		mov	sp, r7
 2914              	.LCFI145:
 2915              		.cfi_def_cfa_register 13
 2916              		@ sp needed
 2917 00be 90BC     		pop	{r4, r7}
 2918              	.LCFI146:
 2919              		.cfi_restore 7
 2920              		.cfi_restore 4
 2921              		.cfi_def_cfa_offset 0
 2922 00c0 7047     		bx	lr
 2923              	.L188:
 2924 00c2 00BF     		.align	2
 2925              	.L187:
 2926 00c4 00000000 		.word	.LC0
 2927 00c8 100000A2 		.word	-1577058288
 2928 00cc 00020040 		.word	1073742336
 2929 00d0 110010A2 		.word	-1576009711
 2930 00d4 120080A2 		.word	-1568669678
ARM GAS  /tmp/cc3AHMLK.s 			page 75


 2931 00d8 130090A2 		.word	-1567621101
 2932              		.cfi_endproc
 2933              	.LFE223:
 2935              		.section	.rodata
 2936              		.align	2
 2937              	.LC1:
 2938 0010 00000000 		.word	0
 2939 0014 04000000 		.word	4
 2940 0018 0C000000 		.word	12
 2941 001c 10000000 		.word	16
 2942              		.section	.text.CLK_GetModuleClockDivider,"ax",%progbits
 2943              		.align	1
 2944              		.global	CLK_GetModuleClockDivider
 2945              		.syntax unified
 2946              		.thumb
 2947              		.thumb_func
 2948              		.fpu fpv4-sp-d16
 2950              	CLK_GetModuleClockDivider:
 2951              	.LFB224:
1307:Drivers/Library/StdDriver/src/clk.c **** 
1308:Drivers/Library/StdDriver/src/clk.c **** /**
1309:Drivers/Library/StdDriver/src/clk.c ****   * @brief      Get selected module clock divider number
1310:Drivers/Library/StdDriver/src/clk.c ****   * @param[in]  u32ModuleIdx is module index.
1311:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref CCAP_MODULE
1312:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH0_MODULE
1313:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SDH1_MODULE
1314:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART0_MODULE
1315:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART1_MODULE
1316:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART2_MODULE
1317:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART3_MODULE
1318:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART4_MODULE
1319:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART5_MODULE
1320:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART6_MODULE
1321:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref UART7_MODULE
1322:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC0_MODULE
1323:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC1_MODULE
1324:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref SC2_MODULE
1325:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref I2S0_MODULE
1326:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC_MODULE
1327:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EADC1_MODULE
1328:Drivers/Library/StdDriver/src/clk.c ****   *             - \ref EMAC_MODULE
1329:Drivers/Library/StdDriver/src/clk.c ****   * @return     Selected module clock divider number setting
1330:Drivers/Library/StdDriver/src/clk.c ****   * @details    This function get selected module clock divider number.
1331:Drivers/Library/StdDriver/src/clk.c ****   */
1332:Drivers/Library/StdDriver/src/clk.c **** uint32_t CLK_GetModuleClockDivider(uint32_t u32ModuleIdx)
1333:Drivers/Library/StdDriver/src/clk.c **** {
 2952              		.loc 1 1333 1
 2953              		.cfi_startproc
 2954              		@ args = 0, pretend = 0, frame = 32
 2955              		@ frame_needed = 1, uses_anonymous_args = 0
 2956              		@ link register save eliminated.
 2957 0000 90B4     		push	{r4, r7}
 2958              	.LCFI147:
 2959              		.cfi_def_cfa_offset 8
 2960              		.cfi_offset 4, -8
 2961              		.cfi_offset 7, -4
 2962 0002 88B0     		sub	sp, sp, #32
ARM GAS  /tmp/cc3AHMLK.s 			page 76


 2963              	.LCFI148:
 2964              		.cfi_def_cfa_offset 40
 2965 0004 00AF     		add	r7, sp, #0
 2966              	.LCFI149:
 2967              		.cfi_def_cfa_register 7
 2968 0006 7860     		str	r0, [r7, #4]
1334:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32div = 0;
 2969              		.loc 1 1334 14
 2970 0008 0023     		movs	r3, #0
 2971 000a FB61     		str	r3, [r7, #28]
1335:Drivers/Library/StdDriver/src/clk.c ****     uint32_t u32DivTbl[4] = {0x0, 0x4, 0xc, 0x10};
 2972              		.loc 1 1335 14
 2973 000c 234B     		ldr	r3, .L195
 2974 000e 07F10C04 		add	r4, r7, #12
 2975 0012 0FCB     		ldm	r3, {r0, r1, r2, r3}
 2976 0014 84E80F00 		stm	r4, {r0, r1, r2, r3}
1336:Drivers/Library/StdDriver/src/clk.c **** 
1337:Drivers/Library/StdDriver/src/clk.c ****     if(MODULE_CLKDIV_Msk(u32ModuleIdx) != MODULE_NoMsk)
 2977              		.loc 1 1337 8
 2978 0018 7B68     		ldr	r3, [r7, #4]
 2979 001a 9B0A     		lsrs	r3, r3, #10
 2980 001c DBB2     		uxtb	r3, r3
 2981              		.loc 1 1337 7
 2982 001e 002B     		cmp	r3, #0
 2983 0020 36D0     		beq	.L190
1338:Drivers/Library/StdDriver/src/clk.c ****     {
1339:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock divider control register address */
1340:Drivers/Library/StdDriver/src/clk.c ****         u32div = (uint32_t)&CLK->CLKDIV0 + (u32DivTbl[MODULE_CLKDIV(u32ModuleIdx)]);
 2984              		.loc 1 1340 55
 2985 0022 7B68     		ldr	r3, [r7, #4]
 2986 0024 9B0C     		lsrs	r3, r3, #18
 2987 0026 03F00303 		and	r3, r3, #3
 2988              		.loc 1 1340 54
 2989 002a 9B00     		lsls	r3, r3, #2
 2990 002c 2033     		adds	r3, r3, #32
 2991 002e 3B44     		add	r3, r3, r7
 2992 0030 53F8143C 		ldr	r3, [r3, #-20]
 2993              		.loc 1 1340 16
 2994 0034 03F18043 		add	r3, r3, #1073741824
 2995 0038 03F50873 		add	r3, r3, #544
 2996 003c FB61     		str	r3, [r7, #28]
1341:Drivers/Library/StdDriver/src/clk.c ****         if ((SYS->CSERVER & SYS_CSERVER_VERSION_Msk) == 0x1) // M480LD
 2997              		.loc 1 1341 17
 2998 003e 4FF08043 		mov	r3, #1073741824
 2999 0042 D3F8F431 		ldr	r3, [r3, #500]
 3000              		.loc 1 1341 27
 3001 0046 DBB2     		uxtb	r3, r3
 3002              		.loc 1 1341 12
 3003 0048 012B     		cmp	r3, #1
 3004 004a 0ED1     		bne	.L191
1342:Drivers/Library/StdDriver/src/clk.c ****         {
1343:Drivers/Library/StdDriver/src/clk.c ****             if(MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 31U) //EADC1
 3005              		.loc 1 1343 16
 3006 004c 7B68     		ldr	r3, [r7, #4]
 3007 004e 03F01F03 		and	r3, r3, #31
 3008              		.loc 1 1343 15
 3009 0052 1F2B     		cmp	r3, #31
ARM GAS  /tmp/cc3AHMLK.s 			page 77


 3010 0054 02D1     		bne	.L192
1344:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 3011              		.loc 1 1344 24
 3012 0056 124B     		ldr	r3, .L195+4
 3013 0058 FB61     		str	r3, [r7, #28]
 3014 005a 06E0     		b	.L191
 3015              	.L192:
1345:Drivers/Library/StdDriver/src/clk.c ****             else if(MODULE_IP_EN_Pos_ENC(u32ModuleIdx) == 29U) //I2S0
 3016              		.loc 1 1345 21
 3017 005c 7B68     		ldr	r3, [r7, #4]
 3018 005e 03F01F03 		and	r3, r3, #31
 3019              		.loc 1 1345 20
 3020 0062 1D2B     		cmp	r3, #29
 3021 0064 01D1     		bne	.L191
1346:Drivers/Library/StdDriver/src/clk.c ****                 u32div = (uint32_t)&CLK->CLKDIV2;
 3022              		.loc 1 1346 24
 3023 0066 0E4B     		ldr	r3, .L195+4
 3024 0068 FB61     		str	r3, [r7, #28]
 3025              	.L191:
1347:Drivers/Library/StdDriver/src/clk.c ****         }
1348:Drivers/Library/StdDriver/src/clk.c ****         /* Get clock divider number setting */
1349:Drivers/Library/StdDriver/src/clk.c ****         return ((M32(u32div) & (MODULE_CLKDIV_Msk(u32ModuleIdx) << MODULE_CLKDIV_Pos(u32ModuleIdx))
 3026              		.loc 1 1349 18
 3027 006a FB69     		ldr	r3, [r7, #28]
 3028 006c 1A68     		ldr	r2, [r3]
 3029              		.loc 1 1349 33
 3030 006e 7B68     		ldr	r3, [r7, #4]
 3031 0070 9B0A     		lsrs	r3, r3, #10
 3032 0072 D9B2     		uxtb	r1, r3
 3033              		.loc 1 1349 68
 3034 0074 7B68     		ldr	r3, [r7, #4]
 3035 0076 5B09     		lsrs	r3, r3, #5
 3036 0078 03F01F03 		and	r3, r3, #31
 3037              		.loc 1 1349 65
 3038 007c 01FA03F3 		lsl	r3, r1, r3
 3039              		.loc 1 1349 30
 3040 0080 1A40     		ands	r2, r2, r3
 3041              		.loc 1 1349 105
 3042 0082 7B68     		ldr	r3, [r7, #4]
 3043 0084 5B09     		lsrs	r3, r3, #5
 3044 0086 03F01F03 		and	r3, r3, #31
 3045              		.loc 1 1349 102
 3046 008a 22FA03F3 		lsr	r3, r2, r3
 3047 008e 00E0     		b	.L194
 3048              	.L190:
1350:Drivers/Library/StdDriver/src/clk.c ****     }
1351:Drivers/Library/StdDriver/src/clk.c ****     else
1352:Drivers/Library/StdDriver/src/clk.c ****         return 0;
 3049              		.loc 1 1352 16
 3050 0090 0023     		movs	r3, #0
 3051              	.L194:
1353:Drivers/Library/StdDriver/src/clk.c **** }
 3052              		.loc 1 1353 1 discriminator 1
 3053 0092 1846     		mov	r0, r3
 3054 0094 2037     		adds	r7, r7, #32
 3055              	.LCFI150:
 3056              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/cc3AHMLK.s 			page 78


 3057 0096 BD46     		mov	sp, r7
 3058              	.LCFI151:
 3059              		.cfi_def_cfa_register 13
 3060              		@ sp needed
 3061 0098 90BC     		pop	{r4, r7}
 3062              	.LCFI152:
 3063              		.cfi_restore 7
 3064              		.cfi_restore 4
 3065              		.cfi_def_cfa_offset 0
 3066 009a 7047     		bx	lr
 3067              	.L196:
 3068              		.align	2
 3069              	.L195:
 3070 009c 10000000 		.word	.LC1
 3071 00a0 28020040 		.word	1073742376
 3072              		.cfi_endproc
 3073              	.LFE224:
 3075              		.text
 3076              	.Letext0:
 3077              		.file 2 "/usr/lib/gcc/arm-none-eabi/10.3.1/include/stdint.h"
 3078              		.file 3 "Drivers/CMSIS/core_cm4.h"
 3079              		.file 4 "Drivers/Library/Device/Nuvoton_M480/Include/sys_reg.h"
 3080              		.file 5 "Drivers/Library/Device/Nuvoton_M480/Include/clk_reg.h"
 3081              		.file 6 "Drivers/Library/Device/Nuvoton_M480/Include/M480.h"
 3082              		.file 7 "Drivers/Library/Device/Nuvoton_M480/Include/system_M480.h"
 3083              		.file 8 "Drivers/Library/StdDriver/inc/clk.h"
ARM GAS  /tmp/cc3AHMLK.s 			page 79


DEFINED SYMBOLS
                            *ABS*:0000000000000000 clk.c
     /tmp/cc3AHMLK.s:22     .bss.g_CLK_i32ErrCode:0000000000000000 g_CLK_i32ErrCode
     /tmp/cc3AHMLK.s:19     .bss.g_CLK_i32ErrCode:0000000000000000 $d
     /tmp/cc3AHMLK.s:25     .text.CLK_DisableCKO:0000000000000000 $t
     /tmp/cc3AHMLK.s:33     .text.CLK_DisableCKO:0000000000000000 CLK_DisableCKO
     /tmp/cc3AHMLK.s:1466   .text.CLK_DisableModuleClock:0000000000000000 CLK_DisableModuleClock
     /tmp/cc3AHMLK.s:57     .text.CLK_DisableCKO:0000000000000010 $d
     /tmp/cc3AHMLK.s:62     .text.CLK_EnableCKO:0000000000000000 $t
     /tmp/cc3AHMLK.s:69     .text.CLK_EnableCKO:0000000000000000 CLK_EnableCKO
     /tmp/cc3AHMLK.s:1387   .text.CLK_EnableModuleClock:0000000000000000 CLK_EnableModuleClock
     /tmp/cc3AHMLK.s:971    .text.CLK_SetModuleClock:0000000000000000 CLK_SetModuleClock
     /tmp/cc3AHMLK.s:122    .text.CLK_EnableCKO:0000000000000034 $d
     /tmp/cc3AHMLK.s:128    .text.CLK_PowerDown:0000000000000000 $t
     /tmp/cc3AHMLK.s:135    .text.CLK_PowerDown:0000000000000000 CLK_PowerDown
     /tmp/cc3AHMLK.s:204    .text.CLK_PowerDown:0000000000000054 $d
     /tmp/cc3AHMLK.s:210    .text.CLK_Idle:0000000000000000 $t
     /tmp/cc3AHMLK.s:217    .text.CLK_Idle:0000000000000000 CLK_Idle
     /tmp/cc3AHMLK.s:264    .text.CLK_Idle:0000000000000028 $d
     /tmp/cc3AHMLK.s:270    .text.CLK_GetHXTFreq:0000000000000000 $t
     /tmp/cc3AHMLK.s:277    .text.CLK_GetHXTFreq:0000000000000000 CLK_GetHXTFreq
     /tmp/cc3AHMLK.s:330    .text.CLK_GetHXTFreq:000000000000002c $d
     /tmp/cc3AHMLK.s:336    .text.CLK_GetLXTFreq:0000000000000000 $t
     /tmp/cc3AHMLK.s:343    .text.CLK_GetLXTFreq:0000000000000000 CLK_GetLXTFreq
     /tmp/cc3AHMLK.s:396    .text.CLK_GetLXTFreq:000000000000002c $d
     /tmp/cc3AHMLK.s:401    .text.CLK_GetPCLK0Freq:0000000000000000 $t
     /tmp/cc3AHMLK.s:408    .text.CLK_GetPCLK0Freq:0000000000000000 CLK_GetPCLK0Freq
     /tmp/cc3AHMLK.s:525    .text.CLK_GetPCLK0Freq:0000000000000088 $d
     /tmp/cc3AHMLK.s:531    .text.CLK_GetPCLK1Freq:0000000000000000 $t
     /tmp/cc3AHMLK.s:538    .text.CLK_GetPCLK1Freq:0000000000000000 CLK_GetPCLK1Freq
     /tmp/cc3AHMLK.s:655    .text.CLK_GetPCLK1Freq:0000000000000088 $d
     /tmp/cc3AHMLK.s:661    .text.CLK_GetHCLKFreq:0000000000000000 $t
     /tmp/cc3AHMLK.s:668    .text.CLK_GetHCLKFreq:0000000000000000 CLK_GetHCLKFreq
     /tmp/cc3AHMLK.s:693    .text.CLK_GetHCLKFreq:0000000000000010 $d
     /tmp/cc3AHMLK.s:698    .text.CLK_GetCPUFreq:0000000000000000 $t
     /tmp/cc3AHMLK.s:705    .text.CLK_GetCPUFreq:0000000000000000 CLK_GetCPUFreq
     /tmp/cc3AHMLK.s:730    .text.CLK_GetCPUFreq:0000000000000010 $d
     /tmp/cc3AHMLK.s:735    .text.CLK_SetCoreClock:0000000000000000 $t
     /tmp/cc3AHMLK.s:742    .text.CLK_SetCoreClock:0000000000000000 CLK_SetCoreClock
     /tmp/cc3AHMLK.s:1954   .text.CLK_WaitClockReady:0000000000000000 CLK_WaitClockReady
     /tmp/cc3AHMLK.s:1547   .text.CLK_EnablePLL:0000000000000000 CLK_EnablePLL
     /tmp/cc3AHMLK.s:866    .text.CLK_SetHCLK:0000000000000000 CLK_SetHCLK
     /tmp/cc3AHMLK.s:853    .text.CLK_SetCoreClock:000000000000009c $d
     /tmp/cc3AHMLK.s:859    .text.CLK_SetHCLK:0000000000000000 $t
     /tmp/cc3AHMLK.s:959    .text.CLK_SetHCLK:0000000000000070 $d
     /tmp/cc3AHMLK.s:964    .text.CLK_SetModuleClock:0000000000000000 $t
     /tmp/cc3AHMLK.s:1203   .text.CLK_SetModuleClock:0000000000000148 $d
     /tmp/cc3AHMLK.s:1210   .text.CLK_SetSysTickClockSrc:0000000000000000 $t
     /tmp/cc3AHMLK.s:1217   .text.CLK_SetSysTickClockSrc:0000000000000000 CLK_SetSysTickClockSrc
     /tmp/cc3AHMLK.s:1264   .text.CLK_SetSysTickClockSrc:0000000000000024 $d
     /tmp/cc3AHMLK.s:1269   .text.CLK_EnableXtalRC:0000000000000000 $t
     /tmp/cc3AHMLK.s:1276   .text.CLK_EnableXtalRC:0000000000000000 CLK_EnableXtalRC
     /tmp/cc3AHMLK.s:1318   .text.CLK_EnableXtalRC:0000000000000020 $d
     /tmp/cc3AHMLK.s:1323   .text.CLK_DisableXtalRC:0000000000000000 $t
     /tmp/cc3AHMLK.s:1330   .text.CLK_DisableXtalRC:0000000000000000 CLK_DisableXtalRC
     /tmp/cc3AHMLK.s:1375   .text.CLK_DisableXtalRC:0000000000000024 $d
     /tmp/cc3AHMLK.s:1380   .text.CLK_EnableModuleClock:0000000000000000 $t
ARM GAS  /tmp/cc3AHMLK.s 			page 80


     /tmp/cc3AHMLK.s:1454   .text.CLK_EnableModuleClock:0000000000000048 $d
     /tmp/cc3AHMLK.s:1459   .text.CLK_DisableModuleClock:0000000000000000 $t
     /tmp/cc3AHMLK.s:1535   .text.CLK_DisableModuleClock:0000000000000048 $d
     /tmp/cc3AHMLK.s:1540   .text.CLK_EnablePLL:0000000000000000 $t
     /tmp/cc3AHMLK.s:1908   .text.CLK_DisablePLL:0000000000000000 CLK_DisablePLL
     /tmp/cc3AHMLK.s:2625   .text.CLK_GetPLLClockFreq:0000000000000000 CLK_GetPLLClockFreq
     /tmp/cc3AHMLK.s:1889   .text.CLK_EnablePLL:00000000000001cc $d
     /tmp/cc3AHMLK.s:1901   .text.CLK_DisablePLL:0000000000000000 $t
     /tmp/cc3AHMLK.s:1942   .text.CLK_DisablePLL:000000000000001c $d
     /tmp/cc3AHMLK.s:1947   .text.CLK_WaitClockReady:0000000000000000 $t
     /tmp/cc3AHMLK.s:2040   .text.CLK_WaitClockReady:0000000000000058 $d
     /tmp/cc3AHMLK.s:2047   .text.CLK_EnableSysTick:0000000000000000 $t
     /tmp/cc3AHMLK.s:2054   .text.CLK_EnableSysTick:0000000000000000 CLK_EnableSysTick
     /tmp/cc3AHMLK.s:2136   .text.CLK_EnableSysTick:0000000000000058 $d
     /tmp/cc3AHMLK.s:2142   .text.CLK_DisableSysTick:0000000000000000 $t
     /tmp/cc3AHMLK.s:2149   .text.CLK_DisableSysTick:0000000000000000 CLK_DisableSysTick
     /tmp/cc3AHMLK.s:2182   .text.CLK_DisableSysTick:0000000000000014 $d
     /tmp/cc3AHMLK.s:2187   .text.CLK_SetPowerDownMode:0000000000000000 $t
     /tmp/cc3AHMLK.s:2194   .text.CLK_SetPowerDownMode:0000000000000000 CLK_SetPowerDownMode
     /tmp/cc3AHMLK.s:2302   .text.CLK_SetPowerDownMode:000000000000008c $d
     /tmp/cc3AHMLK.s:2307   .text.CLK_EnableDPDWKPin:0000000000000000 $t
     /tmp/cc3AHMLK.s:2314   .text.CLK_EnableDPDWKPin:0000000000000000 CLK_EnableDPDWKPin
     /tmp/cc3AHMLK.s:2477   .text.CLK_EnableDPDWKPin:00000000000000dc $d
     /tmp/cc3AHMLK.s:2482   .text.CLK_GetPMUWKSrc:0000000000000000 $t
     /tmp/cc3AHMLK.s:2489   .text.CLK_GetPMUWKSrc:0000000000000000 CLK_GetPMUWKSrc
     /tmp/cc3AHMLK.s:2520   .text.CLK_GetPMUWKSrc:0000000000000014 $d
     /tmp/cc3AHMLK.s:2525   .text.CLK_EnableSPDWKPin:0000000000000000 $t
     /tmp/cc3AHMLK.s:2532   .text.CLK_EnableSPDWKPin:0000000000000000 CLK_EnableSPDWKPin
     /tmp/cc3AHMLK.s:2613   .text.CLK_EnableSPDWKPin:000000000000005c $d
     /tmp/cc3AHMLK.s:2618   .text.CLK_GetPLLClockFreq:0000000000000000 $t
     /tmp/cc3AHMLK.s:2763   .text.CLK_GetPLLClockFreq:00000000000000ac $d
     /tmp/cc3AHMLK.s:2770   .rodata:0000000000000000 $d
     /tmp/cc3AHMLK.s:2777   .text.CLK_GetModuleClockSource:0000000000000000 $t
     /tmp/cc3AHMLK.s:2784   .text.CLK_GetModuleClockSource:0000000000000000 CLK_GetModuleClockSource
     /tmp/cc3AHMLK.s:2926   .text.CLK_GetModuleClockSource:00000000000000c4 $d
     /tmp/cc3AHMLK.s:2943   .text.CLK_GetModuleClockDivider:0000000000000000 $t
     /tmp/cc3AHMLK.s:2950   .text.CLK_GetModuleClockDivider:0000000000000000 CLK_GetModuleClockDivider
     /tmp/cc3AHMLK.s:3070   .text.CLK_GetModuleClockDivider:000000000000009c $d

UNDEFINED SYMBOLS
SystemCoreClockUpdate
SystemCoreClock
