
---------- Begin Simulation Statistics ----------
simSeconds                                   0.049099                       # Number of seconds simulated (Second)
simTicks                                  49099028750                       # Number of ticks simulated (Tick)
finalTick                                 49099028750                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                   2122.84                       # Real time elapsed on the host (Second)
hostTickRate                                 23128889                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    7920336                       # Number of bytes of host memory used (Byte)
simInsts                                    118407146                       # Number of instructions simulated (Count)
simOps                                      211905740                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    55778                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                      99822                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                       196396116                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.instsAdded                       76889951                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu0.nonSpecInstsAdded                    1309                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu0.instsIssued                      76949730                       # Number of instructions issued (Count)
system.cpu0.squashedInstsIssued                  2199                       # Number of squashed instructions issued (Count)
system.cpu0.squashedInstsExamined            24476204                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu0.squashedOperandsExamined           744226                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu0.squashedNonSpecRemoved                405                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu0.numIssuedDist::samples          195997037                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::mean              0.392607                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::stdev             1.355687                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::0                174009083     88.78%     88.78% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::1                  6190950      3.16%     91.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::2                  4074103      2.08%     94.02% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::3                  1807489      0.92%     94.94% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::4                  2638923      1.35%     96.29% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::5                  2465869      1.26%     97.55% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::6                  1327925      0.68%     98.22% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::7                  1526040      0.78%     99.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::8                  1956655      1.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu0.numIssuedDist::total            195997037                       # Number of insts issued each cycle (Count)
system.cpu0.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntAlu                  36523      0.86%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntMult                     0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IntDiv                      0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatAdd                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCmp                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatCvt                    8      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMult                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMultAcc                0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatDiv                    0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMisc                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatSqrt                   0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAdd                     2      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAddAcc                  0      0.00%      0.86% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAlu                   109      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCmp                     0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdCvt                    88      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMisc                   50      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMult                    0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdMultAcc                 0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShift                  15      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShiftAcc                0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdDiv                     0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSqrt                    0      0.00%      0.87% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAdd           685059     16.21%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatAlu                0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCmp                0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatCvt                0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatDiv                0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMisc               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMult               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatMultAcc            0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatSqrt               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAdd               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceAlu               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdReduceCmp               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceAdd            0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdFloatReduceCmp            0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAes                     0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdAesMix                  0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash                0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha1Hash2               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash              0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdSha256Hash2             0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma2               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdShaSigma3               0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::SimdPredAlu                 0      0.00%     17.08% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemRead                376635      8.91%     25.99% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::MemWrite               875997     20.73%     46.72% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemRead          1939318     45.88%     92.60% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::FloatMemWrite          312750      7.40%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu0.statIssuedInstType_0::No_OpClass      2764850      3.59%      3.59% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntAlu     32637882     42.41%     46.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntMult          300      0.00%     46.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IntDiv         3056      0.00%     46.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatAdd      3630612      4.72%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCmp            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatCvt          514      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMult            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatDiv            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMisc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatSqrt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAdd         2681      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAlu        31193      0.04%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCmp           68      0.00%     50.77% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdCvt         6174      0.01%     50.78% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMisc         4163      0.01%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMult            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShift         1511      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdDiv            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSqrt            0      0.00%     50.79% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAdd      7133696      9.27%     60.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCmp           26      0.00%     60.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatCvt      3017136      3.92%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatDiv           17      0.00%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.98% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMult      1006356      1.31%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAes            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdAesMix            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::SimdPredAlu            0      0.00%     65.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemRead      1548292      2.01%     67.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::MemWrite      3186513      4.14%     71.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemRead     14344826     18.64%     90.08% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::FloatMemWrite      7629864      9.92%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu0.statIssuedInstType_0::total      76949730                       # Number of instructions issued per FU type, per thread (Count)
system.cpu0.issueRate                        0.391809                       # Inst issue rate ((Count/Cycle))
system.cpu0.fuBusy                            4226554                       # FU busy when requested (Count)
system.cpu0.fuBusyRate                       0.054926                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu0.intInstQueueReads               273525505                       # Number of integer instruction queue reads (Count)
system.cpu0.intInstQueueWrites               52382617                       # Number of integer instruction queue writes (Count)
system.cpu0.intInstQueueWakeupAccesses       35335845                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu0.fpInstQueueReads                 80599745                       # Number of floating instruction queue reads (Count)
system.cpu0.fpInstQueueWrites                48985148                       # Number of floating instruction queue writes (Count)
system.cpu0.fpInstQueueWakeupAccesses        38632154                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu0.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu0.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu0.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu0.intAluAccesses                   36632627                       # Number of integer alu accesses (Count)
system.cpu0.fpAluAccesses                    41778807                       # Number of floating point alu accesses (Count)
system.cpu0.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu0.numInsts                         76923902                       # Number of executed instructions (Count)
system.cpu0.numLoadInsts                     15887320                       # Number of load instructions executed (Count)
system.cpu0.numSquashedInsts                    25828                       # Number of squashed instructions skipped in execute (Count)
system.cpu0.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu0.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu0.numRefs                          26702653                       # Number of memory reference insts executed (Count)
system.cpu0.numBranches                       5388141                       # Number of branches executed (Count)
system.cpu0.numStoreInsts                    10815333                       # Number of stores executed (Count)
system.cpu0.numRate                          0.391677                       # Inst execution rate ((Count/Cycle))
system.cpu0.timesIdled                           1757                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu0.idleCycles                         399079                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu0.committedInsts                   28637228                       # Number of Instructions Simulated (Count)
system.cpu0.committedOps                     52415050                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu0.cpi                              6.858070                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu0.totalCpi                         6.858070                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu0.ipc                              0.145814                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu0.totalIpc                         0.145814                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu0.intRegfileReads                  58206546                       # Number of integer regfile reads (Count)
system.cpu0.intRegfileWrites                 23045633                       # Number of integer regfile writes (Count)
system.cpu0.fpRegfileReads                   42195067                       # Number of floating regfile reads (Count)
system.cpu0.fpRegfileWrites                  27994972                       # Number of floating regfile writes (Count)
system.cpu0.ccRegfileReads                   32888962                       # number of cc regfile reads (Count)
system.cpu0.ccRegfileWrites                  19724955                       # number of cc regfile writes (Count)
system.cpu0.miscRegfileReads                 37498692                       # number of misc regfile reads (Count)
system.cpu0.miscRegfileWrites                     234                       # number of misc regfile writes (Count)
system.cpu0.MemDepUnit__0.insertedLoads      15719803                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.insertedStores     10822057                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__0.conflictingLoads       129387                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__0.conflictingStores       128574                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu0.branchPred.lookups                5814715                       # Number of BP lookups (Count)
system.cpu0.branchPred.condPredicted          5764150                       # Number of conditional branches predicted (Count)
system.cpu0.branchPred.condIncorrect             8957                       # Number of conditional branches incorrect (Count)
system.cpu0.branchPred.BTBLookups             2695845                       # Number of BTB lookups (Count)
system.cpu0.branchPred.BTBHits                2692074                       # Number of BTB hits (Count)
system.cpu0.branchPred.BTBHitRatio           0.998601                       # BTB Hit Ratio (Ratio)
system.cpu0.branchPred.RASUsed                  18870                       # Number of times the RAS was used to get a target. (Count)
system.cpu0.branchPred.RASIncorrect                12                       # Number of incorrect RAS predictions. (Count)
system.cpu0.branchPred.indirectLookups           9348                       # Number of indirect predictor lookups. (Count)
system.cpu0.branchPred.indirectHits              5475                       # Number of indirect target hits. (Count)
system.cpu0.branchPred.indirectMisses            3873                       # Number of indirect misses. (Count)
system.cpu0.branchPred.indirectMispredicted          806                       # Number of mispredicted indirect branches. (Count)
system.cpu0.commit.commitSquashedInsts       21628862                       # The number of squashed insts skipped by commit (Count)
system.cpu0.commit.commitNonSpecStalls            904                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu0.commit.branchMispredicts             8755                       # The number of times a branch was mispredicted (Count)
system.cpu0.commit.numCommittedDist::samples    193111436                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::mean     0.271424                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::stdev     1.334333                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::0      182703909     94.61%     94.61% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::1        2287390      1.18%     95.80% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::2         892950      0.46%     96.26% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::3         846792      0.44%     96.70% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::4        1172169      0.61%     97.30% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::5         124109      0.06%     97.37% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::6          20685      0.01%     97.38% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::7         139403      0.07%     97.45% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::8        4924029      2.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu0.commit.numCommittedDist::total    193111436                       # Number of insts commited each cycle (Count)
system.cpu0.commit.instsCommitted            28637228                       # Number of instructions committed (Count)
system.cpu0.commit.opsCommitted              52415050                       # Number of ops (including micro ops) committed (Count)
system.cpu0.commit.memRefs                   12177969                       # Number of memory references committed (Count)
system.cpu0.commit.loads                      9378149                       # Number of loads committed (Count)
system.cpu0.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu0.commit.membars                        444                       # Number of memory barriers committed (Count)
system.cpu0.commit.branches                   4724351                       # Number of branches committed (Count)
system.cpu0.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu0.commit.floating                  28317860                       # Number of committed floating point instructions. (Count)
system.cpu0.commit.integer                   35605541                       # Number of committed integer instructions. (Count)
system.cpu0.commit.functionCalls                 7983                       # Number of function calls committed. (Count)
system.cpu0.commit.committedInstType_0::No_OpClass         6526      0.01%      0.01% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntAlu     25437986     48.53%     48.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntMult          275      0.00%     48.54% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IntDiv         2790      0.01%     48.55% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatAdd      3627825      6.92%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCmp            0      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatCvt          416      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMult            0      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatDiv            0      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMisc            0      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatSqrt            0      0.00%     55.47% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAdd         2098      0.00%     55.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.48% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAlu        12236      0.02%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCmp           66      0.00%     55.50% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdCvt         4504      0.01%     55.51% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMisc         3511      0.01%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMult            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdMultAcc            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShift          727      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdDiv            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSqrt            0      0.00%     55.52% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAdd      7129346     13.60%     69.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCmp           24      0.00%     69.12% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatCvt      3006532      5.74%     74.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.85% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMult      1002204      1.91%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAes            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdAesMix            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.77% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemRead       235116      0.45%     77.21% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::MemWrite       419784      0.80%     78.02% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemRead      9143033     17.44%     95.46% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::FloatMemWrite      2380036      4.54%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu0.commit.committedInstType_0::total     52415050                       # Class of committed instruction (Count)
system.cpu0.commit.commitEligibleSamples      4924029                       # number cycles where commit BW limit reached (Cycle)
system.cpu0.dcache.demandHits::cpu0.data     12213408                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.demandHits::total         12213408                       # number of demand (read+write) hits (Count)
system.cpu0.dcache.overallHits::cpu0.data     13516485                       # number of overall hits (Count)
system.cpu0.dcache.overallHits::total        13516485                       # number of overall hits (Count)
system.cpu0.dcache.demandMisses::cpu0.data      4644843                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.demandMisses::total        4644843                       # number of demand (read+write) misses (Count)
system.cpu0.dcache.overallMisses::cpu0.data      4716592                       # number of overall misses (Count)
system.cpu0.dcache.overallMisses::total       4716592                       # number of overall misses (Count)
system.cpu0.dcache.demandMissLatency::cpu0.data 308054119954                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.demandMissLatency::total 308054119954                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::cpu0.data 308054119954                       # number of overall miss ticks (Tick)
system.cpu0.dcache.overallMissLatency::total 308054119954                       # number of overall miss ticks (Tick)
system.cpu0.dcache.demandAccesses::cpu0.data     16858251                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.demandAccesses::total     16858251                       # number of demand (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::cpu0.data     18233077                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.overallAccesses::total     18233077                       # number of overall (read+write) accesses (Count)
system.cpu0.dcache.demandMissRate::cpu0.data     0.275523                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.demandMissRate::total     0.275523                       # miss rate for demand accesses (Ratio)
system.cpu0.dcache.overallMissRate::cpu0.data     0.258683                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.overallMissRate::total     0.258683                       # miss rate for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMissLatency::cpu0.data 66321.750801                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.demandAvgMissLatency::total 66321.750801                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::cpu0.data 65312.861480                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMissLatency::total 65312.861480                       # average overall miss latency ((Tick/Count))
system.cpu0.dcache.blockedCycles::no_mshrs     26942047                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCycles::no_targets         2655                       # number of cycles access was blocked (Cycle)
system.cpu0.dcache.blockedCauses::no_mshrs       239492                       # number of times access was blocked (Count)
system.cpu0.dcache.blockedCauses::no_targets           22                       # number of times access was blocked (Count)
system.cpu0.dcache.avgBlocked::no_mshrs    112.496647                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.avgBlocked::no_targets   120.681818                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dcache.writebacks::writebacks       315140                       # number of writebacks (Count)
system.cpu0.dcache.writebacks::total           315140                       # number of writebacks (Count)
system.cpu0.dcache.demandMshrHits::cpu0.data      3638406                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.demandMshrHits::total      3638406                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::cpu0.data      3638406                       # number of overall MSHR hits (Count)
system.cpu0.dcache.overallMshrHits::total      3638406                       # number of overall MSHR hits (Count)
system.cpu0.dcache.demandMshrMisses::cpu0.data      1006437                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.demandMshrMisses::total      1006437                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::cpu0.data      1068936                       # number of overall MSHR misses (Count)
system.cpu0.dcache.overallMshrMisses::total      1068936                       # number of overall MSHR misses (Count)
system.cpu0.dcache.demandMshrMissLatency::cpu0.data 109149907706                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissLatency::total 109149907706                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::cpu0.data 114631499706                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.overallMshrMissLatency::total 114631499706                       # number of overall MSHR miss ticks (Tick)
system.cpu0.dcache.demandMshrMissRate::cpu0.data     0.059700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.demandMshrMissRate::total     0.059700                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::cpu0.data     0.058626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.overallMshrMissRate::total     0.058626                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.dcache.demandAvgMshrMissLatency::cpu0.data 108451.803447                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.demandAvgMshrMissLatency::total 108451.803447                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::cpu0.data 107238.880257                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.overallAvgMshrMissLatency::total 107238.880257                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.dcache.replacements               1067616                       # number of replacements (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::cpu0.data          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.hits::total          179                       # number of LockedRMWReadReq hits (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::cpu0.data           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.misses::total           43                       # number of LockedRMWReadReq misses (Count)
system.cpu0.dcache.LockedRMWReadReq.missLatency::cpu0.data       231500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.missLatency::total       231500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.accesses::cpu0.data          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.accesses::total          222                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWReadReq.missRate::cpu0.data     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.missRate::total     0.193694                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::cpu0.data  5383.720930                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMissLatency::total  5383.720930                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::cpu0.data           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMisses::total           43                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::cpu0.data       937000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissLatency::total       937000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::cpu0.data     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.mshrMissRate::total     0.193694                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu0.data 21790.697674                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWReadReq.avgMshrMissLatency::total 21790.697674                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.LockedRMWWriteReq.hits::cpu0.data          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.hits::total          222                       # number of LockedRMWWriteReq hits (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::cpu0.data          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.LockedRMWWriteReq.accesses::total          222                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.hits::cpu0.data      9962741                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.hits::total        9962741                       # number of ReadReq hits (Count)
system.cpu0.dcache.ReadReq.misses::cpu0.data      4345877                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.misses::total      4345877                       # number of ReadReq misses (Count)
system.cpu0.dcache.ReadReq.missLatency::cpu0.data 278192891500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.missLatency::total 278192891500                       # number of ReadReq miss ticks (Tick)
system.cpu0.dcache.ReadReq.accesses::cpu0.data     14308618                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.accesses::total     14308618                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.dcache.ReadReq.missRate::cpu0.data     0.303724                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.missRate::total     0.303724                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMissLatency::cpu0.data 64013.061460                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMissLatency::total 64013.061460                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.mshrHits::cpu0.data      3638396                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrHits::total      3638396                       # number of ReadReq MSHR hits (Count)
system.cpu0.dcache.ReadReq.mshrMisses::cpu0.data       707481                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMisses::total       707481                       # number of ReadReq MSHR misses (Count)
system.cpu0.dcache.ReadReq.mshrMissLatency::cpu0.data  79438585250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissLatency::total  79438585250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.dcache.ReadReq.mshrMissRate::cpu0.data     0.049444                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.mshrMissRate::total     0.049444                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.dcache.ReadReq.avgMshrMissLatency::cpu0.data 112283.701258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.ReadReq.avgMshrMissLatency::total 112283.701258                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.hits::cpu0.data      1303077                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.hits::total      1303077                       # number of SoftPFReq hits (Count)
system.cpu0.dcache.SoftPFReq.misses::cpu0.data        71749                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.misses::total        71749                       # number of SoftPFReq misses (Count)
system.cpu0.dcache.SoftPFReq.accesses::cpu0.data      1374826                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.accesses::total      1374826                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu0.dcache.SoftPFReq.missRate::cpu0.data     0.052188                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.missRate::total     0.052188                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMisses::cpu0.data        62499                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMisses::total        62499                       # number of SoftPFReq MSHR misses (Count)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::cpu0.data   5481592000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissLatency::total   5481592000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu0.dcache.SoftPFReq.mshrMissRate::cpu0.data     0.045460                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.mshrMissRate::total     0.045460                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::cpu0.data 87706.875310                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.SoftPFReq.avgMshrMissLatency::total 87706.875310                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.hits::cpu0.data      2250667                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.hits::total       2250667                       # number of WriteReq hits (Count)
system.cpu0.dcache.WriteReq.misses::cpu0.data       298966                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.misses::total       298966                       # number of WriteReq misses (Count)
system.cpu0.dcache.WriteReq.missLatency::cpu0.data  29861228454                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.missLatency::total  29861228454                       # number of WriteReq miss ticks (Tick)
system.cpu0.dcache.WriteReq.accesses::cpu0.data      2549633                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.accesses::total      2549633                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu0.dcache.WriteReq.missRate::cpu0.data     0.117258                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.missRate::total     0.117258                       # miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMissLatency::cpu0.data 99881.687061                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMissLatency::total 99881.687061                       # average WriteReq miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.mshrHits::cpu0.data           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrHits::total           10                       # number of WriteReq MSHR hits (Count)
system.cpu0.dcache.WriteReq.mshrMisses::cpu0.data       298956                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMisses::total       298956                       # number of WriteReq MSHR misses (Count)
system.cpu0.dcache.WriteReq.mshrMissLatency::cpu0.data  29711322456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissLatency::total  29711322456                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu0.dcache.WriteReq.mshrMissRate::cpu0.data     0.117255                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.mshrMissRate::total     0.117255                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu0.dcache.WriteReq.avgMshrMissLatency::cpu0.data 99383.596436                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.WriteReq.avgMshrMissLatency::total 99383.596436                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dcache.tags.tagsInUse         1022.701922                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dcache.tags.totalRefs            14585869                       # Total number of references to valid blocks. (Count)
system.cpu0.dcache.tags.sampledRefs           1068879                       # Sample count of references to valid blocks. (Count)
system.cpu0.dcache.tags.avgRefs             13.645950                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dcache.tags.warmupTick             168250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dcache.tags.occupancies::cpu0.data  1022.701922                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.dcache.tags.avgOccs::cpu0.data     0.998732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.avgOccs::total       0.998732                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.dcache.tags.occupanciesTaskId::1024         1024                       # Occupied blocks per task id (Count)
system.cpu0.dcache.tags.ageTaskId_1024::0          131                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::1          892                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ageTaskId_1024::4            1                       # Occupied blocks per task id, per block age (Count)
system.cpu0.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.dcache.tags.tagAccesses          37535921                       # Number of tag accesses (Count)
system.cpu0.dcache.tags.dataAccesses         37535921                       # Number of data accesses (Count)
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.decode.idleCycles                 2833732                       # Number of cycles decode is idle (Cycle)
system.cpu0.decode.blockedCycles            182396482                       # Number of cycles decode is blocked (Cycle)
system.cpu0.decode.runCycles                  7688390                       # Number of cycles decode is running (Cycle)
system.cpu0.decode.unblockCycles              2816914                       # Number of cycles decode is unblocking (Cycle)
system.cpu0.decode.squashCycles                261519                       # Number of cycles decode is squashing (Cycle)
system.cpu0.decode.branchResolved             2438834                       # Number of times decode resolved a branch (Count)
system.cpu0.decode.branchMispred                 1355                       # Number of times decode detected a branch misprediction (Count)
system.cpu0.decode.decodedInsts              79623928                       # Number of instructions handled by decode (Count)
system.cpu0.decode.squashedInsts                 6499                       # Number of squashed instructions handled by decode (Count)
system.cpu0.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.fetch.icacheStallCycles           5497651                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu0.fetch.insts                      43669189                       # Number of instructions fetch has processed (Count)
system.cpu0.fetch.branches                    5814715                       # Number of branches that fetch encountered (Count)
system.cpu0.fetch.predictedBranches           2716419                       # Number of branches that fetch has predicted taken (Count)
system.cpu0.fetch.cycles                    190227024                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu0.fetch.squashCycles                 525712                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu0.fetch.miscStallCycles                1201                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu0.fetch.pendingTrapStallCycles         8225                       # Number of stall cycles due to pending traps (Cycle)
system.cpu0.fetch.icacheWaitRetryStallCycles           80                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu0.fetch.cacheLines                  5318824                       # Number of cache lines fetched (Count)
system.cpu0.fetch.icacheSquashes                 3346                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu0.fetch.nisnDist::samples         195997037                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::mean             0.457117                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::stdev            1.761609                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::0               182303988     93.01%     93.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::1                  382496      0.20%     93.21% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::2                  764065      0.39%     93.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::3                 1047855      0.53%     94.13% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::4                  573292      0.29%     94.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::5                  394010      0.20%     94.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::6                 1453390      0.74%     95.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::7                 1067783      0.54%     95.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::8                 8010158      4.09%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.nisnDist::total           195997037                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu0.fetch.branchRate                 0.029607                       # Number of branch fetches per cycle (Ratio)
system.cpu0.fetch.rate                       0.222353                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu0.icache.demandHits::cpu0.inst      5315327                       # number of demand (read+write) hits (Count)
system.cpu0.icache.demandHits::total          5315327                       # number of demand (read+write) hits (Count)
system.cpu0.icache.overallHits::cpu0.inst      5315327                       # number of overall hits (Count)
system.cpu0.icache.overallHits::total         5315327                       # number of overall hits (Count)
system.cpu0.icache.demandMisses::cpu0.inst         3497                       # number of demand (read+write) misses (Count)
system.cpu0.icache.demandMisses::total           3497                       # number of demand (read+write) misses (Count)
system.cpu0.icache.overallMisses::cpu0.inst         3497                       # number of overall misses (Count)
system.cpu0.icache.overallMisses::total          3497                       # number of overall misses (Count)
system.cpu0.icache.demandMissLatency::cpu0.inst    230477499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.demandMissLatency::total    230477499                       # number of demand (read+write) miss ticks (Tick)
system.cpu0.icache.overallMissLatency::cpu0.inst    230477499                       # number of overall miss ticks (Tick)
system.cpu0.icache.overallMissLatency::total    230477499                       # number of overall miss ticks (Tick)
system.cpu0.icache.demandAccesses::cpu0.inst      5318824                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.demandAccesses::total      5318824                       # number of demand (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::cpu0.inst      5318824                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.overallAccesses::total      5318824                       # number of overall (read+write) accesses (Count)
system.cpu0.icache.demandMissRate::cpu0.inst     0.000657                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.demandMissRate::total     0.000657                       # miss rate for demand accesses (Ratio)
system.cpu0.icache.overallMissRate::cpu0.inst     0.000657                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.overallMissRate::total     0.000657                       # miss rate for overall accesses (Ratio)
system.cpu0.icache.demandAvgMissLatency::cpu0.inst 65907.205891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.demandAvgMissLatency::total 65907.205891                       # average overall miss latency in ticks ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::cpu0.inst 65907.205891                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMissLatency::total 65907.205891                       # average overall miss latency ((Tick/Count))
system.cpu0.icache.blockedCycles::no_mshrs          900                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.icache.blockedCauses::no_mshrs           18                       # number of times access was blocked (Count)
system.cpu0.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.icache.avgBlocked::no_mshrs            50                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.icache.writebacks::writebacks         2222                       # number of writebacks (Count)
system.cpu0.icache.writebacks::total             2222                       # number of writebacks (Count)
system.cpu0.icache.demandMshrHits::cpu0.inst          747                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.demandMshrHits::total          747                       # number of demand (read+write) MSHR hits (Count)
system.cpu0.icache.overallMshrHits::cpu0.inst          747                       # number of overall MSHR hits (Count)
system.cpu0.icache.overallMshrHits::total          747                       # number of overall MSHR hits (Count)
system.cpu0.icache.demandMshrMisses::cpu0.inst         2750                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.demandMshrMisses::total         2750                       # number of demand (read+write) MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::cpu0.inst         2750                       # number of overall MSHR misses (Count)
system.cpu0.icache.overallMshrMisses::total         2750                       # number of overall MSHR misses (Count)
system.cpu0.icache.demandMshrMissLatency::cpu0.inst    181146250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissLatency::total    181146250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::cpu0.inst    181146250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.overallMshrMissLatency::total    181146250                       # number of overall MSHR miss ticks (Tick)
system.cpu0.icache.demandMshrMissRate::cpu0.inst     0.000517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.demandMshrMissRate::total     0.000517                       # mshr miss ratio for demand accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::cpu0.inst     0.000517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.overallMshrMissRate::total     0.000517                       # mshr miss ratio for overall accesses (Ratio)
system.cpu0.icache.demandAvgMshrMissLatency::cpu0.inst 65871.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.demandAvgMshrMissLatency::total 65871.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::cpu0.inst 65871.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.overallAvgMshrMissLatency::total 65871.363636                       # average overall mshr miss latency ((Tick/Count))
system.cpu0.icache.replacements                  2222                       # number of replacements (Count)
system.cpu0.icache.ReadReq.hits::cpu0.inst      5315327                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.hits::total        5315327                       # number of ReadReq hits (Count)
system.cpu0.icache.ReadReq.misses::cpu0.inst         3497                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.misses::total         3497                       # number of ReadReq misses (Count)
system.cpu0.icache.ReadReq.missLatency::cpu0.inst    230477499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.missLatency::total    230477499                       # number of ReadReq miss ticks (Tick)
system.cpu0.icache.ReadReq.accesses::cpu0.inst      5318824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.accesses::total      5318824                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu0.icache.ReadReq.missRate::cpu0.inst     0.000657                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.missRate::total     0.000657                       # miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMissLatency::cpu0.inst 65907.205891                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMissLatency::total 65907.205891                       # average ReadReq miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.mshrHits::cpu0.inst          747                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrHits::total          747                       # number of ReadReq MSHR hits (Count)
system.cpu0.icache.ReadReq.mshrMisses::cpu0.inst         2750                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMisses::total         2750                       # number of ReadReq MSHR misses (Count)
system.cpu0.icache.ReadReq.mshrMissLatency::cpu0.inst    181146250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissLatency::total    181146250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu0.icache.ReadReq.mshrMissRate::cpu0.inst     0.000517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.mshrMissRate::total     0.000517                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu0.icache.ReadReq.avgMshrMissLatency::cpu0.inst 65871.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.ReadReq.avgMshrMissLatency::total 65871.363636                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.icache.tags.tagsInUse          509.209833                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.icache.tags.totalRefs             5318076                       # Total number of references to valid blocks. (Count)
system.cpu0.icache.tags.sampledRefs              2749                       # Sample count of references to valid blocks. (Count)
system.cpu0.icache.tags.avgRefs           1934.549291                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.icache.tags.warmupTick              85250                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.icache.tags.occupancies::cpu0.inst   509.209833                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu0.icache.tags.avgOccs::cpu0.inst     0.994550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.avgOccs::total       0.994550                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu0.icache.tags.occupanciesTaskId::1024          512                       # Occupied blocks per task id (Count)
system.cpu0.icache.tags.ageTaskId_1024::0          110                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::1           69                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ageTaskId_1024::4          333                       # Occupied blocks per task id, per block age (Count)
system.cpu0.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu0.icache.tags.tagAccesses          10640397                       # Number of tag accesses (Count)
system.cpu0.icache.tags.dataAccesses         10640397                       # Number of data accesses (Count)
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu0.iew.squashCycles                   261519                       # Number of cycles IEW is squashing (Cycle)
system.cpu0.iew.blockCycles                  38195855                       # Number of cycles IEW is blocking (Cycle)
system.cpu0.iew.unblockCycles                14892083                       # Number of cycles IEW is unblocking (Cycle)
system.cpu0.iew.dispatchedInsts              76891260                       # Number of instructions dispatched to IQ (Count)
system.cpu0.iew.dispSquashedInsts                1023                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu0.iew.dispLoadInsts                15719803                       # Number of dispatched load instructions (Count)
system.cpu0.iew.dispStoreInsts               10822057                       # Number of dispatched store instructions (Count)
system.cpu0.iew.dispNonSpecInsts                  573                       # Number of dispatched non-speculative instructions (Count)
system.cpu0.iew.iqFullEvents                   125089                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu0.iew.lsqFullEvents                14687580                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu0.iew.memOrderViolationEvents           315                       # Number of memory order violations (Count)
system.cpu0.iew.predictedTakenIncorrect          2778                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu0.iew.predictedNotTakenIncorrect         7489                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu0.iew.branchMispredicts               10267                       # Number of branch mispredicts detected at execute (Count)
system.cpu0.iew.instsToCommit                76731933                       # Cumulative count of insts sent to commit (Count)
system.cpu0.iew.writebackCount               73967999                       # Cumulative count of insts written-back (Count)
system.cpu0.iew.producerInst                 45795937                       # Number of instructions producing a value (Count)
system.cpu0.iew.consumerInst                 69923705                       # Number of instructions consuming a value (Count)
system.cpu0.iew.wbRate                       0.376627                       # Insts written-back per cycle ((Count/Cycle))
system.cpu0.iew.wbFanout                     0.654942                       # Average fanout of values written-back ((Count/Count))
system.cpu0.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu0.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu0.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu0.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu0.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu0.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu0.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu0.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu0.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.lsq0.forwLoads                      19603                       # Number of loads that had data forwarded from stores (Count)
system.cpu0.lsq0.squashedLoads                6341654                       # Number of loads squashed (Count)
system.cpu0.lsq0.ignoredResponses                  72                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu0.lsq0.memOrderViolation                315                       # Number of memory ordering violations (Count)
system.cpu0.lsq0.squashedStores               8022237                       # Number of stores squashed (Count)
system.cpu0.lsq0.rescheduledLoads                  45                       # Number of loads that were rescheduled (Count)
system.cpu0.lsq0.blockedByCache                149850                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu0.lsq0.loadToUse::samples           9253157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::mean           124.622321                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::stdev          187.841604                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::0-9               4965625     53.66%     53.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::10-19              339461      3.67%     57.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::20-29               26834      0.29%     57.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::30-39              136991      1.48%     59.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::40-49               35855      0.39%     59.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::50-59               99585      1.08%     60.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::60-69               42885      0.46%     61.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::70-79              111888      1.21%     62.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::80-89               38470      0.42%     62.66% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::90-99              100771      1.09%     63.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::100-109             36534      0.39%     64.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::110-119             96054      1.04%     65.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::120-129             35434      0.38%     65.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::130-139             92669      1.00%     66.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::140-149             86624      0.94%     67.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::150-159             89579      0.97%     68.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::160-169             84661      0.91%     69.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::170-179             82046      0.89%     70.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::180-189             30813      0.33%     70.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::190-199             78235      0.85%     71.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::200-209             29922      0.32%     71.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::210-219             74810      0.81%     72.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::220-229             27850      0.30%     72.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::230-239             68115      0.74%     73.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::240-249             25095      0.27%     73.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::250-259             60397      0.65%     74.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::260-269             23686      0.26%     74.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::270-279             59291      0.64%     75.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::280-289             24707      0.27%     75.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::290-299            417509      4.51%     80.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::overflows         1830761     19.79%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::max_value            2104                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.lsq0.loadToUse::total             9253157                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu0.mmu.dtb.rdAccesses               15704176                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses               10815358                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                    13029                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                     5072                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                5320078                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                     1518                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::ON  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.rename.squashCycles                261519                       # Number of cycles rename is squashing (Cycle)
system.cpu0.rename.idleCycles                 3905894                       # Number of cycles rename is idle (Cycle)
system.cpu0.rename.blockCycles               68949567                       # Number of cycles rename is blocking (Cycle)
system.cpu0.rename.serializeStallCycles          6926                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu0.rename.runCycles                  8879117                       # Number of cycles rename is running (Cycle)
system.cpu0.rename.unblockCycles            113994014                       # Number of cycles rename is unblocking (Cycle)
system.cpu0.rename.renamedInsts              77086140                       # Number of instructions processed by rename (Count)
system.cpu0.rename.ROBFullEvents               986465                       # Number of times rename has blocked due to ROB full (Count)
system.cpu0.rename.IQFullEvents               5084537                       # Number of times rename has blocked due to IQ full (Count)
system.cpu0.rename.LQFullEvents                748866                       # Number of times rename has blocked due to LQ full (Count)
system.cpu0.rename.SQFullEvents             109335982                       # Number of times rename has blocked due to SQ full (Count)
system.cpu0.rename.fullRegistersEvents              4                       # Number of times there has been no free registers (Count)
system.cpu0.rename.renamedOperands           95516191                       # Number of destination operands rename has renamed (Count)
system.cpu0.rename.lookups                  230398107                       # Number of register rename lookups that rename has made (Count)
system.cpu0.rename.intLookups                58400945                       # Number of integer rename lookups (Count)
system.cpu0.rename.fpLookups                 42309374                       # Number of floating rename lookups (Count)
system.cpu0.rename.committedMaps             69476198                       # Number of HB maps that are committed (Count)
system.cpu0.rename.undoneMaps                26039984                       # Number of HB maps that are undone due to squashing (Count)
system.cpu0.rename.serializing                    257                       # count of serializing insts renamed (Count)
system.cpu0.rename.tempSerializing                245                       # count of temporary serializing insts renamed (Count)
system.cpu0.rename.skidInsts                 19032974                       # count of insts added to the skid buffer (Count)
system.cpu0.rob.reads                       258948741                       # The number of ROB reads (Count)
system.cpu0.rob.writes                      150973662                       # The number of ROB writes (Count)
system.cpu0.thread_0.numInsts                28637228                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                  52415050                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu0.workload.numSyscalls                 2318                       # Number of system calls (Count)
system.cpu1.numCycles                       140138612                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.instsAdded                       46771686                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu1.nonSpecInstsAdded                     316                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu1.instsIssued                      46954063                       # Number of instructions issued (Count)
system.cpu1.squashedInstsIssued                   165                       # Number of squashed instructions issued (Count)
system.cpu1.squashedInstsExamined            23888071                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu1.squashedOperandsExamined            27003                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu1.squashedNonSpecRemoved                159                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu1.numIssuedDist::samples          140129871                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::mean              0.335075                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::stdev             1.285004                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::0                127398556     90.91%     90.91% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::1                  3277723      2.34%     93.25% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::2                  2430390      1.73%     94.99% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::3                   994245      0.71%     95.70% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::4                  1224474      0.87%     96.57% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::5                  1419809      1.01%     97.58% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::6                  1044913      0.75%     98.33% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::7                  1151682      0.82%     99.15% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::8                  1188079      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu1.numIssuedDist::total            140129871                       # Number of insts issued each cycle (Count)
system.cpu1.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntAlu                  22755      0.63%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntMult                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IntDiv                      0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatAdd                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCmp                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatCvt                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMult                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMultAcc                0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatDiv                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMisc                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatSqrt                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAdd                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAddAcc                  0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAlu                     1      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCmp                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdCvt                     1      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMisc                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMult                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdMultAcc                 0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShift                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShiftAcc                0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdDiv                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSqrt                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAdd            62366      1.74%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatAlu                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCmp                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatCvt                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatDiv                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMisc               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMult               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatSqrt               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAdd               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceAlu               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdReduceCmp               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAes                     0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdAesMix                  0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha1Hash2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash              0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdSha256Hash2             0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdShaSigma3               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::SimdPredAlu                 0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemRead                375070     10.46%     12.83% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::MemWrite               874892     24.40%     37.23% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemRead          1938660     54.06%     91.29% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::FloatMemWrite          312515      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu1.statIssuedInstType_0::No_OpClass      2750194      5.86%      5.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntAlu     20479632     43.62%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntMult           26      0.00%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IntDiv          313      0.00%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatAdd       625093      1.33%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCmp            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatCvt           32      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMult            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatDiv            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMisc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatSqrt            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAdd           42      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAlu          125      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCmp            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdCvt          103      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMisc           36      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMult            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShift           24      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdDiv            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSqrt            0      0.00%     50.81% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAdd      1125017      2.40%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAes            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdAesMix            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemRead      1911630      4.07%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::MemWrite      3125514      6.66%     66.06% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemRead      8311860     17.70%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::FloatMemWrite      7624422     16.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu1.statIssuedInstType_0::total      46954063                       # Number of instructions issued per FU type, per thread (Count)
system.cpu1.issueRate                        0.335054                       # Inst issue rate ((Count/Cycle))
system.cpu1.fuBusy                            3586260                       # FU busy when requested (Count)
system.cpu1.fuBusyRate                       0.076378                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu1.intInstQueueReads               193916676                       # Number of integer instruction queue reads (Count)
system.cpu1.intInstQueueWrites               39908324                       # Number of integer instruction queue writes (Count)
system.cpu1.intInstQueueWakeupAccesses       23516153                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu1.fpInstQueueReads                 43707740                       # Number of floating instruction queue reads (Count)
system.cpu1.fpInstQueueWrites                30751758                       # Number of floating instruction queue writes (Count)
system.cpu1.fpInstQueueWakeupAccesses        20499240                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu1.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu1.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu1.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu1.intAluAccesses                   24769224                       # Number of integer alu accesses (Count)
system.cpu1.fpAluAccesses                    23020905                       # Number of floating point alu accesses (Count)
system.cpu1.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu1.numInsts                         46953195                       # Number of executed instructions (Count)
system.cpu1.numLoadInsts                     10223344                       # Number of load instructions executed (Count)
system.cpu1.numSquashedInsts                      862                       # Number of squashed instructions skipped in execute (Count)
system.cpu1.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu1.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu1.numRefs                          20973166                       # Number of memory reference insts executed (Count)
system.cpu1.numBranches                       2307836                       # Number of branches executed (Count)
system.cpu1.numStoreInsts                    10749822                       # Number of stores executed (Count)
system.cpu1.numRate                          0.335048                       # Inst execution rate ((Count/Cycle))
system.cpu1.timesIdled                             69                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu1.idleCycles                           8741                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu1.quiesceCycles                     1168892                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu1.committedInsts                   12881920                       # Number of Instructions Simulated (Count)
system.cpu1.committedOps                     22883852                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu1.cpi                             10.878705                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu1.totalCpi                        10.878705                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu1.ipc                              0.091923                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu1.totalIpc                         0.091923                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu1.intRegfileReads                  38608478                       # Number of integer regfile reads (Count)
system.cpu1.intRegfileWrites                 13866417                       # Number of integer regfile writes (Count)
system.cpu1.fpRegfileReads                   18000278                       # Number of floating regfile reads (Count)
system.cpu1.fpRegfileWrites                  12874879                       # Number of floating regfile writes (Count)
system.cpu1.ccRegfileReads                   11539078                       # number of cc regfile reads (Count)
system.cpu1.ccRegfileWrites                  12510361                       # number of cc regfile writes (Count)
system.cpu1.miscRegfileReads                 25589671                       # number of misc regfile reads (Count)
system.cpu1.miscRegfileWrites                      19                       # number of misc regfile writes (Count)
system.cpu1.MemDepUnit__0.insertedLoads      10036885                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.insertedStores     10751019                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__0.conflictingLoads       125593                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__0.conflictingStores       125725                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu1.branchPred.lookups                2684709                       # Number of BP lookups (Count)
system.cpu1.branchPred.condPredicted          2683641                       # Number of conditional branches predicted (Count)
system.cpu1.branchPred.condIncorrect              332                       # Number of conditional branches incorrect (Count)
system.cpu1.branchPred.BTBLookups             2148158                       # Number of BTB lookups (Count)
system.cpu1.branchPred.BTBHits                2147989                       # Number of BTB hits (Count)
system.cpu1.branchPred.BTBHitRatio           0.999921                       # BTB Hit Ratio (Ratio)
system.cpu1.branchPred.RASUsed                    306                       # Number of times the RAS was used to get a target. (Count)
system.cpu1.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu1.branchPred.indirectLookups            282                       # Number of indirect predictor lookups. (Count)
system.cpu1.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu1.branchPred.indirectMisses             240                       # Number of indirect misses. (Count)
system.cpu1.branchPred.indirectMispredicted           41                       # Number of mispredicted indirect branches. (Count)
system.cpu1.commit.commitSquashedInsts       21135885                       # The number of squashed insts skipped by commit (Count)
system.cpu1.commit.commitNonSpecStalls            157                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu1.commit.branchMispredicts              277                       # The number of times a branch was mispredicted (Count)
system.cpu1.commit.numCommittedDist::samples    137315632                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::mean     0.166651                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::stdev     0.930494                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::0      131073381     95.45%     95.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::1        1983236      1.44%     96.90% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::2         616898      0.45%     97.35% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::3         549285      0.40%     97.75% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::4        1030331      0.75%     98.50% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::5         638821      0.47%     98.96% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::6          13486      0.01%     98.97% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::7         658932      0.48%     99.45% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::8         751262      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu1.commit.numCommittedDist::total    137315632                       # Number of insts commited each cycle (Count)
system.cpu1.commit.instsCommitted            12881920                       # Number of instructions committed (Count)
system.cpu1.commit.opsCommitted              22883852                       # Number of ops (including micro ops) committed (Count)
system.cpu1.commit.memRefs                    6536363                       # Number of memory references committed (Count)
system.cpu1.commit.loads                      3785711                       # Number of loads committed (Count)
system.cpu1.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu1.commit.membars                         90                       # Number of memory barriers committed (Count)
system.cpu1.commit.branches                   1682064                       # Number of branches committed (Count)
system.cpu1.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu1.commit.floating                  10250444                       # Number of committed floating point instructions. (Count)
system.cpu1.commit.integer                   17599171                       # Number of committed integer instructions. (Count)
system.cpu1.commit.functionCalls                  128                       # Number of function calls committed. (Count)
system.cpu1.commit.committedInstType_0::No_OpClass          123      0.00%      0.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntAlu     13596838     59.42%     59.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntMult           26      0.00%     59.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IntDiv          296      0.00%     59.42% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatAdd       625029      2.73%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCmp            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatCvt           32      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMult            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatDiv            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMisc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatSqrt            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAdd           26      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAlu           34      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCmp            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdCvt           52      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMisc           26      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMult            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShift            7      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdDiv            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSqrt            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAdd      1125000      4.92%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMult      1000000      4.37%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAes            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdAesMix            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemRead       660563      2.89%     74.32% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::MemWrite       375564      1.64%     75.96% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemRead      3125148     13.66%     89.62% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::FloatMemWrite      2375088     10.38%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu1.commit.committedInstType_0::total     22883852                       # Class of committed instruction (Count)
system.cpu1.commit.commitEligibleSamples       751262                       # number cycles where commit BW limit reached (Cycle)
system.cpu1.dcache.demandHits::cpu1.data      8410581                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.demandHits::total          8410581                       # number of demand (read+write) hits (Count)
system.cpu1.dcache.overallHits::cpu1.data      9712104                       # number of overall hits (Count)
system.cpu1.dcache.overallHits::total         9712104                       # number of overall hits (Count)
system.cpu1.dcache.demandMisses::cpu1.data      2751255                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.demandMisses::total        2751255                       # number of demand (read+write) misses (Count)
system.cpu1.dcache.overallMisses::cpu1.data      2824582                       # number of overall misses (Count)
system.cpu1.dcache.overallMisses::total       2824582                       # number of overall misses (Count)
system.cpu1.dcache.demandMissLatency::cpu1.data 158534858692                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.demandMissLatency::total 158534858692                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::cpu1.data 158534858692                       # number of overall miss ticks (Tick)
system.cpu1.dcache.overallMissLatency::total 158534858692                       # number of overall miss ticks (Tick)
system.cpu1.dcache.demandAccesses::cpu1.data     11161836                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.demandAccesses::total     11161836                       # number of demand (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::cpu1.data     12536686                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.overallAccesses::total     12536686                       # number of overall (read+write) accesses (Count)
system.cpu1.dcache.demandMissRate::cpu1.data     0.246488                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.demandMissRate::total     0.246488                       # miss rate for demand accesses (Ratio)
system.cpu1.dcache.overallMissRate::cpu1.data     0.225305                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.overallMissRate::total     0.225305                       # miss rate for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMissLatency::cpu1.data 57622.742600                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.demandAvgMissLatency::total 57622.742600                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::cpu1.data 56126.838836                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMissLatency::total 56126.838836                       # average overall miss latency ((Tick/Count))
system.cpu1.dcache.blockedCycles::no_mshrs     26723492                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dcache.blockedCauses::no_mshrs       239119                       # number of times access was blocked (Count)
system.cpu1.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dcache.avgBlocked::no_mshrs    111.758129                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dcache.writebacks::writebacks       312453                       # number of writebacks (Count)
system.cpu1.dcache.writebacks::total           312453                       # number of writebacks (Count)
system.cpu1.dcache.demandMshrHits::cpu1.data      2125732                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.demandMshrHits::total      2125732                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::cpu1.data      2125732                       # number of overall MSHR hits (Count)
system.cpu1.dcache.overallMshrHits::total      2125732                       # number of overall MSHR hits (Count)
system.cpu1.dcache.demandMshrMisses::cpu1.data       625523                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.demandMshrMisses::total       625523                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::cpu1.data       688019                       # number of overall MSHR misses (Count)
system.cpu1.dcache.overallMshrMisses::total       688019                       # number of overall MSHR misses (Count)
system.cpu1.dcache.demandMshrMissLatency::cpu1.data  74649773692                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissLatency::total  74649773692                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::cpu1.data  80154107692                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.overallMshrMissLatency::total  80154107692                       # number of overall MSHR miss ticks (Tick)
system.cpu1.dcache.demandMshrMissRate::cpu1.data     0.056041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.demandMshrMissRate::total     0.056041                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::cpu1.data     0.054880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.overallMshrMissRate::total     0.054880                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.dcache.demandAvgMshrMissLatency::cpu1.data 119339.774384                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.demandAvgMshrMissLatency::total 119339.774384                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::cpu1.data 116499.846214                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.overallAvgMshrMissLatency::total 116499.846214                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.dcache.replacements                686861                       # number of replacements (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::cpu1.data            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.hits::total            3                       # number of LockedRMWReadReq hits (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::cpu1.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu1.dcache.LockedRMWReadReq.missLatency::cpu1.data      2102750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.missLatency::total      2102750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.accesses::cpu1.data           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.accesses::total           45                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWReadReq.missRate::cpu1.data     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.missRate::total     0.933333                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::cpu1.data 50065.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMissLatency::total 50065.476190                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::cpu1.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::cpu1.data      4266000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissLatency::total      4266000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::cpu1.data     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.mshrMissRate::total     0.933333                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu1.data 101571.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWReadReq.avgMshrMissLatency::total 101571.428571                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.LockedRMWWriteReq.hits::cpu1.data           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.hits::total           45                       # number of LockedRMWWriteReq hits (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::cpu1.data           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.LockedRMWWriteReq.accesses::total           45                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.hits::cpu1.data      6206922                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.hits::total        6206922                       # number of ReadReq hits (Count)
system.cpu1.dcache.ReadReq.misses::cpu1.data      2454291                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.misses::total      2454291                       # number of ReadReq misses (Count)
system.cpu1.dcache.ReadReq.missLatency::cpu1.data 128842201250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.missLatency::total 128842201250                       # number of ReadReq miss ticks (Tick)
system.cpu1.dcache.ReadReq.accesses::cpu1.data      8661213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.accesses::total      8661213                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.dcache.ReadReq.missRate::cpu1.data     0.283366                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.missRate::total     0.283366                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMissLatency::cpu1.data 52496.709335                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMissLatency::total 52496.709335                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.mshrHits::cpu1.data      2125732                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrHits::total      2125732                       # number of ReadReq MSHR hits (Count)
system.cpu1.dcache.ReadReq.mshrMisses::cpu1.data       328559                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMisses::total       328559                       # number of ReadReq MSHR misses (Count)
system.cpu1.dcache.ReadReq.mshrMissLatency::cpu1.data  45105598250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissLatency::total  45105598250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.dcache.ReadReq.mshrMissRate::cpu1.data     0.037935                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.mshrMissRate::total     0.037935                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.dcache.ReadReq.avgMshrMissLatency::cpu1.data 137283.100600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.ReadReq.avgMshrMissLatency::total 137283.100600                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.hits::cpu1.data      1301523                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.hits::total      1301523                       # number of SoftPFReq hits (Count)
system.cpu1.dcache.SoftPFReq.misses::cpu1.data        73327                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.misses::total        73327                       # number of SoftPFReq misses (Count)
system.cpu1.dcache.SoftPFReq.accesses::cpu1.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu1.dcache.SoftPFReq.missRate::cpu1.data     0.053335                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.missRate::total     0.053335                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMisses::cpu1.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::cpu1.data   5504334000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissLatency::total   5504334000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu1.dcache.SoftPFReq.mshrMissRate::cpu1.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::cpu1.data 88074.980799                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.SoftPFReq.avgMshrMissLatency::total 88074.980799                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.hits::cpu1.data      2203659                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.hits::total       2203659                       # number of WriteReq hits (Count)
system.cpu1.dcache.WriteReq.misses::cpu1.data       296964                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.misses::total       296964                       # number of WriteReq misses (Count)
system.cpu1.dcache.WriteReq.missLatency::cpu1.data  29692657442                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.missLatency::total  29692657442                       # number of WriteReq miss ticks (Tick)
system.cpu1.dcache.WriteReq.accesses::cpu1.data      2500623                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.accesses::total      2500623                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu1.dcache.WriteReq.missRate::cpu1.data     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.missRate::total     0.118756                       # miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMissLatency::cpu1.data 99987.397267                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMissLatency::total 99987.397267                       # average WriteReq miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.mshrMisses::cpu1.data       296964                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMisses::total       296964                       # number of WriteReq MSHR misses (Count)
system.cpu1.dcache.WriteReq.mshrMissLatency::cpu1.data  29544175442                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissLatency::total  29544175442                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu1.dcache.WriteReq.mshrMissRate::cpu1.data     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.mshrMissRate::total     0.118756                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu1.dcache.WriteReq.avgMshrMissLatency::cpu1.data 99487.397267                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.WriteReq.avgMshrMissLatency::total 99487.397267                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dcache.tags.tagsInUse         1016.122554                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dcache.tags.totalRefs            10400218                       # Total number of references to valid blocks. (Count)
system.cpu1.dcache.tags.sampledRefs            688030                       # Sample count of references to valid blocks. (Count)
system.cpu1.dcache.tags.avgRefs             15.115937                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dcache.tags.warmupTick          292233750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dcache.tags.occupancies::cpu1.data  1016.122554                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.dcache.tags.avgOccs::cpu1.data     0.992307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.avgOccs::total       0.992307                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu1.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu1.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.dcache.tags.tagAccesses          25761582                       # Number of tag accesses (Count)
system.cpu1.dcache.tags.dataAccesses         25761582                       # Number of data accesses (Count)
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.decode.idleCycles                 1249028                       # Number of cycles decode is idle (Cycle)
system.cpu1.decode.blockedCycles            131934952                       # Number of cycles decode is blocked (Cycle)
system.cpu1.decode.runCycles                  5390889                       # Number of cycles decode is running (Cycle)
system.cpu1.decode.unblockCycles              1304709                       # Number of cycles decode is unblocking (Cycle)
system.cpu1.decode.squashCycles                250293                       # Number of cycles decode is squashing (Cycle)
system.cpu1.decode.branchResolved             1897906                       # Number of times decode resolved a branch (Count)
system.cpu1.decode.branchMispred                   58                       # Number of times decode detected a branch misprediction (Count)
system.cpu1.decode.decodedInsts              49400899                       # Number of instructions handled by decode (Count)
system.cpu1.decode.squashedInsts                  296                       # Number of squashed instructions handled by decode (Count)
system.cpu1.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.fetch.icacheStallCycles           3261062                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu1.fetch.insts                      27517465                       # Number of instructions fetch has processed (Count)
system.cpu1.fetch.branches                    2684709                       # Number of branches that fetch encountered (Count)
system.cpu1.fetch.predictedBranches           2148337                       # Number of branches that fetch has predicted taken (Count)
system.cpu1.fetch.cycles                    136618430                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu1.fetch.squashCycles                 500700                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu1.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu1.fetch.pendingTrapStallCycles           26                       # Number of stall cycles due to pending traps (Cycle)
system.cpu1.fetch.cacheLines                  3194412                       # Number of cache lines fetched (Count)
system.cpu1.fetch.icacheSquashes                  129                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu1.fetch.nisnDist::samples         140129871                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::mean             0.423026                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::stdev            1.678400                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::0               130904997     93.42%     93.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::1                  116714      0.08%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::2                  633517      0.45%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::3                  400781      0.29%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::4                  935333      0.67%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::5                  249718      0.18%     95.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::6                 1296929      0.93%     96.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::7                  814010      0.58%     96.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::8                 4777872      3.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.nisnDist::total           140129871                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu1.fetch.branchRate                 0.019158                       # Number of branch fetches per cycle (Ratio)
system.cpu1.fetch.rate                       0.196359                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu1.icache.demandHits::cpu1.inst      3194240                       # number of demand (read+write) hits (Count)
system.cpu1.icache.demandHits::total          3194240                       # number of demand (read+write) hits (Count)
system.cpu1.icache.overallHits::cpu1.inst      3194240                       # number of overall hits (Count)
system.cpu1.icache.overallHits::total         3194240                       # number of overall hits (Count)
system.cpu1.icache.demandMisses::cpu1.inst          172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.demandMisses::total            172                       # number of demand (read+write) misses (Count)
system.cpu1.icache.overallMisses::cpu1.inst          172                       # number of overall misses (Count)
system.cpu1.icache.overallMisses::total           172                       # number of overall misses (Count)
system.cpu1.icache.demandMissLatency::cpu1.inst      5841000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.demandMissLatency::total      5841000                       # number of demand (read+write) miss ticks (Tick)
system.cpu1.icache.overallMissLatency::cpu1.inst      5841000                       # number of overall miss ticks (Tick)
system.cpu1.icache.overallMissLatency::total      5841000                       # number of overall miss ticks (Tick)
system.cpu1.icache.demandAccesses::cpu1.inst      3194412                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.demandAccesses::total      3194412                       # number of demand (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::cpu1.inst      3194412                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.overallAccesses::total      3194412                       # number of overall (read+write) accesses (Count)
system.cpu1.icache.demandMissRate::cpu1.inst     0.000054                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.demandMissRate::total     0.000054                       # miss rate for demand accesses (Ratio)
system.cpu1.icache.overallMissRate::cpu1.inst     0.000054                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.overallMissRate::total     0.000054                       # miss rate for overall accesses (Ratio)
system.cpu1.icache.demandAvgMissLatency::cpu1.inst 33959.302326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.demandAvgMissLatency::total 33959.302326                       # average overall miss latency in ticks ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::cpu1.inst 33959.302326                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMissLatency::total 33959.302326                       # average overall miss latency ((Tick/Count))
system.cpu1.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.icache.writebacks::writebacks            5                       # number of writebacks (Count)
system.cpu1.icache.writebacks::total                5                       # number of writebacks (Count)
system.cpu1.icache.demandMshrHits::cpu1.inst           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.demandMshrHits::total           27                       # number of demand (read+write) MSHR hits (Count)
system.cpu1.icache.overallMshrHits::cpu1.inst           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.overallMshrHits::total           27                       # number of overall MSHR hits (Count)
system.cpu1.icache.demandMshrMisses::cpu1.inst          145                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.demandMshrMisses::total          145                       # number of demand (read+write) MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::cpu1.inst          145                       # number of overall MSHR misses (Count)
system.cpu1.icache.overallMshrMisses::total          145                       # number of overall MSHR misses (Count)
system.cpu1.icache.demandMshrMissLatency::cpu1.inst      4530250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissLatency::total      4530250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::cpu1.inst      4530250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.overallMshrMissLatency::total      4530250                       # number of overall MSHR miss ticks (Tick)
system.cpu1.icache.demandMshrMissRate::cpu1.inst     0.000045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.demandMshrMissRate::total     0.000045                       # mshr miss ratio for demand accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::cpu1.inst     0.000045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.overallMshrMissRate::total     0.000045                       # mshr miss ratio for overall accesses (Ratio)
system.cpu1.icache.demandAvgMshrMissLatency::cpu1.inst 31243.103448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.demandAvgMshrMissLatency::total 31243.103448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::cpu1.inst 31243.103448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.overallAvgMshrMissLatency::total 31243.103448                       # average overall mshr miss latency ((Tick/Count))
system.cpu1.icache.replacements                     5                       # number of replacements (Count)
system.cpu1.icache.ReadReq.hits::cpu1.inst      3194240                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.hits::total        3194240                       # number of ReadReq hits (Count)
system.cpu1.icache.ReadReq.misses::cpu1.inst          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.misses::total          172                       # number of ReadReq misses (Count)
system.cpu1.icache.ReadReq.missLatency::cpu1.inst      5841000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.missLatency::total      5841000                       # number of ReadReq miss ticks (Tick)
system.cpu1.icache.ReadReq.accesses::cpu1.inst      3194412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.accesses::total      3194412                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu1.icache.ReadReq.missRate::cpu1.inst     0.000054                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.missRate::total     0.000054                       # miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMissLatency::cpu1.inst 33959.302326                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMissLatency::total 33959.302326                       # average ReadReq miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.mshrHits::cpu1.inst           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrHits::total           27                       # number of ReadReq MSHR hits (Count)
system.cpu1.icache.ReadReq.mshrMisses::cpu1.inst          145                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMisses::total          145                       # number of ReadReq MSHR misses (Count)
system.cpu1.icache.ReadReq.mshrMissLatency::cpu1.inst      4530250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissLatency::total      4530250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu1.icache.ReadReq.mshrMissRate::cpu1.inst     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.mshrMissRate::total     0.000045                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu1.icache.ReadReq.avgMshrMissLatency::cpu1.inst 31243.103448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.ReadReq.avgMshrMissLatency::total 31243.103448                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.icache.tags.tagsInUse          128.565335                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.icache.tags.totalRefs             3194385                       # Total number of references to valid blocks. (Count)
system.cpu1.icache.tags.sampledRefs               145                       # Sample count of references to valid blocks. (Count)
system.cpu1.icache.tags.avgRefs          22030.241379                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.icache.tags.warmupTick          292229750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.icache.tags.occupancies::cpu1.inst   128.565335                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu1.icache.tags.avgOccs::cpu1.inst     0.251104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.avgOccs::total       0.251104                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu1.icache.tags.occupanciesTaskId::1024          135                       # Occupied blocks per task id (Count)
system.cpu1.icache.tags.ageTaskId_1024::4          135                       # Occupied blocks per task id, per block age (Count)
system.cpu1.icache.tags.ratioOccsTaskId::1024     0.263672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu1.icache.tags.tagAccesses           6388969                       # Number of tag accesses (Count)
system.cpu1.icache.tags.dataAccesses          6388969                       # Number of data accesses (Count)
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu1.iew.squashCycles                   250293                       # Number of cycles IEW is squashing (Cycle)
system.cpu1.iew.blockCycles                   2639730                       # Number of cycles IEW is blocking (Cycle)
system.cpu1.iew.unblockCycles                13794367                       # Number of cycles IEW is unblocking (Cycle)
system.cpu1.iew.dispatchedInsts              46772002                       # Number of instructions dispatched to IQ (Count)
system.cpu1.iew.dispSquashedInsts                  17                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu1.iew.dispLoadInsts                10036885                       # Number of dispatched load instructions (Count)
system.cpu1.iew.dispStoreInsts               10751019                       # Number of dispatched store instructions (Count)
system.cpu1.iew.dispNonSpecInsts                  103                       # Number of dispatched non-speculative instructions (Count)
system.cpu1.iew.iqFullEvents                     1124                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu1.iew.lsqFullEvents                13839999                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu1.iew.memOrderViolationEvents             9                       # Number of memory order violations (Count)
system.cpu1.iew.predictedTakenIncorrect           158                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu1.iew.predictedNotTakenIncorrect          205                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu1.iew.branchMispredicts                 363                       # Number of branch mispredicts detected at execute (Count)
system.cpu1.iew.instsToCommit                46765395                       # Cumulative count of insts sent to commit (Count)
system.cpu1.iew.writebackCount               44015393                       # Cumulative count of insts written-back (Count)
system.cpu1.iew.producerInst                 24054902                       # Number of instructions producing a value (Count)
system.cpu1.iew.consumerInst                 30408473                       # Number of instructions consuming a value (Count)
system.cpu1.iew.wbRate                       0.314085                       # Insts written-back per cycle ((Count/Cycle))
system.cpu1.iew.wbFanout                     0.791059                       # Average fanout of values written-back ((Count/Count))
system.cpu1.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu1.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu1.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu1.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu1.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu1.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu1.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu1.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu1.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.lsq0.forwLoads                        178                       # Number of loads that had data forwarded from stores (Count)
system.cpu1.lsq0.squashedLoads                6251163                       # Number of loads squashed (Count)
system.cpu1.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu1.lsq0.memOrderViolation                  9                       # Number of memory ordering violations (Count)
system.cpu1.lsq0.squashedStores               8000367                       # Number of stores squashed (Count)
system.cpu1.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu1.lsq0.blockedByCache                153121                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu1.lsq0.loadToUse::samples           3660719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::mean           148.294406                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::stdev          203.750657                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::0-9               1256434     34.32%     34.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::10-19              269539      7.36%     41.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::20-29               24013      0.66%     42.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::30-39               62512      1.71%     44.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::40-49               35811      0.98%     45.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::50-59               95782      2.62%     47.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::60-69               41936      1.15%     48.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::70-79              105480      2.88%     51.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::80-89               38803      1.06%     52.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::90-99               98266      2.68%     55.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::100-109             37413      1.02%     56.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::110-119             94589      2.58%     59.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::120-129             36518      1.00%     60.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::130-139             90690      2.48%     62.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::140-149             35501      0.97%     63.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::150-159             85438      2.33%     65.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::160-169             32722      0.89%     66.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::170-179             78952      2.16%     68.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::180-189             31554      0.86%     69.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::190-199             76936      2.10%     71.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::200-209             31370      0.86%     72.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::210-219             75247      2.06%     74.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::220-229             30596      0.84%     75.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::230-239             71987      1.97%     77.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::240-249             27862      0.76%     78.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::250-259             65263      1.78%     80.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::260-269             25635      0.70%     80.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::270-279             59761      1.63%     82.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::280-289             26318      0.72%     83.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::290-299             59144      1.62%     84.74% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::overflows          558647     15.26%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::max_value            2019                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.lsq0.loadToUse::total             3660719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu1.mmu.dtb.rdAccesses               10036344                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses               10749822                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                     6279                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                3194418                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu1.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::mean  13772152750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::min_value  13772152750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::max_value  13772152750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::ON  35326876000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::CLK_GATED  13772152750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.rename.squashCycles                250293                       # Number of cycles rename is squashing (Cycle)
system.cpu1.rename.idleCycles                 1927964                       # Number of cycles rename is idle (Cycle)
system.cpu1.rename.blockCycles               21857333                       # Number of cycles rename is blocking (Cycle)
system.cpu1.rename.serializeStallCycles           631                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu1.rename.runCycles                  5821794                       # Number of cycles rename is running (Cycle)
system.cpu1.rename.unblockCycles            110271856                       # Number of cycles rename is unblocking (Cycle)
system.cpu1.rename.renamedInsts              46899638                       # Number of instructions processed by rename (Count)
system.cpu1.rename.ROBFullEvents               234515                       # Number of times rename has blocked due to ROB full (Count)
system.cpu1.rename.IQFullEvents               2459701                       # Number of times rename has blocked due to IQ full (Count)
system.cpu1.rename.LQFullEvents                  3338                       # Number of times rename has blocked due to LQ full (Count)
system.cpu1.rename.SQFullEvents             109874882                       # Number of times rename has blocked due to SQ full (Count)
system.cpu1.rename.renamedOperands           61713886                       # Number of destination operands rename has renamed (Count)
system.cpu1.rename.lookups                  146708730                       # Number of register rename lookups that rename has made (Count)
system.cpu1.rename.intLookups                38495477                       # Number of integer rename lookups (Count)
system.cpu1.rename.fpLookups                 18064839                       # Number of floating rename lookups (Count)
system.cpu1.rename.committedMaps             36688003                       # Number of HB maps that are committed (Count)
system.cpu1.rename.undoneMaps                25025730                       # Number of HB maps that are undone due to squashing (Count)
system.cpu1.rename.serializing                     21                       # count of serializing insts renamed (Count)
system.cpu1.rename.tempSerializing                 20                       # count of temporary serializing insts renamed (Count)
system.cpu1.rename.skidInsts                 10233941                       # count of insts added to the skid buffer (Count)
system.cpu1.rob.reads                       177334003                       # The number of ROB reads (Count)
system.cpu1.rob.writes                       90853849                       # The number of ROB writes (Count)
system.cpu1.thread_0.numInsts                12881920                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                  22883852                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                       140129414                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.instsAdded                       46768774                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu2.nonSpecInstsAdded                     297                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu2.instsIssued                      46956421                       # Number of instructions issued (Count)
system.cpu2.squashedInstsIssued                   164                       # Number of squashed instructions issued (Count)
system.cpu2.squashedInstsExamined            23886321                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu2.squashedOperandsExamined            24832                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu2.squashedNonSpecRemoved                164                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu2.numIssuedDist::samples          140121773                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::mean              0.335112                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::stdev             1.285517                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::0                127411709     90.93%     90.93% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::1                  3253807      2.32%     93.25% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::2                  2426565      1.73%     94.98% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::3                   999336      0.71%     95.70% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::4                  1220355      0.87%     96.57% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::5                  1423942      1.02%     97.58% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::6                  1040143      0.74%     98.33% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::7                  1157840      0.83%     99.15% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::8                  1188076      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu2.numIssuedDist::total            140121773                       # Number of insts issued each cycle (Count)
system.cpu2.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntAlu                  22512      0.63%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntMult                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IntDiv                      0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatAdd                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCmp                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatCvt                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMult                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMultAcc                0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatDiv                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMisc                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatSqrt                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAdd                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAddAcc                  0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAlu                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCmp                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdCvt                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMisc                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMult                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdMultAcc                 0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShift                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShiftAcc                0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdDiv                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSqrt                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAdd            62341      1.74%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatAlu                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCmp                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatCvt                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatDiv                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMisc               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMult               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatSqrt               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAdd               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceAlu               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdReduceCmp               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAes                     0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdAesMix                  0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha1Hash2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash              0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdSha256Hash2             0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdShaSigma3               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::SimdPredAlu                 0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemRead                375067     10.46%     12.83% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::MemWrite               874893     24.40%     37.22% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemRead          1938697     54.06%     91.29% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::FloatMemWrite          312518      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu2.statIssuedInstType_0::No_OpClass      2750178      5.86%      5.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntAlu     20478625     43.61%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntMult           26      0.00%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IntDiv          282      0.00%     49.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatAdd       625040      1.33%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCmp            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatCvt            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMult            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatDiv            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMisc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatSqrt            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAdd            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAlu            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCmp            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdCvt            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMisc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMult            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShift            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdDiv            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSqrt            0      0.00%     50.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAdd      1125005      2.40%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMult      1000001      2.13%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAes            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdAesMix            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemRead      1911297      4.07%     59.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::MemWrite      3125207      6.66%     66.05% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemRead      8316433     17.71%     83.76% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::FloatMemWrite      7624327     16.24%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu2.statIssuedInstType_0::total      46956421                       # Number of instructions issued per FU type, per thread (Count)
system.cpu2.issueRate                        0.335093                       # Inst issue rate ((Count/Cycle))
system.cpu2.fuBusy                            3586028                       # FU busy when requested (Count)
system.cpu2.fuBusyRate                       0.076369                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu2.intInstQueueReads               193905034                       # Number of integer instruction queue reads (Count)
system.cpu2.intInstQueueWrites               39905456                       # Number of integer instruction queue writes (Count)
system.cpu2.intInstQueueWakeupAccesses       23514451                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu2.fpInstQueueReads                 43715765                       # Number of floating instruction queue reads (Count)
system.cpu2.fpInstQueueWrites                30749940                       # Number of floating instruction queue writes (Count)
system.cpu2.fpInstQueueWakeupAccesses        20498506                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu2.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu2.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu2.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu2.intAluAccesses                   24767392                       # Number of integer alu accesses (Count)
system.cpu2.fpAluAccesses                    23024879                       # Number of floating point alu accesses (Count)
system.cpu2.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu2.numInsts                         46955606                       # Number of executed instructions (Count)
system.cpu2.numLoadInsts                     10227598                       # Number of load instructions executed (Count)
system.cpu2.numSquashedInsts                      807                       # Number of squashed instructions skipped in execute (Count)
system.cpu2.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu2.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu2.numRefs                          20977022                       # Number of memory reference insts executed (Count)
system.cpu2.numBranches                       2307894                       # Number of branches executed (Count)
system.cpu2.numStoreInsts                    10749424                       # Number of stores executed (Count)
system.cpu2.numRate                          0.335087                       # Inst execution rate ((Count/Cycle))
system.cpu2.timesIdled                             55                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu2.idleCycles                           7641                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu2.quiesceCycles                     1178088                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu2.committedInsts                   12881673                       # Number of Instructions Simulated (Count)
system.cpu2.committedOps                     22882678                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu2.cpi                             10.878200                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu2.totalCpi                        10.878200                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu2.ipc                              0.091927                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu2.totalIpc                         0.091927                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu2.intRegfileReads                  38609434                       # Number of integer regfile reads (Count)
system.cpu2.intRegfileWrites                 13864507                       # Number of integer regfile writes (Count)
system.cpu2.fpRegfileReads                   17999346                       # Number of floating regfile reads (Count)
system.cpu2.fpRegfileWrites                  12874300                       # Number of floating regfile writes (Count)
system.cpu2.ccRegfileReads                   11538485                       # number of cc regfile reads (Count)
system.cpu2.ccRegfileWrites                  12510078                       # number of cc regfile writes (Count)
system.cpu2.miscRegfileReads                 25593684                       # number of misc regfile reads (Count)
system.cpu2.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu2.MemDepUnit__0.insertedLoads      10036292                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.insertedStores     10750644                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__0.conflictingLoads       125602                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__0.conflictingStores       125747                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu2.branchPred.lookups                2684599                       # Number of BP lookups (Count)
system.cpu2.branchPred.condPredicted          2683527                       # Number of conditional branches predicted (Count)
system.cpu2.branchPred.condIncorrect              275                       # Number of conditional branches incorrect (Count)
system.cpu2.branchPred.BTBLookups             2148223                       # Number of BTB lookups (Count)
system.cpu2.branchPred.BTBHits                2148099                       # Number of BTB hits (Count)
system.cpu2.branchPred.BTBHitRatio           0.999942                       # BTB Hit Ratio (Ratio)
system.cpu2.branchPred.RASUsed                    307                       # Number of times the RAS was used to get a target. (Count)
system.cpu2.branchPred.RASIncorrect                 3                       # Number of incorrect RAS predictions. (Count)
system.cpu2.branchPred.indirectLookups            315                       # Number of indirect predictor lookups. (Count)
system.cpu2.branchPred.indirectHits                42                       # Number of indirect target hits. (Count)
system.cpu2.branchPred.indirectMisses             273                       # Number of indirect misses. (Count)
system.cpu2.branchPred.indirectMispredicted           37                       # Number of mispredicted indirect branches. (Count)
system.cpu2.commit.commitSquashedInsts       21134064                       # The number of squashed insts skipped by commit (Count)
system.cpu2.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu2.commit.branchMispredicts              237                       # The number of times a branch was mispredicted (Count)
system.cpu2.commit.numCommittedDist::samples    137307822                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::mean     0.166652                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::stdev     0.930327                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::0      131060632     95.45%     95.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::1        1990039      1.45%     96.90% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::2         614683      0.45%     97.35% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::3         550527      0.40%     97.75% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::4        1030174      0.75%     98.50% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::5         639140      0.47%     98.96% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::6          13635      0.01%     98.97% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::7         658450      0.48%     99.45% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::8         750542      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu2.commit.numCommittedDist::total    137307822                       # Number of insts commited each cycle (Count)
system.cpu2.commit.instsCommitted            12881673                       # Number of instructions committed (Count)
system.cpu2.commit.opsCommitted              22882678                       # Number of ops (including micro ops) committed (Count)
system.cpu2.commit.memRefs                    6535661                       # Number of memory references committed (Count)
system.cpu2.commit.loads                      3785303                       # Number of loads committed (Count)
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu2.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu2.commit.branches                   1682156                       # Number of branches committed (Count)
system.cpu2.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu2.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu2.commit.integer                   17597975                       # Number of committed integer instructions. (Count)
system.cpu2.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu2.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntAlu     13596611     59.42%     59.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntMult           26      0.00%     59.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IntDiv          270      0.00%     59.42% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatAdd       625010      2.73%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCmp            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatCvt            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMult            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatDiv            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMisc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatSqrt            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAdd            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAlu            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCmp            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdCvt            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMisc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMult            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShift            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdDiv            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSqrt            0      0.00%     62.15% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAdd      1125000      4.92%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatCvt            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatDiv            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     67.07% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMult      1000000      4.37%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAes            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdAesMix            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.44% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemRead       660277      2.89%     74.32% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::MemWrite       375342      1.64%     75.96% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemRead      3125026     13.66%     89.62% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::FloatMemWrite      2375016     10.38%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu2.commit.committedInstType_0::total     22882678                       # Class of committed instruction (Count)
system.cpu2.commit.commitEligibleSamples       750542                       # number cycles where commit BW limit reached (Cycle)
system.cpu2.dcache.demandHits::cpu2.data      8420544                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.demandHits::total          8420544                       # number of demand (read+write) hits (Count)
system.cpu2.dcache.overallHits::cpu2.data      9723295                       # number of overall hits (Count)
system.cpu2.dcache.overallHits::total         9723295                       # number of overall hits (Count)
system.cpu2.dcache.demandMisses::cpu2.data      2740510                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.demandMisses::total        2740510                       # number of demand (read+write) misses (Count)
system.cpu2.dcache.overallMisses::cpu2.data      2812609                       # number of overall misses (Count)
system.cpu2.dcache.overallMisses::total       2812609                       # number of overall misses (Count)
system.cpu2.dcache.demandMissLatency::cpu2.data 156871986686                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.demandMissLatency::total 156871986686                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::cpu2.data 156871986686                       # number of overall miss ticks (Tick)
system.cpu2.dcache.overallMissLatency::total 156871986686                       # number of overall miss ticks (Tick)
system.cpu2.dcache.demandAccesses::cpu2.data     11161054                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.demandAccesses::total     11161054                       # number of demand (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::cpu2.data     12535904                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.overallAccesses::total     12535904                       # number of overall (read+write) accesses (Count)
system.cpu2.dcache.demandMissRate::cpu2.data     0.245542                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.demandMissRate::total     0.245542                       # miss rate for demand accesses (Ratio)
system.cpu2.dcache.overallMissRate::cpu2.data     0.224364                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.overallMissRate::total     0.224364                       # miss rate for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMissLatency::cpu2.data 57241.895372                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.demandAvgMissLatency::total 57241.895372                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::cpu2.data 55774.544804                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMissLatency::total 55774.544804                       # average overall miss latency ((Tick/Count))
system.cpu2.dcache.blockedCycles::no_mshrs     26231699                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCycles::no_targets          350                       # number of cycles access was blocked (Cycle)
system.cpu2.dcache.blockedCauses::no_mshrs       237331                       # number of times access was blocked (Count)
system.cpu2.dcache.blockedCauses::no_targets            4                       # number of times access was blocked (Count)
system.cpu2.dcache.avgBlocked::no_mshrs    110.527908                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.avgBlocked::no_targets    87.500000                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dcache.writebacks::writebacks       312428                       # number of writebacks (Count)
system.cpu2.dcache.writebacks::total           312428                       # number of writebacks (Count)
system.cpu2.dcache.demandMshrHits::cpu2.data      2115097                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.demandMshrHits::total      2115097                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::cpu2.data      2115097                       # number of overall MSHR hits (Count)
system.cpu2.dcache.overallMshrHits::total      2115097                       # number of overall MSHR hits (Count)
system.cpu2.dcache.demandMshrMisses::cpu2.data       625413                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.demandMshrMisses::total       625413                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::cpu2.data       687909                       # number of overall MSHR misses (Count)
system.cpu2.dcache.overallMshrMisses::total       687909                       # number of overall MSHR misses (Count)
system.cpu2.dcache.demandMshrMissLatency::cpu2.data  74442227686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissLatency::total  74442227686                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::cpu2.data  79928763936                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.overallMshrMissLatency::total  79928763936                       # number of overall MSHR miss ticks (Tick)
system.cpu2.dcache.demandMshrMissRate::cpu2.data     0.056035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.demandMshrMissRate::total     0.056035                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::cpu2.data     0.054875                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.overallMshrMissRate::total     0.054875                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.dcache.demandAvgMshrMissLatency::cpu2.data 119028.909994                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.demandAvgMshrMissLatency::total 119028.909994                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::cpu2.data 116190.897249                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.overallAvgMshrMissLatency::total 116190.897249                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.dcache.replacements                686754                       # number of replacements (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::cpu2.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::cpu2.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu2.dcache.LockedRMWReadReq.missLatency::cpu2.data      1925000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.missLatency::total      1925000                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.accesses::cpu2.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWReadReq.missRate::cpu2.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::cpu2.data 45833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMissLatency::total 45833.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::cpu2.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::cpu2.data      3919250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissLatency::total      3919250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::cpu2.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu2.data 93315.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWReadReq.avgMshrMissLatency::total 93315.476190                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.LockedRMWWriteReq.hits::cpu2.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::cpu2.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.hits::cpu2.data      6217155                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.hits::total        6217155                       # number of ReadReq hits (Count)
system.cpu2.dcache.ReadReq.misses::cpu2.data      2443568                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.misses::total      2443568                       # number of ReadReq misses (Count)
system.cpu2.dcache.ReadReq.missLatency::cpu2.data 127225852250                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.missLatency::total 127225852250                       # number of ReadReq miss ticks (Tick)
system.cpu2.dcache.ReadReq.accesses::cpu2.data      8660723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.accesses::total      8660723                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.dcache.ReadReq.missRate::cpu2.data     0.282144                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.missRate::total     0.282144                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMissLatency::cpu2.data 52065.607444                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMissLatency::total 52065.607444                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.mshrHits::cpu2.data      2115097                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrHits::total      2115097                       # number of ReadReq MSHR hits (Count)
system.cpu2.dcache.ReadReq.mshrMisses::cpu2.data       328471                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMisses::total       328471                       # number of ReadReq MSHR misses (Count)
system.cpu2.dcache.ReadReq.mshrMissLatency::cpu2.data  44944564250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissLatency::total  44944564250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.dcache.ReadReq.mshrMissRate::cpu2.data     0.037927                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.mshrMissRate::total     0.037927                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.dcache.ReadReq.avgMshrMissLatency::cpu2.data 136829.626512                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.ReadReq.avgMshrMissLatency::total 136829.626512                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.hits::cpu2.data      1302751                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.hits::total      1302751                       # number of SoftPFReq hits (Count)
system.cpu2.dcache.SoftPFReq.misses::cpu2.data        72099                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.misses::total        72099                       # number of SoftPFReq misses (Count)
system.cpu2.dcache.SoftPFReq.accesses::cpu2.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu2.dcache.SoftPFReq.missRate::cpu2.data     0.052441                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.missRate::total     0.052441                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMisses::cpu2.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::cpu2.data   5486536250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissLatency::total   5486536250                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu2.dcache.SoftPFReq.mshrMissRate::cpu2.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::cpu2.data 87790.198573                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.SoftPFReq.avgMshrMissLatency::total 87790.198573                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.hits::cpu2.data      2203389                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.hits::total       2203389                       # number of WriteReq hits (Count)
system.cpu2.dcache.WriteReq.misses::cpu2.data       296942                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.misses::total       296942                       # number of WriteReq misses (Count)
system.cpu2.dcache.WriteReq.missLatency::cpu2.data  29646134436                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.missLatency::total  29646134436                       # number of WriteReq miss ticks (Tick)
system.cpu2.dcache.WriteReq.accesses::cpu2.data      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.accesses::total      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu2.dcache.WriteReq.missRate::cpu2.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMissLatency::cpu2.data 99838.131473                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMissLatency::total 99838.131473                       # average WriteReq miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.mshrMisses::cpu2.data       296942                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMisses::total       296942                       # number of WriteReq MSHR misses (Count)
system.cpu2.dcache.WriteReq.mshrMissLatency::cpu2.data  29497663436                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissLatency::total  29497663436                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu2.dcache.WriteReq.mshrMissRate::cpu2.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu2.dcache.WriteReq.avgMshrMissLatency::cpu2.data 99338.131473                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.WriteReq.avgMshrMissLatency::total 99338.131473                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu2.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dcache.tags.tagsInUse         1016.007231                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dcache.tags.totalRefs            10411293                       # Total number of references to valid blocks. (Count)
system.cpu2.dcache.tags.sampledRefs            687924                       # Sample count of references to valid blocks. (Count)
system.cpu2.dcache.tags.avgRefs             15.134365                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dcache.tags.warmupTick          294532750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dcache.tags.occupancies::cpu2.data  1016.007231                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.dcache.tags.avgOccs::cpu2.data     0.992195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.avgOccs::total       0.992195                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu2.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu2.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.dcache.tags.tagAccesses          25759904                       # Number of tag accesses (Count)
system.cpu2.dcache.tags.dataAccesses         25759904                       # Number of data accesses (Count)
system.cpu2.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.decode.idleCycles                 1251450                       # Number of cycles decode is idle (Cycle)
system.cpu2.decode.blockedCycles            131924644                       # Number of cycles decode is blocked (Cycle)
system.cpu2.decode.runCycles                  5380053                       # Number of cycles decode is running (Cycle)
system.cpu2.decode.unblockCycles              1315377                       # Number of cycles decode is unblocking (Cycle)
system.cpu2.decode.squashCycles                250249                       # Number of cycles decode is squashing (Cycle)
system.cpu2.decode.branchResolved             1897990                       # Number of times decode resolved a branch (Count)
system.cpu2.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu2.decode.decodedInsts              49397305                       # Number of instructions handled by decode (Count)
system.cpu2.decode.squashedInsts                  213                       # Number of squashed instructions handled by decode (Count)
system.cpu2.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.fetch.icacheStallCycles           3259481                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu2.fetch.insts                      27515386                       # Number of instructions fetch has processed (Count)
system.cpu2.fetch.branches                    2684599                       # Number of branches that fetch encountered (Count)
system.cpu2.fetch.predictedBranches           2148448                       # Number of branches that fetch has predicted taken (Count)
system.cpu2.fetch.cycles                    136611934                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu2.fetch.squashCycles                 500578                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu2.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu2.fetch.pendingTrapStallCycles           66                       # Number of stall cycles due to pending traps (Cycle)
system.cpu2.fetch.cacheLines                  3194559                       # Number of cache lines fetched (Count)
system.cpu2.fetch.icacheSquashes                   99                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu2.fetch.nisnDist::samples         140121773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::mean             0.423018                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::stdev            1.678078                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::0               130885075     93.41%     93.41% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::1                  129701      0.09%     93.50% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::2                  632023      0.45%     93.95% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::3                  402483      0.29%     94.24% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::4                  933766      0.67%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::5                  255527      0.18%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::6                 1298953      0.93%     96.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::7                  807559      0.58%     96.59% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::8                 4776686      3.41%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.nisnDist::total           140121773                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu2.fetch.branchRate                 0.019158                       # Number of branch fetches per cycle (Ratio)
system.cpu2.fetch.rate                       0.196357                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu2.icache.demandHits::cpu2.inst      3194459                       # number of demand (read+write) hits (Count)
system.cpu2.icache.demandHits::total          3194459                       # number of demand (read+write) hits (Count)
system.cpu2.icache.overallHits::cpu2.inst      3194459                       # number of overall hits (Count)
system.cpu2.icache.overallHits::total         3194459                       # number of overall hits (Count)
system.cpu2.icache.demandMisses::cpu2.inst          100                       # number of demand (read+write) misses (Count)
system.cpu2.icache.demandMisses::total            100                       # number of demand (read+write) misses (Count)
system.cpu2.icache.overallMisses::cpu2.inst          100                       # number of overall misses (Count)
system.cpu2.icache.overallMisses::total           100                       # number of overall misses (Count)
system.cpu2.icache.demandMissLatency::cpu2.inst      4666750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.demandMissLatency::total      4666750                       # number of demand (read+write) miss ticks (Tick)
system.cpu2.icache.overallMissLatency::cpu2.inst      4666750                       # number of overall miss ticks (Tick)
system.cpu2.icache.overallMissLatency::total      4666750                       # number of overall miss ticks (Tick)
system.cpu2.icache.demandAccesses::cpu2.inst      3194559                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.demandAccesses::total      3194559                       # number of demand (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::cpu2.inst      3194559                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.overallAccesses::total      3194559                       # number of overall (read+write) accesses (Count)
system.cpu2.icache.demandMissRate::cpu2.inst     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.demandMissRate::total     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu2.icache.overallMissRate::cpu2.inst     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.overallMissRate::total     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu2.icache.demandAvgMissLatency::cpu2.inst 46667.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.demandAvgMissLatency::total 46667.500000                       # average overall miss latency in ticks ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::cpu2.inst 46667.500000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMissLatency::total 46667.500000                       # average overall miss latency ((Tick/Count))
system.cpu2.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu2.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu2.icache.demandMshrHits::cpu2.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu2.icache.overallMshrHits::cpu2.inst           22                       # number of overall MSHR hits (Count)
system.cpu2.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu2.icache.demandMshrMisses::cpu2.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::cpu2.inst           78                       # number of overall MSHR misses (Count)
system.cpu2.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu2.icache.demandMshrMissLatency::cpu2.inst      3485250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissLatency::total      3485250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::cpu2.inst      3485250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.overallMshrMissLatency::total      3485250                       # number of overall MSHR miss ticks (Tick)
system.cpu2.icache.demandMshrMissRate::cpu2.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::cpu2.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu2.icache.demandAvgMshrMissLatency::cpu2.inst 44682.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.demandAvgMshrMissLatency::total 44682.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::cpu2.inst 44682.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.overallAvgMshrMissLatency::total 44682.692308                       # average overall mshr miss latency ((Tick/Count))
system.cpu2.icache.replacements                     2                       # number of replacements (Count)
system.cpu2.icache.ReadReq.hits::cpu2.inst      3194459                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.hits::total        3194459                       # number of ReadReq hits (Count)
system.cpu2.icache.ReadReq.misses::cpu2.inst          100                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.misses::total          100                       # number of ReadReq misses (Count)
system.cpu2.icache.ReadReq.missLatency::cpu2.inst      4666750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.missLatency::total      4666750                       # number of ReadReq miss ticks (Tick)
system.cpu2.icache.ReadReq.accesses::cpu2.inst      3194559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.accesses::total      3194559                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu2.icache.ReadReq.missRate::cpu2.inst     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.missRate::total     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMissLatency::cpu2.inst 46667.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMissLatency::total 46667.500000                       # average ReadReq miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.mshrHits::cpu2.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu2.icache.ReadReq.mshrMisses::cpu2.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu2.icache.ReadReq.mshrMissLatency::cpu2.inst      3485250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissLatency::total      3485250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu2.icache.ReadReq.mshrMissRate::cpu2.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu2.icache.ReadReq.avgMshrMissLatency::cpu2.inst 44682.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.ReadReq.avgMshrMissLatency::total 44682.692308                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu2.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.icache.tags.tagsInUse           67.505013                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.icache.tags.totalRefs             3194537                       # Total number of references to valid blocks. (Count)
system.cpu2.icache.tags.sampledRefs                78                       # Sample count of references to valid blocks. (Count)
system.cpu2.icache.tags.avgRefs          40955.602564                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.icache.tags.warmupTick          294528750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.icache.tags.occupancies::cpu2.inst    67.505013                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu2.icache.tags.avgOccs::cpu2.inst     0.131846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.avgOccs::total       0.131846                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu2.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu2.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu2.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu2.icache.tags.tagAccesses           6389196                       # Number of tag accesses (Count)
system.cpu2.icache.tags.dataAccesses          6389196                       # Number of data accesses (Count)
system.cpu2.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu2.iew.squashCycles                   250249                       # Number of cycles IEW is squashing (Cycle)
system.cpu2.iew.blockCycles                   2643637                       # Number of cycles IEW is blocking (Cycle)
system.cpu2.iew.unblockCycles                14352580                       # Number of cycles IEW is unblocking (Cycle)
system.cpu2.iew.dispatchedInsts              46769071                       # Number of instructions dispatched to IQ (Count)
system.cpu2.iew.dispSquashedInsts                   4                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu2.iew.dispLoadInsts                10036292                       # Number of dispatched load instructions (Count)
system.cpu2.iew.dispStoreInsts               10750644                       # Number of dispatched store instructions (Count)
system.cpu2.iew.dispNonSpecInsts                   84                       # Number of dispatched non-speculative instructions (Count)
system.cpu2.iew.iqFullEvents                     1151                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu2.iew.lsqFullEvents                14397382                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu2.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu2.iew.predictedTakenIncorrect           146                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu2.iew.predictedNotTakenIncorrect          208                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu2.iew.branchMispredicts                 354                       # Number of branch mispredicts detected at execute (Count)
system.cpu2.iew.instsToCommit                46762963                       # Cumulative count of insts sent to commit (Count)
system.cpu2.iew.writebackCount               44012957                       # Cumulative count of insts written-back (Count)
system.cpu2.iew.producerInst                 24055299                       # Number of instructions producing a value (Count)
system.cpu2.iew.consumerInst                 30401025                       # Number of instructions consuming a value (Count)
system.cpu2.iew.wbRate                       0.314088                       # Insts written-back per cycle ((Count/Cycle))
system.cpu2.iew.wbFanout                     0.791266                       # Average fanout of values written-back ((Count/Count))
system.cpu2.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu2.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu2.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu2.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu2.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu2.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu2.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu2.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu2.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu2.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu2.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.lsq0.forwLoads                         74                       # Number of loads that had data forwarded from stores (Count)
system.cpu2.lsq0.squashedLoads                6250979                       # Number of loads squashed (Count)
system.cpu2.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu2.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu2.lsq0.squashedStores               8000286                       # Number of stores squashed (Count)
system.cpu2.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu2.lsq0.blockedByCache                155317                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu2.lsq0.loadToUse::samples           3660311                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::mean           146.537414                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::stdev          201.993486                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::0-9               1264865     34.56%     34.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::10-19              266375      7.28%     41.83% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::20-29               23729      0.65%     42.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::30-39               63348      1.73%     44.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::40-49               35237      0.96%     45.18% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::50-59               97417      2.66%     47.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::60-69               43732      1.19%     49.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::70-79              112374      3.07%     52.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::80-89               39200      1.07%     53.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::90-99              102452      2.80%     55.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::100-109             37442      1.02%     56.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::110-119             96637      2.64%     59.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::120-129             35853      0.98%     60.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::130-139             90966      2.49%     63.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::140-149             35375      0.97%     64.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::150-159             85891      2.35%     66.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::160-169             32996      0.90%     67.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::170-179             80314      2.19%     69.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::180-189             30741      0.84%     70.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::190-199             74857      2.05%     72.39% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::200-209             30452      0.83%     73.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::210-219             72623      1.98%     75.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::220-229             28185      0.77%     75.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::230-239             65926      1.80%     77.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::240-249             26781      0.73%     78.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::250-259             63111      1.72%     80.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::260-269             26004      0.71%     80.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::270-279             61815      1.69%     82.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::280-289             26200      0.72%     83.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::290-299             59655      1.63%     84.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::overflows          549758     15.02%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::max_value            1967                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.lsq0.loadToUse::total             3660311                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu2.mmu.dtb.rdAccesses               10035745                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses               10749424                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                     6256                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                3194573                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                       29                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu2.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::mean  13772153250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::min_value  13772153250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::max_value  13772153250                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::ON  35326875500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::CLK_GATED  13772153250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.rename.squashCycles                250249                       # Number of cycles rename is squashing (Cycle)
system.cpu2.rename.idleCycles                 1932531                       # Number of cycles rename is idle (Cycle)
system.cpu2.rename.blockCycles               22425265                       # Number of cycles rename is blocking (Cycle)
system.cpu2.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu2.rename.runCycles                  5818172                       # Number of cycles rename is running (Cycle)
system.cpu2.rename.unblockCycles            109695235                       # Number of cycles rename is unblocking (Cycle)
system.cpu2.rename.renamedInsts              46896426                       # Number of instructions processed by rename (Count)
system.cpu2.rename.ROBFullEvents               234436                       # Number of times rename has blocked due to ROB full (Count)
system.cpu2.rename.IQFullEvents               2154363                       # Number of times rename has blocked due to IQ full (Count)
system.cpu2.rename.LQFullEvents                  1413                       # Number of times rename has blocked due to LQ full (Count)
system.cpu2.rename.SQFullEvents             109289807                       # Number of times rename has blocked due to SQ full (Count)
system.cpu2.rename.renamedOperands           61708907                       # Number of destination operands rename has renamed (Count)
system.cpu2.rename.lookups                  146697679                       # Number of register rename lookups that rename has made (Count)
system.cpu2.rename.intLookups                38490723                       # Number of integer rename lookups (Count)
system.cpu2.rename.fpLookups                 18063064                       # Number of floating rename lookups (Count)
system.cpu2.rename.committedMaps             36686936                       # Number of HB maps that are committed (Count)
system.cpu2.rename.undoneMaps                25021833                       # Number of HB maps that are undone due to squashing (Count)
system.cpu2.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu2.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu2.rename.skidInsts                 10350395                       # count of insts added to the skid buffer (Count)
system.cpu2.rob.reads                       177323918                       # The number of ROB reads (Count)
system.cpu2.rob.writes                       90847556                       # The number of ROB writes (Count)
system.cpu2.thread_0.numInsts                12881673                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                  22882678                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                       140121496                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.instsAdded                       46678616                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu3.nonSpecInstsAdded                     306                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu3.instsIssued                      46858834                       # Number of instructions issued (Count)
system.cpu3.squashedInstsIssued                   165                       # Number of squashed instructions issued (Count)
system.cpu3.squashedInstsExamined            23887310                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu3.squashedOperandsExamined            27887                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu3.squashedNonSpecRemoved                173                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu3.numIssuedDist::samples          140114320                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::mean              0.334433                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::stdev             1.284405                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::0                127428551     90.95%     90.95% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::1                  3259785      2.33%     93.27% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::2                  2409388      1.72%     94.99% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::3                   990418      0.71%     95.70% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::4                  1229749      0.88%     96.58% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::5                  1416261      1.01%     97.59% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::6                  1041034      0.74%     98.33% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::7                  1150558      0.82%     99.15% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::8                  1188576      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu3.numIssuedDist::total            140114320                       # Number of insts issued each cycle (Count)
system.cpu3.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntAlu                  22890      0.64%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntMult                     0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IntDiv                      0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatAdd                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCmp                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatCvt                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMult                   0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMultAcc                0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatDiv                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMisc                   0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatSqrt                   0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAdd                     0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAddAcc                  0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAlu                     0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCmp                     0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdCvt                     0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMisc                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMult                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdMultAcc                 0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShift                   0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShiftAcc                0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdDiv                     0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSqrt                    0      0.00%      0.64% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAdd            62272      1.74%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatAlu                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCmp                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatCvt                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatDiv                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMisc               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMult               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatSqrt               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAdd               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceAlu               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdReduceCmp               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAes                     0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdAesMix                  0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha1Hash2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash              0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdSha256Hash2             0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdShaSigma3               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::SimdPredAlu                 0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemRead                375016     10.46%     12.83% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::MemWrite               874885     24.39%     37.22% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemRead          1939373     54.07%     91.29% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::FloatMemWrite          312514      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu3.statIssuedInstType_0::No_OpClass      2750183      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntAlu     20395556     43.53%     49.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntMult           26      0.00%     49.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IntDiv          279      0.00%     49.40% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatAdd       625032      1.33%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCmp            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatCvt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMult            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatDiv            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMisc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatSqrt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAdd            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAlu            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCmp            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdCvt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMisc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMult            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShift            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdDiv            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSqrt            0      0.00%     50.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAdd      1125004      2.40%     53.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.13% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAes            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdAesMix            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemRead      1903647      4.06%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::MemWrite      3125225      6.67%     66.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemRead      8309536     17.73%     83.73% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::FloatMemWrite      7624346     16.27%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu3.statIssuedInstType_0::total      46858834                       # Number of instructions issued per FU type, per thread (Count)
system.cpu3.issueRate                        0.334416                       # Inst issue rate ((Count/Cycle))
system.cpu3.fuBusy                            3586950                       # FU busy when requested (Count)
system.cpu3.fuBusyRate                       0.076548                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu3.intInstQueueReads               193716152                       # Number of integer instruction queue reads (Count)
system.cpu3.intInstQueueWrites               39816434                       # Number of integer instruction queue writes (Count)
system.cpu3.intInstQueueWakeupAccesses       23423876                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu3.fpInstQueueReads                 43702951                       # Number of floating instruction queue reads (Count)
system.cpu3.fpInstQueueWrites                30749802                       # Number of floating instruction queue writes (Count)
system.cpu3.fpInstQueueWakeupAccesses        20498539                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu3.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu3.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu3.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu3.intAluAccesses                   24676628                       # Number of integer alu accesses (Count)
system.cpu3.fpAluAccesses                    23018973                       # Number of floating point alu accesses (Count)
system.cpu3.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu3.numInsts                         46858081                       # Number of executed instructions (Count)
system.cpu3.numLoadInsts                     10213052                       # Number of load instructions executed (Count)
system.cpu3.numSquashedInsts                      753                       # Number of squashed instructions skipped in execute (Count)
system.cpu3.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu3.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu3.numRefs                          20962516                       # Number of memory reference insts executed (Count)
system.cpu3.numBranches                       2292700                       # Number of branches executed (Count)
system.cpu3.numStoreInsts                    10749464                       # Number of stores executed (Count)
system.cpu3.numRate                          0.334410                       # Inst execution rate ((Count/Cycle))
system.cpu3.timesIdled                             55                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu3.idleCycles                           7176                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu3.quiesceCycles                     1185976                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu3.committedInsts                   12828563                       # Number of Instructions Simulated (Count)
system.cpu3.committedOps                     22791606                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu3.cpi                             10.922618                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu3.totalCpi                        10.922618                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu3.ipc                              0.091553                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu3.totalIpc                         0.091553                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu3.intRegfileReads                  38519015                       # Number of integer regfile reads (Count)
system.cpu3.intRegfileWrites                 13811844                       # Number of integer regfile writes (Count)
system.cpu3.fpRegfileReads                   17999358                       # Number of floating regfile reads (Count)
system.cpu3.fpRegfileWrites                  12874310                       # Number of floating regfile writes (Count)
system.cpu3.ccRegfileReads                   11462413                       # number of cc regfile reads (Count)
system.cpu3.ccRegfileWrites                  12464416                       # number of cc regfile writes (Count)
system.cpu3.miscRegfileReads                 25548975                       # number of misc regfile reads (Count)
system.cpu3.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu3.MemDepUnit__0.insertedLoads      10028787                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.insertedStores     10750677                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__0.conflictingLoads       125653                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__0.conflictingStores       125768                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu3.branchPred.lookups                2669596                       # Number of BP lookups (Count)
system.cpu3.branchPred.condPredicted          2668521                       # Number of conditional branches predicted (Count)
system.cpu3.branchPred.condIncorrect              273                       # Number of conditional branches incorrect (Count)
system.cpu3.branchPred.BTBLookups             2140715                       # Number of BTB lookups (Count)
system.cpu3.branchPred.BTBHits                2140585                       # Number of BTB hits (Count)
system.cpu3.branchPred.BTBHitRatio           0.999939                       # BTB Hit Ratio (Ratio)
system.cpu3.branchPred.RASUsed                    304                       # Number of times the RAS was used to get a target. (Count)
system.cpu3.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu3.branchPred.indirectLookups            306                       # Number of indirect predictor lookups. (Count)
system.cpu3.branchPred.indirectHits                41                       # Number of indirect target hits. (Count)
system.cpu3.branchPred.indirectMisses             265                       # Number of indirect misses. (Count)
system.cpu3.branchPred.indirectMispredicted           38                       # Number of mispredicted indirect branches. (Count)
system.cpu3.commit.commitSquashedInsts       21134993                       # The number of squashed insts skipped by commit (Count)
system.cpu3.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu3.commit.branchMispredicts              235                       # The number of times a branch was mispredicted (Count)
system.cpu3.commit.numCommittedDist::samples    137300245                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::mean     0.165998                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::stdev     0.928394                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::0      131069964     95.46%     95.46% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::1        1989690      1.45%     96.91% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::2         616762      0.45%     97.36% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::3         546651      0.40%     97.76% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::4        1024435      0.75%     98.50% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::5         636879      0.46%     98.97% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::6          14453      0.01%     98.98% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::7         651702      0.47%     99.45% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::8         749709      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu3.commit.numCommittedDist::total    137300245                       # Number of insts commited each cycle (Count)
system.cpu3.commit.instsCommitted            12828563                       # Number of instructions committed (Count)
system.cpu3.commit.opsCommitted              22791606                       # Number of ops (including micro ops) committed (Count)
system.cpu3.commit.memRefs                    6528095                       # Number of memory references committed (Count)
system.cpu3.commit.loads                      3777721                       # Number of loads committed (Count)
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu3.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu3.commit.branches                   1666968                       # Number of branches committed (Count)
system.cpu3.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu3.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu3.commit.integer                   17514493                       # Number of committed integer instructions. (Count)
system.cpu3.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu3.commit.committedInstType_0::No_OpClass           96      0.00%      0.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntAlu     13513109     59.29%     59.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntMult           26      0.00%     59.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IntDiv          270      0.00%     59.29% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatAdd       625010      2.74%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCmp            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatCvt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMult            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatDiv            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMisc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatSqrt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAdd            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAlu            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCmp            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdCvt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMisc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMult            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShift            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdDiv            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSqrt            0      0.00%     62.03% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAdd      1125000      4.94%     66.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.97% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMult      1000000      4.39%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAes            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdAesMix            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.36% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemRead       652695      2.86%     74.22% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::MemWrite       375358      1.65%     75.87% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemRead      3125026     13.71%     89.58% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::FloatMemWrite      2375016     10.42%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu3.commit.committedInstType_0::total     22791606                       # Class of committed instruction (Count)
system.cpu3.commit.commitEligibleSamples       749709                       # number cycles where commit BW limit reached (Cycle)
system.cpu3.dcache.demandHits::cpu3.data      8424472                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.demandHits::total          8424472                       # number of demand (read+write) hits (Count)
system.cpu3.dcache.overallHits::cpu3.data      9729258                       # number of overall hits (Count)
system.cpu3.dcache.overallHits::total         9729258                       # number of overall hits (Count)
system.cpu3.dcache.demandMisses::cpu3.data      2728980                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.demandMisses::total        2728980                       # number of demand (read+write) misses (Count)
system.cpu3.dcache.overallMisses::cpu3.data      2799044                       # number of overall misses (Count)
system.cpu3.dcache.overallMisses::total       2799044                       # number of overall misses (Count)
system.cpu3.dcache.demandMissLatency::cpu3.data 157968534208                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.demandMissLatency::total 157968534208                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::cpu3.data 157968534208                       # number of overall miss ticks (Tick)
system.cpu3.dcache.overallMissLatency::total 157968534208                       # number of overall miss ticks (Tick)
system.cpu3.dcache.demandAccesses::cpu3.data     11153452                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.demandAccesses::total     11153452                       # number of demand (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::cpu3.data     12528302                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.overallAccesses::total     12528302                       # number of overall (read+write) accesses (Count)
system.cpu3.dcache.demandMissRate::cpu3.data     0.244676                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.demandMissRate::total     0.244676                       # miss rate for demand accesses (Ratio)
system.cpu3.dcache.overallMissRate::cpu3.data     0.223418                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.overallMissRate::total     0.223418                       # miss rate for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMissLatency::cpu3.data 57885.559516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.demandAvgMissLatency::total 57885.559516                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::cpu3.data 56436.602714                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMissLatency::total 56436.602714                       # average overall miss latency ((Tick/Count))
system.cpu3.dcache.blockedCycles::no_mshrs     26619153                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu3.dcache.blockedCauses::no_mshrs       238785                       # number of times access was blocked (Count)
system.cpu3.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu3.dcache.avgBlocked::no_mshrs    111.477492                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dcache.writebacks::writebacks       312432                       # number of writebacks (Count)
system.cpu3.dcache.writebacks::total           312432                       # number of writebacks (Count)
system.cpu3.dcache.demandMshrHits::cpu3.data      2103552                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.demandMshrHits::total      2103552                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::cpu3.data      2103552                       # number of overall MSHR hits (Count)
system.cpu3.dcache.overallMshrHits::total      2103552                       # number of overall MSHR hits (Count)
system.cpu3.dcache.demandMshrMisses::cpu3.data       625428                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.demandMshrMisses::total       625428                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::cpu3.data       687925                       # number of overall MSHR misses (Count)
system.cpu3.dcache.overallMshrMisses::total       687925                       # number of overall MSHR misses (Count)
system.cpu3.dcache.demandMshrMissLatency::cpu3.data  74493009458                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissLatency::total  74493009458                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::cpu3.data  79947388208                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.overallMshrMissLatency::total  79947388208                       # number of overall MSHR miss ticks (Tick)
system.cpu3.dcache.demandMshrMissRate::cpu3.data     0.056075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.demandMshrMissRate::total     0.056075                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::cpu3.data     0.054910                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.overallMshrMissRate::total     0.054910                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.dcache.demandAvgMshrMissLatency::cpu3.data 119107.250488                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.demandAvgMshrMissLatency::total 119107.250488                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::cpu3.data 116215.267955                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.overallAvgMshrMissLatency::total 116215.267955                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.dcache.replacements                686765                       # number of replacements (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::cpu3.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::cpu3.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu3.dcache.LockedRMWReadReq.missLatency::cpu3.data      2127250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.missLatency::total      2127250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.accesses::cpu3.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWReadReq.missRate::cpu3.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::cpu3.data 50648.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMissLatency::total 50648.809524                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::cpu3.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::cpu3.data      4338750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissLatency::total      4338750                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::cpu3.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu3.data 103303.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWReadReq.avgMshrMissLatency::total 103303.571429                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.LockedRMWWriteReq.hits::cpu3.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::cpu3.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.hits::cpu3.data      6221078                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.hits::total        6221078                       # number of ReadReq hits (Count)
system.cpu3.dcache.ReadReq.misses::cpu3.data      2432027                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.misses::total      2432027                       # number of ReadReq misses (Count)
system.cpu3.dcache.ReadReq.missLatency::cpu3.data 128260021750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.missLatency::total 128260021750                       # number of ReadReq miss ticks (Tick)
system.cpu3.dcache.ReadReq.accesses::cpu3.data      8653105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.accesses::total      8653105                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.dcache.ReadReq.missRate::cpu3.data     0.281058                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.missRate::total     0.281058                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMissLatency::cpu3.data 52737.910290                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMissLatency::total 52737.910290                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.mshrHits::cpu3.data      2103552                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrHits::total      2103552                       # number of ReadReq MSHR hits (Count)
system.cpu3.dcache.ReadReq.mshrMisses::cpu3.data       328475                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMisses::total       328475                       # number of ReadReq MSHR misses (Count)
system.cpu3.dcache.ReadReq.mshrMissLatency::cpu3.data  44932973500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissLatency::total  44932973500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.dcache.ReadReq.mshrMissRate::cpu3.data     0.037960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.mshrMissRate::total     0.037960                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.dcache.ReadReq.avgMshrMissLatency::cpu3.data 136792.673719                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.ReadReq.avgMshrMissLatency::total 136792.673719                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.hits::cpu3.data      1304786                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.hits::total      1304786                       # number of SoftPFReq hits (Count)
system.cpu3.dcache.SoftPFReq.misses::cpu3.data        70064                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.misses::total        70064                       # number of SoftPFReq misses (Count)
system.cpu3.dcache.SoftPFReq.accesses::cpu3.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu3.dcache.SoftPFReq.missRate::cpu3.data     0.050961                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.missRate::total     0.050961                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMisses::cpu3.data        62497                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMisses::total        62497                       # number of SoftPFReq MSHR misses (Count)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::cpu3.data   5454378750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissLatency::total   5454378750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu3.dcache.SoftPFReq.mshrMissRate::cpu3.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::cpu3.data 87274.249164                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.SoftPFReq.avgMshrMissLatency::total 87274.249164                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.hits::cpu3.data      2203394                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.hits::total       2203394                       # number of WriteReq hits (Count)
system.cpu3.dcache.WriteReq.misses::cpu3.data       296953                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.misses::total       296953                       # number of WriteReq misses (Count)
system.cpu3.dcache.WriteReq.missLatency::cpu3.data  29708512458                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.missLatency::total  29708512458                       # number of WriteReq miss ticks (Tick)
system.cpu3.dcache.WriteReq.accesses::cpu3.data      2500347                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.accesses::total      2500347                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu3.dcache.WriteReq.missRate::cpu3.data     0.118765                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.missRate::total     0.118765                       # miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMissLatency::cpu3.data 100044.493432                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMissLatency::total 100044.493432                       # average WriteReq miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.mshrMisses::cpu3.data       296953                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMisses::total       296953                       # number of WriteReq MSHR misses (Count)
system.cpu3.dcache.WriteReq.mshrMissLatency::cpu3.data  29560035958                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissLatency::total  29560035958                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu3.dcache.WriteReq.mshrMissRate::cpu3.data     0.118765                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.mshrMissRate::total     0.118765                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu3.dcache.WriteReq.avgMshrMissLatency::cpu3.data 99544.493432                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.WriteReq.avgMshrMissLatency::total 99544.493432                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu3.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dcache.tags.tagsInUse         1016.243542                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dcache.tags.totalRefs            10417272                       # Total number of references to valid blocks. (Count)
system.cpu3.dcache.tags.sampledRefs            687934                       # Sample count of references to valid blocks. (Count)
system.cpu3.dcache.tags.avgRefs             15.142836                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dcache.tags.warmupTick          296504750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dcache.tags.occupancies::cpu3.data  1016.243542                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.dcache.tags.avgOccs::cpu3.data     0.992425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.avgOccs::total       0.992425                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu3.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu3.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.dcache.tags.tagAccesses          25744710                       # Number of tag accesses (Count)
system.cpu3.dcache.tags.dataAccesses         25744710                       # Number of data accesses (Count)
system.cpu3.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.decode.idleCycles                 1240958                       # Number of cycles decode is idle (Cycle)
system.cpu3.decode.blockedCycles            131946419                       # Number of cycles decode is blocked (Cycle)
system.cpu3.decode.runCycles                  5370782                       # Number of cycles decode is running (Cycle)
system.cpu3.decode.unblockCycles              1305910                       # Number of cycles decode is unblocking (Cycle)
system.cpu3.decode.squashCycles                250251                       # Number of cycles decode is squashing (Cycle)
system.cpu3.decode.branchResolved             1890462                       # Number of times decode resolved a branch (Count)
system.cpu3.decode.branchMispred                   41                       # Number of times decode detected a branch misprediction (Count)
system.cpu3.decode.decodedInsts              49307113                       # Number of instructions handled by decode (Count)
system.cpu3.decode.squashedInsts                  210                       # Number of squashed instructions handled by decode (Count)
system.cpu3.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.fetch.icacheStallCycles           3251673                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu3.fetch.insts                      27463055                       # Number of instructions fetch has processed (Count)
system.cpu3.fetch.branches                    2669596                       # Number of branches that fetch encountered (Count)
system.cpu3.fetch.predictedBranches           2140930                       # Number of branches that fetch has predicted taken (Count)
system.cpu3.fetch.cycles                    136612280                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu3.fetch.squashCycles                 500582                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu3.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu3.fetch.pendingTrapStallCycles           73                       # Number of stall cycles due to pending traps (Cycle)
system.cpu3.fetch.cacheLines                  3186961                       # Number of cache lines fetched (Count)
system.cpu3.fetch.icacheSquashes                  106                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu3.fetch.nisnDist::samples         140114320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::mean             0.422399                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::stdev            1.677262                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::0               130905624     93.43%     93.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::1                  114386      0.08%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::2                  635316      0.45%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::3                  398138      0.28%     94.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::4                  931596      0.66%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::5                  248811      0.18%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::6                 1297692      0.93%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::7                  813865      0.58%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::8                 4768892      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.nisnDist::total           140114320                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu3.fetch.branchRate                 0.019052                       # Number of branch fetches per cycle (Ratio)
system.cpu3.fetch.rate                       0.195995                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu3.icache.demandHits::cpu3.inst      3186860                       # number of demand (read+write) hits (Count)
system.cpu3.icache.demandHits::total          3186860                       # number of demand (read+write) hits (Count)
system.cpu3.icache.overallHits::cpu3.inst      3186860                       # number of overall hits (Count)
system.cpu3.icache.overallHits::total         3186860                       # number of overall hits (Count)
system.cpu3.icache.demandMisses::cpu3.inst          101                       # number of demand (read+write) misses (Count)
system.cpu3.icache.demandMisses::total            101                       # number of demand (read+write) misses (Count)
system.cpu3.icache.overallMisses::cpu3.inst          101                       # number of overall misses (Count)
system.cpu3.icache.overallMisses::total           101                       # number of overall misses (Count)
system.cpu3.icache.demandMissLatency::cpu3.inst      4281500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.demandMissLatency::total      4281500                       # number of demand (read+write) miss ticks (Tick)
system.cpu3.icache.overallMissLatency::cpu3.inst      4281500                       # number of overall miss ticks (Tick)
system.cpu3.icache.overallMissLatency::total      4281500                       # number of overall miss ticks (Tick)
system.cpu3.icache.demandAccesses::cpu3.inst      3186961                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.demandAccesses::total      3186961                       # number of demand (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::cpu3.inst      3186961                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.overallAccesses::total      3186961                       # number of overall (read+write) accesses (Count)
system.cpu3.icache.demandMissRate::cpu3.inst     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.demandMissRate::total     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu3.icache.overallMissRate::cpu3.inst     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu3.icache.demandAvgMissLatency::cpu3.inst 42391.089109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.demandAvgMissLatency::total 42391.089109                       # average overall miss latency in ticks ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::cpu3.inst 42391.089109                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMissLatency::total 42391.089109                       # average overall miss latency ((Tick/Count))
system.cpu3.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu3.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu3.icache.demandMshrHits::cpu3.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu3.icache.overallMshrHits::cpu3.inst           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu3.icache.demandMshrMisses::cpu3.inst           80                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.demandMshrMisses::total           80                       # number of demand (read+write) MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::cpu3.inst           80                       # number of overall MSHR misses (Count)
system.cpu3.icache.overallMshrMisses::total           80                       # number of overall MSHR misses (Count)
system.cpu3.icache.demandMshrMissLatency::cpu3.inst      3136500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissLatency::total      3136500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::cpu3.inst      3136500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.overallMshrMissLatency::total      3136500                       # number of overall MSHR miss ticks (Tick)
system.cpu3.icache.demandMshrMissRate::cpu3.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::cpu3.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu3.icache.demandAvgMshrMissLatency::cpu3.inst 39206.250000                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.demandAvgMshrMissLatency::total 39206.250000                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::cpu3.inst 39206.250000                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.overallAvgMshrMissLatency::total 39206.250000                       # average overall mshr miss latency ((Tick/Count))
system.cpu3.icache.replacements                     2                       # number of replacements (Count)
system.cpu3.icache.ReadReq.hits::cpu3.inst      3186860                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.hits::total        3186860                       # number of ReadReq hits (Count)
system.cpu3.icache.ReadReq.misses::cpu3.inst          101                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu3.icache.ReadReq.missLatency::cpu3.inst      4281500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.missLatency::total      4281500                       # number of ReadReq miss ticks (Tick)
system.cpu3.icache.ReadReq.accesses::cpu3.inst      3186961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.accesses::total      3186961                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu3.icache.ReadReq.missRate::cpu3.inst     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.missRate::total     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMissLatency::cpu3.inst 42391.089109                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMissLatency::total 42391.089109                       # average ReadReq miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.mshrHits::cpu3.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu3.icache.ReadReq.mshrMisses::cpu3.inst           80                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMisses::total           80                       # number of ReadReq MSHR misses (Count)
system.cpu3.icache.ReadReq.mshrMissLatency::cpu3.inst      3136500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissLatency::total      3136500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu3.icache.ReadReq.mshrMissRate::cpu3.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu3.icache.ReadReq.avgMshrMissLatency::cpu3.inst 39206.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.ReadReq.avgMshrMissLatency::total 39206.250000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu3.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.icache.tags.tagsInUse           67.595759                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.icache.tags.totalRefs             3186940                       # Total number of references to valid blocks. (Count)
system.cpu3.icache.tags.sampledRefs                80                       # Sample count of references to valid blocks. (Count)
system.cpu3.icache.tags.avgRefs          39836.750000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.icache.tags.warmupTick          296500750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.icache.tags.occupancies::cpu3.inst    67.595759                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu3.icache.tags.avgOccs::cpu3.inst     0.132023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.avgOccs::total       0.132023                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu3.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu3.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu3.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu3.icache.tags.tagAccesses           6374002                       # Number of tag accesses (Count)
system.cpu3.icache.tags.dataAccesses          6374002                       # Number of data accesses (Count)
system.cpu3.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu3.iew.squashCycles                   250251                       # Number of cycles IEW is squashing (Cycle)
system.cpu3.iew.blockCycles                   2670517                       # Number of cycles IEW is blocking (Cycle)
system.cpu3.iew.unblockCycles                13697447                       # Number of cycles IEW is unblocking (Cycle)
system.cpu3.iew.dispatchedInsts              46678922                       # Number of instructions dispatched to IQ (Count)
system.cpu3.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu3.iew.dispLoadInsts                10028787                       # Number of dispatched load instructions (Count)
system.cpu3.iew.dispStoreInsts               10750677                       # Number of dispatched store instructions (Count)
system.cpu3.iew.dispNonSpecInsts                   87                       # Number of dispatched non-speculative instructions (Count)
system.cpu3.iew.iqFullEvents                     2077                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu3.iew.lsqFullEvents                13742857                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu3.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu3.iew.predictedTakenIncorrect           144                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu3.iew.predictedNotTakenIncorrect          207                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu3.iew.branchMispredicts                 351                       # Number of branch mispredicts detected at execute (Count)
system.cpu3.iew.instsToCommit                46672420                       # Cumulative count of insts sent to commit (Count)
system.cpu3.iew.writebackCount               43922415                       # Cumulative count of insts written-back (Count)
system.cpu3.iew.producerInst                 23976901                       # Number of instructions producing a value (Count)
system.cpu3.iew.consumerInst                 30306816                       # Number of instructions consuming a value (Count)
system.cpu3.iew.wbRate                       0.313460                       # Insts written-back per cycle ((Count/Cycle))
system.cpu3.iew.wbFanout                     0.791139                       # Average fanout of values written-back ((Count/Count))
system.cpu3.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu3.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu3.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu3.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu3.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu3.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu3.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu3.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu3.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu3.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu3.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.lsq0.forwLoads                         80                       # Number of loads that had data forwarded from stores (Count)
system.cpu3.lsq0.squashedLoads                6251066                       # Number of loads squashed (Count)
system.cpu3.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu3.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu3.lsq0.squashedStores               8000303                       # Number of stores squashed (Count)
system.cpu3.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu3.lsq0.blockedByCache                150724                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu3.lsq0.loadToUse::samples           3652729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::mean           148.077710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::stdev          203.899692                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::0-9               1270608     34.79%     34.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::10-19              270622      7.41%     42.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::20-29               22578      0.62%     42.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::30-39               60330      1.65%     44.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::40-49               32864      0.90%     45.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::50-59               88793      2.43%     47.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::60-69               40812      1.12%     48.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::70-79              103014      2.82%     51.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::80-89               37859      1.04%     52.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::90-99               95515      2.61%     55.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::100-109             37158      1.02%     56.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::110-119             93532      2.56%     58.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::120-129             36679      1.00%     59.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::130-139             91760      2.51%     62.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::140-149             36749      1.01%     63.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::150-159             89514      2.45%     65.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::160-169             34262      0.94%     66.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::170-179             82932      2.27%     69.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::180-189             31954      0.87%     70.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::190-199             77632      2.13%     72.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::200-209             30406      0.83%     72.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::210-219             74032      2.03%     75.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::220-229             29567      0.81%     75.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::230-239             69716      1.91%     77.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::240-249             27487      0.75%     78.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::250-259             64014      1.75%     80.22% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::260-269             25890      0.71%     80.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::270-279             59990      1.64%     82.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::280-289             25180      0.69%     83.27% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::290-299             55533      1.52%     84.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::overflows          555747     15.21%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::max_value            2100                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.lsq0.loadToUse::total             3652729                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu3.mmu.dtb.rdAccesses               10028124                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses               10749464                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                     6257                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                3186976                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                       30                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu3.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::mean  13772160750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::min_value  13772160750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::max_value  13772160750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::ON  35326868000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::CLK_GATED  13772160750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.rename.squashCycles                250251                       # Number of cycles rename is squashing (Cycle)
system.cpu3.rename.idleCycles                 1921095                       # Number of cycles rename is idle (Cycle)
system.cpu3.rename.blockCycles               21806875                       # Number of cycles rename is blocking (Cycle)
system.cpu3.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu3.rename.runCycles                  5801617                       # Number of cycles rename is running (Cycle)
system.cpu3.rename.unblockCycles            110334161                       # Number of cycles rename is unblocking (Cycle)
system.cpu3.rename.renamedInsts              46806267                       # Number of instructions processed by rename (Count)
system.cpu3.rename.ROBFullEvents               234477                       # Number of times rename has blocked due to ROB full (Count)
system.cpu3.rename.IQFullEvents               2412791                       # Number of times rename has blocked due to IQ full (Count)
system.cpu3.rename.LQFullEvents                  3193                       # Number of times rename has blocked due to LQ full (Count)
system.cpu3.rename.SQFullEvents             109928787                       # Number of times rename has blocked due to SQ full (Count)
system.cpu3.rename.renamedOperands           61528481                       # Number of destination operands rename has renamed (Count)
system.cpu3.rename.lookups                  146381839                       # Number of register rename lookups that rename has made (Count)
system.cpu3.rename.intLookups                38408021                       # Number of integer rename lookups (Count)
system.cpu3.rename.fpLookups                 18062982                       # Number of floating rename lookups (Count)
system.cpu3.rename.committedMaps             36504756                       # Number of HB maps that are committed (Count)
system.cpu3.rename.undoneMaps                25023716                       # Number of HB maps that are undone due to squashing (Count)
system.cpu3.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu3.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu3.rename.skidInsts                 10229518                       # count of insts added to the skid buffer (Count)
system.cpu3.rob.reads                       177226979                       # The number of ROB reads (Count)
system.cpu3.rob.writes                       90667300                       # The number of ROB writes (Count)
system.cpu3.thread_0.numInsts                12828563                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                  22791606                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu4.numCycles                       140113723                       # Number of cpu cycles simulated (Cycle)
system.cpu4.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu4.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu4.instsAdded                       46697441                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu4.nonSpecInstsAdded                     291                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu4.instsIssued                      46881451                       # Number of instructions issued (Count)
system.cpu4.squashedInstsIssued                   173                       # Number of squashed instructions issued (Count)
system.cpu4.squashedInstsExamined            23886365                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu4.squashedOperandsExamined            23862                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu4.squashedNonSpecRemoved                158                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu4.numIssuedDist::samples          140106632                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::mean              0.334613                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::stdev             1.284337                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::0                127405518     90.93%     90.93% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::1                  3264267      2.33%     93.26% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::2                  2414344      1.72%     94.99% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::3                   998604      0.71%     95.70% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::4                  1230914      0.88%     96.58% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::5                  1411590      1.01%     97.59% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::6                  1047210      0.75%     98.33% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::7                  1145662      0.82%     99.15% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::8                  1188523      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu4.numIssuedDist::total            140106632                       # Number of insts issued each cycle (Count)
system.cpu4.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntAlu                  23154      0.65%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntMult                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IntDiv                      0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatAdd                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCmp                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatCvt                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMult                   0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMultAcc                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatDiv                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMisc                   0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatSqrt                   0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAdd                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAddAcc                  0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAlu                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCmp                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdCvt                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMisc                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMult                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdMultAcc                 0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShift                   0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShiftAcc                0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdDiv                     0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSqrt                    0      0.00%      0.65% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAdd            62342      1.74%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatAlu                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCmp                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatCvt                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatDiv                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMisc               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMult               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatMultAcc            0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatSqrt               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAdd               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceAlu               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdReduceCmp               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAes                     0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdAesMix                  0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash                0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha1Hash2               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash              0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdSha256Hash2             0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma2               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdShaSigma3               0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::SimdPredAlu                 0      0.00%      2.38% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemRead                375073     10.46%     12.84% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::MemWrite               874904     24.39%     37.23% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemRead          1939451     54.06%     91.29% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::FloatMemWrite          312524      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu4.statIssuedInstType_0::No_OpClass      2750206      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntAlu     20413240     43.54%     49.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntMult           26      0.00%     49.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IntDiv          282      0.00%     49.41% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatAdd       625035      1.33%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCmp            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatCvt            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMult            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatDiv            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMisc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatSqrt            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAdd            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAlu            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCmp            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdCvt            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMisc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMult            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShift            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdDiv            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSqrt            0      0.00%     50.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAdd      1125001      2.40%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.14% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMult      1000000      2.13%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAes            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdAesMix            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.28% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemRead      1905450      4.06%     59.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::MemWrite      3125235      6.67%     66.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemRead      8312603     17.73%     83.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::FloatMemWrite      7624373     16.26%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu4.statIssuedInstType_0::total      46881451                       # Number of instructions issued per FU type, per thread (Count)
system.cpu4.issueRate                        0.334596                       # Inst issue rate ((Count/Cycle))
system.cpu4.fuBusy                            3587448                       # FU busy when requested (Count)
system.cpu4.fuBusyRate                       0.076522                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu4.intInstQueueReads               193747648                       # Number of integer instruction queue reads (Count)
system.cpu4.intInstQueueWrites               39834243                       # Number of integer instruction queue writes (Count)
system.cpu4.intInstQueueWakeupAccesses       23443222                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu4.fpInstQueueReads                 43709507                       # Number of floating instruction queue reads (Count)
system.cpu4.fpInstQueueWrites                30749858                       # Number of floating instruction queue writes (Count)
system.cpu4.fpInstQueueWakeupAccesses        20498599                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu4.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu4.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu4.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu4.intAluAccesses                   24696254                       # Number of integer alu accesses (Count)
system.cpu4.fpAluAccesses                    23022439                       # Number of floating point alu accesses (Count)
system.cpu4.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu4.numInsts                         46880672                       # Number of executed instructions (Count)
system.cpu4.numLoadInsts                     10217917                       # Number of load instructions executed (Count)
system.cpu4.numSquashedInsts                      779                       # Number of squashed instructions skipped in execute (Count)
system.cpu4.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu4.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu4.numRefs                          20967417                       # Number of memory reference insts executed (Count)
system.cpu4.numBranches                       2296038                       # Number of branches executed (Count)
system.cpu4.numStoreInsts                    10749500                       # Number of stores executed (Count)
system.cpu4.numRate                          0.334590                       # Inst execution rate ((Count/Cycle))
system.cpu4.timesIdled                             54                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu4.idleCycles                           7091                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu4.quiesceCycles                     1193788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu4.committedInsts                   12840051                       # Number of Instructions Simulated (Count)
system.cpu4.committedOps                     22811326                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu4.cpi                             10.912240                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu4.totalCpi                        10.912240                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu4.ipc                              0.091640                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu4.totalIpc                         0.091640                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu4.intRegfileReads                  38540457                       # Number of integer regfile reads (Count)
system.cpu4.intRegfileWrites                 13822911                       # Number of integer regfile writes (Count)
system.cpu4.fpRegfileReads                   17999378                       # Number of floating regfile reads (Count)
system.cpu4.fpRegfileWrites                  12874339                       # Number of floating regfile writes (Count)
system.cpu4.ccRegfileReads                   11479107                       # number of cc regfile reads (Count)
system.cpu4.ccRegfileWrites                  12474410                       # number of cc regfile writes (Count)
system.cpu4.miscRegfileReads                 25560365                       # number of misc regfile reads (Count)
system.cpu4.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu4.MemDepUnit__0.insertedLoads      10030355                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.insertedStores     10750669                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__0.conflictingLoads       125589                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__0.conflictingStores       125739                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu4.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu4.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu4.branchPred.lookups                2672731                       # Number of BP lookups (Count)
system.cpu4.branchPred.condPredicted          2671592                       # Number of conditional branches predicted (Count)
system.cpu4.branchPred.condIncorrect              278                       # Number of conditional branches incorrect (Count)
system.cpu4.branchPred.BTBLookups             2142272                       # Number of BTB lookups (Count)
system.cpu4.branchPred.BTBHits                2142162                       # Number of BTB hits (Count)
system.cpu4.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu4.branchPred.RASUsed                    302                       # Number of times the RAS was used to get a target. (Count)
system.cpu4.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu4.branchPred.indirectLookups            372                       # Number of indirect predictor lookups. (Count)
system.cpu4.branchPred.indirectHits                45                       # Number of indirect target hits. (Count)
system.cpu4.branchPred.indirectMisses             327                       # Number of indirect misses. (Count)
system.cpu4.branchPred.indirectMispredicted           41                       # Number of mispredicted indirect branches. (Count)
system.cpu4.commit.commitSquashedInsts       21134114                       # The number of squashed insts skipped by commit (Count)
system.cpu4.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu4.commit.branchMispredicts              238                       # The number of times a branch was mispredicted (Count)
system.cpu4.commit.numCommittedDist::samples    137292676                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::mean     0.166151                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::stdev     0.928168                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::0      131045713     95.45%     95.45% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::1        1997450      1.45%     96.90% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::2         617074      0.45%     97.35% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::3         556741      0.41%     97.76% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::4        1030061      0.75%     98.51% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::5         632972      0.46%     98.97% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::6          14356      0.01%     98.98% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::7         648207      0.47%     99.45% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::8         750102      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu4.commit.numCommittedDist::total    137292676                       # Number of insts commited each cycle (Count)
system.cpu4.commit.instsCommitted            12840051                       # Number of instructions committed (Count)
system.cpu4.commit.opsCommitted              22811326                       # Number of ops (including micro ops) committed (Count)
system.cpu4.commit.memRefs                    6529715                       # Number of memory references committed (Count)
system.cpu4.commit.loads                      3779357                       # Number of loads committed (Count)
system.cpu4.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu4.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu4.commit.branches                   1670264                       # Number of branches committed (Count)
system.cpu4.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu4.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu4.commit.integer                   17532569                       # Number of committed integer instructions. (Count)
system.cpu4.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu4.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntAlu     13531205     59.32%     59.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntMult           26      0.00%     59.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IntDiv          270      0.00%     59.32% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatAdd       625010      2.74%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCmp            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatCvt            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMult            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatDiv            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMisc            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatSqrt            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAdd            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAlu            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCmp            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdCvt            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMisc            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMult            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdMultAcc            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShift            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShiftAcc            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdDiv            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSqrt            0      0.00%     62.06% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAdd      1125000      4.93%     66.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.99% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMult      1000000      4.38%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAes            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdAesMix            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.38% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemRead       654331      2.87%     74.24% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::MemWrite       375342      1.65%     75.89% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemRead      3125026     13.70%     89.59% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::FloatMemWrite      2375016     10.41%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu4.commit.committedInstType_0::total     22811326                       # Class of committed instruction (Count)
system.cpu4.commit.commitEligibleSamples       750102                       # number cycles where commit BW limit reached (Cycle)
system.cpu4.dcache.demandHits::cpu4.data      8422473                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.demandHits::total          8422473                       # number of demand (read+write) hits (Count)
system.cpu4.dcache.overallHits::cpu4.data      9727523                       # number of overall hits (Count)
system.cpu4.dcache.overallHits::total         9727523                       # number of overall hits (Count)
system.cpu4.dcache.demandMisses::cpu4.data      2732668                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.demandMisses::total        2732668                       # number of demand (read+write) misses (Count)
system.cpu4.dcache.overallMisses::cpu4.data      2802468                       # number of overall misses (Count)
system.cpu4.dcache.overallMisses::total       2802468                       # number of overall misses (Count)
system.cpu4.dcache.demandMissLatency::cpu4.data 159172161461                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.demandMissLatency::total 159172161461                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::cpu4.data 159172161461                       # number of overall miss ticks (Tick)
system.cpu4.dcache.overallMissLatency::total 159172161461                       # number of overall miss ticks (Tick)
system.cpu4.dcache.demandAccesses::cpu4.data     11155141                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.demandAccesses::total     11155141                       # number of demand (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::cpu4.data     12529991                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.overallAccesses::total     12529991                       # number of overall (read+write) accesses (Count)
system.cpu4.dcache.demandMissRate::cpu4.data     0.244969                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.demandMissRate::total     0.244969                       # miss rate for demand accesses (Ratio)
system.cpu4.dcache.overallMissRate::cpu4.data     0.223661                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.overallMissRate::total     0.223661                       # miss rate for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMissLatency::cpu4.data 58247.895998                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.demandAvgMissLatency::total 58247.895998                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::cpu4.data 56797.137902                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMissLatency::total 56797.137902                       # average overall miss latency ((Tick/Count))
system.cpu4.dcache.blockedCycles::no_mshrs     27015435                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCycles::no_targets         1532                       # number of cycles access was blocked (Cycle)
system.cpu4.dcache.blockedCauses::no_mshrs       238884                       # number of times access was blocked (Count)
system.cpu4.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu4.dcache.avgBlocked::no_mshrs    113.090182                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.avgBlocked::no_targets   510.666667                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dcache.writebacks::writebacks       312427                       # number of writebacks (Count)
system.cpu4.dcache.writebacks::total           312427                       # number of writebacks (Count)
system.cpu4.dcache.demandMshrHits::cpu4.data      2107246                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.demandMshrHits::total      2107246                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::cpu4.data      2107246                       # number of overall MSHR hits (Count)
system.cpu4.dcache.overallMshrHits::total      2107246                       # number of overall MSHR hits (Count)
system.cpu4.dcache.demandMshrMisses::cpu4.data       625422                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.demandMshrMisses::total       625422                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::cpu4.data       687919                       # number of overall MSHR misses (Count)
system.cpu4.dcache.overallMshrMisses::total       687919                       # number of overall MSHR misses (Count)
system.cpu4.dcache.demandMshrMissLatency::cpu4.data  74577187461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissLatency::total  74577187461                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::cpu4.data  80026115961                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.overallMshrMissLatency::total  80026115961                       # number of overall MSHR miss ticks (Tick)
system.cpu4.dcache.demandMshrMissRate::cpu4.data     0.056066                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.demandMshrMissRate::total     0.056066                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::cpu4.data     0.054902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.overallMshrMissRate::total     0.054902                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.dcache.demandAvgMshrMissLatency::cpu4.data 119242.987073                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.demandAvgMshrMissLatency::total 119242.987073                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::cpu4.data 116330.724927                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.overallAvgMshrMissLatency::total 116330.724927                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.dcache.replacements                686760                       # number of replacements (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::cpu4.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::cpu4.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu4.dcache.LockedRMWReadReq.missLatency::cpu4.data      2121750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.missLatency::total      2121750                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.accesses::cpu4.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWReadReq.missRate::cpu4.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::cpu4.data 50517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMissLatency::total 50517.857143                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::cpu4.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::cpu4.data      4308500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissLatency::total      4308500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::cpu4.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu4.data 102583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWReadReq.avgMshrMissLatency::total 102583.333333                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.LockedRMWWriteReq.hits::cpu4.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::cpu4.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.hits::cpu4.data      6219087                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.hits::total        6219087                       # number of ReadReq hits (Count)
system.cpu4.dcache.ReadReq.misses::cpu4.data      2435723                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.misses::total      2435723                       # number of ReadReq misses (Count)
system.cpu4.dcache.ReadReq.missLatency::cpu4.data 129479728750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.missLatency::total 129479728750                       # number of ReadReq miss ticks (Tick)
system.cpu4.dcache.ReadReq.accesses::cpu4.data      8654810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.accesses::total      8654810                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.dcache.ReadReq.missRate::cpu4.data     0.281430                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.missRate::total     0.281430                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMissLatency::cpu4.data 53158.642732                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMissLatency::total 53158.642732                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.mshrHits::cpu4.data      2107246                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrHits::total      2107246                       # number of ReadReq MSHR hits (Count)
system.cpu4.dcache.ReadReq.mshrMisses::cpu4.data       328477                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMisses::total       328477                       # number of ReadReq MSHR misses (Count)
system.cpu4.dcache.ReadReq.mshrMissLatency::cpu4.data  45033227250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissLatency::total  45033227250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.dcache.ReadReq.mshrMissRate::cpu4.data     0.037953                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.mshrMissRate::total     0.037953                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.dcache.ReadReq.avgMshrMissLatency::cpu4.data 137097.048652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.ReadReq.avgMshrMissLatency::total 137097.048652                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.hits::cpu4.data      1305050                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.hits::total      1305050                       # number of SoftPFReq hits (Count)
system.cpu4.dcache.SoftPFReq.misses::cpu4.data        69800                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.misses::total        69800                       # number of SoftPFReq misses (Count)
system.cpu4.dcache.SoftPFReq.accesses::cpu4.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu4.dcache.SoftPFReq.missRate::cpu4.data     0.050769                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.missRate::total     0.050769                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMisses::cpu4.data        62497                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMisses::total        62497                       # number of SoftPFReq MSHR misses (Count)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::cpu4.data   5448928500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissLatency::total   5448928500                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu4.dcache.SoftPFReq.mshrMissRate::cpu4.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::cpu4.data 87187.040978                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.SoftPFReq.avgMshrMissLatency::total 87187.040978                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.hits::cpu4.data      2203386                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.hits::total       2203386                       # number of WriteReq hits (Count)
system.cpu4.dcache.WriteReq.misses::cpu4.data       296945                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.misses::total       296945                       # number of WriteReq misses (Count)
system.cpu4.dcache.WriteReq.missLatency::cpu4.data  29692432711                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.missLatency::total  29692432711                       # number of WriteReq miss ticks (Tick)
system.cpu4.dcache.WriteReq.accesses::cpu4.data      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.accesses::total      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu4.dcache.WriteReq.missRate::cpu4.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMissLatency::cpu4.data 99993.038142                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMissLatency::total 99993.038142                       # average WriteReq miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.mshrMisses::cpu4.data       296945                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMisses::total       296945                       # number of WriteReq MSHR misses (Count)
system.cpu4.dcache.WriteReq.mshrMissLatency::cpu4.data  29543960211                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissLatency::total  29543960211                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu4.dcache.WriteReq.mshrMissRate::cpu4.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu4.dcache.WriteReq.avgMshrMissLatency::cpu4.data 99493.038142                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.WriteReq.avgMshrMissLatency::total 99493.038142                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu4.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dcache.tags.tagsInUse         1016.279991                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dcache.tags.totalRefs            10415530                       # Total number of references to valid blocks. (Count)
system.cpu4.dcache.tags.sampledRefs            687932                       # Sample count of references to valid blocks. (Count)
system.cpu4.dcache.tags.avgRefs             15.140348                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dcache.tags.warmupTick          298457750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dcache.tags.occupancies::cpu4.data  1016.279991                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.dcache.tags.avgOccs::cpu4.data     0.992461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.avgOccs::total       0.992461                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.dcache.tags.occupanciesTaskId::1024         1023                       # Occupied blocks per task id (Count)
system.cpu4.dcache.tags.ageTaskId_1024::4         1023                       # Occupied blocks per task id, per block age (Count)
system.cpu4.dcache.tags.ratioOccsTaskId::1024     0.999023                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.dcache.tags.tagAccesses          25748086                       # Number of tag accesses (Count)
system.cpu4.dcache.tags.dataAccesses         25748086                       # Number of data accesses (Count)
system.cpu4.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.decode.idleCycles                 1251651                       # Number of cycles decode is idle (Cycle)
system.cpu4.decode.blockedCycles            131919604                       # Number of cycles decode is blocked (Cycle)
system.cpu4.decode.runCycles                  5378574                       # Number of cycles decode is running (Cycle)
system.cpu4.decode.unblockCycles              1306553                       # Number of cycles decode is unblocking (Cycle)
system.cpu4.decode.squashCycles                250250                       # Number of cycles decode is squashing (Cycle)
system.cpu4.decode.branchResolved             1892060                       # Number of times decode resolved a branch (Count)
system.cpu4.decode.branchMispred                   42                       # Number of times decode detected a branch misprediction (Count)
system.cpu4.decode.decodedInsts              49325964                       # Number of instructions handled by decode (Count)
system.cpu4.decode.squashedInsts                  226                       # Number of squashed instructions handled by decode (Count)
system.cpu4.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.fetch.icacheStallCycles           3262336                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu4.fetch.insts                      27473681                       # Number of instructions fetch has processed (Count)
system.cpu4.fetch.branches                    2672731                       # Number of branches that fetch encountered (Count)
system.cpu4.fetch.predictedBranches           2142509                       # Number of branches that fetch has predicted taken (Count)
system.cpu4.fetch.cycles                    136593904                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu4.fetch.squashCycles                 500584                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu4.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu4.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps (Cycle)
system.cpu4.fetch.cacheLines                  3197761                       # Number of cache lines fetched (Count)
system.cpu4.fetch.icacheSquashes                  100                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu4.fetch.nisnDist::samples         140106632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::mean             0.422555                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::stdev            1.677473                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::0               130889896     93.42%     93.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::1                  119976      0.09%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::2                  634563      0.45%     93.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::3                  402965      0.29%     94.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::4                  927828      0.66%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::5                  249435      0.18%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::6                 1297873      0.93%     96.01% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::7                  813797      0.58%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::8                 4770299      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.nisnDist::total           140106632                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu4.fetch.branchRate                 0.019075                       # Number of branch fetches per cycle (Ratio)
system.cpu4.fetch.rate                       0.196081                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu4.icache.demandHits::cpu4.inst      3197656                       # number of demand (read+write) hits (Count)
system.cpu4.icache.demandHits::total          3197656                       # number of demand (read+write) hits (Count)
system.cpu4.icache.overallHits::cpu4.inst      3197656                       # number of overall hits (Count)
system.cpu4.icache.overallHits::total         3197656                       # number of overall hits (Count)
system.cpu4.icache.demandMisses::cpu4.inst          105                       # number of demand (read+write) misses (Count)
system.cpu4.icache.demandMisses::total            105                       # number of demand (read+write) misses (Count)
system.cpu4.icache.overallMisses::cpu4.inst          105                       # number of overall misses (Count)
system.cpu4.icache.overallMisses::total           105                       # number of overall misses (Count)
system.cpu4.icache.demandMissLatency::cpu4.inst      4383250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.demandMissLatency::total      4383250                       # number of demand (read+write) miss ticks (Tick)
system.cpu4.icache.overallMissLatency::cpu4.inst      4383250                       # number of overall miss ticks (Tick)
system.cpu4.icache.overallMissLatency::total      4383250                       # number of overall miss ticks (Tick)
system.cpu4.icache.demandAccesses::cpu4.inst      3197761                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.demandAccesses::total      3197761                       # number of demand (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::cpu4.inst      3197761                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.overallAccesses::total      3197761                       # number of overall (read+write) accesses (Count)
system.cpu4.icache.demandMissRate::cpu4.inst     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.demandMissRate::total     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu4.icache.overallMissRate::cpu4.inst     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.overallMissRate::total     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu4.icache.demandAvgMissLatency::cpu4.inst 41745.238095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.demandAvgMissLatency::total 41745.238095                       # average overall miss latency in ticks ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::cpu4.inst 41745.238095                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMissLatency::total 41745.238095                       # average overall miss latency ((Tick/Count))
system.cpu4.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu4.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu4.icache.demandMshrHits::cpu4.inst           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.demandMshrHits::total           22                       # number of demand (read+write) MSHR hits (Count)
system.cpu4.icache.overallMshrHits::cpu4.inst           22                       # number of overall MSHR hits (Count)
system.cpu4.icache.overallMshrHits::total           22                       # number of overall MSHR hits (Count)
system.cpu4.icache.demandMshrMisses::cpu4.inst           83                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.demandMshrMisses::total           83                       # number of demand (read+write) MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::cpu4.inst           83                       # number of overall MSHR misses (Count)
system.cpu4.icache.overallMshrMisses::total           83                       # number of overall MSHR misses (Count)
system.cpu4.icache.demandMshrMissLatency::cpu4.inst      3194750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissLatency::total      3194750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::cpu4.inst      3194750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.overallMshrMissLatency::total      3194750                       # number of overall MSHR miss ticks (Tick)
system.cpu4.icache.demandMshrMissRate::cpu4.inst     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.demandMshrMissRate::total     0.000026                       # mshr miss ratio for demand accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::cpu4.inst     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.overallMshrMissRate::total     0.000026                       # mshr miss ratio for overall accesses (Ratio)
system.cpu4.icache.demandAvgMshrMissLatency::cpu4.inst 38490.963855                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.demandAvgMshrMissLatency::total 38490.963855                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::cpu4.inst 38490.963855                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.overallAvgMshrMissLatency::total 38490.963855                       # average overall mshr miss latency ((Tick/Count))
system.cpu4.icache.replacements                     2                       # number of replacements (Count)
system.cpu4.icache.ReadReq.hits::cpu4.inst      3197656                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.hits::total        3197656                       # number of ReadReq hits (Count)
system.cpu4.icache.ReadReq.misses::cpu4.inst          105                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.misses::total          105                       # number of ReadReq misses (Count)
system.cpu4.icache.ReadReq.missLatency::cpu4.inst      4383250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.missLatency::total      4383250                       # number of ReadReq miss ticks (Tick)
system.cpu4.icache.ReadReq.accesses::cpu4.inst      3197761                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.accesses::total      3197761                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu4.icache.ReadReq.missRate::cpu4.inst     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.missRate::total     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMissLatency::cpu4.inst 41745.238095                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMissLatency::total 41745.238095                       # average ReadReq miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.mshrHits::cpu4.inst           22                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrHits::total           22                       # number of ReadReq MSHR hits (Count)
system.cpu4.icache.ReadReq.mshrMisses::cpu4.inst           83                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMisses::total           83                       # number of ReadReq MSHR misses (Count)
system.cpu4.icache.ReadReq.mshrMissLatency::cpu4.inst      3194750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissLatency::total      3194750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu4.icache.ReadReq.mshrMissRate::cpu4.inst     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.mshrMissRate::total     0.000026                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu4.icache.ReadReq.avgMshrMissLatency::cpu4.inst 38490.963855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.ReadReq.avgMshrMissLatency::total 38490.963855                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu4.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.icache.tags.tagsInUse           68.420714                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.icache.tags.totalRefs             3197739                       # Total number of references to valid blocks. (Count)
system.cpu4.icache.tags.sampledRefs                83                       # Sample count of references to valid blocks. (Count)
system.cpu4.icache.tags.avgRefs          38526.975904                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.icache.tags.warmupTick          298453750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.icache.tags.occupancies::cpu4.inst    68.420714                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu4.icache.tags.avgOccs::cpu4.inst     0.133634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.avgOccs::total       0.133634                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu4.icache.tags.occupanciesTaskId::1024           76                       # Occupied blocks per task id (Count)
system.cpu4.icache.tags.ageTaskId_1024::4           76                       # Occupied blocks per task id, per block age (Count)
system.cpu4.icache.tags.ratioOccsTaskId::1024     0.148438                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu4.icache.tags.tagAccesses           6395605                       # Number of tag accesses (Count)
system.cpu4.icache.tags.dataAccesses          6395605                       # Number of data accesses (Count)
system.cpu4.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu4.iew.squashCycles                   250250                       # Number of cycles IEW is squashing (Cycle)
system.cpu4.iew.blockCycles                   2684977                       # Number of cycles IEW is blocking (Cycle)
system.cpu4.iew.unblockCycles                13444609                       # Number of cycles IEW is unblocking (Cycle)
system.cpu4.iew.dispatchedInsts              46697732                       # Number of instructions dispatched to IQ (Count)
system.cpu4.iew.dispSquashedInsts                   5                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu4.iew.dispLoadInsts                10030355                       # Number of dispatched load instructions (Count)
system.cpu4.iew.dispStoreInsts               10750669                       # Number of dispatched store instructions (Count)
system.cpu4.iew.dispNonSpecInsts                   82                       # Number of dispatched non-speculative instructions (Count)
system.cpu4.iew.iqFullEvents                     2275                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu4.iew.lsqFullEvents                13489523                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu4.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu4.iew.predictedTakenIncorrect           158                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu4.iew.predictedNotTakenIncorrect          210                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu4.iew.branchMispredicts                 368                       # Number of branch mispredicts detected at execute (Count)
system.cpu4.iew.instsToCommit                46691836                       # Cumulative count of insts sent to commit (Count)
system.cpu4.iew.writebackCount               43941821                       # Cumulative count of insts written-back (Count)
system.cpu4.iew.producerInst                 23993411                       # Number of instructions producing a value (Count)
system.cpu4.iew.consumerInst                 30322161                       # Number of instructions consuming a value (Count)
system.cpu4.iew.wbRate                       0.313615                       # Insts written-back per cycle ((Count/Cycle))
system.cpu4.iew.wbFanout                     0.791283                       # Average fanout of values written-back ((Count/Count))
system.cpu4.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu4.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu4.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu4.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu4.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu4.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu4.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu4.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu4.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu4.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu4.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu4.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.lsq0.forwLoads                         76                       # Number of loads that had data forwarded from stores (Count)
system.cpu4.lsq0.squashedLoads                6250993                       # Number of loads squashed (Count)
system.cpu4.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu4.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu4.lsq0.squashedStores               8000311                       # Number of stores squashed (Count)
system.cpu4.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu4.lsq0.blockedByCache                152143                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu4.lsq0.loadToUse::samples           3654365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::mean           149.442483                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::stdev          205.007851                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::0-9               1268865     34.72%     34.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::10-19              274397      7.51%     42.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::20-29               21524      0.59%     42.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::30-39               58417      1.60%     44.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::40-49               32297      0.88%     45.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::50-59               87973      2.41%     47.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::60-69               40420      1.11%     48.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::70-79              101320      2.77%     51.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::80-89               37396      1.02%     52.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::90-99               94801      2.59%     55.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::100-109             36542      1.00%     56.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::110-119             93102      2.55%     58.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::120-129             35352      0.97%     59.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::130-139             87720      2.40%     62.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::140-149             34783      0.95%     63.07% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::150-159             86412      2.36%     65.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::160-169             33506      0.92%     66.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::170-179             82532      2.26%     68.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::180-189             32489      0.89%     69.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::190-199             79580      2.18%     71.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::200-209             31548      0.86%     72.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::210-219             76543      2.09%     74.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::220-229             30112      0.82%     75.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::230-239             69949      1.91%     77.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::240-249             26689      0.73%     78.11% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::250-259             62430      1.71%     79.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::260-269             24098      0.66%     80.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::270-279             57000      1.56%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::280-289             24127      0.66%     82.69% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::290-299             56266      1.54%     84.23% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::overflows          576175     15.77%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::max_value            2084                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.lsq0.loadToUse::total             3654365                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu4.mmu.dtb.rdAccesses               10029841                       # TLB accesses on read requests (Count)
system.cpu4.mmu.dtb.wrAccesses               10749500                       # TLB accesses on write requests (Count)
system.cpu4.mmu.dtb.rdMisses                     6261                       # TLB misses on read requests (Count)
system.cpu4.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu4.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu4.mmu.itb.wrAccesses                3197777                       # TLB accesses on write requests (Count)
system.cpu4.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu4.mmu.itb.wrMisses                       32                       # TLB misses on write requests (Count)
system.cpu4.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu4.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::mean  13772151000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::min_value  13772151000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::max_value  13772151000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::ON  35326877750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.power_state.pwrStateResidencyTicks::CLK_GATED  13772151000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu4.rename.squashCycles                250250                       # Number of cycles rename is squashing (Cycle)
system.cpu4.rename.idleCycles                 1931177                       # Number of cycles rename is idle (Cycle)
system.cpu4.rename.blockCycles               21556286                       # Number of cycles rename is blocking (Cycle)
system.cpu4.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu4.rename.runCycles                  5810350                       # Number of cycles rename is running (Cycle)
system.cpu4.rename.unblockCycles            110558248                       # Number of cycles rename is unblocking (Cycle)
system.cpu4.rename.renamedInsts              46825110                       # Number of instructions processed by rename (Count)
system.cpu4.rename.ROBFullEvents               234430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu4.rename.IQFullEvents               2469244                       # Number of times rename has blocked due to IQ full (Count)
system.cpu4.rename.LQFullEvents                  3065                       # Number of times rename has blocked due to LQ full (Count)
system.cpu4.rename.SQFullEvents             110150607                       # Number of times rename has blocked due to SQ full (Count)
system.cpu4.rename.renamedOperands           61566034                       # Number of destination operands rename has renamed (Count)
system.cpu4.rename.lookups                  146447782                       # Number of register rename lookups that rename has made (Count)
system.cpu4.rename.intLookups                38425329                       # Number of integer rename lookups (Count)
system.cpu4.rename.fpLookups                 18063026                       # Number of floating rename lookups (Count)
system.cpu4.rename.committedMaps             36544232                       # Number of HB maps that are committed (Count)
system.cpu4.rename.undoneMaps                25021730                       # Number of HB maps that are undone due to squashing (Count)
system.cpu4.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu4.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu4.rename.skidInsts                 10233893                       # count of insts added to the skid buffer (Count)
system.cpu4.rob.reads                       177237910                       # The number of ROB reads (Count)
system.cpu4.rob.writes                       90704972                       # The number of ROB writes (Count)
system.cpu4.thread_0.numInsts                12840051                       # Number of Instructions committed (Count)
system.cpu4.thread_0.numOps                  22811326                       # Number of Ops committed (Count)
system.cpu4.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu5.numCycles                       140105335                       # Number of cpu cycles simulated (Cycle)
system.cpu5.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu5.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu5.instsAdded                       46645248                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu5.nonSpecInstsAdded                     282                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu5.instsIssued                      46815644                       # Number of instructions issued (Count)
system.cpu5.squashedInstsIssued                   152                       # Number of squashed instructions issued (Count)
system.cpu5.squashedInstsExamined            23885110                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu5.squashedOperandsExamined            21324                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu5.squashedNonSpecRemoved                149                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu5.numIssuedDist::samples          140098013                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::mean              0.334164                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::stdev             1.283671                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::0                127419030     90.95%     90.95% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::1                  3255769      2.32%     93.27% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::2                  2410479      1.72%     94.99% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::3                   996671      0.71%     95.71% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::4                  1229043      0.88%     96.58% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::5                  1409497      1.01%     97.59% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::6                  1045974      0.75%     98.34% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::7                  1142997      0.82%     99.15% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::8                  1188553      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu5.numIssuedDist::total            140098013                       # Number of insts issued each cycle (Count)
system.cpu5.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntAlu                  24005      0.67%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntMult                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IntDiv                      0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatAdd                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCmp                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatCvt                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMult                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMultAcc                0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatDiv                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMisc                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatSqrt                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAdd                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAddAcc                  0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAlu                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCmp                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdCvt                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMisc                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMult                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdMultAcc                 0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShift                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShiftAcc                0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdDiv                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSqrt                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAdd            62228      1.73%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatAlu                0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCmp                0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatCvt                0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatDiv                0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMisc               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMult               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatMultAcc            0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatSqrt               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAdd               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceAlu               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdReduceCmp               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAes                     0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdAesMix                  0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash                0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha1Hash2               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash              0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdSha256Hash2             0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma2               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdShaSigma3               0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::SimdPredAlu                 0      0.00%      2.40% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemRead                375097     10.46%     12.86% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::MemWrite               874899     24.39%     37.25% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemRead          1938638     54.04%     91.29% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::FloatMemWrite          312518      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu5.statIssuedInstType_0::No_OpClass      2750195      5.87%      5.87% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntAlu     20365907     43.50%     49.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntMult           26      0.00%     49.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IntDiv          282      0.00%     49.38% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatAdd       625034      1.34%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCmp            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatCvt            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMult            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatDiv            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMisc            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatSqrt            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAdd            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAlu            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCmp            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdCvt            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMisc            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMult            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShift            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdDiv            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSqrt            0      0.00%     50.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAdd      1125001      2.40%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.12% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMult      1000000      2.14%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAes            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdAesMix            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemRead      1901074      4.06%     59.31% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::MemWrite      3125202      6.68%     65.99% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemRead      8298576     17.73%     83.71% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::FloatMemWrite      7624347     16.29%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu5.statIssuedInstType_0::total      46815644                       # Number of instructions issued per FU type, per thread (Count)
system.cpu5.issueRate                        0.334146                       # Inst issue rate ((Count/Cycle))
system.cpu5.fuBusy                            3587385                       # FU busy when requested (Count)
system.cpu5.fuBusyRate                       0.076628                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu5.intInstQueueReads               193635556                       # Number of integer instruction queue reads (Count)
system.cpu5.intInstQueueWrites               39780824                       # Number of integer instruction queue writes (Count)
system.cpu5.intInstQueueWakeupAccesses       23391582                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu5.fpInstQueueReads                 43681276                       # Number of floating instruction queue reads (Count)
system.cpu5.fpInstQueueWrites                30749820                       # Number of floating instruction queue writes (Count)
system.cpu5.fpInstQueueWakeupAccesses        20498536                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu5.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu5.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu5.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu5.intAluAccesses                   24644583                       # Number of integer alu accesses (Count)
system.cpu5.fpAluAccesses                    23008251                       # Number of floating point alu accesses (Count)
system.cpu5.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu5.numInsts                         46814874                       # Number of executed instructions (Count)
system.cpu5.numLoadInsts                     10199522                       # Number of load instructions executed (Count)
system.cpu5.numSquashedInsts                      764                       # Number of squashed instructions skipped in execute (Count)
system.cpu5.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu5.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu5.numRefs                          20948963                       # Number of memory reference insts executed (Count)
system.cpu5.numBranches                       2287497                       # Number of branches executed (Count)
system.cpu5.numStoreInsts                    10749441                       # Number of stores executed (Count)
system.cpu5.numRate                          0.334141                       # Inst execution rate ((Count/Cycle))
system.cpu5.timesIdled                             46                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu5.idleCycles                           7322                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu5.quiesceCycles                     1202168                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu5.committedInsts                   12810305                       # Number of Instructions Simulated (Count)
system.cpu5.committedOps                     22760346                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu5.cpi                             10.936924                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu5.totalCpi                        10.936924                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu5.ipc                              0.091433                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu5.totalIpc                         0.091433                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu5.intRegfileReads                  38479210                       # Number of integer regfile reads (Count)
system.cpu5.intRegfileWrites                 13792617                       # Number of integer regfile writes (Count)
system.cpu5.fpRegfileReads                   17999349                       # Number of floating regfile reads (Count)
system.cpu5.fpRegfileWrites                  12874308                       # Number of floating regfile writes (Count)
system.cpu5.ccRegfileReads                   11436591                       # number of cc regfile reads (Count)
system.cpu5.ccRegfileWrites                  12448926                       # number of cc regfile writes (Count)
system.cpu5.miscRegfileReads                 25524705                       # number of misc regfile reads (Count)
system.cpu5.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu5.MemDepUnit__0.insertedLoads      10025939                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.insertedStores     10750565                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__0.conflictingLoads       125574                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__0.conflictingStores       125717                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu5.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu5.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu5.branchPred.lookups                2664012                       # Number of BP lookups (Count)
system.cpu5.branchPred.condPredicted          2662969                       # Number of conditional branches predicted (Count)
system.cpu5.branchPred.condIncorrect              263                       # Number of conditional branches incorrect (Count)
system.cpu5.branchPred.BTBLookups             2137925                       # Number of BTB lookups (Count)
system.cpu5.branchPred.BTBHits                2137817                       # Number of BTB hits (Count)
system.cpu5.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu5.branchPred.RASUsed                    295                       # Number of times the RAS was used to get a target. (Count)
system.cpu5.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu5.branchPred.indirectLookups            329                       # Number of indirect predictor lookups. (Count)
system.cpu5.branchPred.indirectHits                44                       # Number of indirect target hits. (Count)
system.cpu5.branchPred.indirectMisses             285                       # Number of indirect misses. (Count)
system.cpu5.branchPred.indirectMispredicted           39                       # Number of mispredicted indirect branches. (Count)
system.cpu5.commit.commitSquashedInsts       21132918                       # The number of squashed insts skipped by commit (Count)
system.cpu5.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu5.commit.branchMispredicts              226                       # The number of times a branch was mispredicted (Count)
system.cpu5.commit.numCommittedDist::samples    137284229                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::mean     0.165790                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::stdev     0.926975                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::0      131046372     95.46%     95.46% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::1        1994532      1.45%     96.91% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::2         619503      0.45%     97.36% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::3         556861      0.41%     97.77% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::4        1029900      0.75%     98.52% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::5         628970      0.46%     98.97% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::6          14508      0.01%     98.98% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::7         643937      0.47%     99.45% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::8         749646      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu5.commit.numCommittedDist::total    137284229                       # Number of insts commited each cycle (Count)
system.cpu5.commit.instsCommitted            12810305                       # Number of instructions committed (Count)
system.cpu5.commit.opsCommitted              22760346                       # Number of ops (including micro ops) committed (Count)
system.cpu5.commit.memRefs                    6525455                       # Number of memory references committed (Count)
system.cpu5.commit.loads                      3775105                       # Number of loads committed (Count)
system.cpu5.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu5.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu5.commit.branches                   1661772                       # Number of branches committed (Count)
system.cpu5.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu5.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu5.commit.integer                   17485837                       # Number of committed integer instructions. (Count)
system.cpu5.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu5.commit.committedInstType_0::No_OpClass          102      0.00%      0.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntAlu     13484483     59.25%     59.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntMult           26      0.00%     59.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IntDiv          270      0.00%     59.25% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatAdd       625010      2.75%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCmp            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatCvt            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMult            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatDiv            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMisc            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatSqrt            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAdd            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAlu            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCmp            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdCvt            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMisc            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMult            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShift            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdDiv            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSqrt            0      0.00%     61.99% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAdd      1125000      4.94%     66.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.94% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMult      1000000      4.39%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAes            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdAesMix            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.33% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemRead       650079      2.86%     74.19% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::MemWrite       375334      1.65%     75.83% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemRead      3125026     13.73%     89.57% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::FloatMemWrite      2375016     10.43%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu5.commit.committedInstType_0::total     22760346                       # Class of committed instruction (Count)
system.cpu5.commit.commitEligibleSamples       749646                       # number cycles where commit BW limit reached (Cycle)
system.cpu5.dcache.demandHits::cpu5.data      8423296                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.demandHits::total          8423296                       # number of demand (read+write) hits (Count)
system.cpu5.dcache.overallHits::cpu5.data      9728370                       # number of overall hits (Count)
system.cpu5.dcache.overallHits::total         9728370                       # number of overall hits (Count)
system.cpu5.dcache.demandMisses::cpu5.data      2727528                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.demandMisses::total        2727528                       # number of demand (read+write) misses (Count)
system.cpu5.dcache.overallMisses::cpu5.data      2797304                       # number of overall misses (Count)
system.cpu5.dcache.overallMisses::total       2797304                       # number of overall misses (Count)
system.cpu5.dcache.demandMissLatency::cpu5.data 156110855457                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.demandMissLatency::total 156110855457                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::cpu5.data 156110855457                       # number of overall miss ticks (Tick)
system.cpu5.dcache.overallMissLatency::total 156110855457                       # number of overall miss ticks (Tick)
system.cpu5.dcache.demandAccesses::cpu5.data     11150824                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.demandAccesses::total     11150824                       # number of demand (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::cpu5.data     12525674                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.overallAccesses::total     12525674                       # number of overall (read+write) accesses (Count)
system.cpu5.dcache.demandMissRate::cpu5.data     0.244603                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.demandMissRate::total     0.244603                       # miss rate for demand accesses (Ratio)
system.cpu5.dcache.overallMissRate::cpu5.data     0.223326                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.overallMissRate::total     0.223326                       # miss rate for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMissLatency::cpu5.data 57235.289778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.demandAvgMissLatency::total 57235.289778                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::cpu5.data 55807.611706                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMissLatency::total 55807.611706                       # average overall miss latency ((Tick/Count))
system.cpu5.dcache.blockedCycles::no_mshrs     26046200                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu5.dcache.blockedCauses::no_mshrs       236612                       # number of times access was blocked (Count)
system.cpu5.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu5.dcache.avgBlocked::no_mshrs    110.079793                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dcache.writebacks::writebacks       312422                       # number of writebacks (Count)
system.cpu5.dcache.writebacks::total           312422                       # number of writebacks (Count)
system.cpu5.dcache.demandMshrHits::cpu5.data      2102121                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.demandMshrHits::total      2102121                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::cpu5.data      2102121                       # number of overall MSHR hits (Count)
system.cpu5.dcache.overallMshrHits::total      2102121                       # number of overall MSHR hits (Count)
system.cpu5.dcache.demandMshrMisses::cpu5.data       625407                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.demandMshrMisses::total       625407                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::cpu5.data       687905                       # number of overall MSHR misses (Count)
system.cpu5.dcache.overallMshrMisses::total       687905                       # number of overall MSHR misses (Count)
system.cpu5.dcache.demandMshrMissLatency::cpu5.data  74329979207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissLatency::total  74329979207                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::cpu5.data  79796346957                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.overallMshrMissLatency::total  79796346957                       # number of overall MSHR miss ticks (Tick)
system.cpu5.dcache.demandMshrMissRate::cpu5.data     0.056086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.demandMshrMissRate::total     0.056086                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::cpu5.data     0.054920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.overallMshrMissRate::total     0.054920                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.dcache.demandAvgMshrMissLatency::cpu5.data 118850.571239                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.demandAvgMshrMissLatency::total 118850.571239                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::cpu5.data 115999.079752                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.overallAvgMshrMissLatency::total 115999.079752                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.dcache.replacements                686752                       # number of replacements (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::cpu5.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::cpu5.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu5.dcache.LockedRMWReadReq.missLatency::cpu5.data      1969250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.missLatency::total      1969250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.accesses::cpu5.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWReadReq.missRate::cpu5.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::cpu5.data 46886.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMissLatency::total 46886.904762                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::cpu5.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::cpu5.data      3982000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissLatency::total      3982000                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::cpu5.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu5.data 94809.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWReadReq.avgMshrMissLatency::total 94809.523810                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.LockedRMWWriteReq.hits::cpu5.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::cpu5.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.hits::cpu5.data      6219913                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.hits::total        6219913                       # number of ReadReq hits (Count)
system.cpu5.dcache.ReadReq.misses::cpu5.data      2430588                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.misses::total      2430588                       # number of ReadReq misses (Count)
system.cpu5.dcache.ReadReq.missLatency::cpu5.data 126375324000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.missLatency::total 126375324000                       # number of ReadReq miss ticks (Tick)
system.cpu5.dcache.ReadReq.accesses::cpu5.data      8650501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.accesses::total      8650501                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.dcache.ReadReq.missRate::cpu5.data     0.280977                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.missRate::total     0.280977                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMissLatency::cpu5.data 51993.724975                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMissLatency::total 51993.724975                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.mshrHits::cpu5.data      2102121                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrHits::total      2102121                       # number of ReadReq MSHR hits (Count)
system.cpu5.dcache.ReadReq.mshrMisses::cpu5.data       328467                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMisses::total       328467                       # number of ReadReq MSHR misses (Count)
system.cpu5.dcache.ReadReq.mshrMissLatency::cpu5.data  44742917750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissLatency::total  44742917750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.dcache.ReadReq.mshrMissRate::cpu5.data     0.037971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.mshrMissRate::total     0.037971                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.dcache.ReadReq.avgMshrMissLatency::cpu5.data 136217.390940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.ReadReq.avgMshrMissLatency::total 136217.390940                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.hits::cpu5.data      1305074                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.hits::total      1305074                       # number of SoftPFReq hits (Count)
system.cpu5.dcache.SoftPFReq.misses::cpu5.data        69776                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.misses::total        69776                       # number of SoftPFReq misses (Count)
system.cpu5.dcache.SoftPFReq.accesses::cpu5.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu5.dcache.SoftPFReq.missRate::cpu5.data     0.050752                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.missRate::total     0.050752                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMisses::cpu5.data        62498                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMisses::total        62498                       # number of SoftPFReq MSHR misses (Count)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::cpu5.data   5466367750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissLatency::total   5466367750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu5.dcache.SoftPFReq.mshrMissRate::cpu5.data     0.045458                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.mshrMissRate::total     0.045458                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::cpu5.data 87464.682870                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.SoftPFReq.avgMshrMissLatency::total 87464.682870                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.hits::cpu5.data      2203383                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.hits::total       2203383                       # number of WriteReq hits (Count)
system.cpu5.dcache.WriteReq.misses::cpu5.data       296940                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.misses::total       296940                       # number of WriteReq misses (Count)
system.cpu5.dcache.WriteReq.missLatency::cpu5.data  29735531457                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.missLatency::total  29735531457                       # number of WriteReq miss ticks (Tick)
system.cpu5.dcache.WriteReq.accesses::cpu5.data      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.accesses::total      2500323                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu5.dcache.WriteReq.missRate::cpu5.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMissLatency::cpu5.data 100139.864811                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMissLatency::total 100139.864811                       # average WriteReq miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.mshrMisses::cpu5.data       296940                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMisses::total       296940                       # number of WriteReq MSHR misses (Count)
system.cpu5.dcache.WriteReq.mshrMissLatency::cpu5.data  29587061457                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissLatency::total  29587061457                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu5.dcache.WriteReq.mshrMissRate::cpu5.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu5.dcache.WriteReq.avgMshrMissLatency::cpu5.data 99639.864811                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.WriteReq.avgMshrMissLatency::total 99639.864811                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu5.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dcache.tags.tagsInUse         1015.951644                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dcache.tags.totalRefs            10416363                       # Total number of references to valid blocks. (Count)
system.cpu5.dcache.tags.sampledRefs            687920                       # Sample count of references to valid blocks. (Count)
system.cpu5.dcache.tags.avgRefs             15.141823                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dcache.tags.warmupTick          300552750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dcache.tags.occupancies::cpu5.data  1015.951644                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.dcache.tags.avgOccs::cpu5.data     0.992140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.avgOccs::total       0.992140                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu5.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu5.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.dcache.tags.tagAccesses          25739440                       # Number of tag accesses (Count)
system.cpu5.dcache.tags.dataAccesses         25739440                       # Number of data accesses (Count)
system.cpu5.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.decode.idleCycles                 1251834                       # Number of cycles decode is idle (Cycle)
system.cpu5.decode.blockedCycles            131919978                       # Number of cycles decode is blocked (Cycle)
system.cpu5.decode.runCycles                  5367190                       # Number of cycles decode is running (Cycle)
system.cpu5.decode.unblockCycles              1308775                       # Number of cycles decode is unblocking (Cycle)
system.cpu5.decode.squashCycles                250236                       # Number of cycles decode is squashing (Cycle)
system.cpu5.decode.branchResolved             1887735                       # Number of times decode resolved a branch (Count)
system.cpu5.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu5.decode.decodedInsts              49273645                       # Number of instructions handled by decode (Count)
system.cpu5.decode.squashedInsts                  202                       # Number of squashed instructions handled by decode (Count)
system.cpu5.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.fetch.icacheStallCycles           3261919                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu5.fetch.insts                      27443116                       # Number of instructions fetch has processed (Count)
system.cpu5.fetch.branches                    2664012                       # Number of branches that fetch encountered (Count)
system.cpu5.fetch.predictedBranches           2138156                       # Number of branches that fetch has predicted taken (Count)
system.cpu5.fetch.cycles                    136585719                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu5.fetch.squashCycles                 500550                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu5.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu5.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps (Cycle)
system.cpu5.fetch.cacheLines                  3197455                       # Number of cache lines fetched (Count)
system.cpu5.fetch.icacheSquashes                  101                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu5.fetch.nisnDist::samples         140098013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::mean             0.422205                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::stdev            1.676791                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::0               130886025     93.42%     93.42% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::1                  126007      0.09%     93.51% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::2                  631961      0.45%     93.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::3                  402639      0.29%     94.25% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::4                  923289      0.66%     94.91% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::5                  252915      0.18%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::6                 1298231      0.93%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::7                  810466      0.58%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::8                 4766480      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.nisnDist::total           140098013                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu5.fetch.branchRate                 0.019014                       # Number of branch fetches per cycle (Ratio)
system.cpu5.fetch.rate                       0.195875                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu5.icache.demandHits::cpu5.inst      3197356                       # number of demand (read+write) hits (Count)
system.cpu5.icache.demandHits::total          3197356                       # number of demand (read+write) hits (Count)
system.cpu5.icache.overallHits::cpu5.inst      3197356                       # number of overall hits (Count)
system.cpu5.icache.overallHits::total         3197356                       # number of overall hits (Count)
system.cpu5.icache.demandMisses::cpu5.inst           99                       # number of demand (read+write) misses (Count)
system.cpu5.icache.demandMisses::total             99                       # number of demand (read+write) misses (Count)
system.cpu5.icache.overallMisses::cpu5.inst           99                       # number of overall misses (Count)
system.cpu5.icache.overallMisses::total            99                       # number of overall misses (Count)
system.cpu5.icache.demandMissLatency::cpu5.inst      4240000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.demandMissLatency::total      4240000                       # number of demand (read+write) miss ticks (Tick)
system.cpu5.icache.overallMissLatency::cpu5.inst      4240000                       # number of overall miss ticks (Tick)
system.cpu5.icache.overallMissLatency::total      4240000                       # number of overall miss ticks (Tick)
system.cpu5.icache.demandAccesses::cpu5.inst      3197455                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.demandAccesses::total      3197455                       # number of demand (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::cpu5.inst      3197455                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.overallAccesses::total      3197455                       # number of overall (read+write) accesses (Count)
system.cpu5.icache.demandMissRate::cpu5.inst     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.demandMissRate::total     0.000031                       # miss rate for demand accesses (Ratio)
system.cpu5.icache.overallMissRate::cpu5.inst     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.overallMissRate::total     0.000031                       # miss rate for overall accesses (Ratio)
system.cpu5.icache.demandAvgMissLatency::cpu5.inst 42828.282828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.demandAvgMissLatency::total 42828.282828                       # average overall miss latency in ticks ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::cpu5.inst 42828.282828                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMissLatency::total 42828.282828                       # average overall miss latency ((Tick/Count))
system.cpu5.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu5.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu5.icache.demandMshrHits::cpu5.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu5.icache.overallMshrHits::cpu5.inst           21                       # number of overall MSHR hits (Count)
system.cpu5.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu5.icache.demandMshrMisses::cpu5.inst           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.demandMshrMisses::total           78                       # number of demand (read+write) MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::cpu5.inst           78                       # number of overall MSHR misses (Count)
system.cpu5.icache.overallMshrMisses::total           78                       # number of overall MSHR misses (Count)
system.cpu5.icache.demandMshrMissLatency::cpu5.inst      3119250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissLatency::total      3119250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::cpu5.inst      3119250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.overallMshrMissLatency::total      3119250                       # number of overall MSHR miss ticks (Tick)
system.cpu5.icache.demandMshrMissRate::cpu5.inst     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.demandMshrMissRate::total     0.000024                       # mshr miss ratio for demand accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::cpu5.inst     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.overallMshrMissRate::total     0.000024                       # mshr miss ratio for overall accesses (Ratio)
system.cpu5.icache.demandAvgMshrMissLatency::cpu5.inst 39990.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.demandAvgMshrMissLatency::total 39990.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::cpu5.inst 39990.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.overallAvgMshrMissLatency::total 39990.384615                       # average overall mshr miss latency ((Tick/Count))
system.cpu5.icache.replacements                     2                       # number of replacements (Count)
system.cpu5.icache.ReadReq.hits::cpu5.inst      3197356                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.hits::total        3197356                       # number of ReadReq hits (Count)
system.cpu5.icache.ReadReq.misses::cpu5.inst           99                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.misses::total           99                       # number of ReadReq misses (Count)
system.cpu5.icache.ReadReq.missLatency::cpu5.inst      4240000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.missLatency::total      4240000                       # number of ReadReq miss ticks (Tick)
system.cpu5.icache.ReadReq.accesses::cpu5.inst      3197455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.accesses::total      3197455                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu5.icache.ReadReq.missRate::cpu5.inst     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.missRate::total     0.000031                       # miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMissLatency::cpu5.inst 42828.282828                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMissLatency::total 42828.282828                       # average ReadReq miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.mshrHits::cpu5.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu5.icache.ReadReq.mshrMisses::cpu5.inst           78                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMisses::total           78                       # number of ReadReq MSHR misses (Count)
system.cpu5.icache.ReadReq.mshrMissLatency::cpu5.inst      3119250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissLatency::total      3119250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu5.icache.ReadReq.mshrMissRate::cpu5.inst     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.mshrMissRate::total     0.000024                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu5.icache.ReadReq.avgMshrMissLatency::cpu5.inst 39990.384615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.ReadReq.avgMshrMissLatency::total 39990.384615                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu5.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.icache.tags.tagsInUse           65.851885                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.icache.tags.totalRefs             3197434                       # Total number of references to valid blocks. (Count)
system.cpu5.icache.tags.sampledRefs                78                       # Sample count of references to valid blocks. (Count)
system.cpu5.icache.tags.avgRefs          40992.743590                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.icache.tags.warmupTick          300548750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.icache.tags.occupancies::cpu5.inst    65.851885                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu5.icache.tags.avgOccs::cpu5.inst     0.128617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.avgOccs::total       0.128617                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu5.icache.tags.occupanciesTaskId::1024           71                       # Occupied blocks per task id (Count)
system.cpu5.icache.tags.ageTaskId_1024::4           71                       # Occupied blocks per task id, per block age (Count)
system.cpu5.icache.tags.ratioOccsTaskId::1024     0.138672                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu5.icache.tags.tagAccesses           6394988                       # Number of tag accesses (Count)
system.cpu5.icache.tags.dataAccesses          6394988                       # Number of data accesses (Count)
system.cpu5.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu5.iew.squashCycles                   250236                       # Number of cycles IEW is squashing (Cycle)
system.cpu5.iew.blockCycles                   2645066                       # Number of cycles IEW is blocking (Cycle)
system.cpu5.iew.unblockCycles                13307661                       # Number of cycles IEW is unblocking (Cycle)
system.cpu5.iew.dispatchedInsts              46645530                       # Number of instructions dispatched to IQ (Count)
system.cpu5.iew.dispSquashedInsts                   5                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu5.iew.dispLoadInsts                10025939                       # Number of dispatched load instructions (Count)
system.cpu5.iew.dispStoreInsts               10750565                       # Number of dispatched store instructions (Count)
system.cpu5.iew.dispNonSpecInsts                   79                       # Number of dispatched non-speculative instructions (Count)
system.cpu5.iew.iqFullEvents                     1255                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu5.iew.lsqFullEvents                13354052                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu5.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu5.iew.predictedTakenIncorrect           149                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu5.iew.predictedNotTakenIncorrect          196                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu5.iew.branchMispredicts                 345                       # Number of branch mispredicts detected at execute (Count)
system.cpu5.iew.instsToCommit                46640121                       # Cumulative count of insts sent to commit (Count)
system.cpu5.iew.writebackCount               43890118                       # Cumulative count of insts written-back (Count)
system.cpu5.iew.producerInst                 23961657                       # Number of instructions producing a value (Count)
system.cpu5.iew.consumerInst                 30275172                       # Number of instructions consuming a value (Count)
system.cpu5.iew.wbRate                       0.313265                       # Insts written-back per cycle ((Count/Cycle))
system.cpu5.iew.wbFanout                     0.791462                       # Average fanout of values written-back ((Count/Count))
system.cpu5.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu5.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu5.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu5.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu5.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu5.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu5.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu5.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu5.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu5.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu5.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu5.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.lsq0.forwLoads                         73                       # Number of loads that had data forwarded from stores (Count)
system.cpu5.lsq0.squashedLoads                6250824                       # Number of loads squashed (Count)
system.cpu5.lsq0.ignoredResponses                   0                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu5.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu5.lsq0.squashedStores               8000215                       # Number of stores squashed (Count)
system.cpu5.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu5.lsq0.blockedByCache                146393                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu5.lsq0.loadToUse::samples           3650113                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::mean           145.924108                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::stdev          201.606922                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::0-9               1270964     34.82%     34.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::10-19              276875      7.59%     42.41% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::20-29               21825      0.60%     43.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::30-39               59903      1.64%     44.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::40-49               32904      0.90%     45.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::50-59               90460      2.48%     48.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::60-69               40116      1.10%     49.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::70-79              103080      2.82%     51.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::80-89               37240      1.02%     52.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::90-99               95716      2.62%     55.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::100-109             37197      1.02%     56.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::110-119             96604      2.65%     59.26% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::120-129             35892      0.98%     60.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::130-139             92307      2.53%     62.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::140-149             35022      0.96%     63.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::150-159             88963      2.44%     66.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::160-169             34045      0.93%     67.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::170-179             84924      2.33%     69.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::180-189             33219      0.91%     70.33% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::190-199             81872      2.24%     72.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::200-209             32354      0.89%     73.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::210-219             78662      2.16%     75.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::220-229             30451      0.83%     76.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::230-239             72115      1.98%     78.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::240-249             27066      0.74%     79.17% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::250-259             63917      1.75%     80.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::260-269             24408      0.67%     81.59% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::270-279             58503      1.60%     83.19% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::280-289             23745      0.65%     83.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::290-299             55135      1.51%     85.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::overflows          534629     14.65%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::max_value            2154                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.lsq0.loadToUse::total             3650113                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu5.mmu.dtb.rdAccesses               10025527                       # TLB accesses on read requests (Count)
system.cpu5.mmu.dtb.wrAccesses               10749441                       # TLB accesses on write requests (Count)
system.cpu5.mmu.dtb.rdMisses                     6274                       # TLB misses on read requests (Count)
system.cpu5.mmu.dtb.wrMisses                     4671                       # TLB misses on write requests (Count)
system.cpu5.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu5.mmu.itb.wrAccesses                3197471                       # TLB accesses on write requests (Count)
system.cpu5.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu5.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu5.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu5.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::mean  13772153000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::min_value  13772153000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::max_value  13772153000                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::ON  35326875750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.power_state.pwrStateResidencyTicks::CLK_GATED  13772153000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu5.rename.squashCycles                250236                       # Number of cycles rename is squashing (Cycle)
system.cpu5.rename.idleCycles                 1932253                       # Number of cycles rename is idle (Cycle)
system.cpu5.rename.blockCycles               21368215                       # Number of cycles rename is blocking (Cycle)
system.cpu5.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu5.rename.runCycles                  5801698                       # Number of cycles rename is running (Cycle)
system.cpu5.rename.unblockCycles            110745290                       # Number of cycles rename is unblocking (Cycle)
system.cpu5.rename.renamedInsts              46772857                       # Number of instructions processed by rename (Count)
system.cpu5.rename.ROBFullEvents               234430                       # Number of times rename has blocked due to ROB full (Count)
system.cpu5.rename.IQFullEvents               2562222                       # Number of times rename has blocked due to IQ full (Count)
system.cpu5.rename.LQFullEvents                  2702                       # Number of times rename has blocked due to LQ full (Count)
system.cpu5.rename.SQFullEvents             110342966                       # Number of times rename has blocked due to SQ full (Count)
system.cpu5.rename.renamedOperands           61462331                       # Number of destination operands rename has renamed (Count)
system.cpu5.rename.lookups                  146265915                       # Number of register rename lookups that rename has made (Count)
system.cpu5.rename.intLookups                38377293                       # Number of integer rename lookups (Count)
system.cpu5.rename.fpLookups                 18063004                       # Number of floating rename lookups (Count)
system.cpu5.rename.committedMaps             36442290                       # Number of HB maps that are committed (Count)
system.cpu5.rename.undoneMaps                25019888                       # Number of HB maps that are undone due to squashing (Count)
system.cpu5.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu5.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu5.rename.skidInsts                 10261967                       # count of insts added to the skid buffer (Count)
system.cpu5.rob.reads                       177177769                       # The number of ROB reads (Count)
system.cpu5.rob.writes                       90600439                       # The number of ROB writes (Count)
system.cpu5.thread_0.numInsts                12810305                       # Number of Instructions committed (Count)
system.cpu5.thread_0.numOps                  22760346                       # Number of Ops committed (Count)
system.cpu5.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu6.numCycles                       140097808                       # Number of cpu cycles simulated (Cycle)
system.cpu6.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu6.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu6.instsAdded                       46592634                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu6.nonSpecInstsAdded                     302                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu6.instsIssued                      46765616                       # Number of instructions issued (Count)
system.cpu6.squashedInstsIssued                   191                       # Number of squashed instructions issued (Count)
system.cpu6.squashedInstsExamined            23886282                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu6.squashedOperandsExamined            23816                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu6.squashedNonSpecRemoved                169                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu6.numIssuedDist::samples          140090673                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::mean              0.333824                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::stdev             1.282904                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::0                127415617     90.95%     90.95% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::1                  3263069      2.33%     93.28% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::2                  2408579      1.72%     95.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::3                   996372      0.71%     95.71% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::4                  1228241      0.88%     96.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::5                  1405609      1.00%     97.59% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::6                  1045657      0.75%     98.34% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::7                  1138910      0.81%     99.15% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::8                  1188619      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu6.numIssuedDist::total            140090673                       # Number of insts issued each cycle (Count)
system.cpu6.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntAlu                  24201      0.67%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntMult                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IntDiv                      0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatAdd                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCmp                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatCvt                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMult                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMultAcc                0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatDiv                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMisc                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatSqrt                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAdd                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAddAcc                  0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAlu                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCmp                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdCvt                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMisc                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMult                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdMultAcc                 0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShift                   0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShiftAcc                0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdDiv                     0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSqrt                    0      0.00%      0.67% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAdd            62303      1.74%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatAlu                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCmp                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatCvt                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatDiv                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMisc               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMult               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatMultAcc            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatSqrt               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAdd               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceAlu               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdReduceCmp               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAes                     0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdAesMix                  0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash                0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha1Hash2               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash              0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdSha256Hash2             0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma2               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdShaSigma3               0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::SimdPredAlu                 0      0.00%      2.41% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemRead                375072     10.45%     12.86% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::MemWrite               874894     24.38%     37.25% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemRead          1938882     54.04%     91.29% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::FloatMemWrite          312519      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu6.statIssuedInstType_0::No_OpClass      2750218      5.88%      5.88% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntAlu     20317197     43.44%     49.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntMult           26      0.00%     49.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IntDiv          282      0.00%     49.33% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatAdd       625049      1.34%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCmp            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatCvt            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMult            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatDiv            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMisc            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatSqrt            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAdd            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAlu            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCmp            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdCvt            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMisc            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMult            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShift            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdDiv            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSqrt            0      0.00%     50.66% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAdd      1125013      2.41%     53.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.07% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMult      1000000      2.14%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAes            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdAesMix            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.21% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemRead      1896631      4.06%     59.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::MemWrite      3125225      6.68%     65.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemRead      8301631     17.75%     83.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::FloatMemWrite      7624344     16.30%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu6.statIssuedInstType_0::total      46765616                       # Number of instructions issued per FU type, per thread (Count)
system.cpu6.issueRate                        0.333807                       # Inst issue rate ((Count/Cycle))
system.cpu6.fuBusy                            3587871                       # FU busy when requested (Count)
system.cpu6.fuBusyRate                       0.076720                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu6.intInstQueueReads               193521978                       # Number of integer instruction queue reads (Count)
system.cpu6.intInstQueueWrites               39729281                       # Number of integer instruction queue writes (Count)
system.cpu6.intInstQueueWakeupAccesses       23338439                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu6.fpInstQueueReads                 43687984                       # Number of floating instruction queue reads (Count)
system.cpu6.fpInstQueueWrites                30749942                       # Number of floating instruction queue writes (Count)
system.cpu6.fpInstQueueWakeupAccesses        20498553                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu6.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu6.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu6.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu6.intAluAccesses                   24591394                       # Number of integer alu accesses (Count)
system.cpu6.fpAluAccesses                    23011875                       # Number of floating point alu accesses (Count)
system.cpu6.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu6.numInsts                         46764820                       # Number of executed instructions (Count)
system.cpu6.numLoadInsts                     10198128                       # Number of load instructions executed (Count)
system.cpu6.numSquashedInsts                      791                       # Number of squashed instructions skipped in execute (Count)
system.cpu6.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu6.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu6.numRefs                          20947582                       # Number of memory reference insts executed (Count)
system.cpu6.numBranches                       2278569                       # Number of branches executed (Count)
system.cpu6.numStoreInsts                    10749454                       # Number of stores executed (Count)
system.cpu6.numRate                          0.333801                       # Inst execution rate ((Count/Cycle))
system.cpu6.timesIdled                             55                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu6.idleCycles                           7135                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu6.quiesceCycles                     1209692                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu6.committedInsts                   12778955                       # Number of Instructions Simulated (Count)
system.cpu6.committedOps                     22706590                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu6.cpi                             10.963166                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu6.totalCpi                        10.963166                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu6.ipc                              0.091215                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu6.totalIpc                         0.091215                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu6.intRegfileReads                  38433334                       # Number of integer regfile reads (Count)
system.cpu6.intRegfileWrites                 13761780                       # Number of integer regfile writes (Count)
system.cpu6.fpRegfileReads                   17999377                       # Number of floating regfile reads (Count)
system.cpu6.fpRegfileWrites                  12874336                       # Number of floating regfile writes (Count)
system.cpu6.ccRegfileReads                   11391829                       # number of cc regfile reads (Count)
system.cpu6.ccRegfileWrites                  12422082                       # number of cc regfile writes (Count)
system.cpu6.miscRegfileReads                 25505578                       # number of misc regfile reads (Count)
system.cpu6.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu6.MemDepUnit__0.insertedLoads      10021585                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.insertedStores     10750630                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__0.conflictingLoads       125613                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__0.conflictingStores       125759                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu6.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu6.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu6.branchPred.lookups                2655276                       # Number of BP lookups (Count)
system.cpu6.branchPred.condPredicted          2654174                       # Number of conditional branches predicted (Count)
system.cpu6.branchPred.condIncorrect              274                       # Number of conditional branches incorrect (Count)
system.cpu6.branchPred.BTBLookups             2133559                       # Number of BTB lookups (Count)
system.cpu6.branchPred.BTBHits                2133451                       # Number of BTB hits (Count)
system.cpu6.branchPred.BTBHitRatio           0.999949                       # BTB Hit Ratio (Ratio)
system.cpu6.branchPred.RASUsed                    307                       # Number of times the RAS was used to get a target. (Count)
system.cpu6.branchPred.RASIncorrect                 5                       # Number of incorrect RAS predictions. (Count)
system.cpu6.branchPred.indirectLookups            344                       # Number of indirect predictor lookups. (Count)
system.cpu6.branchPred.indirectHits                40                       # Number of indirect target hits. (Count)
system.cpu6.branchPred.indirectMisses             304                       # Number of indirect misses. (Count)
system.cpu6.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu6.commit.commitSquashedInsts       21134058                       # The number of squashed insts skipped by commit (Count)
system.cpu6.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu6.commit.branchMispredicts              236                       # The number of times a branch was mispredicted (Count)
system.cpu6.commit.numCommittedDist::samples    137276723                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::mean     0.165407                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::stdev     0.925811                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::0      131048968     95.46%     95.46% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::1        1993121      1.45%     96.92% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::2         620231      0.45%     97.37% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::3         556507      0.41%     97.77% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::4        1028739      0.75%     98.52% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::5         625412      0.46%     98.98% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::6          14562      0.01%     98.99% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::7         639366      0.47%     99.45% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::8         749817      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu6.commit.numCommittedDist::total    137276723                       # Number of insts commited each cycle (Count)
system.cpu6.commit.instsCommitted            12778955                       # Number of instructions committed (Count)
system.cpu6.commit.opsCommitted              22706590                       # Number of ops (including micro ops) committed (Count)
system.cpu6.commit.memRefs                    6520987                       # Number of memory references committed (Count)
system.cpu6.commit.loads                      3770629                       # Number of loads committed (Count)
system.cpu6.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu6.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu6.commit.branches                   1652808                       # Number of branches committed (Count)
system.cpu6.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu6.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu6.commit.integer                   17436561                       # Number of committed integer instructions. (Count)
system.cpu6.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu6.commit.committedInstType_0::No_OpClass          100      0.00%      0.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntAlu     13435197     59.17%     59.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntMult           26      0.00%     59.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IntDiv          270      0.00%     59.17% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatAdd       625010      2.75%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCmp            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatCvt            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMult            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatDiv            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMisc            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatSqrt            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAdd            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAlu            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCmp            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdCvt            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMisc            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMult            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShift            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdDiv            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSqrt            0      0.00%     61.92% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAdd      1125000      4.95%     66.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.88% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMult      1000000      4.40%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAes            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdAesMix            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.28% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemRead       645603      2.84%     74.12% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::MemWrite       375342      1.65%     75.78% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemRead      3125026     13.76%     89.54% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::FloatMemWrite      2375016     10.46%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu6.commit.committedInstType_0::total     22706590                       # Class of committed instruction (Count)
system.cpu6.commit.commitEligibleSamples       749817                       # number cycles where commit BW limit reached (Cycle)
system.cpu6.dcache.demandHits::cpu6.data      8415201                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.demandHits::total          8415201                       # number of demand (read+write) hits (Count)
system.cpu6.dcache.overallHits::cpu6.data      9720264                       # number of overall hits (Count)
system.cpu6.dcache.overallHits::total         9720264                       # number of overall hits (Count)
system.cpu6.dcache.demandMisses::cpu6.data      2731185                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.demandMisses::total        2731185                       # number of demand (read+write) misses (Count)
system.cpu6.dcache.overallMisses::cpu6.data      2800972                       # number of overall misses (Count)
system.cpu6.dcache.overallMisses::total       2800972                       # number of overall misses (Count)
system.cpu6.dcache.demandMissLatency::cpu6.data 159570629457                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.demandMissLatency::total 159570629457                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::cpu6.data 159570629457                       # number of overall miss ticks (Tick)
system.cpu6.dcache.overallMissLatency::total 159570629457                       # number of overall miss ticks (Tick)
system.cpu6.dcache.demandAccesses::cpu6.data     11146386                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.demandAccesses::total     11146386                       # number of demand (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::cpu6.data     12521236                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.overallAccesses::total     12521236                       # number of overall (read+write) accesses (Count)
system.cpu6.dcache.demandMissRate::cpu6.data     0.245029                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.demandMissRate::total     0.245029                       # miss rate for demand accesses (Ratio)
system.cpu6.dcache.overallMissRate::cpu6.data     0.223698                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.overallMissRate::total     0.223698                       # miss rate for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMissLatency::cpu6.data 58425.419537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.demandAvgMissLatency::total 58425.419537                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::cpu6.data 56969.733884                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMissLatency::total 56969.733884                       # average overall miss latency ((Tick/Count))
system.cpu6.dcache.blockedCycles::no_mshrs     26916912                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu6.dcache.blockedCauses::no_mshrs       237767                       # number of times access was blocked (Count)
system.cpu6.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu6.dcache.avgBlocked::no_mshrs    113.207098                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dcache.writebacks::writebacks       312430                       # number of writebacks (Count)
system.cpu6.dcache.writebacks::total           312430                       # number of writebacks (Count)
system.cpu6.dcache.demandMshrHits::cpu6.data      2105770                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.demandMshrHits::total      2105770                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::cpu6.data      2105770                       # number of overall MSHR hits (Count)
system.cpu6.dcache.overallMshrHits::total      2105770                       # number of overall MSHR hits (Count)
system.cpu6.dcache.demandMshrMisses::cpu6.data       625415                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.demandMshrMisses::total       625415                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::cpu6.data       687911                       # number of overall MSHR misses (Count)
system.cpu6.dcache.overallMshrMisses::total       687911                       # number of overall MSHR misses (Count)
system.cpu6.dcache.demandMshrMissLatency::cpu6.data  74565897707                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissLatency::total  74565897707                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::cpu6.data  80027968707                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.overallMshrMissLatency::total  80027968707                       # number of overall MSHR miss ticks (Tick)
system.cpu6.dcache.demandMshrMissRate::cpu6.data     0.056109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.demandMshrMissRate::total     0.056109                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::cpu6.data     0.054940                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.overallMshrMissRate::total     0.054940                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.dcache.demandAvgMshrMissLatency::cpu6.data 119226.270088                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.demandAvgMshrMissLatency::total 119226.270088                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::cpu6.data 116334.771078                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.overallAvgMshrMissLatency::total 116334.771078                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.dcache.replacements                686757                       # number of replacements (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::cpu6.data            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.hits::total            1                       # number of LockedRMWReadReq hits (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::cpu6.data           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.misses::total           42                       # number of LockedRMWReadReq misses (Count)
system.cpu6.dcache.LockedRMWReadReq.missLatency::cpu6.data      2245250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.missLatency::total      2245250                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.accesses::cpu6.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWReadReq.missRate::cpu6.data     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.missRate::total     0.976744                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::cpu6.data 53458.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMissLatency::total 53458.333333                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::cpu6.data           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMisses::total           42                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::cpu6.data      4551500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissLatency::total      4551500                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::cpu6.data     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.mshrMissRate::total     0.976744                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu6.data 108369.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWReadReq.avgMshrMissLatency::total 108369.047619                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.LockedRMWWriteReq.hits::cpu6.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::cpu6.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.hits::cpu6.data      6211814                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.hits::total        6211814                       # number of ReadReq hits (Count)
system.cpu6.dcache.ReadReq.misses::cpu6.data      2434241                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.misses::total      2434241                       # number of ReadReq misses (Count)
system.cpu6.dcache.ReadReq.missLatency::cpu6.data 129834047250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.missLatency::total 129834047250                       # number of ReadReq miss ticks (Tick)
system.cpu6.dcache.ReadReq.accesses::cpu6.data      8646055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.accesses::total      8646055                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.dcache.ReadReq.missRate::cpu6.data     0.281544                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.missRate::total     0.281544                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMissLatency::cpu6.data 53336.562506                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMissLatency::total 53336.562506                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.mshrHits::cpu6.data      2105770                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrHits::total      2105770                       # number of ReadReq MSHR hits (Count)
system.cpu6.dcache.ReadReq.mshrMisses::cpu6.data       328471                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMisses::total       328471                       # number of ReadReq MSHR misses (Count)
system.cpu6.dcache.ReadReq.mshrMissLatency::cpu6.data  44977787500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissLatency::total  44977787500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.dcache.ReadReq.mshrMissRate::cpu6.data     0.037991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.mshrMissRate::total     0.037991                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.dcache.ReadReq.avgMshrMissLatency::cpu6.data 136930.771666                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.ReadReq.avgMshrMissLatency::total 136930.771666                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.hits::cpu6.data      1305063                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.hits::total      1305063                       # number of SoftPFReq hits (Count)
system.cpu6.dcache.SoftPFReq.misses::cpu6.data        69787                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.misses::total        69787                       # number of SoftPFReq misses (Count)
system.cpu6.dcache.SoftPFReq.accesses::cpu6.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu6.dcache.SoftPFReq.missRate::cpu6.data     0.050760                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.missRate::total     0.050760                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMisses::cpu6.data        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMisses::total        62496                       # number of SoftPFReq MSHR misses (Count)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::cpu6.data   5462071000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissLatency::total   5462071000                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu6.dcache.SoftPFReq.mshrMissRate::cpu6.data     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.mshrMissRate::total     0.045457                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::cpu6.data 87398.729519                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.SoftPFReq.avgMshrMissLatency::total 87398.729519                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.hits::cpu6.data      2203387                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.hits::total       2203387                       # number of WriteReq hits (Count)
system.cpu6.dcache.WriteReq.misses::cpu6.data       296944                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.misses::total       296944                       # number of WriteReq misses (Count)
system.cpu6.dcache.WriteReq.missLatency::cpu6.data  29736582207                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.missLatency::total  29736582207                       # number of WriteReq miss ticks (Tick)
system.cpu6.dcache.WriteReq.accesses::cpu6.data      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.accesses::total      2500331                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu6.dcache.WriteReq.missRate::cpu6.data     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.missRate::total     0.118762                       # miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMissLatency::cpu6.data 100142.054418                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMissLatency::total 100142.054418                       # average WriteReq miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.mshrMisses::cpu6.data       296944                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMisses::total       296944                       # number of WriteReq MSHR misses (Count)
system.cpu6.dcache.WriteReq.mshrMissLatency::cpu6.data  29588110207                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissLatency::total  29588110207                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu6.dcache.WriteReq.mshrMissRate::cpu6.data     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.mshrMissRate::total     0.118762                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu6.dcache.WriteReq.avgMshrMissLatency::cpu6.data 99642.054418                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.WriteReq.avgMshrMissLatency::total 99642.054418                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu6.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dcache.tags.tagsInUse         1015.987423                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dcache.tags.totalRefs            10408263                       # Total number of references to valid blocks. (Count)
system.cpu6.dcache.tags.sampledRefs            687924                       # Sample count of references to valid blocks. (Count)
system.cpu6.dcache.tags.avgRefs             15.129961                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dcache.tags.warmupTick          302433750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dcache.tags.occupancies::cpu6.data  1015.987423                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.dcache.tags.avgOccs::cpu6.data     0.992175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.avgOccs::total       0.992175                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu6.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu6.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.dcache.tags.tagAccesses          25730568                       # Number of tag accesses (Count)
system.cpu6.dcache.tags.dataAccesses         25730568                       # Number of data accesses (Count)
system.cpu6.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.decode.idleCycles                 1250102                       # Number of cycles decode is idle (Cycle)
system.cpu6.decode.blockedCycles            131923641                       # Number of cycles decode is blocked (Cycle)
system.cpu6.decode.runCycles                  5361853                       # Number of cycles decode is running (Cycle)
system.cpu6.decode.unblockCycles              1304828                       # Number of cycles decode is unblocking (Cycle)
system.cpu6.decode.squashCycles                250249                       # Number of cycles decode is squashing (Cycle)
system.cpu6.decode.branchResolved             1883347                       # Number of times decode resolved a branch (Count)
system.cpu6.decode.branchMispred                   40                       # Number of times decode detected a branch misprediction (Count)
system.cpu6.decode.decodedInsts              49221209                       # Number of instructions handled by decode (Count)
system.cpu6.decode.squashedInsts                  218                       # Number of squashed instructions handled by decode (Count)
system.cpu6.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.fetch.icacheStallCycles           3260901                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu6.fetch.insts                      27412681                       # Number of instructions fetch has processed (Count)
system.cpu6.fetch.branches                    2655276                       # Number of branches that fetch encountered (Count)
system.cpu6.fetch.predictedBranches           2133798                       # Number of branches that fetch has predicted taken (Count)
system.cpu6.fetch.cycles                    136579383                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu6.fetch.squashCycles                 500578                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu6.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu6.fetch.pendingTrapStallCycles           97                       # Number of stall cycles due to pending traps (Cycle)
system.cpu6.fetch.cacheLines                  3196327                       # Number of cache lines fetched (Count)
system.cpu6.fetch.icacheSquashes                   96                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu6.fetch.nisnDist::samples         140090673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::mean             0.421855                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::stdev            1.676325                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::0               130893550     93.43%     93.43% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::1                  119619      0.09%     93.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::2                  632316      0.45%     93.97% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::3                  401879      0.29%     94.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::4                  919794      0.66%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::5                  250018      0.18%     95.09% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::6                 1297833      0.93%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::7                  813499      0.58%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::8                 4762165      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.nisnDist::total           140090673                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu6.fetch.branchRate                 0.018953                       # Number of branch fetches per cycle (Ratio)
system.cpu6.fetch.rate                       0.195668                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu6.icache.demandHits::cpu6.inst      3196226                       # number of demand (read+write) hits (Count)
system.cpu6.icache.demandHits::total          3196226                       # number of demand (read+write) hits (Count)
system.cpu6.icache.overallHits::cpu6.inst      3196226                       # number of overall hits (Count)
system.cpu6.icache.overallHits::total         3196226                       # number of overall hits (Count)
system.cpu6.icache.demandMisses::cpu6.inst          101                       # number of demand (read+write) misses (Count)
system.cpu6.icache.demandMisses::total            101                       # number of demand (read+write) misses (Count)
system.cpu6.icache.overallMisses::cpu6.inst          101                       # number of overall misses (Count)
system.cpu6.icache.overallMisses::total           101                       # number of overall misses (Count)
system.cpu6.icache.demandMissLatency::cpu6.inst      4208250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.demandMissLatency::total      4208250                       # number of demand (read+write) miss ticks (Tick)
system.cpu6.icache.overallMissLatency::cpu6.inst      4208250                       # number of overall miss ticks (Tick)
system.cpu6.icache.overallMissLatency::total      4208250                       # number of overall miss ticks (Tick)
system.cpu6.icache.demandAccesses::cpu6.inst      3196327                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.demandAccesses::total      3196327                       # number of demand (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::cpu6.inst      3196327                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.overallAccesses::total      3196327                       # number of overall (read+write) accesses (Count)
system.cpu6.icache.demandMissRate::cpu6.inst     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.demandMissRate::total     0.000032                       # miss rate for demand accesses (Ratio)
system.cpu6.icache.overallMissRate::cpu6.inst     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.overallMissRate::total     0.000032                       # miss rate for overall accesses (Ratio)
system.cpu6.icache.demandAvgMissLatency::cpu6.inst 41665.841584                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.demandAvgMissLatency::total 41665.841584                       # average overall miss latency in ticks ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::cpu6.inst 41665.841584                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMissLatency::total 41665.841584                       # average overall miss latency ((Tick/Count))
system.cpu6.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu6.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu6.icache.demandMshrHits::cpu6.inst           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.demandMshrHits::total           21                       # number of demand (read+write) MSHR hits (Count)
system.cpu6.icache.overallMshrHits::cpu6.inst           21                       # number of overall MSHR hits (Count)
system.cpu6.icache.overallMshrHits::total           21                       # number of overall MSHR hits (Count)
system.cpu6.icache.demandMshrMisses::cpu6.inst           80                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.demandMshrMisses::total           80                       # number of demand (read+write) MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::cpu6.inst           80                       # number of overall MSHR misses (Count)
system.cpu6.icache.overallMshrMisses::total           80                       # number of overall MSHR misses (Count)
system.cpu6.icache.demandMshrMissLatency::cpu6.inst      3084750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissLatency::total      3084750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::cpu6.inst      3084750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.overallMshrMissLatency::total      3084750                       # number of overall MSHR miss ticks (Tick)
system.cpu6.icache.demandMshrMissRate::cpu6.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::cpu6.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu6.icache.demandAvgMshrMissLatency::cpu6.inst 38559.375000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.demandAvgMshrMissLatency::total 38559.375000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::cpu6.inst 38559.375000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.overallAvgMshrMissLatency::total 38559.375000                       # average overall mshr miss latency ((Tick/Count))
system.cpu6.icache.replacements                     2                       # number of replacements (Count)
system.cpu6.icache.ReadReq.hits::cpu6.inst      3196226                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.hits::total        3196226                       # number of ReadReq hits (Count)
system.cpu6.icache.ReadReq.misses::cpu6.inst          101                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.misses::total          101                       # number of ReadReq misses (Count)
system.cpu6.icache.ReadReq.missLatency::cpu6.inst      4208250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.missLatency::total      4208250                       # number of ReadReq miss ticks (Tick)
system.cpu6.icache.ReadReq.accesses::cpu6.inst      3196327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.accesses::total      3196327                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu6.icache.ReadReq.missRate::cpu6.inst     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.missRate::total     0.000032                       # miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMissLatency::cpu6.inst 41665.841584                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMissLatency::total 41665.841584                       # average ReadReq miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.mshrHits::cpu6.inst           21                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrHits::total           21                       # number of ReadReq MSHR hits (Count)
system.cpu6.icache.ReadReq.mshrMisses::cpu6.inst           80                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMisses::total           80                       # number of ReadReq MSHR misses (Count)
system.cpu6.icache.ReadReq.mshrMissLatency::cpu6.inst      3084750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissLatency::total      3084750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu6.icache.ReadReq.mshrMissRate::cpu6.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu6.icache.ReadReq.avgMshrMissLatency::cpu6.inst 38559.375000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.ReadReq.avgMshrMissLatency::total 38559.375000                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu6.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.icache.tags.tagsInUse           66.845517                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.icache.tags.totalRefs             3196306                       # Total number of references to valid blocks. (Count)
system.cpu6.icache.tags.sampledRefs                80                       # Sample count of references to valid blocks. (Count)
system.cpu6.icache.tags.avgRefs          39953.825000                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.icache.tags.warmupTick          302429750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.icache.tags.occupancies::cpu6.inst    66.845517                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu6.icache.tags.avgOccs::cpu6.inst     0.130558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.avgOccs::total       0.130558                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu6.icache.tags.occupanciesTaskId::1024           73                       # Occupied blocks per task id (Count)
system.cpu6.icache.tags.ageTaskId_1024::4           73                       # Occupied blocks per task id, per block age (Count)
system.cpu6.icache.tags.ratioOccsTaskId::1024     0.142578                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu6.icache.tags.tagAccesses           6392734                       # Number of tag accesses (Count)
system.cpu6.icache.tags.dataAccesses          6392734                       # Number of data accesses (Count)
system.cpu6.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu6.iew.squashCycles                   250249                       # Number of cycles IEW is squashing (Cycle)
system.cpu6.iew.blockCycles                   2655320                       # Number of cycles IEW is blocking (Cycle)
system.cpu6.iew.unblockCycles                13179458                       # Number of cycles IEW is unblocking (Cycle)
system.cpu6.iew.dispatchedInsts              46592936                       # Number of instructions dispatched to IQ (Count)
system.cpu6.iew.dispSquashedInsts                   2                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu6.iew.dispLoadInsts                10021585                       # Number of dispatched load instructions (Count)
system.cpu6.iew.dispStoreInsts               10750630                       # Number of dispatched store instructions (Count)
system.cpu6.iew.dispNonSpecInsts                   86                       # Number of dispatched non-speculative instructions (Count)
system.cpu6.iew.iqFullEvents                     1550                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu6.iew.lsqFullEvents                13225601                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu6.iew.memOrderViolationEvents             5                       # Number of memory order violations (Count)
system.cpu6.iew.predictedTakenIncorrect           155                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu6.iew.predictedNotTakenIncorrect          208                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu6.iew.branchMispredicts                 363                       # Number of branch mispredicts detected at execute (Count)
system.cpu6.iew.instsToCommit                46587010                       # Cumulative count of insts sent to commit (Count)
system.cpu6.iew.writebackCount               43836992                       # Cumulative count of insts written-back (Count)
system.cpu6.iew.producerInst                 23917564                       # Number of instructions producing a value (Count)
system.cpu6.iew.consumerInst                 30219975                       # Number of instructions consuming a value (Count)
system.cpu6.iew.wbRate                       0.312903                       # Insts written-back per cycle ((Count/Cycle))
system.cpu6.iew.wbFanout                     0.791449                       # Average fanout of values written-back ((Count/Count))
system.cpu6.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu6.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu6.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu6.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu6.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu6.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu6.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu6.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu6.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu6.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu6.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu6.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.lsq0.forwLoads                         74                       # Number of loads that had data forwarded from stores (Count)
system.cpu6.lsq0.squashedLoads                6250946                       # Number of loads squashed (Count)
system.cpu6.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu6.lsq0.memOrderViolation                  5                       # Number of memory ordering violations (Count)
system.cpu6.lsq0.squashedStores               8000272                       # Number of stores squashed (Count)
system.cpu6.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu6.lsq0.blockedByCache                149025                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu6.lsq0.loadToUse::samples           3645637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::mean           150.166899                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::stdev          205.603384                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::0-9               1260534     34.58%     34.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::10-19              266755      7.32%     41.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::20-29               21375      0.59%     42.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::30-39               59206      1.62%     44.10% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::40-49               33982      0.93%     45.04% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::50-59               90179      2.47%     47.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::60-69               40886      1.12%     48.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::70-79              100355      2.75%     51.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::80-89               35901      0.98%     52.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::90-99               90708      2.49%     54.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::100-109             34493      0.95%     55.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::110-119             88894      2.44%     58.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::120-129             35196      0.97%     59.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::130-139             89904      2.47%     61.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::140-149             35263      0.97%     62.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::150-159             88884      2.44%     65.08% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::160-169             34180      0.94%     66.02% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::170-179             85063      2.33%     68.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::180-189             32758      0.90%     69.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::190-199             81323      2.23%     71.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::200-209             31980      0.88%     72.36% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::210-219             77526      2.13%     74.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::220-229             29737      0.82%     75.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::230-239             70994      1.95%     77.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::240-249             26777      0.73%     77.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::250-259             63454      1.74%     79.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::260-269             24820      0.68%     80.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::270-279             59474      1.63%     82.03% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::280-289             24896      0.68%     82.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::290-299             58358      1.60%     84.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::overflows          571782     15.68%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::max_value            2041                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.lsq0.loadToUse::total             3645637                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu6.mmu.dtb.rdAccesses               10021082                       # TLB accesses on read requests (Count)
system.cpu6.mmu.dtb.wrAccesses               10749454                       # TLB accesses on write requests (Count)
system.cpu6.mmu.dtb.rdMisses                     6264                       # TLB misses on read requests (Count)
system.cpu6.mmu.dtb.wrMisses                     4670                       # TLB misses on write requests (Count)
system.cpu6.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu6.mmu.itb.wrAccesses                3196343                       # TLB accesses on write requests (Count)
system.cpu6.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu6.mmu.itb.wrMisses                       31                       # TLB misses on write requests (Count)
system.cpu6.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu6.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::mean  13772153750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::min_value  13772153750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::max_value  13772153750                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::ON  35326875000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.power_state.pwrStateResidencyTicks::CLK_GATED  13772153750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu6.rename.squashCycles                250249                       # Number of cycles rename is squashing (Cycle)
system.cpu6.rename.idleCycles                 1929000                       # Number of cycles rename is idle (Cycle)
system.cpu6.rename.blockCycles               21251024                       # Number of cycles rename is blocking (Cycle)
system.cpu6.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu6.rename.runCycles                  5794086                       # Number of cycles rename is running (Cycle)
system.cpu6.rename.unblockCycles            110865993                       # Number of cycles rename is unblocking (Cycle)
system.cpu6.rename.renamedInsts              46720328                       # Number of instructions processed by rename (Count)
system.cpu6.rename.ROBFullEvents               234429                       # Number of times rename has blocked due to ROB full (Count)
system.cpu6.rename.IQFullEvents               2753663                       # Number of times rename has blocked due to IQ full (Count)
system.cpu6.rename.LQFullEvents                  3071                       # Number of times rename has blocked due to LQ full (Count)
system.cpu6.rename.SQFullEvents             110466777                       # Number of times rename has blocked due to SQ full (Count)
system.cpu6.rename.renamedOperands           61356600                       # Number of destination operands rename has renamed (Count)
system.cpu6.rename.lookups                  146081051                       # Number of register rename lookups that rename has made (Count)
system.cpu6.rename.intLookups                38329184                       # Number of integer rename lookups (Count)
system.cpu6.rename.fpLookups                 18063064                       # Number of floating rename lookups (Count)
system.cpu6.rename.committedMaps             36334760                       # Number of HB maps that are committed (Count)
system.cpu6.rename.undoneMaps                25021711                       # Number of HB maps that are undone due to squashing (Count)
system.cpu6.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu6.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu6.rename.skidInsts                 10220022                       # count of insts added to the skid buffer (Count)
system.cpu6.rob.reads                       177117450                       # The number of ROB reads (Count)
system.cpu6.rob.writes                       90495365                       # The number of ROB writes (Count)
system.cpu6.thread_0.numInsts                12778955                       # Number of Instructions committed (Count)
system.cpu6.thread_0.numOps                  22706590                       # Number of Ops committed (Count)
system.cpu6.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu7.numCycles                       140089749                       # Number of cpu cycles simulated (Cycle)
system.cpu7.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu7.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu7.instsAdded                       46540664                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu7.nonSpecInstsAdded                     293                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu7.instsIssued                      46728278                       # Number of instructions issued (Count)
system.cpu7.squashedInstsIssued                   173                       # Number of squashed instructions issued (Count)
system.cpu7.squashedInstsExamined            23886601                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu7.squashedOperandsExamined            24398                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu7.squashedNonSpecRemoved                160                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu7.numIssuedDist::samples          140082360                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::mean              0.333577                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::stdev             1.282214                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::underflows               0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::0                127410590     90.95%     90.95% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::1                  3260903      2.33%     93.28% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::2                  2414845      1.72%     95.01% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::3                   995849      0.71%     95.72% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::4                  1231655      0.88%     96.60% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::5                  1399276      1.00%     97.59% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::6                  1046153      0.75%     98.34% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::7                  1134492      0.81%     99.15% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::8                  1188597      0.85%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::overflows                0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::min_value                0                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::max_value                8                       # Number of insts issued each cycle (Count)
system.cpu7.numIssuedDist::total            140082360                       # Number of insts issued each cycle (Count)
system.cpu7.statFuBusy::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntAlu                  22703      0.63%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntMult                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IntDiv                      0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatAdd                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCmp                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatCvt                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMult                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMultAcc                0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatDiv                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMisc                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatSqrt                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAdd                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAddAcc                  0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAlu                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCmp                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdCvt                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMisc                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMult                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdMultAcc                 0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShift                   0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShiftAcc                0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdDiv                     0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSqrt                    0      0.00%      0.63% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAdd            62359      1.74%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatAlu                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCmp                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatCvt                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatDiv                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMisc               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMult               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatMultAcc            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatSqrt               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAdd               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceAlu               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdReduceCmp               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceAdd            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdFloatReduceCmp            0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAes                     0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdAesMix                  0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash                0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha1Hash2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash              0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdSha256Hash2             0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma2               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdShaSigma3               0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::SimdPredAlu                 0      0.00%      2.37% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemRead                375050     10.45%     12.82% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::MemWrite               874886     24.39%     37.21% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemRead          1940206     54.08%     91.29% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::FloatMemWrite          312515      8.71%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statFuBusy::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu7.statIssuedInstType_0::No_OpClass      2750231      5.89%      5.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntAlu     20269412     43.38%     49.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntMult           26      0.00%     49.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IntDiv          270      0.00%     49.26% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatAdd       625049      1.34%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCmp            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatCvt            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMult            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMultAcc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatDiv            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMisc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatSqrt            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAdd            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAddAcc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAlu            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCmp            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdCvt            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMisc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMult            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdMultAcc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShift            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShiftAcc            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdDiv            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSqrt            0      0.00%     50.60% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAdd      1125013      2.41%     53.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatAlu            0      0.00%     53.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCmp            0      0.00%     53.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatCvt            0      0.00%     53.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatDiv            0      0.00%     53.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMisc            0      0.00%     53.01% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMult      1000000      2.14%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAdd            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceAlu            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdReduceCmp            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAes            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdAesMix            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma2            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdShaSigma3            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::SimdPredAlu            0      0.00%     55.15% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemRead      1892289      4.05%     59.20% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::MemWrite      3125239      6.69%     65.89% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemRead      8316392     17.80%     83.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::FloatMemWrite      7624357     16.32%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu7.statIssuedInstType_0::total      46728278                       # Number of instructions issued per FU type, per thread (Count)
system.cpu7.issueRate                        0.333560                       # Inst issue rate ((Count/Cycle))
system.cpu7.fuBusy                            3587719                       # FU busy when requested (Count)
system.cpu7.fuBusyRate                       0.076778                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu7.intInstQueueReads               193409267                       # Number of integer instruction queue reads (Count)
system.cpu7.intInstQueueWrites               39677598                       # Number of integer instruction queue writes (Count)
system.cpu7.intInstQueueWakeupAccesses       23286289                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu7.fpInstQueueReads                 43717536                       # Number of floating instruction queue reads (Count)
system.cpu7.fpInstQueueWrites                30749964                       # Number of floating instruction queue writes (Count)
system.cpu7.fpInstQueueWakeupAccesses        20498583                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu7.vecInstQueueReads                       0                       # Number of vector instruction queue reads (Count)
system.cpu7.vecInstQueueWrites                      0                       # Number of vector instruction queue writes (Count)
system.cpu7.vecInstQueueWakeupAccesses              0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu7.intAluAccesses                   24539111                       # Number of integer alu accesses (Count)
system.cpu7.fpAluAccesses                    23026655                       # Number of floating point alu accesses (Count)
system.cpu7.vecAluAccesses                          0                       # Number of vector alu accesses (Count)
system.cpu7.numInsts                         46727476                       # Number of executed instructions (Count)
system.cpu7.numLoadInsts                     10208550                       # Number of load instructions executed (Count)
system.cpu7.numSquashedInsts                      797                       # Number of squashed instructions skipped in execute (Count)
system.cpu7.numSwp                                  0                       # Number of swp insts executed (Count)
system.cpu7.numNop                                  0                       # Number of nop insts executed (Count)
system.cpu7.numRefs                          20958033                       # Number of memory reference insts executed (Count)
system.cpu7.numBranches                       2269833                       # Number of branches executed (Count)
system.cpu7.numStoreInsts                    10749483                       # Number of stores executed (Count)
system.cpu7.numRate                          0.333554                       # Inst execution rate ((Count/Cycle))
system.cpu7.timesIdled                             52                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu7.idleCycles                           7389                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu7.quiesceCycles                     1217752                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.cpu7.committedInsts                   12748451                       # Number of Instructions Simulated (Count)
system.cpu7.committedOps                     22654292                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu7.cpi                             10.988766                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu7.totalCpi                        10.988766                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu7.ipc                              0.091002                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu7.totalIpc                         0.091002                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu7.intRegfileReads                  38400115                       # Number of integer regfile reads (Count)
system.cpu7.intRegfileWrites                 13731400                       # Number of integer regfile writes (Count)
system.cpu7.fpRegfileReads                   17999389                       # Number of floating regfile reads (Count)
system.cpu7.fpRegfileWrites                  12874348                       # Number of floating regfile writes (Count)
system.cpu7.ccRegfileReads                   11348142                       # number of cc regfile reads (Count)
system.cpu7.ccRegfileWrites                  12395900                       # number of cc regfile writes (Count)
system.cpu7.miscRegfileReads                 25498660                       # number of misc regfile reads (Count)
system.cpu7.miscRegfileWrites                       1                       # number of misc regfile writes (Count)
system.cpu7.MemDepUnit__0.insertedLoads      10017331                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.insertedStores     10750709                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__0.conflictingLoads       125613                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__0.conflictingStores       125783                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__1.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__2.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.MemDepUnit__3.insertedLoads             0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu7.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu7.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu7.branchPred.lookups                2646606                       # Number of BP lookups (Count)
system.cpu7.branchPred.condPredicted          2645405                       # Number of conditional branches predicted (Count)
system.cpu7.branchPred.condIncorrect              282                       # Number of conditional branches incorrect (Count)
system.cpu7.branchPred.BTBLookups             2129086                       # Number of BTB lookups (Count)
system.cpu7.branchPred.BTBHits                2128969                       # Number of BTB hits (Count)
system.cpu7.branchPred.BTBHitRatio           0.999945                       # BTB Hit Ratio (Ratio)
system.cpu7.branchPred.RASUsed                    321                       # Number of times the RAS was used to get a target. (Count)
system.cpu7.branchPred.RASIncorrect                 2                       # Number of incorrect RAS predictions. (Count)
system.cpu7.branchPred.indirectLookups            399                       # Number of indirect predictor lookups. (Count)
system.cpu7.branchPred.indirectHits                43                       # Number of indirect target hits. (Count)
system.cpu7.branchPred.indirectMisses             356                       # Number of indirect misses. (Count)
system.cpu7.branchPred.indirectMispredicted           40                       # Number of mispredicted indirect branches. (Count)
system.cpu7.commit.commitSquashedInsts       21134331                       # The number of squashed insts skipped by commit (Count)
system.cpu7.commit.commitNonSpecStalls            133                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu7.commit.branchMispredicts              240                       # The number of times a branch was mispredicted (Count)
system.cpu7.commit.numCommittedDist::samples    137268356                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::mean     0.165037                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::stdev     0.924726                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::0      131048794     95.47%     95.47% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::1        1997356      1.46%     96.92% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::2         616746      0.45%     97.37% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::3         555390      0.40%     97.78% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::4        1028749      0.75%     98.53% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::5         621247      0.45%     98.98% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::6          14463      0.01%     98.99% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::7         635623      0.46%     99.45% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::8         749988      0.55%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu7.commit.numCommittedDist::total    137268356                       # Number of insts commited each cycle (Count)
system.cpu7.commit.instsCommitted            12748451                       # Number of instructions committed (Count)
system.cpu7.commit.opsCommitted              22654292                       # Number of ops (including micro ops) committed (Count)
system.cpu7.commit.memRefs                    6516630                       # Number of memory references committed (Count)
system.cpu7.commit.loads                      3766270                       # Number of loads committed (Count)
system.cpu7.commit.amos                             0                       # Number of atomic instructions committed (Count)
system.cpu7.commit.membars                         86                       # Number of memory barriers committed (Count)
system.cpu7.commit.branches                   1644090                       # Number of branches committed (Count)
system.cpu7.commit.vectorInstructions               0                       # Number of committed Vector instructions. (Count)
system.cpu7.commit.floating                  10250052                       # Number of committed floating point instructions. (Count)
system.cpu7.commit.integer                   17388621                       # Number of committed integer instructions. (Count)
system.cpu7.commit.functionCalls                  106                       # Number of function calls committed. (Count)
system.cpu7.commit.committedInstType_0::No_OpClass           99      0.00%      0.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntAlu     13387257     59.09%     59.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntMult           26      0.00%     59.09% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IntDiv          270      0.00%     59.10% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatAdd       625010      2.76%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCmp            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatCvt            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMult            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMultAcc            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatDiv            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMisc            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatSqrt            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAdd            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAddAcc            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAlu            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCmp            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdCvt            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMisc            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMult            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdMultAcc            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShift            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShiftAcc            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdDiv            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSqrt            0      0.00%     61.85% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAdd      1125000      4.97%     66.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatAlu            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCmp            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatCvt            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatDiv            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMisc            0      0.00%     66.82% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMult      1000000      4.41%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAdd            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceAlu            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdReduceCmp            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAes            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdAesMix            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma2            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdShaSigma3            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::SimdPredAlu            0      0.00%     71.23% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemRead       641244      2.83%     74.07% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::MemWrite       375344      1.66%     75.72% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemRead      3125026     13.79%     89.52% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::FloatMemWrite      2375016     10.48%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu7.commit.committedInstType_0::total     22654292                       # Class of committed instruction (Count)
system.cpu7.commit.commitEligibleSamples       749988                       # number cycles where commit BW limit reached (Cycle)
system.cpu7.dcache.demandHits::cpu7.data      8410340                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.demandHits::total          8410340                       # number of demand (read+write) hits (Count)
system.cpu7.dcache.overallHits::cpu7.data      9715900                       # number of overall hits (Count)
system.cpu7.dcache.overallHits::total         9715900                       # number of overall hits (Count)
system.cpu7.dcache.demandMisses::cpu7.data      2731703                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.demandMisses::total        2731703                       # number of demand (read+write) misses (Count)
system.cpu7.dcache.overallMisses::cpu7.data      2800993                       # number of overall misses (Count)
system.cpu7.dcache.overallMisses::total       2800993                       # number of overall misses (Count)
system.cpu7.dcache.demandMissLatency::cpu7.data 159098283688                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.demandMissLatency::total 159098283688                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::cpu7.data 159098283688                       # number of overall miss ticks (Tick)
system.cpu7.dcache.overallMissLatency::total 159098283688                       # number of overall miss ticks (Tick)
system.cpu7.dcache.demandAccesses::cpu7.data     11142043                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.demandAccesses::total     11142043                       # number of demand (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::cpu7.data     12516893                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.overallAccesses::total     12516893                       # number of overall (read+write) accesses (Count)
system.cpu7.dcache.demandMissRate::cpu7.data     0.245171                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.demandMissRate::total     0.245171                       # miss rate for demand accesses (Ratio)
system.cpu7.dcache.overallMissRate::cpu7.data     0.223777                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.overallMissRate::total     0.223777                       # miss rate for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMissLatency::cpu7.data 58241.428035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.demandAvgMissLatency::total 58241.428035                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::cpu7.data 56800.671650                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMissLatency::total 56800.671650                       # average overall miss latency ((Tick/Count))
system.cpu7.dcache.blockedCycles::no_mshrs     27260606                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCycles::no_targets           20                       # number of cycles access was blocked (Cycle)
system.cpu7.dcache.blockedCauses::no_mshrs       238940                       # number of times access was blocked (Count)
system.cpu7.dcache.blockedCauses::no_targets            1                       # number of times access was blocked (Count)
system.cpu7.dcache.avgBlocked::no_mshrs    114.089755                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.avgBlocked::no_targets           20                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dcache.writebacks::writebacks       312429                       # number of writebacks (Count)
system.cpu7.dcache.writebacks::total           312429                       # number of writebacks (Count)
system.cpu7.dcache.demandMshrHits::cpu7.data      2106285                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.demandMshrHits::total      2106285                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::cpu7.data      2106285                       # number of overall MSHR hits (Count)
system.cpu7.dcache.overallMshrHits::total      2106285                       # number of overall MSHR hits (Count)
system.cpu7.dcache.demandMshrMisses::cpu7.data       625418                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.demandMshrMisses::total       625418                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::cpu7.data       687916                       # number of overall MSHR misses (Count)
system.cpu7.dcache.overallMshrMisses::total       687916                       # number of overall MSHR misses (Count)
system.cpu7.dcache.demandMshrMissLatency::cpu7.data  74599862688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissLatency::total  74599862688                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::cpu7.data  80052952438                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.overallMshrMissLatency::total  80052952438                       # number of overall MSHR miss ticks (Tick)
system.cpu7.dcache.demandMshrMissRate::cpu7.data     0.056131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.demandMshrMissRate::total     0.056131                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::cpu7.data     0.054959                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.overallMshrMissRate::total     0.054959                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.dcache.demandAvgMshrMissLatency::cpu7.data 119280.005833                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.demandAvgMshrMissLatency::total 119280.005833                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::cpu7.data 116370.243515                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.overallAvgMshrMissLatency::total 116370.243515                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.dcache.replacements                686769                       # number of replacements (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::cpu7.data            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.hits::total            2                       # number of LockedRMWReadReq hits (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::cpu7.data           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.misses::total           41                       # number of LockedRMWReadReq misses (Count)
system.cpu7.dcache.LockedRMWReadReq.missLatency::cpu7.data      1980500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.missLatency::total      1980500                       # number of LockedRMWReadReq miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.accesses::cpu7.data           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.accesses::total           43                       # number of LockedRMWReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWReadReq.missRate::cpu7.data     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.missRate::total     0.953488                       # miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::cpu7.data 48304.878049                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMissLatency::total 48304.878049                       # average LockedRMWReadReq miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::cpu7.data           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMisses::total           41                       # number of LockedRMWReadReq MSHR misses (Count)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::cpu7.data      4037250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissLatency::total      4037250                       # number of LockedRMWReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::cpu7.data     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.mshrMissRate::total     0.953488                       # mshr miss rate for LockedRMWReadReq accesses (Ratio)
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::cpu7.data 98469.512195                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWReadReq.avgMshrMissLatency::total 98469.512195                       # average LockedRMWReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.LockedRMWWriteReq.hits::cpu7.data           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.hits::total           43                       # number of LockedRMWWriteReq hits (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::cpu7.data           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.LockedRMWWriteReq.accesses::total           43                       # number of LockedRMWWriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.hits::cpu7.data      6206949                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.hits::total        6206949                       # number of ReadReq hits (Count)
system.cpu7.dcache.ReadReq.misses::cpu7.data      2434761                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.misses::total      2434761                       # number of ReadReq misses (Count)
system.cpu7.dcache.ReadReq.missLatency::cpu7.data 129396887250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.missLatency::total 129396887250                       # number of ReadReq miss ticks (Tick)
system.cpu7.dcache.ReadReq.accesses::cpu7.data      8641710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.accesses::total      8641710                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.dcache.ReadReq.missRate::cpu7.data     0.281745                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.missRate::total     0.281745                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMissLatency::cpu7.data 53145.621788                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMissLatency::total 53145.621788                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.mshrHits::cpu7.data      2106285                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrHits::total      2106285                       # number of ReadReq MSHR hits (Count)
system.cpu7.dcache.ReadReq.mshrMisses::cpu7.data       328476                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMisses::total       328476                       # number of ReadReq MSHR misses (Count)
system.cpu7.dcache.ReadReq.mshrMissLatency::cpu7.data  45046937250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissLatency::total  45046937250                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.dcache.ReadReq.mshrMissRate::cpu7.data     0.038011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.mshrMissRate::total     0.038011                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.dcache.ReadReq.avgMshrMissLatency::cpu7.data 137139.204234                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.ReadReq.avgMshrMissLatency::total 137139.204234                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.hits::cpu7.data      1305560                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.hits::total      1305560                       # number of SoftPFReq hits (Count)
system.cpu7.dcache.SoftPFReq.misses::cpu7.data        69290                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.misses::total        69290                       # number of SoftPFReq misses (Count)
system.cpu7.dcache.SoftPFReq.accesses::cpu7.data      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.accesses::total      1374850                       # number of SoftPFReq accesses(hits+misses) (Count)
system.cpu7.dcache.SoftPFReq.missRate::cpu7.data     0.050398                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.missRate::total     0.050398                       # miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMisses::cpu7.data        62498                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMisses::total        62498                       # number of SoftPFReq MSHR misses (Count)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::cpu7.data   5453089750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissLatency::total   5453089750                       # number of SoftPFReq MSHR miss ticks (Tick)
system.cpu7.dcache.SoftPFReq.mshrMissRate::cpu7.data     0.045458                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.mshrMissRate::total     0.045458                       # mshr miss rate for SoftPFReq accesses (Ratio)
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::cpu7.data 87252.228071                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.SoftPFReq.avgMshrMissLatency::total 87252.228071                       # average SoftPFReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.hits::cpu7.data      2203391                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.hits::total       2203391                       # number of WriteReq hits (Count)
system.cpu7.dcache.WriteReq.misses::cpu7.data       296942                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.misses::total       296942                       # number of WriteReq misses (Count)
system.cpu7.dcache.WriteReq.missLatency::cpu7.data  29701396438                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.missLatency::total  29701396438                       # number of WriteReq miss ticks (Tick)
system.cpu7.dcache.WriteReq.accesses::cpu7.data      2500333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.accesses::total      2500333                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu7.dcache.WriteReq.missRate::cpu7.data     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.missRate::total     0.118761                       # miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMissLatency::cpu7.data 100024.235164                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMissLatency::total 100024.235164                       # average WriteReq miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.mshrMisses::cpu7.data       296942                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMisses::total       296942                       # number of WriteReq MSHR misses (Count)
system.cpu7.dcache.WriteReq.mshrMissLatency::cpu7.data  29552925438                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissLatency::total  29552925438                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu7.dcache.WriteReq.mshrMissRate::cpu7.data     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.mshrMissRate::total     0.118761                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu7.dcache.WriteReq.avgMshrMissLatency::cpu7.data 99524.235164                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.WriteReq.avgMshrMissLatency::total 99524.235164                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu7.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dcache.tags.tagsInUse         1015.968740                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dcache.tags.totalRefs            10403902                       # Total number of references to valid blocks. (Count)
system.cpu7.dcache.tags.sampledRefs            687930                       # Sample count of references to valid blocks. (Count)
system.cpu7.dcache.tags.avgRefs             15.123489                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dcache.tags.warmupTick          304448750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dcache.tags.occupancies::cpu7.data  1015.968740                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.dcache.tags.avgOccs::cpu7.data     0.992157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.avgOccs::total       0.992157                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.dcache.tags.occupanciesTaskId::1024         1022                       # Occupied blocks per task id (Count)
system.cpu7.dcache.tags.ageTaskId_1024::4         1022                       # Occupied blocks per task id, per block age (Count)
system.cpu7.dcache.tags.ratioOccsTaskId::1024     0.998047                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.dcache.tags.tagAccesses          25721888                       # Number of tag accesses (Count)
system.cpu7.dcache.tags.dataAccesses         25721888                       # Number of data accesses (Count)
system.cpu7.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.decode.idleCycles                 1249144                       # Number of cycles decode is idle (Cycle)
system.cpu7.decode.blockedCycles            131924760                       # Number of cycles decode is blocked (Cycle)
system.cpu7.decode.runCycles                  5352517                       # Number of cycles decode is running (Cycle)
system.cpu7.decode.unblockCycles              1305686                       # Number of cycles decode is unblocking (Cycle)
system.cpu7.decode.squashCycles                250253                       # Number of cycles decode is squashing (Cycle)
system.cpu7.decode.branchResolved             1878882                       # Number of times decode resolved a branch (Count)
system.cpu7.decode.branchMispred                   44                       # Number of times decode detected a branch misprediction (Count)
system.cpu7.decode.decodedInsts              49169314                       # Number of instructions handled by decode (Count)
system.cpu7.decode.squashedInsts                  226                       # Number of squashed instructions handled by decode (Count)
system.cpu7.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.fetch.icacheStallCycles           3260458                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu7.fetch.insts                      27382671                       # Number of instructions fetch has processed (Count)
system.cpu7.fetch.branches                    2646606                       # Number of branches that fetch encountered (Count)
system.cpu7.fetch.predictedBranches           2129333                       # Number of branches that fetch has predicted taken (Count)
system.cpu7.fetch.cycles                    136571580                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu7.fetch.squashCycles                 500594                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu7.fetch.miscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu7.fetch.pendingTrapStallCycles           22                       # Number of stall cycles due to pending traps (Cycle)
system.cpu7.fetch.cacheLines                  3195793                       # Number of cache lines fetched (Count)
system.cpu7.fetch.icacheSquashes                  105                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu7.fetch.nisnDist::samples         140082360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::mean             0.421512                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::stdev            1.675655                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::0               130891803     93.44%     93.44% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::1                  119317      0.09%     93.52% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::2                  635263      0.45%     93.98% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::3                  402045      0.29%     94.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::4                  915628      0.65%     94.92% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::5                  249429      0.18%     95.10% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::6                 1298229      0.93%     96.02% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::7                  813814      0.58%     96.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::8                 4756832      3.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::min_value               0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::max_value               8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.nisnDist::total           140082360                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu7.fetch.branchRate                 0.018892                       # Number of branch fetches per cycle (Ratio)
system.cpu7.fetch.rate                       0.195465                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu7.icache.demandHits::cpu7.inst      3195689                       # number of demand (read+write) hits (Count)
system.cpu7.icache.demandHits::total          3195689                       # number of demand (read+write) hits (Count)
system.cpu7.icache.overallHits::cpu7.inst      3195689                       # number of overall hits (Count)
system.cpu7.icache.overallHits::total         3195689                       # number of overall hits (Count)
system.cpu7.icache.demandMisses::cpu7.inst          104                       # number of demand (read+write) misses (Count)
system.cpu7.icache.demandMisses::total            104                       # number of demand (read+write) misses (Count)
system.cpu7.icache.overallMisses::cpu7.inst          104                       # number of overall misses (Count)
system.cpu7.icache.overallMisses::total           104                       # number of overall misses (Count)
system.cpu7.icache.demandMissLatency::cpu7.inst      4374250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.demandMissLatency::total      4374250                       # number of demand (read+write) miss ticks (Tick)
system.cpu7.icache.overallMissLatency::cpu7.inst      4374250                       # number of overall miss ticks (Tick)
system.cpu7.icache.overallMissLatency::total      4374250                       # number of overall miss ticks (Tick)
system.cpu7.icache.demandAccesses::cpu7.inst      3195793                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.demandAccesses::total      3195793                       # number of demand (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::cpu7.inst      3195793                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.overallAccesses::total      3195793                       # number of overall (read+write) accesses (Count)
system.cpu7.icache.demandMissRate::cpu7.inst     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.demandMissRate::total     0.000033                       # miss rate for demand accesses (Ratio)
system.cpu7.icache.overallMissRate::cpu7.inst     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.overallMissRate::total     0.000033                       # miss rate for overall accesses (Ratio)
system.cpu7.icache.demandAvgMissLatency::cpu7.inst 42060.096154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.demandAvgMissLatency::total 42060.096154                       # average overall miss latency in ticks ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::cpu7.inst 42060.096154                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMissLatency::total 42060.096154                       # average overall miss latency ((Tick/Count))
system.cpu7.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.icache.avgBlocked::no_mshrs           nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.icache.writebacks::writebacks            2                       # number of writebacks (Count)
system.cpu7.icache.writebacks::total                2                       # number of writebacks (Count)
system.cpu7.icache.demandMshrHits::cpu7.inst           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.demandMshrHits::total           23                       # number of demand (read+write) MSHR hits (Count)
system.cpu7.icache.overallMshrHits::cpu7.inst           23                       # number of overall MSHR hits (Count)
system.cpu7.icache.overallMshrHits::total           23                       # number of overall MSHR hits (Count)
system.cpu7.icache.demandMshrMisses::cpu7.inst           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.demandMshrMisses::total           81                       # number of demand (read+write) MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::cpu7.inst           81                       # number of overall MSHR misses (Count)
system.cpu7.icache.overallMshrMisses::total           81                       # number of overall MSHR misses (Count)
system.cpu7.icache.demandMshrMissLatency::cpu7.inst      3123750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissLatency::total      3123750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::cpu7.inst      3123750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.overallMshrMissLatency::total      3123750                       # number of overall MSHR miss ticks (Tick)
system.cpu7.icache.demandMshrMissRate::cpu7.inst     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.demandMshrMissRate::total     0.000025                       # mshr miss ratio for demand accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::cpu7.inst     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.overallMshrMissRate::total     0.000025                       # mshr miss ratio for overall accesses (Ratio)
system.cpu7.icache.demandAvgMshrMissLatency::cpu7.inst 38564.814815                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.demandAvgMshrMissLatency::total 38564.814815                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::cpu7.inst 38564.814815                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.overallAvgMshrMissLatency::total 38564.814815                       # average overall mshr miss latency ((Tick/Count))
system.cpu7.icache.replacements                     2                       # number of replacements (Count)
system.cpu7.icache.ReadReq.hits::cpu7.inst      3195689                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.hits::total        3195689                       # number of ReadReq hits (Count)
system.cpu7.icache.ReadReq.misses::cpu7.inst          104                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.misses::total          104                       # number of ReadReq misses (Count)
system.cpu7.icache.ReadReq.missLatency::cpu7.inst      4374250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.missLatency::total      4374250                       # number of ReadReq miss ticks (Tick)
system.cpu7.icache.ReadReq.accesses::cpu7.inst      3195793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.accesses::total      3195793                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu7.icache.ReadReq.missRate::cpu7.inst     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.missRate::total     0.000033                       # miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMissLatency::cpu7.inst 42060.096154                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMissLatency::total 42060.096154                       # average ReadReq miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.mshrHits::cpu7.inst           23                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrHits::total           23                       # number of ReadReq MSHR hits (Count)
system.cpu7.icache.ReadReq.mshrMisses::cpu7.inst           81                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMisses::total           81                       # number of ReadReq MSHR misses (Count)
system.cpu7.icache.ReadReq.mshrMissLatency::cpu7.inst      3123750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissLatency::total      3123750                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu7.icache.ReadReq.mshrMissRate::cpu7.inst     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.mshrMissRate::total     0.000025                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu7.icache.ReadReq.avgMshrMissLatency::cpu7.inst 38564.814815                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.ReadReq.avgMshrMissLatency::total 38564.814815                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu7.icache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.icache.tags.tagsInUse           70.636138                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.icache.tags.totalRefs             3195770                       # Total number of references to valid blocks. (Count)
system.cpu7.icache.tags.sampledRefs                81                       # Sample count of references to valid blocks. (Count)
system.cpu7.icache.tags.avgRefs          39453.950617                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.icache.tags.warmupTick          304444750                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.icache.tags.occupancies::cpu7.inst    70.636138                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu7.icache.tags.avgOccs::cpu7.inst     0.137961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.avgOccs::total       0.137961                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu7.icache.tags.occupanciesTaskId::1024           77                       # Occupied blocks per task id (Count)
system.cpu7.icache.tags.ageTaskId_1024::4           77                       # Occupied blocks per task id, per block age (Count)
system.cpu7.icache.tags.ratioOccsTaskId::1024     0.150391                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu7.icache.tags.tagAccesses           6391667                       # Number of tag accesses (Count)
system.cpu7.icache.tags.dataAccesses          6391667                       # Number of data accesses (Count)
system.cpu7.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.iew.idleCycles                          0                       # Number of cycles IEW is idle (Cycle)
system.cpu7.iew.squashCycles                   250253                       # Number of cycles IEW is squashing (Cycle)
system.cpu7.iew.blockCycles                   2682998                       # Number of cycles IEW is blocking (Cycle)
system.cpu7.iew.unblockCycles                13271750                       # Number of cycles IEW is unblocking (Cycle)
system.cpu7.iew.dispatchedInsts              46540957                       # Number of instructions dispatched to IQ (Count)
system.cpu7.iew.dispSquashedInsts                  10                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu7.iew.dispLoadInsts                10017331                       # Number of dispatched load instructions (Count)
system.cpu7.iew.dispStoreInsts               10750709                       # Number of dispatched store instructions (Count)
system.cpu7.iew.dispNonSpecInsts                   83                       # Number of dispatched non-speculative instructions (Count)
system.cpu7.iew.iqFullEvents                     2464                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu7.iew.lsqFullEvents                13317338                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu7.iew.memOrderViolationEvents             4                       # Number of memory order violations (Count)
system.cpu7.iew.predictedTakenIncorrect           142                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu7.iew.predictedNotTakenIncorrect          217                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu7.iew.branchMispredicts                 359                       # Number of branch mispredicts detected at execute (Count)
system.cpu7.iew.instsToCommit                46534888                       # Cumulative count of insts sent to commit (Count)
system.cpu7.iew.writebackCount               43784872                       # Cumulative count of insts written-back (Count)
system.cpu7.iew.producerInst                 23870650                       # Number of instructions producing a value (Count)
system.cpu7.iew.consumerInst                 30162226                       # Number of instructions consuming a value (Count)
system.cpu7.iew.wbRate                       0.312549                       # Insts written-back per cycle ((Count/Cycle))
system.cpu7.iew.wbFanout                     0.791409                       # Average fanout of values written-back ((Count/Count))
system.cpu7.interrupts.clk_domain.clock          4000                       # Clock period in ticks (Tick)
system.cpu7.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu7.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu7.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu7.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu7.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu7.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu7.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu7.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu7.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu7.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu7.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.lsq0.forwLoads                         72                       # Number of loads that had data forwarded from stores (Count)
system.cpu7.lsq0.squashedLoads                6251051                       # Number of loads squashed (Count)
system.cpu7.lsq0.ignoredResponses                   1                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu7.lsq0.memOrderViolation                  4                       # Number of memory ordering violations (Count)
system.cpu7.lsq0.squashedStores               8000349                       # Number of stores squashed (Count)
system.cpu7.lsq0.rescheduledLoads                   0                       # Number of loads that were rescheduled (Count)
system.cpu7.lsq0.blockedByCache                152403                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu7.lsq0.loadToUse::samples           3641278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::mean           149.921849                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::stdev          206.320551                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::0-9               1255864     34.49%     34.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::10-19              273915      7.52%     42.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::20-29               21764      0.60%     42.61% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::30-39               61041      1.68%     44.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::40-49               33734      0.93%     45.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::50-59               90887      2.50%     47.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::60-69               40506      1.11%     48.82% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::70-79              102035      2.80%     51.62% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::80-89               38020      1.04%     52.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::90-99               96163      2.64%     55.31% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::100-109             37392      1.03%     56.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::110-119             95209      2.61%     58.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::120-129             36028      0.99%     59.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::130-139             90255      2.48%     62.42% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::140-149             34714      0.95%     63.37% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::150-159             84695      2.33%     65.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::160-169             32688      0.90%     66.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::170-179             79380      2.18%     68.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::180-189             31275      0.86%     69.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::190-199             76943      2.11%     71.75% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::200-209             31017      0.85%     72.60% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::210-219             75326      2.07%     74.67% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::220-229             29012      0.80%     75.46% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::230-239             68187      1.87%     77.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::240-249             25955      0.71%     78.05% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::250-259             60005      1.65%     79.70% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::260-269             23492      0.65%     80.34% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::270-279             55577      1.53%     81.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::280-289             22818      0.63%     82.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::290-299             53436      1.47%     83.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::overflows          583945     16.04%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::min_value               2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::max_value            2045                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.lsq0.loadToUse::total             3641278                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu7.mmu.dtb.rdAccesses               10016743                       # TLB accesses on read requests (Count)
system.cpu7.mmu.dtb.wrAccesses               10749483                       # TLB accesses on write requests (Count)
system.cpu7.mmu.dtb.rdMisses                     6259                       # TLB misses on read requests (Count)
system.cpu7.mmu.dtb.wrMisses                     4661                       # TLB misses on write requests (Count)
system.cpu7.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu7.mmu.itb.wrAccesses                3195799                       # TLB accesses on write requests (Count)
system.cpu7.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu7.mmu.itb.wrMisses                       22                       # TLB misses on write requests (Count)
system.cpu7.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.numTransitions              1                       # Number of power state transitions (Count)
system.cpu7.power_state.ticksClkGated::samples            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::mean  13772153500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::1000-5e+10            1    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::min_value  13772153500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::max_value  13772153500                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.ticksClkGated::total            1                       # Distribution of time spent in the clock gated state (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::ON  35326875250                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.power_state.pwrStateResidencyTicks::CLK_GATED  13772153500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu7.rename.squashCycles                250253                       # Number of cycles rename is squashing (Cycle)
system.cpu7.rename.idleCycles                 1929509                       # Number of cycles rename is idle (Cycle)
system.cpu7.rename.blockCycles               21419390                       # Number of cycles rename is blocking (Cycle)
system.cpu7.rename.serializeStallCycles           321                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu7.rename.runCycles                  5783044                       # Number of cycles rename is running (Cycle)
system.cpu7.rename.unblockCycles            110699843                       # Number of cycles rename is unblocking (Cycle)
system.cpu7.rename.renamedInsts              46668405                       # Number of instructions processed by rename (Count)
system.cpu7.rename.ROBFullEvents               234423                       # Number of times rename has blocked due to ROB full (Count)
system.cpu7.rename.IQFullEvents               2309767                       # Number of times rename has blocked due to IQ full (Count)
system.cpu7.rename.LQFullEvents                  3237                       # Number of times rename has blocked due to LQ full (Count)
system.cpu7.rename.SQFullEvents             110289764                       # Number of times rename has blocked due to SQ full (Count)
system.cpu7.rename.renamedOperands           61252011                       # Number of destination operands rename has renamed (Count)
system.cpu7.rename.lookups                  145898271                       # Number of register rename lookups that rename has made (Count)
system.cpu7.rename.intLookups                38281001                       # Number of integer rename lookups (Count)
system.cpu7.rename.fpLookups                 18063052                       # Number of floating rename lookups (Count)
system.cpu7.rename.committedMaps             36230166                       # Number of HB maps that are committed (Count)
system.cpu7.rename.undoneMaps                25021716                       # Number of HB maps that are undone due to squashing (Count)
system.cpu7.rename.serializing                      1                       # count of serializing insts renamed (Count)
system.cpu7.rename.tempSerializing                  0                       # count of temporary serializing insts renamed (Count)
system.cpu7.rename.skidInsts                 10229689                       # count of insts added to the skid buffer (Count)
system.cpu7.rob.reads                       177056887                       # The number of ROB reads (Count)
system.cpu7.rob.writes                       90391370                       # The number of ROB writes (Count)
system.cpu7.thread_0.numInsts                12748451                       # Number of Instructions committed (Count)
system.cpu7.thread_0.numOps                  22654292                       # Number of Ops committed (Count)
system.cpu7.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       250                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::cpu0.inst                   568                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu0.data                  1271                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.inst                    92                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu1.data                   154                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.inst                    35                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu2.data                   120                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.inst                    41                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu3.data                   125                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.inst                    43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu4.data                   112                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.inst                    43                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu5.data                   115                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.inst                    42                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu6.data                   106                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.inst                    46                       # number of demand (read+write) hits (Count)
system.l2.demandHits::cpu7.data                   115                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                      3028                       # number of demand (read+write) hits (Count)
system.l2.overallHits::cpu0.inst                  568                       # number of overall hits (Count)
system.l2.overallHits::cpu0.data                 1271                       # number of overall hits (Count)
system.l2.overallHits::cpu1.inst                   92                       # number of overall hits (Count)
system.l2.overallHits::cpu1.data                  154                       # number of overall hits (Count)
system.l2.overallHits::cpu2.inst                   35                       # number of overall hits (Count)
system.l2.overallHits::cpu2.data                  120                       # number of overall hits (Count)
system.l2.overallHits::cpu3.inst                   41                       # number of overall hits (Count)
system.l2.overallHits::cpu3.data                  125                       # number of overall hits (Count)
system.l2.overallHits::cpu4.inst                   43                       # number of overall hits (Count)
system.l2.overallHits::cpu4.data                  112                       # number of overall hits (Count)
system.l2.overallHits::cpu5.inst                   43                       # number of overall hits (Count)
system.l2.overallHits::cpu5.data                  115                       # number of overall hits (Count)
system.l2.overallHits::cpu6.inst                   42                       # number of overall hits (Count)
system.l2.overallHits::cpu6.data                  106                       # number of overall hits (Count)
system.l2.overallHits::cpu7.inst                   46                       # number of overall hits (Count)
system.l2.overallHits::cpu7.data                  115                       # number of overall hits (Count)
system.l2.overallHits::total                     3028                       # number of overall hits (Count)
system.l2.demandMisses::cpu0.inst                2172                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu0.data             1066495                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.inst                  48                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu1.data              687638                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.inst                  40                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu2.data              687605                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.inst                  34                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu3.data              687610                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.inst                  35                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu4.data              687619                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.inst                  30                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu5.data              687601                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.inst                  33                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu6.data              687617                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.inst                  33                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::cpu7.data              687615                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 5882225                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::cpu0.inst               2172                       # number of overall misses (Count)
system.l2.overallMisses::cpu0.data            1066495                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.inst                 48                       # number of overall misses (Count)
system.l2.overallMisses::cpu1.data             687638                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.inst                 40                       # number of overall misses (Count)
system.l2.overallMisses::cpu2.data             687605                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.inst                 34                       # number of overall misses (Count)
system.l2.overallMisses::cpu3.data             687610                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.inst                 35                       # number of overall misses (Count)
system.l2.overallMisses::cpu4.data             687619                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.inst                 30                       # number of overall misses (Count)
system.l2.overallMisses::cpu5.data             687601                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.inst                 33                       # number of overall misses (Count)
system.l2.overallMisses::cpu6.data             687617                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.inst                 33                       # number of overall misses (Count)
system.l2.overallMisses::cpu7.data             687615                       # number of overall misses (Count)
system.l2.overallMisses::total                5882225                       # number of overall misses (Count)
system.l2.demandMissLatency::cpu0.inst      175988000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu0.data   102198771633                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.inst        3714000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu1.data    67896977647                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.inst        3078250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu2.data    67517715017                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.inst        2657500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu3.data    67703656637                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.inst        2739500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu4.data    67704351909                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.inst        2341500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu5.data    67797784100                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.inst        2599250                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu6.data    68019758696                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.inst        2597500                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::cpu7.data    68022423642                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total       577057154781                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::cpu0.inst     175988000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu0.data  102198771633                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.inst       3714000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu1.data   67896977647                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.inst       3078250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu2.data   67517715017                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.inst       2657500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu3.data   67703656637                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.inst       2739500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu4.data   67704351909                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.inst       2341500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu5.data   67797784100                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.inst       2599250                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu6.data   68019758696                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.inst       2597500                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::cpu7.data   68022423642                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total      577057154781                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::cpu0.inst              2740                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu0.data           1067766                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.inst               140                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu1.data            687792                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.inst                75                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu2.data            687725                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.inst                75                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu3.data            687735                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.inst                78                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu4.data            687731                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.inst                73                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu5.data            687716                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.inst                75                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu6.data            687723                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.inst                79                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::cpu7.data            687730                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               5885253                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.inst             2740                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu0.data          1067766                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.inst              140                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu1.data           687792                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.inst               75                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu2.data           687725                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.inst               75                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu3.data           687735                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.inst               78                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu4.data           687731                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.inst               73                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu5.data           687716                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.inst               75                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu6.data           687723                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.inst               79                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::cpu7.data           687730                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              5885253                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::cpu0.inst          0.792701                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu0.data          0.998810                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.inst          0.342857                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu1.data          0.999776                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.inst          0.533333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu2.data          0.999826                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.inst          0.453333                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu3.data          0.999818                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.inst          0.448718                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu4.data          0.999837                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.inst          0.410959                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu5.data          0.999833                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.inst          0.440000                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu6.data          0.999846                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.inst          0.417722                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::cpu7.data          0.999833                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.999485                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::cpu0.inst         0.792701                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu0.data         0.998810                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.inst         0.342857                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu1.data         0.999776                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.inst         0.533333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu2.data         0.999826                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.inst         0.453333                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu3.data         0.999818                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.inst         0.448718                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu4.data         0.999837                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.inst         0.410959                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu5.data         0.999833                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.inst         0.440000                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu6.data         0.999846                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.inst         0.417722                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::cpu7.data         0.999833                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.999485                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::cpu0.inst 81025.782689                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu0.data 95826.770527                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.inst        77375                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu1.data 98739.420519                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.inst 76956.250000                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu2.data 98192.588793                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.inst 78161.764706                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu3.data 98462.292051                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.inst 78271.428571                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu4.data 98462.014443                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.inst        78050                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu5.data 98600.473385                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.inst 78765.151515                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu6.data 98920.996276                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.inst 78712.121212                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::cpu7.data 98925.159634                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    98101.850028                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.inst 81025.782689                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu0.data 95826.770527                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.inst        77375                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu1.data 98739.420519                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.inst 76956.250000                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu2.data 98192.588793                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.inst 78161.764706                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu3.data 98462.292051                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.inst 78271.428571                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu4.data 98462.014443                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.inst        78050                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu5.data 98600.473385                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.inst 78765.151515                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu6.data 98920.996276                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.inst 78712.121212                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::cpu7.data 98925.159634                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   98101.850028                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs            55079011                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs             2999150                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs              18.364874                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks              2501587                       # number of writebacks (Count)
system.l2.writebacks::total                   2501587                       # number of writebacks (Count)
system.l2.demandMshrHits::cpu0.inst                 9                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu0.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu1.data                14                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.inst                37                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu2.data                13                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.inst                24                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu3.data                10                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu4.data                19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.inst                30                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu5.data                19                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.inst                21                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu6.data                16                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.inst                24                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::cpu7.data                17                       # number of demand (read+write) MSHR hits (Count)
system.l2.demandMshrHits::total                   323                       # number of demand (read+write) MSHR hits (Count)
system.l2.overallMshrHits::cpu0.inst                9                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu0.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.inst               30                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu1.data               14                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.inst               37                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu2.data               13                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.inst               24                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu3.data               10                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.inst               30                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu4.data               19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.inst               30                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu5.data               19                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.inst               21                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu6.data               16                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.inst               24                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::cpu7.data               17                       # number of overall MSHR hits (Count)
system.l2.overallMshrHits::total                  323                       # number of overall MSHR hits (Count)
system.l2.demandMshrMisses::cpu0.inst            2163                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu0.data         1066485                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.inst              18                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu1.data          687624                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.inst               3                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu2.data          687592                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.inst              10                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu3.data          687600                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.inst               5                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu4.data          687600                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu5.data          687582                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.inst              12                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu6.data          687601                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.inst               9                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::cpu7.data          687598                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             5881902                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.inst           2163                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu0.data        1066485                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.inst             18                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu1.data         687624                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.inst              3                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu2.data         687592                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.inst             10                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu3.data         687600                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.inst              5                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu4.data         687600                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu5.data         687582                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.inst             12                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu6.data         687601                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.inst              9                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::cpu7.data         687598                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            5881902                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::cpu0.inst    164543750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu0.data  96865745883                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.inst      1296250                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu1.data  64458263897                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.inst       218500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu2.data  64078988518                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.inst       713500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu3.data  64265145887                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.inst       373750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu4.data  64265390409                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu5.data  64358730601                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.inst      1105000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu6.data  64580912946                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.inst       652500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::cpu7.data  64583408392                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total   547625489783                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.inst    164543750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu0.data  96865745883                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.inst      1296250                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu1.data  64458263897                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.inst       218500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu2.data  64078988518                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.inst       713500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu3.data  64265145887                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.inst       373750                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu4.data  64265390409                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu5.data  64358730601                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.inst      1105000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu6.data  64580912946                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.inst       652500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::cpu7.data  64583408392                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total  547625489783                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::cpu0.inst      0.789416                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu0.data      0.998800                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.inst      0.128571                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu1.data      0.999756                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.inst      0.040000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu2.data      0.999807                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.inst      0.133333                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu3.data      0.999804                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.inst      0.064103                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu4.data      0.999810                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu5.data      0.999805                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.inst      0.160000                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu6.data      0.999823                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.inst      0.113924                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::cpu7.data      0.999808                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.999431                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.inst     0.789416                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu0.data     0.998800                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.inst     0.128571                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu1.data     0.999756                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.inst     0.040000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu2.data     0.999807                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.inst     0.133333                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu3.data     0.999804                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.inst     0.064103                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu4.data     0.999810                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu5.data     0.999805                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.inst     0.160000                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu6.data     0.999823                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.inst     0.113924                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::cpu7.data     0.999808                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.999431                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::cpu0.inst 76072.006472                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu0.data 90827.105757                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.inst 72013.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu1.data 93740.567370                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.inst 72833.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu2.data 93193.330519                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.inst        71350                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu3.data 93462.981220                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.inst        74750                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu4.data 93463.336837                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu5.data 93601.534946                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.inst 92083.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu6.data 93922.075369                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.inst        72500                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::cpu7.data 93926.114375                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 93103.470575                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.inst 76072.006472                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu0.data 90827.105757                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.inst 72013.888889                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu1.data 93740.567370                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.inst 72833.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu2.data 93193.330519                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.inst        71350                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu3.data 93462.981220                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.inst        74750                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu4.data 93463.336837                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu5.data 93601.534946                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.inst 92083.333333                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu6.data 93922.075369                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.inst        72500                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::cpu7.data 93926.114375                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 93103.470575                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                        5849466                       # number of replacements (Count)
system.l2.ReadCleanReq.hits::cpu0.inst            568                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu1.inst             92                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu2.inst             35                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu3.inst             41                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu4.inst             43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu5.inst             43                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu6.inst             42                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::cpu7.inst             46                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.hits::total                910                       # number of ReadCleanReq hits (Count)
system.l2.ReadCleanReq.misses::cpu0.inst         2172                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu1.inst           48                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu2.inst           40                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu3.inst           34                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu4.inst           35                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu5.inst           30                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu6.inst           33                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::cpu7.inst           33                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total             2425                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::cpu0.inst    175988000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu1.inst      3714000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu2.inst      3078250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu3.inst      2657500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu4.inst      2739500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu5.inst      2341500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu6.inst      2599250                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::cpu7.inst      2597500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total    195715500                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::cpu0.inst         2740                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu1.inst          140                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu2.inst           75                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu3.inst           75                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu4.inst           78                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu5.inst           73                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu6.inst           75                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::cpu7.inst           79                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total           3335                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::cpu0.inst     0.792701                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu1.inst     0.342857                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu2.inst     0.533333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu3.inst     0.453333                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu4.inst     0.448718                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu5.inst     0.410959                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu6.inst     0.440000                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::cpu7.inst     0.417722                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total       0.727136                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::cpu0.inst 81025.782689                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu1.inst        77375                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu2.inst 76956.250000                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu3.inst 78161.764706                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu4.inst 78271.428571                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu5.inst        78050                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu6.inst 78765.151515                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::cpu7.inst 78712.121212                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 80707.422680                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrHits::cpu0.inst            9                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu1.inst           30                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu2.inst           37                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu3.inst           24                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu4.inst           30                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu5.inst           30                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu6.inst           21                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::cpu7.inst           24                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrHits::total            205                       # number of ReadCleanReq MSHR hits (Count)
system.l2.ReadCleanReq.mshrMisses::cpu0.inst         2163                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu1.inst           18                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu2.inst            3                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu3.inst           10                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu4.inst            5                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu6.inst           12                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::cpu7.inst            9                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total         2220                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::cpu0.inst    164543750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu1.inst      1296250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu2.inst       218500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu3.inst       713500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu4.inst       373750                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu6.inst      1105000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::cpu7.inst       652500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total    168903250                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::cpu0.inst     0.789416                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu1.inst     0.128571                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu2.inst     0.040000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu3.inst     0.133333                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu4.inst     0.064103                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu6.inst     0.160000                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::cpu7.inst     0.113924                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total     0.665667                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::cpu0.inst 76072.006472                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu1.inst 72013.888889                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu2.inst 72833.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu3.inst        71350                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu4.inst        74750                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu6.inst 92083.333333                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::cpu7.inst        72500                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 76082.545045                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::cpu0.data               258                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu1.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu2.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu3.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu4.data                12                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu5.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu6.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::cpu7.data                11                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                   338                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::cpu0.data          298574                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu1.data          296917                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu2.data          296898                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu3.data          296898                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu4.data          296899                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu5.data          296895                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu6.data          296897                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::cpu7.data          296900                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total             2376878                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::cpu0.data  27936720967                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu1.data  27768457690                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu2.data  27733015731                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu3.data  27790725150                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu4.data  27775655267                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu5.data  27821896032                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu6.data  27787758468                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::cpu7.data  27780195143                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total   222394424448                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::cpu0.data        298832                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu1.data        296929                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu2.data        296909                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu3.data        296910                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu4.data        296911                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu5.data        296906                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu6.data        296908                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::cpu7.data        296911                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total           2377216                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::cpu0.data      0.999137                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu1.data      0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu2.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu3.data      0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu4.data      0.999960                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu5.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu6.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::cpu7.data      0.999963                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.999858                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::cpu0.data 93567.159120                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu1.data 93522.626492                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu2.data 93409.237284                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu3.data 93603.611846                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu4.data 93552.538968                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu5.data 93709.547254                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu6.data 93593.934826                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::cpu7.data 93567.514796                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 93565.771759                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::cpu0.data       298574                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu1.data       296917                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu2.data       296898                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu3.data       296898                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu4.data       296899                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu5.data       296895                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu6.data       296897                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::cpu7.data       296900                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total         2376878                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::cpu0.data  26443850967                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu1.data  26283872690                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu2.data  26248525731                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu3.data  26306235150                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu4.data  26291160267                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu5.data  26337421032                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu6.data  26303273468                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::cpu7.data  26295695143                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total 210510034448                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::cpu0.data     0.999137                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu1.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu2.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu3.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu4.data     0.999960                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu5.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu6.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::cpu7.data     0.999963                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.999858                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::cpu0.data 88567.159120                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu1.data 88522.626492                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu2.data 88409.237284                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu3.data 88603.611846                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu4.data 88552.538968                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu5.data 88709.547254                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu6.data 88593.934826                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::cpu7.data 88567.514796                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 88565.771759                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::cpu0.data          1013                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu1.data           142                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu2.data           109                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu3.data           113                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu4.data           100                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu5.data           104                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu6.data            95                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::cpu7.data           104                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total              1780                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::cpu0.data       767921                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu1.data       390721                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu2.data       390707                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu3.data       390712                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu4.data       390720                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu5.data       390706                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu6.data       390720                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::cpu7.data       390715                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total         3502922                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::cpu0.data  74262050666                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu1.data  40128519957                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu2.data  39784699286                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu3.data  39912931487                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu4.data  39928696642                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu5.data  39975888068                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu6.data  40232000228                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::cpu7.data  40242228499                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total 354467014833                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::cpu0.data       768934                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu1.data       390863                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu2.data       390816                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu3.data       390825                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu4.data       390820                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu5.data       390810                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu6.data       390815                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::cpu7.data       390819                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total       3504702                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::cpu0.data     0.998683                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu1.data     0.999637                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu2.data     0.999721                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu3.data     0.999711                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu4.data     0.999744                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu5.data     0.999734                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu6.data     0.999757                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::cpu7.data     0.999734                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.999492                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::cpu0.data 96705.326024                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu1.data 102703.770611                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu2.data 101827.454553                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu3.data 102154.352789                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu4.data 102192.610161                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu5.data 102317.056989                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu6.data 102968.878552                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::cpu7.data 102996.374593                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 101191.809248                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrHits::cpu0.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu1.data           14                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu2.data           13                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu3.data           10                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu4.data           19                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu5.data           19                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu6.data           16                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::cpu7.data           17                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrHits::total           118                       # number of ReadSharedReq MSHR hits (Count)
system.l2.ReadSharedReq.mshrMisses::cpu0.data       767911                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu1.data       390707                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu2.data       390694                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu3.data       390702                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu4.data       390701                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu5.data       390687                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu6.data       390704                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::cpu7.data       390698                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total      3502804                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::cpu0.data  70421894916                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu1.data  38174391207                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu2.data  37830462787                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu3.data  37958910737                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu4.data  37974230142                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu5.data  38021309569                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu6.data  38277639478                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::cpu7.data  38287713249                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total 336946552085                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::cpu0.data     0.998670                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu1.data     0.999601                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu2.data     0.999688                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu3.data     0.999685                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu4.data     0.999696                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu5.data     0.999685                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu6.data     0.999716                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::cpu7.data     0.999690                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.999458                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::cpu0.data 91705.803037                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu1.data 97705.931061                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu2.data 96828.880881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu3.data 97155.660163                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu4.data 97195.118881                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu5.data 97319.106008                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu6.data 97970.943420                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::cpu7.data 97998.232008                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 96193.378815                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.UpgradeReq.hits::cpu0.data               67                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu1.data                8                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu2.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu3.data               11                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu4.data                7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu5.data                5                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu6.data                7                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::cpu7.data                3                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.hits::total                  113                       # number of UpgradeReq hits (Count)
system.l2.UpgradeReq.accesses::cpu0.data           67                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu1.data            8                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu2.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu3.data           11                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu4.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu5.data            5                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu6.data            7                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::cpu7.data            3                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.UpgradeReq.accesses::total              113                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2.WritebackClean.hits::writebacks         2123                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total             2123                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks         2123                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total         2123                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks      2502161                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total          2502161                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks      2502161                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total      2502161                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                 32496.270538                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                     11754553                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                    5882234                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                       1.998314                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                       80000                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks       2.728340                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.inst       19.813020                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu0.data    11640.597400                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.inst        0.106234                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu1.data     2952.324557                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.inst        0.010427                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu2.data     3162.921223                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.inst        0.037667                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu3.data     3063.346322                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.inst        0.011901                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu4.data     2884.697840                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu5.data     2729.706638                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.inst        0.096752                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu6.data     2879.868479                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.inst        0.042235                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.occupancies::cpu7.data     3159.961506                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.000083                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.inst            0.000605                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu0.data            0.355243                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu1.data            0.090098                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu2.data            0.096525                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu3.data            0.093486                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.inst            0.000000                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu4.data            0.088034                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu5.data            0.083304                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.inst            0.000003                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu6.data            0.087887                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.inst            0.000001                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::cpu7.data            0.096434                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.991707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024          32768                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                  338                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                 2462                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                24099                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::3                 5869                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                   99921250                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                  99921250                       # Number of data accesses (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.avgPriority_writebacks::samples    312690.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.inst::samples       282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu0.data::samples    133373.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu1.data::samples     85956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu2.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu3.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu4.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu5.data::samples     85976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu6.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.avgPriority_cpu7.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls0.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls0.priorityMaxLatency     0.000223586000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls0.numReadWriteTurnArounds        17479                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls0.numWriteReadTurnArounds        17479                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls0.numStayReadState            1264706                       # Number of times bus staying in READ state (Count)
system.mem_ctrls0.numStayWriteState            295414                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls0.readReqs                     367658                       # Number of read requests accepted (Count)
system.mem_ctrls0.writeReqs                    156345                       # Number of write requests accepted (Count)
system.mem_ctrls0.readBursts                   735316                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls0.writeBursts                  312690                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls0.servicedByWrQ                    27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls0.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls0.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.avgWrQLen                     25.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::5               735316                       # Read request sizes (log2) (Count)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::5              312690                       # Write request sizes (log2) (Count)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls0.rdQLenPdf::0                 260988                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::1                 268276                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::2                  94724                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::3                  89172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::4                  11107                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::5                   9554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::6                    801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::7                    619                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::8                     22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::9                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::11                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::15                 15208                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::16                 15511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::17                 17524                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::18                 17893                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::19                 17924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::20                 17711                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::21                 17673                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::22                 17590                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::23                 17591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::24                 17533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::25                 17538                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::26                 17528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::27                 17500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::28                 17504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::29                 17499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::30                 17502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::31                 17497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::32                 17487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::33                   371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::34                    66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::35                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::36                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls0.rdPerTurnAround::samples        17479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::mean     39.638767                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::gmean    36.377571                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::stdev    33.595103                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::0-63         17161     98.18%     98.18% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::64-127          291      1.66%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::128-191           11      0.06%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::192-255            8      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::256-319            3      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.rdPerTurnAround::total        17479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls0.wrPerTurnAround::samples        17479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::mean     17.887923                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::gmean    17.866832                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::stdev     0.866123                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::16            2027     11.60%     11.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::17             222      1.27%     12.87% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::18           14025     80.24%     93.11% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::19             230      1.32%     94.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::20             906      5.18%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::21              18      0.10%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::22              42      0.24%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::23               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::24               8      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.wrPerTurnAround::total        17479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls0.bytesReadWrQ                    864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls0.bytesReadSys               23530112                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls0.bytesWrittenSys            10006080                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls0.avgRdBWSys             479237830.13732219                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.avgWrBWSys             203793847.95875415                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls0.totGap                  49097880750                       # Total gap between requests (Tick)
system.mem_ctrls0.avgGap                     93697.71                       # Average gap between requests ((Tick/Count))
system.mem_ctrls0.requestorReadBytes::cpu0.inst         9024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu0.data      4267936                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu1.data      2750592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu2.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu3.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu4.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu5.data      2751232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu6.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorReadBytes::cpu7.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls0.requestorWriteBytes::writebacks     10005216                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls0.requestorReadRate::cpu0.inst 183791.822969614237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu0.data 86925059.591937437654                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu1.data 56021311.826865822077                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu2.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu3.data 56025222.291184321046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu4.data 56003062.993379473686                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu5.data 56034346.707927495241                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu6.data 56026525.779290489852                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadRate::cpu7.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls0.requestorWriteRate::writebacks 203776250.869320899248                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls0.requestorReadAccesses::cpu0.inst          282                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu0.data       133400                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu1.data        85956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu2.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu3.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu4.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu5.data        85976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu6.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorReadAccesses::cpu7.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls0.requestorWriteAccesses::writebacks       312690                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls0.requestorReadTotalLat::cpu0.inst     11499500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu0.data   5663227506                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu1.data   3436319658                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu2.data   3433461686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu3.data   3467520272                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu4.data   3448523690                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu5.data   3466893640                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu6.data   3459234068                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorReadTotalLat::cpu7.data   3457818392                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls0.requestorWriteTotalLat::writebacks 843720606024                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls0.requestorReadAvgLat::cpu0.inst     40778.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu0.data     42452.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu1.data     39977.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu2.data     39962.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu3.data     40337.83                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu4.data     40132.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu5.data     40323.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu6.data     40240.50                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorReadAvgLat::cpu7.data     40245.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls0.requestorWriteAvgLat::writebacks   2698265.39                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls0.dram.bytesRead::cpu0.inst         9024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu0.data      4268800                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu1.data      2750592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu2.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu3.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu4.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu5.data      2751232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu6.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::cpu7.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesRead::total      23530112                       # Number of bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu0.inst         9024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu4.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesInstRead::total         9408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::writebacks     10006080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.bytesWritten::total     10006080                       # Number of bytes written to this memory (Byte)
system.mem_ctrls0.dram.numReads::cpu0.inst          141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu0.data        66700                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu1.data        42978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu2.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu3.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu4.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu5.data        42988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu6.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::cpu7.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numReads::total         367658                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::writebacks       156345                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.numWrites::total        156345                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls0.dram.bwRead::cpu0.inst       183792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu0.data     86942657                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu1.data     56021312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu2.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu3.data     56025222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu4.data     56003063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu5.data     56034347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu6.data     56026526                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::cpu7.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwRead::total        479237830                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu0.inst       183792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu1.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu2.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu4.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwInstRead::total       191613                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::writebacks    203793848                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwWrite::total       203793848                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::writebacks    203793848                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.inst       183792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu0.data     86942657                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu1.data     56021312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu2.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu3.data     56025222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu4.data     56003063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu5.data     56034347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu6.data     56026526                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::cpu7.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.bwTotal::total       683031678                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls0.dram.readBursts              735289                       # Number of DRAM read bursts (Count)
system.mem_ctrls0.dram.writeBursts             312663                       # Number of DRAM write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::0        45696                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::1        46048                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::2        46206                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::4        46222                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::5        46268                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::7        46214                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::8        46252                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::9        46240                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::10        45700                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::12        45586                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::13        45616                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::14        45609                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankRdBursts::15        45574                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::0        19374                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::1        19578                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::5        19716                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::7        19690                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::9        19720                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::10        19428                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::11        19356                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::13        19356                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::14        19367                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.perBankWrBursts::15        19334                       # Per bank write bursts (Count)
system.mem_ctrls0.dram.totQLat            15139120412                       # Total ticks spent queuing (Tick)
system.mem_ctrls0.dram.totBusLat           1470578000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls0.dram.totMemAccLat       29844900412                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls0.dram.avgQLat               20589.35                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.avgMemAccLat          40589.35                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls0.dram.readRowHits             367601                       # Number of row buffer hits during reads (Count)
system.mem_ctrls0.dram.writeRowHits            223224                       # Number of row buffer hits during writes (Count)
system.mem_ctrls0.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls0.dram.writeRowHitRate          71.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls0.dram.bytesPerActivate::samples       457127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::mean    73.359185                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::gmean    69.354683                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::stdev    32.046264                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::32-63         7542      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::64-95       400367     87.58%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::96-127         8543      1.87%     91.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::128-159        13475      2.95%     94.05% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::160-191         7446      1.63%     95.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::192-223        17337      3.79%     99.47% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::224-255          756      0.17%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::256-287         1474      0.32%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::288-319           84      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::320-351           93      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::352-383            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::416-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::480-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesPerActivate::total       457127                       # Bytes accessed per row activation (Byte)
system.mem_ctrls0.dram.bytesRead             23529248                       # Total bytes read (Byte)
system.mem_ctrls0.dram.bytesWritten          10005216                       # Total bytes written (Byte)
system.mem_ctrls0.dram.avgRdBW             479.220233                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.avgWrBW             203.776251                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls0.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls0.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls0.dram.busUtilRead               3.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls0.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls0.dram.pageHitRate              56.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls0.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls0.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls0.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls0.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::IDLE  22772159961                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT  23547388789                       # Time in different power states (Tick)
system.mem_ctrls0.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls0.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.avgPriority_writebacks::samples    312616.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.inst::samples       264.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu0.data::samples    133219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu1.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu2.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu3.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu4.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu5.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu6.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.avgPriority_cpu7.data::samples     85938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls1.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls1.priorityMaxLatency     0.000223586000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls1.numReadWriteTurnArounds        17482                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls1.numWriteReadTurnArounds        17482                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls1.numStayReadState            1264442                       # Number of times bus staying in READ state (Count)
system.mem_ctrls1.numStayWriteState            295332                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls1.readReqs                     367574                       # Number of read requests accepted (Count)
system.mem_ctrls1.writeReqs                    156308                       # Number of write requests accepted (Count)
system.mem_ctrls1.readBursts                   735148                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls1.writeBursts                  312616                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls1.servicedByWrQ                    23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls1.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls1.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.avgWrQLen                     24.34                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::5               735148                       # Read request sizes (log2) (Count)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::5              312616                       # Write request sizes (log2) (Count)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls1.rdQLenPdf::0                 260971                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::1                 268172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::2                  94579                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::3                  89131                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::4                  11172                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::5                   9605                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::6                    819                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::7                    634                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::8                     20                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::9                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::11                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::15                 15187                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::16                 15527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::17                 17488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::18                 17847                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::19                 17921                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::20                 17697                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::21                 17668                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::22                 17583                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::23                 17592                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::24                 17537                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::25                 17545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::26                 17540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::27                 17504                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::28                 17500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::29                 17494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::30                 17505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::31                 17500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::32                 17493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::33                   390                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::34                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::35                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::36                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls1.rdPerTurnAround::samples        17482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::mean     39.624185                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::gmean    36.357859                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::stdev    33.838834                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::0-63         17150     98.10%     98.10% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::64-127          306      1.75%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::128-191            8      0.05%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::192-255           10      0.06%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::256-319            4      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::320-383            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::3968-4031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.rdPerTurnAround::total        17482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls1.wrPerTurnAround::samples        17482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::mean     17.880849                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::gmean    17.860171                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::stdev     0.856863                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::16            2027     11.59%     11.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::17             247      1.41%     13.01% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::18           14032     80.27%     93.27% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::19             255      1.46%     94.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::20             860      4.92%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::21              18      0.10%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::22              35      0.20%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::23               3      0.02%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::24               3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::26               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.wrPerTurnAround::total        17482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls1.bytesReadWrQ                    736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls1.bytesReadSys               23524736                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls1.bytesWrittenSys            10003712                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls1.avgRdBWSys             479128337.13640410                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.avgWrBWSys             203745618.89882597                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls1.totGap                  49097468250                       # Total gap between requests (Tick)
system.mem_ctrls1.avgGap                     93718.56                       # Average gap between requests ((Tick/Count))
system.mem_ctrls1.requestorReadBytes::cpu0.inst         8448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu0.data      4263008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu1.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu2.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu3.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu4.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu5.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu6.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorReadBytes::cpu7.data      2750016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls1.requestorWriteBytes::writebacks     10002976                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls1.requestorReadRate::cpu0.inst 172060.430014106940                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu0.data 86824691.007762551308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu1.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu2.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu3.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu4.data 56004366.481485642493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu5.data 56020008.338759653270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu6.data 56036953.684139825404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadRate::cpu7.data 56009580.433910310268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls1.requestorWriteRate::writebacks 203730628.785605043173                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls1.requestorReadAccesses::cpu0.inst          264                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu0.data       133242                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu1.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu2.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu3.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu4.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu5.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu6.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorReadAccesses::cpu7.data        85938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls1.requestorWriteAccesses::writebacks       312616                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls1.requestorReadTotalLat::cpu0.inst      9486500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu0.data   5594231056                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu1.data   3435064304                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu2.data   3434138228                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu3.data   3445129818                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu4.data   3468615760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu5.data   3454545730                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu6.data   3443779474                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorReadTotalLat::cpu7.data   3454544336                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls1.requestorWriteTotalLat::writebacks 843611837843                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls1.requestorReadAvgLat::cpu0.inst     35933.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu0.data     41985.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu1.data     39961.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu2.data     39969.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu3.data     40082.95                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu4.data     40365.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu5.data     40190.63                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu6.data     40053.26                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorReadAvgLat::cpu7.data     40198.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls1.requestorWriteAvgLat::writebacks   2698556.18                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls1.dram.bytesRead::cpu0.inst         8448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu0.data      4263744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu1.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu2.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu3.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu4.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu5.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu6.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::cpu7.data      2750016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesRead::total      23524736                       # Number of bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu0.inst         8448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu4.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesInstRead::total         8832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::writebacks     10003712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.bytesWritten::total     10003712                       # Number of bytes written to this memory (Byte)
system.mem_ctrls1.dram.numReads::cpu0.inst          132                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu0.data        66621                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu1.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu2.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu3.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu4.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu5.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu6.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::cpu7.data        42969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numReads::total         367574                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::writebacks       156308                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.numWrites::total        156308                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls1.dram.bwRead::cpu0.inst       172060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu0.data     86839681                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu1.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu2.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu3.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu4.data     56004366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu5.data     56020008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu6.data     56036954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::cpu7.data     56009580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwRead::total        479128337                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu0.inst       172060                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu1.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu2.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu4.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwInstRead::total       179881                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::writebacks    203745619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwWrite::total       203745619                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::writebacks    203745619                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.inst       172060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu0.data     86839681                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu1.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu2.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu3.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu4.data     56004366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu5.data     56020008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu6.data     56036954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::cpu7.data     56009580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.bwTotal::total       682873956                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls1.dram.readBursts              735125                       # Number of DRAM read bursts (Count)
system.mem_ctrls1.dram.writeBursts             312593                       # Number of DRAM write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::0        45644                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::1        46048                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::2        46204                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::4        46224                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::5        46258                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::8        46208                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::9        46194                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::10        45694                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::11        45602                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::12        45586                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::13        45616                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::14        45605                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankRdBursts::15        45580                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::0        19372                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::1        19574                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::4        19684                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::5        19712                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::9        19686                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::11        19352                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::12        19364                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::13        19366                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::14        19369                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.perBankWrBursts::15        19334                       # Per bank write bursts (Count)
system.mem_ctrls1.dram.totQLat            15037437206                       # Total ticks spent queuing (Tick)
system.mem_ctrls1.dram.totBusLat           1470250000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls1.dram.totMemAccLat       29739937206                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls1.dram.avgQLat               20455.62                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.avgMemAccLat          40455.62                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls1.dram.readRowHits             367516                       # Number of row buffer hits during reads (Count)
system.mem_ctrls1.dram.writeRowHits            223137                       # Number of row buffer hits during writes (Count)
system.mem_ctrls1.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls1.dram.writeRowHitRate          71.38                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls1.dram.bytesPerActivate::samples       457065                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::mean    73.352753                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::gmean    69.364449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::stdev    31.946598                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::0-63         7442      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::64-127       408903     89.46%     91.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::128-191        21038      4.60%     95.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::192-255        18100      3.96%     99.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::256-319         1495      0.33%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::320-383           81      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::384-447            4      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesPerActivate::total       457065                       # Bytes accessed per row activation (Byte)
system.mem_ctrls1.dram.bytesRead             23524000                       # Total bytes read (Byte)
system.mem_ctrls1.dram.bytesWritten          10002976                       # Total bytes written (Byte)
system.mem_ctrls1.dram.avgRdBW             479.113347                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.avgWrBW             203.730629                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls1.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls1.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls1.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls1.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls1.dram.pageHitRate              56.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls1.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls1.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls1.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls1.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::IDLE  22754995380                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT  23564553370                       # Time in different power states (Tick)
system.mem_ctrls1.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls1.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.avgPriority_writebacks::samples    312876.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu0.inst::samples       242.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu0.data::samples    133507.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu1.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu2.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu3.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu3.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu4.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu5.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu6.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.avgPriority_cpu7.data::samples     85982.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls10.priorityMinLatency    0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls10.priorityMaxLatency    0.000249656000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls10.numReadWriteTurnArounds        17486                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls10.numWriteReadTurnArounds        17486                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls10.numStayReadState           1265091                       # Number of times bus staying in READ state (Count)
system.mem_ctrls10.numStayWriteState           295572                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls10.readReqs                    367709                       # Number of read requests accepted (Count)
system.mem_ctrls10.writeReqs                   156438                       # Number of write requests accepted (Count)
system.mem_ctrls10.readBursts                  735418                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls10.writeBursts                 312876                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls10.servicedByWrQ                   25                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls10.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls10.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls10.avgRdQLen                     2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.avgWrQLen                    24.85                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls10.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls10.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls10.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::5              735418                       # Read request sizes (log2) (Count)
system.mem_ctrls10.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::5             312876                       # Write request sizes (log2) (Count)
system.mem_ctrls10.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls10.rdQLenPdf::0                261067                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::1                268394                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::2                 94719                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::3                 89201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::4                 11034                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::5                  9417                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::6                   844                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::7                   657                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::8                    30                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::9                    24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::10                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::11                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::15                15243                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::16                15548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::17                17530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::18                17899                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::19                17951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::20                17733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::21                17693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::22                17595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::23                17591                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::24                17531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::25                17546                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::26                17536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::27                17509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::28                17513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::29                17505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::30                17515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::31                17508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::32                17495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::33                  347                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::34                   58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::35                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::36                    6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::37                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::38                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls10.rdPerTurnAround::samples        17486                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::mean    39.628846                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::gmean    36.384286                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::stdev    33.258815                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::0-63        17178     98.24%     98.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::64-127          278      1.59%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::128-191           13      0.07%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::192-255           13      0.07%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::320-383            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.rdPerTurnAround::total        17486                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls10.wrPerTurnAround::samples        17486                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::mean    17.891513                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::gmean    17.870841                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::stdev     0.856111                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::16           2001     11.44%     11.44% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::17            211      1.21%     12.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::18          14048     80.34%     92.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::19            240      1.37%     94.36% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::20            930      5.32%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::21             10      0.06%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::22             45      0.26%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::24              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.wrPerTurnAround::total        17486                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls10.bytesReadWrQ                   800                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls10.bytesReadSys              23533376                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls10.bytesWrittenSys           10012032                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls10.avgRdBWSys            479304308.03073674                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.avgWrBWSys            203915072.35262772                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls10.totGap                 49098862250                       # Total gap between requests (Tick)
system.mem_ctrls10.avgGap                    93673.84                       # Average gap between requests ((Tick/Count))
system.mem_ctrls10.requestorReadBytes::cpu0.inst         7744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu0.data      4272224                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu1.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu2.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu3.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu3.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu4.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu5.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu6.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorReadBytes::cpu7.data      2751424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls10.requestorWriteBytes::writebacks     10011232                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls10.requestorReadRate::cpu0.inst 157722.060846264707                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu0.data 87012393.295050665736                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu1.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu1.data 56000456.017167136073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu2.data 56022615.314971983433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu3.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu3.data 56003062.993379473686                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu4.data 56022615.314971983433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu5.data 56001759.505273304880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu6.data 56022615.314971983433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadRate::cpu7.data 56038257.172245994210                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls10.requestorWriteRate::writebacks 203898778.751300632954                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls10.requestorReadAccesses::cpu0.inst          242                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu0.data       133532                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu1.data        85924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu2.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu3.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu3.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu4.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu5.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu6.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorReadAccesses::cpu7.data        85982                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls10.requestorWriteAccesses::writebacks       312876                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls10.requestorReadTotalLat::cpu0.inst      9578500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu0.data   5481236956                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu1.data   3446084140                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu2.data   3442129722                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu3.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu3.data   3456858814                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu4.data   3473877172                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu5.data   3443875676                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu6.data   3456255490                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorReadTotalLat::cpu7.data   3454863454                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls10.requestorWriteTotalLat::writebacks 845673841047                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls10.requestorReadAvgLat::cpu0.inst     39580.58                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu0.data     41048.12                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu1.data     40106.19                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu2.data     40044.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu3.data     40229.71                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu4.data     40413.66                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu5.data     40079.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu6.data     40208.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorReadAvgLat::cpu7.data     40181.24                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls10.requestorWriteAvgLat::writebacks   2702904.16                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls10.dram.bytesRead::cpu0.inst         7744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu0.data      4273024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu1.data      2749568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu2.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu3.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu3.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu4.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu5.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu6.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::cpu7.data      2751424                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesRead::total     23533376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu0.inst         7744                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu3.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesInstRead::total         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::writebacks     10012032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.bytesWritten::total     10012032                       # Number of bytes written to this memory (Byte)
system.mem_ctrls10.dram.numReads::cpu0.inst          121                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu0.data        66766                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu1.data        42962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu2.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu3.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu3.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu4.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu5.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu6.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::cpu7.data        42991                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numReads::total        367709                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::writebacks       156438                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.numWrites::total       156438                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls10.dram.bwRead::cpu0.inst       157722                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu0.data     87028687                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu1.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu1.data     56000456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu2.data     56022615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu3.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu3.data     56003063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu4.data     56022615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu5.data     56001760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu6.data     56022615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::cpu7.data     56038257                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwRead::total       479304308                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu0.inst       157722                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu1.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu3.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwInstRead::total       164240                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::writebacks    203915072                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwWrite::total      203915072                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::writebacks    203915072                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu0.inst       157722                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu0.data     87028687                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu1.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu1.data     56000456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu2.data     56022615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu3.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu3.data     56003063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu4.data     56022615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu5.data     56001760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu6.data     56022615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::cpu7.data     56038257                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.bwTotal::total      683219380                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls10.dram.readBursts             735393                       # Number of DRAM read bursts (Count)
system.mem_ctrls10.dram.writeBursts            312851                       # Number of DRAM write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::0        45686                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::1        46114                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::2        46222                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::3        46232                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::4        46230                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::5        46266                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::6        46286                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::7        46202                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::8        46246                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::9        46234                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::10        45664                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::11        45672                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::12        45572                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::13        45604                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::14        45603                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankRdBursts::15        45560                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::0        19406                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::1        19636                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::5        19718                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::6        19760                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::9        19724                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::10        19390                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::11        19424                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::14        19365                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.perBankWrBursts::15        19330                       # Per bank write bursts (Count)
system.mem_ctrls10.dram.totQLat           14957234924                       # Total ticks spent queuing (Tick)
system.mem_ctrls10.dram.totBusLat          1470786000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls10.dram.totMemAccLat      29665094924                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls10.dram.avgQLat              20339.10                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.avgMemAccLat         40339.10                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls10.dram.readRowHits            367648                       # Number of row buffer hits during reads (Count)
system.mem_ctrls10.dram.writeRowHits           223082                       # Number of row buffer hits during writes (Count)
system.mem_ctrls10.dram.readRowHitRate          49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls10.dram.writeRowHitRate         71.31                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls10.dram.bytesPerActivate::samples       457514                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::mean    73.317555                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::gmean    69.331449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::stdev    31.906700                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::32-63         7646      1.67%      1.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::64-95       400605     87.56%     89.23% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::96-127         8638      1.89%     91.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::128-159        13452      2.94%     94.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::160-191         7449      1.63%     95.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::192-223        17416      3.81%     99.50% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::224-255          786      0.17%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::256-287         1362      0.30%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::288-319           80      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::320-351           76      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::352-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::416-447            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesPerActivate::total       457514                       # Bytes accessed per row activation (Byte)
system.mem_ctrls10.dram.bytesRead            23532576                       # Total bytes read (Byte)
system.mem_ctrls10.dram.bytesWritten         10011232                       # Total bytes written (Byte)
system.mem_ctrls10.dram.avgRdBW            479.288014                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.avgWrBW            203.898779                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls10.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls10.dram.busUtil                  4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls10.dram.busUtilRead              3.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls10.dram.busUtilWrite             1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls10.dram.pageHitRate             56.35                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls10.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls10.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls10.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls10.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::IDLE  22681410568                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT  23638138182                       # Time in different power states (Tick)
system.mem_ctrls10.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls10.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.avgPriority_writebacks::samples    312862.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu0.inst::samples       266.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu0.data::samples    133515.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu1.data::samples     85946.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu2.data::samples     85994.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu3.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu4.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu5.data::samples     85922.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu6.data::samples     85964.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.avgPriority_cpu7.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls11.priorityMinLatency    0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls11.priorityMaxLatency    0.000265441000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls11.numReadWriteTurnArounds        17478                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls11.numWriteReadTurnArounds        17478                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls11.numStayReadState           1265160                       # Number of times bus staying in READ state (Count)
system.mem_ctrls11.numStayWriteState           295535                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls11.readReqs                    367724                       # Number of read requests accepted (Count)
system.mem_ctrls11.writeReqs                   156431                       # Number of write requests accepted (Count)
system.mem_ctrls11.readBursts                  735448                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls11.writeBursts                 312862                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls11.servicedByWrQ                   27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls11.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls11.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls11.avgRdQLen                     2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.avgWrQLen                    25.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls11.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls11.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls11.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::5              735448                       # Read request sizes (log2) (Count)
system.mem_ctrls11.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::5             312862                       # Write request sizes (log2) (Count)
system.mem_ctrls11.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls11.rdQLenPdf::0                261114                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::1                268521                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::2                 94606                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::3                 89030                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::4                 11105                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::5                  9445                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::6                   855                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::7                   688                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::8                    28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::9                    23                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::10                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::11                    3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::15                15275                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::16                15606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::17                17521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::18                17897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::19                17934                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::20                17748                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::21                17702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::22                17563                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::23                17564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::24                17523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::25                17535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::26                17528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::27                17494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::28                17500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::29                17498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::30                17508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::31                17502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::32                17486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::33                  391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::34                   57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::35                    8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::36                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls11.rdPerTurnAround::samples        17478                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::mean    39.648244                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::gmean    36.387452                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::stdev    33.485344                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::0-63        17155     98.15%     98.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::64-127          292      1.67%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::128-191           17      0.10%     99.92% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::192-255            7      0.04%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::256-319            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.rdPerTurnAround::total        17478                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls11.wrPerTurnAround::samples        17478                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::mean    17.898787                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::gmean    17.878206                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::stdev     0.855797                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::16           1931     11.05%     11.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::17            256      1.46%     12.51% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::18          14060     80.44%     92.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::19            244      1.40%     94.35% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::20            916      5.24%     99.59% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::21             18      0.10%     99.70% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::22             51      0.29%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::25              1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.wrPerTurnAround::total        17478                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls11.bytesReadWrQ                   864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls11.bytesReadSys              23534336                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls11.bytesWrittenSys           10011584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls11.avgRdBWSys            479323860.35232925                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.avgWrBWSys            203905947.93588457                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls11.totGap                 49098277250                       # Total gap between requests (Tick)
system.mem_ctrls11.avgGap                    93671.29                       # Average gap between requests ((Tick/Count))
system.mem_ctrls11.requestorReadBytes::cpu0.inst         8512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu0.data      4272480                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu1.data      2750272                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu2.data      2751808                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu3.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu4.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu5.data      2749504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu6.data      2750848                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorReadBytes::cpu7.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls11.requestorWriteBytes::writebacks     10010720                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls11.requestorReadRate::cpu0.inst 173363.918120274408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu0.data 87017607.247475340962                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu1.data 56014794.386334978044                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu2.data 56046078.100882999599                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu3.data 55995242.064742468297                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu4.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu5.data 55999152.529060974717                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu6.data 56026525.779290489852                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadRate::cpu7.data 56005669.969591811299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls11.requestorWriteRate::writebacks 203888350.846451312304                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls11.requestorReadAccesses::cpu0.inst          266                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu0.data       133542                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu1.data        85946                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu2.data        85994                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu3.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu4.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu5.data        85922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu6.data        85964                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorReadAccesses::cpu7.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls11.requestorWriteAccesses::writebacks       312862                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls11.requestorReadTotalLat::cpu0.inst      9716000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu0.data   5599058980                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu1.data   3445476690                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu2.data   3427570214                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu3.data   3447806720                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu4.data   3444055610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu5.data   3450577266                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu6.data   3445473404                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorReadTotalLat::cpu7.data   3459276834                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls11.requestorWriteTotalLat::writebacks 844842539293                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls11.requestorReadAvgLat::cpu0.inst     36526.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu0.data     41927.33                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu1.data     40088.85                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu2.data     39858.25                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu3.data     40129.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu4.data     40065.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu5.data     40159.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu6.data     40080.42                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorReadAvgLat::cpu7.data     40255.98                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls11.requestorWriteAvgLat::writebacks   2700368.02                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls11.dram.bytesRead::cpu0.inst         8512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu0.data      4273344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu1.data      2750272                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu2.data      2751808                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu3.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu4.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu5.data      2749504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu6.data      2750848                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::cpu7.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesRead::total     23534336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu0.inst         8512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesInstRead::total         8704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::writebacks     10011584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.bytesWritten::total     10011584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls11.dram.numReads::cpu0.inst          133                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu0.data        66771                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu1.data        42973                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu2.data        42997                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu3.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu4.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu5.data        42961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu6.data        42982                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::cpu7.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numReads::total        367724                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::writebacks       156431                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.numWrites::total       156431                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls11.dram.bwRead::cpu0.inst       173364                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu0.data     87035204                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu1.data     56014794                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu2.data     56046078                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu3.data     55995242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu4.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu5.data     55999153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu6.data     56026526                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::cpu7.data     56005670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwRead::total       479323860                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu0.inst       173364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwInstRead::total       177274                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::writebacks    203905948                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwWrite::total      203905948                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::writebacks    203905948                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu0.inst       173364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu0.data     87035204                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu1.data     56014794                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu2.data     56046078                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu3.data     55995242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu4.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu5.data     55999153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu6.data     56026526                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::cpu7.data     56005670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.bwTotal::total      683229808                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls11.dram.readBursts             735421                       # Number of DRAM read bursts (Count)
system.mem_ctrls11.dram.writeBursts            312835                       # Number of DRAM write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::0        45722                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::1        46114                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::2        46230                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::4        46222                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::5        46270                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::6        46290                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::7        46196                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::8        46244                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::9        46202                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::10        45646                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::11        45676                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::12        45584                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::13        45612                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::14        45614                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankRdBursts::15        45563                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::0        19414                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::1        19636                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::5        19718                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::6        19760                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::8        19674                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::9        19682                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::10        19382                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::11        19424                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::12        19350                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::14        19392                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.perBankWrBursts::15        19329                       # Per bank write bursts (Count)
system.mem_ctrls11.dram.totQLat           15020792718                       # Total ticks spent queuing (Tick)
system.mem_ctrls11.dram.totBusLat          1470842000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls11.dram.totMemAccLat      29729212718                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls11.dram.avgQLat              20424.75                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.avgMemAccLat         40424.75                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls11.dram.readRowHits            367656                       # Number of row buffer hits during reads (Count)
system.mem_ctrls11.dram.writeRowHits           223153                       # Number of row buffer hits during writes (Count)
system.mem_ctrls11.dram.readRowHitRate          49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls11.dram.writeRowHitRate         71.33                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls11.dram.bytesPerActivate::samples       457447                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::mean    73.329133                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::gmean    69.343837                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::stdev    31.904941                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::0-63         7583      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::64-127       409071     89.42%     91.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::128-191        21102      4.61%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::192-255        18167      3.97%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::256-319         1438      0.31%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::320-383           81      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesPerActivate::total       457447                       # Bytes accessed per row activation (Byte)
system.mem_ctrls11.dram.bytesRead            23533472                       # Total bytes read (Byte)
system.mem_ctrls11.dram.bytesWritten         10010720                       # Total bytes written (Byte)
system.mem_ctrls11.dram.avgRdBW            479.306263                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.avgWrBW            203.888351                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls11.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls11.dram.busUtil                  4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls11.dram.busUtilRead              3.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls11.dram.busUtilWrite             1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls11.dram.pageHitRate             56.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls11.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls11.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls11.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls11.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::IDLE  22714393392                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT  23605155358                       # Time in different power states (Tick)
system.mem_ctrls11.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls11.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.avgPriority_writebacks::samples    312708.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu0.inst::samples       278.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu0.data::samples    133333.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu1.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu2.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu3.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu4.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu5.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu6.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.avgPriority_cpu7.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls12.priorityMinLatency    0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls12.priorityMaxLatency    0.000259471000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls12.numReadWriteTurnArounds        17484                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls12.numWriteReadTurnArounds        17484                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls12.numStayReadState           1264726                       # Number of times bus staying in READ state (Count)
system.mem_ctrls12.numStayWriteState           295430                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls12.readReqs                    367635                       # Number of read requests accepted (Count)
system.mem_ctrls12.writeReqs                   156354                       # Number of write requests accepted (Count)
system.mem_ctrls12.readBursts                  735270                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls12.writeBursts                 312708                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls12.servicedByWrQ                   29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls12.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls12.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls12.avgRdQLen                     2.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.avgWrQLen                    25.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls12.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls12.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls12.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::5              735270                       # Read request sizes (log2) (Count)
system.mem_ctrls12.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::5             312708                       # Write request sizes (log2) (Count)
system.mem_ctrls12.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls12.rdQLenPdf::0                260991                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::1                268166                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::2                 94556                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::3                 89236                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::4                 11201                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::5                  9522                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::6                   838                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::7                   668                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::8                    33                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::9                    26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::10                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::11                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::15                15178                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::16                15518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::17                17456                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::18                17885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::19                17940                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::20                17720                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::21                17691                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::22                17578                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::23                17579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::24                17528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::25                17540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::26                17534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::27                17511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::28                17518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::29                17507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::30                17508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::31                17502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::32                17493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::33                  435                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::34                   57                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::35                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::36                    7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::37                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls12.rdPerTurnAround::samples        17484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::mean    39.624113                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::gmean    36.354557                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::stdev    33.989553                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::0-63        17156     98.12%     98.12% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::64-127          298      1.70%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::128-191           13      0.07%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::192-255           10      0.06%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::256-319            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::3968-4031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.rdPerTurnAround::total        17484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls12.wrPerTurnAround::samples        17484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::mean    17.883722                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::gmean    17.863186                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::stdev     0.852860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::16           2006     11.47%     11.47% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::17            281      1.61%     13.08% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::18          13978     79.95%     93.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::19            279      1.60%     94.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::20            886      5.07%     99.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::21             11      0.06%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::22             40      0.23%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::23              2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::24              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.wrPerTurnAround::total        17484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls12.bytesReadWrQ                   928                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls12.bytesReadSys              23528640                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls12.bytesWrittenSys           10006656                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls12.avgRdBWSys            479207849.91088033                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.avgWrBWSys            203805579.35170966                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls12.totGap                 49098278500                       # Total gap between requests (Tick)
system.mem_ctrls12.avgGap                    93700.97                       # Average gap between requests ((Tick/Count))
system.mem_ctrls12.requestorReadBytes::cpu0.inst         8896                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu0.data      4266656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu1.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu2.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu3.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu4.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu5.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu6.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorReadBytes::cpu7.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls12.requestorWriteBytes::writebacks     10005728                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls12.requestorReadRate::cpu0.inst 181184.846757279272                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu0.data 86898989.829814091325                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu1.data 56035650.196033664048                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu2.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu3.data 55993938.576636299491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu4.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu5.data 55993938.576636299491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu6.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadRate::cpu7.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls12.requestorWriteRate::writebacks 203786678.774170249701                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls12.requestorReadAccesses::cpu0.inst          278                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu0.data       133362                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu1.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu2.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu3.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu4.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu5.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu6.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorReadAccesses::cpu7.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls12.requestorWriteAccesses::writebacks       312708                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls12.requestorReadTotalLat::cpu0.inst      9616000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu0.data   5669454418                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu1.data   3426167680                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu2.data   3432977252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu3.data   3458311798                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu4.data   3464707216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu5.data   3451150254                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu6.data   3454060940                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorReadTotalLat::cpu7.data   3469499820                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls12.requestorWriteTotalLat::writebacks 845128196313                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls12.requestorReadAvgLat::cpu0.inst     34589.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu0.data     42511.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu1.data     39849.35                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu2.data     39936.92                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu3.data     40253.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu4.data     40310.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu5.data     40169.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu6.data     40186.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorReadAvgLat::cpu7.data     40361.79                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls12.requestorWriteAvgLat::writebacks   2702611.37                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls12.dram.bytesRead::cpu0.inst         8896                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu0.data      4267584                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu1.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu2.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu3.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu4.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu5.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu6.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::cpu7.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesRead::total     23528640                       # Number of bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu0.inst         8896                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesInstRead::total         9024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::writebacks     10006656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.bytesWritten::total     10006656                       # Number of bytes written to this memory (Byte)
system.mem_ctrls12.dram.numReads::cpu0.inst          139                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu0.data        66681                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu1.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu2.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu3.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu4.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu5.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu6.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::cpu7.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numReads::total        367635                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::writebacks       156354                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.numWrites::total       156354                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls12.dram.bwRead::cpu0.inst       181185                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu0.data     86917890                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu1.data     56035650                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu2.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu3.data     55993939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu4.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu5.data     55993939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu6.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::cpu7.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwRead::total       479207850                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu0.inst       181185                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwInstRead::total       183792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::writebacks    203805579                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwWrite::total      203805579                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::writebacks    203805579                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu0.inst       181185                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu0.data     86917890                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu1.data     56035650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu2.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu3.data     55993939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu4.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu5.data     55993939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu6.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::cpu7.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.bwTotal::total      683013429                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls12.dram.readBursts             735241                       # Number of DRAM read bursts (Count)
system.mem_ctrls12.dram.writeBursts            312679                       # Number of DRAM write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::0        45660                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::1        46082                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::2        46230                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::3        46244                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::4        46224                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::5        46266                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::6        46224                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::7        46202                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::8        46218                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::9        46268                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::10        45638                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::11        45606                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::12        45589                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::13        45614                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::14        45606                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankRdBursts::15        45570                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::0        19378                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::1        19602                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::3        19690                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::5        19716                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::6        19692                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::8        19674                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::9        19754                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::10        19382                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::11        19356                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::12        19347                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::14        19364                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.perBankWrBursts::15        19332                       # Per bank write bursts (Count)
system.mem_ctrls12.dram.totQLat           15131259378                       # Total ticks spent queuing (Tick)
system.mem_ctrls12.dram.totBusLat          1470482000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls12.dram.totMemAccLat      29836079378                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls12.dram.avgQLat              20580.00                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.avgMemAccLat         40580.00                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls12.dram.readRowHits            367573                       # Number of row buffer hits during reads (Count)
system.mem_ctrls12.dram.writeRowHits           223313                       # Number of row buffer hits during writes (Count)
system.mem_ctrls12.dram.readRowHitRate          49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls12.dram.writeRowHitRate         71.42                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls12.dram.bytesPerActivate::samples       457034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::mean    73.371872                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::gmean    69.368803                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::stdev    32.020216                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::0-63         7509      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::64-127       408941     89.48%     91.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::128-191        20734      4.54%     95.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::192-255        18278      4.00%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::256-319         1487      0.33%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::320-383           78      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::512-575            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesPerActivate::total       457034                       # Bytes accessed per row activation (Byte)
system.mem_ctrls12.dram.bytesRead            23527712                       # Total bytes read (Byte)
system.mem_ctrls12.dram.bytesWritten         10005728                       # Total bytes written (Byte)
system.mem_ctrls12.dram.avgRdBW            479.188949                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.avgWrBW            203.786679                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls12.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls12.dram.busUtil                  4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls12.dram.busUtilRead              2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls12.dram.busUtilWrite             1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls12.dram.pageHitRate             56.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls12.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls12.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls12.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls12.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::IDLE  22757667711                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT  23561881039                       # Time in different power states (Tick)
system.mem_ctrls12.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls12.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.avgPriority_writebacks::samples    312654.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu0.inst::samples       252.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu0.data::samples    133243.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu1.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu2.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu3.data::samples     85944.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu4.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu5.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu6.data::samples     85958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.avgPriority_cpu7.data::samples     85922.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls13.priorityMinLatency    0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls13.priorityMaxLatency    0.000306762000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls13.numReadWriteTurnArounds        17472                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls13.numWriteReadTurnArounds        17472                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls13.numStayReadState           1264625                       # Number of times bus staying in READ state (Count)
system.mem_ctrls13.numStayWriteState           295323                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls13.readReqs                    367581                       # Number of read requests accepted (Count)
system.mem_ctrls13.writeReqs                   156327                       # Number of write requests accepted (Count)
system.mem_ctrls13.readBursts                  735162                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls13.writeBursts                 312654                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls13.servicedByWrQ                   23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls13.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls13.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls13.avgRdQLen                     2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.avgWrQLen                    24.35                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls13.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls13.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls13.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::5              735162                       # Read request sizes (log2) (Count)
system.mem_ctrls13.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::5             312654                       # Write request sizes (log2) (Count)
system.mem_ctrls13.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls13.rdQLenPdf::0                260980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::1                268235                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::2                 94519                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::3                 89092                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::4                 11180                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::5                  9554                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::6                   864                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::7                   670                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::8                    25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::9                    16                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::10                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::11                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::15                15257                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::16                15595                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::17                17540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::18                17903                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::19                17951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::20                17702                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::21                17647                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::22                17549                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::23                17548                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::24                17502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::25                17533                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::26                17535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::27                17493                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::28                17498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::29                17488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::30                17490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::31                17490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::32                17478                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::33                  361                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::34                   56                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::35                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::36                    9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::37                    3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::38                    2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls13.rdPerTurnAround::samples        17472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::mean    39.647550                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::gmean    36.368799                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::stdev    33.677724                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::0-63        17152     98.17%     98.17% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::64-127          293      1.68%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::128-191            7      0.04%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::192-255           13      0.07%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::256-319            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.rdPerTurnAround::total        17472                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls13.wrPerTurnAround::samples        17472                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::mean    17.893258                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::gmean    17.872803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::stdev     0.852257                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::16           1956     11.20%     11.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::17            246      1.41%     12.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::18          14057     80.45%     93.06% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::19            248      1.42%     94.48% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::20            908      5.20%     99.67% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::21              7      0.04%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::22             44      0.25%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::23              4      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::24              2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.wrPerTurnAround::total        17472                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls13.bytesReadWrQ                   736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls13.bytesReadSys              23525184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls13.bytesWrittenSys           10004928                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls13.avgRdBWSys            479137461.55314732                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.avgWrBWSys            203770385.17284316                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls13.totGap                 49097083750                       # Total gap between requests (Tick)
system.mem_ctrls13.avgGap                    93713.18                       # Average gap between requests ((Tick/Count))
system.mem_ctrls13.requestorReadBytes::cpu0.inst         8064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu0.data      4263776                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu1.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu2.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu3.data      2750208                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu4.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu5.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu6.data      2750656                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorReadBytes::cpu7.data      2749504                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls13.requestorWriteBytes::writebacks     10004192                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls13.requestorReadRate::cpu0.inst 164239.501377102075                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu0.data 86840332.865036562085                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu1.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu2.data 56036953.684139825404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu3.data 56013490.898228816688                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu4.data 56022615.314971983433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu5.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu6.data 56022615.314971983433                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadRate::cpu7.data 55999152.529060974717                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls13.requestorWriteRate::writebacks 203755395.059622228146                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls13.requestorReadAccesses::cpu0.inst          252                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu0.data       133266                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu1.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu2.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu3.data        85944                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu4.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu5.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu6.data        85958                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorReadAccesses::cpu7.data        85922                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls13.requestorWriteAccesses::writebacks       312654                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls13.requestorReadTotalLat::cpu0.inst     10451500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu0.data   5649825030                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu1.data   3445823740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu2.data   3443479172                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu3.data   3447912330                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu4.data   3469315790                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu5.data   3461337708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu6.data   3455753982                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorReadTotalLat::cpu7.data   3455408910                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls13.requestorWriteTotalLat::writebacks 844339631868                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls13.requestorReadAvgLat::cpu0.inst     41474.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu0.data     42395.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu1.data     40086.36                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu2.data     40049.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu3.data     40118.13                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu4.data     40360.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu5.data     40286.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu6.data     40202.82                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorReadAvgLat::cpu7.data     40215.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls13.requestorWriteAvgLat::writebacks   2700555.99                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls13.dram.bytesRead::cpu0.inst         8064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu0.data      4264512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu1.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu2.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu3.data      2750208                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu4.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu5.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu6.data      2750656                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::cpu7.data      2749504                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesRead::total     23525184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu0.inst         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesInstRead::total         8192                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::writebacks     10004928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.bytesWritten::total     10004928                       # Number of bytes written to this memory (Byte)
system.mem_ctrls13.dram.numReads::cpu0.inst          126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu0.data        66633                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu1.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu2.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu3.data        42972                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu4.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu5.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu6.data        42979                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::cpu7.data        42961                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numReads::total        367581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::writebacks       156327                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.numWrites::total       156327                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls13.dram.bwRead::cpu0.inst       164240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu0.data     86855323                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu1.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu2.data     56036954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu3.data     56013491                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu4.data     56022615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu5.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu6.data     56022615                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::cpu7.data     55999153                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwRead::total       479137462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu0.inst       164240                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwInstRead::total       166846                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::writebacks    203770385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwWrite::total      203770385                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::writebacks    203770385                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu0.inst       164240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu0.data     86855323                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu1.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu2.data     56036954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu3.data     56013491                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu4.data     56022615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu5.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu6.data     56022615                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::cpu7.data     55999153                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.bwTotal::total      682907847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls13.dram.readBursts             735139                       # Number of DRAM read bursts (Count)
system.mem_ctrls13.dram.writeBursts            312631                       # Number of DRAM write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::0        45642                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::1        46066                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::2        46224                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::3        46230                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::4        46224                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::5        46262                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::6        46218                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::7        46208                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::8        46222                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::9        46232                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::10        45632                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::12        45588                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::13        45602                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::14        45610                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankRdBursts::15        45575                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::0        19372                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::1        19596                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::4        19690                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::5        19716                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::8        19700                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::9        19710                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::10        19388                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::11        19350                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::12        19344                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::14        19364                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.perBankWrBursts::15        19333                       # Per bank write bursts (Count)
system.mem_ctrls13.dram.totQLat           15136662162                       # Total ticks spent queuing (Tick)
system.mem_ctrls13.dram.totBusLat          1470278000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls13.dram.totMemAccLat      29839442162                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls13.dram.avgQLat              20590.20                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.avgMemAccLat         40590.20                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls13.dram.readRowHits            367528                       # Number of row buffer hits during reads (Count)
system.mem_ctrls13.dram.writeRowHits           223204                       # Number of row buffer hits during writes (Count)
system.mem_ctrls13.dram.readRowHitRate          49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls13.dram.writeRowHitRate         71.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls13.dram.bytesPerActivate::samples       457038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::mean    73.360727                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::gmean    69.366528                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::stdev    31.959451                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::32-63         7516      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::64-95       400123     87.55%     89.19% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::96-127         8676      1.90%     91.09% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::128-159        13467      2.95%     94.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::160-191         7598      1.66%     95.70% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::192-223        17313      3.79%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::224-255          775      0.17%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::256-287         1407      0.31%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::288-319           83      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::320-351           75      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::352-383            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::480-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesPerActivate::total       457038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls13.dram.bytesRead            23524448                       # Total bytes read (Byte)
system.mem_ctrls13.dram.bytesWritten         10004192                       # Total bytes written (Byte)
system.mem_ctrls13.dram.avgRdBW            479.122471                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.avgWrBW            203.755395                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls13.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls13.dram.busUtil                  4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls13.dram.busUtilRead              2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls13.dram.busUtilWrite             1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls13.dram.pageHitRate             56.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls13.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls13.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls13.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls13.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::IDLE  22795462336                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT  23524086414                       # Time in different power states (Tick)
system.mem_ctrls13.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls13.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.avgPriority_writebacks::samples    312704.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu0.inst::samples       252.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu0.data::samples    133357.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu1.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu2.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu3.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu4.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu5.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu6.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.avgPriority_cpu7.data::samples     85920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls14.priorityMinLatency    0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls14.priorityMaxLatency    0.000223586000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls14.numReadWriteTurnArounds        17480                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls14.numWriteReadTurnArounds        17480                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls14.numStayReadState           1264676                       # Number of times bus staying in READ state (Count)
system.mem_ctrls14.numStayWriteState           295406                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls14.readReqs                    367632                       # Number of read requests accepted (Count)
system.mem_ctrls14.writeReqs                   156352                       # Number of write requests accepted (Count)
system.mem_ctrls14.readBursts                  735264                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls14.writeBursts                 312704                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls14.servicedByWrQ                   23                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls14.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls14.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls14.avgRdQLen                     2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.avgWrQLen                    24.83                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls14.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls14.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls14.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::5              735264                       # Read request sizes (log2) (Count)
system.mem_ctrls14.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::5             312704                       # Write request sizes (log2) (Count)
system.mem_ctrls14.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls14.rdQLenPdf::0                261061                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::1                268227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::2                 94518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::3                 89175                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::4                 11178                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::5                  9545                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::6                   836                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::7                   649                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::8                    26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::9                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::10                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::11                    2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::15                15215                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::16                15540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::17                17518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::18                17901                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::19                17958                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::20                17732                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::21                17692                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::22                17581                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::23                17580                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::24                17525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::25                17534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::26                17528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::27                17502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::28                17506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::29                17496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::30                17498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::31                17495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::32                17488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::33                  354                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::34                   44                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::35                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::36                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::37                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::38                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls14.rdPerTurnAround::samples        17480                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::mean    39.635240                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::gmean    36.372160                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::stdev    33.465719                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::0-63        17157     98.15%     98.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::64-127          294      1.68%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::128-191           11      0.06%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::192-255           11      0.06%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::256-319            4      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::320-383            2      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.rdPerTurnAround::total        17480                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls14.wrPerTurnAround::samples        17480                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::mean    17.887815                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::gmean    17.867102                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::stdev     0.857520                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::16           2003     11.46%     11.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::17            237      1.36%     12.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::18          14034     80.29%     93.10% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::19            254      1.45%     94.55% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::20            887      5.07%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::21             15      0.09%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::22             44      0.25%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::23              3      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::24              3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.wrPerTurnAround::total        17480                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls14.bytesReadWrQ                   736                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls14.bytesReadSys              23528448                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls14.bytesWrittenSys           10006528                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls14.avgRdBWSys            479203939.44656181                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.avgWrBWSys            203802972.37549734                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls14.totGap                 49096104750                       # Total gap between requests (Tick)
system.mem_ctrls14.avgGap                    93697.72                       # Average gap between requests ((Tick/Count))
system.mem_ctrls14.requestorReadBytes::cpu0.inst         8064                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu0.data      4267424                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu1.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu2.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu3.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu4.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu4.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu5.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu6.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorReadBytes::cpu7.data      2749440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls14.requestorWriteBytes::writebacks     10005728                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls14.requestorReadRate::cpu0.inst 164239.501377102075                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu0.data 86914631.687088102102                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu1.data 56025222.291184321046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu2.data 56001759.505273304880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu3.data 56040864.148458331823                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu4.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu4.data 56025222.291184321046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu5.data 55995242.064742468297                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu6.data 56018704.850653484464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadRate::cpu7.data 55997849.040954805911                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls14.requestorWriteRate::writebacks 203786678.774170249701                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls14.requestorReadAccesses::cpu0.inst          252                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu0.data       133380                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu1.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu2.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu3.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu4.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu5.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu6.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorReadAccesses::cpu7.data        85920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls14.requestorWriteAccesses::writebacks       312704                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls14.requestorReadTotalLat::cpu0.inst      9597500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu0.data   5478382508                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu1.data   3454320116                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu2.data   3434758746                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu3.data   3447098782                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu4.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu4.data   3483666242                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu5.data   3451960610                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu6.inst       464500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu6.data   3457195928                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorReadTotalLat::cpu7.data   3464481910                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls14.requestorWriteTotalLat::writebacks 844603921956                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls14.requestorReadAvgLat::cpu0.inst     38085.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu0.data     41073.49                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu1.data     40184.27                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu2.data     39973.45                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu3.data     40089.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu4.data     40525.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu5.data     40178.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu6.inst    232250.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu6.data     40222.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorReadAvgLat::cpu7.data     40322.18                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls14.requestorWriteAvgLat::writebacks   2700969.36                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls14.dram.bytesRead::cpu0.inst         8064                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu0.data      4268160                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu1.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu2.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu3.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu4.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu4.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu5.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu6.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::cpu7.data      2749440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesRead::total     23528448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu0.inst         8064                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu4.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesInstRead::total         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::writebacks     10006528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.bytesWritten::total     10006528                       # Number of bytes written to this memory (Byte)
system.mem_ctrls14.dram.numReads::cpu0.inst          126                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu0.data        66690                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu1.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu2.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu3.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu4.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu4.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu5.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu6.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::cpu7.data        42960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numReads::total        367632                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::writebacks       156352                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.numWrites::total       156352                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls14.dram.bwRead::cpu0.inst       164240                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu0.data     86929622                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu1.data     56025222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu2.data     56001760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu3.data     56040864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu4.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu4.data     56025222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu5.data     55995242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu6.data     56018705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::cpu7.data     55997849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwRead::total       479203939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu0.inst       164240                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu4.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwInstRead::total       169453                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::writebacks    203802972                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwWrite::total      203802972                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::writebacks    203802972                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu0.inst       164240                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu0.data     86929622                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu1.data     56025222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu2.data     56001760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu3.data     56040864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu4.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu4.data     56025222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu5.data     55995242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu6.data     56018705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::cpu7.data     55997849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.bwTotal::total      683006912                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls14.dram.readBursts             735241                       # Number of DRAM read bursts (Count)
system.mem_ctrls14.dram.writeBursts            312679                       # Number of DRAM write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::0        45666                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::1        46100                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::2        46210                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::3        46236                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::4        46228                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::5        46256                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::6        46212                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::7        46210                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::8        46252                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::9        46262                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::10        45628                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::11        45602                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::12        45584                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::13        45616                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::14        45607                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankRdBursts::15        45572                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::0        19402                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::1        19598                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::4        19688                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::5        19708                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::9        19746                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::10        19388                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::11        19348                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::12        19346                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::13        19368                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::14        19367                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.perBankWrBursts::15        19334                       # Per bank write bursts (Count)
system.mem_ctrls14.dram.totQLat           14977307842                       # Total ticks spent queuing (Tick)
system.mem_ctrls14.dram.totBusLat          1470482000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls14.dram.totMemAccLat      29682127842                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls14.dram.avgQLat              20370.61                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.avgMemAccLat         40370.61                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls14.dram.readRowHits            367577                       # Number of row buffer hits during reads (Count)
system.mem_ctrls14.dram.writeRowHits           223169                       # Number of row buffer hits during writes (Count)
system.mem_ctrls14.dram.readRowHitRate          49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls14.dram.writeRowHitRate         71.37                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls14.dram.bytesPerActivate::samples       457174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::mean    73.349403                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::gmean    69.350038                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::stdev    32.000120                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::32-63         7549      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::64-95       400441     87.59%     89.24% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::96-127         8540      1.87%     91.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::128-159        13407      2.93%     94.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::160-191         7369      1.61%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::192-223        17535      3.84%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::224-255          767      0.17%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::256-287         1391      0.30%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::288-319           77      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::320-351           91      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::352-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::384-415            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::448-479            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::480-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesPerActivate::total       457174                       # Bytes accessed per row activation (Byte)
system.mem_ctrls14.dram.bytesRead            23527712                       # Total bytes read (Byte)
system.mem_ctrls14.dram.bytesWritten         10005728                       # Total bytes written (Byte)
system.mem_ctrls14.dram.avgRdBW            479.188949                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.avgWrBW            203.786679                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls14.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls14.dram.busUtil                  4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls14.dram.busUtilRead              2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls14.dram.busUtilWrite             1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls14.dram.pageHitRate             56.37                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls14.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls14.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls14.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls14.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::IDLE  22727140981                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT  23592407769                       # Time in different power states (Tick)
system.mem_ctrls14.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls14.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.avgPriority_writebacks::samples    312664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu0.inst::samples       260.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu0.data::samples    133261.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu1.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu2.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu3.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu4.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu5.data::samples     85936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu6.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.avgPriority_cpu7.data::samples     85920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls15.priorityMinLatency    0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls15.priorityMaxLatency    0.000249820000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls15.numReadWriteTurnArounds        17482                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls15.numWriteReadTurnArounds        17482                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls15.numStayReadState           1264559                       # Number of times bus staying in READ state (Count)
system.mem_ctrls15.numStayWriteState           295402                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls15.readReqs                    367602                       # Number of read requests accepted (Count)
system.mem_ctrls15.writeReqs                   156332                       # Number of write requests accepted (Count)
system.mem_ctrls15.readBursts                  735204                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls15.writeBursts                 312664                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls15.servicedByWrQ                   13                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls15.mergedWrBursts                   0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls15.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls15.avgRdQLen                     2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.avgWrQLen                    26.91                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls15.numRdRetry                       0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls15.numWrRetry                       0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls15.readPktSize::0                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::1                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::2                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::3                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::4                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::5              735204                       # Read request sizes (log2) (Count)
system.mem_ctrls15.readPktSize::6                   0                       # Read request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::0                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::1                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::2                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::3                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::4                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::5             312664                       # Write request sizes (log2) (Count)
system.mem_ctrls15.writePktSize::6                  0                       # Write request sizes (log2) (Count)
system.mem_ctrls15.rdQLenPdf::0                260801                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::1                268146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::2                 94799                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::3                 89236                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::4                 11112                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::5                  9518                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::6                   854                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::7                   672                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::8                    29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::9                    22                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::10                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::11                    1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::12                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::13                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::14                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::15                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::16                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::17                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::18                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::19                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::20                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::21                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::22                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::23                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::24                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::25                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::26                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::27                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::28                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::29                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::30                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::31                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::32                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::33                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::34                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::35                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::36                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::37                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::38                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::39                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::40                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::41                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::42                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::43                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::44                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::45                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::46                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::47                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::48                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::49                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::50                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::51                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::52                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::53                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::54                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::55                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::56                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::57                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::58                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::59                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::60                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::61                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::62                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.rdQLenPdf::63                    0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::0                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::1                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::2                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::3                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::4                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::5                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::6                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::7                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::8                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::9                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::10                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::11                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::12                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::13                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::14                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::15                15184                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::16                15491                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::17                17488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::18                17919                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::19                17950                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::20                17724                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::21                17693                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::22                17576                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::23                17567                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::24                17520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::25                17536                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::26                17529                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::27                17501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::28                17505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::29                17501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::30                17509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::31                17503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::32                17488                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::33                  391                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::34                   54                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::35                   10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::36                    8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::37                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::38                    1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::39                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::40                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::41                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::42                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::43                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::44                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::45                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::46                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::47                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::48                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::49                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::50                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::51                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::52                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::53                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::54                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::55                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::56                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::57                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::58                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::59                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::60                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::61                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::62                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.wrQLenPdf::63                    0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls15.rdPerTurnAround::samples        17482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::mean    39.633337                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::gmean    36.378210                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::stdev    33.712974                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::0-63        17177     98.26%     98.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::64-127          273      1.56%     99.82% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::128-191           17      0.10%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::192-255            8      0.05%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::256-319            3      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::320-383            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::3968-4031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.rdPerTurnAround::total        17482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls15.wrPerTurnAround::samples        17482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::mean    17.884052                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::gmean    17.863107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::stdev     0.862890                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::16           2025     11.58%     11.58% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::17            253      1.45%     13.03% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::18          14010     80.14%     93.17% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::19            250      1.43%     94.60% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::20            875      5.01%     99.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::21             13      0.07%     99.68% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::22             49      0.28%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::23              3      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::24              3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::26              1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.wrPerTurnAround::total        17482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls15.bytesReadWrQ                   416                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls15.bytesReadSys              23526528                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls15.bytesWrittenSys           10005248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls15.avgRdBWSys            479164834.80337679                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.avgWrBWSys            203776902.61337399                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls15.totGap                 49097570750                       # Total gap between requests (Tick)
system.mem_ctrls15.avgGap                    93709.46                       # Average gap between requests ((Tick/Count))
system.mem_ctrls15.requestorReadBytes::cpu0.inst         8320                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu0.data      4264352                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu1.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu2.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu3.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu4.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu5.data      2749952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu6.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorReadBytes::cpu7.data      2749440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls15.requestorWriteBytes::writebacks     10004768                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls15.requestorReadRate::cpu0.inst 169453.453801771975                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu0.data 86852064.257992058992                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu1.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu2.data 56001759.505273304880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu3.data 56040864.148458331823                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu4.data 56036953.684139825404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu5.data 56008276.945804141462                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu6.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadRate::cpu7.data 55997849.040954805911                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls15.requestorWriteRate::writebacks 203767126.452577739954                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls15.requestorReadAccesses::cpu0.inst          260                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu0.data       133274                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu1.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu2.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu3.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu4.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu5.data        85936                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu6.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorReadAccesses::cpu7.data        85920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls15.requestorWriteAccesses::writebacks       312664                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls15.requestorReadTotalLat::cpu0.inst     10627500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu0.data   5596347938                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu1.data   3442429688                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu2.data   3440991674                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu3.data   3454964732                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu4.data   3458503272                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu5.data   3464595216                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu6.data   3449625914                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorReadTotalLat::cpu7.data   3474527476                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls15.requestorWriteTotalLat::writebacks 846273435157                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls15.requestorReadAvgLat::cpu0.inst     40875.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu0.data     41991.30                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu1.data     40046.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu2.data     40045.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu3.data     40180.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu4.data     40224.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu5.data     40315.99                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu6.data     40130.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorReadAvgLat::cpu7.data     40439.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls15.requestorWriteAvgLat::writebacks   2706654.54                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls15.dram.bytesRead::cpu0.inst         8320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu0.data      4264768                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu1.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu2.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu3.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu4.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu5.data      2749952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu6.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::cpu7.data      2749440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesRead::total     23526528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu0.inst         8320                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesInstRead::total         8384                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::writebacks     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.bytesWritten::total     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls15.dram.numReads::cpu0.inst          130                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu0.data        66637                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu1.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu2.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu3.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu4.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu5.data        42968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu6.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::cpu7.data        42960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numReads::total        367602                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::writebacks       156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.numWrites::total       156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls15.dram.bwRead::cpu0.inst       169453                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu0.data     86860537                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu1.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu2.data     56001760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu3.data     56040864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu4.data     56036954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu5.data     56008277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu6.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::cpu7.data     55997849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwRead::total       479164835                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu0.inst       169453                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwInstRead::total       170757                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::writebacks    203776903                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwWrite::total      203776903                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::writebacks    203776903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu0.inst       169453                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu0.data     86860537                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu1.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu2.data     56001760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu3.data     56040864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu4.data     56036954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu5.data     56008277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu6.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::cpu7.data     55997849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.bwTotal::total      682941737                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls15.dram.readBursts             735191                       # Number of DRAM read bursts (Count)
system.mem_ctrls15.dram.writeBursts            312649                       # Number of DRAM write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::0        45668                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::1        46104                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::2        46228                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::3        46228                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::4        46226                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::5        46224                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::7        46204                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::8        46258                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::9        46224                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::10        45628                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::11        45592                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::12        45592                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::13        45602                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::14        45618                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankRdBursts::15        45579                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::0        19402                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::1        19598                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::2        19700                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::4        19688                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::5        19678                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::9        19708                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::10        19388                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::11        19350                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::14        19372                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.perBankWrBursts::15        19341                       # Per bank write bursts (Count)
system.mem_ctrls15.dram.totQLat           15088860410                       # Total ticks spent queuing (Tick)
system.mem_ctrls15.dram.totBusLat          1470382000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls15.dram.totMemAccLat      29792680410                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls15.dram.avgQLat              20523.73                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgBusLat             2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.avgMemAccLat         40523.73                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls15.dram.readRowHits            367559                       # Number of row buffer hits during reads (Count)
system.mem_ctrls15.dram.writeRowHits           223211                       # Number of row buffer hits during writes (Count)
system.mem_ctrls15.dram.readRowHitRate          50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls15.dram.writeRowHitRate         71.39                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls15.dram.bytesPerActivate::samples       457070                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::mean    73.360492                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::gmean    69.362056                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::stdev    31.991027                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::0-63         7508      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::64-127       408872     89.46%     91.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::128-191        20883      4.57%     95.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::192-255        18235      3.99%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::256-319         1485      0.32%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::320-383           81      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::384-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::448-511            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesPerActivate::total       457070                       # Bytes accessed per row activation (Byte)
system.mem_ctrls15.dram.bytesRead            23526112                       # Total bytes read (Byte)
system.mem_ctrls15.dram.bytesWritten         10004768                       # Total bytes written (Byte)
system.mem_ctrls15.dram.avgRdBW            479.156362                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.avgWrBW            203.767126                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls15.dram.peakBW               16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls15.dram.busUtil                  4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls15.dram.busUtilRead              2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls15.dram.busUtilWrite             1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls15.dram.pageHitRate             56.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls15.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls15.dram.rank0.actEnergy             0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preEnergy             0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.readEnergy            0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls15.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls15.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::IDLE  22774717207                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT  23544831543                       # Time in different power states (Tick)
system.mem_ctrls15.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls15.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.avgPriority_writebacks::samples    312666.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.inst::samples       282.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu0.data::samples    133219.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu1.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu2.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu3.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu4.data::samples     85956.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu5.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu6.data::samples     85932.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.avgPriority_cpu7.data::samples     85980.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls2.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls2.priorityMaxLatency     0.000237739000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls2.numReadWriteTurnArounds        17494                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls2.numWriteReadTurnArounds        17494                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls2.numStayReadState            1264334                       # Number of times bus staying in READ state (Count)
system.mem_ctrls2.numStayWriteState            295359                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls2.readReqs                     367591                       # Number of read requests accepted (Count)
system.mem_ctrls2.writeReqs                    156333                       # Number of write requests accepted (Count)
system.mem_ctrls2.readBursts                   735182                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls2.writeBursts                  312666                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls2.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls2.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls2.avgRdQLen                      2.75                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.avgWrQLen                     23.31                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::5               735182                       # Read request sizes (log2) (Count)
system.mem_ctrls2.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::5              312666                       # Write request sizes (log2) (Count)
system.mem_ctrls2.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls2.rdQLenPdf::0                 260928                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::1                 268165                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::2                  94815                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::3                  89322                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::4                  10975                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::5                   9403                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::6                    833                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::7                    666                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::8                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::9                     26                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::10                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::11                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::15                 15105                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::16                 15418                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::17                 17496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::18                 17883                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::19                 17978                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::20                 17733                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::21                 17679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::22                 17596                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::23                 17600                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::24                 17535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::25                 17543                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::26                 17542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::27                 17516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::28                 17515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::29                 17516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::30                 17532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::31                 17520                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::32                 17503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::33                   370                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::34                    65                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::35                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::36                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls2.rdPerTurnAround::samples        17494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::mean     39.599520                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::gmean    36.338154                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::stdev    33.306201                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::0-63         17167     98.13%     98.13% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::64-127          298      1.70%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::128-191           12      0.07%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::192-255           10      0.06%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::256-319            3      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::320-383            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.rdPerTurnAround::total        17494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls2.wrPerTurnAround::samples        17494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::mean     17.871670                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::gmean    17.850363                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::stdev     0.868041                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::16            2141     12.24%     12.24% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::17             232      1.33%     13.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::18           13913     79.53%     93.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::19             237      1.35%     94.45% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::20             925      5.29%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::21               7      0.04%     99.78% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::22              36      0.21%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::23               1      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::24               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.wrPerTurnAround::total        17494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls2.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls2.bytesReadSys               23525824                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls2.bytesWrittenSys            10005312                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls2.avgRdBWSys             479150496.43420899                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.avgWrBWSys             203778206.10148016                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls2.totGap                  49098281750                       # Total gap between requests (Tick)
system.mem_ctrls2.avgGap                     93712.60                       # Average gap between requests ((Tick/Count))
system.mem_ctrls2.requestorReadBytes::cpu0.inst         9024                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu0.data      4263008                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu1.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu2.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu3.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu4.data      2750592                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu5.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu6.data      2749824                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorReadBytes::cpu7.data      2751360                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls2.requestorWriteBytes::writebacks     10004704                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls2.requestorReadRate::cpu0.inst 183791.822969614237                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu0.data 86824691.007762551308                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu1.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu2.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu3.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu4.data 56021311.826865822077                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu5.data 56020008.338759653270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu6.data 56005669.969591811299                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadRate::cpu7.data 56036953.684139825404                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls2.requestorWriteRate::writebacks 203765822.964471548796                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls2.requestorReadAccesses::cpu0.inst          282                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu0.data       133236                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu1.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu2.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu3.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu4.data        85956                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu5.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu6.data        85932                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorReadAccesses::cpu7.data        85980                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls2.requestorWriteAccesses::writebacks       312666                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls2.requestorReadTotalLat::cpu0.inst     10146000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu0.data   5492207496                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu1.data   3441243252                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu2.data   3458089308                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu3.data   3460279340                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu4.data   3468159194                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu5.data   3445656596                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu6.data   3463115372                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorReadTotalLat::cpu7.data   3470761378                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls2.requestorWriteTotalLat::writebacks 845359225377                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls2.requestorReadAvgLat::cpu0.inst     35978.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu0.data     41221.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu1.data     40033.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu2.data     40248.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu3.data     40259.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu4.data     40348.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu5.data     40087.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu6.data     40300.65                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorReadAvgLat::cpu7.data     40367.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls2.requestorWriteAvgLat::writebacks   2703713.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls2.dram.bytesRead::cpu0.inst         9024                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu0.data      4263552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu1.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu2.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu3.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu4.data      2750592                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu5.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu6.data      2749824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::cpu7.data      2751360                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesRead::total      23525824                       # Number of bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu0.inst         9024                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu2.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu4.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::cpu6.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesInstRead::total         9472                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::writebacks     10005312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.bytesWritten::total     10005312                       # Number of bytes written to this memory (Byte)
system.mem_ctrls2.dram.numReads::cpu0.inst          141                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu0.data        66618                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu1.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu2.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu3.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu4.data        42978                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu5.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu6.data        42966                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::cpu7.data        42990                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numReads::total         367591                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::writebacks       156333                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.numWrites::total        156333                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls2.dram.bwRead::cpu0.inst       183792                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu0.data     86835771                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu1.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu2.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu3.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu4.data     56021312                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu5.data     56020008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu6.data     56005670                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::cpu7.data     56036954                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwRead::total        479150496                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu0.inst       183792                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu1.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu2.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu4.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::cpu6.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwInstRead::total       192916                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::writebacks    203778206                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwWrite::total       203778206                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::writebacks    203778206                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.inst       183792                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu0.data     86835771                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu1.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu2.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu3.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu4.data     56021312                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu5.data     56020008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu6.data     56005670                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::cpu7.data     56036954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.bwTotal::total       682928703                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls2.dram.readBursts              735165                       # Number of DRAM read bursts (Count)
system.mem_ctrls2.dram.writeBursts             312647                       # Number of DRAM write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::0        45648                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::1        46084                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::3        46224                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::4        46220                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::5        46262                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::7        46214                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::8        46210                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::9        46240                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::10        45658                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::11        45600                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::12        45588                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::13        45612                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::14        45602                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankRdBursts::15        45573                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::0        19376                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::1        19610                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::5        19712                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::6        19682                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::7        19682                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::9        19722                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::10        19394                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::11        19350                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::12        19344                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::14        19370                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.perBankWrBursts::15        19335                       # Per bank write bursts (Count)
system.mem_ctrls2.dram.totQLat            15006826936                       # Total ticks spent queuing (Tick)
system.mem_ctrls2.dram.totBusLat           1470330000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls2.dram.totMemAccLat       29710126936                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls2.dram.avgQLat               20412.87                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.avgMemAccLat          40412.87                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls2.dram.readRowHits             367488                       # Number of row buffer hits during reads (Count)
system.mem_ctrls2.dram.writeRowHits            223270                       # Number of row buffer hits during writes (Count)
system.mem_ctrls2.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls2.dram.writeRowHitRate          71.41                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls2.dram.bytesPerActivate::samples       457054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::mean    73.361100                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::gmean    69.348835                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::stdev    32.043868                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::32-63         7689      1.68%      1.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::64-95       400055     87.53%     89.21% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::96-127         8664      1.90%     91.11% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::128-159        13350      2.92%     94.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::160-191         7373      1.61%     95.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::192-223        17575      3.85%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::224-255          745      0.16%     99.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::256-287         1445      0.32%     99.97% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::288-319           72      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::320-351           76      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::352-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::384-415            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::416-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::448-479            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesPerActivate::total       457054                       # Bytes accessed per row activation (Byte)
system.mem_ctrls2.dram.bytesRead             23525280                       # Total bytes read (Byte)
system.mem_ctrls2.dram.bytesWritten          10004704                       # Total bytes written (Byte)
system.mem_ctrls2.dram.avgRdBW             479.139417                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.avgWrBW             203.765823                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls2.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls2.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls2.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls2.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls2.dram.pageHitRate              56.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls2.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls2.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls2.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls2.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::IDLE  22740015709                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT  23579533041                       # Time in different power states (Tick)
system.mem_ctrls2.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls2.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.avgPriority_writebacks::samples    312634.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.inst::samples       292.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu0.data::samples    133249.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu1.data::samples     85968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu2.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu3.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu4.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu6.data::samples     85926.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.avgPriority_cpu7.data::samples     85954.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls3.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls3.priorityMaxLatency     0.000227886000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls3.numReadWriteTurnArounds        17482                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls3.numWriteReadTurnArounds        17482                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls3.numStayReadState            1264478                       # Number of times bus staying in READ state (Count)
system.mem_ctrls3.numStayWriteState            295369                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls3.readReqs                     367581                       # Number of read requests accepted (Count)
system.mem_ctrls3.writeReqs                    156317                       # Number of write requests accepted (Count)
system.mem_ctrls3.readBursts                   735162                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls3.writeBursts                  312634                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls3.servicedByWrQ                    19                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls3.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls3.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.avgWrQLen                     23.33                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::5               735162                       # Read request sizes (log2) (Count)
system.mem_ctrls3.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::5              312634                       # Write request sizes (log2) (Count)
system.mem_ctrls3.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls3.rdQLenPdf::0                 261005                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::1                 268318                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::2                  94765                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::3                  89227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::4                  10969                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::5                   9385                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::6                    800                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::7                    611                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::8                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::9                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::10                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::11                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::15                 15176                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::16                 15505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::17                 17497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::18                 17860                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::19                 17911                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::20                 17706                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::21                 17662                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::22                 17586                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::23                 17599                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::24                 17526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::25                 17545                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::26                 17542                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::27                 17503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::28                 17508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::29                 17507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::30                 17513                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::31                 17506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::32                 17490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::33                   389                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::34                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::35                    11                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::36                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::37                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls3.rdPerTurnAround::samples        17482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::mean     39.624986                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::gmean    36.343048                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::stdev    33.598399                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::0-63         17157     98.14%     98.14% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::64-127          300      1.72%     99.86% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::128-191            8      0.05%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::192-255            6      0.03%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::256-319            5      0.03%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::320-383            5      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.rdPerTurnAround::total        17482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls3.wrPerTurnAround::samples        17482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::mean     17.882107                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::gmean    17.861190                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::stdev     0.862294                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::16            2032     11.62%     11.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::17             256      1.46%     13.09% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::18           14002     80.09%     93.18% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::19             259      1.48%     94.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::20             866      4.95%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::21              16      0.09%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::22              44      0.25%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::23               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::24               3      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::26               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.wrPerTurnAround::total        17482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls3.bytesReadWrQ                    608                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls3.bytesReadSys               23525184                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls3.bytesWrittenSys            10004288                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls3.avgRdBWSys             479137461.55314732                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.avgWrBWSys             203757350.29178149                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls3.totGap                  49097552750                       # Total gap between requests (Tick)
system.mem_ctrls3.avgGap                     93715.86                       # Average gap between requests ((Tick/Count))
system.mem_ctrls3.requestorReadBytes::cpu0.inst         9344                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu0.data      4263968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu1.data      2750976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu2.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu3.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu4.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu6.data      2749632                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorReadBytes::cpu7.data      2750528                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls3.requestorWriteBytes::writebacks     10003680                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls3.requestorReadRate::cpu0.inst 190309.263500451605                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu0.data 86844243.329355061054                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu1.data 56029132.755502820015                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu2.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu3.data 56025222.291184321046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu4.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu5.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu6.data 56001759.505273304880                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadRate::cpu7.data 56020008.338759653270                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls3.requestorWriteRate::writebacks 203744967.154772877693                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls3.requestorReadAccesses::cpu0.inst          292                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu0.data       133268                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu1.data        85968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu2.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu3.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu4.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu6.data        85926                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorReadAccesses::cpu7.data        85954                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls3.requestorWriteAccesses::writebacks       312634                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls3.requestorReadTotalLat::cpu0.inst     11259500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu0.data   5585939520                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu1.data   3437095198                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu2.data   3436830766                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu3.data   3450221756                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu4.data   3454094760                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu5.data   3455868250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu6.data   3458645414                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorReadTotalLat::cpu7.data   3463905424                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls3.requestorWriteTotalLat::writebacks 845217447373                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls3.requestorReadAvgLat::cpu0.inst     38559.93                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu0.data     41915.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu1.data     39981.10                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu2.data     40001.29                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu3.data     40136.59                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu4.data     40202.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu5.data     40207.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu6.data     40251.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorReadAvgLat::cpu7.data     40299.53                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls3.requestorWriteAvgLat::writebacks   2703536.56                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls3.dram.bytesRead::cpu0.inst         9344                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu0.data      4264576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu1.data      2750976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu2.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu3.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu4.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu6.data      2749632                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::cpu7.data      2750528                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesRead::total      23525184                       # Number of bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu0.inst         9344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu1.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesInstRead::total         9536                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::writebacks     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.bytesWritten::total     10004288                       # Number of bytes written to this memory (Byte)
system.mem_ctrls3.dram.numReads::cpu0.inst          146                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu0.data        66634                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu1.data        42984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu2.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu3.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu4.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu6.data        42963                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::cpu7.data        42977                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numReads::total         367581                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::writebacks       156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.numWrites::total        156317                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls3.dram.bwRead::cpu0.inst       190309                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu0.data     86856626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu1.data     56029133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu2.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu3.data     56025222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu4.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu5.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu6.data     56001760                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::cpu7.data     56020008                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwRead::total        479137462                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu0.inst       190309                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu1.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwInstRead::total       194220                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::writebacks    203757350                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwWrite::total       203757350                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::writebacks    203757350                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.inst       190309                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu0.data     86856626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu1.data     56029133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu2.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu3.data     56025222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu4.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu5.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu6.data     56001760                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::cpu7.data     56020008                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.bwTotal::total       682894812                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls3.dram.readBursts              735143                       # Number of DRAM read bursts (Count)
system.mem_ctrls3.dram.writeBursts             312615                       # Number of DRAM write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::0        45644                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::1        46076                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::2        46218                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::3        46224                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::4        46224                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::5        46242                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::6        46222                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::7        46220                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::8        46212                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::9        46228                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::10        45652                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::12        45588                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::13        45618                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::14        45601                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankRdBursts::15        45570                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::0        19372                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::1        19592                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::5        19694                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::6        19692                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::7        19688                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::9        19720                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::11        19352                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::12        19344                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::14        19365                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.perBankWrBursts::15        19336                       # Per bank write bursts (Count)
system.mem_ctrls3.dram.totQLat            15051201588                       # Total ticks spent queuing (Tick)
system.mem_ctrls3.dram.totBusLat           1470286000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls3.dram.totMemAccLat       29754061588                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls3.dram.avgQLat               20473.84                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.avgMemAccLat          40473.84                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls3.dram.readRowHits             367533                       # Number of row buffer hits during reads (Count)
system.mem_ctrls3.dram.writeRowHits            223296                       # Number of row buffer hits during writes (Count)
system.mem_ctrls3.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls3.dram.writeRowHitRate          71.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls3.dram.bytesPerActivate::samples       456929                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::mean    73.377387                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::gmean    69.375828                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::stdev    32.011816                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::32-63         7450      1.63%      1.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::64-95       400139     87.57%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::96-127         8694      1.90%     91.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::128-159        13320      2.92%     94.02% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::160-191         7443      1.63%     95.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::192-223        17570      3.85%     99.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::224-255          749      0.16%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::256-287         1404      0.31%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::288-319           66      0.01%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::320-351           84      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::352-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::384-415            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::416-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::448-479            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesPerActivate::total       456929                       # Bytes accessed per row activation (Byte)
system.mem_ctrls3.dram.bytesRead             23524576                       # Total bytes read (Byte)
system.mem_ctrls3.dram.bytesWritten          10003680                       # Total bytes written (Byte)
system.mem_ctrls3.dram.avgRdBW             479.125078                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.avgWrBW             203.744967                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls3.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls3.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls3.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls3.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls3.dram.pageHitRate              56.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls3.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls3.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls3.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls3.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::IDLE  22756773079                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT  23562775671                       # Time in different power states (Tick)
system.mem_ctrls3.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls3.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.avgPriority_writebacks::samples    312656.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.inst::samples       294.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu0.data::samples    133217.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu1.data::samples     85978.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu2.data::samples     85936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu3.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu4.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu6.data::samples     85918.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls4.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls4.priorityMaxLatency     0.000307624000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls4.numReadWriteTurnArounds        17494                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls4.numWriteReadTurnArounds        17494                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls4.numStayReadState            1264533                       # Number of times bus staying in READ state (Count)
system.mem_ctrls4.numStayWriteState            295343                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls4.readReqs                     367580                       # Number of read requests accepted (Count)
system.mem_ctrls4.writeReqs                    156328                       # Number of write requests accepted (Count)
system.mem_ctrls4.readBursts                   735160                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls4.writeBursts                  312656                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls4.servicedByWrQ                    29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls4.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls4.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls4.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.avgWrQLen                     25.88                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls4.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls4.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls4.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::5               735160                       # Read request sizes (log2) (Count)
system.mem_ctrls4.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::5              312656                       # Write request sizes (log2) (Count)
system.mem_ctrls4.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls4.rdQLenPdf::0                 261036                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::1                 268287                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::2                  94627                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::3                  89052                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::4                  11047                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::5                   9542                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::6                    821                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::7                    653                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::8                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::9                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::10                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::11                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::15                 15157                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::16                 15440                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::17                 17473                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::18                 17885                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::19                 17928                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::20                 17713                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::21                 17696                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::22                 17604                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::23                 17602                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::24                 17535                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::25                 17552                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::26                 17540                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::27                 17515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::28                 17525                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::29                 17509                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::30                 17516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::31                 17514                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::32                 17499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::33                   366                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::34                    55                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::35                     7                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::36                     6                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls4.rdPerTurnAround::samples        17494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::mean     39.596090                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::gmean    36.315774                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::stdev    33.928611                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::0-63         17171     98.15%     98.15% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::64-127          293      1.67%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::128-191           14      0.08%     99.91% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::192-255            8      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::256-319            3      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::3968-4031            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.rdPerTurnAround::total        17494                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls4.wrPerTurnAround::samples        17494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::mean     17.870527                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::gmean    17.849903                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::stdev     0.853726                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::16            2091     11.95%     11.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::17             232      1.33%     13.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::18           14027     80.18%     93.46% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::19             233      1.33%     94.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::20             861      4.92%     99.71% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::21              10      0.06%     99.77% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::22              38      0.22%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::24               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.wrPerTurnAround::total        17494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls4.bytesReadWrQ                    928                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls4.bytesReadSys               23525120                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls4.bytesWrittenSys            10004992                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls4.avgRdBWSys             479136158.06504112                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.avgWrBWSys             203771688.66094932                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls4.totGap                  49097183750                       # Total gap between requests (Tick)
system.mem_ctrls4.avgGap                     93713.37                       # Average gap between requests ((Tick/Count))
system.mem_ctrls4.requestorReadBytes::cpu0.inst         9408                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu0.data      4262944                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu1.data      2751296                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu2.data      2749952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu3.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu4.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu6.data      2749376                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls4.requestorWriteBytes::writebacks     10004064                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls4.requestorReadRate::cpu0.inst 191612.751606619102                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu0.data 86823387.519656375051                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu1.data 56035650.196033664048                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu2.data 56008276.945804141462                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu3.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu4.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu5.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu6.data 55996545.552848637104                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadRate::cpu7.data 56018704.850653484464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls4.requestorWriteRate::writebacks 203752788.083409875631                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls4.requestorReadAccesses::cpu0.inst          294                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu0.data       133246                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu1.data        85978                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu2.data        85936                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu3.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu4.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu6.data        85918                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls4.requestorWriteAccesses::writebacks       312656                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls4.requestorReadTotalLat::cpu0.inst     12182000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu0.data   5619944148                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu1.data   3455038674                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu2.data   3443376686                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu3.data   3444502776                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu4.data   3478871170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu5.data   3463859556                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu6.data   3445298436                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorReadTotalLat::cpu7.data   3472676384                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls4.requestorWriteTotalLat::writebacks 845416356579                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls4.requestorReadAvgLat::cpu0.inst     41435.37                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu0.data     42177.21                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu1.data     40185.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu2.data     40069.08                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu3.data     40071.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu4.data     40490.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu5.data     40300.87                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu6.data     40099.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorReadAvgLat::cpu7.data     40402.51                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls4.requestorWriteAvgLat::writebacks   2703982.51                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls4.dram.bytesRead::cpu0.inst         9408                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu0.data      4263872                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu1.data      2751296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu2.data      2749952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu3.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu4.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu6.data      2749376                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesRead::total      23525120                       # Number of bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu0.inst         9408                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu4.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesInstRead::total         9664                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::writebacks     10004992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.bytesWritten::total     10004992                       # Number of bytes written to this memory (Byte)
system.mem_ctrls4.dram.numReads::cpu0.inst          147                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu0.data        66623                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu1.data        42989                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu2.data        42968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu3.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu4.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu6.data        42959                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numReads::total         367580                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::writebacks       156328                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.numWrites::total        156328                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls4.dram.bwRead::cpu0.inst       191613                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu0.data     86842288                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu1.data     56035650                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu2.data     56008277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu3.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu4.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu5.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu6.data     55996546                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::cpu7.data     56018705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwRead::total        479136158                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu0.inst       191613                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu4.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwInstRead::total       196827                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::writebacks    203771689                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwWrite::total       203771689                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::writebacks    203771689                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.inst       191613                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu0.data     86842288                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu1.data     56035650                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu2.data     56008277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu3.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu4.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu5.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu6.data     55996546                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::cpu7.data     56018705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.bwTotal::total       682907847                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls4.dram.readBursts              735131                       # Number of DRAM read bursts (Count)
system.mem_ctrls4.dram.writeBursts             312627                       # Number of DRAM write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::0        45644                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::1        46074                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::3        46244                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::4        46224                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::5        46250                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::7        46212                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::8        46212                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::9        46230                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::10        45648                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::11        45618                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::12        45579                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::13        45608                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::14        45596                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankRdBursts::15        45562                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::0        19374                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::1        19596                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::4        19686                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::5        19696                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::8        19676                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::9        19720                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::11        19380                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::12        19343                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::14        19362                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.perBankWrBursts::15        19330                       # Per bank write bursts (Count)
system.mem_ctrls4.dram.totQLat            15133397830                       # Total ticks spent queuing (Tick)
system.mem_ctrls4.dram.totBusLat           1470262000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls4.dram.totMemAccLat       29836017830                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls4.dram.avgQLat               20585.99                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.avgMemAccLat          40585.99                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls4.dram.readRowHits             367520                       # Number of row buffer hits during reads (Count)
system.mem_ctrls4.dram.writeRowHits            223406                       # Number of row buffer hits during writes (Count)
system.mem_ctrls4.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls4.dram.writeRowHitRate          71.46                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls4.dram.bytesPerActivate::samples       456832                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::mean    73.392967                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::gmean    69.391244                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::stdev    32.015209                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::0-63         7392      1.62%      1.62% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::64-127       408698     89.46%     91.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::128-191        20908      4.58%     95.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::192-255        18294      4.00%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::256-319         1448      0.32%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::320-383           83      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::384-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::448-511            5      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::512-575            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesPerActivate::total       456832                       # Bytes accessed per row activation (Byte)
system.mem_ctrls4.dram.bytesRead             23524192                       # Total bytes read (Byte)
system.mem_ctrls4.dram.bytesWritten          10004064                       # Total bytes written (Byte)
system.mem_ctrls4.dram.avgRdBW             479.117257                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.avgWrBW             203.752788                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls4.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls4.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls4.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls4.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls4.dram.pageHitRate              56.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls4.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls4.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls4.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls4.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::IDLE  22736762124                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT  23582786626                       # Time in different power states (Tick)
system.mem_ctrls4.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls4.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.avgPriority_writebacks::samples    312606.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.inst::samples       286.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu0.data::samples    133251.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu1.data::samples     85928.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu2.data::samples     85976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu3.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu4.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu5.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu6.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.avgPriority_cpu7.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls5.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls5.priorityMaxLatency     0.000223918000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls5.numReadWriteTurnArounds        17481                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls5.numWriteReadTurnArounds        17481                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls5.numStayReadState            1264631                       # Number of times bus staying in READ state (Count)
system.mem_ctrls5.numStayWriteState            295338                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls5.readReqs                     367577                       # Number of read requests accepted (Count)
system.mem_ctrls5.writeReqs                    156303                       # Number of write requests accepted (Count)
system.mem_ctrls5.readBursts                   735154                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls5.writeBursts                  312606                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls5.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls5.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls5.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls5.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.avgWrQLen                     22.82                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls5.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls5.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls5.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::5               735154                       # Read request sizes (log2) (Count)
system.mem_ctrls5.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::5              312606                       # Write request sizes (log2) (Count)
system.mem_ctrls5.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls5.rdQLenPdf::0                 261291                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::1                 268520                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::2                  94351                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::3                  88888                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::4                  11086                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::5                   9509                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::6                    808                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::7                    622                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::8                     28                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::9                     24                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::10                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::11                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::15                 15223                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::16                 15539                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::17                 17516                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::18                 17897                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::19                 17923                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::20                 17694                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::21                 17661                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::22                 17588                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::23                 17577                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::24                 17507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::25                 17521                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::26                 17517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::27                 17496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::28                 17502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::29                 17497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::30                 17503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::31                 17499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::32                 17486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::33                   378                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::34                    58                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::35                     5                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::36                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls5.rdPerTurnAround::samples        17481                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::mean     39.626795                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::gmean    36.351314                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::stdev    33.098671                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::0-63         17169     98.22%     98.22% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::64-127          284      1.62%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::128-191           10      0.06%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::192-255            8      0.05%     99.94% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::256-319            4      0.02%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::320-383            5      0.03%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::3840-3903            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.rdPerTurnAround::total        17481                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls5.wrPerTurnAround::samples        17481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::mean     17.881643                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::gmean    17.861469                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::stdev     0.845236                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::16            1992     11.40%     11.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::17             247      1.41%     12.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::18           14092     80.61%     93.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::19             249      1.42%     94.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::20             839      4.80%     99.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::21              17      0.10%     99.74% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::22              43      0.25%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::24               2      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.wrPerTurnAround::total        17481                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls5.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls5.bytesReadSys               23524928                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls5.bytesWrittenSys            10003392                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls5.avgRdBWSys             479132247.60072261                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.avgWrBWSys             203739101.45829514                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls5.totGap                  49096828750                       # Total gap between requests (Tick)
system.mem_ctrls5.avgGap                     93717.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls5.requestorReadBytes::cpu0.inst         9152                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu0.data      4264032                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu1.data      2749696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu2.data      2751232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu3.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu4.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu5.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu6.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorReadBytes::cpu7.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls5.requestorWriteBytes::writebacks     10002848                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls5.requestorReadRate::cpu0.inst 186398.799181949173                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu0.data 86845546.817461222410                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu1.data 56003062.993379473686                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu2.data 56034346.707927495241                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu3.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu4.data 55993938.576636299491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu5.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu6.data 55993938.576636299491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadRate::cpu7.data 56018704.850653484464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls5.requestorWriteRate::writebacks 203728021.809392720461                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls5.requestorReadAccesses::cpu0.inst          286                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu0.data       133268                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu1.data        85928                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu2.data        85976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu3.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu4.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu5.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu6.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorReadAccesses::cpu7.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls5.requestorWriteAccesses::writebacks       312606                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls5.requestorReadTotalLat::cpu0.inst     10136500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu0.data   5668474512                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu1.data   3441246708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu2.data   3423561664                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu3.data   3455402742                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu4.data   3454181704                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu5.data   3455724736                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu6.data   3444637940                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorReadTotalLat::cpu7.data   3465407384                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls5.requestorWriteTotalLat::writebacks 844484574169                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls5.requestorReadAvgLat::cpu0.inst     35442.31                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu0.data     42534.40                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu1.data     40048.03                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu2.data     39819.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu3.data     40197.80                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu4.data     40205.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu5.data     40206.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu6.data     40094.02                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorReadAvgLat::cpu7.data     40317.94                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls5.requestorWriteAvgLat::writebacks   2701434.31                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls5.dram.bytesRead::cpu0.inst         9152                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu0.data      4264576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu1.data      2749696                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu2.data      2751232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu3.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu4.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu5.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu6.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::cpu7.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesRead::total      23524928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu0.inst         9152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesInstRead::total         9344                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::writebacks     10003392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.bytesWritten::total     10003392                       # Number of bytes written to this memory (Byte)
system.mem_ctrls5.dram.numReads::cpu0.inst          143                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu0.data        66634                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu1.data        42964                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu2.data        42988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu3.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu4.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu5.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu6.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::cpu7.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numReads::total         367577                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::writebacks       156303                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.numWrites::total        156303                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls5.dram.bwRead::cpu0.inst       186399                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu0.data     86856626                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu1.data     56003063                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu2.data     56034347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu3.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu4.data     55993939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu5.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu6.data     55993939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::cpu7.data     56018705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwRead::total        479132248                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu0.inst       186399                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwInstRead::total       190309                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::writebacks    203739101                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwWrite::total       203739101                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::writebacks    203739101                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.inst       186399                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu0.data     86856626                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu1.data     56003063                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu2.data     56034347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu3.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu4.data     55993939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu5.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu6.data     55993939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::cpu7.data     56018705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.bwTotal::total       682871349                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls5.dram.readBursts              735137                       # Number of DRAM read bursts (Count)
system.mem_ctrls5.dram.writeBursts             312589                       # Number of DRAM write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::0        45656                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::1        46084                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::3        46238                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::4        46228                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::5        46242                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::7        46212                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::8        46212                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::9        46192                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::10        45654                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::11        45622                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::12        45584                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::13        45614                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::14        45603                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankRdBursts::15        45566                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::0        19386                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::1        19598                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::4        19688                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::5        19684                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::7        19682                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::8        19678                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::9        19684                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::12        19346                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::14        19371                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.perBankWrBursts::15        19334                       # Per bank write bursts (Count)
system.mem_ctrls5.dram.totQLat            15116234890                       # Total ticks spent queuing (Tick)
system.mem_ctrls5.dram.totBusLat           1470274000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls5.dram.totMemAccLat       29818974890                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls5.dram.avgQLat               20562.47                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.avgMemAccLat          40562.47                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls5.dram.readRowHits             367476                       # Number of row buffer hits during reads (Count)
system.mem_ctrls5.dram.writeRowHits            223289                       # Number of row buffer hits during writes (Count)
system.mem_ctrls5.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls5.dram.writeRowHitRate          71.43                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls5.dram.bytesPerActivate::samples       456961                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::mean    73.370008                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::gmean    69.365901                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::stdev    32.023538                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::0-63         7549      1.65%      1.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::64-127       408736     89.45%     91.10% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::128-191        20900      4.57%     95.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::192-255        18173      3.98%     99.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::256-319         1502      0.33%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::320-383           97      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::384-447            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::448-511            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesPerActivate::total       456961                       # Bytes accessed per row activation (Byte)
system.mem_ctrls5.dram.bytesRead             23524384                       # Total bytes read (Byte)
system.mem_ctrls5.dram.bytesWritten          10002848                       # Total bytes written (Byte)
system.mem_ctrls5.dram.avgRdBW             479.121168                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.avgWrBW             203.728022                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls5.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls5.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls5.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls5.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls5.dram.pageHitRate              56.39                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls5.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls5.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls5.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls5.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::IDLE  22719457330                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT  23600091420                       # Time in different power states (Tick)
system.mem_ctrls5.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls5.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.avgPriority_writebacks::samples    312650.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.inst::samples       268.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu0.data::samples    133211.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu1.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu2.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu3.data::samples     85968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu4.data::samples     85936.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu5.data::samples     85986.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu6.data::samples     85914.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.avgPriority_cpu7.data::samples     85950.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls6.priorityMinLatency     0.000000022000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls6.priorityMaxLatency     0.000246294000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls6.numReadWriteTurnArounds        17479                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls6.numWriteReadTurnArounds        17479                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls6.numStayReadState            1264566                       # Number of times bus staying in READ state (Count)
system.mem_ctrls6.numStayWriteState            295348                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls6.readReqs                     367569                       # Number of read requests accepted (Count)
system.mem_ctrls6.writeReqs                    156325                       # Number of write requests accepted (Count)
system.mem_ctrls6.readBursts                   735138                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls6.writeBursts                  312650                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls6.servicedByWrQ                    27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls6.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls6.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls6.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.avgWrQLen                     25.41                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls6.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls6.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls6.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::5               735138                       # Read request sizes (log2) (Count)
system.mem_ctrls6.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::5              312650                       # Write request sizes (log2) (Count)
system.mem_ctrls6.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls6.rdQLenPdf::0                 261000                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::1                 268314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::2                  94722                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::3                  89163                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::4                  11058                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::5                   9467                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::6                    746                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::7                    588                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::8                     27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::9                     21                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::10                     3                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::11                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::15                 15216                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::16                 15544                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::17                 17510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::18                 17892                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::19                 17936                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::20                 17708                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::21                 17667                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::22                 17573                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::23                 17565                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::24                 17515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::25                 17528                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::26                 17522                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::27                 17499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::28                 17494                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::29                 17487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::30                 17499                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::31                 17497                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::32                 17495                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::33                   403                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::34                    66                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::35                     9                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::36                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls6.rdPerTurnAround::samples        17479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::mean     39.629613                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::gmean    36.348327                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::stdev    33.342434                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::0-63         17177     98.27%     98.27% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::64-127          272      1.56%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::128-191            9      0.05%     99.88% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::192-255           15      0.09%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::256-319            1      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.rdPerTurnAround::total        17479                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls6.wrPerTurnAround::samples        17479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::mean     17.885634                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::gmean    17.865143                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::stdev     0.852572                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::16            1994     11.41%     11.41% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::17             247      1.41%     12.82% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::18           14055     80.41%     93.23% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::19             248      1.42%     94.65% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::20             872      4.99%     99.64% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::21              16      0.09%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::22              42      0.24%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::23               2      0.01%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::24               3      0.02%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.wrPerTurnAround::total        17479                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls6.bytesReadWrQ                    864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls6.bytesReadSys               23524416                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls6.bytesWrittenSys            10004800                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls6.avgRdBWSys             479121819.69587326                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.avgWrBWSys             203767778.19663081                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls6.totGap                  49097552750                       # Total gap between requests (Tick)
system.mem_ctrls6.avgGap                     93716.58                       # Average gap between requests ((Tick/Count))
system.mem_ctrls6.requestorReadBytes::cpu0.inst         8576                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu0.data      4262752                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu1.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu2.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu3.data      2750976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu4.data      2749952                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu5.data      2751552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu6.data      2749248                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorReadBytes::cpu7.data      2750400                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls6.requestorWriteBytes::writebacks     10003936                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls6.requestorReadRate::cpu0.inst 174667.406226441904                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu0.data 86819477.055337876081                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu1.data 56000456.017167136073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu2.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu3.data 56029132.755502820015                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu4.data 56008276.945804141462                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu5.data 56040864.148458331823                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu6.data 55993938.576636299491                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadRate::cpu7.data 56017401.362547315657                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls6.requestorWriteRate::writebacks 203750181.107197552919                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls6.requestorReadAccesses::cpu0.inst          268                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu0.data       133238                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu1.data        85924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu2.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu3.data        85968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu4.data        85936                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu5.data        85986                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu6.data        85914                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorReadAccesses::cpu7.data        85950                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls6.requestorWriteAccesses::writebacks       312650                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls6.requestorReadTotalLat::cpu0.inst      9631500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu0.data   5473195994                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu1.data   3441844258                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu2.data   3441452682                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu3.data   3441736722                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu4.data   3467679168                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu5.data   3449050142                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu6.data   3441602468                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorReadTotalLat::cpu7.data   3457154452                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls6.requestorWriteTotalLat::writebacks 845690254995                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls6.requestorReadAvgLat::cpu0.inst     35938.43                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu0.data     41078.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu1.data     40056.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu2.data     40040.17                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu3.data     40035.09                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu4.data     40351.88                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu5.data     40111.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu6.data     40058.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorReadAvgLat::cpu7.data     40222.86                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls6.requestorWriteAvgLat::writebacks   2704910.46                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls6.dram.bytesRead::cpu0.inst         8576                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu0.data      4263616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu1.data      2749568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu2.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu3.data      2750976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu4.data      2749952                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu5.data      2751552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu6.data      2749248                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::cpu7.data      2750400                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesRead::total      23524416                       # Number of bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu0.inst         8576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesInstRead::total         8704                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::writebacks     10004800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.bytesWritten::total     10004800                       # Number of bytes written to this memory (Byte)
system.mem_ctrls6.dram.numReads::cpu0.inst          134                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu0.data        66619                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu1.data        42962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu2.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu3.data        42984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu4.data        42968                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu5.data        42993                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu6.data        42957                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::cpu7.data        42975                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numReads::total         367569                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::writebacks       156325                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.numWrites::total        156325                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls6.dram.bwRead::cpu0.inst       174667                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu0.data     86837074                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu1.data     56000456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu2.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu3.data     56029133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu4.data     56008277                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu5.data     56040864                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu6.data     55993939                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::cpu7.data     56017401                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwRead::total        479121820                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu0.inst       174667                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwInstRead::total       177274                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::writebacks    203767778                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwWrite::total       203767778                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::writebacks    203767778                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.inst       174667                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu0.data     86837074                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu1.data     56000456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu2.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu3.data     56029133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu4.data     56008277                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu5.data     56040864                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu6.data     55993939                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::cpu7.data     56017401                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.bwTotal::total       682889598                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls6.dram.readBursts              735111                       # Number of DRAM read bursts (Count)
system.mem_ctrls6.dram.writeBursts             312623                       # Number of DRAM write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::0        45654                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::1        46070                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::3        46238                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::4        46232                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::5        46250                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::6        46212                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::7        46206                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::8        46208                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::9        46230                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::10        45650                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::11        45598                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::12        45584                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::13        45604                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::14        45594                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankRdBursts::15        45567                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::0        19376                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::1        19596                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::4        19688                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::5        19714                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::6        19686                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::8        19672                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::9        19720                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::11        19354                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::12        19346                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::14        19364                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.perBankWrBursts::15        19329                       # Per bank write bursts (Count)
system.mem_ctrls6.dram.totQLat            14921261386                       # Total ticks spent queuing (Tick)
system.mem_ctrls6.dram.totBusLat           1470222000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls6.dram.totMemAccLat       29623481386                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls6.dram.avgQLat               20297.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.avgMemAccLat          40297.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls6.dram.readRowHits             367504                       # Number of row buffer hits during reads (Count)
system.mem_ctrls6.dram.writeRowHits            223369                       # Number of row buffer hits during writes (Count)
system.mem_ctrls6.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls6.dram.writeRowHitRate          71.45                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls6.dram.bytesPerActivate::samples       456861                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::mean    73.386627                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::gmean    69.378253                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::stdev    32.055705                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::32-63         7475      1.64%      1.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::64-95       400041     87.56%     89.20% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::96-127         8586      1.88%     91.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::128-159        13508      2.96%     94.04% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::160-191         7443      1.63%     95.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::192-223        17414      3.81%     99.48% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::224-255          765      0.17%     99.64% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::256-287         1450      0.32%     99.96% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::288-319           84      0.02%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::320-351           86      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::352-383            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::384-415            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::448-479            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::480-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesPerActivate::total       456861                       # Bytes accessed per row activation (Byte)
system.mem_ctrls6.dram.bytesRead             23523552                       # Total bytes read (Byte)
system.mem_ctrls6.dram.bytesWritten          10003936                       # Total bytes written (Byte)
system.mem_ctrls6.dram.avgRdBW             479.104223                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.avgWrBW             203.750181                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls6.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls6.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls6.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls6.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls6.dram.pageHitRate              56.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls6.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls6.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls6.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls6.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::IDLE  22837077607                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT  23482471143                       # Time in different power states (Tick)
system.mem_ctrls6.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls6.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.avgPriority_writebacks::samples    312664.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.inst::samples       264.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu0.data::samples    133229.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu1.data::samples     85934.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu2.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu3.data::samples     85938.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu4.data::samples     85992.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu5.data::samples     85976.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu6.data::samples     85930.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.avgPriority_cpu7.data::samples     85966.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls7.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls7.priorityMaxLatency     0.000307432000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls7.numReadWriteTurnArounds        17477                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls7.numWriteReadTurnArounds        17477                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls7.numStayReadState            1264690                       # Number of times bus staying in READ state (Count)
system.mem_ctrls7.numStayWriteState            295356                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls7.readReqs                     367614                       # Number of read requests accepted (Count)
system.mem_ctrls7.writeReqs                    156332                       # Number of write requests accepted (Count)
system.mem_ctrls7.readBursts                   735228                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls7.writeBursts                  312664                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls7.servicedByWrQ                    29                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls7.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls7.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls7.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.avgWrQLen                     25.90                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls7.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls7.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls7.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::5               735228                       # Read request sizes (log2) (Count)
system.mem_ctrls7.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::5              312664                       # Write request sizes (log2) (Count)
system.mem_ctrls7.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls7.rdQLenPdf::0                 260849                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::1                 268310                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::2                  94906                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::3                  89222                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::4                  10980                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::5                   9369                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::6                    820                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::7                    660                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::8                     32                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::9                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::10                     6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::11                     7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::12                     5                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::13                     4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::14                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::15                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::15                 15222                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::16                 15558                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::17                 17515                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::18                 17896                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::19                 17932                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::20                 17698                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::21                 17664                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::22                 17569                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::23                 17564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::24                 17518                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::25                 17526                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::26                 17527                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::27                 17501                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::28                 17496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::29                 17496                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::30                 17511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::31                 17506                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::32                 17486                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::33                   395                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::34                    62                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::35                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::36                     3                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::37                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::38                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls7.rdPerTurnAround::samples        17477                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::mean     39.639068                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::gmean    36.382382                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::stdev    33.669536                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::0-63         17162     98.20%     98.20% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::64-127          288      1.65%     99.85% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::128-191            8      0.05%     99.89% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::192-255            7      0.04%     99.93% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::256-319            8      0.05%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::320-383            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.rdPerTurnAround::total        17477                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls7.wrPerTurnAround::samples        17477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::mean     17.888368                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::gmean    17.867860                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::stdev     0.853654                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::16            1972     11.28%     11.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::17             266      1.52%     12.81% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::18           14043     80.35%     93.16% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::19             254      1.45%     94.61% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::20             883      5.05%     99.66% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::21              11      0.06%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::22              41      0.23%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::23               2      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::24               4      0.02%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::26               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.wrPerTurnAround::total        17477                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls7.bytesReadWrQ                    928                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls7.bytesReadSys               23527296                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls7.bytesWrittenSys            10005248                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls7.avgRdBWSys             479180476.66065085                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.avgWrBWSys             203776902.61337399                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls7.totGap                  49098296500                       # Total gap between requests (Tick)
system.mem_ctrls7.avgGap                     93708.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls7.requestorReadBytes::cpu0.inst         8448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu0.data      4263328                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu1.data      2749888                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu2.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu3.data      2750016                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu4.data      2751744                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu5.data      2751232                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu6.data      2749760                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorReadBytes::cpu7.data      2750912                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls7.requestorWriteBytes::writebacks     10004320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls7.requestorReadRate::cpu0.inst 172060.430014106940                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu0.data 86831208.448293387890                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu1.data 56006973.457697980106                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu2.data 56027829.267396658659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu3.data 56009580.433910310268                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu4.data 56044774.612776830792                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu5.data 56034346.707927495241                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu6.data 56004366.481485642493                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadRate::cpu7.data 56027829.267396658659                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls7.requestorWriteRate::writebacks 203758002.035834550858                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls7.requestorReadAccesses::cpu0.inst          264                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu0.data       133258                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu1.data        85934                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu2.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu3.data        85938                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu4.data        85992                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu5.data        85976                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu6.data        85930                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorReadAccesses::cpu7.data        85966                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls7.requestorWriteAccesses::writebacks       312664                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls7.requestorReadTotalLat::cpu0.inst     10461500                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu0.data   5571590514                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu1.data   3435766804                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu2.data   3441074784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu3.data   3456756780                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu4.data   3464766178                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu5.data   3461670614                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu6.data   3460870816                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorReadTotalLat::cpu7.data   3449655326                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls7.requestorWriteTotalLat::writebacks 846240136549                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls7.requestorReadAvgLat::cpu0.inst     39626.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu0.data     41810.55                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu1.data     39981.46                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu2.data     40028.32                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu3.data     40223.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu4.data     40291.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu5.data     40263.22                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu6.data     40275.47                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorReadAvgLat::cpu7.data     40128.14                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls7.requestorWriteAvgLat::writebacks   2706548.04                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls7.dram.bytesRead::cpu0.inst         8448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu0.data      4264256                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu1.data      2749888                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu2.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu3.data      2750016                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu4.data      2751744                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu5.data      2751232                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu6.data      2749760                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::cpu7.data      2750912                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesRead::total      23527296                       # Number of bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu0.inst         8448                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesInstRead::total         8576                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::writebacks     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.bytesWritten::total     10005248                       # Number of bytes written to this memory (Byte)
system.mem_ctrls7.dram.numReads::cpu0.inst          132                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu0.data        66629                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu1.data        42967                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu2.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu3.data        42969                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu4.data        42996                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu5.data        42988                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu6.data        42965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::cpu7.data        42983                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numReads::total         367614                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::writebacks       156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.numWrites::total        156332                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls7.dram.bwRead::cpu0.inst       172060                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu0.data     86850109                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu1.data     56006973                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu2.data     56027829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu3.data     56009580                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu4.data     56044775                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu5.data     56034347                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu6.data     56004366                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::cpu7.data     56027829                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwRead::total        479180477                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu0.inst       172060                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwInstRead::total       174667                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::writebacks    203776903                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwWrite::total       203776903                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::writebacks    203776903                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.inst       172060                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu0.data     86850109                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu1.data     56006973                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu2.data     56027829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu3.data     56009580                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu4.data     56044775                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu5.data     56034347                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu6.data     56004366                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::cpu7.data     56027829                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.bwTotal::total       682957379                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls7.dram.readBursts              735199                       # Number of DRAM read bursts (Count)
system.mem_ctrls7.dram.writeBursts             312635                       # Number of DRAM write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::0        45656                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::1        46116                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::3        46230                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::4        46232                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::5        46246                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::6        46262                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::7        46204                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::8        46210                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::9        46200                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::10        45658                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::11        45618                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::12        45590                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::13        45600                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::14        45597                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankRdBursts::15        45566                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::0        19374                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::1        19614                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::4        19688                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::5        19688                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::6        19716                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::8        19672                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::9        19684                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::10        19402                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::11        19366                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::12        19352                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::14        19363                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.perBankWrBursts::15        19328                       # Per bank write bursts (Count)
system.mem_ctrls7.dram.totQLat            15048767316                       # Total ticks spent queuing (Tick)
system.mem_ctrls7.dram.totBusLat           1470398000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls7.dram.totMemAccLat       29752747316                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls7.dram.avgQLat               20468.97                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.avgMemAccLat          40468.97                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls7.dram.readRowHits             367563                       # Number of row buffer hits during reads (Count)
system.mem_ctrls7.dram.writeRowHits            223221                       # Number of row buffer hits during writes (Count)
system.mem_ctrls7.dram.readRowHitRate           50.00                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls7.dram.writeRowHitRate          71.40                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls7.dram.bytesPerActivate::samples       457050                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::mean    73.363282                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::gmean    69.363904                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::stdev    31.966449                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::0-63         7596      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::64-127       408635     89.41%     91.07% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::128-191        21139      4.63%     95.69% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::192-255        18150      3.97%     99.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::256-319         1435      0.31%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::320-383           91      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesPerActivate::total       457050                       # Bytes accessed per row activation (Byte)
system.mem_ctrls7.dram.bytesRead             23526368                       # Total bytes read (Byte)
system.mem_ctrls7.dram.bytesWritten          10004320                       # Total bytes written (Byte)
system.mem_ctrls7.dram.avgRdBW             479.161576                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.avgWrBW             203.758002                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls7.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls7.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls7.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls7.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls7.dram.pageHitRate              56.38                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls7.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls7.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls7.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls7.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::IDLE  22737953393                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT  23581595357                       # Time in different power states (Tick)
system.mem_ctrls7.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls7.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.avgPriority_writebacks::samples    312912.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu0.inst::samples       266.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu0.data::samples    133233.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu1.data::samples     85990.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu2.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu3.data::samples     85960.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu4.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu5.data::samples     86012.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu6.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu6.data::samples     85968.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.avgPriority_cpu7.data::samples     85988.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls8.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls8.priorityMaxLatency     0.000307368000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls8.numReadWriteTurnArounds        17484                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls8.numWriteReadTurnArounds        17484                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls8.numStayReadState            1265039                       # Number of times bus staying in READ state (Count)
system.mem_ctrls8.numStayWriteState            295638                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls8.readReqs                     367712                       # Number of read requests accepted (Count)
system.mem_ctrls8.writeReqs                    156456                       # Number of write requests accepted (Count)
system.mem_ctrls8.readBursts                   735424                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls8.writeBursts                  312912                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls8.servicedByWrQ                    27                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls8.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls8.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls8.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.avgWrQLen                     25.38                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls8.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls8.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls8.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::5               735424                       # Read request sizes (log2) (Count)
system.mem_ctrls8.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::5              312912                       # Write request sizes (log2) (Count)
system.mem_ctrls8.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls8.rdQLenPdf::0                 261249                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::1                 268547                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::2                  94654                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::3                  89079                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::4                  10960                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::5                   9415                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::6                    806                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::7                    631                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::8                     29                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::9                     25                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::10                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::11                     1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::15                 15280                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::16                 15561                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::17                 17531                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::18                 17907                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::19                 17939                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::20                 17749                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::21                 17699                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::22                 17572                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::23                 17564                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::24                 17532                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::25                 17550                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::26                 17534                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::27                 17505                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::28                 17508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::29                 17500                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::30                 17511                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::31                 17510                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::32                 17498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::33                   359                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::34                    64                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::35                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::36                    10                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::37                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::38                     2                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::39                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::40                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls8.rdPerTurnAround::samples        17484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::mean     39.634294                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::gmean    36.375066                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::stdev    33.487719                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::0-63         17147     98.07%     98.07% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::64-127          309      1.77%     99.84% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::128-191           11      0.06%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::192-255            9      0.05%     99.95% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::256-319            4      0.02%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::320-383            3      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.rdPerTurnAround::total        17484                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls8.wrPerTurnAround::samples        17484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::mean     17.895504                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::gmean    17.874542                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::stdev     0.864632                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::16            1973     11.28%     11.28% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::17             218      1.25%     12.53% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::18           14092     80.60%     93.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::19             225      1.29%     94.42% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::20             899      5.14%     99.56% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::21              13      0.07%     99.63% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::22              54      0.31%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::23               1      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::24               9      0.05%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.wrPerTurnAround::total        17484                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls8.bytesReadWrQ                    864                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls8.bytesReadSys               23533568                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls8.bytesWrittenSys            10013184                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls8.avgRdBWSys             479308218.49505526                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.avgWrBWSys             203938535.13853875                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls8.totGap                  49098763500                       # Total gap between requests (Tick)
system.mem_ctrls8.avgGap                     93669.90                       # Average gap between requests ((Tick/Count))
system.mem_ctrls8.requestorReadBytes::cpu0.inst         8512                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu0.data      4263456                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu1.data      2751680                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu2.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu3.data      2750720                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu4.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu5.data      2752384                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu6.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu6.data      2750976                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorReadBytes::cpu7.data      2751616                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls8.requestorWriteBytes::writebacks     10012320                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls8.requestorReadRate::cpu0.inst 173363.918120274408                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu0.data 86833815.424505725503                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu1.data 56043471.124670669436                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu2.data 56042167.636564500630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu3.data 56023918.803078152239                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu4.data 56042167.636564500630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu5.data 56057809.493838511407                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu6.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu6.data 56029132.755502820015                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadRate::cpu7.data 56042167.636564500630                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls8.requestorWriteRate::writebacks 203920938.049105495214                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls8.requestorReadAccesses::cpu0.inst          266                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu0.data       133260                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu1.data        85990                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu2.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu3.data        85960                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu4.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu5.data        86012                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu6.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu6.data        85968                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorReadAccesses::cpu7.data        85988                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls8.requestorWriteAccesses::writebacks       312912                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls8.requestorReadTotalLat::cpu0.inst      9818000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu0.data   5659611412                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu1.data   3438753266                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu2.data   3445515708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu3.data   3463644276                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu4.data   3467443170                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu5.data   3465347282                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu6.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu6.data   3461031990                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorReadTotalLat::cpu7.data   3462182880                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls8.requestorWriteTotalLat::writebacks 844560185299                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls8.requestorReadAvgLat::cpu0.inst     36909.77                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu0.data     42470.44                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu1.data     39990.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu2.data     40069.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu3.data     40293.67                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu4.data     40324.73                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu5.data     40289.11                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu6.data     40259.54                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorReadAvgLat::cpu7.data     40263.56                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls8.requestorWriteAvgLat::writebacks   2699034.19                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls8.dram.bytesRead::cpu0.inst         8512                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu0.data      4264320                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu1.data      2751680                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu2.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu3.data      2750720                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu4.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu5.data      2752384                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu6.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu6.data      2750976                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::cpu7.data      2751616                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesRead::total      23533568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu0.inst         8512                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::cpu6.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesInstRead::total         8640                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::writebacks     10013184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.bytesWritten::total     10013184                       # Number of bytes written to this memory (Byte)
system.mem_ctrls8.dram.numReads::cpu0.inst          133                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu0.data        66630                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu1.data        42995                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu2.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu3.data        42980                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu4.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu5.data        43006                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu6.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu6.data        42984                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::cpu7.data        42994                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numReads::total         367712                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::writebacks       156456                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.numWrites::total        156456                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls8.dram.bwRead::cpu0.inst       173364                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu0.data     86851413                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu1.data     56043471                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu2.data     56042168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu3.data     56023919                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu4.data     56042168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu5.data     56057809                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu6.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu6.data     56029133                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::cpu7.data     56042168                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwRead::total        479308218                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu0.inst       173364                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::cpu6.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwInstRead::total       175971                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::writebacks    203938535                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwWrite::total       203938535                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::writebacks    203938535                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu0.inst       173364                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu0.data     86851413                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu1.data     56043471                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu2.data     56042168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu3.data     56023919                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu4.data     56042168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu5.data     56057809                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu6.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu6.data     56029133                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::cpu7.data     56042168                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.bwTotal::total       683246754                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls8.dram.readBursts              735397                       # Number of DRAM read bursts (Count)
system.mem_ctrls8.dram.writeBursts             312885                       # Number of DRAM write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::0        45668                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::1        46158                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::3        46238                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::4        46226                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::5        46246                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::6        46326                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::7        46206                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::8        46206                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::9        46236                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::10        45644                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::11        45638                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::12        45626                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::13        45600                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::14        45595                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankRdBursts::15        45570                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::0        19380                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::1        19672                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::2        19670                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::4        19688                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::5        19686                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::6        19798                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::8        19672                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::9        19720                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::11        19394                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::12        19382                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::14        19363                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.perBankWrBursts::15        19350                       # Per bank write bursts (Count)
system.mem_ctrls8.dram.totQLat            15165541984                       # Total ticks spent queuing (Tick)
system.mem_ctrls8.dram.totBusLat           1470794000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls8.dram.totMemAccLat       29873481984                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls8.dram.avgQLat               20622.25                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.avgMemAccLat          40622.25                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls8.dram.readRowHits             367616                       # Number of row buffer hits during reads (Count)
system.mem_ctrls8.dram.writeRowHits            223240                       # Number of row buffer hits during writes (Count)
system.mem_ctrls8.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls8.dram.writeRowHitRate          71.35                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls8.dram.bytesPerActivate::samples       457426                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::mean    73.334319                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::gmean    69.340701                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::stdev    31.967097                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::0-63         7603      1.66%      1.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::64-127       409241     89.47%     91.13% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::128-191        20776      4.54%     95.67% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::192-255        18239      3.99%     99.66% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::256-319         1475      0.32%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::320-383           86      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::384-447            3      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::448-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesPerActivate::total       457426                       # Bytes accessed per row activation (Byte)
system.mem_ctrls8.dram.bytesRead             23532704                       # Total bytes read (Byte)
system.mem_ctrls8.dram.bytesWritten          10012320                       # Total bytes written (Byte)
system.mem_ctrls8.dram.avgRdBW             479.290621                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.avgWrBW             203.920938                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls8.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls8.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls8.dram.busUtilRead               3.00                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls8.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls8.dram.pageHitRate              56.36                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls8.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls8.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls8.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls8.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::IDLE  22751956052                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT  23567592698                       # Time in different power states (Tick)
system.mem_ctrls8.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls8.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.avgPriority_writebacks::samples    312612.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu0.inst::samples       276.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu0.data::samples    133181.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu1.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu1.data::samples     85920.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu2.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu3.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu3.data::samples     85916.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu4.data::samples     85952.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu5.data::samples     85924.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu6.inst::samples         4.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu6.data::samples     86014.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu7.inst::samples         2.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.avgPriority_cpu7.data::samples     85962.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls9.priorityMinLatency     0.000000018000                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls9.priorityMaxLatency     0.000257482000                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls9.numReadWriteTurnArounds        17471                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls9.numWriteReadTurnArounds        17471                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls9.numStayReadState            1264445                       # Number of times bus staying in READ state (Count)
system.mem_ctrls9.numStayWriteState            295304                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls9.readReqs                     367562                       # Number of read requests accepted (Count)
system.mem_ctrls9.writeReqs                    156306                       # Number of write requests accepted (Count)
system.mem_ctrls9.readBursts                   735124                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls9.writeBursts                  312612                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls9.servicedByWrQ                    17                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls9.mergedWrBursts                    0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls9.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls9.avgRdQLen                      2.74                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.avgWrQLen                     22.80                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls9.numRdRetry                        0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls9.numWrRetry                        0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls9.readPktSize::0                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::1                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::2                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::3                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::4                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::5               735124                       # Read request sizes (log2) (Count)
system.mem_ctrls9.readPktSize::6                    0                       # Read request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::0                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::1                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::2                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::3                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::4                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::5              312612                       # Write request sizes (log2) (Count)
system.mem_ctrls9.writePktSize::6                   0                       # Write request sizes (log2) (Count)
system.mem_ctrls9.rdQLenPdf::0                 261120                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::1                 268307                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::2                  94593                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::3                  89145                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::4                  11006                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::5                   9449                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::6                    802                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::7                    623                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::8                     31                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::9                     27                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::10                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::11                     2                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::12                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::13                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::14                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::15                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::16                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::17                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::18                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::19                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::20                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::21                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::22                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::23                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::24                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::25                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::26                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::27                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::28                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::29                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::30                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::31                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::32                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::33                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::34                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::35                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::36                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::37                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::38                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::39                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::40                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::41                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::42                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::43                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::44                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::45                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::46                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::47                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::48                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::49                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::50                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::51                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::52                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::53                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::54                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::55                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::56                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::57                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::58                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::59                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::60                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::61                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::62                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.rdQLenPdf::63                     0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::0                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::1                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::2                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::3                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::4                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::5                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::6                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::7                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::8                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::9                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::10                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::11                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::12                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::13                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::14                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::15                 15233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::16                 15551                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::17                 17530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::18                 17889                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::19                 17924                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::20                 17707                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::21                 17679                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::22                 17579                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::23                 17560                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::24                 17508                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::25                 17523                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::26                 17517                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::27                 17490                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::28                 17492                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::29                 17487                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::30                 17507                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::31                 17503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::32                 17482                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::33                   360                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::34                    60                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::35                     8                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::36                     4                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::37                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::38                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::39                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::40                     1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::41                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::42                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::43                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::44                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::45                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::46                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::47                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::48                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::49                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::50                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::51                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::52                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::53                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::54                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::55                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::56                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::57                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::58                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::59                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::60                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::61                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::62                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.wrQLenPdf::63                     0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls9.rdPerTurnAround::samples        17471                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::mean     39.648560                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::gmean    36.376207                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::stdev    33.444475                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::0-63         17163     98.24%     98.24% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::64-127          278      1.59%     99.83% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::128-191           12      0.07%     99.90% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::192-255           11      0.06%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::256-319            2      0.01%     99.97% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::320-383            4      0.02%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::3904-3967            1      0.01%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.rdPerTurnAround::total        17471                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls9.wrPerTurnAround::samples        17471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::mean     17.892221                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::gmean    17.871464                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::stdev     0.859042                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::16            1979     11.33%     11.33% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::17             244      1.40%     12.72% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::18           14033     80.32%     93.05% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::19             237      1.36%     94.40% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::20             911      5.21%     99.62% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::21              19      0.11%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::22              42      0.24%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::23               3      0.02%     99.98% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::24               2      0.01%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::26               1      0.01%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.wrPerTurnAround::total        17471                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls9.bytesReadWrQ                    544                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls9.bytesReadSys               23523968                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls9.bytesWrittenSys            10003584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls9.avgRdBWSys             479112695.27913010                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.avgWrBWSys             203743011.92261362                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls9.totGap                  49098041250                       # Total gap between requests (Tick)
system.mem_ctrls9.avgGap                     93722.16                       # Average gap between requests ((Tick/Count))
system.mem_ctrls9.requestorReadBytes::cpu0.inst         8832                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu0.data      4261792                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu1.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu1.data      2749440                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu2.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu3.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu3.data      2749312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu4.data      2750464                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu5.data      2749568                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu6.inst          128                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu6.data      2752448                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu7.inst           64                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorReadBytes::cpu7.data      2750784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls9.requestorWriteBytes::writebacks     10003040                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls9.requestorReadRate::cpu0.inst 179881.358651111805                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu0.data 86799924.733745366335                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu1.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu1.data 55997849.040954805911                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu2.data 56018704.850653484464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu3.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu3.data 55995242.064742468297                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu4.data 56018704.850653484464                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu5.data 56000456.017167136073                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu6.inst 2606.976212334954                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu6.data 56059112.981944672763                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu7.inst 1303.488106167477                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadRate::cpu7.data 56025222.291184321046                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls9.requestorWriteRate::writebacks 203731932.273711204529                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls9.requestorReadAccesses::cpu0.inst          276                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu0.data       133198                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu1.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu1.data        85920                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu2.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu3.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu3.data        85916                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu4.data        85952                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu5.data        85924                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu6.inst            4                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu6.data        86014                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu7.inst            2                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorReadAccesses::cpu7.data        85962                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls9.requestorWriteAccesses::writebacks       312612                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls9.requestorReadTotalLat::cpu0.inst     10957998                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu0.data   5597070974                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu1.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu1.data   3450146784                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu2.data   3434800200                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu3.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu3.data   3442203740                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu4.data   3462579708                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu5.data   3459190156                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu6.inst       134000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu6.data   3451879416                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu7.inst        67000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorReadTotalLat::cpu7.data   3455159866                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls9.requestorWriteTotalLat::writebacks 844645719087                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls9.requestorReadAvgLat::cpu0.inst     39702.89                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu0.data     42020.68                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu1.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu1.data     40155.34                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu2.data     39961.84                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu3.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu3.data     40064.76                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu4.data     40285.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu5.data     40258.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu6.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu6.data     40131.60                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu7.inst     33500.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorReadAvgLat::cpu7.data     40194.04                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls9.requestorWriteAvgLat::writebacks   2701897.94                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls9.dram.bytesRead::cpu0.inst         8832                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu0.data      4262336                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu1.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu1.data      2749440                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu2.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu3.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu3.data      2749312                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu4.data      2750464                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu5.data      2749568                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu6.inst          128                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu6.data      2752448                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu7.inst           64                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::cpu7.data      2750784                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesRead::total      23523968                       # Number of bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu0.inst         8832                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu1.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu3.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu6.inst          128                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::cpu7.inst           64                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesInstRead::total         9152                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::writebacks     10003584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.bytesWritten::total     10003584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls9.dram.numReads::cpu0.inst          138                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu0.data        66599                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu1.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu1.data        42960                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu2.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu3.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu3.data        42958                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu4.data        42976                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu5.data        42962                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu6.inst            2                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu6.data        43007                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu7.inst            1                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::cpu7.data        42981                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numReads::total         367562                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::writebacks       156306                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.numWrites::total        156306                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls9.dram.bwRead::cpu0.inst       179881                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu0.data     86811004                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu1.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu1.data     55997849                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu2.data     56018705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu3.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu3.data     55995242                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu4.data     56018705                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu5.data     56000456                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu6.inst         2607                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu6.data     56059113                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu7.inst         1303                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::cpu7.data     56025222                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwRead::total        479112695                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu0.inst       179881                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu1.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu3.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu6.inst         2607                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::cpu7.inst         1303                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwInstRead::total       186399                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::writebacks    203743012                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwWrite::total       203743012                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::writebacks    203743012                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu0.inst       179881                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu0.data     86811004                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu1.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu1.data     55997849                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu2.data     56018705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu3.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu3.data     55995242                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu4.data     56018705                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu5.data     56000456                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu6.inst         2607                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu6.data     56059113                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu7.inst         1303                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::cpu7.data     56025222                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.bwTotal::total       682855707                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls9.dram.readBursts              735107                       # Number of DRAM read bursts (Count)
system.mem_ctrls9.dram.writeBursts             312595                       # Number of DRAM write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::0        45654                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::1        46076                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::2        46214                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::3        46252                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::4        46238                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::5        46232                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::6        46216                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::7        46202                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::8        46206                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::9        46206                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::10        45654                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::11        45604                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::12        45578                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::13        45602                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::14        45604                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankRdBursts::15        45569                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::0        19374                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::1        19604                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::2        19668                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::3        19680                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::4        19698                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::5        19684                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::6        19692                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::7        19680                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::8        19674                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::9        19684                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::10        19392                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::11        19356                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::12        19348                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::13        19358                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::14        19370                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.perBankWrBursts::15        19333                       # Per bank write bursts (Count)
system.mem_ctrls9.dram.totQLat            15062183842                       # Total ticks spent queuing (Tick)
system.mem_ctrls9.dram.totBusLat           1470214000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls9.dram.totMemAccLat       29764323842                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls9.dram.avgQLat               20489.78                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgBusLat              2000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.avgMemAccLat          40489.78                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls9.dram.readRowHits             367508                       # Number of row buffer hits during reads (Count)
system.mem_ctrls9.dram.writeRowHits            223399                       # Number of row buffer hits during writes (Count)
system.mem_ctrls9.dram.readRowHitRate           49.99                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls9.dram.writeRowHitRate          71.47                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls9.dram.bytesPerActivate::samples       456795                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::mean    73.394989                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::gmean    69.392228                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::stdev    32.031145                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::0-63         7370      1.61%      1.61% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::64-127       408682     89.47%     91.08% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::128-191        21005      4.60%     95.68% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::192-255        18133      3.97%     99.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::256-319         1511      0.33%     99.98% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::320-383           91      0.02%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::448-511            2      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::512-575            1      0.00%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesPerActivate::total       456795                       # Bytes accessed per row activation (Byte)
system.mem_ctrls9.dram.bytesRead             23523424                       # Total bytes read (Byte)
system.mem_ctrls9.dram.bytesWritten          10003040                       # Total bytes written (Byte)
system.mem_ctrls9.dram.avgRdBW             479.101616                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.avgWrBW             203.731932                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls9.dram.peakBW                16000.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls9.dram.busUtil                   4.27                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls9.dram.busUtilRead               2.99                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls9.dram.busUtilWrite              1.27                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls9.dram.pageHitRate              56.40                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls9.dram.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls9.dram.rank0.actEnergy              0                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preEnergy              0                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.readEnergy             0                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.writeEnergy            0                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.refreshEnergy            0                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actBackEnergy            0                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.preBackEnergy            0                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.totalEnergy            0                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls9.dram.rank0.averagePower            0                       # Core power per rank (mW) (Watt)
system.mem_ctrls9.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::IDLE  22805144704                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::REF   2779480000                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT  23514404046                       # Time in different power states (Tick)
system.mem_ctrls9.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls9.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp             3505023                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty       2501587                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict           3334713                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq               190                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq            2376878                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp           2376878                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq        3505023                       # Transaction distribution (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls00.port      1100124                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls01.port      1099891                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls02.port      1099928                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls03.port      1099892                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls04.port      1099900                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls05.port      1099872                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls06.port      1099853                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls07.port      1099987                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls08.port      1100287                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls09.port      1099825                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls10.port      1100416                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls11.port      1100334                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls12.port      1100062                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls13.port      1099904                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls14.port      1100051                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls15.port      1099966                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2.mem_side_port::total     17600292                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                17600292                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls00.port     33536192                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls01.port     33528448                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls02.port     33531136                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls03.port     33529472                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls04.port     33530112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls05.port     33528320                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls06.port     33529216                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls07.port     33532544                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls08.port     33546752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls09.port     33527552                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls10.port     33545408                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls11.port     33545920                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls12.port     33535296                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls13.port     33530112                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls14.port     33534976                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls15.port     33531776                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2.mem_side_port::total    536543232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                536543232                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                              190                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            5882091                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  5882091    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              5882091                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer16.occupancy         1486818051                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer16.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer17.occupancy         1487013206                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer17.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer18.occupancy         1487086553                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer18.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer19.occupancy         1487122549                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer19.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer20.occupancy         1487167872                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer20.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer21.occupancy         1486977657                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer21.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer22.occupancy         1487124665                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer22.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer23.occupancy         1486909096                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer23.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer24.occupancy         1488030049                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer24.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer25.occupancy         1486960007                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer25.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer26.occupancy         1487871456                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer26.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer27.occupancy         1488328082                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer27.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer28.occupancy         1487635709                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer28.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer29.occupancy         1487098370                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer29.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer30.occupancy         1487378024                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer30.utilization              0.0                       # Layer utilization (Ratio)
system.membus.reqLayer31.occupancy         1486924132                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer31.utilization              0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy        29446616743                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.6                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests       11718391                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests      5842671                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.transDist::ReadResp            3510228                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty      5003748                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean         2239                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          6720752                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeReq              303                       # Transaction distribution (Count)
system.tol2bus.transDist::UpgradeResp             303                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq           2377619                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp          2377619                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq           3375                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq       3506854                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port         7711                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port      3204428                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port          290                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port      2062722                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port          155                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port      2062435                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port          157                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port      2062478                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port          163                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port      2062459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port          153                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port      2062420                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port          157                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port      2062440                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port          162                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port      2062459                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total               17650789                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu0.icache.mem_side_port::system.l2.cpu_side_port       317504                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu0.dcache.mem_side_port::system.l2.cpu_side_port     88505984                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.icache.mem_side_port::system.l2.cpu_side_port         9280                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu1.dcache.mem_side_port::system.l2.cpu_side_port     64015680                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.icache.mem_side_port::system.l2.cpu_side_port         4928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu2.dcache.mem_side_port::system.l2.cpu_side_port     64009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.icache.mem_side_port::system.l2.cpu_side_port         4928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu3.dcache.mem_side_port::system.l2.cpu_side_port     64010688                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.icache.mem_side_port::system.l2.cpu_side_port         5120                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu4.dcache.mem_side_port::system.l2.cpu_side_port     64010112                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.icache.mem_side_port::system.l2.cpu_side_port         4800                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu5.dcache.mem_side_port::system.l2.cpu_side_port     64008832                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.icache.mem_side_port::system.l2.cpu_side_port         4928                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu6.dcache.mem_side_port::system.l2.cpu_side_port     64009792                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.icache.mem_side_port::system.l2.cpu_side_port         5184                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu7.dcache.mem_side_port::system.l2.cpu_side_port     64010176                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               536937728                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                         5852251                       # Total snoops (Count)
system.tol2bus.snoopTraffic                 160267648                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples          13227227                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.002602                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.082471                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                13202246     99.81%     99.81% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                   22548      0.17%     99.98% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                     472      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                     294      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                     282      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::5                     284      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::6                     299      0.00%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::7                     719      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::8                      81      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::9                       1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::10                      1      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::11                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::12                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::13                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::14                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::15                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::16                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::17                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::18                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::19                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::20                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::21                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::22                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::23                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::24                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::25                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::26                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::27                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::28                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::29                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::30                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::31                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::32                      0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value              10                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total            13227227                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  49099028750                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         5689740198                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy           2064456                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         801689697                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer12.occupancy            65907                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer12.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer13.occupancy        515968874                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer13.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer16.occupancy            69634                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer16.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer17.occupancy        515969132                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer17.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer20.occupancy            65881                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer20.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer21.occupancy        515960817                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer21.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer24.occupancy            65176                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer24.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer25.occupancy        515962119                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer25.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer28.occupancy            66922                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer28.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer29.occupancy        515967799                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer29.utilization            0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer4.occupancy            116133                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer5.occupancy         516042608                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer5.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer8.occupancy             67630                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer8.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer9.occupancy         515961835                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer9.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests      14764101                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      7386520                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests        11260                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops           13743                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops        13397                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops          346                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
