Generated by Fabric Compiler ( version 2022.2-SP4.2 <build 132111> ) at Thu Oct 12 14:47:39 2023

In normal mode(fast, normal, performance).

Placement started.
Placement done.
Total placement takes 14.67 sec.

Routing started.
Building routing graph takes 0.73 sec.
Processing design graph takes 0.48 sec.
Total nets for routing : 7724.
Global routing takes 74.75 sec.
Detailed routing takes 4.69 sec.
Hold Violation Fix in router takes 29.14 sec.
Finish routing takes 0.36 sec.
Cleanup routing takes 0.02 sec.
Routing done.
Total routing takes 110.55 sec.

IO Port Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| PORT               | DIRECTION     | LOC     | BANK      | VCCIO     | IOSTANDARD     | DRIVE     | BUS_KEEPER     | SLEW     | OFF_CHIP_TERMINATION     | HYS_DRIVE_MODE     | VREF_MODE     | VREF_IN_MODE     | VREF_OUT_MODE     | DDR_TERM_MODE     | DIFF_IN_TERM_MODE     | OPEN_DRAIN     | CONSTRAINT     | IO_REGISTER     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| cam_data[0]        | input         | U1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[1]        | input         | M3      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[2]        | input         | U2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[3]        | input         | T1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[4]        | input         | P1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[5]        | input         | T2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[6]        | input         | P2      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_data[7]        | input         | N1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_href           | input         | M5      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_pclk           | input         | L1      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| cam_rst_n          | output        | M1      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_scl            | output        | P3      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_sda            | inout         | L6      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_sgm_ctrl       | output        | L2      | BANK3     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| cam_vsync          | input         | P4      | BANK3     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[0]           | output        | H15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[10]          | output        | E16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[11]          | output        | G14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[12]          | output        | D18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[13]          | output        | C17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[14]          | output        | C18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[1]           | output        | H16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[2]           | output        | F18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[3]           | output        | J13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[4]           | output        | E18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[5]           | output        | L12     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[6]           | output        | L13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[7]           | output        | F17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[8]           | output        | H12     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_a[9]           | output        | G13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[0]          | output        | H13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[1]          | output        | H14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ba[2]          | output        | K13     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cas_n          | output        | K16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck             | output        | G16     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ck_n           | output        | G18     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cke            | output        | D17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_cs_n           | output        | F15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[0]          | output        | L16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dm[1]          | output        | L15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_dq[0]          | inout         | M16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[10]         | inout         | P17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[11]         | inout         | P18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[12]         | inout         | T17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[13]         | inout         | T18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[14]         | inout         | U17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[15]         | inout         | U18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[1]          | inout         | M18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[2]          | inout         | L17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[3]          | inout         | L18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[4]          | inout         | H17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[5]          | inout         | H18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[6]          | inout         | J16     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[7]          | inout         | J18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[8]          | inout         | N17     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dq[9]          | inout         | N18     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | IN            | 0.45             | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs[0]         | inout         | K17     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs[1]         | inout         | N15     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs_n[0]       | inout         | K18     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_dqs_n[1]       | inout         | N16     | BANK1     | 1.5       | SSTL15D_I      | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | ON                | NA                    | NA             | YES            | NA              
| mem_odt            | output        | K14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_ras_n          | output        | K15     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_rst_n          | output        | F14     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| mem_we_n           | output        | K12     | BANK1     | 1.5       | SSTL15_I       | 7.5       | NONE           | FAST     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_clk            | input         | V9      | BANK2     | 3.3       | LVCMOS33       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| sys_rst_n          | input         | C4      | BANK0     | 1.8       | LVCMOS18       | NA        | NONE           | NA       | NA                       | NOHYS              | NA            | NA               | NA                | NA                | NA                    | NA             | YES            | NA              
| tmds_clk_n         | output        | V16     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_clk_p         | output        | U16     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_data_n[0]     | output        | V10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_data_n[1]     | output        | V11     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_data_n[2]     | output        | V15     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_data_p[0]     | output        | U10     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_data_p[1]     | output        | U11     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
| tmds_data_p[2]     | output        | U15     | BANK2     | 3.3       | LVCMOS33       | 8         | NONE           | SLOW     | N                        | NA                 | NA            | NA               | NA                | NA                | NA                    | OFF            | YES            | NA              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary :
+---------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+---------------------------------------------------------------------------+
| Use of APM               | 0        | 40            | 0                  
| Use of BKCL              | 4        | 4             | 100                
| Use of CLMA              | 1049     | 3748          | 28                 
|   FF                     | 2590     | 22488         | 12                 
|   LUT                    | 3141     | 14992         | 21                 
|   LUT-FF pairs           | 1389     | 14992         | 10                 
| Use of CLMS              | 519      | 1892          | 28                 
|   FF                     | 1286     | 11352         | 12                 
|   LUT                    | 1594     | 7568          | 22                 
|   LUT-FF pairs           | 732      | 7568          | 10                 
|   Distributed RAM        | 72       | 7568          | 1                  
| Use of CRYSTAL           | 0        | 4             | 0                  
| Use of DLL               | 1        | 8             | 13                 
| Use of DQSL              | 5        | 12            | 42                 
| Use of DRM               | 16.5     | 60            | 28                 
| Use of FUSECODE          | 0        | 1             | 0                  
| Use of HARD0N1           | 325      | 3480          | 10                 
| Use of IO                | 74       | 226           | 33                 
|   IOBD                   | 4        | 57            | 8                  
|   IOBR                   | 2        | 12            | 17                 
|   IOBS                   | 68       | 157           | 44                 
| Use of IOCKDIV           | 1        | 16            | 7                  
| Use of IOCKDLY           | 0        | 32            | 0                  
| Use of IOCKGATE          | 3        | 16            | 19                 
| Use of IOCKGMUX_TEST     | 0        | 16            | 0                  
| Use of IOL               | 74       | 308           | 25                 
| Use of IPAL              | 0        | 1             | 0                  
| Use of MFG_TEST          | 0        | 1             | 0                  
| Use of OSC               | 0        | 1             | 0                  
| Use of PLL               | 2        | 4             | 50                 
| Use of PREGMUX_TEST      | 0        | 4             | 0                  
| Use of RCKB              | 0        | 16            | 0                  
|  RCKB dataused           | 0        | 16            | 0                  
| Use of RCKBMUX_TEST      | 0        | 8             | 0                  
| Use of RESCAL            | 0        | 4             | 0                  
| Use of SCANCHAIN         | 0        | 2             | 0                  
| Use of START             | 1        | 1             | 100                
| Use of UDID              | 0        | 1             | 0                  
| Use of USCM              | 7        | 30            | 24                 
|  USCM dataused           | 0        | 30            | 0                  
| Use of USCMMUX_TEST      | 0        | 30            | 0                  
| Use of VCKBMUX_TEST      | 0        | 8             | 0                  
+---------------------------------------------------------------------------+

Global Clock Info:
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| GClk Inst                                               | Site Of GClk Inst     | GClk Fanout Net                              | Clock Loads     | Non_Clock Loads     | Driver Inst                                                      | Driver Pin     | Site Of Driver Inst     
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| clkbufg_0/gopclkbufg                                    | USCM_56_117           | ntclkbufg_0                                  | 3380            | 0                   | u_ddr3_ctrl_top/u_ddr3_ip/I_GTP_CLKDIV/gopclkdiv                 | CLKDIV         | IOCKDIV_6_192           
| clkbufg_1/gopclkbufg                                    | USCM_56_112           | ntclkbufg_1                                  | 192             | 0                   | u_pll_clk/u_pll_e3/goppll                                        | CLKOUT0        | PLL_122_55              
| clkbufg_2/gopclkbufg                                    | USCM_56_118           | ntclkbufg_2                                  | 100             | 0                   | cam_pclk_ibuf/opit_1                                             | OUT            | IOL_7_90                
| clkbufg_3/gopclkbufg                                    | USCM_56_114           | ntclkbufg_3                                  | 52              | 0                   | u_pll_clk/u_pll_e3/goppll                                        | CLKOUT1        | PLL_122_55              
| clkbufg_4/gopclkbufg                                    | USCM_56_115           | ntclkbufg_4                                  | 6               | 0                   | sys_clk_ibuf/opit_1                                              | INCK           | IOL_131_5               
| u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg          | USCM_56_113           | u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin          | 65              | 0                   | u_pll_clk/u_pll_e3/goppll                                        | CLKOUT2        | PLL_122_55              
| u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg     | USCM_56_116           | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk     | 1               | 0                   | u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLKOUT1        | PLL_122_75              
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

PLL Clock Info:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Pll Inst                                                         | Site Of Pll Inst     | Pin            | Net Of Pin                                                        | Clock Loads     | Non_Clock Loads     | Driver(Load) Inst                                                | Driver(Load) Pin     | Site Of Driver(Load) Inst     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | PLL_122_75           | CLKFB          | u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/ntCLKFB     |  -              |  -                  | u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | CLK_INT_FB           | PLL_122_75                    
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | PLL_122_75           | CLKIN1         | u_ddr3_ctrl_top/u_ddr3_ip/pll_clkin                               |  -              |  -                  | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg/gopclkbufg                   | CLKOUT               | USCM_56_113                   
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | PLL_122_75           | CLKIN2         | ntR947                                                            |  -              |  -                  | GND_40                                                           | Z                    | HARD0N1_120_73                
| u_pll_clk/u_pll_e3/goppll                                        | PLL_122_55           | CLKFB          | u_pll_clk/u_pll_e3/ntCLKFB                                        |  -              |  -                  | u_pll_clk/u_pll_e3/goppll                                        | CLK_INT_FB           | PLL_122_55                    
| u_pll_clk/u_pll_e3/goppll                                        | PLL_122_55           | CLKIN1         | _N23                                                              |  -              |  -                  | sys_clk_ibuf/opit_1                                              | INCK                 | IOL_131_5                     
| u_pll_clk/u_pll_e3/goppll                                        | PLL_122_55           | CLKIN2         | ntR993                                                            |  -              |  -                  | GND_294                                                          | Z                    | HARD0N1_120_57                
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | PLL_122_75           | CLKOUT0_WL     | clkout0_wl_0                                                      | 3381            | 0                   |  ...                                                             |  ...                 |  ...                          
| u_ddr3_ctrl_top/u_ddr3_ip/u_ipsxb_ddrphy_pll/u_pll_e3/goppll     | PLL_122_75           | CLKOUT1        | u_ddr3_ctrl_top/u_ddr3_ip/ioclk_gate_clk_pll                      | 1               | 0                   | u_ddr3_ctrl_top/u_ddr3_ip/u_clkbufg_gate/gopclkbufg              | CLK                  | USCM_56_116                   
| u_pll_clk/u_pll_e3/goppll                                        | PLL_122_55           | CLKOUT0        | pixel_clk                                                         | 192             | 0                   |  ...                                                             |  ...                 |  ...                          
| u_pll_clk/u_pll_e3/goppll                                        | PLL_122_55           | CLKOUT1        | pixel_clk_5x                                                      | 52              | 0                   |  ...                                                             |  ...                 |  ...                          
| u_pll_clk/u_pll_e3/goppll                                        | PLL_122_55           | CLKOUT2        | clk_50m                                                           | 65              | 0                   |  ...                                                             |  ...                 |  ...                          
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Device Utilization Summary Of Each Module:
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| Module Inst Name                                   | LUT      | FF       | Distributed RAM     | APM     | DRM      | CRYSTAL     | DLL     | DQSL     | FUSECODE     | IO     | IOCKDIV     | IOCKDLY     | IOCKGATE     | IPAL     | OSC     | PLL     | RCKB     | RESCAL     | SCANCHAIN     | START     | UDID     | USCM     
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| ov7725_hdmi                                        | 4569     | 3876     | 72                  | 0       | 16.5     | 0           | 1       | 5        | 0            | 74     | 1           | 0           | 3            | 0        | 0       | 2       | 0        | 0          | 0             | 0         | 0        | 7        
| + u_ddr3_ctrl_top                                  | 4048     | 3601     | 72                  | 0       | 16       | 0           | 1       | 5        | 0            | 48     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|   + u_aq_axi_master                                | 113      | 86       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ctrl_fifo                                    | 222      | 239      | 0                   | 0       | 16       | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_rd_fifo                                    | 107      | 100      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_rd_fifo                        | 107      | 100      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 107      | 100      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_wr_fifo                                    | 109      | 104      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + U_ipml_fifo_wr_fifo                        | 109      | 104      | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_fifo_ctrl                         | 109      | 104      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + U_ipml_sdpram                            | 0        | 0        | 0                   | 0       | 8        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_ip                                      | 3593     | 3197     | 72                  | 0       | 0        | 0           | 1       | 5        | 0            | 48     | 1           | 0           | 2            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 2        
|     + u_ddrp_rstn_sync                             | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ddrphy_top                                 | 2230     | 1815     | 0                   | 0       | 0        | 0           | 1       | 5        | 0            | 48     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_calib_top                           | 786      | 545      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + calib_mux                                | 30       | 23       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_init                              | 135      | 92       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_main_ctrl                         | 13       | 11       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_wrlvl                             | 44       | 38       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + rdcal                                    | 209      | 74       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + upcal                                    | 355      | 307      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dfi                                 | 352      | 385      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_dll_update_ctrl                     | 11       | 12       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_gate_update_ctrl                    | 41       | 50       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[0].ddrphy_drift_ctrl     | 21       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + drift_dqs_group[1].ddrphy_drift_ctrl     | 19       | 24       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_info                                | 95       | 60       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_reset_ctrl                          | 76       | 58       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ddrphy_pll_lock_debounce                 | 45       | 22       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_ddrphy_rstn_sync                       | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_dll_rst_sync                           | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_slice_top                           | 864      | 698      | 0                   | 0       | 0        | 0           | 0       | 5        | 0            | 48     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[0].u_ddrphy_data_slice       | 465      | 294      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 11     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 169      | 82       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 72       | 34       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 97       | 48       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 58       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 174      | 84       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 9        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + i_dqs_group[1].u_ddrphy_data_slice       | 392      | 271      | 0                   | 0       | 0        | 0           | 0       | 1        | 0            | 11     | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_dqs_gate_cal                | 125      | 67       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + dqs_gate_coarse_cal                  | 35       | 26       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + gatecal                              | 90       | 41       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + data_slice_wrlvl                       | 54       | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqs_rddata_align                       | 55       | 80       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + dqsi_rdel_cal                          | 153      | 81       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + wdata_path_adj                         | 5        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_control_path_adj                       | 0        | 3        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_slice_rddata_align                     | 3        | 130      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + ddrphy_training_ctrl                       | 5        | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrc_top                             | 1362     | 1380     | 72                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_calib_delay                           | 0        | 43       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_cfg_apb                               | 12       | 9        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcd_top                               | 162      | 131      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_bm                              | 115      | 67       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_dcd_rowaddr                       | 17       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcd_sm                              | 47       | 64       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dcp_top                               | 819      | 584      | 70                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_back_ctrl                       | 535      | 388      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[0].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[1].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[2].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[3].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[4].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[5].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[6].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + PRE_PASS_LOOP[7].timing_pre_pass       | 21       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[0].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[1].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[2].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[3].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[4].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[5].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[6].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRC_LOOP[7].trc_timing                 | 4        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[0].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[1].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[2].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[3].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[4].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[5].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[6].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TRDA2ACT_LOOP[7].trda2act_timing       | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[0].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[1].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[2].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[3].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[4].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[5].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[6].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + TWRA2ACT_LOOP[7].twra2act_timing       | 9        | 6        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + mcdq_timing_rd_pass                    | 10       | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + tfaw_timing                            | 26       | 18       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[0].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[1].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + TFAW_LOOP[2].mcdq_tfaw               | 7        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_act_pass                        | 27       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_prea_pass                       | 16       | 12       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_ref_pass                        | 19       | 7        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + timing_wr_pass                         | 8        | 5        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_buf                             | 234      | 148      | 70                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + A_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + B_ipsxb_distributed_fifo               | 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 77       | 15       | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 35       | 0        | 35                  | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|               + u_ipsxb_distributed_fifo_ctr       | 41       | 15       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_dcp_out                             | 50       | 48       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_dfi                                   | 74       | 83       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_ui_axi                                | 135      | 276      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_reg_fifo2                           | 50       | 49       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + u_user_cmd_fifo                          | 40       | 82       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|       + mcdq_wdatapath                             | 160      | 254      | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + ipsxb_distributed_fifo                   | 27       | 14       | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|           + u_ipsxb_distributed_fifo_distributed_fifo_v1_0| 27       | 14       | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + ipsxb_distributed_sdpram_distributed_fifo_v1_0| 2        | 0        | 2                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|             + u_ipsxb_distributed_fifo_ctr         | 24       | 14       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mc3q_wdp_dcp                             | 1        | 4        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|         + mcdq_wdp_align                           | 132      | 232      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + u_ipsxb_ddrphy_pll                           | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_ddr3_rw_ctrl                                 | 118      | 76       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_hdmi_top                                       | 380      | 201      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 8      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_rgb2dvi_0                                    | 303      | 155      | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 8      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_b                                    | 86       | 40       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_g                                    | 83       | 36       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + encoder_r                                    | 82       | 33       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + reset_syn                                    | 0        | 2        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_b                                 | 15       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 2      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_clk                               | 10       | 8        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 2      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_g                                 | 12       | 10       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 2      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|     + serializer_r                                 | 15       | 13       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 2      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_display                                | 9        | 1        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_video_driver                                 | 68       | 45       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_ov7725_dri                                     | 138      | 74       | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_cmos_capture_data                            | 34       | 33       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_cfg                                      | 28       | 18       | 0                   | 0       | 0.5      | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
|   + u_i2c_dri                                      | 76       | 23       | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 0       | 0        | 0          | 0             | 0         | 0        | 0        
| + u_pll_clk                                        | 0        | 0        | 0                   | 0       | 0        | 0           | 0       | 0        | 0            | 0      | 0           | 0           | 0            | 0        | 0       | 1       | 0        | 0          | 0             | 0         | 0        | 0        
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                     
+-------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/device_map/ov7725_hdmi_map.adf          
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/device_map/ov7725_hdmi.pcf              
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/ov7725_hdmi_pnr.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/clock_utilization.txt       
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/ov7725_hdmi_plc.adf         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/ov7725_hdmi.prr             
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/ov7725_hdmi_prr.prt         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/ov7725_hdmi_pnr.netlist     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/ov7725_hdmi/prj/place_route/prr.db                      
+-------------------------------------------------------------------------------------------------------------+


Flow Command: pnr 
Peak memory: 1,095 MB
Total CPU time to pnr completion : 0h:2m:20s
Process Total CPU time to pnr completion : 0h:2m:34s
Total real time to pnr completion : 0h:2m:22s
