"C:\Program Files\ModelSim\win64/vlib" D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/timer_sync_1588_v1_2_4
"C:\Program Files\ModelSim\win64/vmap" timer_sync_1588_v1_2_4 D:/fpga/24_ddr3_vivado/prj/ddr3.cache/compile_simlib/modelsim/timer_sync_1588_v1_2_4
"C:\Program Files\ModelSim\win64/vlog"  -64 +incdir+c:\Users\fei_l\AppData\Roaming\Xilinx\Vivado\.cxl.ip/incl -work timer_sync_1588_v1_2_4 -f D:\fpga\24_ddr3_vivado\prj\ddr3.cache\compile_simlib\modelsim/timer_sync_1588_v1_2_4/.cxl.verilog.timer_sync_1588_v1_2_4.timer_sync_1588_v1_2_4.nt64.cmf
