module top
#(parameter param66 = (^(((~((8'haa) ? (8'hb5) : (8'hb8))) ^ ((^(8'ha4)) ? ((8'hab) ? (8'ha3) : (8'ha7)) : ((8'hb5) == (8'h9e)))) > ((((8'hb9) - (8'ha8)) * ((8'hb3) ? (8'ha0) : (8'hbe))) ? (((8'hb2) && (7'h43)) + ((8'hb5) ? (7'h44) : (8'h9f))) : (((8'hbf) ? (8'ha3) : (8'hac)) + {(8'hb9)})))))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h313):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h4):(1'h0)] wire3;
  input wire signed [(5'h14):(1'h0)] wire2;
  input wire [(4'h9):(1'h0)] wire1;
  input wire signed [(3'h5):(1'h0)] wire0;
  wire signed [(4'hf):(1'h0)] wire65;
  wire [(3'h5):(1'h0)] wire64;
  wire [(4'hf):(1'h0)] wire63;
  wire [(4'h8):(1'h0)] wire49;
  wire [(5'h12):(1'h0)] wire48;
  wire signed [(4'hf):(1'h0)] wire47;
  wire signed [(3'h5):(1'h0)] wire37;
  wire signed [(2'h3):(1'h0)] wire36;
  wire signed [(4'h9):(1'h0)] wire35;
  wire [(4'hb):(1'h0)] wire34;
  wire [(5'h13):(1'h0)] wire33;
  wire [(5'h14):(1'h0)] wire32;
  wire signed [(2'h2):(1'h0)] wire31;
  reg signed [(5'h10):(1'h0)] reg62 = (1'h0);
  reg [(4'h8):(1'h0)] reg61 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg60 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg59 = (1'h0);
  reg [(4'hd):(1'h0)] reg58 = (1'h0);
  reg [(4'hb):(1'h0)] reg57 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg56 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg55 = (1'h0);
  reg [(4'hf):(1'h0)] reg54 = (1'h0);
  reg [(4'h9):(1'h0)] reg53 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg52 = (1'h0);
  reg [(5'h15):(1'h0)] reg51 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg50 = (1'h0);
  reg [(3'h4):(1'h0)] reg46 = (1'h0);
  reg [(4'hb):(1'h0)] reg45 = (1'h0);
  reg [(3'h5):(1'h0)] reg44 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg43 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg42 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg41 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg40 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg39 = (1'h0);
  reg [(5'h10):(1'h0)] reg38 = (1'h0);
  reg signed [(4'h9):(1'h0)] reg30 = (1'h0);
  reg signed [(3'h4):(1'h0)] reg29 = (1'h0);
  reg [(3'h6):(1'h0)] reg28 = (1'h0);
  reg [(4'h9):(1'h0)] reg27 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg26 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg23 = (1'h0);
  reg [(4'h9):(1'h0)] reg22 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg21 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg [(4'hb):(1'h0)] reg18 = (1'h0);
  reg [(3'h6):(1'h0)] reg17 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg16 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg15 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg14 = (1'h0);
  reg [(5'h14):(1'h0)] reg13 = (1'h0);
  reg [(3'h7):(1'h0)] reg12 = (1'h0);
  reg [(4'hc):(1'h0)] reg11 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg10 = (1'h0);
  reg signed [(4'he):(1'h0)] reg9 = (1'h0);
  reg signed [(4'hd):(1'h0)] reg8 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg5 = (1'h0);
  reg signed [(4'he):(1'h0)] reg4 = (1'h0);
  assign y = {wire65,
                 wire64,
                 wire63,
                 wire49,
                 wire48,
                 wire47,
                 wire37,
                 wire36,
                 wire35,
                 wire34,
                 wire33,
                 wire32,
                 wire31,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg16,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 reg4,
                 (1'h0)};
  always
    @(posedge clk) begin
      if ({($unsigned(($signed((8'hab)) ~^ $signed(wire3))) ?
              {{wire0[(1'h1):(1'h0)],
                      (wire1 <<< wire1)}} : $signed($signed({wire1})))})
        begin
          reg4 <= ($unsigned(((wire1[(2'h2):(2'h2)] ?
              {wire3} : ((8'ha8) ?
                  wire0 : wire3)) >> (~wire2))) ^~ $signed($signed(wire1)));
          if ($unsigned(wire2))
            begin
              reg5 <= ($unsigned({$unsigned(wire0[(2'h3):(2'h2)]), (8'ha7)}) ?
                  ($unsigned($unsigned($unsigned(reg4))) ?
                      $signed({(wire3 ? wire1 : wire1),
                          wire2}) : (((reg4 != wire1) & wire3) >>> $unsigned(wire1))) : $signed($unsigned(wire2[(3'h7):(3'h5)])));
              reg6 <= {wire2[(4'ha):(2'h2)]};
              reg7 <= (({$unsigned($signed(wire3))} ^ (($unsigned(wire1) - (reg6 < reg6)) ?
                      $unsigned({wire1, reg5}) : $unsigned({wire0}))) ?
                  (($signed((~|wire2)) ?
                          $signed(reg4[(4'hb):(4'h9)]) : reg6[(4'h9):(1'h0)]) ?
                      wire0 : wire2) : (~^$signed($unsigned((reg6 ~^ (8'haa))))));
            end
          else
            begin
              reg5 <= wire1[(4'h8):(3'h7)];
              reg6 <= $signed(($signed((reg7 ?
                  $signed(wire3) : wire2)) | $unsigned(wire3[(1'h0):(1'h0)])));
              reg7 <= ({($signed((reg6 ? wire3 : reg5)) ?
                      $unsigned({reg7, wire2}) : $unsigned((reg4 ?
                          (8'h9f) : wire3)))} - (((+(~&wire1)) == {(wire2 & wire2)}) && $unsigned($signed($signed((8'ha6))))));
              reg8 <= (~&$signed($unsigned(reg4[(4'hb):(2'h2)])));
            end
        end
      else
        begin
          reg4 <= wire2;
        end
      if (wire3)
        begin
          if ((($signed((~&wire2[(4'hf):(4'hb)])) == (-((wire0 && wire3) ?
                  (|wire3) : (8'hb5)))) ?
              (($signed({reg4}) ?
                      (^~(reg4 <= (8'ha3))) : $signed($signed(reg5))) ?
                  ($unsigned(wire1[(2'h3):(1'h1)]) || (reg6 >> reg5[(3'h7):(2'h3)])) : $signed(((wire2 || wire2) ?
                      (reg6 != reg7) : reg4))) : ($unsigned($signed($unsigned(reg8))) ?
                  {($signed(wire3) ?
                          $unsigned(reg4) : reg8)} : (~^$signed((reg5 ?
                      reg5 : wire3))))))
            begin
              reg9 <= $unsigned(((~&$signed((reg5 ? reg7 : reg6))) ?
                  {(reg8 != wire2[(3'h7):(3'h6)])} : ({reg4, {(8'hb8)}} ?
                      ($signed((8'hb1)) ?
                          (wire1 >> reg6) : $signed((8'hb6))) : wire0)));
              reg10 <= (~^wire1);
              reg11 <= $unsigned($unsigned($signed(wire0[(3'h5):(1'h1)])));
            end
          else
            begin
              reg9 <= $signed(((8'ha4) - $unsigned($unsigned($signed(reg10)))));
              reg10 <= (($signed(reg11[(4'h9):(3'h4)]) != $signed({(~|reg10),
                  (~|reg7)})) && wire0[(3'h5):(1'h0)]);
              reg11 <= (-{$signed($unsigned(reg4[(4'he):(1'h0)]))});
              reg12 <= (-wire3[(1'h1):(1'h0)]);
              reg13 <= reg7[(4'he):(3'h6)];
            end
          reg14 <= {({($signed((8'hbc)) ~^ (wire3 && reg8))} ?
                  (+(~((8'h9d) ? reg8 : wire0))) : reg12),
              (+((+((8'hbc) ? wire3 : wire0)) ?
                  $unsigned(reg8[(4'hc):(3'h6)]) : (7'h42)))};
          reg15 <= (~|(!(&reg8)));
          reg16 <= (((($unsigned((8'h9e)) ?
              reg14[(4'ha):(4'h9)] : {reg13,
                  reg6}) != reg6[(3'h7):(2'h2)]) && (~^(^~(reg4 ?
              reg9 : wire0)))) <= $signed((~|$unsigned((reg6 ?
              reg8 : wire2)))));
        end
      else
        begin
          reg9 <= $unsigned(($unsigned(wire1[(2'h3):(1'h1)]) ?
              (~&$unsigned((reg15 ? reg5 : reg11))) : reg16));
          reg10 <= ({wire3, reg5} ?
              (((reg8 * wire2) | {(+reg5), (wire1 ^ wire2)}) ?
                  $signed($unsigned($unsigned(reg9))) : $unsigned($signed(reg7[(5'h10):(3'h4)]))) : {((~&reg11) ?
                      $signed(reg13) : $unsigned(reg6))});
          if (reg16[(4'h8):(3'h6)])
            begin
              reg11 <= reg15[(4'hc):(4'h9)];
              reg12 <= $unsigned(reg14);
              reg13 <= ((~&$signed(((|reg13) >>> ((8'ha7) ?
                  wire3 : reg14)))) >>> ((-((reg10 + reg4) ^~ $unsigned(reg8))) ?
                  $unsigned(((~^reg5) ?
                      $signed((7'h40)) : $signed(reg7))) : $signed(reg5)));
              reg14 <= reg6[(5'h10):(2'h2)];
              reg15 <= ((({reg4[(2'h3):(1'h0)]} >= reg11[(4'hc):(3'h6)]) <= reg13) ^ (reg7[(4'ha):(3'h5)] ?
                  {$unsigned((~|reg12))} : (reg10 ?
                      reg12 : ($unsigned(reg9) - $unsigned(reg11)))));
            end
          else
            begin
              reg11 <= $unsigned(reg14[(4'hc):(4'hc)]);
            end
          if (reg16)
            begin
              reg16 <= $signed((reg5[(2'h3):(1'h1)] ?
                  {($signed(reg12) ? {reg12} : $signed(reg11)),
                      ((reg10 ? (8'hbf) : reg11) ?
                          (reg7 ?
                              wire1 : reg4) : $unsigned(reg9))} : $signed((&reg8))));
              reg17 <= ((~|($unsigned(((8'hb4) < wire0)) ?
                      ((reg5 << wire0) >>> $signed(reg10)) : ($unsigned(reg4) <= wire1[(3'h7):(2'h2)]))) ?
                  reg10[(4'ha):(3'h4)] : {$unsigned(($signed(reg8) && $signed(reg12)))});
              reg18 <= reg17;
              reg19 <= (~^reg13[(4'hb):(4'h8)]);
            end
          else
            begin
              reg16 <= (reg19 <<< reg8[(3'h5):(2'h2)]);
            end
          reg20 <= $unsigned(reg13);
        end
      reg21 <= reg6[(3'h4):(2'h2)];
      if ((&{($unsigned($signed(reg6)) - reg10[(3'h4):(3'h4)]),
          $signed((reg7 != $unsigned(reg12)))}))
        begin
          reg22 <= (~|((|(reg18 ^~ (~|reg18))) ^ $signed((reg7[(3'h7):(3'h4)] ?
              wire2 : reg9[(4'ha):(3'h5)]))));
          if ((((~((reg10 ? reg21 : reg10) | reg17)) ?
              ((-$unsigned(reg7)) ?
                  ((!(8'hb3)) ?
                      $signed((8'hb9)) : reg22[(4'h8):(3'h7)]) : $signed(reg13)) : $unsigned($signed((reg20 && wire3)))) << ((8'ha6) ?
              (($unsigned(reg12) >> $unsigned(reg9)) ?
                  $signed(wire1) : ($unsigned(reg20) ^~ (reg18 <= reg13))) : ((~reg14) - $signed($unsigned(reg17))))))
            begin
              reg23 <= reg10[(3'h4):(1'h0)];
              reg24 <= $signed(($unsigned((((8'h9e) ?
                  wire1 : (7'h40)) << (reg8 ?
                  reg9 : (8'hbc)))) > ((|reg11[(3'h7):(2'h3)]) & (~^reg23))));
            end
          else
            begin
              reg23 <= $unsigned(({{wire3[(2'h2):(2'h2)],
                      ((8'hb4) ? wire3 : (8'hae))}} ~^ ((!(8'ha2)) ?
                  (~^$unsigned((8'hb8))) : ((reg10 ? reg14 : (8'hbd)) ?
                      reg14 : (reg19 > reg21)))));
            end
          if (wire1[(3'h7):(3'h4)])
            begin
              reg25 <= $signed((reg20 || reg4));
            end
          else
            begin
              reg25 <= ($signed(reg25) ?
                  $signed(reg13) : ((((-reg15) << reg23[(4'hc):(3'h6)]) ^ $unsigned(reg17)) ?
                      $unsigned(($unsigned((8'ha2)) ?
                          (wire3 ? reg16 : reg18) : (reg23 ?
                              reg13 : wire2))) : (reg17 * ($signed(reg13) ?
                          $unsigned(reg4) : ((8'hb8) - reg4)))));
              reg26 <= (8'hb3);
              reg27 <= {reg9, reg15};
              reg28 <= $unsigned($unsigned(($unsigned((7'h41)) ?
                  (reg26[(4'h9):(4'h9)] ?
                      (reg12 <<< reg10) : reg18) : $signed($unsigned(reg8)))));
              reg29 <= $signed(reg23[(4'h8):(3'h7)]);
            end
          reg30 <= $signed(wire1);
        end
      else
        begin
          reg22 <= $unsigned(($unsigned($unsigned(reg17)) >>> $signed((!{(8'hb4),
              wire0}))));
          reg23 <= {$signed(reg26[(1'h0):(1'h0)]),
              (({(reg28 ? (8'haf) : reg11)} || ({reg28,
                  wire3} | reg28[(2'h3):(1'h1)])) ^~ reg26[(5'h10):(3'h7)])};
          reg24 <= $signed($signed(reg14[(4'hc):(4'h9)]));
          if ($signed((&{((reg28 ? reg5 : reg30) ^~ {reg29}),
              ((8'hb7) ? (wire2 ? reg19 : (8'ha2)) : $signed(reg20))})))
            begin
              reg25 <= $unsigned(($unsigned(((reg20 ? reg20 : reg20) ?
                  reg23 : reg13)) <= reg5[(3'h4):(2'h2)]));
              reg26 <= reg4[(3'h5):(3'h4)];
            end
          else
            begin
              reg25 <= ((((reg11[(4'hc):(4'ha)] ?
                              (wire3 ? reg7 : (8'hbc)) : (reg19 && reg4)) ?
                          $unsigned($signed((8'h9c))) : reg13[(4'he):(3'h5)]) ?
                      $signed($unsigned(reg4[(4'ha):(3'h6)])) : $signed(((reg28 | reg28) <= {reg28,
                          (8'hb6)}))) ?
                  reg7 : $unsigned(reg17[(1'h1):(1'h1)]));
            end
          reg27 <= {$signed($signed($unsigned({wire0})))};
        end
    end
  assign wire31 = ((reg25 ?
                          (reg24 ?
                              {(&wire2)} : (reg23[(3'h4):(1'h1)] ?
                                  $unsigned(reg14) : (reg27 * reg10))) : {($unsigned((8'hb0)) * (+(8'ha5)))}) ?
                      {reg4[(2'h3):(2'h2)]} : reg16[(4'h8):(3'h4)]);
  assign wire32 = (~|($signed(reg27[(4'h8):(1'h1)]) ?
                      reg30 : ($unsigned($unsigned(reg15)) ?
                          reg10[(3'h4):(2'h3)] : wire31)));
  assign wire33 = ($signed($signed({(reg19 * reg28)})) ?
                      reg15 : {reg26[(5'h10):(4'he)], reg18[(1'h1):(1'h1)]});
  assign wire34 = reg17[(2'h3):(1'h1)];
  assign wire35 = (&$signed(reg4));
  assign wire36 = reg16[(4'ha):(2'h3)];
  assign wire37 = {($unsigned((reg5 < (&reg8))) ?
                          (!$unsigned(reg6)) : reg26[(4'hd):(2'h3)])};
  always
    @(posedge clk) begin
      if ({((~(8'ha4)) - (wire34[(3'h4):(1'h1)] << (8'hb6))), reg6})
        begin
          reg38 <= reg23;
          if ((^(reg4[(3'h6):(1'h1)] > ((7'h43) <<< reg27))))
            begin
              reg39 <= ($signed((reg9 ? reg23[(4'hc):(2'h3)] : reg20)) ?
                  ((+((reg11 ? reg18 : reg30) >>> wire0[(3'h4):(2'h3)])) ?
                      wire35 : ({((8'h9c) & (8'hb2)),
                          $unsigned(reg29)} == {(!reg19),
                          reg22[(1'h0):(1'h0)]})) : (($unsigned($unsigned(wire37)) >> $signed((wire32 ?
                          (8'h9c) : reg30))) ?
                      (reg16[(3'h7):(3'h7)] >> (wire34 != (~|(7'h44)))) : wire3[(2'h2):(1'h1)]));
              reg40 <= $signed((&(reg14[(4'h9):(2'h3)] ?
                  ($signed(reg4) ?
                      $signed(wire0) : (reg26 ? reg26 : reg10)) : ((reg29 ?
                      reg6 : wire31) && $unsigned(reg20)))));
              reg41 <= ($signed($unsigned(((wire1 ? (8'ha2) : wire2) - {reg40,
                  reg7}))) << wire3);
              reg42 <= (((reg17 <= $unsigned($unsigned(reg21))) ?
                      $unsigned(($signed(reg28) ?
                          $unsigned(wire31) : reg5[(3'h5):(1'h1)])) : reg15[(4'ha):(3'h5)]) ?
                  ((~&reg26[(4'hd):(3'h6)]) ?
                      reg10 : ({(reg22 <= reg7)} < (&((8'hbe) ?
                          wire35 : wire35)))) : ($unsigned($signed((reg40 & reg27))) & $unsigned(wire35[(3'h4):(1'h0)])));
            end
          else
            begin
              reg39 <= reg41[(4'hf):(1'h0)];
              reg40 <= reg40;
              reg41 <= reg5;
            end
        end
      else
        begin
          if (($signed((reg38[(4'hb):(4'hb)] & (|$unsigned(wire36)))) ?
              (wire36 ?
                  $unsigned($signed(wire35[(2'h3):(1'h0)])) : $unsigned($unsigned((!reg28)))) : (($unsigned($unsigned(reg6)) ?
                  $signed(reg11[(3'h7):(1'h0)]) : (^~((7'h44) <<< reg8))) <<< $unsigned((wire33[(4'hf):(3'h5)] || wire33)))))
            begin
              reg38 <= (~$unsigned({((|reg24) ? reg11 : $signed(wire34))}));
              reg39 <= (-$signed(reg16[(1'h0):(1'h0)]));
            end
          else
            begin
              reg38 <= {(~&reg11[(3'h6):(2'h3)])};
              reg39 <= $signed((8'ha4));
            end
        end
      reg43 <= reg26;
      reg44 <= $unsigned(((reg18[(3'h4):(2'h2)] >>> reg38) ?
          $signed(reg11[(4'ha):(4'h9)]) : reg43));
      reg45 <= reg30;
      reg46 <= $signed(reg26);
    end
  assign wire47 = ($signed(wire35) ?
                      ($signed((~^reg10[(4'hf):(4'ha)])) ?
                          wire0[(1'h1):(1'h0)] : $unsigned((~^(reg9 << reg13)))) : reg24[(1'h1):(1'h0)]);
  assign wire48 = (~|reg11);
  assign wire49 = ($signed((~{$signed(reg46)})) ?
                      {$unsigned((reg29 & $unsigned(wire47)))} : (((^~(|wire36)) ^~ (reg25[(3'h7):(1'h1)] - (^reg5))) <<< ((+$signed(wire36)) ?
                          wire31[(2'h2):(2'h2)] : reg25[(4'hf):(1'h0)])));
  always
    @(posedge clk) begin
      reg50 <= {(($unsigned(wire37[(1'h1):(1'h1)]) ?
                  wire1 : ((wire37 ? wire0 : reg41) && wire34)) ?
              (((reg39 - reg4) ?
                  wire47[(3'h6):(3'h5)] : $unsigned(reg41)) >= (!((8'hb2) ?
                  (8'hac) : reg15))) : $unsigned($unsigned(reg43))),
          (~(((wire47 ? (8'ha9) : (7'h42)) ?
              $unsigned(reg20) : (~&wire33)) + ({wire34, wire31} ?
              $signed(reg25) : (wire33 ? reg8 : reg45))))};
      if (((reg23 ~^ $signed(((reg27 || reg27) != $signed(reg5)))) ?
          {(wire31[(1'h1):(1'h0)] ?
                  (8'haf) : $unsigned({(8'hb7), reg6}))} : ($signed(reg42) ?
              (reg22[(2'h3):(2'h2)] ?
                  $signed(reg8) : (reg17 != (wire49 ?
                      reg46 : reg46))) : (8'hbd))))
        begin
          if ($signed(reg10))
            begin
              reg51 <= {(wire31[(2'h2):(1'h0)] ?
                      (~^$signed(reg4[(4'h9):(3'h6)])) : wire35),
                  {reg45}};
              reg52 <= reg43[(4'ha):(3'h5)];
              reg53 <= reg52;
              reg54 <= reg25;
              reg55 <= (~&$signed(reg5[(5'h11):(4'h9)]));
            end
          else
            begin
              reg51 <= wire37;
              reg52 <= ({(+$signed($signed(wire31)))} >= ((reg42[(3'h7):(3'h4)] ?
                  reg13 : ((&wire48) ?
                      wire47[(4'he):(4'hb)] : (reg46 ^~ reg50))) - $unsigned((reg50[(3'h5):(1'h1)] ?
                  (-reg26) : $unsigned(reg7)))));
            end
          reg56 <= {(reg21[(3'h5):(1'h1)] ?
                  (^$unsigned($unsigned(wire48))) : $signed($signed($unsigned(reg5))))};
          reg57 <= (^~(wire35[(3'h4):(2'h3)] ?
              (wire48 <= (~((7'h42) | wire31))) : reg7));
          reg58 <= $signed({({(reg26 ? reg5 : wire3)} ?
                  reg7[(2'h3):(1'h0)] : reg18[(2'h3):(1'h1)])});
          reg59 <= wire49;
        end
      else
        begin
          reg51 <= (+reg29[(1'h0):(1'h0)]);
          reg52 <= $unsigned((($unsigned(reg9) != ((reg52 ? (8'had) : reg6) ?
                  (|wire33) : (wire3 <<< reg9))) ?
              $signed(((reg11 == reg30) >> (8'hb7))) : $signed(($signed(reg56) ?
                  (reg9 != reg41) : reg41[(4'hc):(4'h8)]))));
          reg53 <= reg24;
        end
      reg60 <= (~reg6[(4'h9):(3'h4)]);
      reg61 <= {wire31,
          (reg42 ?
              (^~$unsigned({reg59, (8'hb6)})) : $unsigned(((7'h42) ?
                  (reg14 ? reg20 : reg44) : wire0[(3'h4):(3'h4)])))};
      reg62 <= $unsigned((($unsigned((reg57 << wire1)) << reg13) ?
          {(+(+reg26)), (reg55 >>> $unsigned(reg58))} : ({$unsigned(wire3),
                  $unsigned(reg10)} ?
              ((|wire2) ? (^~reg61) : (8'hb9)) : reg17[(2'h2):(1'h1)])));
    end
  assign wire63 = reg52[(1'h1):(1'h1)];
  assign wire64 = reg9[(2'h2):(1'h1)];
  assign wire65 = $signed((&(8'hae)));
endmodule
