{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1650663828913 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1650663828933 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Apr 22 14:43:48 2022 " "Processing started: Fri Apr 22 14:43:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1650663828933 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663828933 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Project_nios -c ECE_178_Project_nios " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECE_178_Project_nios -c ECE_178_Project_nios" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663828933 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1650663829803 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1650663829803 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/nios_system.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/nios_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system " "Found entity 1: nios_system" {  } { { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter " "Found entity 1: nios_system_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_avalon_st_adapter_channel_adapter_0 " "Found entity 1: nios_system_avalon_st_adapter_channel_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_irq_mapper " "Found entity 1: nios_system_irq_mapper" {  } { { "nios_system/synthesis/submodules/nios_system_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0 " "Found entity 1: nios_system_mm_interconnect_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838524 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_mux " "Found entity 1: nios_system_mm_interconnect_0_rsp_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_003 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_003.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_rsp_demux " "Found entity 1: nios_system_mm_interconnect_0_rsp_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_003 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_003.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838542 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_mux " "Found entity 1: nios_system_mm_interconnect_0_cmd_mux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_cmd_demux " "Found entity 1: nios_system_mm_interconnect_0_cmd_demux" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838557 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838557 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838557 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838557 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838564 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "nios_system/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838575 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838577 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838578 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_006_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838579 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_006 " "Found entity 2: nios_system_mm_interconnect_0_router_006" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838579 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838581 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_005_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_005_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838582 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_005 " "Found entity 2: nios_system_mm_interconnect_0_router_005" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838582 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838583 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_004_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838584 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_004 " "Found entity 2: nios_system_mm_interconnect_0_router_004" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838584 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838585 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_003_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838586 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_003 " "Found entity 2: nios_system_mm_interconnect_0_router_003" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838587 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_002_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838588 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_002 " "Found entity 2: nios_system_mm_interconnect_0_router_002" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838588 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838589 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_001_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838591 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router_001 " "Found entity 2: nios_system_mm_interconnect_0_router_001" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838591 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838592 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1650663838592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_mm_interconnect_0_router_default_decode " "Found entity 1: nios_system_mm_interconnect_0_router_default_decode" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838593 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_mm_interconnect_0_router " "Found entity 2: nios_system_mm_interconnect_0_router" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios_system/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_vga_controller " "Found entity 1: nios_system_video_vga_controller" {  } { { "nios_system/synthesis/submodules/nios_system_video_vga_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_video_vga_controller.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_video_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_video_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_video_pll " "Found entity 1: nios_system_video_pll" {  } { { "nios_system/synthesis/submodules/nios_system_video_pll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_video_pll.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_reset_from_locked_signal " "Found entity 1: altera_up_avalon_reset_from_locked_signal" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_avalon_reset_from_locked_signal.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_altpll " "Found entity 1: altera_up_altpll" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_timer_0 " "Found entity 1: nios_system_timer_0" {  } { { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_switches.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_switches.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_switches " "Found entity 1: nios_system_switches" {  } { { "nios_system/synthesis/submodules/nios_system_switches.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_switches.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_sdram_controller.v 2 2 " "Found 2 design units, including 2 entities, in source file nios_system/synthesis/submodules/nios_system_sdram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_sdram_controller_input_efifo_module " "Found entity 1: nios_system_sdram_controller_input_efifo_module" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838618 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_sdram_controller " "Found entity 2: nios_system_sdram_controller" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_shrink " "Found entity 1: altera_up_video_scaler_shrink" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_shrink.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_width " "Found entity 1: altera_up_video_scaler_multiply_width" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_video_scaler_multiply_height " "Found entity 1: altera_up_video_scaler_multiply_height" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_scaler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_scaler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_scaler " "Found entity 1: nios_system_pixel_scaler" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_rgb_resampler " "Found entity 1: nios_system_pixel_rgb_resampler" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer_dma " "Found entity 1: nios_system_pixel_buffer_dma" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_pixel_buffer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_pixel_buffer.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_pixel_buffer " "Found entity 1: nios_system_pixel_buffer" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663838629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663838629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys.v 27 27 " "Found 27 design units, including 27 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_ic_data_module " "Found entity 1: nios_system_nios2_qsys_ic_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_nios2_qsys_ic_tag_module " "Found entity 2: nios_system_nios2_qsys_ic_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_nios2_qsys_bht_module " "Found entity 3: nios_system_nios2_qsys_bht_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_nios2_qsys_register_bank_a_module " "Found entity 4: nios_system_nios2_qsys_register_bank_a_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 227 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_nios2_qsys_register_bank_b_module " "Found entity 5: nios_system_nios2_qsys_register_bank_b_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 293 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios_system_nios2_qsys_dc_tag_module " "Found entity 6: nios_system_nios2_qsys_dc_tag_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 359 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios_system_nios2_qsys_dc_data_module " "Found entity 7: nios_system_nios2_qsys_dc_data_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 425 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios_system_nios2_qsys_dc_victim_module " "Found entity 8: nios_system_nios2_qsys_dc_victim_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 490 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios_system_nios2_qsys_nios2_oci_debug " "Found entity 9: nios_system_nios2_qsys_nios2_oci_debug" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 558 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios_system_nios2_qsys_ociram_sp_ram_module " "Found entity 10: nios_system_nios2_qsys_ociram_sp_ram_module" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 700 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios_system_nios2_qsys_nios2_ocimem " "Found entity 11: nios_system_nios2_qsys_nios2_ocimem" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 764 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios_system_nios2_qsys_nios2_avalon_reg " "Found entity 12: nios_system_nios2_qsys_nios2_avalon_reg" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 948 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios_system_nios2_qsys_nios2_oci_break " "Found entity 13: nios_system_nios2_qsys_nios2_oci_break" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 1041 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios_system_nios2_qsys_nios2_oci_xbrk " "Found entity 14: nios_system_nios2_qsys_nios2_oci_xbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 1336 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios_system_nios2_qsys_nios2_oci_dbrk " "Found entity 15: nios_system_nios2_qsys_nios2_oci_dbrk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 1597 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios_system_nios2_qsys_nios2_oci_itrace " "Found entity 16: nios_system_nios2_qsys_nios2_oci_itrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 1786 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios_system_nios2_qsys_nios2_oci_td_mode " "Found entity 17: nios_system_nios2_qsys_nios2_oci_td_mode" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios_system_nios2_qsys_nios2_oci_dtrace " "Found entity 18: nios_system_nios2_qsys_nios2_oci_dtrace" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2238 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Found entity 19: nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2333 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Found entity 20: nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2405 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc " "Found entity 21: nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2448 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "22 nios_system_nios2_qsys_nios2_oci_fifo " "Found entity 22: nios_system_nios2_qsys_nios2_oci_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2495 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "23 nios_system_nios2_qsys_nios2_oci_pib " "Found entity 23: nios_system_nios2_qsys_nios2_oci_pib" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2997 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "24 nios_system_nios2_qsys_nios2_oci_im " "Found entity 24: nios_system_nios2_qsys_nios2_oci_im" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3066 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "25 nios_system_nios2_qsys_nios2_performance_monitors " "Found entity 25: nios_system_nios2_qsys_nios2_performance_monitors" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "26 nios_system_nios2_qsys_nios2_oci " "Found entity 26: nios_system_nios2_qsys_nios2_oci" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3200 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""} { "Info" "ISGN_ENTITY_NAME" "27 nios_system_nios2_qsys " "Found entity 27: nios_system_nios2_qsys" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3776 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_jtag_debug_module_sysclk " "Found entity 1: nios_system_nios2_qsys_jtag_debug_module_sysclk" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_sysclk.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_jtag_debug_module_tck " "Found entity 1: nios_system_nios2_qsys_jtag_debug_module_tck" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_tck.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_jtag_debug_module_wrapper " "Found entity 1: nios_system_nios2_qsys_jtag_debug_module_wrapper" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_mult_cell " "Found entity 1: nios_system_nios2_qsys_mult_cell" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_oci_test_bench " "Found entity 1: nios_system_nios2_qsys_oci_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_oci_test_bench.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_nios2_qsys_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_nios2_qsys_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_nios2_qsys_test_bench " "Found entity 1: nios_system_nios2_qsys_test_bench" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_test_bench.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_ledr.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_ledr.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ledr " "Found entity 1: nios_system_ledr" {  } { { "nios_system/synthesis/submodules/nios_system_ledr.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_ledr.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_ledg.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_ledg.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_ledg " "Found entity 1: nios_system_ledg" {  } { { "nios_system/synthesis/submodules/nios_system_ledg.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_ledg.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_keys.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_keys.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_keys " "Found entity 1: nios_system_keys" {  } { { "nios_system/synthesis/submodules/nios_system_keys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_keys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file nios_system/synthesis/submodules/nios_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_jtag_uart_sim_scfifo_w " "Found entity 1: nios_system_jtag_uart_sim_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_system_jtag_uart_scfifo_w " "Found entity 2: nios_system_jtag_uart_scfifo_w" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios_system_jtag_uart_sim_scfifo_r " "Found entity 3: nios_system_jtag_uart_sim_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios_system_jtag_uart_scfifo_r " "Found entity 4: nios_system_jtag_uart_scfifo_r" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios_system_jtag_uart " "Found entity 5: nios_system_jtag_uart" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_joystick_stick_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_joystick_stick_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_joystick_stick_1 " "Found entity 1: nios_system_joystick_stick_1" {  } { { "nios_system/synthesis/submodules/nios_system_joystick_stick_1.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_joystick_stick_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_hex_displays.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_hex_displays.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_hex_displays " "Found entity 1: nios_system_hex_displays" {  } { { "nios_system/synthesis/submodules/nios_system_hex_displays.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_hex_displays.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_dual_clock_fifo " "Found entity 1: nios_system_dual_clock_fifo" {  } { { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios_system/synthesis/submodules/nios_system_clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file nios_system/synthesis/submodules/nios_system_clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_system_clocks " "Found entity 1: nios_system_clocks" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_clocks.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ece_178_project_nios.v 2 2 " "Found 2 design units, including 2 entities, in source file verilog/ece_178_project_nios.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_decoder " "Found entity 1: hex_decoder" {  } { { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839276 ""} { "Info" "ISGN_ENTITY_NAME" "2 ECE_178_Project_nios " "Found entity 2: ECE_178_Project_nios" {  } { { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839276 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys.v(2138) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys.v(2138): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2138 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys.v(2140) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys.v(2140): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2140 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys.v(2298) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys.v(2298): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2298 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_nios2_qsys.v(3128) " "Verilog HDL or VHDL warning at nios_system_nios2_qsys.v(3128): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3128 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839296 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_controller.v(318) " "Verilog HDL or VHDL warning at nios_system_sdram_controller.v(318): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_controller.v(328) " "Verilog HDL or VHDL warning at nios_system_sdram_controller.v(328): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_controller.v(338) " "Verilog HDL or VHDL warning at nios_system_sdram_controller.v(338): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839306 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios_system_sdram_controller.v(682) " "Verilog HDL or VHDL warning at nios_system_sdram_controller.v(682): conditional expression evaluates to a constant" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1650663839306 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECE_178_Project_nios " "Elaborating entity \"ECE_178_Project_nios\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1650663839416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_decoder hex_decoder:digit0 " "Elaborating entity \"hex_decoder\" for hierarchy \"hex_decoder:digit0\"" {  } { { "verilog/ECE_178_Project_nios.v" "digit0" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839426 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system nios_system:nios2 " "Elaborating entity \"nios_system\" for hierarchy \"nios_system:nios2\"" {  } { { "verilog/ECE_178_Project_nios.v" "nios2" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_clocks nios_system:nios2\|nios_system_clocks:clocks " "Elaborating entity \"nios_system_clocks\" for hierarchy \"nios_system:nios2\|nios_system_clocks:clocks\"" {  } { { "nios_system/synthesis/nios_system.v" "clocks" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "sys_pll" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_clocks.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839547 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839557 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 1 " "Parameter \"clk2_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839557 ""}  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663839557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_3lb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_3lb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_3lb2 " "Found entity 1: altpll_3lb2" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altpll_3lb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_3lb2 nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated " "Elaborating entity \"altpll_3lb2\" for hierarchy \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839597 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_reset_from_locked_signal nios_system:nios2\|nios_system_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked " "Elaborating entity \"altera_up_avalon_reset_from_locked_signal\" for hierarchy \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_avalon_reset_from_locked_signal:reset_from_locked\"" {  } { { "nios_system/synthesis/submodules/nios_system_clocks.v" "reset_from_locked" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_clocks.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_dual_clock_fifo nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo " "Elaborating entity \"nios_system_dual_clock_fifo\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\"" {  } { { "nios_system/synthesis/nios_system.v" "dual_clock_fifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborating entity \"dcfifo\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "Data_FIFO" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\"" {  } { { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839897 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO " "Instantiated megafunction \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint MAXIMIZE_SPEED=7 " "Parameter \"lpm_hint\" = \"MAXIMIZE_SPEED=7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type dcfifo " "Parameter \"lpm_type\" = \"dcfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdsync_delaypipe 5 " "Parameter \"rdsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrsync_delaypipe 5 " "Parameter \"wrsync_delaypipe\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663839897 ""}  } { { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663839897 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dcfifo_nsj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dcfifo_nsj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dcfifo_nsj1 " "Found entity 1: dcfifo_nsj1" {  } { { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839937 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dcfifo_nsj1 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated " "Elaborating entity \"dcfifo_nsj1\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\"" {  } { { "dcfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_gray2bin_tgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_gray2bin_tgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_gray2bin_tgb " "Found entity 1: a_gray2bin_tgb" {  } { { "db/a_gray2bin_tgb.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_gray2bin_tgb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663839957 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663839957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_gray2bin_tgb nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin " "Elaborating entity \"a_gray2bin_tgb\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_gray2bin_tgb:wrptr_g_gray2bin\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g_gray2bin" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663839957 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_qn6.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_qn6.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_qn6 " "Found entity 1: a_graycounter_qn6" {  } { { "db/a_graycounter_qn6.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_graycounter_qn6.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_qn6 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p " "Elaborating entity \"a_graycounter_qn6\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_qn6:rdptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "rdptr_g1p" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_graycounter_m5c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_graycounter_m5c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_graycounter_m5c " "Found entity 1: a_graycounter_m5c" {  } { { "db/a_graycounter_m5c.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_graycounter_m5c.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_graycounter_m5c nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p " "Elaborating entity \"a_graycounter_m5c\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|a_graycounter_m5c:wrptr_g1p\"" {  } { { "db/dcfifo_nsj1.tdf" "wrptr_g1p" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_j421.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_j421.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_j421 " "Found entity 1: altsyncram_j421" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_j421 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram " "Elaborating entity \"altsyncram_j421\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\"" {  } { { "db/dcfifo_nsj1.tdf" "fifo_ram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_g9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_g9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_g9l " "Found entity 1: alt_synch_pipe_g9l" {  } { { "db/alt_synch_pipe_g9l.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/alt_synch_pipe_g9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_g9l nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp " "Elaborating entity \"alt_synch_pipe_g9l\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\"" {  } { { "db/dcfifo_nsj1.tdf" "rs_dgwp" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 77 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_1v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_1v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_1v8 " "Found entity 1: dffpipe_1v8" {  } { { "db/dffpipe_1v8.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dffpipe_1v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_1v8 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12 " "Elaborating entity \"dffpipe_1v8\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_g9l:rs_dgwp\|dffpipe_1v8:dffpipe12\"" {  } { { "db/alt_synch_pipe_g9l.tdf" "dffpipe12" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/alt_synch_pipe_g9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840150 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_0v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_0v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_0v8 " "Found entity 1: dffpipe_0v8" {  } { { "db/dffpipe_0v8.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dffpipe_0v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840160 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_0v8 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp " "Elaborating entity \"dffpipe_0v8\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|dffpipe_0v8:ws_brp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_brp" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 78 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_synch_pipe_h9l.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_synch_pipe_h9l.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_synch_pipe_h9l " "Found entity 1: alt_synch_pipe_h9l" {  } { { "db/alt_synch_pipe_h9l.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/alt_synch_pipe_h9l.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_synch_pipe_h9l nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp " "Elaborating entity \"alt_synch_pipe_h9l\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\"" {  } { { "db/dcfifo_nsj1.tdf" "ws_dgrp" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 80 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dffpipe_2v8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dffpipe_2v8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dffpipe_2v8 " "Found entity 1: dffpipe_2v8" {  } { { "db/dffpipe_2v8.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dffpipe_2v8.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dffpipe_2v8 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16 " "Elaborating entity \"dffpipe_2v8\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|alt_synch_pipe_h9l:ws_dgrp\|dffpipe_2v8:dffpipe16\"" {  } { { "db/alt_synch_pipe_h9l.tdf" "dffpipe16" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/alt_synch_pipe_h9l.tdf" 33 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_a66.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_a66.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_a66 " "Found entity 1: cmpr_a66" {  } { { "db/cmpr_a66.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cmpr_a66.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_a66 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb " "Elaborating entity \"cmpr_a66\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|cmpr_a66:rdempty_eq_comp1_lsb\"" {  } { { "db/dcfifo_nsj1.tdf" "rdempty_eq_comp1_lsb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 84 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_j28.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_j28.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_j28 " "Found entity 1: mux_j28" {  } { { "db/mux_j28.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/mux_j28.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_j28 nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux " "Elaborating entity \"mux_j28\" for hierarchy \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|mux_j28:rdemp_eq_comp_lsb_mux\"" {  } { { "db/dcfifo_nsj1.tdf" "rdemp_eq_comp_lsb_mux" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 92 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_hex_displays nios_system:nios2\|nios_system_hex_displays:hex_displays " "Elaborating entity \"nios_system_hex_displays\" for hierarchy \"nios_system:nios2\|nios_system_hex_displays:hex_displays\"" {  } { { "nios_system/synthesis/nios_system.v" "hex_displays" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840320 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_joystick_stick_1 nios_system:nios2\|nios_system_joystick_stick_1:joystick_stick_1 " "Elaborating entity \"nios_system_joystick_stick_1\" for hierarchy \"nios_system:nios2\|nios_system_joystick_stick_1:joystick_stick_1\"" {  } { { "nios_system/synthesis/nios_system.v" "joystick_stick_1" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart nios_system:nios2\|nios_system_jtag_uart:jtag_uart " "Elaborating entity \"nios_system_jtag_uart\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\"" {  } { { "nios_system/synthesis/nios_system.v" "jtag_uart" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_w nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w " "Elaborating entity \"nios_system_jtag_uart_scfifo_w\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_w" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "wfifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840520 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840530 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663840530 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663840530 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840603 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663840723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663840723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_w:the_nios_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840733 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_jtag_uart_scfifo_r nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r " "Elaborating entity \"nios_system_jtag_uart_scfifo_r\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|nios_system_jtag_uart_scfifo_r:the_nios_system_jtag_uart_scfifo_r\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "the_nios_system_jtag_uart_scfifo_r" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663840753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "nios_system_jtag_uart_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841013 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841130 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663841130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663841130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663841130 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663841130 ""}  } { { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663841130 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_sld_agent_endpoint nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst " "Elaborating entity \"altera_sld_agent_endpoint\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841536 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\", which is child of megafunction instantiation \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 240 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_fabric_endpoint nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep " "Elaborating entity \"altera_fabric_endpoint\" for hierarchy \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\"" {  } { { "altera_sld_agent_endpoint.vhd" "ep" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841556 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\|altera_sld_agent_endpoint:inst\|altera_fabric_endpoint:ep\", which is child of megafunction instantiation \"nios_system:nios2\|nios_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:nios_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "altera_sld_agent_endpoint.vhd" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_sld_agent_endpoint.vhd" 254 0 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 569 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_keys nios_system:nios2\|nios_system_keys:keys " "Elaborating entity \"nios_system_keys\" for hierarchy \"nios_system:nios2\|nios_system_keys:keys\"" {  } { { "nios_system/synthesis/nios_system.v" "keys" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_ledg nios_system:nios2\|nios_system_ledg:ledg " "Elaborating entity \"nios_system_ledg\" for hierarchy \"nios_system:nios2\|nios_system_ledg:ledg\"" {  } { { "nios_system/synthesis/nios_system.v" "ledg" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_ledr nios_system:nios2\|nios_system_ledr:ledr " "Elaborating entity \"nios_system_ledr\" for hierarchy \"nios_system:nios2\|nios_system_ledr:ledr\"" {  } { { "nios_system/synthesis/nios_system.v" "ledr" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys " "Elaborating entity \"nios_system_nios2_qsys\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\"" {  } { { "nios_system/synthesis/nios_system.v" "nios2_qsys" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_test_bench nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_test_bench:the_nios_system_nios2_qsys_test_bench " "Elaborating entity \"nios_system_nios2_qsys_test_bench\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_test_bench:the_nios_system_nios2_qsys_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_test_bench" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 6231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663841981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_ic_data_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_data_module:nios_system_nios2_qsys_ic_data " "Elaborating entity \"nios_system_nios2_qsys_ic_data_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_data_module:nios_system_nios2_qsys_ic_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_ic_data" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 7256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_data_module:nios_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_data_module:nios_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842081 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cjd1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cjd1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cjd1 " "Found entity 1: altsyncram_cjd1" {  } { { "db/altsyncram_cjd1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_cjd1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663842151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663842151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cjd1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_data_module:nios_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated " "Elaborating entity \"altsyncram_cjd1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_data_module:nios_system_nios2_qsys_ic_data\|altsyncram:the_altsyncram\|altsyncram_cjd1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_ic_tag_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_tag_module:nios_system_nios2_qsys_ic_tag " "Elaborating entity \"nios_system_nios2_qsys_ic_tag_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_tag_module:nios_system_nios2_qsys_ic_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_ic_tag" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 7322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_tag_module:nios_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_tag_module:nios_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_45i1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_45i1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_45i1 " "Found entity 1: altsyncram_45i1" {  } { { "db/altsyncram_45i1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_45i1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663842272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663842272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_45i1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_tag_module:nios_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_45i1:auto_generated " "Elaborating entity \"altsyncram_45i1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_ic_tag_module:nios_system_nios2_qsys_ic_tag\|altsyncram:the_altsyncram\|altsyncram_45i1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_bht_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_bht_module:nios_system_nios2_qsys_bht " "Elaborating entity \"nios_system_nios2_qsys_bht_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_bht_module:nios_system_nios2_qsys_bht\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_bht" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 7526 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_bht_module:nios_system_nios2_qsys_bht\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_bht_module:nios_system_nios2_qsys_bht\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_poh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_poh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_poh1 " "Found entity 1: altsyncram_poh1" {  } { { "db/altsyncram_poh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_poh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663842442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663842442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_poh1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_bht_module:nios_system_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_poh1:auto_generated " "Elaborating entity \"altsyncram_poh1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_bht_module:nios_system_nios2_qsys_bht\|altsyncram:the_altsyncram\|altsyncram_poh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842452 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_register_bank_a_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_a_module:nios_system_nios2_qsys_register_bank_a " "Elaborating entity \"nios_system_nios2_qsys_register_bank_a_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_a_module:nios_system_nios2_qsys_register_bank_a\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_register_bank_a" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 7701 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_a_module:nios_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_a_module:nios_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p6h1 " "Found entity 1: altsyncram_p6h1" {  } { { "db/altsyncram_p6h1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_p6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663842562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663842562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p6h1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_a_module:nios_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p6h1:auto_generated " "Elaborating entity \"altsyncram_p6h1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_a_module:nios_system_nios2_qsys_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_p6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842562 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_register_bank_b_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_b_module:nios_system_nios2_qsys_register_bank_b " "Elaborating entity \"nios_system_nios2_qsys_register_bank_b_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_b_module:nios_system_nios2_qsys_register_bank_b\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_register_bank_b" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 7722 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_b_module:nios_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_b_module:nios_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 330 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q6h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q6h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q6h1 " "Found entity 1: altsyncram_q6h1" {  } { { "db/altsyncram_q6h1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_q6h1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663842765 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663842765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q6h1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_b_module:nios_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated " "Elaborating entity \"altsyncram_q6h1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_register_bank_b_module:nios_system_nios2_qsys_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_q6h1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842765 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_dc_tag_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_tag_module:nios_system_nios2_qsys_dc_tag " "Elaborating entity \"nios_system_nios2_qsys_dc_tag_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_tag_module:nios_system_nios2_qsys_dc_tag\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_dc_tag" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 8209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842905 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_tag_module:nios_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_tag_module:nios_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pdh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pdh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pdh1 " "Found entity 1: altsyncram_pdh1" {  } { { "db/altsyncram_pdh1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_pdh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663842975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663842975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pdh1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_tag_module:nios_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pdh1:auto_generated " "Elaborating entity \"altsyncram_pdh1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_tag_module:nios_system_nios2_qsys_dc_tag\|altsyncram:the_altsyncram\|altsyncram_pdh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663842975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_dc_data_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_data_module:nios_system_nios2_qsys_dc_data " "Elaborating entity \"nios_system_nios2_qsys_dc_data_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_data_module:nios_system_nios2_qsys_dc_data\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_dc_data" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 8266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_data_module:nios_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_data_module:nios_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843075 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kpc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kpc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kpc1 " "Found entity 1: altsyncram_kpc1" {  } { { "db/altsyncram_kpc1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_kpc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663843135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663843135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kpc1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_data_module:nios_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated " "Elaborating entity \"altsyncram_kpc1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_data_module:nios_system_nios2_qsys_dc_data\|altsyncram:the_altsyncram\|altsyncram_kpc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_dc_victim_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_victim_module:nios_system_nios2_qsys_dc_victim " "Elaborating entity \"nios_system_nios2_qsys_dc_victim_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_victim_module:nios_system_nios2_qsys_dc_victim\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_dc_victim" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 8396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_victim_module:nios_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_victim_module:nios_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 530 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_r3d1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_r3d1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_r3d1 " "Found entity 1: altsyncram_r3d1" {  } { { "db/altsyncram_r3d1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_r3d1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663843259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663843259 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_r3d1 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_victim_module:nios_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated " "Elaborating entity \"altsyncram_r3d1\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_dc_victim_module:nios_system_nios2_qsys_dc_victim\|altsyncram:the_altsyncram\|altsyncram_r3d1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_mult_cell nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell " "Elaborating entity \"nios_system_nios2_qsys_mult_cell\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_mult_cell" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 10252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" "the_altmult_add_part_1" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_q1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_q1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_q1u2 " "Found entity 1: altera_mult_add_q1u2" {  } { { "db/altera_mult_add_q1u2.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altera_mult_add_q1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663843349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663843349 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_q1u2 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated " "Elaborating entity \"altera_mult_add_q1u2\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843359 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_q1u2.v" "altera_mult_add_rtl1" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altera_mult_add_q1u2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:signa_reg_block\"" {  } { { "altera_mult_add_rtl.v" "signa_reg_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 907 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\"" {  } { { "altera_mult_add_rtl.v" "dataa_split" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1023 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:dataa_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_data_split_reg_ext_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split " "Elaborating entity \"ama_data_split_reg_ext_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\"" {  } { { "altera_mult_add_rtl.v" "datac_split" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_register_function:data_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "data_register_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_dynamic_signed_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block " "Elaborating entity \"ama_dynamic_signed_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_data_split_reg_ext_function:datac_split\|ama_dynamic_signed_function:data0_signed_extension_block\"" {  } { { "altera_mult_add_rtl.v" "data0_signed_extension_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_preadder_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block " "Elaborating entity \"ama_preadder_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\"" {  } { { "altera_mult_add_rtl.v" "preadder_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1265 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0 " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\"" {  } { { "altera_mult_add_rtl.v" "preadder_adder_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_preadder_function:preadder_block\|ama_adder_function:preadder_adder_0\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663843811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_multiplier_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block " "Elaborating entity \"ama_multiplier_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\"" {  } { { "altera_mult_add_rtl.v" "multiplier_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1309 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_0\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3060 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1 " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|ama_register_function:multiplier_register_block_1\"" {  } { { "altera_mult_add_rtl.v" "multiplier_register_block_1" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 3074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_adder_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block " "Elaborating entity \"ama_adder_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\"" {  } { { "altera_mult_add_rtl.v" "final_adder_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:first_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "first_adder_ext_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_signed_extension_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0 " "Elaborating entity \"ama_signed_extension_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_adder_function:final_adder_block\|ama_signed_extension_function:second_adder_ext_block_0\"" {  } { { "altera_mult_add_rtl.v" "second_adder_ext_block_0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2738 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ama_register_function nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block " "Elaborating entity \"ama_register_function\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_register_function:output_reg_block\"" {  } { { "altera_mult_add_rtl.v" "output_reg_block" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 1490 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2 " "Elaborating entity \"altera_mult_add\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" "the_altmult_add_part_2" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_mult_cell.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_mult_add_s1u2.v 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_mult_add_s1u2.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_mult_add_s1u2 " "Found entity 1: altera_mult_add_s1u2" {  } { { "db/altera_mult_add_s1u2.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altera_mult_add_s1u2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663844645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663844645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_s1u2 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated " "Elaborating entity \"altera_mult_add_s1u2\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\"" {  } { { "altera_mult_add.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add.tdf" 454 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_mult_add_rtl nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1 " "Elaborating entity \"altera_mult_add_rtl\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\"" {  } { { "db/altera_mult_add_s1u2.v" "altera_mult_add_rtl1" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altera_mult_add_s1u2.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663844665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 10541 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663845357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_debug nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_debug:the_nios_system_nios2_qsys_nios2_oci_debug " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_debug\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_debug:the_nios_system_nios2_qsys_nios2_oci_debug\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_debug" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_debug:the_nios_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_debug:the_nios_system_nios2_qsys_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 625 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_ocimem nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem " "Elaborating entity \"nios_system_nios2_qsys_nios2_ocimem\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_ocimem" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_ociram_sp_ram_module nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\|nios_system_nios2_qsys_ociram_sp_ram_module:nios_system_nios2_qsys_ociram_sp_ram " "Elaborating entity \"nios_system_nios2_qsys_ociram_sp_ram_module\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\|nios_system_nios2_qsys_ociram_sp_ram_module:nios_system_nios2_qsys_ociram_sp_ram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_ociram_sp_ram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 915 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846456 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\|nios_system_nios2_qsys_ociram_sp_ram_module:nios_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\|nios_system_nios2_qsys_ociram_sp_ram_module:nios_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_altsyncram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 740 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846476 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_3h91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_3h91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_3h91 " "Found entity 1: altsyncram_3h91" {  } { { "db/altsyncram_3h91.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_3h91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663846536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663846536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_3h91 nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\|nios_system_nios2_qsys_ociram_sp_ram_module:nios_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3h91:auto_generated " "Elaborating entity \"altsyncram_3h91\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_ocimem:the_nios_system_nios2_qsys_nios2_ocimem\|nios_system_nios2_qsys_ociram_sp_ram_module:nios_system_nios2_qsys_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_3h91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846536 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_avalon_reg nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_avalon_reg:the_nios_system_nios2_qsys_nios2_avalon_reg " "Elaborating entity \"nios_system_nios2_qsys_nios2_avalon_reg\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_avalon_reg:the_nios_system_nios2_qsys_nios2_avalon_reg\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_avalon_reg" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3462 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_break nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_break:the_nios_system_nios2_qsys_nios2_oci_break " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_break\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_break:the_nios_system_nios2_qsys_nios2_oci_break\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_break" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3493 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846706 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_xbrk nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_xbrk:the_nios_system_nios2_qsys_nios2_oci_xbrk " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_xbrk\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_xbrk:the_nios_system_nios2_qsys_nios2_oci_xbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3516 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_dbrk nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_dbrk:the_nios_system_nios2_qsys_nios2_oci_dbrk " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_dbrk\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_dbrk:the_nios_system_nios2_qsys_nios2_oci_dbrk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846796 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_itrace nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_itrace:the_nios_system_nios2_qsys_nios2_oci_itrace " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_itrace\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_itrace:the_nios_system_nios2_qsys_nios2_oci_itrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_itrace" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3584 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_dtrace nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_dtrace:the_nios_system_nios2_qsys_nios2_oci_dtrace " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_dtrace\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_dtrace:the_nios_system_nios2_qsys_nios2_oci_dtrace\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846896 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_td_mode nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_dtrace:the_nios_system_nios2_qsys_nios2_oci_dtrace\|nios_system_nios2_qsys_nios2_oci_td_mode:nios_system_nios2_qsys_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_td_mode\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_dtrace:the_nios_system_nios2_qsys_nios2_oci_dtrace\|nios_system_nios2_qsys_nios2_oci_td_mode:nios_system_nios2_qsys_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "nios_system_nios2_qsys_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_fifo nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_fifo\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_fifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3618 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663846995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt:the_nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2622 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc:the_nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2631 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc:the_nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2640 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847100 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_oci_test_bench nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_oci_test_bench:the_nios_system_nios2_qsys_oci_test_bench " "Elaborating entity \"nios_system_nios2_qsys_oci_test_bench\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_fifo:the_nios_system_nios2_qsys_nios2_oci_fifo\|nios_system_nios2_qsys_oci_test_bench:the_nios_system_nios2_qsys_oci_test_bench\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_oci_test_bench" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2648 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847110 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios_system_nios2_qsys_oci_test_bench " "Entity \"nios_system_nios2_qsys_oci_test_bench\" contains only dangling pins" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_oci_test_bench" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 2648 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1650663847110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_pib nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_pib:the_nios_system_nios2_qsys_nios2_oci_pib " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_pib\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_pib:the_nios_system_nios2_qsys_nios2_oci_pib\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_pib" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_nios2_oci_im nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_im:the_nios_system_nios2_qsys_nios2_oci_im " "Elaborating entity \"nios_system_nios2_qsys_nios2_oci_im\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_nios2_oci_im:the_nios_system_nios2_qsys_nios2_oci_im\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_im" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3649 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_jtag_debug_module_wrapper nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper " "Elaborating entity \"nios_system_nios2_qsys_jtag_debug_module_wrapper\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_jtag_debug_module_wrapper" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3754 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_jtag_debug_module_tck nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|nios_system_nios2_qsys_jtag_debug_module_tck:the_nios_system_nios2_qsys_jtag_debug_module_tck " "Elaborating entity \"nios_system_nios2_qsys_jtag_debug_module_tck\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|nios_system_nios2_qsys_jtag_debug_module_tck:the_nios_system_nios2_qsys_jtag_debug_module_tck\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_jtag_debug_module_tck" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_nios2_qsys_jtag_debug_module_sysclk nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|nios_system_nios2_qsys_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_jtag_debug_module_sysclk " "Elaborating entity \"nios_system_nios2_qsys_jtag_debug_module_sysclk\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|nios_system_nios2_qsys_jtag_debug_module_sysclk:the_nios_system_nios2_qsys_jtag_debug_module_sysclk\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" "the_nios_system_nios2_qsys_jtag_debug_module_sysclk" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\"" {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" "nios_system_nios2_qsys_jtag_debug_module_phy" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys_jtag_debug_module_wrapper.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847300 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847380 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci\|nios_system_nios2_qsys_jtag_debug_module_wrapper:the_nios_system_nios2_qsys_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios_system_nios2_qsys_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847498 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer nios_system:nios2\|nios_system_pixel_buffer:pixel_buffer " "Elaborating entity \"nios_system_pixel_buffer\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer:pixel_buffer\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_buffer_dma nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma " "Elaborating entity \"nios_system_pixel_buffer_dma\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_buffer_dma" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_pixel_buffer_dma.v(237) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(237): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 nios_system_pixel_buffer_dma.v(238) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(238): truncated value with size 32 to match size of target (16)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(243) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(243): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(244) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(244): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 nios_system_pixel_buffer_dma.v(324) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(324): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 nios_system_pixel_buffer_dma.v(338) " "Verilog HDL assignment warning at nios_system_pixel_buffer_dma.v(338): truncated value with size 32 to match size of target (8)" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663847543 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "Image_Buffer" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 396 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 396 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847713 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer " "Instantiated megafunction \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_empty_value 32 " "Parameter \"almost_empty_value\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "almost_full_value 96 " "Parameter \"almost_full_value\" = \"96\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 128 " "Parameter \"lpm_numwords\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 18 " "Parameter \"lpm_width\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 7 " "Parameter \"lpm_widthu\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663847713 ""}  } { { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 396 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663847713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_p4a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_p4a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_p4a1 " "Found entity 1: scfifo_p4a1" {  } { { "db/scfifo_p4a1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_p4a1.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_p4a1 nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated " "Elaborating entity \"scfifo_p4a1\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_es31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_es31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_es31 " "Found entity 1: a_dpfifo_es31" {  } { { "db/a_dpfifo_es31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_es31 nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo " "Elaborating entity \"a_dpfifo_es31\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\"" {  } { { "db/scfifo_p4a1.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_p4a1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ftb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ftb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ftb1 " "Found entity 1: altsyncram_ftb1" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_ftb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ftb1 nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram " "Elaborating entity \"altsyncram_ftb1\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\"" {  } { { "db/a_dpfifo_es31.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ks8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ks8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ks8 " "Found entity 1: cmpr_ks8" {  } { { "db/cmpr_ks8.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cmpr_ks8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847863 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:almost_full_comparer\"" {  } { { "db/a_dpfifo_es31.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ks8 nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison " "Elaborating entity \"cmpr_ks8\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cmpr_ks8:three_comparison\"" {  } { { "db/a_dpfifo_es31.tdf" "three_comparison" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847873 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_v9b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_v9b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_v9b " "Found entity 1: cntr_v9b" {  } { { "db/cntr_v9b.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_v9b.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_v9b nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb " "Elaborating entity \"cntr_v9b\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_v9b:rd_ptr_msb\"" {  } { { "db/a_dpfifo_es31.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ca7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ca7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ca7 " "Found entity 1: cntr_ca7" {  } { { "db/cntr_ca7.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_ca7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847953 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ca7 nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter " "Elaborating entity \"cntr_ca7\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_ca7:usedw_counter\"" {  } { { "db/a_dpfifo_es31.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663847953 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0ab " "Found entity 1: cntr_0ab" {  } { { "db/cntr_0ab.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_0ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663847993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663847993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0ab nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr " "Elaborating entity \"cntr_0ab\" for hierarchy \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|cntr_0ab:wr_ptr\"" {  } { { "db/a_dpfifo_es31.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 58 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848003 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_rgb_resampler nios_system:nios2\|nios_system_pixel_rgb_resampler:pixel_rgb_resampler " "Elaborating entity \"nios_system_pixel_rgb_resampler\" for hierarchy \"nios_system:nios2\|nios_system_pixel_rgb_resampler:pixel_rgb_resampler\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_rgb_resampler" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 391 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848013 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a nios_system_pixel_rgb_resampler.v(105) " "Verilog HDL or VHDL warning at nios_system_pixel_rgb_resampler.v(105): object \"a\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_rgb_resampler.v" 105 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650663848013 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_rgb_resampler:pixel_rgb_resampler"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_pixel_scaler nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler " "Elaborating entity \"nios_system_pixel_scaler\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\"" {  } { { "nios_system/synthesis/nios_system.v" "pixel_scaler" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_height nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height " "Elaborating entity \"altera_up_video_scaler_multiply_height\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "Multiply_Height" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848036 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(195) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(195): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848037 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 altera_up_video_scaler_multiply_height.v(211) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(211): truncated value with size 32 to match size of target (9)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848037 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_height.v(222) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_height.v(222): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848037 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborating entity \"scfifo\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "Multiply_Height_FIFO" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848185 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\"" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848395 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO " "Instantiated megafunction \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "add_ram_output_register OFF " "Parameter \"add_ram_output_register\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 321 " "Parameter \"lpm_numwords\" = \"321\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead ON " "Parameter \"lpm_showahead\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 9 " "Parameter \"lpm_widthu\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848395 ""}  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663848395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_ci31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_ci31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_ci31 " "Found entity 1: scfifo_ci31" {  } { { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_ci31 nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated " "Elaborating entity \"scfifo_ci31\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848445 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_v931.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_v931.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_v931 " "Found entity 1: a_dpfifo_v931" {  } { { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848465 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_v931 nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo " "Elaborating entity \"a_dpfifo_v931\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\"" {  } { { "db/scfifo_ci31.tdf" "dpfifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848465 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5tb1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5tb1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5tb1 " "Found entity 1: altsyncram_5tb1" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5tb1 nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram " "Elaborating entity \"altsyncram_5tb1\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\"" {  } { { "db/a_dpfifo_v931.tdf" "FIFOram" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ms8.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ms8.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ms8 " "Found entity 1: cmpr_ms8" {  } { { "db/cmpr_ms8.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cmpr_ms8.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer " "Elaborating entity \"cmpr_ms8\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:almost_full_comparer\"" {  } { { "db/a_dpfifo_v931.tdf" "almost_full_comparer" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 53 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_ms8 nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison " "Elaborating entity \"cmpr_ms8\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cmpr_ms8:three_comparison\"" {  } { { "db/a_dpfifo_v931.tdf" "three_comparison" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 54 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ab " "Found entity 1: cntr_1ab" {  } { { "db/cntr_1ab.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_1ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ab nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb " "Elaborating entity \"cntr_1ab\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_1ab:rd_ptr_msb\"" {  } { { "db/a_dpfifo_v931.tdf" "rd_ptr_msb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 55 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ea7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ea7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ea7 " "Found entity 1: cntr_ea7" {  } { { "db/cntr_ea7.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_ea7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ea7 nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter " "Elaborating entity \"cntr_ea7\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_ea7:usedw_counter\"" {  } { { "db/a_dpfifo_v931.tdf" "usedw_counter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 56 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_2ab.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_2ab.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_2ab " "Found entity 1: cntr_2ab" {  } { { "db/cntr_2ab.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/cntr_2ab.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_2ab nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr " "Elaborating entity \"cntr_2ab\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|cntr_2ab:wr_ptr\"" {  } { { "db/a_dpfifo_v931.tdf" "wr_ptr" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 57 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_video_scaler_multiply_width nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width " "Elaborating entity \"altera_up_video_scaler_multiply_width\" for hierarchy \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_width:Multiply_Width\"" {  } { { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "Multiply_Width" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848728 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 altera_up_video_scaler_multiply_width.v(132) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(132): truncated value with size 2 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848728 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 altera_up_video_scaler_multiply_width.v(175) " "Verilog HDL assignment warning at altera_up_video_scaler_multiply_width.v(175): truncated value with size 32 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_width.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848728 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_width:Multiply_Width"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_controller nios_system:nios2\|nios_system_sdram_controller:sdram_controller " "Elaborating entity \"nios_system_sdram_controller\" for hierarchy \"nios_system:nios2\|nios_system_sdram_controller:sdram_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "sdram_controller" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 430 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_sdram_controller_input_efifo_module nios_system:nios2\|nios_system_sdram_controller:sdram_controller\|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module " "Elaborating entity \"nios_system_sdram_controller_input_efifo_module\" for hierarchy \"nios_system:nios2\|nios_system_sdram_controller:sdram_controller\|nios_system_sdram_controller_input_efifo_module:the_nios_system_sdram_controller_input_efifo_module\"" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "the_nios_system_sdram_controller_input_efifo_module" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_switches nios_system:nios2\|nios_system_switches:switches " "Elaborating entity \"nios_system_switches\" for hierarchy \"nios_system:nios2\|nios_system_switches:switches\"" {  } { { "nios_system/synthesis/nios_system.v" "switches" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 442 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848838 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_timer_0 nios_system:nios2\|nios_system_timer_0:timer_0 " "Elaborating entity \"nios_system_timer_0\" for hierarchy \"nios_system:nios2\|nios_system_timer_0:timer_0\"" {  } { { "nios_system/synthesis/nios_system.v" "timer_0" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_video_pll nios_system:nios2\|nios_system_video_pll:video_pll " "Elaborating entity \"nios_system_video_pll\" for hierarchy \"nios_system:nios2\|nios_system_video_pll:video_pll\"" {  } { { "nios_system/synthesis/nios_system.v" "video_pll" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_altpll nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll " "Elaborating entity \"altera_up_altpll\" for hierarchy \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\"" {  } { { "nios_system/synthesis/submodules/nios_system_video_pll.v" "video_pll" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_video_pll.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848878 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborating entity \"altpll\" for hierarchy \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848888 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\"" {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848898 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards " "Instantiated megafunction \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 2 " "Parameter \"clk1_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 3 " "Parameter \"clk2_divide_by\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV " "Parameter \"intended_device_family\" = \"Cyclone IV\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663848898 ""}  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663848898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_8fb2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_8fb2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_8fb2 " "Found entity 1: altpll_8fb2" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altpll_8fb2.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663848938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663848938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_8fb2 nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated " "Elaborating entity \"altpll_8fb2\" for hierarchy \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_video_vga_controller nios_system:nios2\|nios_system_video_vga_controller:video_vga_controller " "Elaborating entity \"nios_system_video_vga_controller\" for hierarchy \"nios_system:nios2\|nios_system_video_vga_controller:video_vga_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "video_vga_controller" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 500 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848958 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing nios_system:nios2\|nios_system_video_vga_controller:video_vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"nios_system:nios2\|nios_system_video_vga_controller:video_vga_controller\|altera_up_avalon_video_vga_timing:VGA_Timing\"" {  } { { "nios_system/synthesis/submodules/nios_system_video_vga_controller.v" "VGA_Timing" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_video_vga_controller.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848958 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(199) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(199): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848968 "|ECE_178_Project_nios|nios_system:nios2|nios_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(200) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(200): truncated value with size 32 to match size of target (10)" {  } { { "nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_avalon_video_vga_timing.v" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663848968 "|ECE_178_Project_nios|nios_system:nios2|nios_system_video_vga_controller:video_vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_system_mm_interconnect_0\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "nios_system/synthesis/nios_system.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 615 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663848978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:pixel_buffer_dma_avalon_pixel_dma_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_data_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_data_master_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_qsys_instruction_master_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_instruction_master_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_avalon_sram_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849493 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_controller_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_controller_s1_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_qsys_jtag_debug_module_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1632 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_buffer_dma_avalon_control_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_dma_avalon_control_slave_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1696 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1760 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849676 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_rgb_resampler_avalon_rgb_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pixel_rgb_resampler_avalon_rgb_slave_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_rgb_resampler_avalon_rgb_slave_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1824 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:ledr_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "ledr_s1_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 1888 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849836 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "timer_0_s1_translator" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:pixel_buffer_dma_avalon_pixel_dma_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_agent" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_data_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_data_master_agent" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2626 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_qsys_instruction_master_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_instruction_master_agent" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2707 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2791 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:pixel_buffer_avalon_sram_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849926 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2832 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:pixel_buffer_avalon_sram_slave_agent_rdata_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_agent_rdata_fifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2873 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_controller_s1_agent" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663849986 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:sdram_controller_s1_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_controller_s1_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_controller_s1_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 2998 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:nios2_qsys_jtag_debug_module_agent_rsp_fifo\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_jtag_debug_module_agent_rsp_fifo" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 3123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router " "Elaborating entity \"nios_system_mm_interconnect_0_router\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4764 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router:router\|nios_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850228 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"nios_system_mm_interconnect_0_router_001\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4780 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_001_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_001:router_001\|nios_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_001.sv" 199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_system_mm_interconnect_0_router_002\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4796 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_002_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_002:router_002\|nios_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_002.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"nios_system_mm_interconnect_0_router_003\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4812 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_003_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_003:router_003\|nios_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_system_mm_interconnect_0_router_004\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4828 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_004_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_004:router_004\|nios_system_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"nios_system_mm_interconnect_0_router_005\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4844 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_005_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_005_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_005:router_005\|nios_system_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_006 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_system_mm_interconnect_0_router_006\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "router_006" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 4860 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850358 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_router_006_default_decode nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\|nios_system_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_system_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_router_006:router_006\|nios_system_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_router_006.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pixel_buffer_dma_avalon_pixel_dma_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:pixel_buffer_dma_avalon_pixel_dma_master_limiter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_limiter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850418 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:nios2_qsys_data_master_limiter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_data_master_limiter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850438 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_burst_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850458 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:pixel_buffer_avalon_sram_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850478 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_001 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_demux_002 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_demux_002" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5411 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5440 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" "arb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux.sv" 301 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850538 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_001 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_001" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_002 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5492 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850608 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_cmd_mux_003 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_cmd_mux_003\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_cmd_mux_003:cmd_mux_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "cmd_mux_003" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5509 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5742 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_001 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_001\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_001" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5771 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_002 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_002" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_demux_003 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_demux_003\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_demux_003:rsp_demux_003\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_demux_003" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 5811 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6038 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_001 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850731 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_001.sv" 534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850842 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_rsp_mux_002 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_system_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "rsp_mux_002" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_rsp_mux_002.sv" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_dma_avalon_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_dma_avalon_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_dma_avalon_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850902 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650663850912 "|ECE_178_Project_nios|nios_system:nios2|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_dma_avalon_pixel_dma_master_to_sdram_controller_s1_cmd_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:nios2_qsys_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "nios2_qsys_data_master_to_pixel_buffer_avalon_sram_slave_cmd_width_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6306 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850942 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_nios2_qsys_data_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_nios2_qsys_data_master_rsp_width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "pixel_buffer_avalon_sram_slave_to_nios2_qsys_data_master_rsp_width_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6438 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663850992 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650663850992 "|ECE_178_Project_nios|nios_system:nios2|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_nios2_qsys_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650663850992 "|ECE_178_Project_nios|nios_system:nios2|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_nios2_qsys_data_master_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650663850992 "|ECE_178_Project_nios|nios_system:nios2|nios_system_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:pixel_buffer_avalon_sram_slave_to_nios2_qsys_data_master_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_pixel_buffer_dma_avalon_pixel_dma_master_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:sdram_controller_s1_to_pixel_buffer_dma_avalon_pixel_dma_master_rsp_width_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "sdram_controller_s1_to_pixel_buffer_dma_avalon_pixel_dma_master_rsp_width_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6570 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_system_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_001 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0.v" 6628 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851083 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"nios_system:nios2\|nios_system_mm_interconnect_0:mm_interconnect_0\|nios_system_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|nios_system_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_irq_mapper nios_system:nios2\|nios_system_irq_mapper:irq_mapper " "Elaborating entity \"nios_system_irq_mapper\" for hierarchy \"nios_system:nios2\|nios_system_irq_mapper:irq_mapper\"" {  } { { "nios_system/synthesis/nios_system.v" "irq_mapper" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter nios_system:nios2\|nios_system_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_system_avalon_st_adapter\" for hierarchy \"nios_system:nios2\|nios_system_avalon_st_adapter:avalon_st_adapter\"" {  } { { "nios_system/synthesis/nios_system.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 662 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851155 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_system_avalon_st_adapter_channel_adapter_0 nios_system:nios2\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0 " "Elaborating entity \"nios_system_avalon_st_adapter_channel_adapter_0\" for hierarchy \"nios_system:nios2\|nios_system_avalon_st_adapter:avalon_st_adapter\|nios_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0\"" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" "channel_adapter_0" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_avalon_st_adapter.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851162 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "out_channel nios_system_avalon_st_adapter_channel_adapter_0.sv(78) " "Verilog HDL or VHDL warning at nios_system_avalon_st_adapter_channel_adapter_0.sv(78): object \"out_channel\" assigned a value but never read" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1650663851162 "|ECE_178_Project_nios|nios_system:nios2|nios_system_avalon_st_adapter:avalon_st_adapter|nios_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "2 1 nios_system_avalon_st_adapter_channel_adapter_0.sv(90) " "Verilog HDL assignment warning at nios_system_avalon_st_adapter_channel_adapter_0.sv(90): truncated value with size 2 to match size of target (1)" {  } { { "nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_avalon_st_adapter_channel_adapter_0.sv" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1650663851162 "|ECE_178_Project_nios|nios_system:nios2|nios_system_avalon_st_adapter:avalon_st_adapter|nios_system_avalon_st_adapter_channel_adapter_0:channel_adapter_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios2\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios2\|altera_reset_controller:rst_controller\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851176 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios_system:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios_system:nios2\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "nios_system/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851184 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios_system:nios2\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios_system:nios2\|altera_reset_controller:rst_controller_002\"" {  } { { "nios_system/synthesis/nios_system.v" "rst_controller_002" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 851 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663851195 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1650663853310 "|ECE_178_Project_nios|nios_system:nios2|nios_system_video_pll:video_pll|altera_up_altpll:video_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "jdo the_nios_system_nios2_qsys_nios2_oci_itrace 38 16 " "Port \"jdo\" on the entity instantiation of \"the_nios_system_nios2_qsys_nios2_oci_itrace\" is connected to a signal of width 38. The formal width of the signal in the module is 16.  The extra bits will be ignored." {  } { { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "the_nios_system_nios2_qsys_nios2_oci_itrace" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 3584 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1650663853330 "|ECE_178_Project_nios|nios_system:nios2|nios_system_nios2_qsys:nios2_qsys|nios_system_nios2_qsys_nios2_oci:the_nios_system_nios2_qsys_nios2_oci|nios_system_nios2_qsys_nios2_oci_itrace:the_nios_system_nios2_qsys_nios2_oci_itrace"}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk PLL_for_DE_Series_Boards 3 6 " "Port \"clk\" on the entity instantiation of \"PLL_for_DE_Series_Boards\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios_system/synthesis/submodules/altera_up_altpll.v" "PLL_for_DE_Series_Boards" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Analysis & Synthesis" 0 -1 1650663853387 "|ECE_178_Project_nios|nios_system:nios2|nios_system_clocks:clocks|altera_up_altpll:sys_pll|altpll:PLL_for_DE_Series_Boards"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "nios_system:nios2\|pixel_scaler_avalon_scaler_source_channel\[1\] " "Net \"nios_system:nios2\|pixel_scaler_avalon_scaler_source_channel\[1\]\" is missing source, defaulting to GND" {  } { { "nios_system/synthesis/nios_system.v" "pixel_scaler_avalon_scaler_source_channel\[1\]" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 181 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1650663853392 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1650663853392 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650663854671 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.04.22.14:44:18 Progress: Loading sld0c5e865b/alt_sld_fab_wrapper_hw.tcl " "2022.04.22.14:44:18 Progress: Loading sld0c5e865b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663858188 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663861400 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663861530 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663867180 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663867261 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663867347 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663867449 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663867451 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663867452 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1650663868147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5e865b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5e865b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld0c5e865b/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663868349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663868433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868437 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663868437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663868492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868569 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663868569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/ip/sld0c5e865b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663868631 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663868631 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[1\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 69 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[2\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 99 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[3\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 129 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[12\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 399 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[13\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 429 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[22\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 699 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\] " "Synthesized away node \"nios_system:nios2\|nios_system_dual_clock_fifo:dual_clock_fifo\|dcfifo:Data_FIFO\|dcfifo_nsj1:auto_generated\|altsyncram_j421:fifo_ram\|q_b\[23\]\"" {  } { { "db/altsyncram_j421.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_j421.tdf" 729 2 0 } } { "db/dcfifo_nsj1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/dcfifo_nsj1.tdf" 58 2 0 } } { "dcfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/dcfifo.tdf" 190 3 0 } } { "nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_dual_clock_fifo.v" 155 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 220 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870149 "|ECE_178_Project_nios|nios_system:nios2|nios_system_dual_clock_fifo:dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_j421:fifo_ram|ram_block11a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1650663870149 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1650663870149 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[0\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 37 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[1\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 67 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[10\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 337 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[11\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 367 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[20\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 637 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[21\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 667 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_scaler:pixel_scaler\|altera_up_video_scaler_multiply_height:Multiply_Height\|scfifo:Multiply_Height_FIFO\|scfifo_ci31:auto_generated\|a_dpfifo_v931:dpfifo\|altsyncram_5tb1:FIFOram\|q_b\[31\]\"" {  } { { "db/altsyncram_5tb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_5tb1.tdf" 967 2 0 } } { "db/a_dpfifo_v931.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_v931.tdf" 44 2 0 } } { "db/scfifo_ci31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_ci31.tdf" 36 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_video_scaler_multiply_height.v" 284 0 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_scaler.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_scaler.v" 177 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 407 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_scaler:pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_5tb1:FIFOram|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\] " "Synthesized away node \"nios_system:nios2\|nios_system_pixel_buffer_dma:pixel_buffer_dma\|scfifo:Image_Buffer\|scfifo_p4a1:auto_generated\|a_dpfifo_es31:dpfifo\|altsyncram_ftb1:FIFOram\|q_b\[17\]\"" {  } { { "db/altsyncram_ftb1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altsyncram_ftb1.tdf" 547 2 0 } } { "db/a_dpfifo_es31.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/a_dpfifo_es31.tdf" 45 2 0 } } { "db/scfifo_p4a1.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/scfifo_p4a1.tdf" 38 2 0 } } { "scfifo.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } } { "nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_pixel_buffer_dma.v" 396 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 374 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663870157 "|ECE_178_Project_nios|nios_system:nios2|nios_system_pixel_buffer_dma:pixel_buffer_dma|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_ftb1:FIFOram|ram_block1a17"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1650663870157 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1650663870157 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663875646 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|Mult0\"" {  } { { "altera_mult_add_rtl.v" "Mult0" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1650663875646 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1650663875646 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663875935 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_1\|altera_mult_add_q1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 17 " "Parameter \"LPM_WIDTHA\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 17 " "Parameter \"LPM_WIDTHB\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 34 " "Parameter \"LPM_WIDTHP\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 34 " "Parameter \"LPM_WIDTHR\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663875936 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663875936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_jp01.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_jp01.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_jp01 " "Found entity 1: mult_jp01" {  } { { "db/mult_jp01.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/mult_jp01.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663876002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663876002 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\"" {  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663876028 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0 " "Instantiated megafunction \"nios_system:nios2\|nios_system_nios2_qsys:nios2_qsys\|nios_system_nios2_qsys_mult_cell:the_nios_system_nios2_qsys_mult_cell\|altera_mult_add:the_altmult_add_part_2\|altera_mult_add_s1u2:auto_generated\|altera_mult_add_rtl:altera_mult_add_rtl1\|ama_multiplier_function:multiplier_block\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1650663876028 ""}  } { { "altera_mult_add_rtl.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altera_mult_add_rtl.v" 2969 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1650663876028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_j011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_j011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_j011 " "Found entity 1: mult_j011" {  } { { "db/mult_j011.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/mult_j011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1650663876069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663876069 ""}
{ "Warning" "WSGN_USE_OPENCORE_PLUS" "" "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" { { "Warning" "WSGN_FOUND_OCP_CORE" "Nios II Processor (6AF7_00A2) " "\"Nios II Processor (6AF7_00A2)\" will use the Intel FPGA IP Evaluation Mode feature" {  } {  } 0 12190 "\"%1!s!\" will use the Intel FPGA IP Evaluation Mode feature" 0 0 "Design Software" 0 -1 1650663877874 ""}  } {  } 0 12188 "Intel FPGA IP Evaluation Mode feature is turned on for the following cores" 0 0 "Analysis & Synthesis" 0 -1 1650663877874 ""}
{ "Warning" "WSCI_OPENCORE_USER_MSG_ROOT" "" "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" { { "Warning" "WSCI_OPENCORE_USER_MSG_CORE_ROOT" "Nios II Processor " "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature Nios II Processor" { { "Warning" "WSCI_OPENCORE_USER_MSG_SUB" "The reset input will be asserted when the evaluation time expires " "The reset input will be asserted when the evaluation time expires" {  } {  } 0 265074 "%1!s!" 0 0 "Design Software" 0 -1 1650663877925 ""}  } {  } 0 265073 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature %1!s!" 0 0 "Design Software" 0 -1 1650663877925 ""}  } {  } 0 265072 "Messages from megafunction that supports Intel FPGA IP Evaluation Mode feature" 0 0 "Analysis & Synthesis" 0 -1 1650663877925 ""}
{ "Warning" "WSCI_OPENCORE_HARD_TIMEOUT_INFO" "1 hour " "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in 1 hour after device is programmed" {  } {  } 0 265069 "Megafunction that supports Intel FPGA IP Evaluation Mode feature will stop functioning in %1!s! after device is programmed" 0 0 "Analysis & Synthesis" 0 -1 1650663877925 ""}
{ "Info" "ISCI_OPENCORE_SOFT_TIMEOUT_INF_INFO" "" "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" {  } {  } 0 265071 "Evaluation period of megafunction that supports Intel FPGA IP Evaluation Mode feature can be extended indefinitely by using tethered operation" 0 0 "Analysis & Synthesis" 0 -1 1650663877925 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1650663877944 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 442 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 193 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 356 -1 0 } } { "nios_system/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 352 -1 0 } } { "nios_system/synthesis/submodules/nios_system_sdram_controller.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_sdram_controller.v" 306 -1 0 } } { "nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 5705 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 286 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 6126 -1 0 } } { "nios_system/synthesis/submodules/nios_system_jtag_uart.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_jtag_uart.v" 398 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 6158 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 194 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 1024 -1 0 } } { "nios_system/synthesis/submodules/nios_system_nios2_qsys.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_nios2_qsys.v" 6090 -1 0 } } { "nios_system/synthesis/submodules/nios_system_timer_0.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_timer_0.v" 167 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650663878143 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650663878144 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650663880455 "|ECE_178_Project_nios|DRAM_CKE"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC GND " "Pin \"VGA_SYNC\" is stuck at GND" {  } { { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 52 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1650663880455 "|ECE_178_Project_nios|VGA_SYNC"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1650663880455 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663880845 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "339 " "339 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1650663884071 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "pzdyqx:nabboc " "Timing-Driven Synthesis is running on partition \"pzdyqx:nabboc\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663884381 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 386 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1650663884697 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1650663884697 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663884880 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/output_files/ECE_178_Project_nios.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/17.1/projects/ECE_178_Project/output_files/ECE_178_Project_nios.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663885758 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1650663888191 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1650663888191 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"nios_system:nios2\|nios_system_clocks:clocks\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altpll_3lb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_clocks.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_clocks.v" 35 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 203 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1650663888477 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_video_pll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_video_pll.v" 34 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 482 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1650663888478 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"nios_system:nios2\|nios_system_video_pll:video_pll\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/db/altpll_8fb2.tdf" 27 2 0 } } { "altpll.tdf" "" { Text "d:/intelfpga_lite/17.1/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "nios_system/synthesis/submodules/altera_up_altpll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/altera_up_altpll.v" 140 0 0 } } { "nios_system/synthesis/submodules/nios_system_video_pll.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/submodules/nios_system_video_pll.v" 34 0 0 } } { "nios_system/synthesis/nios_system.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/nios_system/synthesis/nios_system.v" 482 0 0 } } { "verilog/ECE_178_Project_nios.v" "" { Text "D:/intelFPGA_lite/17.1/projects/ECE_178_Project/verilog/ECE_178_Project_nios.v" 105 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1650663888478 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8094 " "Implemented 8094 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1650663888830 ""} { "Info" "ICUT_CUT_TM_OPINS" "163 " "Implemented 163 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1650663888830 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1650663888830 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7530 " "Implemented 7530 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1650663888830 ""} { "Info" "ICUT_CUT_TM_RAMS" "320 " "Implemented 320 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1650663888830 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1650663888830 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1650663888830 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1650663888830 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 67 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 67 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5076 " "Peak virtual memory: 5076 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1650663888921 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Apr 22 14:44:48 2022 " "Processing ended: Fri Apr 22 14:44:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1650663888921 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:00 " "Elapsed time: 00:01:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1650663888921 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:13 " "Total CPU time (on all processors): 00:01:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1650663888921 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1650663888921 ""}
