// Seed: 2553057577
module module_0 (
    id_1,
    id_2
);
  output tri id_2;
  input wire id_1;
  assign id_2 = -1;
  assign id_2 = -1'b0;
  logic id_3;
  logic id_4;
endmodule
module module_1 #(
    parameter id_4 = 32'd52,
    parameter id_8 = 32'd96
) (
    id_1
);
  output wand id_1;
  tri0 id_2;
  assign id_2 = id_2;
  assign id_1.id_2 = 1;
  logic id_3;
  wire [-1 'h0 : -1] _id_4;
  wire id_5;
  logic [7:0] id_6, id_7, _id_8[-1 'd0 : 1];
  assign id_1 = -1 >> id_6;
  int id_9;
  always $clog2(id_3);
  ;
  module_0 modCall_1 (
      id_5,
      id_2
  );
  assign id_5 = id_3.id_4;
endmodule
