#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1fdfe20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fdffb0 .scope module, "tb" "tb" 3 31;
 .timescale -12 -12;
L_0x1ff08b0 .functor NOT 1, L_0x201e380, C4<0>, C4<0>, C4<0>;
L_0x201e110 .functor XOR 25, L_0x201dfd0, L_0x201e070, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x201e270 .functor XOR 25, L_0x201e110, L_0x201e1d0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x2017b40_0 .net *"_ivl_10", 24 0, L_0x201e1d0;  1 drivers
v0x2017c40_0 .net *"_ivl_12", 24 0, L_0x201e270;  1 drivers
v0x2017d20_0 .net *"_ivl_2", 24 0, L_0x201df30;  1 drivers
v0x2017de0_0 .net *"_ivl_4", 24 0, L_0x201dfd0;  1 drivers
v0x2017ec0_0 .net *"_ivl_6", 24 0, L_0x201e070;  1 drivers
v0x2017ff0_0 .net *"_ivl_8", 24 0, L_0x201e110;  1 drivers
v0x20180d0_0 .net "a", 0 0, v0x2013d30_0;  1 drivers
v0x2018170_0 .net "b", 0 0, v0x2013df0_0;  1 drivers
v0x2018210_0 .net "c", 0 0, v0x2013e90_0;  1 drivers
v0x20182b0_0 .var "clk", 0 0;
v0x2018350_0 .net "d", 0 0, v0x2013fd0_0;  1 drivers
v0x20183f0_0 .net "e", 0 0, v0x20140c0_0;  1 drivers
v0x2018490_0 .net "out_dut", 24 0, L_0x201a7f0;  1 drivers
v0x2018530_0 .net "out_ref", 24 0, L_0x1ff0f90;  1 drivers
v0x20185d0_0 .var/2u "stats1", 159 0;
v0x2018690_0 .var/2u "strobe", 0 0;
v0x2018750_0 .net "tb_match", 0 0, L_0x201e380;  1 drivers
v0x2018810_0 .net "tb_mismatch", 0 0, L_0x1ff08b0;  1 drivers
L_0x201df30 .concat [ 25 0 0 0], L_0x1ff0f90;
L_0x201dfd0 .concat [ 25 0 0 0], L_0x1ff0f90;
L_0x201e070 .concat [ 25 0 0 0], L_0x201a7f0;
L_0x201e1d0 .concat [ 25 0 0 0], L_0x1ff0f90;
L_0x201e380 .cmp/eeq 25, L_0x201df30, L_0x201e270;
S_0x1fe0140 .scope module, "good1" "reference_module" 3 78, 3 4 0, S_0x1fdffb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x1fe08c0 .functor NOT 25, L_0x2019350, C4<0000000000000000000000000>, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
L_0x1ff0f90 .functor XOR 25, L_0x1fe08c0, L_0x20194a0, C4<0000000000000000000000000>, C4<0000000000000000000000000>;
v0x1fed620_0 .net *"_ivl_0", 4 0, L_0x20188f0;  1 drivers
v0x1fedf20_0 .net *"_ivl_10", 24 0, L_0x2019350;  1 drivers
v0x1fee820_0 .net *"_ivl_12", 24 0, L_0x1fe08c0;  1 drivers
v0x2013080_0 .net *"_ivl_14", 24 0, L_0x20194a0;  1 drivers
v0x2013160_0 .net *"_ivl_2", 4 0, L_0x2018aa0;  1 drivers
v0x2013290_0 .net *"_ivl_4", 4 0, L_0x2018cc0;  1 drivers
v0x2013370_0 .net *"_ivl_6", 4 0, L_0x2018ee0;  1 drivers
v0x2013450_0 .net *"_ivl_8", 4 0, L_0x2019130;  1 drivers
v0x2013530_0 .net "a", 0 0, v0x2013d30_0;  alias, 1 drivers
v0x20135f0_0 .net "b", 0 0, v0x2013df0_0;  alias, 1 drivers
v0x20136b0_0 .net "c", 0 0, v0x2013e90_0;  alias, 1 drivers
v0x2013770_0 .net "d", 0 0, v0x2013fd0_0;  alias, 1 drivers
v0x2013830_0 .net "e", 0 0, v0x20140c0_0;  alias, 1 drivers
v0x20138f0_0 .net "out", 24 0, L_0x1ff0f90;  alias, 1 drivers
LS_0x20188f0_0_0 .concat [ 1 1 1 1], v0x2013d30_0, v0x2013d30_0, v0x2013d30_0, v0x2013d30_0;
LS_0x20188f0_0_4 .concat [ 1 0 0 0], v0x2013d30_0;
L_0x20188f0 .concat [ 4 1 0 0], LS_0x20188f0_0_0, LS_0x20188f0_0_4;
LS_0x2018aa0_0_0 .concat [ 1 1 1 1], v0x2013df0_0, v0x2013df0_0, v0x2013df0_0, v0x2013df0_0;
LS_0x2018aa0_0_4 .concat [ 1 0 0 0], v0x2013df0_0;
L_0x2018aa0 .concat [ 4 1 0 0], LS_0x2018aa0_0_0, LS_0x2018aa0_0_4;
LS_0x2018cc0_0_0 .concat [ 1 1 1 1], v0x2013e90_0, v0x2013e90_0, v0x2013e90_0, v0x2013e90_0;
LS_0x2018cc0_0_4 .concat [ 1 0 0 0], v0x2013e90_0;
L_0x2018cc0 .concat [ 4 1 0 0], LS_0x2018cc0_0_0, LS_0x2018cc0_0_4;
LS_0x2018ee0_0_0 .concat [ 1 1 1 1], v0x2013fd0_0, v0x2013fd0_0, v0x2013fd0_0, v0x2013fd0_0;
LS_0x2018ee0_0_4 .concat [ 1 0 0 0], v0x2013fd0_0;
L_0x2018ee0 .concat [ 4 1 0 0], LS_0x2018ee0_0_0, LS_0x2018ee0_0_4;
LS_0x2019130_0_0 .concat [ 1 1 1 1], v0x20140c0_0, v0x20140c0_0, v0x20140c0_0, v0x20140c0_0;
LS_0x2019130_0_4 .concat [ 1 0 0 0], v0x20140c0_0;
L_0x2019130 .concat [ 4 1 0 0], LS_0x2019130_0_0, LS_0x2019130_0_4;
LS_0x2019350_0_0 .concat [ 5 5 5 5], L_0x2019130, L_0x2018ee0, L_0x2018cc0, L_0x2018aa0;
LS_0x2019350_0_4 .concat [ 5 0 0 0], L_0x20188f0;
L_0x2019350 .concat [ 20 5 0 0], LS_0x2019350_0_0, LS_0x2019350_0_4;
LS_0x20194a0_0_0 .concat [ 1 1 1 1], v0x20140c0_0, v0x2013fd0_0, v0x2013e90_0, v0x2013df0_0;
LS_0x20194a0_0_4 .concat [ 1 1 1 1], v0x2013d30_0, v0x20140c0_0, v0x2013fd0_0, v0x2013e90_0;
LS_0x20194a0_0_8 .concat [ 1 1 1 1], v0x2013df0_0, v0x2013d30_0, v0x20140c0_0, v0x2013fd0_0;
LS_0x20194a0_0_12 .concat [ 1 1 1 1], v0x2013e90_0, v0x2013df0_0, v0x2013d30_0, v0x20140c0_0;
LS_0x20194a0_0_16 .concat [ 1 1 1 1], v0x2013fd0_0, v0x2013e90_0, v0x2013df0_0, v0x2013d30_0;
LS_0x20194a0_0_20 .concat [ 1 1 1 1], v0x20140c0_0, v0x2013fd0_0, v0x2013e90_0, v0x2013df0_0;
LS_0x20194a0_0_24 .concat [ 1 0 0 0], v0x2013d30_0;
LS_0x20194a0_1_0 .concat [ 4 4 4 4], LS_0x20194a0_0_0, LS_0x20194a0_0_4, LS_0x20194a0_0_8, LS_0x20194a0_0_12;
LS_0x20194a0_1_4 .concat [ 4 4 1 0], LS_0x20194a0_0_16, LS_0x20194a0_0_20, LS_0x20194a0_0_24;
L_0x20194a0 .concat [ 16 9 0 0], LS_0x20194a0_1_0, LS_0x20194a0_1_4;
S_0x2013a90 .scope module, "stim1" "stimulus_gen" 3 70, 3 18 0, S_0x1fdffb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 1 "e";
v0x2013d30_0 .var "a", 0 0;
v0x2013df0_0 .var "b", 0 0;
v0x2013e90_0 .var "c", 0 0;
v0x2013f30_0 .net "clk", 0 0, v0x20182b0_0;  1 drivers
v0x2013fd0_0 .var "d", 0 0;
v0x20140c0_0 .var "e", 0 0;
E_0x1fdcda0/0 .event negedge, v0x2013f30_0;
E_0x1fdcda0/1 .event posedge, v0x2013f30_0;
E_0x1fdcda0 .event/or E_0x1fdcda0/0, E_0x1fdcda0/1;
S_0x2014180 .scope module, "top_module1" "top_module" 3 86, 4 1 0, S_0x1fdffb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /INPUT 1 "e";
    .port_info 5 /OUTPUT 25 "out";
L_0x2019710 .functor NOT 1, v0x2013d30_0, C4<0>, C4<0>, C4<0>;
L_0x2019780 .functor XOR 1, L_0x2019710, v0x2013d30_0, C4<0>, C4<0>;
L_0x2019840 .functor NOT 1, v0x2013d30_0, C4<0>, C4<0>, C4<0>;
L_0x2019ac0 .functor XOR 1, L_0x2019840, v0x2013df0_0, C4<0>, C4<0>;
L_0x2019b80 .functor NOT 1, v0x2013d30_0, C4<0>, C4<0>, C4<0>;
L_0x2019bf0 .functor XOR 1, L_0x2019b80, v0x2013e90_0, C4<0>, C4<0>;
L_0x2019cf0 .functor NOT 1, v0x2013d30_0, C4<0>, C4<0>, C4<0>;
L_0x2019d60 .functor XOR 1, L_0x2019cf0, v0x2013fd0_0, C4<0>, C4<0>;
L_0x2019e70 .functor NOT 1, v0x2013d30_0, C4<0>, C4<0>, C4<0>;
L_0x2019ee0 .functor XOR 1, L_0x2019e70, v0x20140c0_0, C4<0>, C4<0>;
L_0x201a000 .functor NOT 1, v0x2013df0_0, C4<0>, C4<0>, C4<0>;
L_0x201a070 .functor XOR 1, L_0x201a000, v0x2013d30_0, C4<0>, C4<0>;
L_0x201a150 .functor NOT 1, v0x2013df0_0, C4<0>, C4<0>, C4<0>;
L_0x201a3d0 .functor XOR 1, L_0x201a150, v0x2013df0_0, C4<0>, C4<0>;
L_0x201a0e0 .functor NOT 1, v0x2013df0_0, C4<0>, C4<0>, C4<0>;
L_0x201a510 .functor XOR 1, L_0x201a0e0, v0x2013e90_0, C4<0>, C4<0>;
L_0x201a690 .functor NOT 1, v0x2013df0_0, C4<0>, C4<0>, C4<0>;
L_0x201a700 .functor XOR 1, L_0x201a690, v0x2013fd0_0, C4<0>, C4<0>;
L_0x201a890 .functor NOT 1, v0x2013df0_0, C4<0>, C4<0>, C4<0>;
L_0x201a900 .functor XOR 1, L_0x201a890, v0x20140c0_0, C4<0>, C4<0>;
L_0x201aaa0 .functor NOT 1, v0x2013e90_0, C4<0>, C4<0>, C4<0>;
L_0x201ad20 .functor XOR 1, L_0x201aaa0, v0x2013d30_0, C4<0>, C4<0>;
L_0x201aed0 .functor NOT 1, v0x2013e90_0, C4<0>, C4<0>, C4<0>;
L_0x201af40 .functor XOR 1, L_0x201aed0, v0x2013df0_0, C4<0>, C4<0>;
L_0x201b100 .functor NOT 1, v0x2013e90_0, C4<0>, C4<0>, C4<0>;
L_0x201b170 .functor XOR 1, L_0x201b100, v0x2013e90_0, C4<0>, C4<0>;
L_0x201b340 .functor NOT 1, v0x2013e90_0, C4<0>, C4<0>, C4<0>;
L_0x201b3b0 .functor XOR 1, L_0x201b340, v0x2013fd0_0, C4<0>, C4<0>;
L_0x201b7a0 .functor NOT 1, v0x2013e90_0, C4<0>, C4<0>, C4<0>;
L_0x201b810 .functor XOR 1, L_0x201b7a0, v0x20140c0_0, C4<0>, C4<0>;
L_0x201bc10 .functor NOT 1, v0x2013fd0_0, C4<0>, C4<0>, C4<0>;
L_0x201bc80 .functor XOR 1, L_0x201bc10, v0x2013d30_0, C4<0>, C4<0>;
L_0x201be80 .functor NOT 1, v0x2013fd0_0, C4<0>, C4<0>, C4<0>;
L_0x201bef0 .functor XOR 1, L_0x201be80, v0x2013df0_0, C4<0>, C4<0>;
L_0x201c100 .functor NOT 1, v0x2013fd0_0, C4<0>, C4<0>, C4<0>;
L_0x201c170 .functor XOR 1, L_0x201c100, v0x2013e90_0, C4<0>, C4<0>;
L_0x201c390 .functor NOT 1, v0x2013fd0_0, C4<0>, C4<0>, C4<0>;
L_0x201c400 .functor XOR 1, L_0x201c390, v0x2013fd0_0, C4<0>, C4<0>;
L_0x201c630 .functor NOT 1, v0x2013fd0_0, C4<0>, C4<0>, C4<0>;
L_0x201c6a0 .functor XOR 1, L_0x201c630, v0x20140c0_0, C4<0>, C4<0>;
L_0x201c8e0 .functor NOT 1, v0x20140c0_0, C4<0>, C4<0>, C4<0>;
L_0x201c950 .functor XOR 1, L_0x201c8e0, v0x2013d30_0, C4<0>, C4<0>;
L_0x201cba0 .functor NOT 1, v0x20140c0_0, C4<0>, C4<0>, C4<0>;
L_0x201cc10 .functor XOR 1, L_0x201cba0, v0x2013df0_0, C4<0>, C4<0>;
L_0x201ce70 .functor NOT 1, v0x20140c0_0, C4<0>, C4<0>, C4<0>;
L_0x201cee0 .functor XOR 1, L_0x201ce70, v0x2013e90_0, C4<0>, C4<0>;
L_0x201d150 .functor NOT 1, v0x20140c0_0, C4<0>, C4<0>, C4<0>;
L_0x201d1c0 .functor XOR 1, L_0x201d150, v0x2013fd0_0, C4<0>, C4<0>;
L_0x201dc10 .functor NOT 1, v0x20140c0_0, C4<0>, C4<0>, C4<0>;
L_0x201dc80 .functor XOR 1, L_0x201dc10, v0x20140c0_0, C4<0>, C4<0>;
v0x2014460_0 .net *"_ivl_10", 0 0, L_0x2019ac0;  1 drivers
v0x2014540_0 .net *"_ivl_100", 0 0, L_0x201bef0;  1 drivers
v0x2014620_0 .net *"_ivl_104", 0 0, L_0x201c100;  1 drivers
v0x2014710_0 .net *"_ivl_106", 0 0, L_0x201c170;  1 drivers
v0x20147f0_0 .net *"_ivl_110", 0 0, L_0x201c390;  1 drivers
v0x2014920_0 .net *"_ivl_112", 0 0, L_0x201c400;  1 drivers
v0x2014a00_0 .net *"_ivl_116", 0 0, L_0x201c630;  1 drivers
v0x2014ae0_0 .net *"_ivl_118", 0 0, L_0x201c6a0;  1 drivers
v0x2014bc0_0 .net *"_ivl_122", 0 0, L_0x201c8e0;  1 drivers
v0x2014d30_0 .net *"_ivl_124", 0 0, L_0x201c950;  1 drivers
v0x2014e10_0 .net *"_ivl_128", 0 0, L_0x201cba0;  1 drivers
v0x2014ef0_0 .net *"_ivl_130", 0 0, L_0x201cc10;  1 drivers
v0x2014fd0_0 .net *"_ivl_134", 0 0, L_0x201ce70;  1 drivers
v0x20150b0_0 .net *"_ivl_136", 0 0, L_0x201cee0;  1 drivers
v0x2015190_0 .net *"_ivl_14", 0 0, L_0x2019b80;  1 drivers
v0x2015270_0 .net *"_ivl_140", 0 0, L_0x201d150;  1 drivers
v0x2015350_0 .net *"_ivl_142", 0 0, L_0x201d1c0;  1 drivers
v0x2015430_0 .net *"_ivl_147", 0 0, L_0x201dc10;  1 drivers
v0x2015510_0 .net *"_ivl_149", 0 0, L_0x201dc80;  1 drivers
v0x20155f0_0 .net *"_ivl_16", 0 0, L_0x2019bf0;  1 drivers
v0x20156d0_0 .net *"_ivl_2", 0 0, L_0x2019710;  1 drivers
v0x20157b0_0 .net *"_ivl_20", 0 0, L_0x2019cf0;  1 drivers
v0x2015890_0 .net *"_ivl_22", 0 0, L_0x2019d60;  1 drivers
v0x2015970_0 .net *"_ivl_26", 0 0, L_0x2019e70;  1 drivers
v0x2015a50_0 .net *"_ivl_28", 0 0, L_0x2019ee0;  1 drivers
v0x2015b30_0 .net *"_ivl_32", 0 0, L_0x201a000;  1 drivers
v0x2015c10_0 .net *"_ivl_34", 0 0, L_0x201a070;  1 drivers
v0x2015cf0_0 .net *"_ivl_38", 0 0, L_0x201a150;  1 drivers
v0x2015dd0_0 .net *"_ivl_4", 0 0, L_0x2019780;  1 drivers
v0x2015eb0_0 .net *"_ivl_40", 0 0, L_0x201a3d0;  1 drivers
v0x2015f90_0 .net *"_ivl_44", 0 0, L_0x201a0e0;  1 drivers
v0x2016070_0 .net *"_ivl_46", 0 0, L_0x201a510;  1 drivers
v0x2016150_0 .net *"_ivl_50", 0 0, L_0x201a690;  1 drivers
v0x2016440_0 .net *"_ivl_52", 0 0, L_0x201a700;  1 drivers
v0x2016520_0 .net *"_ivl_56", 0 0, L_0x201a890;  1 drivers
v0x2016600_0 .net *"_ivl_58", 0 0, L_0x201a900;  1 drivers
v0x20166e0_0 .net *"_ivl_62", 0 0, L_0x201aaa0;  1 drivers
v0x20167c0_0 .net *"_ivl_64", 0 0, L_0x201ad20;  1 drivers
v0x20168a0_0 .net *"_ivl_68", 0 0, L_0x201aed0;  1 drivers
v0x2016980_0 .net *"_ivl_70", 0 0, L_0x201af40;  1 drivers
v0x2016a60_0 .net *"_ivl_74", 0 0, L_0x201b100;  1 drivers
v0x2016b40_0 .net *"_ivl_76", 0 0, L_0x201b170;  1 drivers
v0x2016c20_0 .net *"_ivl_8", 0 0, L_0x2019840;  1 drivers
v0x2016d00_0 .net *"_ivl_80", 0 0, L_0x201b340;  1 drivers
v0x2016de0_0 .net *"_ivl_82", 0 0, L_0x201b3b0;  1 drivers
v0x2016ec0_0 .net *"_ivl_86", 0 0, L_0x201b7a0;  1 drivers
v0x2016fa0_0 .net *"_ivl_88", 0 0, L_0x201b810;  1 drivers
v0x2017080_0 .net *"_ivl_92", 0 0, L_0x201bc10;  1 drivers
v0x2017160_0 .net *"_ivl_94", 0 0, L_0x201bc80;  1 drivers
v0x2017240_0 .net *"_ivl_98", 0 0, L_0x201be80;  1 drivers
v0x2017320_0 .net "a", 0 0, v0x2013d30_0;  alias, 1 drivers
v0x20173c0_0 .net "b", 0 0, v0x2013df0_0;  alias, 1 drivers
v0x20174b0_0 .net "c", 0 0, v0x2013e90_0;  alias, 1 drivers
v0x20175a0_0 .net "d", 0 0, v0x2013fd0_0;  alias, 1 drivers
v0x2017690_0 .net "e", 0 0, v0x20140c0_0;  alias, 1 drivers
v0x2017780_0 .net "out", 24 0, L_0x201a7f0;  alias, 1 drivers
LS_0x201a7f0_0_0 .concat8 [ 1 1 1 1], L_0x201dc80, L_0x201d1c0, L_0x201cee0, L_0x201cc10;
LS_0x201a7f0_0_4 .concat8 [ 1 1 1 1], L_0x201c950, L_0x201c6a0, L_0x201c400, L_0x201c170;
LS_0x201a7f0_0_8 .concat8 [ 1 1 1 1], L_0x201bef0, L_0x201bc80, L_0x201b810, L_0x201b3b0;
LS_0x201a7f0_0_12 .concat8 [ 1 1 1 1], L_0x201b170, L_0x201af40, L_0x201ad20, L_0x201a900;
LS_0x201a7f0_0_16 .concat8 [ 1 1 1 1], L_0x201a700, L_0x201a510, L_0x201a3d0, L_0x201a070;
LS_0x201a7f0_0_20 .concat8 [ 1 1 1 1], L_0x2019ee0, L_0x2019d60, L_0x2019bf0, L_0x2019ac0;
LS_0x201a7f0_0_24 .concat8 [ 1 0 0 0], L_0x2019780;
LS_0x201a7f0_1_0 .concat8 [ 4 4 4 4], LS_0x201a7f0_0_0, LS_0x201a7f0_0_4, LS_0x201a7f0_0_8, LS_0x201a7f0_0_12;
LS_0x201a7f0_1_4 .concat8 [ 4 4 1 0], LS_0x201a7f0_0_16, LS_0x201a7f0_0_20, LS_0x201a7f0_0_24;
L_0x201a7f0 .concat8 [ 16 9 0 0], LS_0x201a7f0_1_0, LS_0x201a7f0_1_4;
S_0x2017920 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 96, 3 96 0, S_0x1fdffb0;
 .timescale -12 -12;
E_0x1fdc990 .event anyedge, v0x2018690_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2018690_0;
    %nor/r;
    %assign/vec4 v0x2018690_0, 0;
    %wait E_0x1fdc990;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2013a90;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fdcda0;
    %vpi_func 3 25 "$random" 32 {0 0 0};
    %pad/s 5;
    %split/vec4 1;
    %assign/vec4 v0x20140c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013fd0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2013df0_0, 0;
    %assign/vec4 v0x2013d30_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 26 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1fdffb0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20182b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2018690_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x1fdffb0;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x20182b0_0;
    %inv;
    %store/vec4 v0x20182b0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x1fdffb0;
T_4 ;
    %vpi_call/w 3 62 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 63 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2013f30_0, v0x2018810_0, v0x20180d0_0, v0x2018170_0, v0x2018210_0, v0x2018350_0, v0x20183f0_0, v0x2018530_0, v0x2018490_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x1fdffb0;
T_5 ;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 105 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_5.1 ;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 108 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 109 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 110 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x1fdffb0;
T_6 ;
    %wait E_0x1fdcda0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20185d0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20185d0_0, 4, 32;
    %load/vec4 v0x2018750_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 121 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20185d0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20185d0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20185d0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x2018530_0;
    %load/vec4 v0x2018530_0;
    %load/vec4 v0x2018490_0;
    %xor;
    %load/vec4 v0x2018530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 125 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20185d0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x20185d0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20185d0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vector5/vector5_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/human/vector5/iter0/response14/top_module.sv";
