
CPU2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00007768  00080000  00080000  00010000  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .ARM.exidx    00000008  00087768  00087768  00017768  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  2 .relocate     00000914  20070000  00087770  00020000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  3 .bss          000005e0  20070914  00088084  00020914  2**2
                  ALLOC
  4 .stack        00002004  20070ef4  00088664  00020914  2**0
                  ALLOC
  5 .ARM.attributes 00000029  00000000  00000000  00020914  2**0
                  CONTENTS, READONLY
  6 .comment      00000059  00000000  00000000  0002093d  2**0
                  CONTENTS, READONLY
  7 .debug_info   000199fd  00000000  00000000  00020996  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00003939  00000000  00000000  0003a393  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_loc    000082be  00000000  00000000  0003dccc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_aranges 00000f30  00000000  00000000  00045f8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000d80  00000000  00000000  00046eba  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_macro  0001d7cd  00000000  00000000  00047c3a  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_line   0001b863  00000000  00000000  00065407  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    00063b5c  00000000  00000000  00080c6a  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_frame  00004900  00000000  00000000  000e47c8  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00080000 <_sfixed>:
   80000:	20072ef8 	.word	0x20072ef8
   80004:	00083fc5 	.word	0x00083fc5
   80008:	00083fbd 	.word	0x00083fbd
   8000c:	00083fbd 	.word	0x00083fbd
   80010:	00083fbd 	.word	0x00083fbd
   80014:	00083fbd 	.word	0x00083fbd
   80018:	00083fbd 	.word	0x00083fbd
	...
   8002c:	00083fbd 	.word	0x00083fbd
   80030:	00083fbd 	.word	0x00083fbd
   80034:	00000000 	.word	0x00000000
   80038:	00083fbd 	.word	0x00083fbd
   8003c:	00083fbd 	.word	0x00083fbd
   80040:	00083fbd 	.word	0x00083fbd
   80044:	00083fbd 	.word	0x00083fbd
   80048:	00083fbd 	.word	0x00083fbd
   8004c:	00083fbd 	.word	0x00083fbd
   80050:	00083fbd 	.word	0x00083fbd
   80054:	00083fbd 	.word	0x00083fbd
   80058:	00083fbd 	.word	0x00083fbd
   8005c:	00083fbd 	.word	0x00083fbd
   80060:	00083fbd 	.word	0x00083fbd
   80064:	00083fbd 	.word	0x00083fbd
   80068:	00000000 	.word	0x00000000
   8006c:	00083c41 	.word	0x00083c41
   80070:	00083c59 	.word	0x00083c59
   80074:	00083c71 	.word	0x00083c71
   80078:	00083c89 	.word	0x00083c89
	...
   80084:	00083fbd 	.word	0x00083fbd
   80088:	00083fbd 	.word	0x00083fbd
   8008c:	00083fbd 	.word	0x00083fbd
   80090:	00083fbd 	.word	0x00083fbd
   80094:	00083fbd 	.word	0x00083fbd
   80098:	00083fbd 	.word	0x00083fbd
   8009c:	00083fbd 	.word	0x00083fbd
   800a0:	00083fbd 	.word	0x00083fbd
   800a4:	00000000 	.word	0x00000000
   800a8:	00083fbd 	.word	0x00083fbd
   800ac:	00081539 	.word	0x00081539
   800b0:	000815c9 	.word	0x000815c9
   800b4:	00081699 	.word	0x00081699
   800b8:	00083fbd 	.word	0x00083fbd
   800bc:	00083fbd 	.word	0x00083fbd
   800c0:	00083fbd 	.word	0x00083fbd
   800c4:	000816c1 	.word	0x000816c1
   800c8:	00083fbd 	.word	0x00083fbd
   800cc:	00083fbd 	.word	0x00083fbd
   800d0:	00083fbd 	.word	0x00083fbd
   800d4:	00083fbd 	.word	0x00083fbd
   800d8:	00083fbd 	.word	0x00083fbd
   800dc:	00083fbd 	.word	0x00083fbd
   800e0:	00083fbd 	.word	0x00083fbd
   800e4:	00083fbd 	.word	0x00083fbd
   800e8:	00083fbd 	.word	0x00083fbd
   800ec:	000802a1 	.word	0x000802a1
   800f0:	00083fbd 	.word	0x00083fbd

000800f4 <__do_global_dtors_aux>:
   800f4:	b510      	push	{r4, lr}
   800f6:	4c05      	ldr	r4, [pc, #20]	; (8010c <__do_global_dtors_aux+0x18>)
   800f8:	7823      	ldrb	r3, [r4, #0]
   800fa:	b933      	cbnz	r3, 8010a <__do_global_dtors_aux+0x16>
   800fc:	4b04      	ldr	r3, [pc, #16]	; (80110 <__do_global_dtors_aux+0x1c>)
   800fe:	b113      	cbz	r3, 80106 <__do_global_dtors_aux+0x12>
   80100:	4804      	ldr	r0, [pc, #16]	; (80114 <__do_global_dtors_aux+0x20>)
   80102:	f3af 8000 	nop.w
   80106:	2301      	movs	r3, #1
   80108:	7023      	strb	r3, [r4, #0]
   8010a:	bd10      	pop	{r4, pc}
   8010c:	20070914 	.word	0x20070914
   80110:	00000000 	.word	0x00000000
   80114:	00087770 	.word	0x00087770

00080118 <frame_dummy>:
   80118:	4b08      	ldr	r3, [pc, #32]	; (8013c <frame_dummy+0x24>)
   8011a:	b510      	push	{r4, lr}
   8011c:	b11b      	cbz	r3, 80126 <frame_dummy+0xe>
   8011e:	4908      	ldr	r1, [pc, #32]	; (80140 <frame_dummy+0x28>)
   80120:	4808      	ldr	r0, [pc, #32]	; (80144 <frame_dummy+0x2c>)
   80122:	f3af 8000 	nop.w
   80126:	4808      	ldr	r0, [pc, #32]	; (80148 <frame_dummy+0x30>)
   80128:	6803      	ldr	r3, [r0, #0]
   8012a:	b903      	cbnz	r3, 8012e <frame_dummy+0x16>
   8012c:	bd10      	pop	{r4, pc}
   8012e:	4b07      	ldr	r3, [pc, #28]	; (8014c <frame_dummy+0x34>)
   80130:	2b00      	cmp	r3, #0
   80132:	d0fb      	beq.n	8012c <frame_dummy+0x14>
   80134:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   80138:	4718      	bx	r3
   8013a:	bf00      	nop
   8013c:	00000000 	.word	0x00000000
   80140:	20070918 	.word	0x20070918
   80144:	00087770 	.word	0x00087770
   80148:	00087770 	.word	0x00087770
   8014c:	00000000 	.word	0x00000000

00080150 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   80150:	b580      	push	{r7, lr}
   80152:	b082      	sub	sp, #8
   80154:	af00      	add	r7, sp, #0
   80156:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   80158:	6878      	ldr	r0, [r7, #4]
   8015a:	4b03      	ldr	r3, [pc, #12]	; (80168 <sysclk_enable_peripheral_clock+0x18>)
   8015c:	4798      	blx	r3
}
   8015e:	bf00      	nop
   80160:	3708      	adds	r7, #8
   80162:	46bd      	mov	sp, r7
   80164:	bd80      	pop	{r7, pc}
   80166:	bf00      	nop
   80168:	00083f05 	.word	0x00083f05

0008016c <spi_enable_clock>:
 * \brief Enable SPI clock.
 *
 * \param p_spi Pointer to an SPI instance.
 */
void spi_enable_clock(Spi *p_spi)
{
   8016c:	b580      	push	{r7, lr}
   8016e:	b082      	sub	sp, #8
   80170:	af00      	add	r7, sp, #0
   80172:	6078      	str	r0, [r7, #4]
#if (SAM4S || SAM3S || SAM3N || SAM3U || SAM4E || SAM4N || SAMG)
	UNUSED(p_spi);
	sysclk_enable_peripheral_clock(ID_SPI);
#elif (SAM3XA || SAM4C || SAM4CP || SAM4CM)
	if (p_spi == SPI0) {
   80174:	687b      	ldr	r3, [r7, #4]
   80176:	4a05      	ldr	r2, [pc, #20]	; (8018c <spi_enable_clock+0x20>)
   80178:	4293      	cmp	r3, r2
   8017a:	d102      	bne.n	80182 <spi_enable_clock+0x16>
		sysclk_enable_peripheral_clock(ID_SPI0);
   8017c:	2018      	movs	r0, #24
   8017e:	4b04      	ldr	r3, [pc, #16]	; (80190 <spi_enable_clock+0x24>)
   80180:	4798      	blx	r3
	}
	#endif
#elif SAM4L
	sysclk_enable_peripheral_clock(p_spi);
#endif
}
   80182:	bf00      	nop
   80184:	3708      	adds	r7, #8
   80186:	46bd      	mov	sp, r7
   80188:	bd80      	pop	{r7, pc}
   8018a:	bf00      	nop
   8018c:	40008000 	.word	0x40008000
   80190:	00080151 	.word	0x00080151

00080194 <CPU2_D_INIT_CLOCK>:
 *  Author: wid7
 */ 
#include "CLOCK.h"

void CPU2_D_INIT_CLOCK()
{
   80194:	b580      	push	{r7, lr}
   80196:	af00      	add	r7, sp, #0
	sysclk_init();
   80198:	4b07      	ldr	r3, [pc, #28]	; (801b8 <CPU2_D_INIT_CLOCK+0x24>)
   8019a:	4798      	blx	r3
	PMC->PMC_WPMR  = 0x504D4300;
   8019c:	4b07      	ldr	r3, [pc, #28]	; (801bc <CPU2_D_INIT_CLOCK+0x28>)
   8019e:	4a08      	ldr	r2, [pc, #32]	; (801c0 <CPU2_D_INIT_CLOCK+0x2c>)
   801a0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PMC->PMC_PCER0 = 0xF8407900;
   801a4:	4b05      	ldr	r3, [pc, #20]	; (801bc <CPU2_D_INIT_CLOCK+0x28>)
   801a6:	4a07      	ldr	r2, [pc, #28]	; (801c4 <CPU2_D_INIT_CLOCK+0x30>)
   801a8:	611a      	str	r2, [r3, #16]
	PMC->PMC_PCER1 = 0x0000083F;
   801aa:	4b04      	ldr	r3, [pc, #16]	; (801bc <CPU2_D_INIT_CLOCK+0x28>)
   801ac:	f640 023f 	movw	r2, #2111	; 0x83f
   801b0:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
   801b4:	bf00      	nop
   801b6:	bd80      	pop	{r7, pc}
   801b8:	00083649 	.word	0x00083649
   801bc:	400e0600 	.word	0x400e0600
   801c0:	504d4300 	.word	0x504d4300
   801c4:	f8407900 	.word	0xf8407900

000801c8 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   801c8:	b480      	push	{r7}
   801ca:	b083      	sub	sp, #12
   801cc:	af00      	add	r7, sp, #0
   801ce:	4603      	mov	r3, r0
   801d0:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   801d2:	4908      	ldr	r1, [pc, #32]	; (801f4 <NVIC_EnableIRQ+0x2c>)
   801d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
   801d8:	095b      	lsrs	r3, r3, #5
   801da:	79fa      	ldrb	r2, [r7, #7]
   801dc:	f002 021f 	and.w	r2, r2, #31
   801e0:	2001      	movs	r0, #1
   801e2:	fa00 f202 	lsl.w	r2, r0, r2
   801e6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   801ea:	bf00      	nop
   801ec:	370c      	adds	r7, #12
   801ee:	46bd      	mov	sp, r7
   801f0:	bc80      	pop	{r7}
   801f2:	4770      	bx	lr
   801f4:	e000e100 	.word	0xe000e100

000801f8 <ioport_set_pin_level>:
 *
 * \param pin IOPORT pin to configure
 * \param level Logical value of the pin
 */
static inline void ioport_set_pin_level(ioport_pin_t pin, bool level)
{
   801f8:	b480      	push	{r7}
   801fa:	b08b      	sub	sp, #44	; 0x2c
   801fc:	af00      	add	r7, sp, #0
   801fe:	6078      	str	r0, [r7, #4]
   80200:	460b      	mov	r3, r1
   80202:	70fb      	strb	r3, [r7, #3]
   80204:	687b      	ldr	r3, [r7, #4]
   80206:	627b      	str	r3, [r7, #36]	; 0x24
   80208:	78fb      	ldrb	r3, [r7, #3]
   8020a:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
   8020e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80210:	61fb      	str	r3, [r7, #28]
   80212:	69fb      	ldr	r3, [r7, #28]
   80214:	61bb      	str	r3, [r7, #24]
typedef uint32_t ioport_port_t;
typedef uint32_t ioport_port_mask_t;

__always_inline static ioport_port_t arch_ioport_pin_to_port_id(ioport_pin_t pin)
{
	return pin >> 5;
   80216:	69bb      	ldr	r3, [r7, #24]
   80218:	095b      	lsrs	r3, r3, #5
   8021a:	617b      	str	r3, [r7, #20]
}

__always_inline static Pio *arch_ioport_port_to_base(ioport_port_t port)
{
	return (Pio *)((uintptr_t)IOPORT_BASE_ADDRESS +
   8021c:	697b      	ldr	r3, [r7, #20]
   8021e:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   80222:	f203 7307 	addw	r3, r3, #1799	; 0x707
   80226:	025b      	lsls	r3, r3, #9
}

__always_inline static void arch_ioport_set_pin_level(ioport_pin_t pin,
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);
   80228:	613b      	str	r3, [r7, #16]

	if (level) {
   8022a:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
   8022e:	2b00      	cmp	r3, #0
   80230:	d009      	beq.n	80246 <ioport_set_pin_level+0x4e>
   80232:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80234:	60fb      	str	r3, [r7, #12]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   80236:	68fb      	ldr	r3, [r7, #12]
   80238:	f003 031f 	and.w	r3, r3, #31
   8023c:	2201      	movs	r2, #1
   8023e:	409a      	lsls	r2, r3
		bool level)
{
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
   80240:	693b      	ldr	r3, [r7, #16]
   80242:	631a      	str	r2, [r3, #48]	; 0x30
	arch_ioport_set_pin_level(pin, level);
}
   80244:	e008      	b.n	80258 <ioport_set_pin_level+0x60>
   80246:	6a7b      	ldr	r3, [r7, #36]	; 0x24
   80248:	60bb      	str	r3, [r7, #8]
	return arch_ioport_port_to_base(arch_ioport_pin_to_port_id(pin));
}

__always_inline static ioport_port_mask_t arch_ioport_pin_to_mask(ioport_pin_t pin)
{
	return 1U << (pin & 0x1F);
   8024a:	68bb      	ldr	r3, [r7, #8]
   8024c:	f003 031f 	and.w	r3, r3, #31
   80250:	2201      	movs	r2, #1
   80252:	409a      	lsls	r2, r3
	Pio *base = arch_ioport_pin_to_base(pin);

	if (level) {
		base->PIO_SODR = arch_ioport_pin_to_mask(pin);
	} else {
		base->PIO_CODR = arch_ioport_pin_to_mask(pin);
   80254:	693b      	ldr	r3, [r7, #16]
   80256:	635a      	str	r2, [r3, #52]	; 0x34
   80258:	bf00      	nop
   8025a:	372c      	adds	r7, #44	; 0x2c
   8025c:	46bd      	mov	sp, r7
   8025e:	bc80      	pop	{r7}
   80260:	4770      	bx	lr
   80262:	bf00      	nop

00080264 <sn65hvda540_set_en>:
uint32_t bp_speed;

DD_Sensor_status_type sensor_data;
     
void sn65hvda540_set_en(sn65hvda540_ctrl_t *p_component, uint32_t pin_idx)
{
   80264:	b480      	push	{r7}
   80266:	b083      	sub	sp, #12
   80268:	af00      	add	r7, sp, #0
   8026a:	6078      	str	r0, [r7, #4]
   8026c:	6039      	str	r1, [r7, #0]
	p_component->pio_en_idx = pin_idx;
   8026e:	687b      	ldr	r3, [r7, #4]
   80270:	683a      	ldr	r2, [r7, #0]
   80272:	601a      	str	r2, [r3, #0]
}
   80274:	bf00      	nop
   80276:	370c      	adds	r7, #12
   80278:	46bd      	mov	sp, r7
   8027a:	bc80      	pop	{r7}
   8027c:	4770      	bx	lr
   8027e:	bf00      	nop

00080280 <sn65hvda540_normal_mode>:

void sn65hvda540_normal_mode(sn65hvda540_ctrl_t *p_component)
{
   80280:	b580      	push	{r7, lr}
   80282:	b082      	sub	sp, #8
   80284:	af00      	add	r7, sp, #0
   80286:	6078      	str	r0, [r7, #4]
	/* Raise EN pin of SN65HVD234 to High Level (Vcc). */
	ioport_set_pin_level(p_component->pio_en_idx, CAN_NORMAL_MODE);
   80288:	687b      	ldr	r3, [r7, #4]
   8028a:	681b      	ldr	r3, [r3, #0]
   8028c:	2100      	movs	r1, #0
   8028e:	4618      	mov	r0, r3
   80290:	4b02      	ldr	r3, [pc, #8]	; (8029c <sn65hvda540_normal_mode+0x1c>)
   80292:	4798      	blx	r3
}
   80294:	bf00      	nop
   80296:	3708      	adds	r7, #8
   80298:	46bd      	mov	sp, r7
   8029a:	bd80      	pop	{r7, pc}
   8029c:	000801f9 	.word	0x000801f9

000802a0 <CAN0_Handler>:
can_mb_conf_t can0_mailbox;
volatile uint32_t g_ul_recv_status = 0;
temp_struct_type  temp_struct;


void CAN0_Handler(void)   {
   802a0:	b580      	push	{r7, lr}
   802a2:	b082      	sub	sp, #8
   802a4:	af00      	add	r7, sp, #0
	uint32_t ul_status;
	ul_status = (CAN0 -> CAN_SR);
   802a6:	4b11      	ldr	r3, [pc, #68]	; (802ec <CAN0_Handler+0x4c>)
   802a8:	691b      	ldr	r3, [r3, #16]
   802aa:	607b      	str	r3, [r7, #4]
	if (ul_status & GLOBAL_MAILBOX_MASK) {
   802ac:	687b      	ldr	r3, [r7, #4]
   802ae:	b2db      	uxtb	r3, r3
   802b0:	2b00      	cmp	r3, #0
   802b2:	d017      	beq.n	802e4 <CAN0_Handler+0x44>
		ul_status = CAN0->CAN_MB[1].CAN_MSR ;
   802b4:	4b0d      	ldr	r3, [pc, #52]	; (802ec <CAN0_Handler+0x4c>)
   802b6:	f8d3 3230 	ldr.w	r3, [r3, #560]	; 0x230
   802ba:	607b      	str	r3, [r7, #4]
		if ((ul_status & CAN_MSR_MRDY) == CAN_MSR_MRDY) {
   802bc:	687b      	ldr	r3, [r7, #4]
   802be:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   802c2:	2b00      	cmp	r3, #0
   802c4:	d00e      	beq.n	802e4 <CAN0_Handler+0x44>
			can0_mailbox.ul_mb_idx = 1;
   802c6:	4b0a      	ldr	r3, [pc, #40]	; (802f0 <CAN0_Handler+0x50>)
   802c8:	2201      	movs	r2, #1
   802ca:	601a      	str	r2, [r3, #0]
			can0_mailbox.ul_status = ul_status;
   802cc:	4a08      	ldr	r2, [pc, #32]	; (802f0 <CAN0_Handler+0x50>)
   802ce:	687b      	ldr	r3, [r7, #4]
   802d0:	6093      	str	r3, [r2, #8]
			dd_can_mailbox_read(&can0_mailbox);
   802d2:	4807      	ldr	r0, [pc, #28]	; (802f0 <CAN0_Handler+0x50>)
   802d4:	4b07      	ldr	r3, [pc, #28]	; (802f4 <CAN0_Handler+0x54>)
   802d6:	4798      	blx	r3
			dd_can_extract_mailbox_data(&can0_mailbox);
   802d8:	4805      	ldr	r0, [pc, #20]	; (802f0 <CAN0_Handler+0x50>)
   802da:	4b07      	ldr	r3, [pc, #28]	; (802f8 <CAN0_Handler+0x58>)
   802dc:	4798      	blx	r3
			g_ul_recv_status = 1;
   802de:	4b07      	ldr	r3, [pc, #28]	; (802fc <CAN0_Handler+0x5c>)
   802e0:	2201      	movs	r2, #1
   802e2:	601a      	str	r2, [r3, #0]
		}
		
	}
}
   802e4:	bf00      	nop
   802e6:	3708      	adds	r7, #8
   802e8:	46bd      	mov	sp, r7
   802ea:	bd80      	pop	{r7, pc}
   802ec:	400b4000 	.word	0x400b4000
   802f0:	20070a58 	.word	0x20070a58
   802f4:	000804d1 	.word	0x000804d1
   802f8:	00080301 	.word	0x00080301
   802fc:	20070944 	.word	0x20070944

00080300 <dd_can_extract_mailbox_data>:
	p_mailbox->ul_datal = 0;
	p_mailbox->ul_datah = 0;
}


static void dd_can_extract_mailbox_data(can_mb_conf_t *p_mailbox )   {
   80300:	b480      	push	{r7}
   80302:	b085      	sub	sp, #20
   80304:	af00      	add	r7, sp, #0
   80306:	6078      	str	r0, [r7, #4]
		 uint32_t ul_reg;
		 uint16_t speed;
	     uint8_t master_command_byte, master_data_byte;
		 
	
	   temp_struct.temp_reg_32 = (p_mailbox->ul_datal);
   80308:	687b      	ldr	r3, [r7, #4]
   8030a:	699b      	ldr	r3, [r3, #24]
   8030c:	4a65      	ldr	r2, [pc, #404]	; (804a4 <dd_can_extract_mailbox_data+0x1a4>)
   8030e:	6013      	str	r3, [r2, #0]
	   if (temp_struct.temp_reg_8[0] == MASTER_CPU_id)
   80310:	4b64      	ldr	r3, [pc, #400]	; (804a4 <dd_can_extract_mailbox_data+0x1a4>)
   80312:	781b      	ldrb	r3, [r3, #0]
   80314:	2b0a      	cmp	r3, #10
   80316:	f040 80bf 	bne.w	80498 <dd_can_extract_mailbox_data+0x198>
	   {
	  
	   master_command_byte  =  temp_struct.temp_reg_8[1]  ;
   8031a:	4b62      	ldr	r3, [pc, #392]	; (804a4 <dd_can_extract_mailbox_data+0x1a4>)
   8031c:	785b      	ldrb	r3, [r3, #1]
   8031e:	73fb      	strb	r3, [r7, #15]
	   data_buff[0] = master_command_byte;
   80320:	4a61      	ldr	r2, [pc, #388]	; (804a8 <dd_can_extract_mailbox_data+0x1a8>)
   80322:	7bfb      	ldrb	r3, [r7, #15]
   80324:	7013      	strb	r3, [r2, #0]
	       //master_data_byte     =  temp_struct.temp_reg_8[1]  ;
	 //  sv_rxrdy_flag = true;
	
	   speed = temp_struct.temp_reg_16[1];				//temp_struct.temp_reg_16[0];
   80326:	4b5f      	ldr	r3, [pc, #380]	; (804a4 <dd_can_extract_mailbox_data+0x1a4>)
   80328:	885b      	ldrh	r3, [r3, #2]
   8032a:	81bb      	strh	r3, [r7, #12]
			switch (state)
   8032c:	4b5f      	ldr	r3, [pc, #380]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   8032e:	781b      	ldrb	r3, [r3, #0]
   80330:	2b00      	cmp	r3, #0
   80332:	d003      	beq.n	8033c <dd_can_extract_mailbox_data+0x3c>
   80334:	2b01      	cmp	r3, #1
   80336:	f000 8096 	beq.w	80466 <dd_can_extract_mailbox_data+0x166>
// 				twi_enable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_SR_SVACC);
// 				twi_disable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_IDR_RXRDY | TWI_IDR_GACC |
// 				TWI_IDR_NACK | TWI_IDR_EOSACC | TWI_IDR_SCL_WS |TWI_SR_TXRDY);
// 			}
// 		}
}
   8033a:	e0ad      	b.n	80498 <dd_can_extract_mailbox_data+0x198>
				
// 				data[data_count] = twi_read_byte(BOARD_BASE_TWI_SLAVE);
// 				data_buff[data_count] = data[data_count];
// 				
// 				start_c[0] =data_buff[0];
				switch (master_command_byte)
   8033c:	7bfb      	ldrb	r3, [r7, #15]
   8033e:	3b20      	subs	r3, #32
   80340:	2b09      	cmp	r3, #9
   80342:	f200 808c 	bhi.w	8045e <dd_can_extract_mailbox_data+0x15e>
   80346:	a201      	add	r2, pc, #4	; (adr r2, 8034c <dd_can_extract_mailbox_data+0x4c>)
   80348:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   8034c:	00080375 	.word	0x00080375
   80350:	000803ad 	.word	0x000803ad
   80354:	000803c9 	.word	0x000803c9
   80358:	00080407 	.word	0x00080407
   8035c:	0008044b 	.word	0x0008044b
   80360:	000803d7 	.word	0x000803d7
   80364:	000803eb 	.word	0x000803eb
   80368:	00080435 	.word	0x00080435
   8036c:	000803f9 	.word	0x000803f9
   80370:	00080391 	.word	0x00080391
					case BP_START_BLOOD_PUMP:
					//printf("%d\n",var);
					//printf("s\n");
					//flag = 1;
					//count_start++;
					flag_buff++;
   80374:	4b4e      	ldr	r3, [pc, #312]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80376:	781b      	ldrb	r3, [r3, #0]
   80378:	b2db      	uxtb	r3, r3
   8037a:	3301      	adds	r3, #1
   8037c:	b2da      	uxtb	r2, r3
   8037e:	4b4c      	ldr	r3, [pc, #304]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80380:	701a      	strb	r2, [r3, #0]
					bp_start_command = master_command_byte;
   80382:	4a4c      	ldr	r2, [pc, #304]	; (804b4 <dd_can_extract_mailbox_data+0x1b4>)
   80384:	7bfb      	ldrb	r3, [r7, #15]
   80386:	7013      	strb	r3, [r2, #0]
					state = HEMO_IDLE;
   80388:	4b48      	ldr	r3, [pc, #288]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   8038a:	2200      	movs	r2, #0
   8038c:	701a      	strb	r2, [r3, #0]
					break;
   8038e:	e069      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BD_CALIBRATION:
					flag_buff++;
   80390:	4b47      	ldr	r3, [pc, #284]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80392:	781b      	ldrb	r3, [r3, #0]
   80394:	b2db      	uxtb	r3, r3
   80396:	3301      	adds	r3, #1
   80398:	b2da      	uxtb	r2, r3
   8039a:	4b45      	ldr	r3, [pc, #276]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   8039c:	701a      	strb	r2, [r3, #0]
					bd_start_calibration = master_command_byte;
   8039e:	4a46      	ldr	r2, [pc, #280]	; (804b8 <dd_can_extract_mailbox_data+0x1b8>)
   803a0:	7bfb      	ldrb	r3, [r7, #15]
   803a2:	7013      	strb	r3, [r2, #0]
					state = HEMO_IDLE;
   803a4:	4b41      	ldr	r3, [pc, #260]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   803a6:	2200      	movs	r2, #0
   803a8:	701a      	strb	r2, [r3, #0]
					break;
   803aa:	e05b      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_STOP_PUMP:
					//printf("%d\n",var);
					//printf("st\n");
					//flag = 1;
					//count_stop++;
					flag_buff++;
   803ac:	4b40      	ldr	r3, [pc, #256]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   803ae:	781b      	ldrb	r3, [r3, #0]
   803b0:	b2db      	uxtb	r3, r3
   803b2:	3301      	adds	r3, #1
   803b4:	b2da      	uxtb	r2, r3
   803b6:	4b3e      	ldr	r3, [pc, #248]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   803b8:	701a      	strb	r2, [r3, #0]
					bp_stop_command = master_command_byte;
   803ba:	4a40      	ldr	r2, [pc, #256]	; (804bc <dd_can_extract_mailbox_data+0x1bc>)
   803bc:	7bfb      	ldrb	r3, [r7, #15]
   803be:	7013      	strb	r3, [r2, #0]
					state =  HEMO_IDLE;
   803c0:	4b3a      	ldr	r3, [pc, #232]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   803c2:	2200      	movs	r2, #0
   803c4:	701a      	strb	r2, [r3, #0]
					break;
   803c6:	e04d      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_COMPLETED:
					//flag = 1;
						flag_buff = 1;
   803c8:	4b39      	ldr	r3, [pc, #228]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   803ca:	2201      	movs	r2, #1
   803cc:	701a      	strb	r2, [r3, #0]
					state =  HEMO_IDLE;
   803ce:	4b37      	ldr	r3, [pc, #220]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   803d0:	2200      	movs	r2, #0
   803d2:	701a      	strb	r2, [r3, #0]
					break;
   803d4:	e046      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_INC:
					//flag = 1;
					bp_inc = master_command_byte;
   803d6:	4a3a      	ldr	r2, [pc, #232]	; (804c0 <dd_can_extract_mailbox_data+0x1c0>)
   803d8:	7bfb      	ldrb	r3, [r7, #15]
   803da:	7013      	strb	r3, [r2, #0]
						flag_buff = 1;
   803dc:	4b34      	ldr	r3, [pc, #208]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   803de:	2201      	movs	r2, #1
   803e0:	701a      	strb	r2, [r3, #0]
					state =  HEMO_IDLE;
   803e2:	4b32      	ldr	r3, [pc, #200]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   803e4:	2200      	movs	r2, #0
   803e6:	701a      	strb	r2, [r3, #0]
					break;
   803e8:	e03c      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_DEC:
					//flag = 1;
						flag_buff = 1;
   803ea:	4b31      	ldr	r3, [pc, #196]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   803ec:	2201      	movs	r2, #1
   803ee:	701a      	strb	r2, [r3, #0]
					state =  HEMO_IDLE;
   803f0:	4b2e      	ldr	r3, [pc, #184]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   803f2:	2200      	movs	r2, #0
   803f4:	701a      	strb	r2, [r3, #0]
					break;
   803f6:	e035      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_RECOVER:
					//flag = 1;
						flag_buff = 1;
   803f8:	4b2d      	ldr	r3, [pc, #180]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   803fa:	2201      	movs	r2, #1
   803fc:	701a      	strb	r2, [r3, #0]
					state =  HEMO_IDLE;
   803fe:	4b2b      	ldr	r3, [pc, #172]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   80400:	2200      	movs	r2, #0
   80402:	701a      	strb	r2, [r3, #0]
					break;
   80404:	e02e      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_SPEED_CHANGE:

					
					if(speed > 0)
   80406:	89bb      	ldrh	r3, [r7, #12]
   80408:	2b00      	cmp	r3, #0
   8040a:	d02a      	beq.n	80462 <dd_can_extract_mailbox_data+0x162>
					{

						bp_speed = speed;						
   8040c:	89bb      	ldrh	r3, [r7, #12]
   8040e:	4a2d      	ldr	r2, [pc, #180]	; (804c4 <dd_can_extract_mailbox_data+0x1c4>)
   80410:	6013      	str	r3, [r2, #0]
							flag = 1;
   80412:	4b2d      	ldr	r3, [pc, #180]	; (804c8 <dd_can_extract_mailbox_data+0x1c8>)
   80414:	2201      	movs	r2, #1
   80416:	701a      	strb	r2, [r3, #0]
							flag_buff++;
   80418:	4b25      	ldr	r3, [pc, #148]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   8041a:	781b      	ldrb	r3, [r3, #0]
   8041c:	b2db      	uxtb	r3, r3
   8041e:	3301      	adds	r3, #1
   80420:	b2da      	uxtb	r2, r3
   80422:	4b23      	ldr	r3, [pc, #140]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80424:	701a      	strb	r2, [r3, #0]
							bp_Speed_change_command = master_command_byte;
   80426:	4a29      	ldr	r2, [pc, #164]	; (804cc <dd_can_extract_mailbox_data+0x1cc>)
   80428:	7bfb      	ldrb	r3, [r7, #15]
   8042a:	7013      	strb	r3, [r2, #0]
							state =  HEMO_IDLE;
   8042c:	4b1f      	ldr	r3, [pc, #124]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   8042e:	2200      	movs	r2, #0
   80430:	701a      	strb	r2, [r3, #0]

					}
				
				
					break;
   80432:	e016      	b.n	80462 <dd_can_extract_mailbox_data+0x162>
					case BP_APT_VPT_SEND_TO_MASTER:
					//printf("speed\n");
					//state = HEMO_IDLE;
					flag = 0;
   80434:	4b24      	ldr	r3, [pc, #144]	; (804c8 <dd_can_extract_mailbox_data+0x1c8>)
   80436:	2200      	movs	r2, #0
   80438:	701a      	strb	r2, [r3, #0]
					flag_buff ++;
   8043a:	4b1d      	ldr	r3, [pc, #116]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   8043c:	781b      	ldrb	r3, [r3, #0]
   8043e:	b2db      	uxtb	r3, r3
   80440:	3301      	adds	r3, #1
   80442:	b2da      	uxtb	r2, r3
   80444:	4b1a      	ldr	r3, [pc, #104]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80446:	701a      	strb	r2, [r3, #0]
					break;
   80448:	e00c      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					case BP_DAC_REF:
					state =  HEMO_WAIT;
   8044a:	4b18      	ldr	r3, [pc, #96]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   8044c:	2201      	movs	r2, #1
   8044e:	701a      	strb	r2, [r3, #0]
					flag = 0;
   80450:	4b1d      	ldr	r3, [pc, #116]	; (804c8 <dd_can_extract_mailbox_data+0x1c8>)
   80452:	2200      	movs	r2, #0
   80454:	701a      	strb	r2, [r3, #0]
					flag_buff = 0;
   80456:	4b16      	ldr	r3, [pc, #88]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80458:	2200      	movs	r2, #0
   8045a:	701a      	strb	r2, [r3, #0]
					break;
   8045c:	e002      	b.n	80464 <dd_can_extract_mailbox_data+0x164>
					default:
					break;
   8045e:	bf00      	nop
   80460:	e01a      	b.n	80498 <dd_can_extract_mailbox_data+0x198>
							state =  HEMO_IDLE;

					}
				
				
					break;
   80462:	bf00      	nop
					flag_buff = 0;
					break;
					default:
					break;
				}
				break;
   80464:	e018      	b.n	80498 <dd_can_extract_mailbox_data+0x198>
				
				case HEMO_WAIT:
				
//				if (data_count <= 2)

				if(speed > 0)
   80466:	89bb      	ldrh	r3, [r7, #12]
   80468:	2b00      	cmp	r3, #0
   8046a:	d014      	beq.n	80496 <dd_can_extract_mailbox_data+0x196>
				{
// 					data[data_count] = twi_read_byte(BOARD_BASE_TWI_SLAVE);
// 					data_buff[data_count] = data[data_count];
// 					start_c[data_count]= data_buff[data_count];
//					bp_speed = temp_struct.temp_reg_16[1];
					bp_speed = speed;
   8046c:	89bb      	ldrh	r3, [r7, #12]
   8046e:	4a15      	ldr	r2, [pc, #84]	; (804c4 <dd_can_extract_mailbox_data+0x1c4>)
   80470:	6013      	str	r3, [r2, #0]
					state =  HEMO_WAIT;
   80472:	4b0e      	ldr	r3, [pc, #56]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   80474:	2201      	movs	r2, #1
   80476:	701a      	strb	r2, [r3, #0]
					flag = 0;
   80478:	4b13      	ldr	r3, [pc, #76]	; (804c8 <dd_can_extract_mailbox_data+0x1c8>)
   8047a:	2200      	movs	r2, #0
   8047c:	701a      	strb	r2, [r3, #0]
					flag_buff = 0;
   8047e:	4b0c      	ldr	r3, [pc, #48]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   80480:	2200      	movs	r2, #0
   80482:	701a      	strb	r2, [r3, #0]
					
					
					{
						//printf("%d \t %d \t %d\n",data_buff[0],data_buff[1],data_buff[2]);
						
						flag = 1;
   80484:	4b10      	ldr	r3, [pc, #64]	; (804c8 <dd_can_extract_mailbox_data+0x1c8>)
   80486:	2201      	movs	r2, #1
   80488:	701a      	strb	r2, [r3, #0]
								flag_buff = 1;
   8048a:	4b09      	ldr	r3, [pc, #36]	; (804b0 <dd_can_extract_mailbox_data+0x1b0>)
   8048c:	2201      	movs	r2, #1
   8048e:	701a      	strb	r2, [r3, #0]
						state =  HEMO_IDLE;
   80490:	4b06      	ldr	r3, [pc, #24]	; (804ac <dd_can_extract_mailbox_data+0x1ac>)
   80492:	2200      	movs	r2, #0
   80494:	701a      	strb	r2, [r3, #0]
					}
				}
				break;
   80496:	bf00      	nop
// 				twi_enable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_SR_SVACC);
// 				twi_disable_interrupt(BOARD_BASE_TWI_SLAVE, TWI_IDR_RXRDY | TWI_IDR_GACC |
// 				TWI_IDR_NACK | TWI_IDR_EOSACC | TWI_IDR_SCL_WS |TWI_SR_TXRDY);
// 			}
// 		}
}
   80498:	bf00      	nop
   8049a:	3714      	adds	r7, #20
   8049c:	46bd      	mov	sp, r7
   8049e:	bc80      	pop	{r7}
   804a0:	4770      	bx	lr
   804a2:	bf00      	nop
   804a4:	20070a50 	.word	0x20070a50
   804a8:	20070938 	.word	0x20070938
   804ac:	20070930 	.word	0x20070930
   804b0:	20070a78 	.word	0x20070a78
   804b4:	2007093c 	.word	0x2007093c
   804b8:	2007093b 	.word	0x2007093b
   804bc:	2007093d 	.word	0x2007093d
   804c0:	2007093f 	.word	0x2007093f
   804c4:	20070a7c 	.word	0x20070a7c
   804c8:	20070a4c 	.word	0x20070a4c
   804cc:	2007093e 	.word	0x2007093e

000804d0 <dd_can_mailbox_read>:
	   
	 
	


static uint32_t dd_can_mailbox_read(can_mb_conf_t *p_mailbox)   {
   804d0:	b480      	push	{r7}
   804d2:	b087      	sub	sp, #28
   804d4:	af00      	add	r7, sp, #0
   804d6:	6078      	str	r0, [r7, #4]

	uint32_t ul_status;
	uint8_t uc_index;
	uint32_t ul_retval;

	ul_retval = 0;
   804d8:	2300      	movs	r3, #0
   804da:	617b      	str	r3, [r7, #20]
	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   804dc:	687b      	ldr	r3, [r7, #4]
   804de:	681b      	ldr	r3, [r3, #0]
   804e0:	74fb      	strb	r3, [r7, #19]
	ul_status = p_mailbox->ul_status;
   804e2:	687b      	ldr	r3, [r7, #4]
   804e4:	689b      	ldr	r3, [r3, #8]
   804e6:	60fb      	str	r3, [r7, #12]
	 /* Check whether there is overwriting happening in Receive with * Overwrite mode,
	 * or there're messages lost in Receive mode. */
	 
	if ((ul_status & CAN_MSR_MRDY) && (ul_status & CAN_MSR_MMI)) {	ul_retval = CAN_MAILBOX_RX_OVER;	}
   804e8:	68fb      	ldr	r3, [r7, #12]
   804ea:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   804ee:	2b00      	cmp	r3, #0
   804f0:	d006      	beq.n	80500 <dd_can_mailbox_read+0x30>
   804f2:	68fb      	ldr	r3, [r7, #12]
   804f4:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   804f8:	2b00      	cmp	r3, #0
   804fa:	d001      	beq.n	80500 <dd_can_mailbox_read+0x30>
   804fc:	2302      	movs	r3, #2
   804fe:	617b      	str	r3, [r7, #20]

	/* Read the message family ID. */
	p_mailbox->ul_fid =	CAN0->CAN_MB[uc_index].CAN_MFID & CAN_MFID_MFID_Msk;	
   80500:	4a26      	ldr	r2, [pc, #152]	; (8059c <dd_can_mailbox_read+0xcc>)
   80502:	7cfb      	ldrb	r3, [r7, #19]
   80504:	015b      	lsls	r3, r3, #5
   80506:	4413      	add	r3, r2
   80508:	f503 7303 	add.w	r3, r3, #524	; 0x20c
   8050c:	681b      	ldr	r3, [r3, #0]
   8050e:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
   80512:	687b      	ldr	r3, [r7, #4]
   80514:	615a      	str	r2, [r3, #20]

	/* Read received data length. */
	p_mailbox->uc_length = (ul_status & CAN_MSR_MDLC_Msk) >> CAN_MSR_MDLC_Pos;
   80516:	68fb      	ldr	r3, [r7, #12]
   80518:	0c1b      	lsrs	r3, r3, #16
   8051a:	b2db      	uxtb	r3, r3
   8051c:	f003 030f 	and.w	r3, r3, #15
   80520:	b2da      	uxtb	r2, r3
   80522:	687b      	ldr	r3, [r7, #4]
   80524:	719a      	strb	r2, [r3, #6]
	
	/* Read received data. */
	p_mailbox->ul_datal = CAN0->CAN_MB[uc_index].CAN_MDL;
   80526:	4a1d      	ldr	r2, [pc, #116]	; (8059c <dd_can_mailbox_read+0xcc>)
   80528:	7cfb      	ldrb	r3, [r7, #19]
   8052a:	015b      	lsls	r3, r3, #5
   8052c:	4413      	add	r3, r2
   8052e:	f503 7305 	add.w	r3, r3, #532	; 0x214
   80532:	681a      	ldr	r2, [r3, #0]
   80534:	687b      	ldr	r3, [r7, #4]
   80536:	619a      	str	r2, [r3, #24]
	p_mailbox->ul_datah = CAN0->CAN_MB[uc_index].CAN_MDH;
   80538:	4a18      	ldr	r2, [pc, #96]	; (8059c <dd_can_mailbox_read+0xcc>)
   8053a:	7cfb      	ldrb	r3, [r7, #19]
   8053c:	015b      	lsls	r3, r3, #5
   8053e:	4413      	add	r3, r2
   80540:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80544:	681a      	ldr	r2, [r3, #0]
   80546:	687b      	ldr	r3, [r7, #4]
   80548:	61da      	str	r2, [r3, #28]
	
	
	/* Read the mailbox status again to check whether the software needs to
	 * re-read mailbox data register. */
	p_mailbox->ul_status = CAN0->CAN_MB[uc_index].CAN_MSR;
   8054a:	4a14      	ldr	r2, [pc, #80]	; (8059c <dd_can_mailbox_read+0xcc>)
   8054c:	7cfb      	ldrb	r3, [r7, #19]
   8054e:	015b      	lsls	r3, r3, #5
   80550:	4413      	add	r3, r2
   80552:	f503 7304 	add.w	r3, r3, #528	; 0x210
   80556:	681a      	ldr	r2, [r3, #0]
   80558:	687b      	ldr	r3, [r7, #4]
   8055a:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   8055c:	687b      	ldr	r3, [r7, #4]
   8055e:	689b      	ldr	r3, [r3, #8]
   80560:	60fb      	str	r3, [r7, #12]
	if (ul_status & CAN_MSR_MMI) {ul_retval |= CAN_MAILBOX_RX_NEED_RD_AGAIN;	}
   80562:	68fb      	ldr	r3, [r7, #12]
   80564:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   80568:	2b00      	cmp	r3, #0
   8056a:	d003      	beq.n	80574 <dd_can_mailbox_read+0xa4>
   8056c:	697b      	ldr	r3, [r7, #20]
   8056e:	f043 0304 	orr.w	r3, r3, #4
   80572:	617b      	str	r3, [r7, #20]
	else { ul_retval |= CAN_MAILBOX_TRANSFER_OK; }		
		
	/* Enable next receive process. */	 // Allows the reception of the next message
	CAN0->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MTCR |CAN_MCR_MDLC(p_mailbox->uc_length);    
   80574:	4909      	ldr	r1, [pc, #36]	; (8059c <dd_can_mailbox_read+0xcc>)
   80576:	7cfb      	ldrb	r3, [r7, #19]
   80578:	687a      	ldr	r2, [r7, #4]
   8057a:	7992      	ldrb	r2, [r2, #6]
   8057c:	0412      	lsls	r2, r2, #16
   8057e:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   80582:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
   80586:	015b      	lsls	r3, r3, #5
   80588:	440b      	add	r3, r1
   8058a:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   8058e:	601a      	str	r2, [r3, #0]
	return ul_retval;
   80590:	697b      	ldr	r3, [r7, #20]
}
   80592:	4618      	mov	r0, r3
   80594:	371c      	adds	r7, #28
   80596:	46bd      	mov	sp, r7
   80598:	bc80      	pop	{r7}
   8059a:	4770      	bx	lr
   8059c:	400b4000 	.word	0x400b4000

000805a0 <dd_can_mailbox_write>:

		
 uint32_t dd_can_mailbox_write(can_mb_conf_t *p_mailbox)
{
   805a0:	b480      	push	{r7}
   805a2:	b085      	sub	sp, #20
   805a4:	af00      	add	r7, sp, #0
   805a6:	6078      	str	r0, [r7, #4]
	uint32_t ul_status;
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   805a8:	687b      	ldr	r3, [r7, #4]
   805aa:	681b      	ldr	r3, [r3, #0]
   805ac:	73fb      	strb	r3, [r7, #15]
	/* Read the mailbox status firstly to check whether the mailbox is ready
	 *or not. */
	p_mailbox->ul_status = CAN0->CAN_MB[uc_index].CAN_MSR;
   805ae:	4a2a      	ldr	r2, [pc, #168]	; (80658 <dd_can_mailbox_write+0xb8>)
   805b0:	7bfb      	ldrb	r3, [r7, #15]
   805b2:	015b      	lsls	r3, r3, #5
   805b4:	4413      	add	r3, r2
   805b6:	f503 7304 	add.w	r3, r3, #528	; 0x210
   805ba:	681a      	ldr	r2, [r3, #0]
   805bc:	687b      	ldr	r3, [r7, #4]
   805be:	609a      	str	r2, [r3, #8]
	ul_status = p_mailbox->ul_status;
   805c0:	687b      	ldr	r3, [r7, #4]
   805c2:	689b      	ldr	r3, [r3, #8]
   805c4:	60bb      	str	r3, [r7, #8]
	if (!(ul_status & CAN_MSR_MRDY)) {
   805c6:	68bb      	ldr	r3, [r7, #8]
   805c8:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
   805cc:	2b00      	cmp	r3, #0
   805ce:	d101      	bne.n	805d4 <dd_can_mailbox_write+0x34>
		return CAN_MAILBOX_NOT_READY;
   805d0:	2301      	movs	r3, #1
   805d2:	e03b      	b.n	8064c <dd_can_mailbox_write+0xac>
	}

	/* Write transmit identifier. */
	if (p_mailbox->uc_id_ver) { 
   805d4:	687b      	ldr	r3, [r7, #4]
   805d6:	795b      	ldrb	r3, [r3, #5]
   805d8:	2b00      	cmp	r3, #0
   805da:	d00b      	beq.n	805f4 <dd_can_mailbox_write+0x54>
		CAN0->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id | CAN_MAM_MIDE;
   805dc:	491e      	ldr	r1, [pc, #120]	; (80658 <dd_can_mailbox_write+0xb8>)
   805de:	7bfb      	ldrb	r3, [r7, #15]
   805e0:	687a      	ldr	r2, [r7, #4]
   805e2:	6912      	ldr	r2, [r2, #16]
   805e4:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
   805e8:	015b      	lsls	r3, r3, #5
   805ea:	440b      	add	r3, r1
   805ec:	f503 7302 	add.w	r3, r3, #520	; 0x208
   805f0:	601a      	str	r2, [r3, #0]
   805f2:	e008      	b.n	80606 <dd_can_mailbox_write+0x66>
	} else {
		CAN0->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;
   805f4:	4918      	ldr	r1, [pc, #96]	; (80658 <dd_can_mailbox_write+0xb8>)
   805f6:	7bfb      	ldrb	r3, [r7, #15]
   805f8:	687a      	ldr	r2, [r7, #4]
   805fa:	6912      	ldr	r2, [r2, #16]
   805fc:	015b      	lsls	r3, r3, #5
   805fe:	440b      	add	r3, r1
   80600:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80604:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data into mailbox data register. */
	CAN0->CAN_MB[uc_index].CAN_MDL = p_mailbox->ul_datal;
   80606:	4914      	ldr	r1, [pc, #80]	; (80658 <dd_can_mailbox_write+0xb8>)
   80608:	7bfb      	ldrb	r3, [r7, #15]
   8060a:	687a      	ldr	r2, [r7, #4]
   8060c:	6992      	ldr	r2, [r2, #24]
   8060e:	015b      	lsls	r3, r3, #5
   80610:	440b      	add	r3, r1
   80612:	f503 7305 	add.w	r3, r3, #532	; 0x214
   80616:	601a      	str	r2, [r3, #0]
	if (p_mailbox->uc_length > 4) {  CAN0->CAN_MB[uc_index].CAN_MDH = p_mailbox->ul_datah;
   80618:	687b      	ldr	r3, [r7, #4]
   8061a:	799b      	ldrb	r3, [r3, #6]
   8061c:	2b04      	cmp	r3, #4
   8061e:	d908      	bls.n	80632 <dd_can_mailbox_write+0x92>
   80620:	490d      	ldr	r1, [pc, #52]	; (80658 <dd_can_mailbox_write+0xb8>)
   80622:	7bfb      	ldrb	r3, [r7, #15]
   80624:	687a      	ldr	r2, [r7, #4]
   80626:	69d2      	ldr	r2, [r2, #28]
   80628:	015b      	lsls	r3, r3, #5
   8062a:	440b      	add	r3, r1
   8062c:	f503 7306 	add.w	r3, r3, #536	; 0x218
   80630:	601a      	str	r2, [r3, #0]
	}

	/* Write transmit data length into mailbox control register. */
	CAN0->CAN_MB[uc_index].CAN_MCR = CAN_MCR_MDLC(p_mailbox->uc_length);
   80632:	4909      	ldr	r1, [pc, #36]	; (80658 <dd_can_mailbox_write+0xb8>)
   80634:	7bfb      	ldrb	r3, [r7, #15]
   80636:	687a      	ldr	r2, [r7, #4]
   80638:	7992      	ldrb	r2, [r2, #6]
   8063a:	0412      	lsls	r2, r2, #16
   8063c:	f402 2270 	and.w	r2, r2, #983040	; 0xf0000
   80640:	015b      	lsls	r3, r3, #5
   80642:	440b      	add	r3, r1
   80644:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   80648:	601a      	str	r2, [r3, #0]

	return CAN_MAILBOX_TRANSFER_OK;
   8064a:	2300      	movs	r3, #0
}
   8064c:	4618      	mov	r0, r3
   8064e:	3714      	adds	r7, #20
   80650:	46bd      	mov	sp, r7
   80652:	bc80      	pop	{r7}
   80654:	4770      	bx	lr
   80656:	bf00      	nop
   80658:	400b4000 	.word	0x400b4000

0008065c <dd_can_global_send_transfer_cmd>:

void dd_can_global_send_transfer_cmd(uint8_t uc_mask)
{
   8065c:	b480      	push	{r7}
   8065e:	b085      	sub	sp, #20
   80660:	af00      	add	r7, sp, #0
   80662:	4603      	mov	r3, r0
   80664:	71fb      	strb	r3, [r7, #7]
	uint32_t ul_reg;

	ul_reg = CAN0->CAN_TCR & ((uint32_t) ~GLOBAL_MAILBOX_MASK);
   80666:	4b07      	ldr	r3, [pc, #28]	; (80684 <dd_can_global_send_transfer_cmd+0x28>)
   80668:	6a5b      	ldr	r3, [r3, #36]	; 0x24
   8066a:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
   8066e:	60fb      	str	r3, [r7, #12]
	CAN0->CAN_TCR = ul_reg | uc_mask;
   80670:	4904      	ldr	r1, [pc, #16]	; (80684 <dd_can_global_send_transfer_cmd+0x28>)
   80672:	79fa      	ldrb	r2, [r7, #7]
   80674:	68fb      	ldr	r3, [r7, #12]
   80676:	4313      	orrs	r3, r2
   80678:	624b      	str	r3, [r1, #36]	; 0x24
}
   8067a:	bf00      	nop
   8067c:	3714      	adds	r7, #20
   8067e:	46bd      	mov	sp, r7
   80680:	bc80      	pop	{r7}
   80682:	4770      	bx	lr
   80684:	400b4000 	.word	0x400b4000

00080688 <dd_can_mailbox_conf>:



 void dd_can_mailbox_conf(can_mb_conf_t *p_mailbox)
{
   80688:	b480      	push	{r7}
   8068a:	b085      	sub	sp, #20
   8068c:	af00      	add	r7, sp, #0
   8068e:	6078      	str	r0, [r7, #4]
	uint8_t uc_index;

	uc_index = (uint8_t)p_mailbox->ul_mb_idx;
   80690:	687b      	ldr	r3, [r7, #4]
   80692:	681b      	ldr	r3, [r3, #0]
   80694:	73fb      	strb	r3, [r7, #15]
	/* Check the object type of the mailbox. If it's used to disable the
	 * mailbox, reset the whole mailbox. */
	if (!p_mailbox->uc_obj_type) {
   80696:	687b      	ldr	r3, [r7, #4]
   80698:	791b      	ldrb	r3, [r3, #4]
   8069a:	2b00      	cmp	r3, #0
   8069c:	d12f      	bne.n	806fe <dd_can_mailbox_conf+0x76>
		CAN0->CAN_MB[uc_index].CAN_MMR = 0;
   8069e:	4a35      	ldr	r2, [pc, #212]	; (80774 <dd_can_mailbox_conf+0xec>)
   806a0:	7bfb      	ldrb	r3, [r7, #15]
   806a2:	3310      	adds	r3, #16
   806a4:	015b      	lsls	r3, r3, #5
   806a6:	4413      	add	r3, r2
   806a8:	2200      	movs	r2, #0
   806aa:	601a      	str	r2, [r3, #0]
		CAN0->CAN_MB[uc_index].CAN_MAM = 0;
   806ac:	4a31      	ldr	r2, [pc, #196]	; (80774 <dd_can_mailbox_conf+0xec>)
   806ae:	7bfb      	ldrb	r3, [r7, #15]
   806b0:	3310      	adds	r3, #16
   806b2:	015b      	lsls	r3, r3, #5
   806b4:	4413      	add	r3, r2
   806b6:	3304      	adds	r3, #4
   806b8:	2200      	movs	r2, #0
   806ba:	601a      	str	r2, [r3, #0]
		CAN0->CAN_MB[uc_index].CAN_MID = 0;
   806bc:	4a2d      	ldr	r2, [pc, #180]	; (80774 <dd_can_mailbox_conf+0xec>)
   806be:	7bfb      	ldrb	r3, [r7, #15]
   806c0:	015b      	lsls	r3, r3, #5
   806c2:	4413      	add	r3, r2
   806c4:	f503 7302 	add.w	r3, r3, #520	; 0x208
   806c8:	2200      	movs	r2, #0
   806ca:	601a      	str	r2, [r3, #0]
		CAN0->CAN_MB[uc_index].CAN_MDL = 0;
   806cc:	4a29      	ldr	r2, [pc, #164]	; (80774 <dd_can_mailbox_conf+0xec>)
   806ce:	7bfb      	ldrb	r3, [r7, #15]
   806d0:	015b      	lsls	r3, r3, #5
   806d2:	4413      	add	r3, r2
   806d4:	f503 7305 	add.w	r3, r3, #532	; 0x214
   806d8:	2200      	movs	r2, #0
   806da:	601a      	str	r2, [r3, #0]
		CAN0->CAN_MB[uc_index].CAN_MDH = 0;
   806dc:	4a25      	ldr	r2, [pc, #148]	; (80774 <dd_can_mailbox_conf+0xec>)
   806de:	7bfb      	ldrb	r3, [r7, #15]
   806e0:	015b      	lsls	r3, r3, #5
   806e2:	4413      	add	r3, r2
   806e4:	f503 7306 	add.w	r3, r3, #536	; 0x218
   806e8:	2200      	movs	r2, #0
   806ea:	601a      	str	r2, [r3, #0]
		CAN0->CAN_MB[uc_index].CAN_MCR = 0;
   806ec:	4a21      	ldr	r2, [pc, #132]	; (80774 <dd_can_mailbox_conf+0xec>)
   806ee:	7bfb      	ldrb	r3, [r7, #15]
   806f0:	015b      	lsls	r3, r3, #5
   806f2:	4413      	add	r3, r2
   806f4:	f503 7307 	add.w	r3, r3, #540	; 0x21c
   806f8:	2200      	movs	r2, #0
   806fa:	601a      	str	r2, [r3, #0]
		return;
   806fc:	e035      	b.n	8076a <dd_can_mailbox_conf+0xe2>
	}
	
	/* Set the priority in Transmit mode. */                                                                   
	CAN0->CAN_MB[uc_index].CAN_MMR = (CAN0->CAN_MB[uc_index].CAN_MMR &  ~CAN_MMR_PRIOR_Msk) | (p_mailbox->uc_tx_prio << CAN_MMR_PRIOR_Pos);  
   806fe:	481d      	ldr	r0, [pc, #116]	; (80774 <dd_can_mailbox_conf+0xec>)
   80700:	7bfb      	ldrb	r3, [r7, #15]
   80702:	491c      	ldr	r1, [pc, #112]	; (80774 <dd_can_mailbox_conf+0xec>)
   80704:	7bfa      	ldrb	r2, [r7, #15]
   80706:	3210      	adds	r2, #16
   80708:	0152      	lsls	r2, r2, #5
   8070a:	440a      	add	r2, r1
   8070c:	6812      	ldr	r2, [r2, #0]
   8070e:	f422 2270 	bic.w	r2, r2, #983040	; 0xf0000
   80712:	6879      	ldr	r1, [r7, #4]
   80714:	79c9      	ldrb	r1, [r1, #7]
   80716:	0409      	lsls	r1, r1, #16
   80718:	430a      	orrs	r2, r1
   8071a:	3310      	adds	r3, #16
   8071c:	015b      	lsls	r3, r3, #5
   8071e:	4403      	add	r3, r0
   80720:	601a      	str	r2, [r3, #0]
	/* Set the message ID and message acceptance mask for the mailbox in * other modes. */	
		CAN0 ->CAN_MB[uc_index].CAN_MAM = p_mailbox->ul_id_msk;
   80722:	4914      	ldr	r1, [pc, #80]	; (80774 <dd_can_mailbox_conf+0xec>)
   80724:	7bfb      	ldrb	r3, [r7, #15]
   80726:	687a      	ldr	r2, [r7, #4]
   80728:	68d2      	ldr	r2, [r2, #12]
   8072a:	3310      	adds	r3, #16
   8072c:	015b      	lsls	r3, r3, #5
   8072e:	440b      	add	r3, r1
   80730:	3304      	adds	r3, #4
   80732:	601a      	str	r2, [r3, #0]
		CAN0 ->CAN_MB[uc_index].CAN_MID = p_mailbox->ul_id;	
   80734:	490f      	ldr	r1, [pc, #60]	; (80774 <dd_can_mailbox_conf+0xec>)
   80736:	7bfb      	ldrb	r3, [r7, #15]
   80738:	687a      	ldr	r2, [r7, #4]
   8073a:	6912      	ldr	r2, [r2, #16]
   8073c:	015b      	lsls	r3, r3, #5
   8073e:	440b      	add	r3, r1
   80740:	f503 7302 	add.w	r3, r3, #520	; 0x208
   80744:	601a      	str	r2, [r3, #0]

	/* Set up mailbox in one of the five different modes. */                                                      
	CAN0 ->CAN_MB[uc_index].CAN_MMR = (CAN0 ->CAN_MB[uc_index].CAN_MMR & ~CAN_MMR_MOT_Msk) | (p_mailbox->uc_obj_type << CAN_MMR_MOT_Pos);		
   80746:	480b      	ldr	r0, [pc, #44]	; (80774 <dd_can_mailbox_conf+0xec>)
   80748:	7bfb      	ldrb	r3, [r7, #15]
   8074a:	490a      	ldr	r1, [pc, #40]	; (80774 <dd_can_mailbox_conf+0xec>)
   8074c:	7bfa      	ldrb	r2, [r7, #15]
   8074e:	3210      	adds	r2, #16
   80750:	0152      	lsls	r2, r2, #5
   80752:	440a      	add	r2, r1
   80754:	6812      	ldr	r2, [r2, #0]
   80756:	f022 62e0 	bic.w	r2, r2, #117440512	; 0x7000000
   8075a:	6879      	ldr	r1, [r7, #4]
   8075c:	7909      	ldrb	r1, [r1, #4]
   8075e:	0609      	lsls	r1, r1, #24
   80760:	430a      	orrs	r2, r1
   80762:	3310      	adds	r3, #16
   80764:	015b      	lsls	r3, r3, #5
   80766:	4403      	add	r3, r0
   80768:	601a      	str	r2, [r3, #0]
}
   8076a:	3714      	adds	r7, #20
   8076c:	46bd      	mov	sp, r7
   8076e:	bc80      	pop	{r7}
   80770:	4770      	bx	lr
   80772:	bf00      	nop
   80774:	400b4000 	.word	0x400b4000

00080778 <DD_INIT_CAN>:
	p_mailbox->ul_fid = 0;
	p_mailbox->ul_datal = 0;
	p_mailbox->ul_datah = 0;
}

void DD_INIT_CAN()     {
   80778:	b580      	push	{r7, lr}
   8077a:	b08e      	sub	sp, #56	; 0x38
   8077c:	af00      	add	r7, sp, #0
	can_bit_timing_t  *p_bit_time ;
	p_bit_time = (can_bit_timing_t *)&can_bit_time[6];
   8077e:	4b4f      	ldr	r3, [pc, #316]	; (808bc <DD_INIT_CAN+0x144>)
   80780:	62bb      	str	r3, [r7, #40]	; 0x28
	uint32_t ul_flag;
	uint32_t ul_tick;
	uint8_t uc_prescale = 120;
   80782:	2378      	movs	r3, #120	; 0x78
   80784:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t ul_sysclk;
	CAN0 ->CAN_WPMR = 0x43414E00;  //Can write protection disabled
   80788:	4b4d      	ldr	r3, [pc, #308]	; (808c0 <DD_INIT_CAN+0x148>)
   8078a:	4a4e      	ldr	r2, [pc, #312]	; (808c4 <DD_INIT_CAN+0x14c>)
   8078c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	CAN0 ->CAN_MR &= ~CAN_MR_CANEN ;  //0xFFFFFFFE; // DISABLE CAN0
   80790:	4a4b      	ldr	r2, [pc, #300]	; (808c0 <DD_INIT_CAN+0x148>)
   80792:	4b4b      	ldr	r3, [pc, #300]	; (808c0 <DD_INIT_CAN+0x148>)
   80794:	681b      	ldr	r3, [r3, #0]
   80796:	f023 0301 	bic.w	r3, r3, #1
   8079a:	6013      	str	r3, [r2, #0]
	CAN0->CAN_BR = CAN_BR_PHASE2(p_bit_time->uc_phase2 - 1) |CAN_BR_PHASE1(p_bit_time->uc_phase1 - 1) | CAN_BR_PROPAG(p_bit_time->uc_prog - 1) | CAN_BR_SJW(p_bit_time->uc_sjw - 1) |	CAN_BR_BRP(uc_prescale - 1);
   8079c:	4948      	ldr	r1, [pc, #288]	; (808c0 <DD_INIT_CAN+0x148>)
   8079e:	6abb      	ldr	r3, [r7, #40]	; 0x28
   807a0:	78db      	ldrb	r3, [r3, #3]
   807a2:	3b01      	subs	r3, #1
   807a4:	f003 0207 	and.w	r2, r3, #7
   807a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
   807aa:	789b      	ldrb	r3, [r3, #2]
   807ac:	3b01      	subs	r3, #1
   807ae:	011b      	lsls	r3, r3, #4
   807b0:	f003 0370 	and.w	r3, r3, #112	; 0x70
   807b4:	431a      	orrs	r2, r3
   807b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
   807b8:	785b      	ldrb	r3, [r3, #1]
   807ba:	3b01      	subs	r3, #1
   807bc:	021b      	lsls	r3, r3, #8
   807be:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
   807c2:	431a      	orrs	r2, r3
   807c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
   807c6:	791b      	ldrb	r3, [r3, #4]
   807c8:	3b01      	subs	r3, #1
   807ca:	031b      	lsls	r3, r3, #12
   807cc:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
   807d0:	431a      	orrs	r2, r3
   807d2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
   807d6:	3b01      	subs	r3, #1
   807d8:	041b      	lsls	r3, r3, #16
   807da:	f403 03fe 	and.w	r3, r3, #8323072	; 0x7f0000
   807de:	4313      	orrs	r3, r2
   807e0:	614b      	str	r3, [r1, #20]
	can_mb_conf_t mb_config_t;
	
	//RESET ALL MAIL BOX
	//can_bit_timing_t *p_bit_time;
	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
   807e2:	2300      	movs	r3, #0
   807e4:	723b      	strb	r3, [r7, #8]
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   807e6:	2300      	movs	r3, #0
   807e8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   807ec:	e00b      	b.n	80806 <DD_INIT_CAN+0x8e>
		mb_config_t.ul_mb_idx = i;
   807ee:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   807f2:	607b      	str	r3, [r7, #4]
		dd_can_mailbox_conf(&mb_config_t);
   807f4:	1d3b      	adds	r3, r7, #4
   807f6:	4618      	mov	r0, r3
   807f8:	4b33      	ldr	r3, [pc, #204]	; (808c8 <DD_INIT_CAN+0x150>)
   807fa:	4798      	blx	r3
	
	//RESET ALL MAIL BOX
	//can_bit_timing_t *p_bit_time;
	/* Set the mailbox object type parameter to disable the mailbox. */
	mb_config_t.uc_obj_type = CAN_MB_DISABLE_MODE;
	for (uint8_t i = 0; i < CANMB_NUMBER; i++) {
   807fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   80800:	3301      	adds	r3, #1
   80802:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
   80806:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
   8080a:	2b07      	cmp	r3, #7
   8080c:	d9ef      	bls.n	807ee <DD_INIT_CAN+0x76>
		mb_config_t.ul_mb_idx = i;
		dd_can_mailbox_conf(&mb_config_t);
	}
	// ALL MAIL BOX HAS BEEN RESET
	CAN0->CAN_MR |= CAN_MR_CANEN ;  //0x00000001; // CAN IS ENABLED
   8080e:	4a2c      	ldr	r2, [pc, #176]	; (808c0 <DD_INIT_CAN+0x148>)
   80810:	4b2b      	ldr	r3, [pc, #172]	; (808c0 <DD_INIT_CAN+0x148>)
   80812:	681b      	ldr	r3, [r3, #0]
   80814:	f043 0301 	orr.w	r3, r3, #1
   80818:	6013      	str	r3, [r2, #0]
	
	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
   8081a:	2300      	movs	r3, #0
   8081c:	637b      	str	r3, [r7, #52]	; 0x34
	ul_tick = 0;
   8081e:	2300      	movs	r3, #0
   80820:	633b      	str	r3, [r7, #48]	; 0x30
	while  (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT))    {//(!(ul_flag & 0x100000 ) && (ul_tick < CAN_TIMEOUT)) {  //check can_bus wakeup bit
   80822:	e005      	b.n	80830 <DD_INIT_CAN+0xb8>
		ul_flag = (CAN0->CAN_SR);
   80824:	4b26      	ldr	r3, [pc, #152]	; (808c0 <DD_INIT_CAN+0x148>)
   80826:	691b      	ldr	r3, [r3, #16]
   80828:	637b      	str	r3, [r7, #52]	; 0x34
		ul_tick++;
   8082a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   8082c:	3301      	adds	r3, #1
   8082e:	633b      	str	r3, [r7, #48]	; 0x30
	CAN0->CAN_MR |= CAN_MR_CANEN ;  //0x00000001; // CAN IS ENABLED
	
	/* Wait until the CAN is synchronized with the bus activity. */
	ul_flag = 0;
	ul_tick = 0;
	while  (!(ul_flag & CAN_SR_WAKEUP) && (ul_tick < CAN_TIMEOUT))    {//(!(ul_flag & 0x100000 ) && (ul_tick < CAN_TIMEOUT)) {  //check can_bus wakeup bit
   80830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
   80832:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
   80836:	2b00      	cmp	r3, #0
   80838:	d103      	bne.n	80842 <DD_INIT_CAN+0xca>
   8083a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
   8083c:	4a23      	ldr	r2, [pc, #140]	; (808cc <DD_INIT_CAN+0x154>)
   8083e:	4293      	cmp	r3, r2
   80840:	d9f0      	bls.n	80824 <DD_INIT_CAN+0xac>
	/* Timeout or the CAN module has been synchronized with the bus. */
/*	if (CAN_TIMEOUT == ul_tick) { puts("CAN initialization (sync) ERROR" STRING_EOL);	}
	else {	puts("CAN initialization is completed." STRING_EOL);
	}*/
	//NVIC-> ISER reset_mailbox_conf(&can0_mailbox);
	can0_mailbox.ul_mb_idx =   MAILBOX_1;
   80842:	4b23      	ldr	r3, [pc, #140]	; (808d0 <DD_INIT_CAN+0x158>)
   80844:	2201      	movs	r2, #1
   80846:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_RX_MODE ;
   80848:	4b21      	ldr	r3, [pc, #132]	; (808d0 <DD_INIT_CAN+0x158>)
   8084a:	2201      	movs	r2, #1
   8084c:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 0;
   8084e:	4b20      	ldr	r3, [pc, #128]	; (808d0 <DD_INIT_CAN+0x158>)
   80850:	2200      	movs	r2, #0
   80852:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   80854:	4b1e      	ldr	r3, [pc, #120]	; (808d0 <DD_INIT_CAN+0x158>)
   80856:	2200      	movs	r2, #0
   80858:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk =  CAN_MFID_MFID_VA_dd(CAN_MASK);   // 0x7FC | CAN_MAM_MIDvA_Msk ;
   8085a:	4b1d      	ldr	r3, [pc, #116]	; (808d0 <DD_INIT_CAN+0x158>)
   8085c:	4a1d      	ldr	r2, [pc, #116]	; (808d4 <DD_INIT_CAN+0x15c>)
   8085e:	60da      	str	r2, [r3, #12]
	can0_mailbox.ul_id = CAN_MID_MIDvA_dd(HEMO_CPU_id) ;
   80860:	4b1b      	ldr	r3, [pc, #108]	; (808d0 <DD_INIT_CAN+0x158>)
   80862:	f44f 2280 	mov.w	r2, #262144	; 0x40000
   80866:	611a      	str	r2, [r3, #16]
	dd_can_mailbox_conf(&can0_mailbox);
   80868:	4819      	ldr	r0, [pc, #100]	; (808d0 <DD_INIT_CAN+0x158>)
   8086a:	4b17      	ldr	r3, [pc, #92]	; (808c8 <DD_INIT_CAN+0x150>)
   8086c:	4798      	blx	r3
	NVIC_EnableIRQ(CAN0_IRQn);
   8086e:	202b      	movs	r0, #43	; 0x2b
   80870:	4b19      	ldr	r3, [pc, #100]	; (808d8 <DD_INIT_CAN+0x160>)
   80872:	4798      	blx	r3
	CAN0->CAN_IER = CAN_IER_MB1;
   80874:	4b12      	ldr	r3, [pc, #72]	; (808c0 <DD_INIT_CAN+0x148>)
   80876:	2202      	movs	r2, #2
   80878:	605a      	str	r2, [r3, #4]
	
	can0_mailbox.ul_mb_idx =   MAILBOX_0;
   8087a:	4b15      	ldr	r3, [pc, #84]	; (808d0 <DD_INIT_CAN+0x158>)
   8087c:	2200      	movs	r2, #0
   8087e:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE ;
   80880:	4b13      	ldr	r3, [pc, #76]	; (808d0 <DD_INIT_CAN+0x158>)
   80882:	2203      	movs	r2, #3
   80884:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 1;
   80886:	4b12      	ldr	r3, [pc, #72]	; (808d0 <DD_INIT_CAN+0x158>)
   80888:	2201      	movs	r2, #1
   8088a:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   8088c:	4b10      	ldr	r3, [pc, #64]	; (808d0 <DD_INIT_CAN+0x158>)
   8088e:	2200      	movs	r2, #0
   80890:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = CAN_MFID_MFID_VA_dd(CAN_MASK);// 0x7FC | CAN_MAM_MIDvA_Msk | CAN_MAM_MIDvB_Msk ;
   80892:	4b0f      	ldr	r3, [pc, #60]	; (808d0 <DD_INIT_CAN+0x158>)
   80894:	4a0f      	ldr	r2, [pc, #60]	; (808d4 <DD_INIT_CAN+0x15c>)
   80896:	60da      	str	r2, [r3, #12]
	can0_mailbox.ul_id = CAN_MID_MIDvA_dd(MASTER_CPU_id);
   80898:	4b0d      	ldr	r3, [pc, #52]	; (808d0 <DD_INIT_CAN+0x158>)
   8089a:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
   8089e:	611a      	str	r2, [r3, #16]
	dd_can_mailbox_conf(&can0_mailbox);	
   808a0:	480b      	ldr	r0, [pc, #44]	; (808d0 <DD_INIT_CAN+0x158>)
   808a2:	4b09      	ldr	r3, [pc, #36]	; (808c8 <DD_INIT_CAN+0x150>)
   808a4:	4798      	blx	r3
	
		sn65hvda540_set_en(&can0_transceiver ,PIN_CAN0_STANDBY_IDX);
   808a6:	2102      	movs	r1, #2
   808a8:	480c      	ldr	r0, [pc, #48]	; (808dc <DD_INIT_CAN+0x164>)
   808aa:	4b0d      	ldr	r3, [pc, #52]	; (808e0 <DD_INIT_CAN+0x168>)
   808ac:	4798      	blx	r3
		sn65hvda540_normal_mode(&can0_transceiver);
   808ae:	480b      	ldr	r0, [pc, #44]	; (808dc <DD_INIT_CAN+0x164>)
   808b0:	4b0c      	ldr	r3, [pc, #48]	; (808e4 <DD_INIT_CAN+0x16c>)
   808b2:	4798      	blx	r3
}
   808b4:	bf00      	nop
   808b6:	3738      	adds	r7, #56	; 0x38
   808b8:	46bd      	mov	sp, r7
   808ba:	bd80      	pop	{r7, pc}
   808bc:	00087650 	.word	0x00087650
   808c0:	400b4000 	.word	0x400b4000
   808c4:	43414e00 	.word	0x43414e00
   808c8:	00080689 	.word	0x00080689
   808cc:	0001869f 	.word	0x0001869f
   808d0:	20070a58 	.word	0x20070a58
   808d4:	1ffc0000 	.word	0x1ffc0000
   808d8:	000801c9 	.word	0x000801c9
   808dc:	20070a84 	.word	0x20070a84
   808e0:	00080265 	.word	0x00080265
   808e4:	00080281 	.word	0x00080281

000808e8 <dd_APT_REG_INIT>:
#include  "Platform/Driver/CPU2_DD_SPI/D_SPI.h"
uint16_t command_data_array[5];
	

void dd_APT_REG_INIT()
     	{
   808e8:	b580      	push	{r7, lr}
   808ea:	b084      	sub	sp, #16
   808ec:	af00      	add	r7, sp, #0
    	
		command_data_array[0] = ADS1120_RESET;
   808ee:	4b1e      	ldr	r3, [pc, #120]	; (80968 <dd_APT_REG_INIT+0x80>)
   808f0:	2206      	movs	r2, #6
   808f2:	801a      	strh	r2, [r3, #0]
     	dd_spi_master_transfer(&command_data_array, 1);
   808f4:	2101      	movs	r1, #1
   808f6:	481c      	ldr	r0, [pc, #112]	; (80968 <dd_APT_REG_INIT+0x80>)
   808f8:	4b1c      	ldr	r3, [pc, #112]	; (8096c <dd_APT_REG_INIT+0x84>)
   808fa:	4798      	blx	r3
		 
		 
		 for (int i=0;i<10000;i++)
   808fc:	2300      	movs	r3, #0
   808fe:	60fb      	str	r3, [r7, #12]
   80900:	e002      	b.n	80908 <dd_APT_REG_INIT+0x20>
   80902:	68fb      	ldr	r3, [r7, #12]
   80904:	3301      	adds	r3, #1
   80906:	60fb      	str	r3, [r7, #12]
   80908:	68fb      	ldr	r3, [r7, #12]
   8090a:	f242 720f 	movw	r2, #9999	; 0x270f
   8090e:	4293      	cmp	r3, r2
   80910:	ddf7      	ble.n	80902 <dd_APT_REG_INIT+0x1a>
		 {
	;
		 }
		 		 
		 command_data_array[0] = ADS1120_WREG_COMMAND | ADS1120_WREG_START_REG_ADR(0) | ADS1120_WREG_NO_OF_BYTES(3) ; //0x43;
   80912:	4b15      	ldr	r3, [pc, #84]	; (80968 <dd_APT_REG_INIT+0x80>)
   80914:	2243      	movs	r2, #67	; 0x43
   80916:	801a      	strh	r2, [r3, #0]
		 command_data_array[1] = ADS1120_CONFIG_REG0_MUX(ADS1120_MUX_AIN1_AIN2) |  ADS1120_CONFIG_REG0_GAIN(ADS1120_DEVICE_GAIN_32) ;    //3E                                      //0b00110001;
   80918:	4b13      	ldr	r3, [pc, #76]	; (80968 <dd_APT_REG_INIT+0x80>)
   8091a:	223a      	movs	r2, #58	; 0x3a
   8091c:	805a      	strh	r2, [r3, #2]
		 command_data_array[2] = 0x04;      //ADS1120_CONFIG_REG1_CM | ADS1120_CONFIG_REG1_MODE(ADS1120_MODE_MORMAL) | ADS1120_CONFIG_REG1_DR(ADS1120_DR_20_SPS);//0b00000100; 04
   8091e:	4b12      	ldr	r3, [pc, #72]	; (80968 <dd_APT_REG_INIT+0x80>)
   80920:	2204      	movs	r2, #4
   80922:	809a      	strh	r2, [r3, #4]
		 command_data_array[3] = 0x98;                  //ADS1120_CONFIG_REG2_IDAC(ADS1120_IDAC_OFF) | ADS1120_CONFIG_REG2_50_60(ADS1120_FIR_50_60_REJECTION) | ADS1120_CONFIG_REG2_VREF(ADS1120_EXTERNAL_REF_REFP1_REFN1); //0b10011000   98;
   80924:	4b10      	ldr	r3, [pc, #64]	; (80968 <dd_APT_REG_INIT+0x80>)
   80926:	2298      	movs	r2, #152	; 0x98
   80928:	80da      	strh	r2, [r3, #6]
		 command_data_array[4] = 0;                       //0b00000000;
   8092a:	4b0f      	ldr	r3, [pc, #60]	; (80968 <dd_APT_REG_INIT+0x80>)
   8092c:	2200      	movs	r2, #0
   8092e:	811a      	strh	r2, [r3, #8]
		 // 							  dd_spi_set_peripheral_chip_select_value(PS1_CS_N_ID);
		 // 					 	  dd_spi_master_transfer(&command_data_array, sizeof(command_data_array), PS1_CS_N_ID);
		 dd_spi_master_transfer(&command_data_array, 5);
   80930:	2105      	movs	r1, #5
   80932:	480d      	ldr	r0, [pc, #52]	; (80968 <dd_APT_REG_INIT+0x80>)
   80934:	4b0d      	ldr	r3, [pc, #52]	; (8096c <dd_APT_REG_INIT+0x84>)
   80936:	4798      	blx	r3
		 
		 
										  
										  
						
		  command_data_array[0] = ADS1120_START_OR_SYNC;
   80938:	4b0b      	ldr	r3, [pc, #44]	; (80968 <dd_APT_REG_INIT+0x80>)
   8093a:	2208      	movs	r2, #8
   8093c:	801a      	strh	r2, [r3, #0]
		dd_spi_master_transfer(&command_data_array, 1);
   8093e:	2101      	movs	r1, #1
   80940:	4809      	ldr	r0, [pc, #36]	; (80968 <dd_APT_REG_INIT+0x80>)
   80942:	4b0a      	ldr	r3, [pc, #40]	; (8096c <dd_APT_REG_INIT+0x84>)
   80944:	4798      	blx	r3
  
		 
		   for (int i=0;i<10000;i++)
   80946:	2300      	movs	r3, #0
   80948:	60bb      	str	r3, [r7, #8]
   8094a:	e002      	b.n	80952 <dd_APT_REG_INIT+0x6a>
   8094c:	68bb      	ldr	r3, [r7, #8]
   8094e:	3301      	adds	r3, #1
   80950:	60bb      	str	r3, [r7, #8]
   80952:	68bb      	ldr	r3, [r7, #8]
   80954:	f242 720f 	movw	r2, #9999	; 0x270f
   80958:	4293      	cmp	r3, r2
   8095a:	ddf7      	ble.n	8094c <dd_APT_REG_INIT+0x64>
		   {
			   ;
		   }   
		   int i = 0;
   8095c:	2300      	movs	r3, #0
   8095e:	607b      	str	r3, [r7, #4]
 }
   80960:	bf00      	nop
   80962:	3710      	adds	r7, #16
   80964:	46bd      	mov	sp, r7
   80966:	bd80      	pop	{r7, pc}
   80968:	20070e78 	.word	0x20070e78
   8096c:	00080ba9 	.word	0x00080ba9

00080970 <dd_VPT_REG_INIT>:
		   
		   
		   void dd_VPT_REG_INIT()
		   {
   80970:	b580      	push	{r7, lr}
   80972:	b084      	sub	sp, #16
   80974:	af00      	add	r7, sp, #0
			   command_data_array[0] = ADS1120_RESET;
   80976:	4b1e      	ldr	r3, [pc, #120]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   80978:	2206      	movs	r2, #6
   8097a:	801a      	strh	r2, [r3, #0]
			   dd_spi_master_transfer(&command_data_array, 1);
   8097c:	2101      	movs	r1, #1
   8097e:	481c      	ldr	r0, [pc, #112]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   80980:	4b1c      	ldr	r3, [pc, #112]	; (809f4 <dd_VPT_REG_INIT+0x84>)
   80982:	4798      	blx	r3
			   
			   
			   for (int i=0;i<10000;i++)
   80984:	2300      	movs	r3, #0
   80986:	60fb      	str	r3, [r7, #12]
   80988:	e002      	b.n	80990 <dd_VPT_REG_INIT+0x20>
   8098a:	68fb      	ldr	r3, [r7, #12]
   8098c:	3301      	adds	r3, #1
   8098e:	60fb      	str	r3, [r7, #12]
   80990:	68fb      	ldr	r3, [r7, #12]
   80992:	f242 720f 	movw	r2, #9999	; 0x270f
   80996:	4293      	cmp	r3, r2
   80998:	ddf7      	ble.n	8098a <dd_VPT_REG_INIT+0x1a>
			   {
				   ;
			   }
			   			   
			   command_data_array[0] = ADS1120_WREG_COMMAND | ADS1120_WREG_START_REG_ADR(0) | ADS1120_WREG_NO_OF_BYTES(3) ; //0x43;
   8099a:	4b15      	ldr	r3, [pc, #84]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   8099c:	2243      	movs	r2, #67	; 0x43
   8099e:	801a      	strh	r2, [r3, #0]
			   command_data_array[1] = ADS1120_CONFIG_REG0_MUX(ADS1120_MUX_AIN1_AIN2) |  ADS1120_CONFIG_REG0_GAIN(ADS1120_DEVICE_GAIN_32) ;    //3E                                      //0b00110001;
   809a0:	4b13      	ldr	r3, [pc, #76]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809a2:	223a      	movs	r2, #58	; 0x3a
   809a4:	805a      	strh	r2, [r3, #2]
			   command_data_array[2] = 0x04;      //ADS1120_CONFIG_REG1_CM | ADS1120_CONFIG_REG1_MODE(ADS1120_MODE_MORMAL) | ADS1120_CONFIG_REG1_DR(ADS1120_DR_20_SPS);//0b00000100; 04
   809a6:	4b12      	ldr	r3, [pc, #72]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809a8:	2204      	movs	r2, #4
   809aa:	809a      	strh	r2, [r3, #4]
			   command_data_array[3] = 0x98;                  //ADS1120_CONFIG_REG2_IDAC(ADS1120_IDAC_OFF) | ADS1120_CONFIG_REG2_50_60(ADS1120_FIR_50_60_REJECTION) | ADS1120_CONFIG_REG2_VREF(ADS1120_EXTERNAL_REF_REFP1_REFN1); //0b10011000   98;
   809ac:	4b10      	ldr	r3, [pc, #64]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809ae:	2298      	movs	r2, #152	; 0x98
   809b0:	80da      	strh	r2, [r3, #6]
			   command_data_array[4] = 0;                       //0b00000000;
   809b2:	4b0f      	ldr	r3, [pc, #60]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809b4:	2200      	movs	r2, #0
   809b6:	811a      	strh	r2, [r3, #8]
			   // 							  dd_spi_set_peripheral_chip_select_value(PS1_CS_N_ID);
			   // 					 	  dd_spi_master_transfer(&command_data_array, sizeof(command_data_array), PS1_CS_N_ID);
			   dd_spi_master_transfer(&command_data_array, 5);
   809b8:	2105      	movs	r1, #5
   809ba:	480d      	ldr	r0, [pc, #52]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809bc:	4b0d      	ldr	r3, [pc, #52]	; (809f4 <dd_VPT_REG_INIT+0x84>)
   809be:	4798      	blx	r3
			   
			   
			   command_data_array[0] = ADS1120_START_OR_SYNC;
   809c0:	4b0b      	ldr	r3, [pc, #44]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809c2:	2208      	movs	r2, #8
   809c4:	801a      	strh	r2, [r3, #0]
			   dd_spi_master_transfer(&command_data_array, 1);
   809c6:	2101      	movs	r1, #1
   809c8:	4809      	ldr	r0, [pc, #36]	; (809f0 <dd_VPT_REG_INIT+0x80>)
   809ca:	4b0a      	ldr	r3, [pc, #40]	; (809f4 <dd_VPT_REG_INIT+0x84>)
   809cc:	4798      	blx	r3
			   
			   
			   for (int i=0;i<10000;i++)
   809ce:	2300      	movs	r3, #0
   809d0:	60bb      	str	r3, [r7, #8]
   809d2:	e002      	b.n	809da <dd_VPT_REG_INIT+0x6a>
   809d4:	68bb      	ldr	r3, [r7, #8]
   809d6:	3301      	adds	r3, #1
   809d8:	60bb      	str	r3, [r7, #8]
   809da:	68bb      	ldr	r3, [r7, #8]
   809dc:	f242 720f 	movw	r2, #9999	; 0x270f
   809e0:	4293      	cmp	r3, r2
   809e2:	ddf7      	ble.n	809d4 <dd_VPT_REG_INIT+0x64>
			   {
				   ;
			   }
			   int i = 0;
   809e4:	2300      	movs	r3, #0
   809e6:	607b      	str	r3, [r7, #4]
   809e8:	bf00      	nop
   809ea:	3710      	adds	r7, #16
   809ec:	46bd      	mov	sp, r7
   809ee:	bd80      	pop	{r7, pc}
   809f0:	20070e78 	.word	0x20070e78
   809f4:	00080ba9 	.word	0x00080ba9

000809f8 <dd_spi_set_transfer_delay>:
void dd_spi_set_delay_between_chip_select(uint32_t ul_delay) {
	SPI0->SPI_MR &= (~SPI_MR_DLYBCS_Msk);
	SPI0->SPI_MR |= SPI_MR_DLYBCS(ul_delay);
}

void dd_spi_set_transfer_delay(uint16_t ul_pcs_group_id, uint8_t uc_dlybs, uint8_t uc_dlybct)  {
   809f8:	b490      	push	{r4, r7}
   809fa:	b082      	sub	sp, #8
   809fc:	af00      	add	r7, sp, #0
   809fe:	4603      	mov	r3, r0
   80a00:	80fb      	strh	r3, [r7, #6]
   80a02:	460b      	mov	r3, r1
   80a04:	717b      	strb	r3, [r7, #5]
   80a06:	4613      	mov	r3, r2
   80a08:	713b      	strb	r3, [r7, #4]
	SPI0->SPI_CSR[ul_pcs_group_id] &= ~(SPI_CSR_DLYBS_Msk | SPI_CSR_DLYBCT_Msk);
   80a0a:	4911      	ldr	r1, [pc, #68]	; (80a50 <dd_spi_set_transfer_delay+0x58>)
   80a0c:	88fb      	ldrh	r3, [r7, #6]
   80a0e:	4810      	ldr	r0, [pc, #64]	; (80a50 <dd_spi_set_transfer_delay+0x58>)
   80a10:	88fa      	ldrh	r2, [r7, #6]
   80a12:	320c      	adds	r2, #12
   80a14:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80a18:	b292      	uxth	r2, r2
   80a1a:	330c      	adds	r3, #12
   80a1c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	SPI0->SPI_CSR[ul_pcs_group_id] |= SPI_CSR_DLYBS(uc_dlybs) | SPI_CSR_DLYBCT(uc_dlybct);
   80a20:	4c0b      	ldr	r4, [pc, #44]	; (80a50 <dd_spi_set_transfer_delay+0x58>)
   80a22:	88fb      	ldrh	r3, [r7, #6]
   80a24:	490a      	ldr	r1, [pc, #40]	; (80a50 <dd_spi_set_transfer_delay+0x58>)
   80a26:	88fa      	ldrh	r2, [r7, #6]
   80a28:	320c      	adds	r2, #12
   80a2a:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
   80a2e:	797a      	ldrb	r2, [r7, #5]
   80a30:	0412      	lsls	r2, r2, #16
   80a32:	f402 027f 	and.w	r2, r2, #16711680	; 0xff0000
   80a36:	7938      	ldrb	r0, [r7, #4]
   80a38:	0600      	lsls	r0, r0, #24
   80a3a:	4302      	orrs	r2, r0
   80a3c:	430a      	orrs	r2, r1
   80a3e:	330c      	adds	r3, #12
   80a40:	f844 2023 	str.w	r2, [r4, r3, lsl #2]
}
   80a44:	bf00      	nop
   80a46:	3708      	adds	r7, #8
   80a48:	46bd      	mov	sp, r7
   80a4a:	bc90      	pop	{r4, r7}
   80a4c:	4770      	bx	lr
   80a4e:	bf00      	nop
   80a50:	40008000 	.word	0x40008000

00080a54 <dd_spi_set_bits_per_transfer>:

void dd_spi_set_bits_per_transfer(uint16_t ul_pcs_group_id, uint32_t ul_bits)
{
   80a54:	b480      	push	{r7}
   80a56:	b083      	sub	sp, #12
   80a58:	af00      	add	r7, sp, #0
   80a5a:	4603      	mov	r3, r0
   80a5c:	6039      	str	r1, [r7, #0]
   80a5e:	80fb      	strh	r3, [r7, #6]
	SPI0->SPI_CSR[ul_pcs_group_id] &= (~SPI_CSR_BITS_Msk);
   80a60:	490e      	ldr	r1, [pc, #56]	; (80a9c <dd_spi_set_bits_per_transfer+0x48>)
   80a62:	88fb      	ldrh	r3, [r7, #6]
   80a64:	480d      	ldr	r0, [pc, #52]	; (80a9c <dd_spi_set_bits_per_transfer+0x48>)
   80a66:	88fa      	ldrh	r2, [r7, #6]
   80a68:	320c      	adds	r2, #12
   80a6a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80a6e:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
   80a72:	330c      	adds	r3, #12
   80a74:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	SPI0->SPI_CSR[ul_pcs_group_id] |= ul_bits;
   80a78:	4808      	ldr	r0, [pc, #32]	; (80a9c <dd_spi_set_bits_per_transfer+0x48>)
   80a7a:	88fb      	ldrh	r3, [r7, #6]
   80a7c:	4907      	ldr	r1, [pc, #28]	; (80a9c <dd_spi_set_bits_per_transfer+0x48>)
   80a7e:	88fa      	ldrh	r2, [r7, #6]
   80a80:	320c      	adds	r2, #12
   80a82:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
   80a86:	683a      	ldr	r2, [r7, #0]
   80a88:	430a      	orrs	r2, r1
   80a8a:	330c      	adds	r3, #12
   80a8c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
   80a90:	bf00      	nop
   80a92:	370c      	adds	r7, #12
   80a94:	46bd      	mov	sp, r7
   80a96:	bc80      	pop	{r7}
   80a98:	4770      	bx	lr
   80a9a:	bf00      	nop
   80a9c:	40008000 	.word	0x40008000

00080aa0 <dd_spi_set_clock_polarity>:
		SPI0->SPI_WPMR =  (0x5350490u << 1);
	}
	
}

void dd_spi_set_clock_polarity(uint16_t ul_pcs_group_id, uint32_t ul_polarity)   {
   80aa0:	b480      	push	{r7}
   80aa2:	b083      	sub	sp, #12
   80aa4:	af00      	add	r7, sp, #0
   80aa6:	4603      	mov	r3, r0
   80aa8:	6039      	str	r1, [r7, #0]
   80aaa:	80fb      	strh	r3, [r7, #6]
	
	if (ul_polarity) {
   80aac:	683b      	ldr	r3, [r7, #0]
   80aae:	2b00      	cmp	r3, #0
   80ab0:	d00c      	beq.n	80acc <dd_spi_set_clock_polarity+0x2c>
		SPI0->SPI_CSR[ul_pcs_group_id] |= SPI_CSR_CPOL;
   80ab2:	490f      	ldr	r1, [pc, #60]	; (80af0 <dd_spi_set_clock_polarity+0x50>)
   80ab4:	88fb      	ldrh	r3, [r7, #6]
   80ab6:	480e      	ldr	r0, [pc, #56]	; (80af0 <dd_spi_set_clock_polarity+0x50>)
   80ab8:	88fa      	ldrh	r2, [r7, #6]
   80aba:	320c      	adds	r2, #12
   80abc:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80ac0:	f042 0201 	orr.w	r2, r2, #1
   80ac4:	330c      	adds	r3, #12
   80ac6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		} else {
		SPI0->SPI_CSR[ul_pcs_group_id] &= (~SPI_CSR_CPOL);
	}	
}
   80aca:	e00b      	b.n	80ae4 <dd_spi_set_clock_polarity+0x44>
void dd_spi_set_clock_polarity(uint16_t ul_pcs_group_id, uint32_t ul_polarity)   {
	
	if (ul_polarity) {
		SPI0->SPI_CSR[ul_pcs_group_id] |= SPI_CSR_CPOL;
		} else {
		SPI0->SPI_CSR[ul_pcs_group_id] &= (~SPI_CSR_CPOL);
   80acc:	4908      	ldr	r1, [pc, #32]	; (80af0 <dd_spi_set_clock_polarity+0x50>)
   80ace:	88fb      	ldrh	r3, [r7, #6]
   80ad0:	4807      	ldr	r0, [pc, #28]	; (80af0 <dd_spi_set_clock_polarity+0x50>)
   80ad2:	88fa      	ldrh	r2, [r7, #6]
   80ad4:	320c      	adds	r2, #12
   80ad6:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80ada:	f022 0201 	bic.w	r2, r2, #1
   80ade:	330c      	adds	r3, #12
   80ae0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}	
}
   80ae4:	bf00      	nop
   80ae6:	370c      	adds	r7, #12
   80ae8:	46bd      	mov	sp, r7
   80aea:	bc80      	pop	{r7}
   80aec:	4770      	bx	lr
   80aee:	bf00      	nop
   80af0:	40008000 	.word	0x40008000

00080af4 <dd_spi_set_clock_phase>:

void dd_spi_set_clock_phase(uint16_t ul_pcs_group_id, uint32_t ul_phase)
{
   80af4:	b480      	push	{r7}
   80af6:	b083      	sub	sp, #12
   80af8:	af00      	add	r7, sp, #0
   80afa:	4603      	mov	r3, r0
   80afc:	6039      	str	r1, [r7, #0]
   80afe:	80fb      	strh	r3, [r7, #6]
	if (ul_phase) {
   80b00:	683b      	ldr	r3, [r7, #0]
   80b02:	2b00      	cmp	r3, #0
   80b04:	d00c      	beq.n	80b20 <dd_spi_set_clock_phase+0x2c>
		SPI0->SPI_CSR[ul_pcs_group_id] |= SPI_CSR_NCPHA;
   80b06:	490f      	ldr	r1, [pc, #60]	; (80b44 <dd_spi_set_clock_phase+0x50>)
   80b08:	88fb      	ldrh	r3, [r7, #6]
   80b0a:	480e      	ldr	r0, [pc, #56]	; (80b44 <dd_spi_set_clock_phase+0x50>)
   80b0c:	88fa      	ldrh	r2, [r7, #6]
   80b0e:	320c      	adds	r2, #12
   80b10:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80b14:	f042 0202 	orr.w	r2, r2, #2
   80b18:	330c      	adds	r3, #12
   80b1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
		} else {
		SPI0->SPI_CSR[ul_pcs_group_id] &= (~SPI_CSR_NCPHA);
	}
}
   80b1e:	e00b      	b.n	80b38 <dd_spi_set_clock_phase+0x44>
void dd_spi_set_clock_phase(uint16_t ul_pcs_group_id, uint32_t ul_phase)
{
	if (ul_phase) {
		SPI0->SPI_CSR[ul_pcs_group_id] |= SPI_CSR_NCPHA;
		} else {
		SPI0->SPI_CSR[ul_pcs_group_id] &= (~SPI_CSR_NCPHA);
   80b20:	4908      	ldr	r1, [pc, #32]	; (80b44 <dd_spi_set_clock_phase+0x50>)
   80b22:	88fb      	ldrh	r3, [r7, #6]
   80b24:	4807      	ldr	r0, [pc, #28]	; (80b44 <dd_spi_set_clock_phase+0x50>)
   80b26:	88fa      	ldrh	r2, [r7, #6]
   80b28:	320c      	adds	r2, #12
   80b2a:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80b2e:	f022 0202 	bic.w	r2, r2, #2
   80b32:	330c      	adds	r3, #12
   80b34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	}
}
   80b38:	bf00      	nop
   80b3a:	370c      	adds	r7, #12
   80b3c:	46bd      	mov	sp, r7
   80b3e:	bc80      	pop	{r7}
   80b40:	4770      	bx	lr
   80b42:	bf00      	nop
   80b44:	40008000 	.word	0x40008000

00080b48 <dd_spi_set_baudrate_div>:

int16_t dd_spi_set_baudrate_div(uint16_t ul_pcs_group_id,uint8_t uc_baudrate_divider)
{
   80b48:	b480      	push	{r7}
   80b4a:	b083      	sub	sp, #12
   80b4c:	af00      	add	r7, sp, #0
   80b4e:	4603      	mov	r3, r0
   80b50:	460a      	mov	r2, r1
   80b52:	80fb      	strh	r3, [r7, #6]
   80b54:	4613      	mov	r3, r2
   80b56:	717b      	strb	r3, [r7, #5]
	/* Programming the SCBR field to 0 is forbidden */
	if (!uc_baudrate_divider)
   80b58:	797b      	ldrb	r3, [r7, #5]
   80b5a:	2b00      	cmp	r3, #0
   80b5c:	d102      	bne.n	80b64 <dd_spi_set_baudrate_div+0x1c>
	return -1;
   80b5e:	f04f 33ff 	mov.w	r3, #4294967295
   80b62:	e01a      	b.n	80b9a <dd_spi_set_baudrate_div+0x52>

	SPI0->SPI_CSR[ul_pcs_group_id] &= (~SPI_CSR_SCBR_Msk);
   80b64:	490f      	ldr	r1, [pc, #60]	; (80ba4 <dd_spi_set_baudrate_div+0x5c>)
   80b66:	88fb      	ldrh	r3, [r7, #6]
   80b68:	480e      	ldr	r0, [pc, #56]	; (80ba4 <dd_spi_set_baudrate_div+0x5c>)
   80b6a:	88fa      	ldrh	r2, [r7, #6]
   80b6c:	320c      	adds	r2, #12
   80b6e:	f850 2022 	ldr.w	r2, [r0, r2, lsl #2]
   80b72:	f422 427f 	bic.w	r2, r2, #65280	; 0xff00
   80b76:	330c      	adds	r3, #12
   80b78:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	SPI0->SPI_CSR[ul_pcs_group_id] |= SPI_CSR_SCBR(uc_baudrate_divider);
   80b7c:	4809      	ldr	r0, [pc, #36]	; (80ba4 <dd_spi_set_baudrate_div+0x5c>)
   80b7e:	88fb      	ldrh	r3, [r7, #6]
   80b80:	4908      	ldr	r1, [pc, #32]	; (80ba4 <dd_spi_set_baudrate_div+0x5c>)
   80b82:	88fa      	ldrh	r2, [r7, #6]
   80b84:	320c      	adds	r2, #12
   80b86:	f851 1022 	ldr.w	r1, [r1, r2, lsl #2]
   80b8a:	797a      	ldrb	r2, [r7, #5]
   80b8c:	0212      	lsls	r2, r2, #8
   80b8e:	b292      	uxth	r2, r2
   80b90:	430a      	orrs	r2, r1
   80b92:	330c      	adds	r3, #12
   80b94:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
	return 0;
   80b98:	2300      	movs	r3, #0
}
   80b9a:	4618      	mov	r0, r3
   80b9c:	370c      	adds	r7, #12
   80b9e:	46bd      	mov	sp, r7
   80ba0:	bc80      	pop	{r7}
   80ba2:	4770      	bx	lr
   80ba4:	40008000 	.word	0x40008000

00080ba8 <dd_spi_master_transfer>:
{
	SPI0->SPI_MR &= (~SPI_MR_PCS_Msk);
	SPI0->SPI_MR |= ((SPI_MR_PCS_Msk & ((pcs_ul_value) << SPI_MR_PCS_Pos)));
}

void dd_spi_master_transfer(void *p_buf, uint32_t size)  {
   80ba8:	b580      	push	{r7, lr}
   80baa:	b086      	sub	sp, #24
   80bac:	af00      	add	r7, sp, #0
   80bae:	6078      	str	r0, [r7, #4]
   80bb0:	6039      	str	r1, [r7, #0]
	uint32_t i;
	uint8_t uc_pcs;
	static uint8_t data;
	uint32_t timeout = SPI_TIMEOUT;
   80bb2:	f643 2398 	movw	r3, #15000	; 0x3a98
   80bb6:	613b      	str	r3, [r7, #16]

	uint16_t *p_buffer;

	p_buffer = p_buf;
   80bb8:	687b      	ldr	r3, [r7, #4]
   80bba:	60fb      	str	r3, [r7, #12]

	for (i = 0; i < size; i++) {
   80bbc:	2300      	movs	r3, #0
   80bbe:	617b      	str	r3, [r7, #20]
   80bc0:	e022      	b.n	80c08 <dd_spi_master_transfer+0x60>
		dd_spi_write(p_buffer[i]);
   80bc2:	697b      	ldr	r3, [r7, #20]
   80bc4:	005b      	lsls	r3, r3, #1
   80bc6:	68fa      	ldr	r2, [r7, #12]
   80bc8:	4413      	add	r3, r2
   80bca:	881b      	ldrh	r3, [r3, #0]
   80bcc:	b2db      	uxtb	r3, r3
   80bce:	4618      	mov	r0, r3
   80bd0:	4b12      	ldr	r3, [pc, #72]	; (80c1c <dd_spi_master_transfer+0x74>)
   80bd2:	4798      	blx	r3
		/* Wait transfer done. */
		while  ( ((SPI0->SPI_SR) & SPI_SR_RDRF) == 0)
   80bd4:	e004      	b.n	80be0 <dd_spi_master_transfer+0x38>
			 {
				if (!timeout--) {
   80bd6:	693b      	ldr	r3, [r7, #16]
   80bd8:	1e5a      	subs	r2, r3, #1
   80bda:	613a      	str	r2, [r7, #16]
   80bdc:	2b00      	cmp	r3, #0
   80bde:	d018      	beq.n	80c12 <dd_spi_master_transfer+0x6a>
	p_buffer = p_buf;

	for (i = 0; i < size; i++) {
		dd_spi_write(p_buffer[i]);
		/* Wait transfer done. */
		while  ( ((SPI0->SPI_SR) & SPI_SR_RDRF) == 0)
   80be0:	4b0f      	ldr	r3, [pc, #60]	; (80c20 <dd_spi_master_transfer+0x78>)
   80be2:	691b      	ldr	r3, [r3, #16]
   80be4:	f003 0301 	and.w	r3, r3, #1
   80be8:	2b00      	cmp	r3, #0
   80bea:	d0f4      	beq.n	80bd6 <dd_spi_master_transfer+0x2e>
			 {
				if (!timeout--) {
					return SPI_ERROR_TIMEOUT;
				}
			 }
		dd_spi_read(&data);
   80bec:	480d      	ldr	r0, [pc, #52]	; (80c24 <dd_spi_master_transfer+0x7c>)
   80bee:	4b0e      	ldr	r3, [pc, #56]	; (80c28 <dd_spi_master_transfer+0x80>)
   80bf0:	4798      	blx	r3
		p_buffer[i] = data;
   80bf2:	697b      	ldr	r3, [r7, #20]
   80bf4:	005b      	lsls	r3, r3, #1
   80bf6:	68fa      	ldr	r2, [r7, #12]
   80bf8:	4413      	add	r3, r2
   80bfa:	4a0a      	ldr	r2, [pc, #40]	; (80c24 <dd_spi_master_transfer+0x7c>)
   80bfc:	7812      	ldrb	r2, [r2, #0]
   80bfe:	b292      	uxth	r2, r2
   80c00:	801a      	strh	r2, [r3, #0]

	uint16_t *p_buffer;

	p_buffer = p_buf;

	for (i = 0; i < size; i++) {
   80c02:	697b      	ldr	r3, [r7, #20]
   80c04:	3301      	adds	r3, #1
   80c06:	617b      	str	r3, [r7, #20]
   80c08:	697a      	ldr	r2, [r7, #20]
   80c0a:	683b      	ldr	r3, [r7, #0]
   80c0c:	429a      	cmp	r2, r3
   80c0e:	d3d8      	bcc.n	80bc2 <dd_spi_master_transfer+0x1a>
   80c10:	e000      	b.n	80c14 <dd_spi_master_transfer+0x6c>
		dd_spi_write(p_buffer[i]);
		/* Wait transfer done. */
		while  ( ((SPI0->SPI_SR) & SPI_SR_RDRF) == 0)
			 {
				if (!timeout--) {
					return SPI_ERROR_TIMEOUT;
   80c12:	bf00      	nop
				}
			 }
		dd_spi_read(&data);
		p_buffer[i] = data;
	}
}
   80c14:	3718      	adds	r7, #24
   80c16:	46bd      	mov	sp, r7
   80c18:	bd80      	pop	{r7, pc}
   80c1a:	bf00      	nop
   80c1c:	00080c89 	.word	0x00080c89
   80c20:	40008000 	.word	0x40008000
   80c24:	20070949 	.word	0x20070949
   80c28:	00080c2d 	.word	0x00080c2d

00080c2c <dd_spi_read>:

spi_status_t dd_spi_read(uint8_t *us_data) {
   80c2c:	b480      	push	{r7}
   80c2e:	b085      	sub	sp, #20
   80c30:	af00      	add	r7, sp, #0
   80c32:	6078      	str	r0, [r7, #4]
	uint32_t timeout = SPI_TIMEOUT;
   80c34:	f643 2398 	movw	r3, #15000	; 0x3a98
   80c38:	60fb      	str	r3, [r7, #12]
	static uint32_t reg_value;

	while (!(SPI0->SPI_SR & SPI_SR_RDRF)) {
   80c3a:	e006      	b.n	80c4a <dd_spi_read+0x1e>
		if (!timeout--) {
   80c3c:	68fb      	ldr	r3, [r7, #12]
   80c3e:	1e5a      	subs	r2, r3, #1
   80c40:	60fa      	str	r2, [r7, #12]
   80c42:	2b00      	cmp	r3, #0
   80c44:	d101      	bne.n	80c4a <dd_spi_read+0x1e>
			return SPI_ERROR_TIMEOUT;
   80c46:	2301      	movs	r3, #1
   80c48:	e015      	b.n	80c76 <dd_spi_read+0x4a>

spi_status_t dd_spi_read(uint8_t *us_data) {
	uint32_t timeout = SPI_TIMEOUT;
	static uint32_t reg_value;

	while (!(SPI0->SPI_SR & SPI_SR_RDRF)) {
   80c4a:	4b0d      	ldr	r3, [pc, #52]	; (80c80 <dd_spi_read+0x54>)
   80c4c:	691b      	ldr	r3, [r3, #16]
   80c4e:	f003 0301 	and.w	r3, r3, #1
   80c52:	2b00      	cmp	r3, #0
   80c54:	d0f2      	beq.n	80c3c <dd_spi_read+0x10>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}

if(SPI0->SPI_SR & SPI_SR_RDRF)
   80c56:	4b0a      	ldr	r3, [pc, #40]	; (80c80 <dd_spi_read+0x54>)
   80c58:	691b      	ldr	r3, [r3, #16]
   80c5a:	f003 0301 	and.w	r3, r3, #1
   80c5e:	2b00      	cmp	r3, #0
   80c60:	d003      	beq.n	80c6a <dd_spi_read+0x3e>
{
	reg_value = SPI0->SPI_RDR;
   80c62:	4b07      	ldr	r3, [pc, #28]	; (80c80 <dd_spi_read+0x54>)
   80c64:	689b      	ldr	r3, [r3, #8]
   80c66:	4a07      	ldr	r2, [pc, #28]	; (80c84 <dd_spi_read+0x58>)
   80c68:	6013      	str	r3, [r2, #0]
}

	*us_data =  (reg_value & SPI_RDR_RD_Msk);   	
   80c6a:	4b06      	ldr	r3, [pc, #24]	; (80c84 <dd_spi_read+0x58>)
   80c6c:	681b      	ldr	r3, [r3, #0]
   80c6e:	b2da      	uxtb	r2, r3
   80c70:	687b      	ldr	r3, [r7, #4]
   80c72:	701a      	strb	r2, [r3, #0]
	return SPI_OK;
   80c74:	2300      	movs	r3, #0
}
   80c76:	4618      	mov	r0, r3
   80c78:	3714      	adds	r7, #20
   80c7a:	46bd      	mov	sp, r7
   80c7c:	bc80      	pop	{r7}
   80c7e:	4770      	bx	lr
   80c80:	40008000 	.word	0x40008000
   80c84:	2007094c 	.word	0x2007094c

00080c88 <dd_spi_write>:

spi_status_t dd_spi_write(uint8_t us_data)  {																																																																																																																																																																																																																																																																																																																																						
   80c88:	b480      	push	{r7}
   80c8a:	b085      	sub	sp, #20
   80c8c:	af00      	add	r7, sp, #0
   80c8e:	4603      	mov	r3, r0
   80c90:	71fb      	strb	r3, [r7, #7]
	uint32_t timeout = SPI_TIMEOUT;
   80c92:	f643 2398 	movw	r3, #15000	; 0x3a98
   80c96:	60fb      	str	r3, [r7, #12]
	uint32_t value;

	while (!(SPI0->SPI_SR & SPI_SR_TDRE)) {
   80c98:	e006      	b.n	80ca8 <dd_spi_write+0x20>
		if (!timeout--) {
   80c9a:	68fb      	ldr	r3, [r7, #12]
   80c9c:	1e5a      	subs	r2, r3, #1
   80c9e:	60fa      	str	r2, [r7, #12]
   80ca0:	2b00      	cmp	r3, #0
   80ca2:	d101      	bne.n	80ca8 <dd_spi_write+0x20>
			return SPI_ERROR_TIMEOUT;
   80ca4:	2301      	movs	r3, #1
   80ca6:	e00b      	b.n	80cc0 <dd_spi_write+0x38>

spi_status_t dd_spi_write(uint8_t us_data)  {																																																																																																																																																																																																																																																																																																																																						
	uint32_t timeout = SPI_TIMEOUT;
	uint32_t value;

	while (!(SPI0->SPI_SR & SPI_SR_TDRE)) {
   80ca8:	4b08      	ldr	r3, [pc, #32]	; (80ccc <dd_spi_write+0x44>)
   80caa:	691b      	ldr	r3, [r3, #16]
   80cac:	f003 0302 	and.w	r3, r3, #2
   80cb0:	2b00      	cmp	r3, #0
   80cb2:	d0f2      	beq.n	80c9a <dd_spi_write+0x12>
		if (!timeout--) {
			return SPI_ERROR_TIMEOUT;
		}
	}
	value = SPI_TDR_TD(us_data);
   80cb4:	79fb      	ldrb	r3, [r7, #7]
   80cb6:	60bb      	str	r3, [r7, #8]
	SPI0->SPI_TDR = value;
   80cb8:	4a04      	ldr	r2, [pc, #16]	; (80ccc <dd_spi_write+0x44>)
   80cba:	68bb      	ldr	r3, [r7, #8]
   80cbc:	60d3      	str	r3, [r2, #12]

	return SPI_OK;
   80cbe:	2300      	movs	r3, #0
}
   80cc0:	4618      	mov	r0, r3
   80cc2:	3714      	adds	r7, #20
   80cc4:	46bd      	mov	sp, r7
   80cc6:	bc80      	pop	{r7}
   80cc8:	4770      	bx	lr
   80cca:	bf00      	nop
   80ccc:	40008000 	.word	0x40008000

00080cd0 <dd_spi_master_read>:

 void dd_spi_master_read(void *p_buf, uint32_t size)
{
   80cd0:	b580      	push	{r7, lr}
   80cd2:	b086      	sub	sp, #24
   80cd4:	af00      	add	r7, sp, #0
   80cd6:	6078      	str	r0, [r7, #4]
   80cd8:	6039      	str	r1, [r7, #0]
	uint32_t i;
	uint8_t uc_pcs;
	static uint8_t data;
	uint32_t timeout = SPI_TIMEOUT;
   80cda:	f643 2398 	movw	r3, #15000	; 0x3a98
   80cde:	613b      	str	r3, [r7, #16]

	volatile uint8_t *p_buffer;
	
// 	uint8_t   dummy[4];
// 
	p_buffer = p_buf;
   80ce0:	687b      	ldr	r3, [r7, #4]
   80ce2:	60fb      	str	r3, [r7, #12]
//  	dd_spi_read(&data);
// 	
// 	dd_spi_write(p_buffer[0]);
// 	dd_spi_read(&data);
	
	for (i = 0; i < size ; i++) {
   80ce4:	2300      	movs	r3, #0
   80ce6:	617b      	str	r3, [r7, #20]
   80ce8:	e01f      	b.n	80d2a <dd_spi_master_read+0x5a>
		dd_spi_write(p_buffer[i]);
   80cea:	68fa      	ldr	r2, [r7, #12]
   80cec:	697b      	ldr	r3, [r7, #20]
   80cee:	4413      	add	r3, r2
   80cf0:	781b      	ldrb	r3, [r3, #0]
   80cf2:	b2db      	uxtb	r3, r3
   80cf4:	4618      	mov	r0, r3
   80cf6:	4b11      	ldr	r3, [pc, #68]	; (80d3c <dd_spi_master_read+0x6c>)
   80cf8:	4798      	blx	r3
		/*dd_spi_write(p_buffer[1]);*/
	//	while(((SPI0->SPI_SR) & SPI_SR_RDRF) == 0);
	//	dd_spi_read(&data);	
		
		while(((SPI0->SPI_SR) & SPI_SR_RDRF) == 0)
   80cfa:	e004      	b.n	80d06 <dd_spi_master_read+0x36>
			 {
				if (!timeout--) {
   80cfc:	693b      	ldr	r3, [r7, #16]
   80cfe:	1e5a      	subs	r2, r3, #1
   80d00:	613a      	str	r2, [r7, #16]
   80d02:	2b00      	cmp	r3, #0
   80d04:	d016      	beq.n	80d34 <dd_spi_master_read+0x64>
		dd_spi_write(p_buffer[i]);
		/*dd_spi_write(p_buffer[1]);*/
	//	while(((SPI0->SPI_SR) & SPI_SR_RDRF) == 0);
	//	dd_spi_read(&data);	
		
		while(((SPI0->SPI_SR) & SPI_SR_RDRF) == 0)
   80d06:	4b0e      	ldr	r3, [pc, #56]	; (80d40 <dd_spi_master_read+0x70>)
   80d08:	691b      	ldr	r3, [r3, #16]
   80d0a:	f003 0301 	and.w	r3, r3, #1
   80d0e:	2b00      	cmp	r3, #0
   80d10:	d0f4      	beq.n	80cfc <dd_spi_master_read+0x2c>
			 {
				if (!timeout--) {
					return SPI_ERROR_TIMEOUT;
				}
			 }
		dd_spi_read(&data);
   80d12:	480c      	ldr	r0, [pc, #48]	; (80d44 <dd_spi_master_read+0x74>)
   80d14:	4b0c      	ldr	r3, [pc, #48]	; (80d48 <dd_spi_master_read+0x78>)
   80d16:	4798      	blx	r3
		p_buffer[i] = data;
   80d18:	68fa      	ldr	r2, [r7, #12]
   80d1a:	697b      	ldr	r3, [r7, #20]
   80d1c:	4413      	add	r3, r2
   80d1e:	4a09      	ldr	r2, [pc, #36]	; (80d44 <dd_spi_master_read+0x74>)
   80d20:	7812      	ldrb	r2, [r2, #0]
   80d22:	701a      	strb	r2, [r3, #0]
//  	dd_spi_read(&data);
// 	
// 	dd_spi_write(p_buffer[0]);
// 	dd_spi_read(&data);
	
	for (i = 0; i < size ; i++) {
   80d24:	697b      	ldr	r3, [r7, #20]
   80d26:	3301      	adds	r3, #1
   80d28:	617b      	str	r3, [r7, #20]
   80d2a:	697a      	ldr	r2, [r7, #20]
   80d2c:	683b      	ldr	r3, [r7, #0]
   80d2e:	429a      	cmp	r2, r3
   80d30:	d3db      	bcc.n	80cea <dd_spi_master_read+0x1a>
   80d32:	e000      	b.n	80d36 <dd_spi_master_read+0x66>
	//	dd_spi_read(&data);	
		
		while(((SPI0->SPI_SR) & SPI_SR_RDRF) == 0)
			 {
				if (!timeout--) {
					return SPI_ERROR_TIMEOUT;
   80d34:	bf00      	nop
			 }
		dd_spi_read(&data);
		p_buffer[i] = data;
		
	}
}
   80d36:	3718      	adds	r7, #24
   80d38:	46bd      	mov	sp, r7
   80d3a:	bd80      	pop	{r7, pc}
   80d3c:	00080c89 	.word	0x00080c89
   80d40:	40008000 	.word	0x40008000
   80d44:	20070950 	.word	0x20070950
   80d48:	00080c2d 	.word	0x00080c2d

00080d4c <CPU2_DD_INIT_SPI>:
		data_ready = false;
	}	
}

void CPU2_DD_INIT_SPI(void)
{
   80d4c:	b580      	push	{r7, lr}
   80d4e:	b082      	sub	sp, #8
   80d50:	af00      	add	r7, sp, #0

	///////////////////////////////////////////////
	SPI0->SPI_WPMR = 0x53504900;         // SPI_WPMR_WPEN
   80d52:	4b43      	ldr	r3, [pc, #268]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d54:	4a43      	ldr	r2, [pc, #268]	; (80e64 <CPU2_DD_INIT_SPI+0x118>)
   80d56:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//puts("-I- Initialize SPI as master\r");	
	//dd_spi_set_writeprotect(0);	
	
	PMC->PMC_WPMR = 0x504D4300;
   80d5a:	4b43      	ldr	r3, [pc, #268]	; (80e68 <CPU2_DD_INIT_SPI+0x11c>)
   80d5c:	4a43      	ldr	r2, [pc, #268]	; (80e6c <CPU2_DD_INIT_SPI+0x120>)
   80d5e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	spi_enable_clock(SPI_MASTER_BASE);
   80d62:	483f      	ldr	r0, [pc, #252]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d64:	4b42      	ldr	r3, [pc, #264]	; (80e70 <CPU2_DD_INIT_SPI+0x124>)
   80d66:	4798      	blx	r3
	
	
	
	 SPI0->SPI_CR = SPI_CR_SPIDIS;	
   80d68:	4b3d      	ldr	r3, [pc, #244]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d6a:	2202      	movs	r2, #2
   80d6c:	601a      	str	r2, [r3, #0]
	//spi_disable(SPI_MASTER_BASE);
	
	SPI0->SPI_CR = SPI_CR_SWRST;
   80d6e:	4b3c      	ldr	r3, [pc, #240]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d70:	2280      	movs	r2, #128	; 0x80
   80d72:	601a      	str	r2, [r3, #0]
	//spi_reset(SPI_MASTER_BASE);
	
	SPI0->SPI_CR = SPI_CR_LASTXFER;
   80d74:	4b3a      	ldr	r3, [pc, #232]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d76:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
   80d7a:	601a      	str	r2, [r3, #0]
	//spi_set_lastxfer(SPI_MASTER_BASE);
	
	SPI0->SPI_MR |= SPI_MR_MSTR;
   80d7c:	4a38      	ldr	r2, [pc, #224]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d7e:	4b38      	ldr	r3, [pc, #224]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d80:	685b      	ldr	r3, [r3, #4]
   80d82:	f043 0301 	orr.w	r3, r3, #1
   80d86:	6053      	str	r3, [r2, #4]
	//spi_set_master_mode(SPI_MASTER_BASE);
	
	SPI0->SPI_MR |= SPI_MR_MODFDIS;
   80d88:	4a35      	ldr	r2, [pc, #212]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d8a:	4b35      	ldr	r3, [pc, #212]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80d8c:	685b      	ldr	r3, [r3, #4]
   80d8e:	f043 0310 	orr.w	r3, r3, #16
   80d92:	6053      	str	r3, [r2, #4]
// 	SPI0->SPI_MR = 0x00000001;
// 	SPI0->SPI_CSR = 0x10800080;
	
	
	//spi_set_peripheral_chip_select_value(SPI_MASTER_BASE, SPI_CHIP_PCS);	
	dd_spi_set_clock_polarity(APT_CHIP_SEL, SPI_CLK_POLARITY_0);
   80d94:	4b37      	ldr	r3, [pc, #220]	; (80e74 <CPU2_DD_INIT_SPI+0x128>)
   80d96:	781b      	ldrb	r3, [r3, #0]
   80d98:	b29b      	uxth	r3, r3
   80d9a:	2100      	movs	r1, #0
   80d9c:	4618      	mov	r0, r3
   80d9e:	4b36      	ldr	r3, [pc, #216]	; (80e78 <CPU2_DD_INIT_SPI+0x12c>)
   80da0:	4798      	blx	r3
	dd_spi_set_clock_phase(APT_CHIP_SEL, SPI_CLK_PHASE_1);	
   80da2:	4b34      	ldr	r3, [pc, #208]	; (80e74 <CPU2_DD_INIT_SPI+0x128>)
   80da4:	781b      	ldrb	r3, [r3, #0]
   80da6:	b29b      	uxth	r3, r3
   80da8:	2101      	movs	r1, #1
   80daa:	4618      	mov	r0, r3
   80dac:	4b33      	ldr	r3, [pc, #204]	; (80e7c <CPU2_DD_INIT_SPI+0x130>)
   80dae:	4798      	blx	r3
	dd_spi_set_bits_per_transfer(APT_CHIP_SEL,SPI_CSR_BITS_8_BIT);	
   80db0:	4b30      	ldr	r3, [pc, #192]	; (80e74 <CPU2_DD_INIT_SPI+0x128>)
   80db2:	781b      	ldrb	r3, [r3, #0]
   80db4:	b29b      	uxth	r3, r3
   80db6:	2100      	movs	r1, #0
   80db8:	4618      	mov	r0, r3
   80dba:	4b31      	ldr	r3, [pc, #196]	; (80e80 <CPU2_DD_INIT_SPI+0x134>)
   80dbc:	4798      	blx	r3
	dd_spi_set_baudrate_div(APT_CHIP_SEL, 0xff );	//(sysclk_get_peripheral_hz()/ gs_ul_spi_clock)
   80dbe:	4b2d      	ldr	r3, [pc, #180]	; (80e74 <CPU2_DD_INIT_SPI+0x128>)
   80dc0:	781b      	ldrb	r3, [r3, #0]
   80dc2:	b29b      	uxth	r3, r3
   80dc4:	21ff      	movs	r1, #255	; 0xff
   80dc6:	4618      	mov	r0, r3
   80dc8:	4b2e      	ldr	r3, [pc, #184]	; (80e84 <CPU2_DD_INIT_SPI+0x138>)
   80dca:	4798      	blx	r3
	dd_spi_set_transfer_delay(APT_CHIP_SEL, SPI_DLYBS,SPI_DLYBCT);
   80dcc:	4b29      	ldr	r3, [pc, #164]	; (80e74 <CPU2_DD_INIT_SPI+0x128>)
   80dce:	781b      	ldrb	r3, [r3, #0]
   80dd0:	b29b      	uxth	r3, r3
   80dd2:	2230      	movs	r2, #48	; 0x30
   80dd4:	21ff      	movs	r1, #255	; 0xff
   80dd6:	4618      	mov	r0, r3
   80dd8:	4b2b      	ldr	r3, [pc, #172]	; (80e88 <CPU2_DD_INIT_SPI+0x13c>)
   80dda:	4798      	blx	r3
	
	//spi_set_peripheral_chip_select_value(SPI_MASTER_BASE, SPI_CHIP_PCS);	
	dd_spi_set_clock_polarity(VPT_CHIP_SEL, SPI_CLK_POLARITY_0);
   80ddc:	4b2b      	ldr	r3, [pc, #172]	; (80e8c <CPU2_DD_INIT_SPI+0x140>)
   80dde:	781b      	ldrb	r3, [r3, #0]
   80de0:	b29b      	uxth	r3, r3
   80de2:	2100      	movs	r1, #0
   80de4:	4618      	mov	r0, r3
   80de6:	4b24      	ldr	r3, [pc, #144]	; (80e78 <CPU2_DD_INIT_SPI+0x12c>)
   80de8:	4798      	blx	r3
	dd_spi_set_clock_phase(VPT_CHIP_SEL, SPI_CLK_PHASE_1);	
   80dea:	4b28      	ldr	r3, [pc, #160]	; (80e8c <CPU2_DD_INIT_SPI+0x140>)
   80dec:	781b      	ldrb	r3, [r3, #0]
   80dee:	b29b      	uxth	r3, r3
   80df0:	2101      	movs	r1, #1
   80df2:	4618      	mov	r0, r3
   80df4:	4b21      	ldr	r3, [pc, #132]	; (80e7c <CPU2_DD_INIT_SPI+0x130>)
   80df6:	4798      	blx	r3
	dd_spi_set_bits_per_transfer(VPT_CHIP_SEL,SPI_CSR_BITS_8_BIT);	
   80df8:	4b24      	ldr	r3, [pc, #144]	; (80e8c <CPU2_DD_INIT_SPI+0x140>)
   80dfa:	781b      	ldrb	r3, [r3, #0]
   80dfc:	b29b      	uxth	r3, r3
   80dfe:	2100      	movs	r1, #0
   80e00:	4618      	mov	r0, r3
   80e02:	4b1f      	ldr	r3, [pc, #124]	; (80e80 <CPU2_DD_INIT_SPI+0x134>)
   80e04:	4798      	blx	r3
	dd_spi_set_baudrate_div(VPT_CHIP_SEL, 0xff );	//(sysclk_get_peripheral_hz()/ gs_ul_spi_clock)
   80e06:	4b21      	ldr	r3, [pc, #132]	; (80e8c <CPU2_DD_INIT_SPI+0x140>)
   80e08:	781b      	ldrb	r3, [r3, #0]
   80e0a:	b29b      	uxth	r3, r3
   80e0c:	21ff      	movs	r1, #255	; 0xff
   80e0e:	4618      	mov	r0, r3
   80e10:	4b1c      	ldr	r3, [pc, #112]	; (80e84 <CPU2_DD_INIT_SPI+0x138>)
   80e12:	4798      	blx	r3
	dd_spi_set_transfer_delay(VPT_CHIP_SEL, SPI_DLYBS,SPI_DLYBCT);
   80e14:	4b1d      	ldr	r3, [pc, #116]	; (80e8c <CPU2_DD_INIT_SPI+0x140>)
   80e16:	781b      	ldrb	r3, [r3, #0]
   80e18:	b29b      	uxth	r3, r3
   80e1a:	2230      	movs	r2, #48	; 0x30
   80e1c:	21ff      	movs	r1, #255	; 0xff
   80e1e:	4618      	mov	r0, r3
   80e20:	4b19      	ldr	r3, [pc, #100]	; (80e88 <CPU2_DD_INIT_SPI+0x13c>)
   80e22:	4798      	blx	r3
	SPI0->SPI_CR = SPI_CR_SPIEN;
   80e24:	4b0e      	ldr	r3, [pc, #56]	; (80e60 <CPU2_DD_INIT_SPI+0x114>)
   80e26:	2201      	movs	r2, #1
   80e28:	601a      	str	r2, [r3, #0]
	
	dd_APT_CS();
   80e2a:	4b19      	ldr	r3, [pc, #100]	; (80e90 <CPU2_DD_INIT_SPI+0x144>)
   80e2c:	4798      	blx	r3
	dd_APT_REG_INIT();
   80e2e:	4b19      	ldr	r3, [pc, #100]	; (80e94 <CPU2_DD_INIT_SPI+0x148>)
   80e30:	4798      	blx	r3
	uint k = 0;
   80e32:	2300      	movs	r3, #0
   80e34:	607b      	str	r3, [r7, #4]
	while (k < 100000)
   80e36:	e002      	b.n	80e3e <CPU2_DD_INIT_SPI+0xf2>
	{
		k++;
   80e38:	687b      	ldr	r3, [r7, #4]
   80e3a:	3301      	adds	r3, #1
   80e3c:	607b      	str	r3, [r7, #4]
	SPI0->SPI_CR = SPI_CR_SPIEN;
	
	dd_APT_CS();
	dd_APT_REG_INIT();
	uint k = 0;
	while (k < 100000)
   80e3e:	687b      	ldr	r3, [r7, #4]
   80e40:	4a15      	ldr	r2, [pc, #84]	; (80e98 <CPU2_DD_INIT_SPI+0x14c>)
   80e42:	4293      	cmp	r3, r2
   80e44:	d9f8      	bls.n	80e38 <CPU2_DD_INIT_SPI+0xec>
	{
		k++;
	}
	
	 dd_spi_master_read( &DATA_array, 2);
   80e46:	2102      	movs	r1, #2
   80e48:	4814      	ldr	r0, [pc, #80]	; (80e9c <CPU2_DD_INIT_SPI+0x150>)
   80e4a:	4b15      	ldr	r3, [pc, #84]	; (80ea0 <CPU2_DD_INIT_SPI+0x154>)
   80e4c:	4798      	blx	r3
	dd_VPT_CS();
   80e4e:	4b15      	ldr	r3, [pc, #84]	; (80ea4 <CPU2_DD_INIT_SPI+0x158>)
   80e50:	4798      	blx	r3
	dd_VPT_REG_INIT();
   80e52:	4b15      	ldr	r3, [pc, #84]	; (80ea8 <CPU2_DD_INIT_SPI+0x15c>)
   80e54:	4798      	blx	r3
	
	
			
}
   80e56:	bf00      	nop
   80e58:	3708      	adds	r7, #8
   80e5a:	46bd      	mov	sp, r7
   80e5c:	bd80      	pop	{r7, pc}
   80e5e:	bf00      	nop
   80e60:	40008000 	.word	0x40008000
   80e64:	53504900 	.word	0x53504900
   80e68:	400e0600 	.word	0x400e0600
   80e6c:	504d4300 	.word	0x504d4300
   80e70:	0008016d 	.word	0x0008016d
   80e74:	20070948 	.word	0x20070948
   80e78:	00080aa1 	.word	0x00080aa1
   80e7c:	00080af5 	.word	0x00080af5
   80e80:	00080a55 	.word	0x00080a55
   80e84:	00080b49 	.word	0x00080b49
   80e88:	000809f9 	.word	0x000809f9
   80e8c:	20070000 	.word	0x20070000
   80e90:	00080ead 	.word	0x00080ead
   80e94:	000808e9 	.word	0x000808e9
   80e98:	0001869f 	.word	0x0001869f
   80e9c:	20070e8c 	.word	0x20070e8c
   80ea0:	00080cd1 	.word	0x00080cd1
   80ea4:	00080f01 	.word	0x00080f01
   80ea8:	00080971 	.word	0x00080971

00080eac <dd_APT_CS>:

 void dd_APT_CS()
	 {
   80eac:	b480      	push	{r7}
   80eae:	af00      	add	r7, sp, #0
		 SPI0->SPI_MR &= (~SPI_MR_PS); // SPI SET FIXED PERIPHERAL.	/ 	SPI0->SPI_MR &= (~SPI_MR_PCSDEC); // The chip selects are directly connected to a peripheral device.	
   80eb0:	4a11      	ldr	r2, [pc, #68]	; (80ef8 <dd_APT_CS+0x4c>)
   80eb2:	4b11      	ldr	r3, [pc, #68]	; (80ef8 <dd_APT_CS+0x4c>)
   80eb4:	685b      	ldr	r3, [r3, #4]
   80eb6:	f023 0302 	bic.w	r3, r3, #2
   80eba:	6053      	str	r3, [r2, #4]
 	SPI0->SPI_MR &= (~SPI_MR_PCS_Msk);
   80ebc:	4a0e      	ldr	r2, [pc, #56]	; (80ef8 <dd_APT_CS+0x4c>)
   80ebe:	4b0e      	ldr	r3, [pc, #56]	; (80ef8 <dd_APT_CS+0x4c>)
   80ec0:	685b      	ldr	r3, [r3, #4]
   80ec2:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
   80ec6:	6053      	str	r3, [r2, #4]
	 SPI0->SPI_MR &= (~SPI_MR_PCSDEC);
   80ec8:	4a0b      	ldr	r2, [pc, #44]	; (80ef8 <dd_APT_CS+0x4c>)
   80eca:	4b0b      	ldr	r3, [pc, #44]	; (80ef8 <dd_APT_CS+0x4c>)
   80ecc:	685b      	ldr	r3, [r3, #4]
   80ece:	f023 0304 	bic.w	r3, r3, #4
   80ed2:	6053      	str	r3, [r2, #4]
 	SPI0->SPI_MR |= SPI_MR_PCS(APT_CHIP_PCS);
   80ed4:	4908      	ldr	r1, [pc, #32]	; (80ef8 <dd_APT_CS+0x4c>)
   80ed6:	4b08      	ldr	r3, [pc, #32]	; (80ef8 <dd_APT_CS+0x4c>)
   80ed8:	685a      	ldr	r2, [r3, #4]
   80eda:	4b08      	ldr	r3, [pc, #32]	; (80efc <dd_APT_CS+0x50>)
   80edc:	781b      	ldrb	r3, [r3, #0]
   80ede:	4618      	mov	r0, r3
   80ee0:	2301      	movs	r3, #1
   80ee2:	4083      	lsls	r3, r0
   80ee4:	43db      	mvns	r3, r3
   80ee6:	041b      	lsls	r3, r3, #16
   80ee8:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   80eec:	4313      	orrs	r3, r2
   80eee:	604b      	str	r3, [r1, #4]
		 
	 }
   80ef0:	bf00      	nop
   80ef2:	46bd      	mov	sp, r7
   80ef4:	bc80      	pop	{r7}
   80ef6:	4770      	bx	lr
   80ef8:	40008000 	.word	0x40008000
   80efc:	20070948 	.word	0x20070948

00080f00 <dd_VPT_CS>:
	 
void dd_VPT_CS()
	 {
   80f00:	b480      	push	{r7}
   80f02:	af00      	add	r7, sp, #0
		  SPI0->SPI_MR &= (~SPI_MR_PS); // SPI SET FIXED PERIPHERAL.	/ 	SPI0->SPI_MR &= (~SPI_MR_PCSDEC); // The chip selects are directly connected to a peripheral device.	
   80f04:	4a11      	ldr	r2, [pc, #68]	; (80f4c <dd_VPT_CS+0x4c>)
   80f06:	4b11      	ldr	r3, [pc, #68]	; (80f4c <dd_VPT_CS+0x4c>)
   80f08:	685b      	ldr	r3, [r3, #4]
   80f0a:	f023 0302 	bic.w	r3, r3, #2
   80f0e:	6053      	str	r3, [r2, #4]
 	SPI0->SPI_MR &= (~SPI_MR_PCS_Msk);
   80f10:	4a0e      	ldr	r2, [pc, #56]	; (80f4c <dd_VPT_CS+0x4c>)
   80f12:	4b0e      	ldr	r3, [pc, #56]	; (80f4c <dd_VPT_CS+0x4c>)
   80f14:	685b      	ldr	r3, [r3, #4]
   80f16:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
   80f1a:	6053      	str	r3, [r2, #4]
	 SPI0->SPI_MR &= (~SPI_MR_PCSDEC);
   80f1c:	4a0b      	ldr	r2, [pc, #44]	; (80f4c <dd_VPT_CS+0x4c>)
   80f1e:	4b0b      	ldr	r3, [pc, #44]	; (80f4c <dd_VPT_CS+0x4c>)
   80f20:	685b      	ldr	r3, [r3, #4]
   80f22:	f023 0304 	bic.w	r3, r3, #4
   80f26:	6053      	str	r3, [r2, #4]
 	SPI0->SPI_MR |= SPI_MR_PCS(VPT_CHIP_PCS);
   80f28:	4908      	ldr	r1, [pc, #32]	; (80f4c <dd_VPT_CS+0x4c>)
   80f2a:	4b08      	ldr	r3, [pc, #32]	; (80f4c <dd_VPT_CS+0x4c>)
   80f2c:	685a      	ldr	r2, [r3, #4]
   80f2e:	4b08      	ldr	r3, [pc, #32]	; (80f50 <dd_VPT_CS+0x50>)
   80f30:	781b      	ldrb	r3, [r3, #0]
   80f32:	4618      	mov	r0, r3
   80f34:	2301      	movs	r3, #1
   80f36:	4083      	lsls	r3, r0
   80f38:	43db      	mvns	r3, r3
   80f3a:	041b      	lsls	r3, r3, #16
   80f3c:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
   80f40:	4313      	orrs	r3, r2
   80f42:	604b      	str	r3, [r1, #4]
	 }
   80f44:	bf00      	nop
   80f46:	46bd      	mov	sp, r7
   80f48:	bc80      	pop	{r7}
   80f4a:	4770      	bx	lr
   80f4c:	40008000 	.word	0x40008000
   80f50:	20070000 	.word	0x20070000

00080f54 <DD_READ_SENSORS>:
 
uint16_t DD_READ_SENSORS(sv_sensortype ID_SENSOR)
{
   80f54:	b580      	push	{r7, lr}
   80f56:	b084      	sub	sp, #16
   80f58:	af00      	add	r7, sp, #0
   80f5a:	4603      	mov	r3, r0
   80f5c:	71fb      	strb	r3, [r7, #7]
	uint16_t sensor_status = 0;
   80f5e:	2300      	movs	r3, #0
   80f60:	81fb      	strh	r3, [r7, #14]
	
	sensor_data.CPU_SENDER_type_reg = HEMO_CPU_id;
   80f62:	4b29      	ldr	r3, [pc, #164]	; (81008 <DD_READ_SENSORS+0xb4>)
   80f64:	2201      	movs	r2, #1
   80f66:	701a      	strb	r2, [r3, #0]
	sensor_data.SENSOR_GROUP_type_reg = GROUP_ID_7;
   80f68:	4b27      	ldr	r3, [pc, #156]	; (81008 <DD_READ_SENSORS+0xb4>)
   80f6a:	2207      	movs	r2, #7
   80f6c:	705a      	strb	r2, [r3, #1]
	
	 switch(ID_SENSOR)
   80f6e:	79fb      	ldrb	r3, [r7, #7]
   80f70:	2b01      	cmp	r3, #1
   80f72:	d003      	beq.n	80f7c <DD_READ_SENSORS+0x28>
   80f74:	2b02      	cmp	r3, #2
   80f76:	d022      	beq.n	80fbe <DD_READ_SENSORS+0x6a>
		 }
		 return sensor_status;
		 break;
	
		default:
		break;
   80f78:	bf00      	nop
	
	 }
	
	
		
   80f7a:	e040      	b.n	80ffe <DD_READ_SENSORS+0xaa>
		 uint32_t volatile temp ;
		 case SV_APT:
		 
	//	 temp = SPI_APT_READY;
		
		 while(SPI_APT_READY)
   80f7c:	bf00      	nop
   80f7e:	4b23      	ldr	r3, [pc, #140]	; (8100c <DD_READ_SENSORS+0xb8>)
   80f80:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80f82:	099b      	lsrs	r3, r3, #6
   80f84:	f003 0301 	and.w	r3, r3, #1
   80f88:	2b00      	cmp	r3, #0
   80f8a:	d1f8      	bne.n	80f7e <DD_READ_SENSORS+0x2a>
	//	 if(temp == 0)
		 
		 {
			 
		 
		 dd_APT_CS();
   80f8c:	4b20      	ldr	r3, [pc, #128]	; (81010 <DD_READ_SENSORS+0xbc>)
   80f8e:	4798      	blx	r3
		 DATA_array[0]=0;
   80f90:	4b20      	ldr	r3, [pc, #128]	; (81014 <DD_READ_SENSORS+0xc0>)
   80f92:	2200      	movs	r2, #0
   80f94:	701a      	strb	r2, [r3, #0]
		 DATA_array[1]=0;
   80f96:	4b1f      	ldr	r3, [pc, #124]	; (81014 <DD_READ_SENSORS+0xc0>)
   80f98:	2200      	movs	r2, #0
   80f9a:	705a      	strb	r2, [r3, #1]
		 
		 dd_spi_master_read( &DATA_array, 2);
   80f9c:	2102      	movs	r1, #2
   80f9e:	481d      	ldr	r0, [pc, #116]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fa0:	4b1d      	ldr	r3, [pc, #116]	; (81018 <DD_READ_SENSORS+0xc4>)
   80fa2:	4798      	blx	r3
		 
		 spi_data.bytearray[1] =DATA_array[0];
   80fa4:	4b1b      	ldr	r3, [pc, #108]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fa6:	781a      	ldrb	r2, [r3, #0]
   80fa8:	4b1c      	ldr	r3, [pc, #112]	; (8101c <DD_READ_SENSORS+0xc8>)
   80faa:	705a      	strb	r2, [r3, #1]
		 spi_data.bytearray[0] = DATA_array[1];
   80fac:	4b19      	ldr	r3, [pc, #100]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fae:	785a      	ldrb	r2, [r3, #1]
   80fb0:	4b1a      	ldr	r3, [pc, #104]	; (8101c <DD_READ_SENSORS+0xc8>)
   80fb2:	701a      	strb	r2, [r3, #0]
		 
		 sensor_status = spi_data.Twobyte;
   80fb4:	4b19      	ldr	r3, [pc, #100]	; (8101c <DD_READ_SENSORS+0xc8>)
   80fb6:	881b      	ldrh	r3, [r3, #0]
   80fb8:	81fb      	strh	r3, [r7, #14]
		 
		 }
		 return sensor_status;
   80fba:	89fb      	ldrh	r3, [r7, #14]
   80fbc:	e01f      	b.n	80ffe <DD_READ_SENSORS+0xaa>
// 		 
		 
		 break;
		 
		 case SV_VPT:
		 while(SPI_VPT_READY)
   80fbe:	bf00      	nop
   80fc0:	4b12      	ldr	r3, [pc, #72]	; (8100c <DD_READ_SENSORS+0xb8>)
   80fc2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   80fc4:	095b      	lsrs	r3, r3, #5
   80fc6:	f003 0301 	and.w	r3, r3, #1
   80fca:	2b00      	cmp	r3, #0
   80fcc:	d1f8      	bne.n	80fc0 <DD_READ_SENSORS+0x6c>
		 {
			 // return if TIME EOUT
		 };
		 {
		 dd_VPT_CS();
   80fce:	4b14      	ldr	r3, [pc, #80]	; (81020 <DD_READ_SENSORS+0xcc>)
   80fd0:	4798      	blx	r3
		 
		 DATA_array[0]=0;
   80fd2:	4b10      	ldr	r3, [pc, #64]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fd4:	2200      	movs	r2, #0
   80fd6:	701a      	strb	r2, [r3, #0]
		 DATA_array[1]=0;
   80fd8:	4b0e      	ldr	r3, [pc, #56]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fda:	2200      	movs	r2, #0
   80fdc:	705a      	strb	r2, [r3, #1]
		 
		 
		 dd_spi_master_read( &DATA_array, 2);
   80fde:	2102      	movs	r1, #2
   80fe0:	480c      	ldr	r0, [pc, #48]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fe2:	4b0d      	ldr	r3, [pc, #52]	; (81018 <DD_READ_SENSORS+0xc4>)
   80fe4:	4798      	blx	r3
		 
		 spi_data.bytearray[1] =DATA_array[0];
   80fe6:	4b0b      	ldr	r3, [pc, #44]	; (81014 <DD_READ_SENSORS+0xc0>)
   80fe8:	781a      	ldrb	r2, [r3, #0]
   80fea:	4b0c      	ldr	r3, [pc, #48]	; (8101c <DD_READ_SENSORS+0xc8>)
   80fec:	705a      	strb	r2, [r3, #1]
		 spi_data.bytearray[0] = DATA_array[1];
   80fee:	4b09      	ldr	r3, [pc, #36]	; (81014 <DD_READ_SENSORS+0xc0>)
   80ff0:	785a      	ldrb	r2, [r3, #1]
   80ff2:	4b0a      	ldr	r3, [pc, #40]	; (8101c <DD_READ_SENSORS+0xc8>)
   80ff4:	701a      	strb	r2, [r3, #0]
		 sensor_status = spi_data.Twobyte;
   80ff6:	4b09      	ldr	r3, [pc, #36]	; (8101c <DD_READ_SENSORS+0xc8>)
   80ff8:	881b      	ldrh	r3, [r3, #0]
   80ffa:	81fb      	strh	r3, [r7, #14]
// 		 for (int i=0;i<100000;i++)
// 		 {
// 			 ;
// 		 }
		 }
		 return sensor_status;
   80ffc:	89fb      	ldrh	r3, [r7, #14]
	
	 }
	
	
		
   80ffe:	4618      	mov	r0, r3
   81000:	3710      	adds	r7, #16
   81002:	46bd      	mov	sp, r7
   81004:	bd80      	pop	{r7, pc}
   81006:	bf00      	nop
   81008:	20070a40 	.word	0x20070a40
   8100c:	400e1200 	.word	0x400e1200
   81010:	00080ead 	.word	0x00080ead
   81014:	20070e8c 	.word	0x20070e8c
   81018:	00080cd1 	.word	0x00080cd1
   8101c:	20070e84 	.word	0x20070e84
   81020:	00080f01 	.word	0x00080f01

00081024 <CPU2_D_INIT_PIO>:
 *  Author: wid7
 */ 
#include "GPIO.h"

void CPU2_D_INIT_PIO()
{
   81024:	b580      	push	{r7, lr}
   81026:	af00      	add	r7, sp, #0
	/*pmc_enable_periph_clk(ID_PIOA);
	pmc_enable_periph_clk(ID_PIOB);
	pmc_enable_periph_clk(ID_PIOC);
	pmc_enable_periph_clk(ID_PIOD);*/
	
	PIOA->PIO_WPMR = 0x50494F00;
   81028:	4b3b      	ldr	r3, [pc, #236]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   8102a:	4a3c      	ldr	r2, [pc, #240]	; (8111c <CPU2_D_INIT_PIO+0xf8>)
   8102c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOB->PIO_WPMR = 0x50494F00;
   81030:	4b3b      	ldr	r3, [pc, #236]	; (81120 <CPU2_D_INIT_PIO+0xfc>)
   81032:	4a3a      	ldr	r2, [pc, #232]	; (8111c <CPU2_D_INIT_PIO+0xf8>)
   81034:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOC->PIO_WPMR = 0x50494F00;
   81038:	4b3a      	ldr	r3, [pc, #232]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   8103a:	4a38      	ldr	r2, [pc, #224]	; (8111c <CPU2_D_INIT_PIO+0xf8>)
   8103c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOD->PIO_WPMR = 0x50494F00;
   81040:	4b39      	ldr	r3, [pc, #228]	; (81128 <CPU2_D_INIT_PIO+0x104>)
   81042:	4a36      	ldr	r2, [pc, #216]	; (8111c <CPU2_D_INIT_PIO+0xf8>)
   81044:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	PIOA->PIO_PUER = 0x00060000;			
   81048:	4b33      	ldr	r3, [pc, #204]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   8104a:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
   8104e:	665a      	str	r2, [r3, #100]	; 0x64
	PIOA->PIO_PDR =	 0x3E060000;				// initialization for TWI //
   81050:	4b31      	ldr	r3, [pc, #196]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81052:	4a36      	ldr	r2, [pc, #216]	; (8112c <CPU2_D_INIT_PIO+0x108>)
   81054:	605a      	str	r2, [r3, #4]
	//PIOA->PIO_ABSR = 0x00090000;
	
	PIOA->PIO_PUER = 0x00000300;			// for scanf statement//
   81056:	4b30      	ldr	r3, [pc, #192]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81058:	f44f 7240 	mov.w	r2, #768	; 0x300
   8105c:	665a      	str	r2, [r3, #100]	; 0x64
	
	PIOA->PIO_PER  = 0x00007C00;
   8105e:	4b2e      	ldr	r3, [pc, #184]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81060:	f44f 42f8 	mov.w	r2, #31744	; 0x7c00
   81064:	601a      	str	r2, [r3, #0]
	PIOA->PIO_OER  = 0x00002800;
   81066:	4b2c      	ldr	r3, [pc, #176]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81068:	f44f 5220 	mov.w	r2, #10240	; 0x2800
   8106c:	611a      	str	r2, [r3, #16]
	PIOA->PIO_ODR  = 0x00005400;
   8106e:	4b2a      	ldr	r3, [pc, #168]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81070:	f44f 42a8 	mov.w	r2, #21504	; 0x5400
   81074:	615a      	str	r2, [r3, #20]
	PIOA->PIO_SODR = 0x00000800;
   81076:	4b28      	ldr	r3, [pc, #160]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81078:	f44f 6200 	mov.w	r2, #2048	; 0x800
   8107c:	631a      	str	r2, [r3, #48]	; 0x30
	PIOA->PIO_CODR = 0x00002000;
   8107e:	4b26      	ldr	r3, [pc, #152]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81080:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   81084:	635a      	str	r2, [r3, #52]	; 0x34
	PIOA->PIO_PUER = 0x00002800;
   81086:	4b24      	ldr	r3, [pc, #144]	; (81118 <CPU2_D_INIT_PIO+0xf4>)
   81088:	f44f 5220 	mov.w	r2, #10240	; 0x2800
   8108c:	665a      	str	r2, [r3, #100]	; 0x64
	
	
	PIOB->PIO_PER  = 0x06008000;
   8108e:	4b24      	ldr	r3, [pc, #144]	; (81120 <CPU2_D_INIT_PIO+0xfc>)
   81090:	4a27      	ldr	r2, [pc, #156]	; (81130 <CPU2_D_INIT_PIO+0x10c>)
   81092:	601a      	str	r2, [r3, #0]
	PIOB->PIO_OER  = 0x06000000;
   81094:	4b22      	ldr	r3, [pc, #136]	; (81120 <CPU2_D_INIT_PIO+0xfc>)
   81096:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
   8109a:	611a      	str	r2, [r3, #16]
	PIOB->PIO_ODR  = 0x00008000;
   8109c:	4b20      	ldr	r3, [pc, #128]	; (81120 <CPU2_D_INIT_PIO+0xfc>)
   8109e:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   810a2:	615a      	str	r2, [r3, #20]
	PIOB->PIO_SODR = 0x06000000;
   810a4:	4b1e      	ldr	r3, [pc, #120]	; (81120 <CPU2_D_INIT_PIO+0xfc>)
   810a6:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
   810aa:	631a      	str	r2, [r3, #48]	; 0x30
	
	PIOC->PIO_PER  = 0x018FF06A;
   810ac:	4b1d      	ldr	r3, [pc, #116]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   810ae:	4a21      	ldr	r2, [pc, #132]	; (81134 <CPU2_D_INIT_PIO+0x110>)
   810b0:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER  = 0x408FF002;
   810b2:	4b1c      	ldr	r3, [pc, #112]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   810b4:	4a20      	ldr	r2, [pc, #128]	; (81138 <CPU2_D_INIT_PIO+0x114>)
   810b6:	611a      	str	r2, [r3, #16]
	PIOC->PIO_ODR  = 0x01000068;
   810b8:	4b1a      	ldr	r3, [pc, #104]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   810ba:	4a20      	ldr	r2, [pc, #128]	; (8113c <CPU2_D_INIT_PIO+0x118>)
   810bc:	615a      	str	r2, [r3, #20]
	PIOC->PIO_SODR = 0x000BF002;
   810be:	4b19      	ldr	r3, [pc, #100]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   810c0:	4a1f      	ldr	r2, [pc, #124]	; (81140 <CPU2_D_INIT_PIO+0x11c>)
   810c2:	631a      	str	r2, [r3, #48]	; 0x30
	PIOC->PIO_PUER = 0x408FF002;
   810c4:	4b17      	ldr	r3, [pc, #92]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   810c6:	4a1c      	ldr	r2, [pc, #112]	; (81138 <CPU2_D_INIT_PIO+0x114>)
   810c8:	665a      	str	r2, [r3, #100]	; 0x64
	PIOC->PIO_CODR = 0x00840000;
   810ca:	4b16      	ldr	r3, [pc, #88]	; (81124 <CPU2_D_INIT_PIO+0x100>)
   810cc:	f44f 0204 	mov.w	r2, #8650752	; 0x840000
   810d0:	635a      	str	r2, [r3, #52]	; 0x34

	PIOD->PIO_PER  = 0x000006EF;
   810d2:	4b15      	ldr	r3, [pc, #84]	; (81128 <CPU2_D_INIT_PIO+0x104>)
   810d4:	f240 62ef 	movw	r2, #1775	; 0x6ef
   810d8:	601a      	str	r2, [r3, #0]
	PIOD->PIO_OER  = 0x0000064F;
   810da:	4b13      	ldr	r3, [pc, #76]	; (81128 <CPU2_D_INIT_PIO+0x104>)
   810dc:	f240 624f 	movw	r2, #1615	; 0x64f
   810e0:	611a      	str	r2, [r3, #16]
	PIOD->PIO_ODR  = 0x00000020;
   810e2:	4b11      	ldr	r3, [pc, #68]	; (81128 <CPU2_D_INIT_PIO+0x104>)
   810e4:	2220      	movs	r2, #32
   810e6:	615a      	str	r2, [r3, #20]
	PIOD->PIO_SODR = 0x0000064F;
   810e8:	4b0f      	ldr	r3, [pc, #60]	; (81128 <CPU2_D_INIT_PIO+0x104>)
   810ea:	f240 624f 	movw	r2, #1615	; 0x64f
   810ee:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_PUER = 0x0000064F;
   810f0:	4b0d      	ldr	r3, [pc, #52]	; (81128 <CPU2_D_INIT_PIO+0x104>)
   810f2:	f240 624f 	movw	r2, #1615	; 0x64f
   810f6:	665a      	str	r2, [r3, #100]	; 0x64
	
	gpio_configure_pin(PIN_CAN0_RX_IDX, PIN_CAN0_RX_FLAGS);
   810f8:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   810fc:	2001      	movs	r0, #1
   810fe:	4b11      	ldr	r3, [pc, #68]	; (81144 <CPU2_D_INIT_PIO+0x120>)
   81100:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_TX_IDX, PIN_CAN0_TX_FLAGS);
   81102:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   81106:	2000      	movs	r0, #0
   81108:	4b0e      	ldr	r3, [pc, #56]	; (81144 <CPU2_D_INIT_PIO+0x120>)
   8110a:	4798      	blx	r3
	gpio_configure_pin(PIN_CAN0_STANDBY_IDX, PIN_CAN0_STANDBY_FLAGS);
   8110c:	490e      	ldr	r1, [pc, #56]	; (81148 <CPU2_D_INIT_PIO+0x124>)
   8110e:	2002      	movs	r0, #2
   81110:	4b0c      	ldr	r3, [pc, #48]	; (81144 <CPU2_D_INIT_PIO+0x120>)
   81112:	4798      	blx	r3
	
//	sn65hvda540_set_en(&can0_transceiver ,PIN_CAN0_STANDBY_IDX);
//	sn65hvda540_normal_mode(&can0_transceiver);
}
   81114:	bf00      	nop
   81116:	bd80      	pop	{r7, pc}
   81118:	400e0e00 	.word	0x400e0e00
   8111c:	50494f00 	.word	0x50494f00
   81120:	400e1000 	.word	0x400e1000
   81124:	400e1200 	.word	0x400e1200
   81128:	400e1400 	.word	0x400e1400
   8112c:	3e060000 	.word	0x3e060000
   81130:	06008000 	.word	0x06008000
   81134:	018ff06a 	.word	0x018ff06a
   81138:	408ff002 	.word	0x408ff002
   8113c:	01000068 	.word	0x01000068
   81140:	000bf002 	.word	0x000bf002
   81144:	00083975 	.word	0x00083975
   81148:	30000001 	.word	0x30000001

0008114c <CPU2_D_SET_PIO>:



uint8_t CPU2_D_SET_PIO(pio_type peripheral,uint32_t pio)
{
   8114c:	b480      	push	{r7}
   8114e:	b083      	sub	sp, #12
   81150:	af00      	add	r7, sp, #0
   81152:	6078      	str	r0, [r7, #4]
   81154:	6039      	str	r1, [r7, #0]
	switch (peripheral)
   81156:	687b      	ldr	r3, [r7, #4]
   81158:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8115c:	d014      	beq.n	81188 <CPU2_D_SET_PIO+0x3c>
   8115e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81162:	d803      	bhi.n	8116c <CPU2_D_SET_PIO+0x20>
   81164:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81168:	d007      	beq.n	8117a <CPU2_D_SET_PIO+0x2e>
   8116a:	e022      	b.n	811b2 <CPU2_D_SET_PIO+0x66>
   8116c:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
   81170:	d011      	beq.n	81196 <CPU2_D_SET_PIO+0x4a>
   81172:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   81176:	d015      	beq.n	811a4 <CPU2_D_SET_PIO+0x58>
   81178:	e01b      	b.n	811b2 <CPU2_D_SET_PIO+0x66>
	{
		case PA:
		PIOA->PIO_SODR = 1<<pio;
   8117a:	4a11      	ldr	r2, [pc, #68]	; (811c0 <CPU2_D_SET_PIO+0x74>)
   8117c:	2101      	movs	r1, #1
   8117e:	683b      	ldr	r3, [r7, #0]
   81180:	fa01 f303 	lsl.w	r3, r1, r3
   81184:	6313      	str	r3, [r2, #48]	; 0x30
		break;
   81186:	e014      	b.n	811b2 <CPU2_D_SET_PIO+0x66>
		case PB:
		PIOB->PIO_SODR = 1<<pio;
   81188:	4a0e      	ldr	r2, [pc, #56]	; (811c4 <CPU2_D_SET_PIO+0x78>)
   8118a:	2101      	movs	r1, #1
   8118c:	683b      	ldr	r3, [r7, #0]
   8118e:	fa01 f303 	lsl.w	r3, r1, r3
   81192:	6313      	str	r3, [r2, #48]	; 0x30
		break;
   81194:	e00d      	b.n	811b2 <CPU2_D_SET_PIO+0x66>
		case PC:
		PIOC->PIO_SODR = 1<<pio;
   81196:	4a0c      	ldr	r2, [pc, #48]	; (811c8 <CPU2_D_SET_PIO+0x7c>)
   81198:	2101      	movs	r1, #1
   8119a:	683b      	ldr	r3, [r7, #0]
   8119c:	fa01 f303 	lsl.w	r3, r1, r3
   811a0:	6313      	str	r3, [r2, #48]	; 0x30
		break;
   811a2:	e006      	b.n	811b2 <CPU2_D_SET_PIO+0x66>
		case PD:
		PIOD->PIO_SODR = 1<<pio;
   811a4:	4a09      	ldr	r2, [pc, #36]	; (811cc <CPU2_D_SET_PIO+0x80>)
   811a6:	2101      	movs	r1, #1
   811a8:	683b      	ldr	r3, [r7, #0]
   811aa:	fa01 f303 	lsl.w	r3, r1, r3
   811ae:	6313      	str	r3, [r2, #48]	; 0x30
		break;	
   811b0:	bf00      	nop
	}
	return 0;
   811b2:	2300      	movs	r3, #0
}
   811b4:	4618      	mov	r0, r3
   811b6:	370c      	adds	r7, #12
   811b8:	46bd      	mov	sp, r7
   811ba:	bc80      	pop	{r7}
   811bc:	4770      	bx	lr
   811be:	bf00      	nop
   811c0:	400e0e00 	.word	0x400e0e00
   811c4:	400e1000 	.word	0x400e1000
   811c8:	400e1200 	.word	0x400e1200
   811cc:	400e1400 	.word	0x400e1400

000811d0 <CPU2_D_RESET_PIO>:

uint8_t CPU2_D_RESET_PIO(const pio_type peripheral,uint32_t pio)
  {
   811d0:	b480      	push	{r7}
   811d2:	b083      	sub	sp, #12
   811d4:	af00      	add	r7, sp, #0
   811d6:	6078      	str	r0, [r7, #4]
   811d8:	6039      	str	r1, [r7, #0]
	  switch (peripheral)
   811da:	687b      	ldr	r3, [r7, #4]
   811dc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   811e0:	d014      	beq.n	8120c <CPU2_D_RESET_PIO+0x3c>
   811e2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   811e6:	d803      	bhi.n	811f0 <CPU2_D_RESET_PIO+0x20>
   811e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   811ec:	d007      	beq.n	811fe <CPU2_D_RESET_PIO+0x2e>
   811ee:	e022      	b.n	81236 <CPU2_D_RESET_PIO+0x66>
   811f0:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
   811f4:	d011      	beq.n	8121a <CPU2_D_RESET_PIO+0x4a>
   811f6:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   811fa:	d015      	beq.n	81228 <CPU2_D_RESET_PIO+0x58>
   811fc:	e01b      	b.n	81236 <CPU2_D_RESET_PIO+0x66>
	  {
		  case PA:
		  PIOA->PIO_CODR = 1<<pio;
   811fe:	4a11      	ldr	r2, [pc, #68]	; (81244 <CPU2_D_RESET_PIO+0x74>)
   81200:	2101      	movs	r1, #1
   81202:	683b      	ldr	r3, [r7, #0]
   81204:	fa01 f303 	lsl.w	r3, r1, r3
   81208:	6353      	str	r3, [r2, #52]	; 0x34
		  break;
   8120a:	e014      	b.n	81236 <CPU2_D_RESET_PIO+0x66>
		  case PB:
		  PIOB->PIO_CODR = 1<<pio;
   8120c:	4a0e      	ldr	r2, [pc, #56]	; (81248 <CPU2_D_RESET_PIO+0x78>)
   8120e:	2101      	movs	r1, #1
   81210:	683b      	ldr	r3, [r7, #0]
   81212:	fa01 f303 	lsl.w	r3, r1, r3
   81216:	6353      	str	r3, [r2, #52]	; 0x34
		  break;
   81218:	e00d      	b.n	81236 <CPU2_D_RESET_PIO+0x66>
		  case PC:
		  PIOC->PIO_CODR = 1<<pio;
   8121a:	4a0c      	ldr	r2, [pc, #48]	; (8124c <CPU2_D_RESET_PIO+0x7c>)
   8121c:	2101      	movs	r1, #1
   8121e:	683b      	ldr	r3, [r7, #0]
   81220:	fa01 f303 	lsl.w	r3, r1, r3
   81224:	6353      	str	r3, [r2, #52]	; 0x34
		  break;
   81226:	e006      	b.n	81236 <CPU2_D_RESET_PIO+0x66>
		  case PD:
		  PIOD->PIO_CODR = 1<<pio;
   81228:	4a09      	ldr	r2, [pc, #36]	; (81250 <CPU2_D_RESET_PIO+0x80>)
   8122a:	2101      	movs	r1, #1
   8122c:	683b      	ldr	r3, [r7, #0]
   8122e:	fa01 f303 	lsl.w	r3, r1, r3
   81232:	6353      	str	r3, [r2, #52]	; 0x34
		  break;  
   81234:	bf00      	nop
	  }
	  return 0;
   81236:	2300      	movs	r3, #0
  }
   81238:	4618      	mov	r0, r3
   8123a:	370c      	adds	r7, #12
   8123c:	46bd      	mov	sp, r7
   8123e:	bc80      	pop	{r7}
   81240:	4770      	bx	lr
   81242:	bf00      	nop
   81244:	400e0e00 	.word	0x400e0e00
   81248:	400e1000 	.word	0x400e1000
   8124c:	400e1200 	.word	0x400e1200
   81250:	400e1400 	.word	0x400e1400

00081254 <CPU2_D_READ_PIO>:
  
  uint16_t CPU2_D_READ_PIO( pio_type peripheral,uint32_t pio)
  {
   81254:	b480      	push	{r7}
   81256:	b085      	sub	sp, #20
   81258:	af00      	add	r7, sp, #0
   8125a:	6078      	str	r0, [r7, #4]
   8125c:	6039      	str	r1, [r7, #0]
	  uint16_t ret_val=0;
   8125e:	2300      	movs	r3, #0
   81260:	81fb      	strh	r3, [r7, #14]
	  switch (peripheral)
   81262:	687b      	ldr	r3, [r7, #4]
   81264:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   81268:	d01a      	beq.n	812a0 <CPU2_D_READ_PIO+0x4c>
   8126a:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   8126e:	d803      	bhi.n	81278 <CPU2_D_READ_PIO+0x24>
   81270:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   81274:	d007      	beq.n	81286 <CPU2_D_READ_PIO+0x32>
   81276:	e03c      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
   81278:	f1b3 5fc0 	cmp.w	r3, #402653184	; 0x18000000
   8127c:	d01d      	beq.n	812ba <CPU2_D_READ_PIO+0x66>
   8127e:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   81282:	d029      	beq.n	812d8 <CPU2_D_READ_PIO+0x84>
   81284:	e035      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
	  {
		  case PA:
		  
		  if( (PIOA->PIO_PDSR & (1<<pio)) == 0)
   81286:	4b1d      	ldr	r3, [pc, #116]	; (812fc <CPU2_D_READ_PIO+0xa8>)
   81288:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   8128a:	2101      	movs	r1, #1
   8128c:	683a      	ldr	r2, [r7, #0]
   8128e:	fa01 f202 	lsl.w	r2, r1, r2
   81292:	4013      	ands	r3, r2
   81294:	2b00      	cmp	r3, #0
   81296:	d101      	bne.n	8129c <CPU2_D_READ_PIO+0x48>
		  {
			  return 0;
   81298:	2300      	movs	r3, #0
   8129a:	e02a      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  }
		  else
		  {
			  return 1;
   8129c:	2301      	movs	r3, #1
   8129e:	e028      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  } 
		  break;
		  case PB:
		  if( (PIOB->PIO_PDSR & (1<<pio)) == 0)
   812a0:	4b17      	ldr	r3, [pc, #92]	; (81300 <CPU2_D_READ_PIO+0xac>)
   812a2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   812a4:	2101      	movs	r1, #1
   812a6:	683a      	ldr	r2, [r7, #0]
   812a8:	fa01 f202 	lsl.w	r2, r1, r2
   812ac:	4013      	ands	r3, r2
   812ae:	2b00      	cmp	r3, #0
   812b0:	d101      	bne.n	812b6 <CPU2_D_READ_PIO+0x62>
		  {
			  return 0;
   812b2:	2300      	movs	r3, #0
   812b4:	e01d      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  }
		  else
		  {
			  return 1;
   812b6:	2301      	movs	r3, #1
   812b8:	e01b      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  }
		  break;
		  case PC:
		  if( (PIOC->PIO_PDSR & (1<<pio)) == 0)
   812ba:	4b12      	ldr	r3, [pc, #72]	; (81304 <CPU2_D_READ_PIO+0xb0>)
   812bc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   812be:	2101      	movs	r1, #1
   812c0:	683a      	ldr	r2, [r7, #0]
   812c2:	fa01 f202 	lsl.w	r2, r1, r2
   812c6:	4013      	ands	r3, r2
   812c8:	2b00      	cmp	r3, #0
   812ca:	d101      	bne.n	812d0 <CPU2_D_READ_PIO+0x7c>
		  {
			  return 0;
   812cc:	2300      	movs	r3, #0
   812ce:	e010      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  }
		  else
		  {
			 ret_val = 1;
   812d0:	2301      	movs	r3, #1
   812d2:	81fb      	strh	r3, [r7, #14]
			 return(ret_val);
   812d4:	89fb      	ldrh	r3, [r7, #14]
   812d6:	e00c      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
			 
		  }
		  break;
		  case PD:
		  if( (PIOD->PIO_PDSR & (1<<pio)) == 0)
   812d8:	4b0b      	ldr	r3, [pc, #44]	; (81308 <CPU2_D_READ_PIO+0xb4>)
   812da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   812dc:	2101      	movs	r1, #1
   812de:	683a      	ldr	r2, [r7, #0]
   812e0:	fa01 f202 	lsl.w	r2, r1, r2
   812e4:	4013      	ands	r3, r2
   812e6:	2b00      	cmp	r3, #0
   812e8:	d101      	bne.n	812ee <CPU2_D_READ_PIO+0x9a>
		  {
			  return 0;
   812ea:	2300      	movs	r3, #0
   812ec:	e001      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  }
		  else
		  {
			  return 1;
   812ee:	2301      	movs	r3, #1
   812f0:	e7ff      	b.n	812f2 <CPU2_D_READ_PIO+0x9e>
		  }
		  break; 
	  }
   812f2:	4618      	mov	r0, r3
   812f4:	3714      	adds	r7, #20
   812f6:	46bd      	mov	sp, r7
   812f8:	bc80      	pop	{r7}
   812fa:	4770      	bx	lr
   812fc:	400e0e00 	.word	0x400e0e00
   81300:	400e1000 	.word	0x400e1000
   81304:	400e1200 	.word	0x400e1200
   81308:	400e1400 	.word	0x400e1400

0008130c <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   8130c:	b480      	push	{r7}
   8130e:	b083      	sub	sp, #12
   81310:	af00      	add	r7, sp, #0
   81312:	4603      	mov	r3, r0
   81314:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   81316:	4908      	ldr	r1, [pc, #32]	; (81338 <NVIC_EnableIRQ+0x2c>)
   81318:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8131c:	095b      	lsrs	r3, r3, #5
   8131e:	79fa      	ldrb	r2, [r7, #7]
   81320:	f002 021f 	and.w	r2, r2, #31
   81324:	2001      	movs	r0, #1
   81326:	fa00 f202 	lsl.w	r2, r0, r2
   8132a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   8132e:	bf00      	nop
   81330:	370c      	adds	r7, #12
   81332:	46bd      	mov	sp, r7
   81334:	bc80      	pop	{r7}
   81336:	4770      	bx	lr
   81338:	e000e100 	.word	0xe000e100

0008133c <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   8133c:	b480      	push	{r7}
   8133e:	b083      	sub	sp, #12
   81340:	af00      	add	r7, sp, #0
   81342:	4603      	mov	r3, r0
   81344:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   81346:	4909      	ldr	r1, [pc, #36]	; (8136c <NVIC_DisableIRQ+0x30>)
   81348:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8134c:	095b      	lsrs	r3, r3, #5
   8134e:	79fa      	ldrb	r2, [r7, #7]
   81350:	f002 021f 	and.w	r2, r2, #31
   81354:	2001      	movs	r0, #1
   81356:	fa00 f202 	lsl.w	r2, r0, r2
   8135a:	3320      	adds	r3, #32
   8135c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   81360:	bf00      	nop
   81362:	370c      	adds	r7, #12
   81364:	46bd      	mov	sp, r7
   81366:	bc80      	pop	{r7}
   81368:	4770      	bx	lr
   8136a:	bf00      	nop
   8136c:	e000e100 	.word	0xe000e100

00081370 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   81370:	b480      	push	{r7}
   81372:	b083      	sub	sp, #12
   81374:	af00      	add	r7, sp, #0
   81376:	4603      	mov	r3, r0
   81378:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8137a:	4909      	ldr	r1, [pc, #36]	; (813a0 <NVIC_ClearPendingIRQ+0x30>)
   8137c:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81380:	095b      	lsrs	r3, r3, #5
   81382:	79fa      	ldrb	r2, [r7, #7]
   81384:	f002 021f 	and.w	r2, r2, #31
   81388:	2001      	movs	r0, #1
   8138a:	fa00 f202 	lsl.w	r2, r0, r2
   8138e:	3360      	adds	r3, #96	; 0x60
   81390:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   81394:	bf00      	nop
   81396:	370c      	adds	r7, #12
   81398:	46bd      	mov	sp, r7
   8139a:	bc80      	pop	{r7}
   8139c:	4770      	bx	lr
   8139e:	bf00      	nop
   813a0:	e000e100 	.word	0xe000e100

000813a4 <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   813a4:	b480      	push	{r7}
   813a6:	b083      	sub	sp, #12
   813a8:	af00      	add	r7, sp, #0
   813aa:	4603      	mov	r3, r0
   813ac:	6039      	str	r1, [r7, #0]
   813ae:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   813b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   813b4:	2b00      	cmp	r3, #0
   813b6:	da0b      	bge.n	813d0 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   813b8:	490d      	ldr	r1, [pc, #52]	; (813f0 <NVIC_SetPriority+0x4c>)
   813ba:	79fb      	ldrb	r3, [r7, #7]
   813bc:	f003 030f 	and.w	r3, r3, #15
   813c0:	3b04      	subs	r3, #4
   813c2:	683a      	ldr	r2, [r7, #0]
   813c4:	b2d2      	uxtb	r2, r2
   813c6:	0112      	lsls	r2, r2, #4
   813c8:	b2d2      	uxtb	r2, r2
   813ca:	440b      	add	r3, r1
   813cc:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   813ce:	e009      	b.n	813e4 <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   813d0:	4908      	ldr	r1, [pc, #32]	; (813f4 <NVIC_SetPriority+0x50>)
   813d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
   813d6:	683a      	ldr	r2, [r7, #0]
   813d8:	b2d2      	uxtb	r2, r2
   813da:	0112      	lsls	r2, r2, #4
   813dc:	b2d2      	uxtb	r2, r2
   813de:	440b      	add	r3, r1
   813e0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   813e4:	bf00      	nop
   813e6:	370c      	adds	r7, #12
   813e8:	46bd      	mov	sp, r7
   813ea:	bc80      	pop	{r7}
   813ec:	4770      	bx	lr
   813ee:	bf00      	nop
   813f0:	e000ed00 	.word	0xe000ed00
   813f4:	e000e100 	.word	0xe000e100

000813f8 <CPU2_D_INIT_INT>:
#include "INT.h"

#define BOARD_TWI_IRQn          TWI0_IRQn

void CPU2_D_INIT_INT()
{
   813f8:	b580      	push	{r7, lr}
   813fa:	af00      	add	r7, sp, #0
	
	NVIC_DisableIRQ(BOARD_TWI_IRQn);
   813fc:	2016      	movs	r0, #22
   813fe:	4b29      	ldr	r3, [pc, #164]	; (814a4 <CPU2_D_INIT_INT+0xac>)
   81400:	4798      	blx	r3
	NVIC_ClearPendingIRQ(BOARD_TWI_IRQn);
   81402:	2016      	movs	r0, #22
   81404:	4b28      	ldr	r3, [pc, #160]	; (814a8 <CPU2_D_INIT_INT+0xb0>)
   81406:	4798      	blx	r3
	NVIC_SetPriority(BOARD_TWI_IRQn, 0);
   81408:	2100      	movs	r1, #0
   8140a:	2016      	movs	r0, #22
   8140c:	4b27      	ldr	r3, [pc, #156]	; (814ac <CPU2_D_INIT_INT+0xb4>)
   8140e:	4798      	blx	r3
	NVIC_EnableIRQ(BOARD_TWI_IRQn);
   81410:	2016      	movs	r0, #22
   81412:	4b27      	ldr	r3, [pc, #156]	; (814b0 <CPU2_D_INIT_INT+0xb8>)
   81414:	4798      	blx	r3
	
	NVIC_DisableIRQ(UART_IRQn);
   81416:	2008      	movs	r0, #8
   81418:	4b22      	ldr	r3, [pc, #136]	; (814a4 <CPU2_D_INIT_INT+0xac>)
   8141a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(UART_IRQn);
   8141c:	2008      	movs	r0, #8
   8141e:	4b22      	ldr	r3, [pc, #136]	; (814a8 <CPU2_D_INIT_INT+0xb0>)
   81420:	4798      	blx	r3
	NVIC_SetPriority(UART_IRQn,0);
   81422:	2100      	movs	r1, #0
   81424:	2008      	movs	r0, #8
   81426:	4b21      	ldr	r3, [pc, #132]	; (814ac <CPU2_D_INIT_INT+0xb4>)
   81428:	4798      	blx	r3
	NVIC_EnableIRQ(UART_IRQn);
   8142a:	2008      	movs	r0, #8
   8142c:	4b20      	ldr	r3, [pc, #128]	; (814b0 <CPU2_D_INIT_INT+0xb8>)
   8142e:	4798      	blx	r3
	uart_enable_interrupt(UART,UART_SR_RXRDY);
   81430:	2101      	movs	r1, #1
   81432:	4820      	ldr	r0, [pc, #128]	; (814b4 <CPU2_D_INIT_INT+0xbc>)
   81434:	4b20      	ldr	r3, [pc, #128]	; (814b8 <CPU2_D_INIT_INT+0xc0>)
   81436:	4798      	blx	r3
		
	NVIC_DisableIRQ(TC0_IRQn);
   81438:	201b      	movs	r0, #27
   8143a:	4b1a      	ldr	r3, [pc, #104]	; (814a4 <CPU2_D_INIT_INT+0xac>)
   8143c:	4798      	blx	r3
	NVIC_ClearPendingIRQ(TC0_IRQn);
   8143e:	201b      	movs	r0, #27
   81440:	4b19      	ldr	r3, [pc, #100]	; (814a8 <CPU2_D_INIT_INT+0xb0>)
   81442:	4798      	blx	r3
	NVIC_SetPriority(TC0_IRQn,0);
   81444:	2100      	movs	r1, #0
   81446:	201b      	movs	r0, #27
   81448:	4b18      	ldr	r3, [pc, #96]	; (814ac <CPU2_D_INIT_INT+0xb4>)
   8144a:	4798      	blx	r3
	NVIC_EnableIRQ(TC0_IRQn);
   8144c:	201b      	movs	r0, #27
   8144e:	4b18      	ldr	r3, [pc, #96]	; (814b0 <CPU2_D_INIT_INT+0xb8>)
   81450:	4798      	blx	r3

	NVIC_DisableIRQ(TC1_IRQn);
   81452:	201c      	movs	r0, #28
   81454:	4b13      	ldr	r3, [pc, #76]	; (814a4 <CPU2_D_INIT_INT+0xac>)
   81456:	4798      	blx	r3
	NVIC_ClearPendingIRQ(TC1_IRQn);
   81458:	201c      	movs	r0, #28
   8145a:	4b13      	ldr	r3, [pc, #76]	; (814a8 <CPU2_D_INIT_INT+0xb0>)
   8145c:	4798      	blx	r3
	NVIC_SetPriority(TC1_IRQn,0);
   8145e:	2100      	movs	r1, #0
   81460:	201c      	movs	r0, #28
   81462:	4b12      	ldr	r3, [pc, #72]	; (814ac <CPU2_D_INIT_INT+0xb4>)
   81464:	4798      	blx	r3
	NVIC_EnableIRQ(TC1_IRQn);
   81466:	201c      	movs	r0, #28
   81468:	4b11      	ldr	r3, [pc, #68]	; (814b0 <CPU2_D_INIT_INT+0xb8>)
   8146a:	4798      	blx	r3
// 	NVIC_DisableIRQ(TC2_IRQn);
// 	NVIC_ClearPendingIRQ(TC2_IRQn);
// 	NVIC_SetPriority(TC2_IRQn,0);
// 	NVIC_EnableIRQ(TC2_IRQn);
	
	NVIC_DisableIRQ(TC3_IRQn);
   8146c:	201e      	movs	r0, #30
   8146e:	4b0d      	ldr	r3, [pc, #52]	; (814a4 <CPU2_D_INIT_INT+0xac>)
   81470:	4798      	blx	r3
	NVIC_ClearPendingIRQ(TC3_IRQn);
   81472:	201e      	movs	r0, #30
   81474:	4b0c      	ldr	r3, [pc, #48]	; (814a8 <CPU2_D_INIT_INT+0xb0>)
   81476:	4798      	blx	r3
	NVIC_SetPriority(TC3_IRQn,0);
   81478:	2100      	movs	r1, #0
   8147a:	201e      	movs	r0, #30
   8147c:	4b0b      	ldr	r3, [pc, #44]	; (814ac <CPU2_D_INIT_INT+0xb4>)
   8147e:	4798      	blx	r3
	NVIC_EnableIRQ(TC3_IRQn);
   81480:	201e      	movs	r0, #30
   81482:	4b0b      	ldr	r3, [pc, #44]	; (814b0 <CPU2_D_INIT_INT+0xb8>)
   81484:	4798      	blx	r3
	
	NVIC_DisableIRQ(TC6_IRQn);
   81486:	2021      	movs	r0, #33	; 0x21
   81488:	4b06      	ldr	r3, [pc, #24]	; (814a4 <CPU2_D_INIT_INT+0xac>)
   8148a:	4798      	blx	r3
	NVIC_ClearPendingIRQ(TC6_IRQn);
   8148c:	2021      	movs	r0, #33	; 0x21
   8148e:	4b06      	ldr	r3, [pc, #24]	; (814a8 <CPU2_D_INIT_INT+0xb0>)
   81490:	4798      	blx	r3
	NVIC_SetPriority(TC6_IRQn,0);
   81492:	2100      	movs	r1, #0
   81494:	2021      	movs	r0, #33	; 0x21
   81496:	4b05      	ldr	r3, [pc, #20]	; (814ac <CPU2_D_INIT_INT+0xb4>)
   81498:	4798      	blx	r3
	NVIC_EnableIRQ(TC6_IRQn);
   8149a:	2021      	movs	r0, #33	; 0x21
   8149c:	4b04      	ldr	r3, [pc, #16]	; (814b0 <CPU2_D_INIT_INT+0xb8>)
   8149e:	4798      	blx	r3
	
   814a0:	bf00      	nop
   814a2:	bd80      	pop	{r7, pc}
   814a4:	0008133d 	.word	0x0008133d
   814a8:	00081371 	.word	0x00081371
   814ac:	000813a5 	.word	0x000813a5
   814b0:	0008130d 	.word	0x0008130d
   814b4:	400e0800 	.word	0x400e0800
   814b8:	000821cd 	.word	0x000821cd

000814bc <CPU2_D_INIT_PWM>:
 *  Author: wid7
 */ 
#include "PWM.h"

void CPU2_D_INIT_PWM()
{
   814bc:	b480      	push	{r7}
   814be:	af00      	add	r7, sp, #0
	PWM->PWM_WPCR = 0x50574D00;
   814c0:	4b0d      	ldr	r3, [pc, #52]	; (814f8 <CPU2_D_INIT_PWM+0x3c>)
   814c2:	4a0e      	ldr	r2, [pc, #56]	; (814fc <CPU2_D_INIT_PWM+0x40>)
   814c4:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	
	PWM->PWM_CH_NUM[4].PWM_CMR = PWM_CMR_CPOL|PWM_CMR_CPRE_MCK_DIV_32|PWM_CMR_CES|PWM_CMR_DTE|PWM_CMR_DTHI|PWM_CMR_DTLI;
   814c8:	4b0b      	ldr	r3, [pc, #44]	; (814f8 <CPU2_D_INIT_PWM+0x3c>)
   814ca:	4a0d      	ldr	r2, [pc, #52]	; (81500 <CPU2_D_INIT_PWM+0x44>)
   814cc:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

	PWM->PWM_DIS = 0x000000FF;
   814d0:	4b09      	ldr	r3, [pc, #36]	; (814f8 <CPU2_D_INIT_PWM+0x3c>)
   814d2:	22ff      	movs	r2, #255	; 0xff
   814d4:	609a      	str	r2, [r3, #8]
	
	PWM->PWM_CH_NUM[4].PWM_CPRD = 0x00000A41;
   814d6:	4b08      	ldr	r3, [pc, #32]	; (814f8 <CPU2_D_INIT_PWM+0x3c>)
   814d8:	f640 2241 	movw	r2, #2625	; 0xa41
   814dc:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
	PWM->PWM_CH_NUM[4].PWM_CDTY = 0x00000397;
   814e0:	4b05      	ldr	r3, [pc, #20]	; (814f8 <CPU2_D_INIT_PWM+0x3c>)
   814e2:	f240 3297 	movw	r2, #919	; 0x397
   814e6:	f8c3 2284 	str.w	r2, [r3, #644]	; 0x284
	
	PWM->PWM_ENA = 0x00000010;
   814ea:	4b03      	ldr	r3, [pc, #12]	; (814f8 <CPU2_D_INIT_PWM+0x3c>)
   814ec:	2210      	movs	r2, #16
   814ee:	605a      	str	r2, [r3, #4]
}
   814f0:	bf00      	nop
   814f2:	46bd      	mov	sp, r7
   814f4:	bc80      	pop	{r7}
   814f6:	4770      	bx	lr
   814f8:	40094000 	.word	0x40094000
   814fc:	50574d00 	.word	0x50574d00
   81500:	00070605 	.word	0x00070605

00081504 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   81504:	b480      	push	{r7}
   81506:	b083      	sub	sp, #12
   81508:	af00      	add	r7, sp, #0
   8150a:	4603      	mov	r3, r0
   8150c:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   8150e:	4909      	ldr	r1, [pc, #36]	; (81534 <NVIC_ClearPendingIRQ+0x30>)
   81510:	f997 3007 	ldrsb.w	r3, [r7, #7]
   81514:	095b      	lsrs	r3, r3, #5
   81516:	79fa      	ldrb	r2, [r7, #7]
   81518:	f002 021f 	and.w	r2, r2, #31
   8151c:	2001      	movs	r0, #1
   8151e:	fa00 f202 	lsl.w	r2, r0, r2
   81522:	3360      	adds	r3, #96	; 0x60
   81524:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   81528:	bf00      	nop
   8152a:	370c      	adds	r7, #12
   8152c:	46bd      	mov	sp, r7
   8152e:	bc80      	pop	{r7}
   81530:	4770      	bx	lr
   81532:	bf00      	nop
   81534:	e000e100 	.word	0xe000e100

00081538 <TC0_Handler>:
uint32_t newfbcnt =0;
uint32_t mscnt5 = 0;
static uint32_t statusnew=0;
	static uint32_t prev_statusnew=0;
void TC0_Handler()
{
   81538:	b580      	push	{r7, lr}
   8153a:	af00      	add	r7, sp, #0
	spi_count++;
   8153c:	4b16      	ldr	r3, [pc, #88]	; (81598 <TC0_Handler+0x60>)
   8153e:	781b      	ldrb	r3, [r3, #0]
   81540:	b2db      	uxtb	r3, r3
   81542:	3301      	adds	r3, #1
   81544:	b2da      	uxtb	r2, r3
   81546:	4b14      	ldr	r3, [pc, #80]	; (81598 <TC0_Handler+0x60>)
   81548:	701a      	strb	r2, [r3, #0]
	//printf("test string handler");
	printf("count = \t%d\n",newfbcnt);
   8154a:	4b14      	ldr	r3, [pc, #80]	; (8159c <TC0_Handler+0x64>)
   8154c:	681b      	ldr	r3, [r3, #0]
   8154e:	4619      	mov	r1, r3
   81550:	4813      	ldr	r0, [pc, #76]	; (815a0 <TC0_Handler+0x68>)
   81552:	4b14      	ldr	r3, [pc, #80]	; (815a4 <TC0_Handler+0x6c>)
   81554:	4798      	blx	r3
	//fedbck_cnt1=fedbck_cnt;
	fedbck_cnt1 = newfbcnt;
   81556:	4b11      	ldr	r3, [pc, #68]	; (8159c <TC0_Handler+0x64>)
   81558:	681b      	ldr	r3, [r3, #0]
   8155a:	b29a      	uxth	r2, r3
   8155c:	4b12      	ldr	r3, [pc, #72]	; (815a8 <TC0_Handler+0x70>)
   8155e:	801a      	strh	r2, [r3, #0]
	//printf("5mscount = %d\n",mscnt5);
	
	
	if (modify==1)                                   // Timer interrupt every 10 sec
   81560:	4b12      	ldr	r3, [pc, #72]	; (815ac <TC0_Handler+0x74>)
   81562:	781b      	ldrb	r3, [r3, #0]
   81564:	b2db      	uxtb	r3, r3
   81566:	2b01      	cmp	r3, #1
   81568:	d110      	bne.n	8158c <TC0_Handler+0x54>
	{
		mscnt5 = 0;
   8156a:	4b11      	ldr	r3, [pc, #68]	; (815b0 <TC0_Handler+0x78>)
   8156c:	2200      	movs	r2, #0
   8156e:	601a      	str	r2, [r3, #0]
		newfbcnt = 0;
   81570:	4b0a      	ldr	r3, [pc, #40]	; (8159c <TC0_Handler+0x64>)
   81572:	2200      	movs	r2, #0
   81574:	601a      	str	r2, [r3, #0]
		count_2++;
   81576:	4b0f      	ldr	r3, [pc, #60]	; (815b4 <TC0_Handler+0x7c>)
   81578:	681b      	ldr	r3, [r3, #0]
   8157a:	3301      	adds	r3, #1
   8157c:	4a0d      	ldr	r2, [pc, #52]	; (815b4 <TC0_Handler+0x7c>)
   8157e:	6013      	str	r3, [r2, #0]
		flag_1=1;
   81580:	4b0d      	ldr	r3, [pc, #52]	; (815b8 <TC0_Handler+0x80>)
   81582:	2201      	movs	r2, #1
   81584:	701a      	strb	r2, [r3, #0]
		fedbck_cnt=0;
   81586:	4b0d      	ldr	r3, [pc, #52]	; (815bc <TC0_Handler+0x84>)
   81588:	2200      	movs	r2, #0
   8158a:	601a      	str	r2, [r3, #0]
	{
		count = 0;
		PIOD->PIO_ODSR = array[count].A;
		PIOC->PIO_ODSR = array[count].B;
	}*/
	if ((tc_get_status(TC0, 0) & TC_SR_CPCS) == TC_SR_CPCS)
   8158c:	2100      	movs	r1, #0
   8158e:	480c      	ldr	r0, [pc, #48]	; (815c0 <TC0_Handler+0x88>)
   81590:	4b0c      	ldr	r3, [pc, #48]	; (815c4 <TC0_Handler+0x8c>)
   81592:	4798      	blx	r3
	{
		
	}
}
   81594:	bf00      	nop
   81596:	bd80      	pop	{r7, pc}
   81598:	20070966 	.word	0x20070966
   8159c:	2007096c 	.word	0x2007096c
   815a0:	00087698 	.word	0x00087698
   815a4:	0008474d 	.word	0x0008474d
   815a8:	20070964 	.word	0x20070964
   815ac:	20070983 	.word	0x20070983
   815b0:	20070970 	.word	0x20070970
   815b4:	20070960 	.word	0x20070960
   815b8:	20070958 	.word	0x20070958
   815bc:	2007095c 	.word	0x2007095c
   815c0:	40080000 	.word	0x40080000
   815c4:	00082149 	.word	0x00082149

000815c8 <TC1_Handler>:

void TC1_Handler()
{
   815c8:	b598      	push	{r3, r4, r7, lr}
   815ca:	af00      	add	r7, sp, #0
	cnt++;
   815cc:	4b29      	ldr	r3, [pc, #164]	; (81674 <TC1_Handler+0xac>)
   815ce:	681b      	ldr	r3, [r3, #0]
   815d0:	3301      	adds	r3, #1
   815d2:	4a28      	ldr	r2, [pc, #160]	; (81674 <TC1_Handler+0xac>)
   815d4:	6013      	str	r3, [r2, #0]
	if (mode == 1)
   815d6:	4b28      	ldr	r3, [pc, #160]	; (81678 <TC1_Handler+0xb0>)
   815d8:	681b      	ldr	r3, [r3, #0]
   815da:	2b01      	cmp	r3, #1
   815dc:	d122      	bne.n	81624 <TC1_Handler+0x5c>
	{
		if ( rc == default_speed)
   815de:	4b27      	ldr	r3, [pc, #156]	; (8167c <TC1_Handler+0xb4>)
   815e0:	681a      	ldr	r2, [r3, #0]
   815e2:	4b27      	ldr	r3, [pc, #156]	; (81680 <TC1_Handler+0xb8>)
   815e4:	681b      	ldr	r3, [r3, #0]
   815e6:	429a      	cmp	r2, r3
   815e8:	d104      	bne.n	815f4 <TC1_Handler+0x2c>
		{
		//printf("timer stop\n");
			tc_stop(TC0,1);                                   // Timer interrupt based on RC value
   815ea:	2101      	movs	r1, #1
   815ec:	4825      	ldr	r0, [pc, #148]	; (81684 <TC1_Handler+0xbc>)
   815ee:	4b26      	ldr	r3, [pc, #152]	; (81688 <TC1_Handler+0xc0>)
   815f0:	4798      	blx	r3
   815f2:	e039      	b.n	81668 <TC1_Handler+0xa0>
		}
		else
		{
			if (cnt == 2)
   815f4:	4b1f      	ldr	r3, [pc, #124]	; (81674 <TC1_Handler+0xac>)
   815f6:	681b      	ldr	r3, [r3, #0]
   815f8:	2b02      	cmp	r3, #2
   815fa:	d135      	bne.n	81668 <TC1_Handler+0xa0>
			{
				//printf("temer2\n");
				rc = rc-1;
   815fc:	4b1f      	ldr	r3, [pc, #124]	; (8167c <TC1_Handler+0xb4>)
   815fe:	681b      	ldr	r3, [r3, #0]
   81600:	3b01      	subs	r3, #1
   81602:	4a1e      	ldr	r2, [pc, #120]	; (8167c <TC1_Handler+0xb4>)
   81604:	6013      	str	r3, [r2, #0]
				tc_stop(TC0,0);
   81606:	2100      	movs	r1, #0
   81608:	481e      	ldr	r0, [pc, #120]	; (81684 <TC1_Handler+0xbc>)
   8160a:	4b1f      	ldr	r3, [pc, #124]	; (81688 <TC1_Handler+0xc0>)
   8160c:	4798      	blx	r3
				//tc_write_rc(TC0,0,rc);
				startTimer1(TC0,0,TC0_IRQn,rc);
   8160e:	4b1b      	ldr	r3, [pc, #108]	; (8167c <TC1_Handler+0xb4>)
   81610:	681b      	ldr	r3, [r3, #0]
   81612:	221b      	movs	r2, #27
   81614:	2100      	movs	r1, #0
   81616:	481b      	ldr	r0, [pc, #108]	; (81684 <TC1_Handler+0xbc>)
   81618:	4c1c      	ldr	r4, [pc, #112]	; (8168c <TC1_Handler+0xc4>)
   8161a:	47a0      	blx	r4
				cnt = 0;
   8161c:	4b15      	ldr	r3, [pc, #84]	; (81674 <TC1_Handler+0xac>)
   8161e:	2200      	movs	r2, #0
   81620:	601a      	str	r2, [r3, #0]
   81622:	e021      	b.n	81668 <TC1_Handler+0xa0>
			}
		}
	}
	else if (mode == 0)
   81624:	4b14      	ldr	r3, [pc, #80]	; (81678 <TC1_Handler+0xb0>)
   81626:	681b      	ldr	r3, [r3, #0]
   81628:	2b00      	cmp	r3, #0
   8162a:	d11d      	bne.n	81668 <TC1_Handler+0xa0>
	{
		if ( rc == default_speed)
   8162c:	4b13      	ldr	r3, [pc, #76]	; (8167c <TC1_Handler+0xb4>)
   8162e:	681a      	ldr	r2, [r3, #0]
   81630:	4b13      	ldr	r3, [pc, #76]	; (81680 <TC1_Handler+0xb8>)
   81632:	681b      	ldr	r3, [r3, #0]
   81634:	429a      	cmp	r2, r3
   81636:	d104      	bne.n	81642 <TC1_Handler+0x7a>
		{
			tc_stop(TC0,1);
   81638:	2101      	movs	r1, #1
   8163a:	4812      	ldr	r0, [pc, #72]	; (81684 <TC1_Handler+0xbc>)
   8163c:	4b12      	ldr	r3, [pc, #72]	; (81688 <TC1_Handler+0xc0>)
   8163e:	4798      	blx	r3
   81640:	e012      	b.n	81668 <TC1_Handler+0xa0>
		}
		else
		{
			if (cnt == 2)
   81642:	4b0c      	ldr	r3, [pc, #48]	; (81674 <TC1_Handler+0xac>)
   81644:	681b      	ldr	r3, [r3, #0]
   81646:	2b02      	cmp	r3, #2
   81648:	d10e      	bne.n	81668 <TC1_Handler+0xa0>
			{
				
				rc = rc+1;
   8164a:	4b0c      	ldr	r3, [pc, #48]	; (8167c <TC1_Handler+0xb4>)
   8164c:	681b      	ldr	r3, [r3, #0]
   8164e:	3301      	adds	r3, #1
   81650:	4a0a      	ldr	r2, [pc, #40]	; (8167c <TC1_Handler+0xb4>)
   81652:	6013      	str	r3, [r2, #0]
				tc_write_rc(TC0,0,rc);
   81654:	4b09      	ldr	r3, [pc, #36]	; (8167c <TC1_Handler+0xb4>)
   81656:	681b      	ldr	r3, [r3, #0]
   81658:	461a      	mov	r2, r3
   8165a:	2100      	movs	r1, #0
   8165c:	4809      	ldr	r0, [pc, #36]	; (81684 <TC1_Handler+0xbc>)
   8165e:	4b0c      	ldr	r3, [pc, #48]	; (81690 <TC1_Handler+0xc8>)
   81660:	4798      	blx	r3
				cnt = 0;
   81662:	4b04      	ldr	r3, [pc, #16]	; (81674 <TC1_Handler+0xac>)
   81664:	2200      	movs	r2, #0
   81666:	601a      	str	r2, [r3, #0]
			}
		}
	}
	if ((tc_get_status(TC0, 1) & TC_SR_CPCS) == TC_SR_CPCS)
   81668:	2101      	movs	r1, #1
   8166a:	4806      	ldr	r0, [pc, #24]	; (81684 <TC1_Handler+0xbc>)
   8166c:	4b09      	ldr	r3, [pc, #36]	; (81694 <TC1_Handler+0xcc>)
   8166e:	4798      	blx	r3
	{
		
	}
}
   81670:	bf00      	nop
   81672:	bd98      	pop	{r3, r4, r7, pc}
   81674:	20070e94 	.word	0x20070e94
   81678:	20070ec4 	.word	0x20070ec4
   8167c:	20070ea8 	.word	0x20070ea8
   81680:	20070004 	.word	0x20070004
   81684:	40080000 	.word	0x40080000
   81688:	000820dd 	.word	0x000820dd
   8168c:	00081bf9 	.word	0x00081bf9
   81690:	000820fd 	.word	0x000820fd
   81694:	00082149 	.word	0x00082149

00081698 <TC2_Handler>:

void TC2_Handler()
{
   81698:	b480      	push	{r7}
   8169a:	af00      	add	r7, sp, #0
	
	
	if(time_tick++ > 65000)
   8169c:	4b07      	ldr	r3, [pc, #28]	; (816bc <TC2_Handler+0x24>)
   8169e:	681b      	ldr	r3, [r3, #0]
   816a0:	1c5a      	adds	r2, r3, #1
   816a2:	4906      	ldr	r1, [pc, #24]	; (816bc <TC2_Handler+0x24>)
   816a4:	600a      	str	r2, [r1, #0]
   816a6:	f64f 52e8 	movw	r2, #65000	; 0xfde8
   816aa:	4293      	cmp	r3, r2
   816ac:	d902      	bls.n	816b4 <TC2_Handler+0x1c>
	{
		time_tick = 0;
   816ae:	4b03      	ldr	r3, [pc, #12]	; (816bc <TC2_Handler+0x24>)
   816b0:	2200      	movs	r2, #0
   816b2:	601a      	str	r2, [r3, #0]
// 	}
// 	if ((tc_get_status(TC0, 2) & TC_SR_CPCS) == TC_SR_CPCS)
// 	{
// 		
// 	}
}
   816b4:	bf00      	nop
   816b6:	46bd      	mov	sp, r7
   816b8:	bc80      	pop	{r7}
   816ba:	4770      	bx	lr
   816bc:	20070954 	.word	0x20070954

000816c0 <TC6_Handler>:
void TC6_Handler()
{
   816c0:	b580      	push	{r7, lr}
   816c2:	b086      	sub	sp, #24
   816c4:	af00      	add	r7, sp, #0
	NVIC_ClearPendingIRQ(TC6_IRQn);
   816c6:	2021      	movs	r0, #33	; 0x21
   816c8:	4b3b      	ldr	r3, [pc, #236]	; (817b8 <TC6_Handler+0xf8>)
   816ca:	4798      	blx	r3
	uint32_t tick =0,tick_10 = 0,tick_50=0,tick_100=0,tick_500=0;                       // Timer interrupt every 1 msec
   816cc:	2300      	movs	r3, #0
   816ce:	617b      	str	r3, [r7, #20]
   816d0:	2300      	movs	r3, #0
   816d2:	613b      	str	r3, [r7, #16]
   816d4:	2300      	movs	r3, #0
   816d6:	60fb      	str	r3, [r7, #12]
   816d8:	2300      	movs	r3, #0
   816da:	60bb      	str	r3, [r7, #8]
   816dc:	2300      	movs	r3, #0
   816de:	607b      	str	r3, [r7, #4]
	tick_5++;
   816e0:	4b36      	ldr	r3, [pc, #216]	; (817bc <TC6_Handler+0xfc>)
   816e2:	681b      	ldr	r3, [r3, #0]
   816e4:	3301      	adds	r3, #1
   816e6:	4a35      	ldr	r2, [pc, #212]	; (817bc <TC6_Handler+0xfc>)
   816e8:	6013      	str	r3, [r2, #0]
	
	// CPU2_D_RESET_PIO(PIO_TYPE_PIO_C,16);
	if(tick_5 == 1){
   816ea:	4b34      	ldr	r3, [pc, #208]	; (817bc <TC6_Handler+0xfc>)
   816ec:	681b      	ldr	r3, [r3, #0]
   816ee:	2b01      	cmp	r3, #1
   816f0:	d125      	bne.n	8173e <TC6_Handler+0x7e>
		
		
	//	 CPU2_D_SET_PIO(PIO_TYPE_PIO_C,16);
		
		// manav05 i9ncrement a variable
		mscnt5++ ;
   816f2:	4b33      	ldr	r3, [pc, #204]	; (817c0 <TC6_Handler+0x100>)
   816f4:	681b      	ldr	r3, [r3, #0]
   816f6:	3301      	adds	r3, #1
   816f8:	4a31      	ldr	r2, [pc, #196]	; (817c0 <TC6_Handler+0x100>)
   816fa:	6013      	str	r3, [r2, #0]
		
		statusnew=(((PIOC->PIO_PDSR)>>9)&1);
   816fc:	4b31      	ldr	r3, [pc, #196]	; (817c4 <TC6_Handler+0x104>)
   816fe:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   81700:	0a5b      	lsrs	r3, r3, #9
   81702:	f003 0301 	and.w	r3, r3, #1
   81706:	4a30      	ldr	r2, [pc, #192]	; (817c8 <TC6_Handler+0x108>)
   81708:	6013      	str	r3, [r2, #0]
			if (statusnew==1 && prev_statusnew ==0)
   8170a:	4b2f      	ldr	r3, [pc, #188]	; (817c8 <TC6_Handler+0x108>)
   8170c:	681b      	ldr	r3, [r3, #0]
   8170e:	2b01      	cmp	r3, #1
   81710:	d108      	bne.n	81724 <TC6_Handler+0x64>
   81712:	4b2e      	ldr	r3, [pc, #184]	; (817cc <TC6_Handler+0x10c>)
   81714:	681b      	ldr	r3, [r3, #0]
   81716:	2b00      	cmp	r3, #0
   81718:	d104      	bne.n	81724 <TC6_Handler+0x64>
			{
				newfbcnt++;
   8171a:	4b2d      	ldr	r3, [pc, #180]	; (817d0 <TC6_Handler+0x110>)
   8171c:	681b      	ldr	r3, [r3, #0]
   8171e:	3301      	adds	r3, #1
   81720:	4a2b      	ldr	r2, [pc, #172]	; (817d0 <TC6_Handler+0x110>)
   81722:	6013      	str	r3, [r2, #0]
			}
			prev_statusnew= statusnew;
   81724:	4b28      	ldr	r3, [pc, #160]	; (817c8 <TC6_Handler+0x108>)
   81726:	681b      	ldr	r3, [r3, #0]
   81728:	4a28      	ldr	r2, [pc, #160]	; (817cc <TC6_Handler+0x10c>)
   8172a:	6013      	str	r3, [r2, #0]
		
		tick++;
   8172c:	697b      	ldr	r3, [r7, #20]
   8172e:	3301      	adds	r3, #1
   81730:	617b      	str	r3, [r7, #20]
		tick_5 = 0;
   81732:	4b22      	ldr	r3, [pc, #136]	; (817bc <TC6_Handler+0xfc>)
   81734:	2200      	movs	r2, #0
   81736:	601a      	str	r2, [r3, #0]
		time_tick = TICK_5MS;
   81738:	4b26      	ldr	r3, [pc, #152]	; (817d4 <TC6_Handler+0x114>)
   8173a:	2205      	movs	r2, #5
   8173c:	601a      	str	r2, [r3, #0]
		
	}
	
	if (tick == 2)
   8173e:	697b      	ldr	r3, [r7, #20]
   81740:	2b02      	cmp	r3, #2
   81742:	d107      	bne.n	81754 <TC6_Handler+0x94>
	{
		tick_10++;
   81744:	693b      	ldr	r3, [r7, #16]
   81746:	3301      	adds	r3, #1
   81748:	613b      	str	r3, [r7, #16]
		tick = 0;
   8174a:	2300      	movs	r3, #0
   8174c:	617b      	str	r3, [r7, #20]
		time_tick = TICK_10MS;                                            
   8174e:	4b21      	ldr	r3, [pc, #132]	; (817d4 <TC6_Handler+0x114>)
   81750:	2200      	movs	r2, #0
   81752:	601a      	str	r2, [r3, #0]
	}
	if (tick_10 == 5)
   81754:	693b      	ldr	r3, [r7, #16]
   81756:	2b05      	cmp	r3, #5
   81758:	d107      	bne.n	8176a <TC6_Handler+0xaa>
	{
		tick_50++;
   8175a:	68fb      	ldr	r3, [r7, #12]
   8175c:	3301      	adds	r3, #1
   8175e:	60fb      	str	r3, [r7, #12]
		tick_10 = 0;
   81760:	2300      	movs	r3, #0
   81762:	613b      	str	r3, [r7, #16]
		time_tick = TICK_50MS;
   81764:	4b1b      	ldr	r3, [pc, #108]	; (817d4 <TC6_Handler+0x114>)
   81766:	2201      	movs	r2, #1
   81768:	601a      	str	r2, [r3, #0]
	}
	if (tick_50 == 2)
   8176a:	68fb      	ldr	r3, [r7, #12]
   8176c:	2b02      	cmp	r3, #2
   8176e:	d107      	bne.n	81780 <TC6_Handler+0xc0>
	{
		tick_100++;
   81770:	68bb      	ldr	r3, [r7, #8]
   81772:	3301      	adds	r3, #1
   81774:	60bb      	str	r3, [r7, #8]
		tick_50 = 0;
   81776:	2300      	movs	r3, #0
   81778:	60fb      	str	r3, [r7, #12]
		time_tick = TICK_100MS;
   8177a:	4b16      	ldr	r3, [pc, #88]	; (817d4 <TC6_Handler+0x114>)
   8177c:	2202      	movs	r2, #2
   8177e:	601a      	str	r2, [r3, #0]
	}
	if (tick_100 == 5)
   81780:	68bb      	ldr	r3, [r7, #8]
   81782:	2b05      	cmp	r3, #5
   81784:	d107      	bne.n	81796 <TC6_Handler+0xd6>
	{
		tick_500++;
   81786:	687b      	ldr	r3, [r7, #4]
   81788:	3301      	adds	r3, #1
   8178a:	607b      	str	r3, [r7, #4]
		tick_100 = 0;
   8178c:	2300      	movs	r3, #0
   8178e:	60bb      	str	r3, [r7, #8]
		time_tick = TICK_500MS;
   81790:	4b10      	ldr	r3, [pc, #64]	; (817d4 <TC6_Handler+0x114>)
   81792:	2203      	movs	r2, #3
   81794:	601a      	str	r2, [r3, #0]
	}
	if (tick_500 == 2)
   81796:	687b      	ldr	r3, [r7, #4]
   81798:	2b02      	cmp	r3, #2
   8179a:	d104      	bne.n	817a6 <TC6_Handler+0xe6>
	{
		tick_500 = 0;
   8179c:	2300      	movs	r3, #0
   8179e:	607b      	str	r3, [r7, #4]
		time_tick = TICK_SEC;
   817a0:	4b0c      	ldr	r3, [pc, #48]	; (817d4 <TC6_Handler+0x114>)
   817a2:	2204      	movs	r2, #4
   817a4:	601a      	str	r2, [r3, #0]
	}
	
	if ((tc_get_status(TC2, 0) & TC_SR_CPCS) == TC_SR_CPCS)
   817a6:	2100      	movs	r1, #0
   817a8:	480b      	ldr	r0, [pc, #44]	; (817d8 <TC6_Handler+0x118>)
   817aa:	4b0c      	ldr	r3, [pc, #48]	; (817dc <TC6_Handler+0x11c>)
   817ac:	4798      	blx	r3
	{
		//printf("i m in handler tc6\n");
	}
}
   817ae:	bf00      	nop
   817b0:	3718      	adds	r7, #24
   817b2:	46bd      	mov	sp, r7
   817b4:	bd80      	pop	{r7, pc}
   817b6:	bf00      	nop
   817b8:	00081505 	.word	0x00081505
   817bc:	20070968 	.word	0x20070968
   817c0:	20070970 	.word	0x20070970
   817c4:	400e1200 	.word	0x400e1200
   817c8:	20070974 	.word	0x20070974
   817cc:	20070978 	.word	0x20070978
   817d0:	2007096c 	.word	0x2007096c
   817d4:	20070954 	.word	0x20070954
   817d8:	40088000 	.word	0x40088000
   817dc:	00082149 	.word	0x00082149

000817e0 <CPU2_D_SET_PUMP>:

#include "D_SYS.h"
#include "Platform/Service/CPU2_S_interface.h"
extern uint32_t DUTY;
uint8_t CPU2_D_SET_PUMP(sv_pumptype id_pump)
{
   817e0:	b580      	push	{r7, lr}
   817e2:	b082      	sub	sp, #8
   817e4:	af00      	add	r7, sp, #0
   817e6:	4603      	mov	r3, r0
   817e8:	71fb      	strb	r3, [r7, #7]
	switch (id_pump)
   817ea:	79fb      	ldrb	r3, [r7, #7]
   817ec:	2b01      	cmp	r3, #1
   817ee:	d000      	beq.n	817f2 <CPU2_D_SET_PUMP+0x12>
			PWM->PWM_CH_NUM[4].PWM_CDTY = DUTY;			//35% duty cycle
			PWM->PWM_ENA =0x00000010;
			gpio_configure_pin(PIN_PWM_LED0_GPIO,PIN_PWM_LED0_FLAGS);
		break;
		default:
		break;
   817f0:	e012      	b.n	81818 <CPU2_D_SET_PUMP+0x38>
{
	switch (id_pump)
	{
		
		case BLOODPUMP: //BLOOD PUMP
			PWM->PWM_CH_NUM[4].PWM_CPRD = 0x00000A41;
   817f2:	4b0c      	ldr	r3, [pc, #48]	; (81824 <CPU2_D_SET_PUMP+0x44>)
   817f4:	f640 2241 	movw	r2, #2625	; 0xa41
   817f8:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
			PWM->PWM_CH_NUM[4].PWM_CDTY = DUTY;			//35% duty cycle
   817fc:	4a09      	ldr	r2, [pc, #36]	; (81824 <CPU2_D_SET_PUMP+0x44>)
   817fe:	4b0a      	ldr	r3, [pc, #40]	; (81828 <CPU2_D_SET_PUMP+0x48>)
   81800:	681b      	ldr	r3, [r3, #0]
   81802:	f8c2 3284 	str.w	r3, [r2, #644]	; 0x284
			PWM->PWM_ENA =0x00000010;
   81806:	4b07      	ldr	r3, [pc, #28]	; (81824 <CPU2_D_SET_PUMP+0x44>)
   81808:	2210      	movs	r2, #16
   8180a:	605a      	str	r2, [r3, #4]
			gpio_configure_pin(PIN_PWM_LED0_GPIO,PIN_PWM_LED0_FLAGS);
   8180c:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   81810:	2055      	movs	r0, #85	; 0x55
   81812:	4b06      	ldr	r3, [pc, #24]	; (8182c <CPU2_D_SET_PUMP+0x4c>)
   81814:	4798      	blx	r3
		break;
   81816:	bf00      	nop
		default:
		break;
	}
	
	return 0;
   81818:	2300      	movs	r3, #0
}
   8181a:	4618      	mov	r0, r3
   8181c:	3708      	adds	r7, #8
   8181e:	46bd      	mov	sp, r7
   81820:	bd80      	pop	{r7, pc}
   81822:	bf00      	nop
   81824:	40094000 	.word	0x40094000
   81828:	20070008 	.word	0x20070008
   8182c:	00083975 	.word	0x00083975

00081830 <CPU2_D_RESET_PUMP>:

uint8_t CPU2_D_RESET_PUMP(sv_pumptype id_pump)
{
   81830:	b480      	push	{r7}
   81832:	b083      	sub	sp, #12
   81834:	af00      	add	r7, sp, #0
   81836:	4603      	mov	r3, r0
   81838:	71fb      	strb	r3, [r7, #7]
	switch (id_pump)
   8183a:	79fb      	ldrb	r3, [r7, #7]
   8183c:	2b01      	cmp	r3, #1
   8183e:	d000      	beq.n	81842 <CPU2_D_RESET_PUMP+0x12>
		case BLOODPUMP: //BLOOD PUMP
			PWM->PWM_DIS =0x00000010;
		break;
		
		default:
		break;
   81840:	e003      	b.n	8184a <CPU2_D_RESET_PUMP+0x1a>
{
	switch (id_pump)
	{
		
		case BLOODPUMP: //BLOOD PUMP
			PWM->PWM_DIS =0x00000010;
   81842:	4b05      	ldr	r3, [pc, #20]	; (81858 <CPU2_D_RESET_PUMP+0x28>)
   81844:	2210      	movs	r2, #16
   81846:	609a      	str	r2, [r3, #8]
		break;
   81848:	bf00      	nop
		
		default:
		break;
		
	}
	return 0;
   8184a:	2300      	movs	r3, #0
}
   8184c:	4618      	mov	r0, r3
   8184e:	370c      	adds	r7, #12
   81850:	46bd      	mov	sp, r7
   81852:	bc80      	pop	{r7}
   81854:	4770      	bx	lr
   81856:	bf00      	nop
   81858:	40094000 	.word	0x40094000

0008185c <CPU2_D_SET_VALVE>:


uint8_t CPU2_D_SET_VALVE(sv_valvetype id_valve)
{
   8185c:	b580      	push	{r7, lr}
   8185e:	b084      	sub	sp, #16
   81860:	af00      	add	r7, sp, #0
   81862:	4603      	mov	r3, r0
   81864:	71fb      	strb	r3, [r7, #7]
	uint32_t p_io = 0, peri;
   81866:	2300      	movs	r3, #0
   81868:	60fb      	str	r3, [r7, #12]
	switch(id_valve)
   8186a:	79fb      	ldrb	r3, [r7, #7]
   8186c:	3b01      	subs	r3, #1
   8186e:	2b07      	cmp	r3, #7
   81870:	d836      	bhi.n	818e0 <CPU2_D_SET_VALVE+0x84>
   81872:	a201      	add	r2, pc, #4	; (adr r2, 81878 <CPU2_D_SET_VALVE+0x1c>)
   81874:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81878:	00081899 	.word	0x00081899
   8187c:	000818b1 	.word	0x000818b1
   81880:	000818e1 	.word	0x000818e1
   81884:	000818e1 	.word	0x000818e1
   81888:	000818a5 	.word	0x000818a5
   8188c:	000818bd 	.word	0x000818bd
   81890:	000818c9 	.word	0x000818c9
   81894:	000818d5 	.word	0x000818d5
	{
		
		case HEMO_IF4:
		p_io = 21;
   81898:	2315      	movs	r3, #21
   8189a:	60fb      	str	r3, [r7, #12]
		peri = PA;
   8189c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   818a0:	60bb      	str	r3, [r7, #8]
		break;
   818a2:	e01e      	b.n	818e2 <CPU2_D_SET_VALVE+0x86>
		
		case CLAMP_PWR:
		p_io = 13;
   818a4:	230d      	movs	r3, #13
   818a6:	60fb      	str	r3, [r7, #12]
		peri = PA;
   818a8:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   818ac:	60bb      	str	r3, [r7, #8]
		break;
   818ae:	e018      	b.n	818e2 <CPU2_D_SET_VALVE+0x86>
		
		case HEMO_IF3:
		p_io = 22;
   818b0:	2316      	movs	r3, #22
   818b2:	60fb      	str	r3, [r7, #12]
		peri = PA;
   818b4:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   818b8:	60bb      	str	r3, [r7, #8]
		break;
   818ba:	e012      	b.n	818e2 <CPU2_D_SET_VALVE+0x86>
		
		case BYPS_PWR:
		p_io = 11;
   818bc:	230b      	movs	r3, #11
   818be:	60fb      	str	r3, [r7, #12]
		peri = PA;
   818c0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   818c4:	60bb      	str	r3, [r7, #8]
		break;
   818c6:	e00c      	b.n	818e2 <CPU2_D_SET_VALVE+0x86>
		
		case RUDNCY_INT:
		p_io = 23;
   818c8:	2317      	movs	r3, #23
   818ca:	60fb      	str	r3, [r7, #12]
		peri = PC;
   818cc:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   818d0:	60bb      	str	r3, [r7, #8]
		break;
   818d2:	e006      	b.n	818e2 <CPU2_D_SET_VALVE+0x86>
		
		case CPU_INT:
		p_io = 18;
   818d4:	2312      	movs	r3, #18
   818d6:	60fb      	str	r3, [r7, #12]
		peri = PC;
   818d8:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   818dc:	60bb      	str	r3, [r7, #8]
		break;
   818de:	e000      	b.n	818e2 <CPU2_D_SET_VALVE+0x86>
		
		default:
		break;
   818e0:	bf00      	nop
	}
	
	CPU2_D_SET_PIO(peri,p_io);
   818e2:	68f9      	ldr	r1, [r7, #12]
   818e4:	68b8      	ldr	r0, [r7, #8]
   818e6:	4b03      	ldr	r3, [pc, #12]	; (818f4 <CPU2_D_SET_VALVE+0x98>)
   818e8:	4798      	blx	r3
	return 0;
   818ea:	2300      	movs	r3, #0
}
   818ec:	4618      	mov	r0, r3
   818ee:	3710      	adds	r7, #16
   818f0:	46bd      	mov	sp, r7
   818f2:	bd80      	pop	{r7, pc}
   818f4:	0008114d 	.word	0x0008114d

000818f8 <CPU2_D_RESET_VALVE>:


uint8_t CPU2_D_RESET_VALVE(sv_valvetype id_valve)
{
   818f8:	b580      	push	{r7, lr}
   818fa:	b084      	sub	sp, #16
   818fc:	af00      	add	r7, sp, #0
   818fe:	4603      	mov	r3, r0
   81900:	71fb      	strb	r3, [r7, #7]
	uint32_t p_io = 0, peri;
   81902:	2300      	movs	r3, #0
   81904:	60fb      	str	r3, [r7, #12]
	switch(id_valve)
   81906:	79fb      	ldrb	r3, [r7, #7]
   81908:	3b01      	subs	r3, #1
   8190a:	2b07      	cmp	r3, #7
   8190c:	d836      	bhi.n	8197c <CPU2_D_RESET_VALVE+0x84>
   8190e:	a201      	add	r2, pc, #4	; (adr r2, 81914 <CPU2_D_RESET_VALVE+0x1c>)
   81910:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   81914:	00081935 	.word	0x00081935
   81918:	0008194d 	.word	0x0008194d
   8191c:	0008197d 	.word	0x0008197d
   81920:	0008197d 	.word	0x0008197d
   81924:	00081941 	.word	0x00081941
   81928:	00081959 	.word	0x00081959
   8192c:	00081965 	.word	0x00081965
   81930:	00081971 	.word	0x00081971
// 		p_io = 10;
// 		peri = PD;
// 		break;
// 		
		case HEMO_IF4:
		p_io = 21;
   81934:	2315      	movs	r3, #21
   81936:	60fb      	str	r3, [r7, #12]
		peri = PA;
   81938:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   8193c:	60bb      	str	r3, [r7, #8]
		break;
   8193e:	e01e      	b.n	8197e <CPU2_D_RESET_VALVE+0x86>
		
		case CLAMP_PWR:
		p_io = 13;
   81940:	230d      	movs	r3, #13
   81942:	60fb      	str	r3, [r7, #12]
		peri = PA;
   81944:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81948:	60bb      	str	r3, [r7, #8]
		break;
   8194a:	e018      	b.n	8197e <CPU2_D_RESET_VALVE+0x86>
		
		case HEMO_IF3:
		p_io = 22;
   8194c:	2316      	movs	r3, #22
   8194e:	60fb      	str	r3, [r7, #12]
		peri = PA;
   81950:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81954:	60bb      	str	r3, [r7, #8]
 		break;
   81956:	e012      	b.n	8197e <CPU2_D_RESET_VALVE+0x86>
		
		case BYPS_PWR:
		p_io = 11;
   81958:	230b      	movs	r3, #11
   8195a:	60fb      	str	r3, [r7, #12]
		peri = PA;
   8195c:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
   81960:	60bb      	str	r3, [r7, #8]
		break;
   81962:	e00c      	b.n	8197e <CPU2_D_RESET_VALVE+0x86>
		
		case RUDNCY_INT:
		p_io = 23;
   81964:	2317      	movs	r3, #23
   81966:	60fb      	str	r3, [r7, #12]
		peri = PC;
   81968:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   8196c:	60bb      	str	r3, [r7, #8]
		break;
   8196e:	e006      	b.n	8197e <CPU2_D_RESET_VALVE+0x86>
		
		case CPU_INT:
		p_io = 18;
   81970:	2312      	movs	r3, #18
   81972:	60fb      	str	r3, [r7, #12]
		peri = PC;
   81974:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   81978:	60bb      	str	r3, [r7, #8]
		break;
   8197a:	e000      	b.n	8197e <CPU2_D_RESET_VALVE+0x86>
		
		default:
		break;
   8197c:	bf00      	nop
	}
	CPU2_D_RESET_PIO(peri,p_io);
   8197e:	68f9      	ldr	r1, [r7, #12]
   81980:	68b8      	ldr	r0, [r7, #8]
   81982:	4b03      	ldr	r3, [pc, #12]	; (81990 <CPU2_D_RESET_VALVE+0x98>)
   81984:	4798      	blx	r3
	return 0;
   81986:	2300      	movs	r3, #0
}
   81988:	4618      	mov	r0, r3
   8198a:	3710      	adds	r7, #16
   8198c:	46bd      	mov	sp, r7
   8198e:	bd80      	pop	{r7, pc}
   81990:	000811d1 	.word	0x000811d1

00081994 <CPU2_D_RD_SENSIN>:

uint8_t CPU2_D_RD_SENSIN(sv_sensintype id_sensein)
{
   81994:	b580      	push	{r7, lr}
   81996:	b086      	sub	sp, #24
   81998:	af00      	add	r7, sp, #0
   8199a:	4603      	mov	r3, r0
   8199c:	71fb      	strb	r3, [r7, #7]
	uint32_t p_io, peri;
	uint8_t pio_val= 0;
   8199e:	2300      	movs	r3, #0
   819a0:	73fb      	strb	r3, [r7, #15]
	switch(id_sensein)
   819a2:	79fb      	ldrb	r3, [r7, #7]
   819a4:	3b01      	subs	r3, #1
   819a6:	2b06      	cmp	r3, #6
   819a8:	d83a      	bhi.n	81a20 <CPU2_D_RD_SENSIN+0x8c>
   819aa:	a201      	add	r2, pc, #4	; (adr r2, 819b0 <CPU2_D_RD_SENSIN+0x1c>)
   819ac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   819b0:	000819cd 	.word	0x000819cd
   819b4:	000819d9 	.word	0x000819d9
   819b8:	000819e5 	.word	0x000819e5
   819bc:	000819f1 	.word	0x000819f1
   819c0:	000819fd 	.word	0x000819fd
   819c4:	00081a09 	.word	0x00081a09
   819c8:	00081a15 	.word	0x00081a15
	{
		case SV_BP_DOOR:
		p_io = 10;               // bp_door
   819cc:	230a      	movs	r3, #10
   819ce:	617b      	str	r3, [r7, #20]
		peri = PC;
   819d0:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   819d4:	613b      	str	r3, [r7, #16]
		break;
   819d6:	e024      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		case SV_BP_FB:					// pump_sense
		p_io = 9;
   819d8:	2309      	movs	r3, #9
   819da:	617b      	str	r3, [r7, #20]
		peri = PC;
   819dc:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   819e0:	613b      	str	r3, [r7, #16]
		break;
   819e2:	e01e      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		case SV_CLAMP_FB:					// clamp_feedback
		p_io = 7;
   819e4:	2307      	movs	r3, #7
   819e6:	617b      	str	r3, [r7, #20]
		peri = PC;
   819e8:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   819ec:	613b      	str	r3, [r7, #16]
		break;
   819ee:	e018      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		case SV_CLAMP_DOOR:					// clamp_door
		
		p_io = 7;
   819f0:	2307      	movs	r3, #7
   819f2:	617b      	str	r3, [r7, #20]
		peri = PC;
   819f4:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   819f8:	613b      	str	r3, [r7, #16]
		break;
   819fa:	e012      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		case SV_BD:					// blood dectector
		
		p_io = 12;
   819fc:	230c      	movs	r3, #12
   819fe:	617b      	str	r3, [r7, #20]
		peri = PB;
   81a00:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
   81a04:	613b      	str	r3, [r7, #16]
		break;
   81a06:	e00c      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		case SV_ABD:					// ABD
		
		p_io = 8;
   81a08:	2308      	movs	r3, #8
   81a0a:	617b      	str	r3, [r7, #20]
		peri = PC;
   81a0c:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   81a10:	613b      	str	r3, [r7, #16]
		break;
   81a12:	e006      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		case SV_REDUNDANCY_IRQ:					//Redundancy_irq
		p_io = 24;
   81a14:	2318      	movs	r3, #24
   81a16:	617b      	str	r3, [r7, #20]
		peri = PC;
   81a18:	f04f 53c0 	mov.w	r3, #402653184	; 0x18000000
   81a1c:	613b      	str	r3, [r7, #16]
		break;
   81a1e:	e000      	b.n	81a22 <CPU2_D_RD_SENSIN+0x8e>
		
		default:
		break;
   81a20:	bf00      	nop
	}
	
	pio_val = CPU2_D_READ_PIO(peri, p_io);
   81a22:	6979      	ldr	r1, [r7, #20]
   81a24:	6938      	ldr	r0, [r7, #16]
   81a26:	4b04      	ldr	r3, [pc, #16]	; (81a38 <CPU2_D_RD_SENSIN+0xa4>)
   81a28:	4798      	blx	r3
   81a2a:	4603      	mov	r3, r0
   81a2c:	73fb      	strb	r3, [r7, #15]
	
	return pio_val;
   81a2e:	7bfb      	ldrb	r3, [r7, #15]
	
}
   81a30:	4618      	mov	r0, r3
   81a32:	3718      	adds	r7, #24
   81a34:	46bd      	mov	sp, r7
   81a36:	bd80      	pop	{r7, pc}
   81a38:	00081255 	.word	0x00081255

00081a3c <CPU2_D_READ_SENSORS>:


uint16_t CPU2_D_READ_SENSORS(sv_sensortype ID_SENSOR)
{
   81a3c:	b580      	push	{r7, lr}
   81a3e:	b084      	sub	sp, #16
   81a40:	af00      	add	r7, sp, #0
   81a42:	4603      	mov	r3, r0
   81a44:	71fb      	strb	r3, [r7, #7]
	int16_t SENSOR_VAL;
	 uint8_t channel = 0;
   81a46:	2300      	movs	r3, #0
   81a48:	737b      	strb	r3, [r7, #13]
	//adc_chnl channel = channel_0;
	 switch(ID_SENSOR)
   81a4a:	79fb      	ldrb	r3, [r7, #7]
   81a4c:	2b01      	cmp	r3, #1
   81a4e:	d002      	beq.n	81a56 <CPU2_D_READ_SENSORS+0x1a>
   81a50:	2b02      	cmp	r3, #2
   81a52:	d008      	beq.n	81a66 <CPU2_D_READ_SENSORS+0x2a>
// 		 //channel = channel_3;
// 		 channel =  4;
// 		 break;
		 
		 default:
		 break;
   81a54:	e00f      	b.n	81a76 <CPU2_D_READ_SENSORS+0x3a>
	//adc_chnl channel = channel_0;
	 switch(ID_SENSOR)
	 {
		 case SV_APT:
		 //channel = channel_7;
		 SENSOR_VAL = DD_READ_SENSORS(SV_APT);
   81a56:	2001      	movs	r0, #1
   81a58:	4b09      	ldr	r3, [pc, #36]	; (81a80 <CPU2_D_READ_SENSORS+0x44>)
   81a5a:	4798      	blx	r3
   81a5c:	4603      	mov	r3, r0
   81a5e:	81fb      	strh	r3, [r7, #14]
		 channel = 0;
   81a60:	2300      	movs	r3, #0
   81a62:	737b      	strb	r3, [r7, #13]
		 break;
   81a64:	e007      	b.n	81a76 <CPU2_D_READ_SENSORS+0x3a>
		 
		 case SV_VPT:
		SENSOR_VAL = DD_READ_SENSORS(SV_VPT);
   81a66:	2002      	movs	r0, #2
   81a68:	4b05      	ldr	r3, [pc, #20]	; (81a80 <CPU2_D_READ_SENSORS+0x44>)
   81a6a:	4798      	blx	r3
   81a6c:	4603      	mov	r3, r0
   81a6e:	81fb      	strh	r3, [r7, #14]
		 channel =  1;
   81a70:	2301      	movs	r3, #1
   81a72:	737b      	strb	r3, [r7, #13]
		 break;
   81a74:	bf00      	nop
		 
	 }
	
//	SENSOR_VAL= CPU2_D_READ_ADC(channel);
	
	return SENSOR_VAL;
   81a76:	89fb      	ldrh	r3, [r7, #14]
	
}
   81a78:	4618      	mov	r0, r3
   81a7a:	3710      	adds	r7, #16
   81a7c:	46bd      	mov	sp, r7
   81a7e:	bd80      	pop	{r7, pc}
   81a80:	00080f55 	.word	0x00080f55

00081a84 <CPU2_D_CONFIG_TIMER>:

uint8_t CPU2_D_CONFIG_TIMER(uint8_t timer_no, uint8_t timer_res)
{
   81a84:	b590      	push	{r4, r7, lr}
   81a86:	b089      	sub	sp, #36	; 0x24
   81a88:	af00      	add	r7, sp, #0
   81a8a:	4603      	mov	r3, r0
   81a8c:	460a      	mov	r2, r1
   81a8e:	71fb      	strb	r3, [r7, #7]
   81a90:	4613      	mov	r3, r2
   81a92:	71bb      	strb	r3, [r7, #6]
	uint32_t ch_no=0,rc;
   81a94:	2300      	movs	r3, #0
   81a96:	61fb      	str	r3, [r7, #28]
	double rc_cal;
	rc_cal = ((84000000/(128 * timer_res)) -1);
   81a98:	79bb      	ldrb	r3, [r7, #6]
   81a9a:	01db      	lsls	r3, r3, #7
   81a9c:	4a1b      	ldr	r2, [pc, #108]	; (81b0c <CPU2_D_CONFIG_TIMER+0x88>)
   81a9e:	fb92 f3f3 	sdiv	r3, r2, r3
   81aa2:	1e5a      	subs	r2, r3, #1
   81aa4:	4b1a      	ldr	r3, [pc, #104]	; (81b10 <CPU2_D_CONFIG_TIMER+0x8c>)
   81aa6:	4610      	mov	r0, r2
   81aa8:	4798      	blx	r3
   81aaa:	4603      	mov	r3, r0
   81aac:	460c      	mov	r4, r1
   81aae:	e9c7 3404 	strd	r3, r4, [r7, #16]
	rc = rc_cal;
   81ab2:	4b18      	ldr	r3, [pc, #96]	; (81b14 <CPU2_D_CONFIG_TIMER+0x90>)
   81ab4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
   81ab8:	4798      	blx	r3
   81aba:	4603      	mov	r3, r0
   81abc:	60fb      	str	r3, [r7, #12]

	switch (timer_no)
   81abe:	79fb      	ldrb	r3, [r7, #7]
   81ac0:	2b01      	cmp	r3, #1
   81ac2:	d00b      	beq.n	81adc <CPU2_D_CONFIG_TIMER+0x58>
   81ac4:	2b02      	cmp	r3, #2
   81ac6:	d012      	beq.n	81aee <CPU2_D_CONFIG_TIMER+0x6a>
   81ac8:	2b00      	cmp	r3, #0
   81aca:	d000      	beq.n	81ace <CPU2_D_CONFIG_TIMER+0x4a>
		rc = timer_res;
		startTimer2(TC0,1,TC1_IRQn,rc);
		break;
		
		default:
		break;
   81acc:	e018      	b.n	81b00 <CPU2_D_CONFIG_TIMER+0x7c>
	rc = rc_cal;

	switch (timer_no)
	{
		case 0:
		CPU2_D_MAIN_TIMER( TC2, ch_no, TC6_IRQn, rc);
   81ace:	68fb      	ldr	r3, [r7, #12]
   81ad0:	2221      	movs	r2, #33	; 0x21
   81ad2:	69f9      	ldr	r1, [r7, #28]
   81ad4:	4810      	ldr	r0, [pc, #64]	; (81b18 <CPU2_D_CONFIG_TIMER+0x94>)
   81ad6:	4c11      	ldr	r4, [pc, #68]	; (81b1c <CPU2_D_CONFIG_TIMER+0x98>)
   81ad8:	47a0      	blx	r4
		break;
   81ada:	e011      	b.n	81b00 <CPU2_D_CONFIG_TIMER+0x7c>
		
		case 1:
		rc = timer_res;
   81adc:	79bb      	ldrb	r3, [r7, #6]
   81ade:	60fb      	str	r3, [r7, #12]
		startTimer1(TC0,0,TC0_IRQn,rc);
   81ae0:	68fb      	ldr	r3, [r7, #12]
   81ae2:	221b      	movs	r2, #27
   81ae4:	2100      	movs	r1, #0
   81ae6:	480e      	ldr	r0, [pc, #56]	; (81b20 <CPU2_D_CONFIG_TIMER+0x9c>)
   81ae8:	4c0e      	ldr	r4, [pc, #56]	; (81b24 <CPU2_D_CONFIG_TIMER+0xa0>)
   81aea:	47a0      	blx	r4
		break;
   81aec:	e008      	b.n	81b00 <CPU2_D_CONFIG_TIMER+0x7c>
		
		case 2:
		rc = timer_res;
   81aee:	79bb      	ldrb	r3, [r7, #6]
   81af0:	60fb      	str	r3, [r7, #12]
		startTimer2(TC0,1,TC1_IRQn,rc);
   81af2:	68fb      	ldr	r3, [r7, #12]
   81af4:	221c      	movs	r2, #28
   81af6:	2101      	movs	r1, #1
   81af8:	4809      	ldr	r0, [pc, #36]	; (81b20 <CPU2_D_CONFIG_TIMER+0x9c>)
   81afa:	4c0b      	ldr	r4, [pc, #44]	; (81b28 <CPU2_D_CONFIG_TIMER+0xa4>)
   81afc:	47a0      	blx	r4
		break;
   81afe:	bf00      	nop
		
		default:
		break;
		
	}
}
   81b00:	bf00      	nop
   81b02:	4618      	mov	r0, r3
   81b04:	3724      	adds	r7, #36	; 0x24
   81b06:	46bd      	mov	sp, r7
   81b08:	bd90      	pop	{r4, r7, pc}
   81b0a:	bf00      	nop
   81b0c:	0501bd00 	.word	0x0501bd00
   81b10:	000845f1 	.word	0x000845f1
   81b14:	000846bd 	.word	0x000846bd
   81b18:	40088000 	.word	0x40088000
   81b1c:	00081b9d 	.word	0x00081b9d
   81b20:	40080000 	.word	0x40080000
   81b24:	00081bf9 	.word	0x00081bf9
   81b28:	00081c69 	.word	0x00081c69

00081b2c <CPU2_D_INIT_TIMER>:


extern uint32_t ra,rc;

void CPU2_D_INIT_TIMER()
{
   81b2c:	b580      	push	{r7, lr}
   81b2e:	af00      	add	r7, sp, #0
	TC0->TC_WPMR = 0x54494D00;
   81b30:	4b16      	ldr	r3, [pc, #88]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b32:	4a17      	ldr	r2, [pc, #92]	; (81b90 <CPU2_D_INIT_TIMER+0x64>)
   81b34:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	TC1->TC_WPMR = 0x54494D00;
   81b38:	4b16      	ldr	r3, [pc, #88]	; (81b94 <CPU2_D_INIT_TIMER+0x68>)
   81b3a:	4a15      	ldr	r2, [pc, #84]	; (81b90 <CPU2_D_INIT_TIMER+0x64>)
   81b3c:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
//	TC2->TC_WPMR = 0x54494D00;
	pmc_enable_periph_clk(ID_TC0);
   81b40:	201b      	movs	r0, #27
   81b42:	4b15      	ldr	r3, [pc, #84]	; (81b98 <CPU2_D_INIT_TIMER+0x6c>)
   81b44:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC1);
   81b46:	201c      	movs	r0, #28
   81b48:	4b13      	ldr	r3, [pc, #76]	; (81b98 <CPU2_D_INIT_TIMER+0x6c>)
   81b4a:	4798      	blx	r3
//	pmc_enable_periph_clk(ID_TC2);
	pmc_enable_periph_clk(ID_TC6);
   81b4c:	2021      	movs	r0, #33	; 0x21
   81b4e:	4b12      	ldr	r3, [pc, #72]	; (81b98 <CPU2_D_INIT_TIMER+0x6c>)
   81b50:	4798      	blx	r3
	TC0->TC_CHANNEL[0].TC_CMR = TC_CMR_WAVE|TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81b52:	4b0e      	ldr	r3, [pc, #56]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b54:	f24c 0203 	movw	r2, #49155	; 0xc003
   81b58:	605a      	str	r2, [r3, #4]
	TC0->TC_CHANNEL[1].TC_CMR = TC_CMR_WAVE|TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81b5a:	4b0c      	ldr	r3, [pc, #48]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b5c:	f24c 0203 	movw	r2, #49155	; 0xc003
   81b60:	645a      	str	r2, [r3, #68]	; 0x44
	TC0->TC_CHANNEL[2].TC_CMR = TC_CMR_WAVE|TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81b62:	4b0a      	ldr	r3, [pc, #40]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b64:	f24c 0203 	movw	r2, #49155	; 0xc003
   81b68:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
//	TC2->TC_CHANNEL[0].TC_CMR = TC_CMR_WAVE|TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
	
	TC0->TC_CHANNEL[0].TC_IER = TC_IER_CPCS;
   81b6c:	4b07      	ldr	r3, [pc, #28]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b6e:	2210      	movs	r2, #16
   81b70:	625a      	str	r2, [r3, #36]	; 0x24
	TC0->TC_CHANNEL[1].TC_IER = TC_IER_CPCS;
   81b72:	4b06      	ldr	r3, [pc, #24]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b74:	2210      	movs	r2, #16
   81b76:	665a      	str	r2, [r3, #100]	; 0x64
	TC0->TC_CHANNEL[2].TC_IER = TC_IER_CPCS;
   81b78:	4b04      	ldr	r3, [pc, #16]	; (81b8c <CPU2_D_INIT_TIMER+0x60>)
   81b7a:	2210      	movs	r2, #16
   81b7c:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
	TC1->TC_CHANNEL[0].TC_IER = TC_IER_CPCS;
   81b80:	4b04      	ldr	r3, [pc, #16]	; (81b94 <CPU2_D_INIT_TIMER+0x68>)
   81b82:	2210      	movs	r2, #16
   81b84:	625a      	str	r2, [r3, #36]	; 0x24
//	TC2->TC_CHANNEL[0].TC_IER = TC_IER_CPCS;
}
   81b86:	bf00      	nop
   81b88:	bd80      	pop	{r7, pc}
   81b8a:	bf00      	nop
   81b8c:	40080000 	.word	0x40080000
   81b90:	54494d00 	.word	0x54494d00
   81b94:	40084000 	.word	0x40084000
   81b98:	00083f05 	.word	0x00083f05

00081b9c <CPU2_D_MAIN_TIMER>:


uint8_t CPU2_D_MAIN_TIMER(Tc *tc, uint32_t channel, IRQn_Type irq, uint32_t fre)
{
   81b9c:	b580      	push	{r7, lr}
   81b9e:	b084      	sub	sp, #16
   81ba0:	af00      	add	r7, sp, #0
   81ba2:	60f8      	str	r0, [r7, #12]
   81ba4:	60b9      	str	r1, [r7, #8]
   81ba6:	603b      	str	r3, [r7, #0]
   81ba8:	4613      	mov	r3, r2
   81baa:	71fb      	strb	r3, [r7, #7]
	pmc_set_writeprotect(0);
   81bac:	2000      	movs	r0, #0
   81bae:	4b0d      	ldr	r3, [pc, #52]	; (81be4 <CPU2_D_MAIN_TIMER+0x48>)
   81bb0:	4798      	blx	r3
	channel=0;
   81bb2:	2300      	movs	r3, #0
   81bb4:	60bb      	str	r3, [r7, #8]
	TC2->TC_CHANNEL[0].TC_CMR = TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81bb6:	4b0c      	ldr	r3, [pc, #48]	; (81be8 <CPU2_D_MAIN_TIMER+0x4c>)
   81bb8:	f24c 0203 	movw	r2, #49155	; 0xc003
   81bbc:	605a      	str	r2, [r3, #4]
	tc_write_rc(tc, channel, fre);
   81bbe:	683a      	ldr	r2, [r7, #0]
   81bc0:	68b9      	ldr	r1, [r7, #8]
   81bc2:	68f8      	ldr	r0, [r7, #12]
   81bc4:	4b09      	ldr	r3, [pc, #36]	; (81bec <CPU2_D_MAIN_TIMER+0x50>)
   81bc6:	4798      	blx	r3
	tc_start(tc, channel);
   81bc8:	68b9      	ldr	r1, [r7, #8]
   81bca:	68f8      	ldr	r0, [r7, #12]
   81bcc:	4b08      	ldr	r3, [pc, #32]	; (81bf0 <CPU2_D_MAIN_TIMER+0x54>)
   81bce:	4798      	blx	r3
	tc_enable_interrupt(tc, channel, TC_IER_CPCS);
   81bd0:	2210      	movs	r2, #16
   81bd2:	68b9      	ldr	r1, [r7, #8]
   81bd4:	68f8      	ldr	r0, [r7, #12]
   81bd6:	4b07      	ldr	r3, [pc, #28]	; (81bf4 <CPU2_D_MAIN_TIMER+0x58>)
   81bd8:	4798      	blx	r3
	/*if (SysTick_Config(sysclk_get_cpu_hz() / 1000)) {
		puts("-F- Systick configuration error\r");
		while (1);
	}*/
}
   81bda:	bf00      	nop
   81bdc:	4618      	mov	r0, r3
   81bde:	3710      	adds	r7, #16
   81be0:	46bd      	mov	sp, r7
   81be2:	bd80      	pop	{r7, pc}
   81be4:	00083f85 	.word	0x00083f85
   81be8:	40088000 	.word	0x40088000
   81bec:	000820fd 	.word	0x000820fd
   81bf0:	000820bd 	.word	0x000820bd
   81bf4:	00082121 	.word	0x00082121

00081bf8 <startTimer1>:

void startTimer1(Tc *tc, uint32_t channel, IRQn_Type irq, uint32_t stepcount)
{
   81bf8:	b580      	push	{r7, lr}
   81bfa:	b084      	sub	sp, #16
   81bfc:	af00      	add	r7, sp, #0
   81bfe:	60f8      	str	r0, [r7, #12]
   81c00:	60b9      	str	r1, [r7, #8]
   81c02:	603b      	str	r3, [r7, #0]
   81c04:	4613      	mov	r3, r2
   81c06:	71fb      	strb	r3, [r7, #7]
	pmc_set_writeprotect(0);
   81c08:	2000      	movs	r0, #0
   81c0a:	4b10      	ldr	r3, [pc, #64]	; (81c4c <startTimer1+0x54>)
   81c0c:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC0);
   81c0e:	201b      	movs	r0, #27
   81c10:	4b0f      	ldr	r3, [pc, #60]	; (81c50 <startTimer1+0x58>)
   81c12:	4798      	blx	r3
	tc_init(tc, channel, TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4);
   81c14:	f24c 0203 	movw	r2, #49155	; 0xc003
   81c18:	68b9      	ldr	r1, [r7, #8]
   81c1a:	68f8      	ldr	r0, [r7, #12]
   81c1c:	4b0d      	ldr	r3, [pc, #52]	; (81c54 <startTimer1+0x5c>)
   81c1e:	4798      	blx	r3
	TC0->TC_CHANNEL[0].TC_CMR = TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81c20:	4b0d      	ldr	r3, [pc, #52]	; (81c58 <startTimer1+0x60>)
   81c22:	f24c 0203 	movw	r2, #49155	; 0xc003
   81c26:	605a      	str	r2, [r3, #4]
	tc_write_rc(tc, channel, stepcount);
   81c28:	683a      	ldr	r2, [r7, #0]
   81c2a:	68b9      	ldr	r1, [r7, #8]
   81c2c:	68f8      	ldr	r0, [r7, #12]
   81c2e:	4b0b      	ldr	r3, [pc, #44]	; (81c5c <startTimer1+0x64>)
   81c30:	4798      	blx	r3
	tc_enable_interrupt(TC0,0,TC_IER_CPCS);
   81c32:	2210      	movs	r2, #16
   81c34:	2100      	movs	r1, #0
   81c36:	4808      	ldr	r0, [pc, #32]	; (81c58 <startTimer1+0x60>)
   81c38:	4b09      	ldr	r3, [pc, #36]	; (81c60 <startTimer1+0x68>)
   81c3a:	4798      	blx	r3
	tc_start(tc, channel);
   81c3c:	68b9      	ldr	r1, [r7, #8]
   81c3e:	68f8      	ldr	r0, [r7, #12]
   81c40:	4b08      	ldr	r3, [pc, #32]	; (81c64 <startTimer1+0x6c>)
   81c42:	4798      	blx	r3
}
   81c44:	bf00      	nop
   81c46:	3710      	adds	r7, #16
   81c48:	46bd      	mov	sp, r7
   81c4a:	bd80      	pop	{r7, pc}
   81c4c:	00083f85 	.word	0x00083f85
   81c50:	00083f05 	.word	0x00083f05
   81c54:	00082085 	.word	0x00082085
   81c58:	40080000 	.word	0x40080000
   81c5c:	000820fd 	.word	0x000820fd
   81c60:	00082121 	.word	0x00082121
   81c64:	000820bd 	.word	0x000820bd

00081c68 <startTimer2>:

void startTimer2(Tc *tc, uint32_t channel, IRQn_Type irq, uint32_t rampingcount)
{
   81c68:	b580      	push	{r7, lr}
   81c6a:	b084      	sub	sp, #16
   81c6c:	af00      	add	r7, sp, #0
   81c6e:	60f8      	str	r0, [r7, #12]
   81c70:	60b9      	str	r1, [r7, #8]
   81c72:	603b      	str	r3, [r7, #0]
   81c74:	4613      	mov	r3, r2
   81c76:	71fb      	strb	r3, [r7, #7]
	pmc_set_writeprotect(0);
   81c78:	2000      	movs	r0, #0
   81c7a:	4b10      	ldr	r3, [pc, #64]	; (81cbc <startTimer2+0x54>)
   81c7c:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC1);
   81c7e:	201c      	movs	r0, #28
   81c80:	4b0f      	ldr	r3, [pc, #60]	; (81cc0 <startTimer2+0x58>)
   81c82:	4798      	blx	r3
	tc_init(tc, channel, TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4);
   81c84:	f24c 0203 	movw	r2, #49155	; 0xc003
   81c88:	68b9      	ldr	r1, [r7, #8]
   81c8a:	68f8      	ldr	r0, [r7, #12]
   81c8c:	4b0d      	ldr	r3, [pc, #52]	; (81cc4 <startTimer2+0x5c>)
   81c8e:	4798      	blx	r3
	TC0->TC_CHANNEL[1].TC_CMR = TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81c90:	4b0d      	ldr	r3, [pc, #52]	; (81cc8 <startTimer2+0x60>)
   81c92:	f24c 0203 	movw	r2, #49155	; 0xc003
   81c96:	645a      	str	r2, [r3, #68]	; 0x44
	tc_write_rc(tc, channel, rampingcount);
   81c98:	683a      	ldr	r2, [r7, #0]
   81c9a:	68b9      	ldr	r1, [r7, #8]
   81c9c:	68f8      	ldr	r0, [r7, #12]
   81c9e:	4b0b      	ldr	r3, [pc, #44]	; (81ccc <startTimer2+0x64>)
   81ca0:	4798      	blx	r3
	tc_enable_interrupt(TC0,1,TC_IER_CPCS);
   81ca2:	2210      	movs	r2, #16
   81ca4:	2101      	movs	r1, #1
   81ca6:	4808      	ldr	r0, [pc, #32]	; (81cc8 <startTimer2+0x60>)
   81ca8:	4b09      	ldr	r3, [pc, #36]	; (81cd0 <startTimer2+0x68>)
   81caa:	4798      	blx	r3
	tc_start(tc, channel);
   81cac:	68b9      	ldr	r1, [r7, #8]
   81cae:	68f8      	ldr	r0, [r7, #12]
   81cb0:	4b08      	ldr	r3, [pc, #32]	; (81cd4 <startTimer2+0x6c>)
   81cb2:	4798      	blx	r3
}
   81cb4:	bf00      	nop
   81cb6:	3710      	adds	r7, #16
   81cb8:	46bd      	mov	sp, r7
   81cba:	bd80      	pop	{r7, pc}
   81cbc:	00083f85 	.word	0x00083f85
   81cc0:	00083f05 	.word	0x00083f05
   81cc4:	00082085 	.word	0x00082085
   81cc8:	40080000 	.word	0x40080000
   81ccc:	000820fd 	.word	0x000820fd
   81cd0:	00082121 	.word	0x00082121
   81cd4:	000820bd 	.word	0x000820bd

00081cd8 <startTimer3>:
void startTimer3(Tc *tc, uint32_t channel, IRQn_Type irq, uint32_t rampingcount)
{
   81cd8:	b580      	push	{r7, lr}
   81cda:	b084      	sub	sp, #16
   81cdc:	af00      	add	r7, sp, #0
   81cde:	60f8      	str	r0, [r7, #12]
   81ce0:	60b9      	str	r1, [r7, #8]
   81ce2:	603b      	str	r3, [r7, #0]
   81ce4:	4613      	mov	r3, r2
   81ce6:	71fb      	strb	r3, [r7, #7]
	pmc_set_writeprotect(0);
   81ce8:	2000      	movs	r0, #0
   81cea:	4b11      	ldr	r3, [pc, #68]	; (81d30 <startTimer3+0x58>)
   81cec:	4798      	blx	r3
	pmc_enable_periph_clk(ID_TC2);
   81cee:	201d      	movs	r0, #29
   81cf0:	4b10      	ldr	r3, [pc, #64]	; (81d34 <startTimer3+0x5c>)
   81cf2:	4798      	blx	r3
	tc_init(tc, channel, TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4);
   81cf4:	f24c 0203 	movw	r2, #49155	; 0xc003
   81cf8:	68b9      	ldr	r1, [r7, #8]
   81cfa:	68f8      	ldr	r0, [r7, #12]
   81cfc:	4b0e      	ldr	r3, [pc, #56]	; (81d38 <startTimer3+0x60>)
   81cfe:	4798      	blx	r3
	TC0->TC_CHANNEL[2].TC_CMR = TC_CMR_WAVE | TC_CMR_WAVSEL_UP_RC |TC_CMR_TCCLKS_TIMER_CLOCK4;
   81d00:	4b0e      	ldr	r3, [pc, #56]	; (81d3c <startTimer3+0x64>)
   81d02:	f24c 0203 	movw	r2, #49155	; 0xc003
   81d06:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
	tc_write_rc(tc, channel, rampingcount);
   81d0a:	683a      	ldr	r2, [r7, #0]
   81d0c:	68b9      	ldr	r1, [r7, #8]
   81d0e:	68f8      	ldr	r0, [r7, #12]
   81d10:	4b0b      	ldr	r3, [pc, #44]	; (81d40 <startTimer3+0x68>)
   81d12:	4798      	blx	r3
	tc_enable_interrupt(TC0,2,TC_IER_CPCS);
   81d14:	2210      	movs	r2, #16
   81d16:	2102      	movs	r1, #2
   81d18:	4808      	ldr	r0, [pc, #32]	; (81d3c <startTimer3+0x64>)
   81d1a:	4b0a      	ldr	r3, [pc, #40]	; (81d44 <startTimer3+0x6c>)
   81d1c:	4798      	blx	r3
	tc_start(tc, channel);
   81d1e:	68b9      	ldr	r1, [r7, #8]
   81d20:	68f8      	ldr	r0, [r7, #12]
   81d22:	4b09      	ldr	r3, [pc, #36]	; (81d48 <startTimer3+0x70>)
   81d24:	4798      	blx	r3
   81d26:	bf00      	nop
   81d28:	3710      	adds	r7, #16
   81d2a:	46bd      	mov	sp, r7
   81d2c:	bd80      	pop	{r7, pc}
   81d2e:	bf00      	nop
   81d30:	00083f85 	.word	0x00083f85
   81d34:	00083f05 	.word	0x00083f05
   81d38:	00082085 	.word	0x00082085
   81d3c:	40080000 	.word	0x40080000
   81d40:	000820fd 	.word	0x000820fd
   81d44:	00082121 	.word	0x00082121
   81d48:	000820bd 	.word	0x000820bd

00081d4c <cpu2_sv_cntrl_activatepump>:
 */ 
#include "CNTRL.h"


uint8_t cpu2_sv_cntrl_activatepump(sv_pumptype sv_pump_id)
{
   81d4c:	b580      	push	{r7, lr}
   81d4e:	b082      	sub	sp, #8
   81d50:	af00      	add	r7, sp, #0
   81d52:	4603      	mov	r3, r0
   81d54:	71fb      	strb	r3, [r7, #7]
	CPU2_D_SET_PUMP(sv_pump_id);
   81d56:	79fb      	ldrb	r3, [r7, #7]
   81d58:	4618      	mov	r0, r3
   81d5a:	4b03      	ldr	r3, [pc, #12]	; (81d68 <cpu2_sv_cntrl_activatepump+0x1c>)
   81d5c:	4798      	blx	r3
	
	return 0;
   81d5e:	2300      	movs	r3, #0
}
   81d60:	4618      	mov	r0, r3
   81d62:	3708      	adds	r7, #8
   81d64:	46bd      	mov	sp, r7
   81d66:	bd80      	pop	{r7, pc}
   81d68:	000817e1 	.word	0x000817e1

00081d6c <cpu2_sv_cntrl_deactivatepump>:

uint8_t cpu2_sv_cntrl_deactivatepump(sv_pumptype sv_pump_id)
{
   81d6c:	b580      	push	{r7, lr}
   81d6e:	b082      	sub	sp, #8
   81d70:	af00      	add	r7, sp, #0
   81d72:	4603      	mov	r3, r0
   81d74:	71fb      	strb	r3, [r7, #7]
	CPU2_D_RESET_PUMP(sv_pump_id);
   81d76:	79fb      	ldrb	r3, [r7, #7]
   81d78:	4618      	mov	r0, r3
   81d7a:	4b03      	ldr	r3, [pc, #12]	; (81d88 <cpu2_sv_cntrl_deactivatepump+0x1c>)
   81d7c:	4798      	blx	r3
	
	return 0;
   81d7e:	2300      	movs	r3, #0
}
   81d80:	4618      	mov	r0, r3
   81d82:	3708      	adds	r7, #8
   81d84:	46bd      	mov	sp, r7
   81d86:	bd80      	pop	{r7, pc}
   81d88:	00081831 	.word	0x00081831

00081d8c <cpu2_sv_cntrl_activate_pin>:


uint8_t cpu2_sv_cntrl_activate_pin(sv_valvetype sv_pin_id)
{
   81d8c:	b580      	push	{r7, lr}
   81d8e:	b082      	sub	sp, #8
   81d90:	af00      	add	r7, sp, #0
   81d92:	4603      	mov	r3, r0
   81d94:	71fb      	strb	r3, [r7, #7]
	CPU2_D_SET_VALVE(sv_pin_id);
   81d96:	79fb      	ldrb	r3, [r7, #7]
   81d98:	4618      	mov	r0, r3
   81d9a:	4b03      	ldr	r3, [pc, #12]	; (81da8 <cpu2_sv_cntrl_activate_pin+0x1c>)
   81d9c:	4798      	blx	r3
	
	return 0;
   81d9e:	2300      	movs	r3, #0
}
   81da0:	4618      	mov	r0, r3
   81da2:	3708      	adds	r7, #8
   81da4:	46bd      	mov	sp, r7
   81da6:	bd80      	pop	{r7, pc}
   81da8:	0008185d 	.word	0x0008185d

00081dac <cpu2_sv_cntrl_deactivate_pin>:

uint8_t cpu2_sv_cntrl_deactivate_pin(sv_valvetype sv_pin_id)
{
   81dac:	b580      	push	{r7, lr}
   81dae:	b082      	sub	sp, #8
   81db0:	af00      	add	r7, sp, #0
   81db2:	4603      	mov	r3, r0
   81db4:	71fb      	strb	r3, [r7, #7]
	CPU2_D_RESET_VALVE(sv_pin_id);
   81db6:	79fb      	ldrb	r3, [r7, #7]
   81db8:	4618      	mov	r0, r3
   81dba:	4b03      	ldr	r3, [pc, #12]	; (81dc8 <cpu2_sv_cntrl_deactivate_pin+0x1c>)
   81dbc:	4798      	blx	r3
	
	return 0;
   81dbe:	2300      	movs	r3, #0
   81dc0:	4618      	mov	r0, r3
   81dc2:	3708      	adds	r7, #8
   81dc4:	46bd      	mov	sp, r7
   81dc6:	bd80      	pop	{r7, pc}
   81dc8:	000818f9 	.word	0x000818f9

00081dcc <cpu2_sv_status_getsystemstatus>:
#include "STATUS.h"
#define CAN_MID_MIDvA_dd(value) ((0x1FFC0000 & ((value) << 18)))
extern can_mb_conf_t can0_mailbox;
extern uint16_t fedbck_cnt1;
uint16_t cpu2_sv_status_getsystemstatus(Sys_statusType* sensor_struct)
{
   81dcc:	b580      	push	{r7, lr}
   81dce:	b088      	sub	sp, #32
   81dd0:	af00      	add	r7, sp, #0
   81dd2:	6078      	str	r0, [r7, #4]
	
	 Sys_statusType sensor_struct1;

	sensor_struct1.vptstatus			= CPU2_D_READ_SENSORS(SV_VPT);
   81dd4:	2002      	movs	r0, #2
   81dd6:	4b29      	ldr	r3, [pc, #164]	; (81e7c <cpu2_sv_status_getsystemstatus+0xb0>)
   81dd8:	4798      	blx	r3
   81dda:	4603      	mov	r3, r0
   81ddc:	81fb      	strh	r3, [r7, #14]
	sensor_struct1.aptstatus			= CPU2_D_READ_SENSORS(SV_APT);
   81dde:	2001      	movs	r0, #1
   81de0:	4b26      	ldr	r3, [pc, #152]	; (81e7c <cpu2_sv_status_getsystemstatus+0xb0>)
   81de2:	4798      	blx	r3
   81de4:	4603      	mov	r3, r0
   81de6:	81bb      	strh	r3, [r7, #12]
// 	sensor_struct1.Tempstatus			= CPU2_D_READ_SENSORS(SV_SENSOR_ID3);
// 	sensor_struct1.cond1_status			= CPU2_D_READ_SENSORS(SV_SENSOR_ID4);
// 	sensor_struct1.cond2_status			= CPU2_D_READ_SENSORS(SV_SENSOR_ID5);
	
	sensor_struct1.bp_door			= CPU2_D_RD_SENSIN(SV_BP_DOOR);
   81de8:	2001      	movs	r0, #1
   81dea:	4b25      	ldr	r3, [pc, #148]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81dec:	4798      	blx	r3
   81dee:	4603      	mov	r3, r0
   81df0:	b29b      	uxth	r3, r3
   81df2:	82bb      	strh	r3, [r7, #20]
	sensor_struct1.bp_sense			= CPU2_D_RD_SENSIN(SV_BP_FB);
   81df4:	2002      	movs	r0, #2
   81df6:	4b22      	ldr	r3, [pc, #136]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81df8:	4798      	blx	r3
   81dfa:	4603      	mov	r3, r0
   81dfc:	b29b      	uxth	r3, r3
   81dfe:	82fb      	strh	r3, [r7, #22]
	sensor_struct1.clamp_fdbk		= CPU2_D_RD_SENSIN(SV_CLAMP_FB);
   81e00:	2003      	movs	r0, #3
   81e02:	4b1f      	ldr	r3, [pc, #124]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81e04:	4798      	blx	r3
   81e06:	4603      	mov	r3, r0
   81e08:	b29b      	uxth	r3, r3
   81e0a:	833b      	strh	r3, [r7, #24]
	sensor_struct1.clamp_door			= CPU2_D_RD_SENSIN(SV_CLAMP_DOOR);
   81e0c:	2004      	movs	r0, #4
   81e0e:	4b1c      	ldr	r3, [pc, #112]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81e10:	4798      	blx	r3
   81e12:	4603      	mov	r3, r0
   81e14:	b29b      	uxth	r3, r3
   81e16:	837b      	strh	r3, [r7, #26]
	sensor_struct1.bdstatus				= CPU2_D_RD_SENSIN(SV_BD);
   81e18:	2005      	movs	r0, #5
   81e1a:	4b19      	ldr	r3, [pc, #100]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81e1c:	4798      	blx	r3
   81e1e:	4603      	mov	r3, r0
   81e20:	b29b      	uxth	r3, r3
   81e22:	827b      	strh	r3, [r7, #18]
	sensor_struct1.abdstatus			= CPU2_D_RD_SENSIN(SV_ABD);
   81e24:	2006      	movs	r0, #6
   81e26:	4b16      	ldr	r3, [pc, #88]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81e28:	4798      	blx	r3
   81e2a:	4603      	mov	r3, r0
   81e2c:	b29b      	uxth	r3, r3
   81e2e:	823b      	strh	r3, [r7, #16]
	sensor_struct1.rudncy_irq			= CPU2_D_RD_SENSIN(SV_REDUNDANCY_IRQ);
   81e30:	2007      	movs	r0, #7
   81e32:	4b13      	ldr	r3, [pc, #76]	; (81e80 <cpu2_sv_status_getsystemstatus+0xb4>)
   81e34:	4798      	blx	r3
   81e36:	4603      	mov	r3, r0
   81e38:	b29b      	uxth	r3, r3
   81e3a:	83bb      	strh	r3, [r7, #28]
	
	
// 	sensor_struct->cond1_status			= sensor_struct1.cond1_status;
// 	sensor_struct->cond2_status			= sensor_struct1.cond2_status;
// 	sensor_struct->Tempstatus			= sensor_struct1.Tempstatus;
	sensor_struct->aptstatus			= sensor_struct1.aptstatus;
   81e3c:	89ba      	ldrh	r2, [r7, #12]
   81e3e:	687b      	ldr	r3, [r7, #4]
   81e40:	801a      	strh	r2, [r3, #0]
	sensor_struct->vptstatus			= sensor_struct1.vptstatus;
   81e42:	89fa      	ldrh	r2, [r7, #14]
   81e44:	687b      	ldr	r3, [r7, #4]
   81e46:	805a      	strh	r2, [r3, #2]
	
	
	sensor_struct->bdstatus				= sensor_struct1.bdstatus;
   81e48:	8a7a      	ldrh	r2, [r7, #18]
   81e4a:	687b      	ldr	r3, [r7, #4]
   81e4c:	80da      	strh	r2, [r3, #6]
	sensor_struct->abdstatus			= sensor_struct1.abdstatus;
   81e4e:	8a3a      	ldrh	r2, [r7, #16]
   81e50:	687b      	ldr	r3, [r7, #4]
   81e52:	809a      	strh	r2, [r3, #4]
	sensor_struct->bp_door				= sensor_struct1.bp_door;
   81e54:	8aba      	ldrh	r2, [r7, #20]
   81e56:	687b      	ldr	r3, [r7, #4]
   81e58:	811a      	strh	r2, [r3, #8]
	sensor_struct->bp_sense				= sensor_struct1.bp_sense;
   81e5a:	8afa      	ldrh	r2, [r7, #22]
   81e5c:	687b      	ldr	r3, [r7, #4]
   81e5e:	815a      	strh	r2, [r3, #10]
	sensor_struct->clamp_fdbk			= sensor_struct1.clamp_fdbk;
   81e60:	8b3a      	ldrh	r2, [r7, #24]
   81e62:	687b      	ldr	r3, [r7, #4]
   81e64:	819a      	strh	r2, [r3, #12]
	sensor_struct->clamp_door			= sensor_struct1.clamp_door;
   81e66:	8b7a      	ldrh	r2, [r7, #26]
   81e68:	687b      	ldr	r3, [r7, #4]
   81e6a:	81da      	strh	r2, [r3, #14]
	sensor_struct->rudncy_irq			= sensor_struct1.rudncy_irq;
   81e6c:	8bba      	ldrh	r2, [r7, #28]
   81e6e:	687b      	ldr	r3, [r7, #4]
   81e70:	821a      	strh	r2, [r3, #16]
	
	return 0;
   81e72:	2300      	movs	r3, #0

}
   81e74:	4618      	mov	r0, r3
   81e76:	3720      	adds	r7, #32
   81e78:	46bd      	mov	sp, r7
   81e7a:	bd80      	pop	{r7, pc}
   81e7c:	00081a3d 	.word	0x00081a3d
   81e80:	00081995 	.word	0x00081995

00081e84 <SV_put_sensor_data>:

bool SV_put_sensor_data(Sys_statusType* sensor_struct)   {
   81e84:	b580      	push	{r7, lr}
   81e86:	b084      	sub	sp, #16
   81e88:	af00      	add	r7, sp, #0
   81e8a:	6078      	str	r0, [r7, #4]
	
 DD_CAN_MAILBOX_SENSOR_DATA_REG_TYPE  SV_CAN_MAILBOX_SENSOR_DATA_REG;
	
	
	SV_CAN_MAILBOX_SENSOR_DATA_REG.CPU_SENDER_type_reg        = HEMO_CPU_id ;
   81e8c:	2301      	movs	r3, #1
   81e8e:	723b      	strb	r3, [r7, #8]
	SV_CAN_MAILBOX_SENSOR_DATA_REG.SENSOR_GROUP_ID_type_reg	  = GROUP_ID_7 ;
   81e90:	2307      	movs	r3, #7
   81e92:	727b      	strb	r3, [r7, #9]
	SV_CAN_MAILBOX_SENSOR_DATA_REG.SENSOR_1                   = sensor_struct->aptstatus;
   81e94:	687b      	ldr	r3, [r7, #4]
   81e96:	881b      	ldrh	r3, [r3, #0]
   81e98:	817b      	strh	r3, [r7, #10]
	SV_CAN_MAILBOX_SENSOR_DATA_REG.SENSOR_2	                  = sensor_struct->vptstatus;
   81e9a:	687b      	ldr	r3, [r7, #4]
   81e9c:	885b      	ldrh	r3, [r3, #2]
   81e9e:	81bb      	strh	r3, [r7, #12]
	SV_CAN_MAILBOX_SENSOR_DATA_REG.SENSOR_3	                  = fedbck_cnt1;
   81ea0:	4b06      	ldr	r3, [pc, #24]	; (81ebc <SV_put_sensor_data+0x38>)
   81ea2:	881b      	ldrh	r3, [r3, #0]
   81ea4:	81fb      	strh	r3, [r7, #14]
	SV_SEND_CAN_MAILBOX(&SV_CAN_MAILBOX_SENSOR_DATA_REG);
   81ea6:	f107 0308 	add.w	r3, r7, #8
   81eaa:	4618      	mov	r0, r3
   81eac:	4b04      	ldr	r3, [pc, #16]	; (81ec0 <SV_put_sensor_data+0x3c>)
   81eae:	4798      	blx	r3
	
	return ;
   81eb0:	bf00      	nop
   81eb2:	bf00      	nop
}
   81eb4:	4618      	mov	r0, r3
   81eb6:	3710      	adds	r7, #16
   81eb8:	46bd      	mov	sp, r7
   81eba:	bd80      	pop	{r7, pc}
   81ebc:	20070964 	.word	0x20070964
   81ec0:	00081ec5 	.word	0x00081ec5

00081ec4 <SV_SEND_CAN_MAILBOX>:


void SV_SEND_CAN_MAILBOX(DD_CAN_MAILBOX_SENSOR_DATA_REG_TYPE*  SV_CAN_MAILBOX_SENSOR_DATA_STRUCTURE)   {
   81ec4:	b580      	push	{r7, lr}
   81ec6:	b084      	sub	sp, #16
   81ec8:	af00      	add	r7, sp, #0
   81eca:	6078      	str	r0, [r7, #4]
	sv_data_size_type  sv_data_size;
	sv_data_size.bytearray[0]                                =SV_CAN_MAILBOX_SENSOR_DATA_STRUCTURE->CPU_SENDER_type_reg;
   81ecc:	687b      	ldr	r3, [r7, #4]
   81ece:	781b      	ldrb	r3, [r3, #0]
   81ed0:	723b      	strb	r3, [r7, #8]
	sv_data_size.bytearray[1]                                =SV_CAN_MAILBOX_SENSOR_DATA_STRUCTURE->SENSOR_GROUP_ID_type_reg;
   81ed2:	687b      	ldr	r3, [r7, #4]
   81ed4:	785b      	ldrb	r3, [r3, #1]
   81ed6:	727b      	strb	r3, [r7, #9]
	
	sv_data_size.Twobyte[1]                                  =SV_CAN_MAILBOX_SENSOR_DATA_STRUCTURE->SENSOR_1;
   81ed8:	687b      	ldr	r3, [r7, #4]
   81eda:	885b      	ldrh	r3, [r3, #2]
   81edc:	817b      	strh	r3, [r7, #10]
	sv_data_size.Twobyte[2]                                  =SV_CAN_MAILBOX_SENSOR_DATA_STRUCTURE->SENSOR_2;
   81ede:	687b      	ldr	r3, [r7, #4]
   81ee0:	889b      	ldrh	r3, [r3, #4]
   81ee2:	81bb      	strh	r3, [r7, #12]
	sv_data_size.Twobyte[3]                                  =SV_CAN_MAILBOX_SENSOR_DATA_STRUCTURE->SENSOR_3;
   81ee4:	687b      	ldr	r3, [r7, #4]
   81ee6:	88db      	ldrh	r3, [r3, #6]
   81ee8:	81fb      	strh	r3, [r7, #14]
	
	can0_mailbox.ul_datal                                    =sv_data_size.fourbyte[0];
   81eea:	68bb      	ldr	r3, [r7, #8]
   81eec:	4a14      	ldr	r2, [pc, #80]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81eee:	6193      	str	r3, [r2, #24]
	can0_mailbox.ul_datah                                    =sv_data_size.fourbyte[1];
   81ef0:	68fb      	ldr	r3, [r7, #12]
   81ef2:	4a13      	ldr	r2, [pc, #76]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81ef4:	61d3      	str	r3, [r2, #28]
	can0_mailbox.uc_length                                  = 8;
   81ef6:	4b12      	ldr	r3, [pc, #72]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81ef8:	2208      	movs	r2, #8
   81efa:	719a      	strb	r2, [r3, #6]
	can0_mailbox.ul_mb_idx =   MAILBOX_0;
   81efc:	4b10      	ldr	r3, [pc, #64]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81efe:	2200      	movs	r2, #0
   81f00:	601a      	str	r2, [r3, #0]
	can0_mailbox.uc_obj_type = CAN_MB_TX_MODE ;
   81f02:	4b0f      	ldr	r3, [pc, #60]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81f04:	2203      	movs	r2, #3
   81f06:	711a      	strb	r2, [r3, #4]
	can0_mailbox.uc_tx_prio = 1;
   81f08:	4b0d      	ldr	r3, [pc, #52]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81f0a:	2201      	movs	r2, #1
   81f0c:	71da      	strb	r2, [r3, #7]
	can0_mailbox.uc_id_ver = 0;
   81f0e:	4b0c      	ldr	r3, [pc, #48]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81f10:	2200      	movs	r2, #0
   81f12:	715a      	strb	r2, [r3, #5]
	can0_mailbox.ul_id_msk = 0x7FC ;
   81f14:	4b0a      	ldr	r3, [pc, #40]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81f16:	f240 72fc 	movw	r2, #2044	; 0x7fc
   81f1a:	60da      	str	r2, [r3, #12]
	can0_mailbox.ul_id = CAN_MID_MIDvA_dd(MASTER_CPU_id); ;
   81f1c:	4b08      	ldr	r3, [pc, #32]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81f1e:	f44f 1220 	mov.w	r2, #2621440	; 0x280000
   81f22:	611a      	str	r2, [r3, #16]
	while (CAN_MAILBOX_NOT_READY == dd_can_mailbox_write(&can0_mailbox));	
   81f24:	bf00      	nop
   81f26:	4806      	ldr	r0, [pc, #24]	; (81f40 <SV_SEND_CAN_MAILBOX+0x7c>)
   81f28:	4b06      	ldr	r3, [pc, #24]	; (81f44 <SV_SEND_CAN_MAILBOX+0x80>)
   81f2a:	4798      	blx	r3
   81f2c:	4603      	mov	r3, r0
   81f2e:	2b01      	cmp	r3, #1
   81f30:	d0f9      	beq.n	81f26 <SV_SEND_CAN_MAILBOX+0x62>
	//dd_can_mailbox_write(&can0_mailbox);
	dd_can_global_send_transfer_cmd(CAN_TCR_MB0);
   81f32:	2001      	movs	r0, #1
   81f34:	4b04      	ldr	r3, [pc, #16]	; (81f48 <SV_SEND_CAN_MAILBOX+0x84>)
   81f36:	4798      	blx	r3
   81f38:	bf00      	nop
   81f3a:	3710      	adds	r7, #16
   81f3c:	46bd      	mov	sp, r7
   81f3e:	bd80      	pop	{r7, pc}
   81f40:	20070a58 	.word	0x20070a58
   81f44:	000805a1 	.word	0x000805a1
   81f48:	0008065d 	.word	0x0008065d

00081f4c <CPU2_S_SYSTEM_INIT>:
#include "S_SYS.h"
#include "Platform/Service/CPU2_S_TIMER/S_TIMER.h"
#include "Platform/Driver/Driver_calls.h"

void CPU2_S_SYSTEM_INIT()
{
   81f4c:	b580      	push	{r7, lr}
   81f4e:	af00      	add	r7, sp, #0
	CPU2_D_INIT_CLOCK();
   81f50:	4b0a      	ldr	r3, [pc, #40]	; (81f7c <CPU2_S_SYSTEM_INIT+0x30>)
   81f52:	4798      	blx	r3
//	CPU2_D_INIT_ADC();
	CPU2_D_INIT_INT();
   81f54:	4b0a      	ldr	r3, [pc, #40]	; (81f80 <CPU2_S_SYSTEM_INIT+0x34>)
   81f56:	4798      	blx	r3
	CPU2_D_INIT_PIO();
   81f58:	4b0a      	ldr	r3, [pc, #40]	; (81f84 <CPU2_S_SYSTEM_INIT+0x38>)
   81f5a:	4798      	blx	r3
	CPU2_D_INIT_PWM();
   81f5c:	4b0a      	ldr	r3, [pc, #40]	; (81f88 <CPU2_S_SYSTEM_INIT+0x3c>)
   81f5e:	4798      	blx	r3
	CPU2_D_INIT_TIMER();
   81f60:	4b0a      	ldr	r3, [pc, #40]	; (81f8c <CPU2_S_SYSTEM_INIT+0x40>)
   81f62:	4798      	blx	r3
	DD_INIT_CAN();
   81f64:	4b0a      	ldr	r3, [pc, #40]	; (81f90 <CPU2_S_SYSTEM_INIT+0x44>)
   81f66:	4798      	blx	r3
	CPU2_DD_INIT_SPI();
   81f68:	4b0a      	ldr	r3, [pc, #40]	; (81f94 <CPU2_S_SYSTEM_INIT+0x48>)
   81f6a:	4798      	blx	r3
	//CPU2_D_INIT_IIC();
	
	CPU2_S_START_TIMER(0,1000);			//1ms means 1000Hz interrupt frequency
   81f6c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
   81f70:	2000      	movs	r0, #0
   81f72:	4b09      	ldr	r3, [pc, #36]	; (81f98 <CPU2_S_SYSTEM_INIT+0x4c>)
   81f74:	4798      	blx	r3
}
   81f76:	bf00      	nop
   81f78:	bd80      	pop	{r7, pc}
   81f7a:	bf00      	nop
   81f7c:	00080195 	.word	0x00080195
   81f80:	000813f9 	.word	0x000813f9
   81f84:	00081025 	.word	0x00081025
   81f88:	000814bd 	.word	0x000814bd
   81f8c:	00081b2d 	.word	0x00081b2d
   81f90:	00080779 	.word	0x00080779
   81f94:	00080d4d 	.word	0x00080d4d
   81f98:	00081f9d 	.word	0x00081f9d

00081f9c <CPU2_S_START_TIMER>:
 */ 
#include "S_TIMER.h"


uint8_t CPU2_S_START_TIMER(uint8_t timer_no, uint32_t timer_res)
{
   81f9c:	b580      	push	{r7, lr}
   81f9e:	b082      	sub	sp, #8
   81fa0:	af00      	add	r7, sp, #0
   81fa2:	4603      	mov	r3, r0
   81fa4:	6039      	str	r1, [r7, #0]
   81fa6:	71fb      	strb	r3, [r7, #7]
	// 	timer_no = 2;
	// 	timer_res = 100;
	// 	printf("inside sv start");
	CPU2_D_CONFIG_TIMER(timer_no, timer_res);
   81fa8:	683b      	ldr	r3, [r7, #0]
   81faa:	b2da      	uxtb	r2, r3
   81fac:	79fb      	ldrb	r3, [r7, #7]
   81fae:	4611      	mov	r1, r2
   81fb0:	4618      	mov	r0, r3
   81fb2:	4b03      	ldr	r3, [pc, #12]	; (81fc0 <CPU2_S_START_TIMER+0x24>)
   81fb4:	4798      	blx	r3
	
	return 0;
   81fb6:	2300      	movs	r3, #0
}
   81fb8:	4618      	mov	r0, r3
   81fba:	3708      	adds	r7, #8
   81fbc:	46bd      	mov	sp, r7
   81fbe:	bd80      	pop	{r7, pc}
   81fc0:	00081a85 	.word	0x00081a85

00081fc4 <_read>:
int __attribute__((weak))
_read (int file, char * ptr, int len); // Remove GCC compiler warning

int __attribute__((weak))
_read (int file, char * ptr, int len)
{
   81fc4:	b580      	push	{r7, lr}
   81fc6:	b086      	sub	sp, #24
   81fc8:	af00      	add	r7, sp, #0
   81fca:	60f8      	str	r0, [r7, #12]
   81fcc:	60b9      	str	r1, [r7, #8]
   81fce:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   81fd0:	2300      	movs	r3, #0
   81fd2:	617b      	str	r3, [r7, #20]

	if (file != 0) {
   81fd4:	68fb      	ldr	r3, [r7, #12]
   81fd6:	2b00      	cmp	r3, #0
   81fd8:	d012      	beq.n	82000 <_read+0x3c>
		return -1;
   81fda:	f04f 33ff 	mov.w	r3, #4294967295
   81fde:	e013      	b.n	82008 <_read+0x44>
	}

	for (; len > 0; --len) {
		ptr_get(stdio_base, ptr);
   81fe0:	4b0b      	ldr	r3, [pc, #44]	; (82010 <_read+0x4c>)
   81fe2:	681b      	ldr	r3, [r3, #0]
   81fe4:	4a0b      	ldr	r2, [pc, #44]	; (82014 <_read+0x50>)
   81fe6:	6812      	ldr	r2, [r2, #0]
   81fe8:	68b9      	ldr	r1, [r7, #8]
   81fea:	4610      	mov	r0, r2
   81fec:	4798      	blx	r3
		ptr++;
   81fee:	68bb      	ldr	r3, [r7, #8]
   81ff0:	3301      	adds	r3, #1
   81ff2:	60bb      	str	r3, [r7, #8]
		nChars++;
   81ff4:	697b      	ldr	r3, [r7, #20]
   81ff6:	3301      	adds	r3, #1
   81ff8:	617b      	str	r3, [r7, #20]

	if (file != 0) {
		return -1;
	}

	for (; len > 0; --len) {
   81ffa:	687b      	ldr	r3, [r7, #4]
   81ffc:	3b01      	subs	r3, #1
   81ffe:	607b      	str	r3, [r7, #4]
   82000:	687b      	ldr	r3, [r7, #4]
   82002:	2b00      	cmp	r3, #0
   82004:	dcec      	bgt.n	81fe0 <_read+0x1c>
		ptr_get(stdio_base, ptr);
		ptr++;
		nChars++;
	}
	return nChars;
   82006:	697b      	ldr	r3, [r7, #20]
}
   82008:	4618      	mov	r0, r3
   8200a:	3718      	adds	r7, #24
   8200c:	46bd      	mov	sp, r7
   8200e:	bd80      	pop	{r7, pc}
   82010:	20070e9c 	.word	0x20070e9c
   82014:	20070ea4 	.word	0x20070ea4

00082018 <_write>:
int __attribute__((weak))
_write (int file, const char *ptr, int len);

int __attribute__((weak))
_write (int file, const char *ptr, int len)
{
   82018:	b580      	push	{r7, lr}
   8201a:	b086      	sub	sp, #24
   8201c:	af00      	add	r7, sp, #0
   8201e:	60f8      	str	r0, [r7, #12]
   82020:	60b9      	str	r1, [r7, #8]
   82022:	607a      	str	r2, [r7, #4]
	int nChars = 0;
   82024:	2300      	movs	r3, #0
   82026:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
   82028:	68fb      	ldr	r3, [r7, #12]
   8202a:	2b01      	cmp	r3, #1
   8202c:	d01e      	beq.n	8206c <_write+0x54>
   8202e:	68fb      	ldr	r3, [r7, #12]
   82030:	2b02      	cmp	r3, #2
   82032:	d01b      	beq.n	8206c <_write+0x54>
   82034:	68fb      	ldr	r3, [r7, #12]
   82036:	2b03      	cmp	r3, #3
   82038:	d018      	beq.n	8206c <_write+0x54>
		return -1;
   8203a:	f04f 33ff 	mov.w	r3, #4294967295
   8203e:	e019      	b.n	82074 <_write+0x5c>
	}

	for (; len != 0; --len) {
		if (ptr_put(stdio_base, *ptr++) < 0) {
   82040:	4b0e      	ldr	r3, [pc, #56]	; (8207c <_write+0x64>)
   82042:	681a      	ldr	r2, [r3, #0]
   82044:	4b0e      	ldr	r3, [pc, #56]	; (82080 <_write+0x68>)
   82046:	6818      	ldr	r0, [r3, #0]
   82048:	68bb      	ldr	r3, [r7, #8]
   8204a:	1c59      	adds	r1, r3, #1
   8204c:	60b9      	str	r1, [r7, #8]
   8204e:	781b      	ldrb	r3, [r3, #0]
   82050:	4619      	mov	r1, r3
   82052:	4790      	blx	r2
   82054:	4603      	mov	r3, r0
   82056:	2b00      	cmp	r3, #0
   82058:	da02      	bge.n	82060 <_write+0x48>
			return -1;
   8205a:	f04f 33ff 	mov.w	r3, #4294967295
   8205e:	e009      	b.n	82074 <_write+0x5c>
		}
		++nChars;
   82060:	697b      	ldr	r3, [r7, #20]
   82062:	3301      	adds	r3, #1
   82064:	617b      	str	r3, [r7, #20]

	if ((file != 1) && (file != 2) && (file!=3)) {
		return -1;
	}

	for (; len != 0; --len) {
   82066:	687b      	ldr	r3, [r7, #4]
   82068:	3b01      	subs	r3, #1
   8206a:	607b      	str	r3, [r7, #4]
   8206c:	687b      	ldr	r3, [r7, #4]
   8206e:	2b00      	cmp	r3, #0
   82070:	d1e6      	bne.n	82040 <_write+0x28>
		if (ptr_put(stdio_base, *ptr++) < 0) {
			return -1;
		}
		++nChars;
	}
	return nChars;
   82072:	697b      	ldr	r3, [r7, #20]
}
   82074:	4618      	mov	r0, r3
   82076:	3718      	adds	r7, #24
   82078:	46bd      	mov	sp, r7
   8207a:	bd80      	pop	{r7, pc}
   8207c:	20070ea0 	.word	0x20070ea0
   82080:	20070ea4 	.word	0x20070ea4

00082084 <tc_init>:
 * This is because the setting forces TIOB to be an input even if the
 * external event trigger has not been enabled with \c TC_CMR_ENETRG, and
 * thus prevents normal operation of TIOB.
 */
void tc_init(Tc *p_tc, uint32_t ul_channel, uint32_t ul_mode)
{
   82084:	b480      	push	{r7}
   82086:	b087      	sub	sp, #28
   82088:	af00      	add	r7, sp, #0
   8208a:	60f8      	str	r0, [r7, #12]
   8208c:	60b9      	str	r1, [r7, #8]
   8208e:	607a      	str	r2, [r7, #4]
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   82090:	68fa      	ldr	r2, [r7, #12]
   82092:	68bb      	ldr	r3, [r7, #8]
   82094:	019b      	lsls	r3, r3, #6
   82096:	4413      	add	r3, r2
   82098:	617b      	str	r3, [r7, #20]

	/*  Disable TC clock. */
	tc_channel->TC_CCR = TC_CCR_CLKDIS;
   8209a:	697b      	ldr	r3, [r7, #20]
   8209c:	2202      	movs	r2, #2
   8209e:	601a      	str	r2, [r3, #0]

	/*  Disable interrupts. */
	tc_channel->TC_IDR = 0xFFFFFFFF;
   820a0:	697b      	ldr	r3, [r7, #20]
   820a2:	f04f 32ff 	mov.w	r2, #4294967295
   820a6:	629a      	str	r2, [r3, #40]	; 0x28

	/*  Clear status register. */
	tc_channel->TC_SR;
   820a8:	697b      	ldr	r3, [r7, #20]
   820aa:	6a1b      	ldr	r3, [r3, #32]

	/*  Set mode. */
	tc_channel->TC_CMR = ul_mode;
   820ac:	697b      	ldr	r3, [r7, #20]
   820ae:	687a      	ldr	r2, [r7, #4]
   820b0:	605a      	str	r2, [r3, #4]
}
   820b2:	bf00      	nop
   820b4:	371c      	adds	r7, #28
   820b6:	46bd      	mov	sp, r7
   820b8:	bc80      	pop	{r7}
   820ba:	4770      	bx	lr

000820bc <tc_start>:
 *
 * \param p_tc Pointer to a TC instance.
 * \param ul_channel Channel to configure.
 */
void tc_start(Tc *p_tc, uint32_t ul_channel)
{
   820bc:	b480      	push	{r7}
   820be:	b083      	sub	sp, #12
   820c0:	af00      	add	r7, sp, #0
   820c2:	6078      	str	r0, [r7, #4]
   820c4:	6039      	str	r1, [r7, #0]
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKEN | TC_CCR_SWTRG;
   820c6:	687a      	ldr	r2, [r7, #4]
   820c8:	683b      	ldr	r3, [r7, #0]
   820ca:	019b      	lsls	r3, r3, #6
   820cc:	4413      	add	r3, r2
   820ce:	2205      	movs	r2, #5
   820d0:	601a      	str	r2, [r3, #0]
}
   820d2:	bf00      	nop
   820d4:	370c      	adds	r7, #12
   820d6:	46bd      	mov	sp, r7
   820d8:	bc80      	pop	{r7}
   820da:	4770      	bx	lr

000820dc <tc_stop>:
 *
 * \param p_tc Pointer to a TC instance.
 * \param ul_channel Channel to configure.
 */
void tc_stop(Tc *p_tc, uint32_t ul_channel)
{
   820dc:	b480      	push	{r7}
   820de:	b083      	sub	sp, #12
   820e0:	af00      	add	r7, sp, #0
   820e2:	6078      	str	r0, [r7, #4]
   820e4:	6039      	str	r1, [r7, #0]
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_CCR = TC_CCR_CLKDIS;
   820e6:	687a      	ldr	r2, [r7, #4]
   820e8:	683b      	ldr	r3, [r7, #0]
   820ea:	019b      	lsls	r3, r3, #6
   820ec:	4413      	add	r3, r2
   820ee:	2202      	movs	r2, #2
   820f0:	601a      	str	r2, [r3, #0]
}
   820f2:	bf00      	nop
   820f4:	370c      	adds	r7, #12
   820f6:	46bd      	mov	sp, r7
   820f8:	bc80      	pop	{r7}
   820fa:	4770      	bx	lr

000820fc <tc_write_rc>:
 * \param ul_channel Channel to configure.
 * \param ul_value Value to set in register.
 */
void tc_write_rc(Tc *p_tc, uint32_t ul_channel,
		uint32_t ul_value)
{
   820fc:	b480      	push	{r7}
   820fe:	b085      	sub	sp, #20
   82100:	af00      	add	r7, sp, #0
   82102:	60f8      	str	r0, [r7, #12]
   82104:	60b9      	str	r1, [r7, #8]
   82106:	607a      	str	r2, [r7, #4]
	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));

	p_tc->TC_CHANNEL[ul_channel].TC_RC = ul_value;
   82108:	68fa      	ldr	r2, [r7, #12]
   8210a:	68bb      	ldr	r3, [r7, #8]
   8210c:	019b      	lsls	r3, r3, #6
   8210e:	4413      	add	r3, r2
   82110:	331c      	adds	r3, #28
   82112:	687a      	ldr	r2, [r7, #4]
   82114:	601a      	str	r2, [r3, #0]
}
   82116:	bf00      	nop
   82118:	3714      	adds	r7, #20
   8211a:	46bd      	mov	sp, r7
   8211c:	bc80      	pop	{r7}
   8211e:	4770      	bx	lr

00082120 <tc_enable_interrupt>:
 * \param ul_channel Channel to configure.
 * \param ul_sources Interrupt sources bit map.
 */
void tc_enable_interrupt(Tc *p_tc, uint32_t ul_channel,
		uint32_t ul_sources)
{
   82120:	b480      	push	{r7}
   82122:	b087      	sub	sp, #28
   82124:	af00      	add	r7, sp, #0
   82126:	60f8      	str	r0, [r7, #12]
   82128:	60b9      	str	r1, [r7, #8]
   8212a:	607a      	str	r2, [r7, #4]
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   8212c:	68fa      	ldr	r2, [r7, #12]
   8212e:	68bb      	ldr	r3, [r7, #8]
   82130:	019b      	lsls	r3, r3, #6
   82132:	4413      	add	r3, r2
   82134:	617b      	str	r3, [r7, #20]
	tc_channel->TC_IER = ul_sources;
   82136:	697b      	ldr	r3, [r7, #20]
   82138:	687a      	ldr	r2, [r7, #4]
   8213a:	625a      	str	r2, [r3, #36]	; 0x24
}
   8213c:	bf00      	nop
   8213e:	371c      	adds	r7, #28
   82140:	46bd      	mov	sp, r7
   82142:	bc80      	pop	{r7}
   82144:	4770      	bx	lr
   82146:	bf00      	nop

00082148 <tc_get_status>:
 * \param ul_channel Channel to configure.
 *
 * \return The current TC status.
 */
uint32_t tc_get_status(Tc *p_tc, uint32_t ul_channel)
{
   82148:	b480      	push	{r7}
   8214a:	b085      	sub	sp, #20
   8214c:	af00      	add	r7, sp, #0
   8214e:	6078      	str	r0, [r7, #4]
   82150:	6039      	str	r1, [r7, #0]
	TcChannel *tc_channel;

	Assert(ul_channel <
			(sizeof(p_tc->TC_CHANNEL) / sizeof(p_tc->TC_CHANNEL[0])));
	tc_channel = p_tc->TC_CHANNEL + ul_channel;
   82152:	687a      	ldr	r2, [r7, #4]
   82154:	683b      	ldr	r3, [r7, #0]
   82156:	019b      	lsls	r3, r3, #6
   82158:	4413      	add	r3, r2
   8215a:	60fb      	str	r3, [r7, #12]
	return tc_channel->TC_SR;
   8215c:	68fb      	ldr	r3, [r7, #12]
   8215e:	6a1b      	ldr	r3, [r3, #32]
}
   82160:	4618      	mov	r0, r3
   82162:	3714      	adds	r7, #20
   82164:	46bd      	mov	sp, r7
   82166:	bc80      	pop	{r7}
   82168:	4770      	bx	lr
   8216a:	bf00      	nop

0008216c <uart_init>:
 *
 * \retval 0 Success.
 * \retval 1 Bad baud rate generator value.
 */
uint32_t uart_init(Uart *p_uart, const sam_uart_opt_t *p_uart_opt)
{
   8216c:	b480      	push	{r7}
   8216e:	b085      	sub	sp, #20
   82170:	af00      	add	r7, sp, #0
   82172:	6078      	str	r0, [r7, #4]
   82174:	6039      	str	r1, [r7, #0]
	uint32_t cd = 0;
   82176:	2300      	movs	r3, #0
   82178:	60fb      	str	r3, [r7, #12]

	/* Reset and disable receiver & transmitter */
	p_uart->UART_CR = UART_CR_RSTRX | UART_CR_RSTTX
   8217a:	687b      	ldr	r3, [r7, #4]
   8217c:	22ac      	movs	r2, #172	; 0xac
   8217e:	601a      	str	r2, [r3, #0]
			| UART_CR_RXDIS | UART_CR_TXDIS;

	/* Check and configure baudrate */
	/* Asynchronous, no oversampling */
	cd = (p_uart_opt->ul_mck / p_uart_opt->ul_baudrate) / UART_MCK_DIV;
   82180:	683b      	ldr	r3, [r7, #0]
   82182:	681a      	ldr	r2, [r3, #0]
   82184:	683b      	ldr	r3, [r7, #0]
   82186:	685b      	ldr	r3, [r3, #4]
   82188:	fbb2 f3f3 	udiv	r3, r2, r3
   8218c:	091b      	lsrs	r3, r3, #4
   8218e:	60fb      	str	r3, [r7, #12]
	if (cd < UART_MCK_DIV_MIN_FACTOR || cd > UART_MCK_DIV_MAX_FACTOR)
   82190:	68fb      	ldr	r3, [r7, #12]
   82192:	2b00      	cmp	r3, #0
   82194:	d003      	beq.n	8219e <uart_init+0x32>
   82196:	68fb      	ldr	r3, [r7, #12]
   82198:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   8219c:	d301      	bcc.n	821a2 <uart_init+0x36>
		return 1;
   8219e:	2301      	movs	r3, #1
   821a0:	e00f      	b.n	821c2 <uart_init+0x56>

	p_uart->UART_BRGR = cd;
   821a2:	687b      	ldr	r3, [r7, #4]
   821a4:	68fa      	ldr	r2, [r7, #12]
   821a6:	621a      	str	r2, [r3, #32]
	/* Configure mode */
	p_uart->UART_MR = p_uart_opt->ul_mode;
   821a8:	683b      	ldr	r3, [r7, #0]
   821aa:	689a      	ldr	r2, [r3, #8]
   821ac:	687b      	ldr	r3, [r7, #4]
   821ae:	605a      	str	r2, [r3, #4]

	/* Disable PDC channel */
	p_uart->UART_PTCR = UART_PTCR_RXTDIS | UART_PTCR_TXTDIS;
   821b0:	687b      	ldr	r3, [r7, #4]
   821b2:	f240 2202 	movw	r2, #514	; 0x202
   821b6:	f8c3 2120 	str.w	r2, [r3, #288]	; 0x120

	/* Enable receiver and transmitter */
	p_uart->UART_CR = UART_CR_RXEN | UART_CR_TXEN;
   821ba:	687b      	ldr	r3, [r7, #4]
   821bc:	2250      	movs	r2, #80	; 0x50
   821be:	601a      	str	r2, [r3, #0]

	return 0;
   821c0:	2300      	movs	r3, #0
}
   821c2:	4618      	mov	r0, r3
   821c4:	3714      	adds	r7, #20
   821c6:	46bd      	mov	sp, r7
   821c8:	bc80      	pop	{r7}
   821ca:	4770      	bx	lr

000821cc <uart_enable_interrupt>:
 *
 * \param p_uart Pointer to a UART instance.
 *  \param ul_sources Interrupts to be enabled.
 */
void uart_enable_interrupt(Uart *p_uart, uint32_t ul_sources)
{
   821cc:	b480      	push	{r7}
   821ce:	b083      	sub	sp, #12
   821d0:	af00      	add	r7, sp, #0
   821d2:	6078      	str	r0, [r7, #4]
   821d4:	6039      	str	r1, [r7, #0]
	p_uart->UART_IER = ul_sources;
   821d6:	687b      	ldr	r3, [r7, #4]
   821d8:	683a      	ldr	r2, [r7, #0]
   821da:	609a      	str	r2, [r3, #8]
}
   821dc:	bf00      	nop
   821de:	370c      	adds	r7, #12
   821e0:	46bd      	mov	sp, r7
   821e2:	bc80      	pop	{r7}
   821e4:	4770      	bx	lr
   821e6:	bf00      	nop

000821e8 <uart_write>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_write(Uart *p_uart, const uint8_t uc_data)
{
   821e8:	b480      	push	{r7}
   821ea:	b083      	sub	sp, #12
   821ec:	af00      	add	r7, sp, #0
   821ee:	6078      	str	r0, [r7, #4]
   821f0:	460b      	mov	r3, r1
   821f2:	70fb      	strb	r3, [r7, #3]
	/* Check if the transmitter is ready */
	if (!(p_uart->UART_SR & UART_SR_TXRDY))
   821f4:	687b      	ldr	r3, [r7, #4]
   821f6:	695b      	ldr	r3, [r3, #20]
   821f8:	f003 0302 	and.w	r3, r3, #2
   821fc:	2b00      	cmp	r3, #0
   821fe:	d101      	bne.n	82204 <uart_write+0x1c>
		return 1;
   82200:	2301      	movs	r3, #1
   82202:	e003      	b.n	8220c <uart_write+0x24>

	/* Send character */
	p_uart->UART_THR = uc_data;
   82204:	78fa      	ldrb	r2, [r7, #3]
   82206:	687b      	ldr	r3, [r7, #4]
   82208:	61da      	str	r2, [r3, #28]
	return 0;
   8220a:	2300      	movs	r3, #0
}
   8220c:	4618      	mov	r0, r3
   8220e:	370c      	adds	r7, #12
   82210:	46bd      	mov	sp, r7
   82212:	bc80      	pop	{r7}
   82214:	4770      	bx	lr
   82216:	bf00      	nop

00082218 <uart_read>:
 *
 * \retval 0 Success.
 * \retval 1 I/O Failure, UART is not ready.
 */
uint32_t uart_read(Uart *p_uart, uint8_t *puc_data)
{
   82218:	b480      	push	{r7}
   8221a:	b083      	sub	sp, #12
   8221c:	af00      	add	r7, sp, #0
   8221e:	6078      	str	r0, [r7, #4]
   82220:	6039      	str	r1, [r7, #0]
	/* Check if the receiver is ready */
	if ((p_uart->UART_SR & UART_SR_RXRDY) == 0)
   82222:	687b      	ldr	r3, [r7, #4]
   82224:	695b      	ldr	r3, [r3, #20]
   82226:	f003 0301 	and.w	r3, r3, #1
   8222a:	2b00      	cmp	r3, #0
   8222c:	d101      	bne.n	82232 <uart_read+0x1a>
		return 1;
   8222e:	2301      	movs	r3, #1
   82230:	e005      	b.n	8223e <uart_read+0x26>

	/* Read character */
	*puc_data = (uint8_t) p_uart->UART_RHR;
   82232:	687b      	ldr	r3, [r7, #4]
   82234:	699b      	ldr	r3, [r3, #24]
   82236:	b2da      	uxtb	r2, r3
   82238:	683b      	ldr	r3, [r7, #0]
   8223a:	701a      	strb	r2, [r3, #0]
	return 0;
   8223c:	2300      	movs	r3, #0
}
   8223e:	4618      	mov	r0, r3
   82240:	370c      	adds	r7, #12
   82242:	46bd      	mov	sp, r7
   82244:	bc80      	pop	{r7}
   82246:	4770      	bx	lr

00082248 <usart_set_async_baudrate>:
 * \retval 1 Baud rate set point is out of range for the given input clock
 * frequency.
 */
static uint32_t usart_set_async_baudrate(Usart *p_usart,
		uint32_t baudrate, uint32_t ul_mck)
{
   82248:	b480      	push	{r7}
   8224a:	b089      	sub	sp, #36	; 0x24
   8224c:	af00      	add	r7, sp, #0
   8224e:	60f8      	str	r0, [r7, #12]
   82250:	60b9      	str	r1, [r7, #8]
   82252:	607a      	str	r2, [r7, #4]
	uint32_t cd_fp;
	uint32_t cd;
	uint32_t fp;

	/* Calculate the receiver sampling divide of baudrate clock. */
	if (ul_mck >= HIGH_FRQ_SAMPLE_DIV * baudrate) {
   82254:	68bb      	ldr	r3, [r7, #8]
   82256:	011a      	lsls	r2, r3, #4
   82258:	687b      	ldr	r3, [r7, #4]
   8225a:	429a      	cmp	r2, r3
   8225c:	d802      	bhi.n	82264 <usart_set_async_baudrate+0x1c>
		over = HIGH_FRQ_SAMPLE_DIV;
   8225e:	2310      	movs	r3, #16
   82260:	61fb      	str	r3, [r7, #28]
   82262:	e001      	b.n	82268 <usart_set_async_baudrate+0x20>
	} else {
		over = LOW_FRQ_SAMPLE_DIV;
   82264:	2308      	movs	r3, #8
   82266:	61fb      	str	r3, [r7, #28]
	}

	/* Calculate clock divider according to the fraction calculated formula. */
	cd_fp = (8 * ul_mck + (over * baudrate) / 2) / (over * baudrate);
   82268:	687b      	ldr	r3, [r7, #4]
   8226a:	00da      	lsls	r2, r3, #3
   8226c:	69fb      	ldr	r3, [r7, #28]
   8226e:	68b9      	ldr	r1, [r7, #8]
   82270:	fb01 f303 	mul.w	r3, r1, r3
   82274:	085b      	lsrs	r3, r3, #1
   82276:	441a      	add	r2, r3
   82278:	69fb      	ldr	r3, [r7, #28]
   8227a:	68b9      	ldr	r1, [r7, #8]
   8227c:	fb01 f303 	mul.w	r3, r1, r3
   82280:	fbb2 f3f3 	udiv	r3, r2, r3
   82284:	61bb      	str	r3, [r7, #24]
	cd = cd_fp >> 3;
   82286:	69bb      	ldr	r3, [r7, #24]
   82288:	08db      	lsrs	r3, r3, #3
   8228a:	617b      	str	r3, [r7, #20]
	fp = cd_fp & 0x07;
   8228c:	69bb      	ldr	r3, [r7, #24]
   8228e:	f003 0307 	and.w	r3, r3, #7
   82292:	613b      	str	r3, [r7, #16]
	if (cd < MIN_CD_VALUE || cd > MAX_CD_VALUE) {
   82294:	697b      	ldr	r3, [r7, #20]
   82296:	2b00      	cmp	r3, #0
   82298:	d003      	beq.n	822a2 <usart_set_async_baudrate+0x5a>
   8229a:	697b      	ldr	r3, [r7, #20]
   8229c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
   822a0:	d301      	bcc.n	822a6 <usart_set_async_baudrate+0x5e>
		return 1;
   822a2:	2301      	movs	r3, #1
   822a4:	e00f      	b.n	822c6 <usart_set_async_baudrate+0x7e>
	}

	/* Configure the OVER bit in MR register. */
	if (over == 8) {
   822a6:	69fb      	ldr	r3, [r7, #28]
   822a8:	2b08      	cmp	r3, #8
   822aa:	d105      	bne.n	822b8 <usart_set_async_baudrate+0x70>
		p_usart->US_MR |= US_MR_OVER;
   822ac:	68fb      	ldr	r3, [r7, #12]
   822ae:	685b      	ldr	r3, [r3, #4]
   822b0:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
   822b4:	68fb      	ldr	r3, [r7, #12]
   822b6:	605a      	str	r2, [r3, #4]
	}

	/* Configure the baudrate generate register. */
	p_usart->US_BRGR = (cd << US_BRGR_CD_Pos) | (fp << US_BRGR_FP_Pos);
   822b8:	693b      	ldr	r3, [r7, #16]
   822ba:	041a      	lsls	r2, r3, #16
   822bc:	697b      	ldr	r3, [r7, #20]
   822be:	431a      	orrs	r2, r3
   822c0:	68fb      	ldr	r3, [r7, #12]
   822c2:	621a      	str	r2, [r3, #32]

	return 0;
   822c4:	2300      	movs	r3, #0
}
   822c6:	4618      	mov	r0, r3
   822c8:	3724      	adds	r7, #36	; 0x24
   822ca:	46bd      	mov	sp, r7
   822cc:	bc80      	pop	{r7}
   822ce:	4770      	bx	lr

000822d0 <usart_reset>:
 * \brief Reset the USART and disable TX and RX.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset(Usart *p_usart)
{
   822d0:	b580      	push	{r7, lr}
   822d2:	b082      	sub	sp, #8
   822d4:	af00      	add	r7, sp, #0
   822d6:	6078      	str	r0, [r7, #4]
	/* Disable the Write Protect. */
	usart_disable_writeprotect(p_usart);
   822d8:	6878      	ldr	r0, [r7, #4]
   822da:	4b0d      	ldr	r3, [pc, #52]	; (82310 <usart_reset+0x40>)
   822dc:	4798      	blx	r3

	/* Reset registers that could cause unpredictable behavior after reset. */
	p_usart->US_MR = 0;
   822de:	687b      	ldr	r3, [r7, #4]
   822e0:	2200      	movs	r2, #0
   822e2:	605a      	str	r2, [r3, #4]
	p_usart->US_RTOR = 0;
   822e4:	687b      	ldr	r3, [r7, #4]
   822e6:	2200      	movs	r2, #0
   822e8:	625a      	str	r2, [r3, #36]	; 0x24
	p_usart->US_TTGR = 0;
   822ea:	687b      	ldr	r3, [r7, #4]
   822ec:	2200      	movs	r2, #0
   822ee:	629a      	str	r2, [r3, #40]	; 0x28

	/* Disable TX and RX. */
	usart_reset_tx(p_usart);
   822f0:	6878      	ldr	r0, [r7, #4]
   822f2:	4b08      	ldr	r3, [pc, #32]	; (82314 <usart_reset+0x44>)
   822f4:	4798      	blx	r3
	usart_reset_rx(p_usart);
   822f6:	6878      	ldr	r0, [r7, #4]
   822f8:	4b07      	ldr	r3, [pc, #28]	; (82318 <usart_reset+0x48>)
   822fa:	4798      	blx	r3
	/* Reset status bits. */
	usart_reset_status(p_usart);
   822fc:	6878      	ldr	r0, [r7, #4]
   822fe:	4b07      	ldr	r3, [pc, #28]	; (8231c <usart_reset+0x4c>)
   82300:	4798      	blx	r3
	/* Turn off RTS and DTR if exist. */
	usart_drive_RTS_pin_high(p_usart);
   82302:	6878      	ldr	r0, [r7, #4]
   82304:	4b06      	ldr	r3, [pc, #24]	; (82320 <usart_reset+0x50>)
   82306:	4798      	blx	r3
#if (SAM3S || SAM4S || SAM3U || SAM4L || SAM4E)
	usart_drive_DTR_pin_high(p_usart);
#endif
}
   82308:	bf00      	nop
   8230a:	3708      	adds	r7, #8
   8230c:	46bd      	mov	sp, r7
   8230e:	bd80      	pop	{r7, pc}
   82310:	000824a5 	.word	0x000824a5
   82314:	000823c1 	.word	0x000823c1
   82318:	000823f1 	.word	0x000823f1
   8231c:	00082409 	.word	0x00082409
   82320:	00082425 	.word	0x00082425

00082324 <usart_init_rs232>:
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_init_rs232(Usart *p_usart,
		const sam_usart_opt_t *p_usart_opt, uint32_t ul_mck)
{
   82324:	b580      	push	{r7, lr}
   82326:	b084      	sub	sp, #16
   82328:	af00      	add	r7, sp, #0
   8232a:	60f8      	str	r0, [r7, #12]
   8232c:	60b9      	str	r1, [r7, #8]
   8232e:	607a      	str	r2, [r7, #4]
	static uint32_t ul_reg_val;

	/* Reset the USART and shut down TX and RX. */
	usart_reset(p_usart);
   82330:	68f8      	ldr	r0, [r7, #12]
   82332:	4b1a      	ldr	r3, [pc, #104]	; (8239c <usart_init_rs232+0x78>)
   82334:	4798      	blx	r3

	ul_reg_val = 0;
   82336:	4b1a      	ldr	r3, [pc, #104]	; (823a0 <usart_init_rs232+0x7c>)
   82338:	2200      	movs	r2, #0
   8233a:	601a      	str	r2, [r3, #0]
	/* Check whether the input values are legal. */
	if (!p_usart_opt || usart_set_async_baudrate(p_usart,
   8233c:	68bb      	ldr	r3, [r7, #8]
   8233e:	2b00      	cmp	r3, #0
   82340:	d009      	beq.n	82356 <usart_init_rs232+0x32>
   82342:	68bb      	ldr	r3, [r7, #8]
   82344:	681b      	ldr	r3, [r3, #0]
   82346:	687a      	ldr	r2, [r7, #4]
   82348:	4619      	mov	r1, r3
   8234a:	68f8      	ldr	r0, [r7, #12]
   8234c:	4b15      	ldr	r3, [pc, #84]	; (823a4 <usart_init_rs232+0x80>)
   8234e:	4798      	blx	r3
   82350:	4603      	mov	r3, r0
   82352:	2b00      	cmp	r3, #0
   82354:	d001      	beq.n	8235a <usart_init_rs232+0x36>
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
   82356:	2301      	movs	r3, #1
   82358:	e01b      	b.n	82392 <usart_init_rs232+0x6e>
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   8235a:	68bb      	ldr	r3, [r7, #8]
   8235c:	685a      	ldr	r2, [r3, #4]
   8235e:	68bb      	ldr	r3, [r7, #8]
   82360:	689b      	ldr	r3, [r3, #8]
   82362:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   82364:	68bb      	ldr	r3, [r7, #8]
   82366:	691b      	ldr	r3, [r3, #16]
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82368:	431a      	orrs	r2, r3
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;
   8236a:	68bb      	ldr	r3, [r7, #8]
   8236c:	68db      	ldr	r3, [r3, #12]
   8236e:	431a      	orrs	r2, r3
			p_usart_opt->baudrate, ul_mck)) {
		return 1;
	}

	/* Configure the USART option. */
	ul_reg_val |= p_usart_opt->char_length | p_usart_opt->parity_type |
   82370:	4b0b      	ldr	r3, [pc, #44]	; (823a0 <usart_init_rs232+0x7c>)
   82372:	681b      	ldr	r3, [r3, #0]
   82374:	4313      	orrs	r3, r2
   82376:	4a0a      	ldr	r2, [pc, #40]	; (823a0 <usart_init_rs232+0x7c>)
   82378:	6013      	str	r3, [r2, #0]
			p_usart_opt->channel_mode | p_usart_opt->stop_bits;

	/* Configure the USART mode as normal mode. */
	ul_reg_val |= US_MR_USART_MODE_NORMAL;
   8237a:	4b09      	ldr	r3, [pc, #36]	; (823a0 <usart_init_rs232+0x7c>)
   8237c:	681b      	ldr	r3, [r3, #0]
   8237e:	4a08      	ldr	r2, [pc, #32]	; (823a0 <usart_init_rs232+0x7c>)
   82380:	6013      	str	r3, [r2, #0]

	p_usart->US_MR |= ul_reg_val;
   82382:	68fb      	ldr	r3, [r7, #12]
   82384:	685a      	ldr	r2, [r3, #4]
   82386:	4b06      	ldr	r3, [pc, #24]	; (823a0 <usart_init_rs232+0x7c>)
   82388:	681b      	ldr	r3, [r3, #0]
   8238a:	431a      	orrs	r2, r3
   8238c:	68fb      	ldr	r3, [r7, #12]
   8238e:	605a      	str	r2, [r3, #4]

	return 0;
   82390:	2300      	movs	r3, #0
}
   82392:	4618      	mov	r0, r3
   82394:	3710      	adds	r7, #16
   82396:	46bd      	mov	sp, r7
   82398:	bd80      	pop	{r7, pc}
   8239a:	bf00      	nop
   8239c:	000822d1 	.word	0x000822d1
   823a0:	2007097c 	.word	0x2007097c
   823a4:	00082249 	.word	0x00082249

000823a8 <usart_enable_tx>:
 * \brief Enable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_tx(Usart *p_usart)
{
   823a8:	b480      	push	{r7}
   823aa:	b083      	sub	sp, #12
   823ac:	af00      	add	r7, sp, #0
   823ae:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_TXEN;
   823b0:	687b      	ldr	r3, [r7, #4]
   823b2:	2240      	movs	r2, #64	; 0x40
   823b4:	601a      	str	r2, [r3, #0]
}
   823b6:	bf00      	nop
   823b8:	370c      	adds	r7, #12
   823ba:	46bd      	mov	sp, r7
   823bc:	bc80      	pop	{r7}
   823be:	4770      	bx	lr

000823c0 <usart_reset_tx>:
 * \brief Immediately stop and disable USART transmitter.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_tx(Usart *p_usart)
{
   823c0:	b480      	push	{r7}
   823c2:	b083      	sub	sp, #12
   823c4:	af00      	add	r7, sp, #0
   823c6:	6078      	str	r0, [r7, #4]
	/* Reset transmitter */
	p_usart->US_CR = US_CR_RSTTX | US_CR_TXDIS;
   823c8:	687b      	ldr	r3, [r7, #4]
   823ca:	2288      	movs	r2, #136	; 0x88
   823cc:	601a      	str	r2, [r3, #0]
}
   823ce:	bf00      	nop
   823d0:	370c      	adds	r7, #12
   823d2:	46bd      	mov	sp, r7
   823d4:	bc80      	pop	{r7}
   823d6:	4770      	bx	lr

000823d8 <usart_enable_rx>:
 * \brief Enable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_enable_rx(Usart *p_usart)
{
   823d8:	b480      	push	{r7}
   823da:	b083      	sub	sp, #12
   823dc:	af00      	add	r7, sp, #0
   823de:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RXEN;
   823e0:	687b      	ldr	r3, [r7, #4]
   823e2:	2210      	movs	r2, #16
   823e4:	601a      	str	r2, [r3, #0]
}
   823e6:	bf00      	nop
   823e8:	370c      	adds	r7, #12
   823ea:	46bd      	mov	sp, r7
   823ec:	bc80      	pop	{r7}
   823ee:	4770      	bx	lr

000823f0 <usart_reset_rx>:
 * \brief Immediately stop and disable USART receiver.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_rx(Usart *p_usart)
{
   823f0:	b480      	push	{r7}
   823f2:	b083      	sub	sp, #12
   823f4:	af00      	add	r7, sp, #0
   823f6:	6078      	str	r0, [r7, #4]
	/* Reset Receiver */
	p_usart->US_CR = US_CR_RSTRX | US_CR_RXDIS;
   823f8:	687b      	ldr	r3, [r7, #4]
   823fa:	2224      	movs	r2, #36	; 0x24
   823fc:	601a      	str	r2, [r3, #0]
}
   823fe:	bf00      	nop
   82400:	370c      	adds	r7, #12
   82402:	46bd      	mov	sp, r7
   82404:	bc80      	pop	{r7}
   82406:	4770      	bx	lr

00082408 <usart_reset_status>:
 * \brief Reset status bits (PARE, OVER, MANERR, UNRE and PXBRK in US_CSR).
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_reset_status(Usart *p_usart)
{
   82408:	b480      	push	{r7}
   8240a:	b083      	sub	sp, #12
   8240c:	af00      	add	r7, sp, #0
   8240e:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RSTSTA;
   82410:	687b      	ldr	r3, [r7, #4]
   82412:	f44f 7280 	mov.w	r2, #256	; 0x100
   82416:	601a      	str	r2, [r3, #0]
}
   82418:	bf00      	nop
   8241a:	370c      	adds	r7, #12
   8241c:	46bd      	mov	sp, r7
   8241e:	bc80      	pop	{r7}
   82420:	4770      	bx	lr
   82422:	bf00      	nop

00082424 <usart_drive_RTS_pin_high>:
 * \brief Drive the pin RTS to 1.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_drive_RTS_pin_high(Usart *p_usart)
{
   82424:	b480      	push	{r7}
   82426:	b083      	sub	sp, #12
   82428:	af00      	add	r7, sp, #0
   8242a:	6078      	str	r0, [r7, #4]
	p_usart->US_CR = US_CR_RTSDIS;
   8242c:	687b      	ldr	r3, [r7, #4]
   8242e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
   82432:	601a      	str	r2, [r3, #0]
}
   82434:	bf00      	nop
   82436:	370c      	adds	r7, #12
   82438:	46bd      	mov	sp, r7
   8243a:	bc80      	pop	{r7}
   8243c:	4770      	bx	lr
   8243e:	bf00      	nop

00082440 <usart_write>:
 *
 * \retval 0 on success.
 * \retval 1 on failure.
 */
uint32_t usart_write(Usart *p_usart, uint32_t c)
{
   82440:	b480      	push	{r7}
   82442:	b083      	sub	sp, #12
   82444:	af00      	add	r7, sp, #0
   82446:	6078      	str	r0, [r7, #4]
   82448:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_TXRDY)) {
   8244a:	687b      	ldr	r3, [r7, #4]
   8244c:	695b      	ldr	r3, [r3, #20]
   8244e:	f003 0302 	and.w	r3, r3, #2
   82452:	2b00      	cmp	r3, #0
   82454:	d101      	bne.n	8245a <usart_write+0x1a>
		return 1;
   82456:	2301      	movs	r3, #1
   82458:	e005      	b.n	82466 <usart_write+0x26>
	}

	p_usart->US_THR = US_THR_TXCHR(c);
   8245a:	683b      	ldr	r3, [r7, #0]
   8245c:	f3c3 0208 	ubfx	r2, r3, #0, #9
   82460:	687b      	ldr	r3, [r7, #4]
   82462:	61da      	str	r2, [r3, #28]
	return 0;
   82464:	2300      	movs	r3, #0
}
   82466:	4618      	mov	r0, r3
   82468:	370c      	adds	r7, #12
   8246a:	46bd      	mov	sp, r7
   8246c:	bc80      	pop	{r7}
   8246e:	4770      	bx	lr

00082470 <usart_read>:
 *
 * \retval 0 on success.
 * \retval 1 if no data is available or errors.
 */
uint32_t usart_read(Usart *p_usart, uint32_t *c)
{
   82470:	b480      	push	{r7}
   82472:	b083      	sub	sp, #12
   82474:	af00      	add	r7, sp, #0
   82476:	6078      	str	r0, [r7, #4]
   82478:	6039      	str	r1, [r7, #0]
	if (!(p_usart->US_CSR & US_CSR_RXRDY)) {
   8247a:	687b      	ldr	r3, [r7, #4]
   8247c:	695b      	ldr	r3, [r3, #20]
   8247e:	f003 0301 	and.w	r3, r3, #1
   82482:	2b00      	cmp	r3, #0
   82484:	d101      	bne.n	8248a <usart_read+0x1a>
		return 1;
   82486:	2301      	movs	r3, #1
   82488:	e006      	b.n	82498 <usart_read+0x28>
	}

	/* Read character */
	*c = p_usart->US_RHR & US_RHR_RXCHR_Msk;
   8248a:	687b      	ldr	r3, [r7, #4]
   8248c:	699b      	ldr	r3, [r3, #24]
   8248e:	f3c3 0208 	ubfx	r2, r3, #0, #9
   82492:	683b      	ldr	r3, [r7, #0]
   82494:	601a      	str	r2, [r3, #0]

	return 0;
   82496:	2300      	movs	r3, #0
}
   82498:	4618      	mov	r0, r3
   8249a:	370c      	adds	r7, #12
   8249c:	46bd      	mov	sp, r7
   8249e:	bc80      	pop	{r7}
   824a0:	4770      	bx	lr
   824a2:	bf00      	nop

000824a4 <usart_disable_writeprotect>:
 * \brief Disable write protect of USART registers.
 *
 * \param p_usart Pointer to a USART instance.
 */
void usart_disable_writeprotect(Usart *p_usart)
{
   824a4:	b480      	push	{r7}
   824a6:	b083      	sub	sp, #12
   824a8:	af00      	add	r7, sp, #0
   824aa:	6078      	str	r0, [r7, #4]
	p_usart->US_WPMR = US_WPMR_WPKEY(US_WPKEY_VALUE);
   824ac:	687b      	ldr	r3, [r7, #4]
   824ae:	4a04      	ldr	r2, [pc, #16]	; (824c0 <usart_disable_writeprotect+0x1c>)
   824b0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
}
   824b4:	bf00      	nop
   824b6:	370c      	adds	r7, #12
   824b8:	46bd      	mov	sp, r7
   824ba:	bc80      	pop	{r7}
   824bc:	4770      	bx	lr
   824be:	bf00      	nop
   824c0:	55534100 	.word	0x55534100

000824c4 <NVIC_EnableIRQ>:
    The function enables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
   824c4:	b480      	push	{r7}
   824c6:	b083      	sub	sp, #12
   824c8:	af00      	add	r7, sp, #0
   824ca:	4603      	mov	r3, r0
   824cc:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
   824ce:	4908      	ldr	r1, [pc, #32]	; (824f0 <NVIC_EnableIRQ+0x2c>)
   824d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
   824d4:	095b      	lsrs	r3, r3, #5
   824d6:	79fa      	ldrb	r2, [r7, #7]
   824d8:	f002 021f 	and.w	r2, r2, #31
   824dc:	2001      	movs	r0, #1
   824de:	fa00 f202 	lsl.w	r2, r0, r2
   824e2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   824e6:	bf00      	nop
   824e8:	370c      	adds	r7, #12
   824ea:	46bd      	mov	sp, r7
   824ec:	bc80      	pop	{r7}
   824ee:	4770      	bx	lr
   824f0:	e000e100 	.word	0xe000e100

000824f4 <NVIC_DisableIRQ>:
    The function disables a device-specific interrupt in the NVIC interrupt controller.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
{
   824f4:	b480      	push	{r7}
   824f6:	b083      	sub	sp, #12
   824f8:	af00      	add	r7, sp, #0
   824fa:	4603      	mov	r3, r0
   824fc:	71fb      	strb	r3, [r7, #7]
  NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
   824fe:	4909      	ldr	r1, [pc, #36]	; (82524 <NVIC_DisableIRQ+0x30>)
   82500:	f997 3007 	ldrsb.w	r3, [r7, #7]
   82504:	095b      	lsrs	r3, r3, #5
   82506:	79fa      	ldrb	r2, [r7, #7]
   82508:	f002 021f 	and.w	r2, r2, #31
   8250c:	2001      	movs	r0, #1
   8250e:	fa00 f202 	lsl.w	r2, r0, r2
   82512:	3320      	adds	r3, #32
   82514:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   82518:	bf00      	nop
   8251a:	370c      	adds	r7, #12
   8251c:	46bd      	mov	sp, r7
   8251e:	bc80      	pop	{r7}
   82520:	4770      	bx	lr
   82522:	bf00      	nop
   82524:	e000e100 	.word	0xe000e100

00082528 <NVIC_ClearPendingIRQ>:
    The function clears the pending bit of an external interrupt.

    \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
   82528:	b480      	push	{r7}
   8252a:	b083      	sub	sp, #12
   8252c:	af00      	add	r7, sp, #0
   8252e:	4603      	mov	r3, r0
   82530:	71fb      	strb	r3, [r7, #7]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
   82532:	4909      	ldr	r1, [pc, #36]	; (82558 <NVIC_ClearPendingIRQ+0x30>)
   82534:	f997 3007 	ldrsb.w	r3, [r7, #7]
   82538:	095b      	lsrs	r3, r3, #5
   8253a:	79fa      	ldrb	r2, [r7, #7]
   8253c:	f002 021f 	and.w	r2, r2, #31
   82540:	2001      	movs	r0, #1
   82542:	fa00 f202 	lsl.w	r2, r0, r2
   82546:	3360      	adds	r3, #96	; 0x60
   82548:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
   8254c:	bf00      	nop
   8254e:	370c      	adds	r7, #12
   82550:	46bd      	mov	sp, r7
   82552:	bc80      	pop	{r7}
   82554:	4770      	bx	lr
   82556:	bf00      	nop
   82558:	e000e100 	.word	0xe000e100

0008255c <NVIC_SetPriority>:

    \param [in]      IRQn  Interrupt number. 
    \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
   8255c:	b480      	push	{r7}
   8255e:	b083      	sub	sp, #12
   82560:	af00      	add	r7, sp, #0
   82562:	4603      	mov	r3, r0
   82564:	6039      	str	r1, [r7, #0]
   82566:	71fb      	strb	r3, [r7, #7]
  if(IRQn < 0) {
   82568:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8256c:	2b00      	cmp	r3, #0
   8256e:	da0b      	bge.n	82588 <NVIC_SetPriority+0x2c>
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
   82570:	490d      	ldr	r1, [pc, #52]	; (825a8 <NVIC_SetPriority+0x4c>)
   82572:	79fb      	ldrb	r3, [r7, #7]
   82574:	f003 030f 	and.w	r3, r3, #15
   82578:	3b04      	subs	r3, #4
   8257a:	683a      	ldr	r2, [r7, #0]
   8257c:	b2d2      	uxtb	r2, r2
   8257e:	0112      	lsls	r2, r2, #4
   82580:	b2d2      	uxtb	r2, r2
   82582:	440b      	add	r3, r1
   82584:	761a      	strb	r2, [r3, #24]
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
}
   82586:	e009      	b.n	8259c <NVIC_SetPriority+0x40>
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
  if(IRQn < 0) {
    SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
  else {
    NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
   82588:	4908      	ldr	r1, [pc, #32]	; (825ac <NVIC_SetPriority+0x50>)
   8258a:	f997 3007 	ldrsb.w	r3, [r7, #7]
   8258e:	683a      	ldr	r2, [r7, #0]
   82590:	b2d2      	uxtb	r2, r2
   82592:	0112      	lsls	r2, r2, #4
   82594:	b2d2      	uxtb	r2, r2
   82596:	440b      	add	r3, r1
   82598:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
   8259c:	bf00      	nop
   8259e:	370c      	adds	r7, #12
   825a0:	46bd      	mov	sp, r7
   825a2:	bc80      	pop	{r7}
   825a4:	4770      	bx	lr
   825a6:	bf00      	nop
   825a8:	e000ed00 	.word	0xe000ed00
   825ac:	e000e100 	.word	0xe000e100

000825b0 <osc_get_rate>:

	return 0;
}

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   825b0:	b480      	push	{r7}
   825b2:	b083      	sub	sp, #12
   825b4:	af00      	add	r7, sp, #0
   825b6:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   825b8:	687b      	ldr	r3, [r7, #4]
   825ba:	2b07      	cmp	r3, #7
   825bc:	d825      	bhi.n	8260a <osc_get_rate+0x5a>
   825be:	a201      	add	r2, pc, #4	; (adr r2, 825c4 <osc_get_rate+0x14>)
   825c0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   825c4:	000825e5 	.word	0x000825e5
   825c8:	000825eb 	.word	0x000825eb
   825cc:	000825f1 	.word	0x000825f1
   825d0:	000825f7 	.word	0x000825f7
   825d4:	000825fb 	.word	0x000825fb
   825d8:	000825ff 	.word	0x000825ff
   825dc:	00082603 	.word	0x00082603
   825e0:	00082607 	.word	0x00082607
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   825e4:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   825e8:	e010      	b.n	8260c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   825ea:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   825ee:	e00d      	b.n	8260c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   825f0:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   825f4:	e00a      	b.n	8260c <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   825f6:	4b08      	ldr	r3, [pc, #32]	; (82618 <osc_get_rate+0x68>)
   825f8:	e008      	b.n	8260c <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   825fa:	4b08      	ldr	r3, [pc, #32]	; (8261c <osc_get_rate+0x6c>)
   825fc:	e006      	b.n	8260c <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   825fe:	4b08      	ldr	r3, [pc, #32]	; (82620 <osc_get_rate+0x70>)
   82600:	e004      	b.n	8260c <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   82602:	4b07      	ldr	r3, [pc, #28]	; (82620 <osc_get_rate+0x70>)
   82604:	e002      	b.n	8260c <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   82606:	4b06      	ldr	r3, [pc, #24]	; (82620 <osc_get_rate+0x70>)
   82608:	e000      	b.n	8260c <osc_get_rate+0x5c>
#endif
	}

	return 0;
   8260a:	2300      	movs	r3, #0
}
   8260c:	4618      	mov	r0, r3
   8260e:	370c      	adds	r7, #12
   82610:	46bd      	mov	sp, r7
   82612:	bc80      	pop	{r7}
   82614:	4770      	bx	lr
   82616:	bf00      	nop
   82618:	003d0900 	.word	0x003d0900
   8261c:	007a1200 	.word	0x007a1200
   82620:	00b71b00 	.word	0x00b71b00

00082624 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   82624:	b580      	push	{r7, lr}
   82626:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   82628:	2006      	movs	r0, #6
   8262a:	4b04      	ldr	r3, [pc, #16]	; (8263c <sysclk_get_main_hz+0x18>)
   8262c:	4798      	blx	r3
   8262e:	4602      	mov	r2, r0
   82630:	4613      	mov	r3, r2
   82632:	00db      	lsls	r3, r3, #3
   82634:	1a9b      	subs	r3, r3, r2
   82636:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   82638:	4618      	mov	r0, r3
   8263a:	bd80      	pop	{r7, pc}
   8263c:	000825b1 	.word	0x000825b1

00082640 <sysclk_get_peripheral_hz>:
 * \brief Retrieves the current rate in Hz of the peripheral clocks.
 *
 * \return Frequency of the peripheral clocks, in Hz.
 */
static inline uint32_t sysclk_get_peripheral_hz(void)
{
   82640:	b580      	push	{r7, lr}
   82642:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   82644:	4b02      	ldr	r3, [pc, #8]	; (82650 <sysclk_get_peripheral_hz+0x10>)
   82646:	4798      	blx	r3
   82648:	4603      	mov	r3, r0
   8264a:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   8264c:	4618      	mov	r0, r3
   8264e:	bd80      	pop	{r7, pc}
   82650:	00082625 	.word	0x00082625

00082654 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   82654:	b580      	push	{r7, lr}
   82656:	b082      	sub	sp, #8
   82658:	af00      	add	r7, sp, #0
   8265a:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   8265c:	6878      	ldr	r0, [r7, #4]
   8265e:	4b03      	ldr	r3, [pc, #12]	; (8266c <sysclk_enable_peripheral_clock+0x18>)
   82660:	4798      	blx	r3
}
   82662:	bf00      	nop
   82664:	3708      	adds	r7, #8
   82666:	46bd      	mov	sp, r7
   82668:	bd80      	pop	{r7, pc}
   8266a:	bf00      	nop
   8266c:	00083f05 	.word	0x00083f05

00082670 <usart_serial_init>:
 * \param opt      Options needed to set up RS232 communication (see
 * \ref usart_options_t).
 */
static inline void usart_serial_init(usart_if p_usart,
		usart_serial_options_t *opt)
{
   82670:	b580      	push	{r7, lr}
   82672:	b08c      	sub	sp, #48	; 0x30
   82674:	af00      	add	r7, sp, #0
   82676:	6078      	str	r0, [r7, #4]
   82678:	6039      	str	r1, [r7, #0]
#if (!SAM4L)
	sam_uart_opt_t uart_settings;
	uart_settings.ul_mck = sysclk_get_peripheral_hz();
   8267a:	4b40      	ldr	r3, [pc, #256]	; (8277c <usart_serial_init+0x10c>)
   8267c:	4798      	blx	r3
   8267e:	4603      	mov	r3, r0
   82680:	623b      	str	r3, [r7, #32]
	uart_settings.ul_baudrate = opt->baudrate;
   82682:	683b      	ldr	r3, [r7, #0]
   82684:	681b      	ldr	r3, [r3, #0]
   82686:	627b      	str	r3, [r7, #36]	; 0x24
	uart_settings.ul_mode = opt->paritytype;
   82688:	683b      	ldr	r3, [r7, #0]
   8268a:	689b      	ldr	r3, [r3, #8]
   8268c:	62bb      	str	r3, [r7, #40]	; 0x28
#endif

	sam_usart_opt_t usart_settings;
	usart_settings.baudrate = opt->baudrate;
   8268e:	683b      	ldr	r3, [r7, #0]
   82690:	681b      	ldr	r3, [r3, #0]
   82692:	60bb      	str	r3, [r7, #8]
	usart_settings.char_length = opt->charlength;
   82694:	683b      	ldr	r3, [r7, #0]
   82696:	685b      	ldr	r3, [r3, #4]
   82698:	60fb      	str	r3, [r7, #12]
	usart_settings.parity_type = opt->paritytype;
   8269a:	683b      	ldr	r3, [r7, #0]
   8269c:	689b      	ldr	r3, [r3, #8]
   8269e:	613b      	str	r3, [r7, #16]
	usart_settings.stop_bits= opt->stopbits;
   826a0:	683b      	ldr	r3, [r7, #0]
   826a2:	7b1b      	ldrb	r3, [r3, #12]
   826a4:	617b      	str	r3, [r7, #20]
	usart_settings.channel_mode= US_MR_CHMODE_NORMAL;
   826a6:	2300      	movs	r3, #0
   826a8:	61bb      	str	r3, [r7, #24]
	
#ifdef UART
	if (UART == (Uart*)p_usart) {
   826aa:	687b      	ldr	r3, [r7, #4]
   826ac:	4a34      	ldr	r2, [pc, #208]	; (82780 <usart_serial_init+0x110>)
   826ae:	4293      	cmp	r3, r2
   826b0:	d108      	bne.n	826c4 <usart_serial_init+0x54>
		sysclk_enable_peripheral_clock(ID_UART);
   826b2:	2008      	movs	r0, #8
   826b4:	4b33      	ldr	r3, [pc, #204]	; (82784 <usart_serial_init+0x114>)
   826b6:	4798      	blx	r3
		/* Configure UART */
		uart_init((Uart*)p_usart, &uart_settings);
   826b8:	f107 0320 	add.w	r3, r7, #32
   826bc:	4619      	mov	r1, r3
   826be:	6878      	ldr	r0, [r7, #4]
   826c0:	4b31      	ldr	r3, [pc, #196]	; (82788 <usart_serial_init+0x118>)
   826c2:	4798      	blx	r3
		usart_enable_tx(p_usart);
		usart_enable_rx(p_usart);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   826c4:	687b      	ldr	r3, [r7, #4]
   826c6:	4a31      	ldr	r2, [pc, #196]	; (8278c <usart_serial_init+0x11c>)
   826c8:	4293      	cmp	r3, r2
   826ca:	d111      	bne.n	826f0 <usart_serial_init+0x80>
#if (!SAM4L)
		sysclk_enable_peripheral_clock(ID_USART0);
   826cc:	2011      	movs	r0, #17
   826ce:	4b2d      	ldr	r3, [pc, #180]	; (82784 <usart_serial_init+0x114>)
   826d0:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   826d2:	4b2a      	ldr	r3, [pc, #168]	; (8277c <usart_serial_init+0x10c>)
   826d4:	4798      	blx	r3
   826d6:	4602      	mov	r2, r0
   826d8:	f107 0308 	add.w	r3, r7, #8
   826dc:	4619      	mov	r1, r3
   826de:	6878      	ldr	r0, [r7, #4]
   826e0:	4b2b      	ldr	r3, [pc, #172]	; (82790 <usart_serial_init+0x120>)
   826e2:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   826e4:	6878      	ldr	r0, [r7, #4]
   826e6:	4b2b      	ldr	r3, [pc, #172]	; (82794 <usart_serial_init+0x124>)
   826e8:	4798      	blx	r3
		usart_enable_rx(p_usart);
   826ea:	6878      	ldr	r0, [r7, #4]
   826ec:	4b2a      	ldr	r3, [pc, #168]	; (82798 <usart_serial_init+0x128>)
   826ee:	4798      	blx	r3
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   826f0:	687b      	ldr	r3, [r7, #4]
   826f2:	4a2a      	ldr	r2, [pc, #168]	; (8279c <usart_serial_init+0x12c>)
   826f4:	4293      	cmp	r3, r2
   826f6:	d111      	bne.n	8271c <usart_serial_init+0xac>
#if (!SAM4L)
		sysclk_enable_peripheral_clock(ID_USART1);
   826f8:	2012      	movs	r0, #18
   826fa:	4b22      	ldr	r3, [pc, #136]	; (82784 <usart_serial_init+0x114>)
   826fc:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   826fe:	4b1f      	ldr	r3, [pc, #124]	; (8277c <usart_serial_init+0x10c>)
   82700:	4798      	blx	r3
   82702:	4602      	mov	r2, r0
   82704:	f107 0308 	add.w	r3, r7, #8
   82708:	4619      	mov	r1, r3
   8270a:	6878      	ldr	r0, [r7, #4]
   8270c:	4b20      	ldr	r3, [pc, #128]	; (82790 <usart_serial_init+0x120>)
   8270e:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   82710:	6878      	ldr	r0, [r7, #4]
   82712:	4b20      	ldr	r3, [pc, #128]	; (82794 <usart_serial_init+0x124>)
   82714:	4798      	blx	r3
		usart_enable_rx(p_usart);
   82716:	6878      	ldr	r0, [r7, #4]
   82718:	4b1f      	ldr	r3, [pc, #124]	; (82798 <usart_serial_init+0x128>)
   8271a:	4798      	blx	r3
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8271c:	687b      	ldr	r3, [r7, #4]
   8271e:	4a20      	ldr	r2, [pc, #128]	; (827a0 <usart_serial_init+0x130>)
   82720:	4293      	cmp	r3, r2
   82722:	d111      	bne.n	82748 <usart_serial_init+0xd8>
#if (!SAM4L)
		sysclk_enable_peripheral_clock(ID_USART2);
   82724:	2013      	movs	r0, #19
   82726:	4b17      	ldr	r3, [pc, #92]	; (82784 <usart_serial_init+0x114>)
   82728:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   8272a:	4b14      	ldr	r3, [pc, #80]	; (8277c <usart_serial_init+0x10c>)
   8272c:	4798      	blx	r3
   8272e:	4602      	mov	r2, r0
   82730:	f107 0308 	add.w	r3, r7, #8
   82734:	4619      	mov	r1, r3
   82736:	6878      	ldr	r0, [r7, #4]
   82738:	4b15      	ldr	r3, [pc, #84]	; (82790 <usart_serial_init+0x120>)
   8273a:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   8273c:	6878      	ldr	r0, [r7, #4]
   8273e:	4b15      	ldr	r3, [pc, #84]	; (82794 <usart_serial_init+0x124>)
   82740:	4798      	blx	r3
		usart_enable_rx(p_usart);
   82742:	6878      	ldr	r0, [r7, #4]
   82744:	4b14      	ldr	r3, [pc, #80]	; (82798 <usart_serial_init+0x128>)
   82746:	4798      	blx	r3
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82748:	687b      	ldr	r3, [r7, #4]
   8274a:	4a16      	ldr	r2, [pc, #88]	; (827a4 <usart_serial_init+0x134>)
   8274c:	4293      	cmp	r3, r2
   8274e:	d111      	bne.n	82774 <usart_serial_init+0x104>
#if (!SAM4L)
		sysclk_enable_peripheral_clock(ID_USART3);
   82750:	2014      	movs	r0, #20
   82752:	4b0c      	ldr	r3, [pc, #48]	; (82784 <usart_serial_init+0x114>)
   82754:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
   82756:	4b09      	ldr	r3, [pc, #36]	; (8277c <usart_serial_init+0x10c>)
   82758:	4798      	blx	r3
   8275a:	4602      	mov	r2, r0
   8275c:	f107 0308 	add.w	r3, r7, #8
   82760:	4619      	mov	r1, r3
   82762:	6878      	ldr	r0, [r7, #4]
   82764:	4b0a      	ldr	r3, [pc, #40]	; (82790 <usart_serial_init+0x120>)
   82766:	4798      	blx	r3
		/* Configure USART */
		usart_init_rs232(p_usart, &usart_settings,
				sysclk_get_peripheral_bus_hz(p_usart));
#endif
		/* Enable the receiver and transmitter. */
		usart_enable_tx(p_usart);
   82768:	6878      	ldr	r0, [r7, #4]
   8276a:	4b0a      	ldr	r3, [pc, #40]	; (82794 <usart_serial_init+0x124>)
   8276c:	4798      	blx	r3
		usart_enable_rx(p_usart);
   8276e:	6878      	ldr	r0, [r7, #4]
   82770:	4b09      	ldr	r3, [pc, #36]	; (82798 <usart_serial_init+0x128>)
   82772:	4798      	blx	r3
		usart_enable_rx(p_usart);
	}
# endif
#endif /* ifdef USART */

}
   82774:	bf00      	nop
   82776:	3730      	adds	r7, #48	; 0x30
   82778:	46bd      	mov	sp, r7
   8277a:	bd80      	pop	{r7, pc}
   8277c:	00082641 	.word	0x00082641
   82780:	400e0800 	.word	0x400e0800
   82784:	00082655 	.word	0x00082655
   82788:	0008216d 	.word	0x0008216d
   8278c:	40098000 	.word	0x40098000
   82790:	00082325 	.word	0x00082325
   82794:	000823a9 	.word	0x000823a9
   82798:	000823d9 	.word	0x000823d9
   8279c:	4009c000 	.word	0x4009c000
   827a0:	400a0000 	.word	0x400a0000
   827a4:	400a4000 	.word	0x400a4000

000827a8 <usart_serial_putchar>:
 *   \retval 1  The character was written.
 *   \retval 0  The function timed out before the USART transmitter became
 * ready to send.
 */
static inline int usart_serial_putchar(usart_if p_usart, const uint8_t c)
{
   827a8:	b580      	push	{r7, lr}
   827aa:	b082      	sub	sp, #8
   827ac:	af00      	add	r7, sp, #0
   827ae:	6078      	str	r0, [r7, #4]
   827b0:	460b      	mov	r3, r1
   827b2:	70fb      	strb	r3, [r7, #3]
#ifdef UART
	if (UART == (Uart*)p_usart) {
   827b4:	687b      	ldr	r3, [r7, #4]
   827b6:	4a27      	ldr	r2, [pc, #156]	; (82854 <usart_serial_putchar+0xac>)
   827b8:	4293      	cmp	r3, r2
   827ba:	d10a      	bne.n	827d2 <usart_serial_putchar+0x2a>
		while (uart_write((Uart*)p_usart, c)!=0);
   827bc:	bf00      	nop
   827be:	78fb      	ldrb	r3, [r7, #3]
   827c0:	4619      	mov	r1, r3
   827c2:	6878      	ldr	r0, [r7, #4]
   827c4:	4b24      	ldr	r3, [pc, #144]	; (82858 <usart_serial_putchar+0xb0>)
   827c6:	4798      	blx	r3
   827c8:	4603      	mov	r3, r0
   827ca:	2b00      	cmp	r3, #0
   827cc:	d1f7      	bne.n	827be <usart_serial_putchar+0x16>
		return 1;
   827ce:	2301      	movs	r3, #1
   827d0:	e03c      	b.n	8284c <usart_serial_putchar+0xa4>
		while (usart_write(p_usart, c)!=0);
		return 1;
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   827d2:	687b      	ldr	r3, [r7, #4]
   827d4:	4a21      	ldr	r2, [pc, #132]	; (8285c <usart_serial_putchar+0xb4>)
   827d6:	4293      	cmp	r3, r2
   827d8:	d10a      	bne.n	827f0 <usart_serial_putchar+0x48>
		while (usart_write(p_usart, c)!=0);
   827da:	bf00      	nop
   827dc:	78fb      	ldrb	r3, [r7, #3]
   827de:	4619      	mov	r1, r3
   827e0:	6878      	ldr	r0, [r7, #4]
   827e2:	4b1f      	ldr	r3, [pc, #124]	; (82860 <usart_serial_putchar+0xb8>)
   827e4:	4798      	blx	r3
   827e6:	4603      	mov	r3, r0
   827e8:	2b00      	cmp	r3, #0
   827ea:	d1f7      	bne.n	827dc <usart_serial_putchar+0x34>
		return 1;
   827ec:	2301      	movs	r3, #1
   827ee:	e02d      	b.n	8284c <usart_serial_putchar+0xa4>
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   827f0:	687b      	ldr	r3, [r7, #4]
   827f2:	4a1c      	ldr	r2, [pc, #112]	; (82864 <usart_serial_putchar+0xbc>)
   827f4:	4293      	cmp	r3, r2
   827f6:	d10a      	bne.n	8280e <usart_serial_putchar+0x66>
		while (usart_write(p_usart, c)!=0);
   827f8:	bf00      	nop
   827fa:	78fb      	ldrb	r3, [r7, #3]
   827fc:	4619      	mov	r1, r3
   827fe:	6878      	ldr	r0, [r7, #4]
   82800:	4b17      	ldr	r3, [pc, #92]	; (82860 <usart_serial_putchar+0xb8>)
   82802:	4798      	blx	r3
   82804:	4603      	mov	r3, r0
   82806:	2b00      	cmp	r3, #0
   82808:	d1f7      	bne.n	827fa <usart_serial_putchar+0x52>
		return 1;
   8280a:	2301      	movs	r3, #1
   8280c:	e01e      	b.n	8284c <usart_serial_putchar+0xa4>
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   8280e:	687b      	ldr	r3, [r7, #4]
   82810:	4a15      	ldr	r2, [pc, #84]	; (82868 <usart_serial_putchar+0xc0>)
   82812:	4293      	cmp	r3, r2
   82814:	d10a      	bne.n	8282c <usart_serial_putchar+0x84>
		while (usart_write(p_usart, c)!=0);
   82816:	bf00      	nop
   82818:	78fb      	ldrb	r3, [r7, #3]
   8281a:	4619      	mov	r1, r3
   8281c:	6878      	ldr	r0, [r7, #4]
   8281e:	4b10      	ldr	r3, [pc, #64]	; (82860 <usart_serial_putchar+0xb8>)
   82820:	4798      	blx	r3
   82822:	4603      	mov	r3, r0
   82824:	2b00      	cmp	r3, #0
   82826:	d1f7      	bne.n	82818 <usart_serial_putchar+0x70>
		return 1;
   82828:	2301      	movs	r3, #1
   8282a:	e00f      	b.n	8284c <usart_serial_putchar+0xa4>
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   8282c:	687b      	ldr	r3, [r7, #4]
   8282e:	4a0f      	ldr	r2, [pc, #60]	; (8286c <usart_serial_putchar+0xc4>)
   82830:	4293      	cmp	r3, r2
   82832:	d10a      	bne.n	8284a <usart_serial_putchar+0xa2>
		while (usart_write(p_usart, c)!=0);
   82834:	bf00      	nop
   82836:	78fb      	ldrb	r3, [r7, #3]
   82838:	4619      	mov	r1, r3
   8283a:	6878      	ldr	r0, [r7, #4]
   8283c:	4b08      	ldr	r3, [pc, #32]	; (82860 <usart_serial_putchar+0xb8>)
   8283e:	4798      	blx	r3
   82840:	4603      	mov	r3, r0
   82842:	2b00      	cmp	r3, #0
   82844:	d1f7      	bne.n	82836 <usart_serial_putchar+0x8e>
		return 1;
   82846:	2301      	movs	r3, #1
   82848:	e000      	b.n	8284c <usart_serial_putchar+0xa4>
		return 1;
	}
# endif
#endif /* ifdef USART */

	return 0;
   8284a:	2300      	movs	r3, #0
}
   8284c:	4618      	mov	r0, r3
   8284e:	3708      	adds	r7, #8
   82850:	46bd      	mov	sp, r7
   82852:	bd80      	pop	{r7, pc}
   82854:	400e0800 	.word	0x400e0800
   82858:	000821e9 	.word	0x000821e9
   8285c:	40098000 	.word	0x40098000
   82860:	00082441 	.word	0x00082441
   82864:	4009c000 	.word	0x4009c000
   82868:	400a0000 	.word	0x400a0000
   8286c:	400a4000 	.word	0x400a4000

00082870 <usart_serial_getchar>:
 * \param p_usart   Base address of the USART instance.
 * \param data   Data to read
 *
 */
static inline void usart_serial_getchar(usart_if p_usart, uint8_t *data)
{
   82870:	b580      	push	{r7, lr}
   82872:	b084      	sub	sp, #16
   82874:	af00      	add	r7, sp, #0
   82876:	6078      	str	r0, [r7, #4]
   82878:	6039      	str	r1, [r7, #0]
	uint32_t val = 0;
   8287a:	2300      	movs	r3, #0
   8287c:	60fb      	str	r3, [r7, #12]

	/* Avoid Cppcheck Warning */
	UNUSED(val);

#ifdef UART
	if (UART == (Uart*)p_usart) {
   8287e:	687b      	ldr	r3, [r7, #4]
   82880:	4a2b      	ldr	r2, [pc, #172]	; (82930 <usart_serial_getchar+0xc0>)
   82882:	4293      	cmp	r3, r2
   82884:	d107      	bne.n	82896 <usart_serial_getchar+0x26>
		while (uart_read((Uart*)p_usart, data));
   82886:	bf00      	nop
   82888:	6839      	ldr	r1, [r7, #0]
   8288a:	6878      	ldr	r0, [r7, #4]
   8288c:	4b29      	ldr	r3, [pc, #164]	; (82934 <usart_serial_getchar+0xc4>)
   8288e:	4798      	blx	r3
   82890:	4603      	mov	r3, r0
   82892:	2b00      	cmp	r3, #0
   82894:	d1f8      	bne.n	82888 <usart_serial_getchar+0x18>
		while (usart_read(p_usart, &val));
		*data = (uint8_t)(val & 0xFF);
	}
#else
# ifdef USART0
	if (USART0 == p_usart) {
   82896:	687b      	ldr	r3, [r7, #4]
   82898:	4a27      	ldr	r2, [pc, #156]	; (82938 <usart_serial_getchar+0xc8>)
   8289a:	4293      	cmp	r3, r2
   8289c:	d10d      	bne.n	828ba <usart_serial_getchar+0x4a>
		while (usart_read(p_usart, &val));
   8289e:	bf00      	nop
   828a0:	f107 030c 	add.w	r3, r7, #12
   828a4:	4619      	mov	r1, r3
   828a6:	6878      	ldr	r0, [r7, #4]
   828a8:	4b24      	ldr	r3, [pc, #144]	; (8293c <usart_serial_getchar+0xcc>)
   828aa:	4798      	blx	r3
   828ac:	4603      	mov	r3, r0
   828ae:	2b00      	cmp	r3, #0
   828b0:	d1f6      	bne.n	828a0 <usart_serial_getchar+0x30>
		*data = (uint8_t)(val & 0xFF);
   828b2:	68fb      	ldr	r3, [r7, #12]
   828b4:	b2da      	uxtb	r2, r3
   828b6:	683b      	ldr	r3, [r7, #0]
   828b8:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART1
	if (USART1 == p_usart) {
   828ba:	687b      	ldr	r3, [r7, #4]
   828bc:	4a20      	ldr	r2, [pc, #128]	; (82940 <usart_serial_getchar+0xd0>)
   828be:	4293      	cmp	r3, r2
   828c0:	d10d      	bne.n	828de <usart_serial_getchar+0x6e>
		while (usart_read(p_usart, &val));
   828c2:	bf00      	nop
   828c4:	f107 030c 	add.w	r3, r7, #12
   828c8:	4619      	mov	r1, r3
   828ca:	6878      	ldr	r0, [r7, #4]
   828cc:	4b1b      	ldr	r3, [pc, #108]	; (8293c <usart_serial_getchar+0xcc>)
   828ce:	4798      	blx	r3
   828d0:	4603      	mov	r3, r0
   828d2:	2b00      	cmp	r3, #0
   828d4:	d1f6      	bne.n	828c4 <usart_serial_getchar+0x54>
		*data = (uint8_t)(val & 0xFF);
   828d6:	68fb      	ldr	r3, [r7, #12]
   828d8:	b2da      	uxtb	r2, r3
   828da:	683b      	ldr	r3, [r7, #0]
   828dc:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART2
	if (USART2 == p_usart) {
   828de:	687b      	ldr	r3, [r7, #4]
   828e0:	4a18      	ldr	r2, [pc, #96]	; (82944 <usart_serial_getchar+0xd4>)
   828e2:	4293      	cmp	r3, r2
   828e4:	d10d      	bne.n	82902 <usart_serial_getchar+0x92>
		while (usart_read(p_usart, &val));
   828e6:	bf00      	nop
   828e8:	f107 030c 	add.w	r3, r7, #12
   828ec:	4619      	mov	r1, r3
   828ee:	6878      	ldr	r0, [r7, #4]
   828f0:	4b12      	ldr	r3, [pc, #72]	; (8293c <usart_serial_getchar+0xcc>)
   828f2:	4798      	blx	r3
   828f4:	4603      	mov	r3, r0
   828f6:	2b00      	cmp	r3, #0
   828f8:	d1f6      	bne.n	828e8 <usart_serial_getchar+0x78>
		*data = (uint8_t)(val & 0xFF);
   828fa:	68fb      	ldr	r3, [r7, #12]
   828fc:	b2da      	uxtb	r2, r3
   828fe:	683b      	ldr	r3, [r7, #0]
   82900:	701a      	strb	r2, [r3, #0]
	}
# endif
# ifdef USART3
	if (USART3 == p_usart) {
   82902:	687b      	ldr	r3, [r7, #4]
   82904:	4a10      	ldr	r2, [pc, #64]	; (82948 <usart_serial_getchar+0xd8>)
   82906:	4293      	cmp	r3, r2
   82908:	d10d      	bne.n	82926 <usart_serial_getchar+0xb6>
		while (usart_read(p_usart, &val));
   8290a:	bf00      	nop
   8290c:	f107 030c 	add.w	r3, r7, #12
   82910:	4619      	mov	r1, r3
   82912:	6878      	ldr	r0, [r7, #4]
   82914:	4b09      	ldr	r3, [pc, #36]	; (8293c <usart_serial_getchar+0xcc>)
   82916:	4798      	blx	r3
   82918:	4603      	mov	r3, r0
   8291a:	2b00      	cmp	r3, #0
   8291c:	d1f6      	bne.n	8290c <usart_serial_getchar+0x9c>
		*data = (uint8_t)(val & 0xFF);
   8291e:	68fb      	ldr	r3, [r7, #12]
   82920:	b2da      	uxtb	r2, r3
   82922:	683b      	ldr	r3, [r7, #0]
   82924:	701a      	strb	r2, [r3, #0]
		*data = (uint8_t)(val & 0xFF);
	}
# endif
#endif /* ifdef USART */

}
   82926:	bf00      	nop
   82928:	3710      	adds	r7, #16
   8292a:	46bd      	mov	sp, r7
   8292c:	bd80      	pop	{r7, pc}
   8292e:	bf00      	nop
   82930:	400e0800 	.word	0x400e0800
   82934:	00082219 	.word	0x00082219
   82938:	40098000 	.word	0x40098000
   8293c:	00082471 	.word	0x00082471
   82940:	4009c000 	.word	0x4009c000
   82944:	400a0000 	.word	0x400a0000
   82948:	400a4000 	.word	0x400a4000

0008294c <stdio_serial_init>:
 * \param usart       Base address of the USART instance.
 * \param opt         Options needed to set up RS232 communication (see \ref usart_options_t).
 *
 */
static inline void stdio_serial_init(volatile void *usart, const usart_serial_options_t *opt)
{
   8294c:	b580      	push	{r7, lr}
   8294e:	b082      	sub	sp, #8
   82950:	af00      	add	r7, sp, #0
   82952:	6078      	str	r0, [r7, #4]
   82954:	6039      	str	r1, [r7, #0]
	stdio_base = (void *)usart;
   82956:	4a0f      	ldr	r2, [pc, #60]	; (82994 <stdio_serial_init+0x48>)
   82958:	687b      	ldr	r3, [r7, #4]
   8295a:	6013      	str	r3, [r2, #0]
	ptr_put = (int (*)(void volatile*,char))&usart_serial_putchar;
   8295c:	4b0e      	ldr	r3, [pc, #56]	; (82998 <stdio_serial_init+0x4c>)
   8295e:	4a0f      	ldr	r2, [pc, #60]	; (8299c <stdio_serial_init+0x50>)
   82960:	601a      	str	r2, [r3, #0]
	ptr_get = (void (*)(void volatile*,char*))&usart_serial_getchar;
   82962:	4b0f      	ldr	r3, [pc, #60]	; (829a0 <stdio_serial_init+0x54>)
   82964:	4a0f      	ldr	r2, [pc, #60]	; (829a4 <stdio_serial_init+0x58>)
   82966:	601a      	str	r2, [r3, #0]
# if (XMEGA || MEGA_RF)
	usart_serial_init((USART_t *)usart,opt);
# elif UC3
	usart_serial_init(usart,(usart_serial_options_t *)opt);
# elif SAM
	usart_serial_init((Usart *)usart,(usart_serial_options_t *)opt);
   82968:	6839      	ldr	r1, [r7, #0]
   8296a:	6878      	ldr	r0, [r7, #4]
   8296c:	4b0e      	ldr	r3, [pc, #56]	; (829a8 <stdio_serial_init+0x5c>)
   8296e:	4798      	blx	r3
	fdevopen((int (*)(char, FILE*))(_write),(int (*)(FILE*))(_read));
#  endif
#  if UC3 || SAM
	// For AVR32 and SAM GCC
	// Specify that stdout and stdin should not be buffered.
	setbuf(stdout, NULL);
   82970:	4b0e      	ldr	r3, [pc, #56]	; (829ac <stdio_serial_init+0x60>)
   82972:	681b      	ldr	r3, [r3, #0]
   82974:	689b      	ldr	r3, [r3, #8]
   82976:	2100      	movs	r1, #0
   82978:	4618      	mov	r0, r3
   8297a:	4b0d      	ldr	r3, [pc, #52]	; (829b0 <stdio_serial_init+0x64>)
   8297c:	4798      	blx	r3
	setbuf(stdin, NULL);
   8297e:	4b0b      	ldr	r3, [pc, #44]	; (829ac <stdio_serial_init+0x60>)
   82980:	681b      	ldr	r3, [r3, #0]
   82982:	685b      	ldr	r3, [r3, #4]
   82984:	2100      	movs	r1, #0
   82986:	4618      	mov	r0, r3
   82988:	4b09      	ldr	r3, [pc, #36]	; (829b0 <stdio_serial_init+0x64>)
   8298a:	4798      	blx	r3
	// and AVR GCC library:
	// - printf() emits one character at a time.
	// - getchar() requests only 1 byte to exit.
#  endif
# endif
}
   8298c:	bf00      	nop
   8298e:	3708      	adds	r7, #8
   82990:	46bd      	mov	sp, r7
   82992:	bd80      	pop	{r7, pc}
   82994:	20070ea4 	.word	0x20070ea4
   82998:	20070ea0 	.word	0x20070ea0
   8299c:	000827a9 	.word	0x000827a9
   829a0:	20070e9c 	.word	0x20070e9c
   829a4:	00082871 	.word	0x00082871
   829a8:	00082671 	.word	0x00082671
   829ac:	200704d8 	.word	0x200704d8
   829b0:	00084811 	.word	0x00084811

000829b4 <configure_console>:
		// old
	//	{50,700,50},{60,750,57},{65,750,64},{70,750,70},{75,750,74},{80,750,78},{85,750,82},{90,750,86},{95,750,90},{100,760,100},{110,780,110},{120,810,120},
	//	{140,810,140},{150,850,150},{200,970,200},{300,1200,290},{400,1250,350}
};
static void configure_console(void)
{
   829b4:	b580      	push	{r7, lr}
   829b6:	b084      	sub	sp, #16
   829b8:	af00      	add	r7, sp, #0
	const usart_serial_options_t uart_serial_options = {
   829ba:	463b      	mov	r3, r7
   829bc:	2200      	movs	r2, #0
   829be:	601a      	str	r2, [r3, #0]
   829c0:	605a      	str	r2, [r3, #4]
   829c2:	609a      	str	r2, [r3, #8]
   829c4:	60da      	str	r2, [r3, #12]
   829c6:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
   829ca:	603b      	str	r3, [r7, #0]
   829cc:	f44f 6300 	mov.w	r3, #2048	; 0x800
   829d0:	60bb      	str	r3, [r7, #8]
		.baudrate = 115200,
		.paritytype = UART_MR_PAR_NO
	};

	/* Configure console UART. */
	sysclk_enable_peripheral_clock(CONSOLE_UART_ID);
   829d2:	2008      	movs	r0, #8
   829d4:	4b05      	ldr	r3, [pc, #20]	; (829ec <configure_console+0x38>)
   829d6:	4798      	blx	r3
	stdio_serial_init(CONSOLE_UART, &uart_serial_options);
   829d8:	463b      	mov	r3, r7
   829da:	4619      	mov	r1, r3
   829dc:	4804      	ldr	r0, [pc, #16]	; (829f0 <configure_console+0x3c>)
   829de:	4b05      	ldr	r3, [pc, #20]	; (829f4 <configure_console+0x40>)
   829e0:	4798      	blx	r3
}
   829e2:	bf00      	nop
   829e4:	3710      	adds	r7, #16
   829e6:	46bd      	mov	sp, r7
   829e8:	bd80      	pop	{r7, pc}
   829ea:	bf00      	nop
   829ec:	00082655 	.word	0x00082655
   829f0:	400e0800 	.word	0x400e0800
   829f4:	0008294d 	.word	0x0008294d

000829f8 <main>:
volatile uint32_t fed_value=0;
extern uint32_t array_dummy[100];
extern uint32_t var;
uint8_t command =  0;
int main (void)
 {
   829f8:	b590      	push	{r4, r7, lr}
   829fa:	b087      	sub	sp, #28
   829fc:	af00      	add	r7, sp, #0
	
	speed_data speed_d;
	static uint32_t status=0;
	static uint32_t prev_status=0;
	sysclk_init();
   829fe:	4ba5      	ldr	r3, [pc, #660]	; (82c94 <main+0x29c>)
   82a00:	4798      	blx	r3
	board_init();
   82a02:	4ba5      	ldr	r3, [pc, #660]	; (82c98 <main+0x2a0>)
   82a04:	4798      	blx	r3
	CPU2_S_SYSTEM_INIT();
   82a06:	4ba5      	ldr	r3, [pc, #660]	; (82c9c <main+0x2a4>)
   82a08:	4798      	blx	r3
	configure_console();
   82a0a:	4ba5      	ldr	r3, [pc, #660]	; (82ca0 <main+0x2a8>)
   82a0c:	4798      	blx	r3
	//CPU2_S_START_TIMER(0,);
	printf("welcome\n");
   82a0e:	48a5      	ldr	r0, [pc, #660]	; (82ca4 <main+0x2ac>)
   82a10:	4ba5      	ldr	r3, [pc, #660]	; (82ca8 <main+0x2b0>)
   82a12:	4798      	blx	r3
	printf("Version1.1\n");
   82a14:	48a5      	ldr	r0, [pc, #660]	; (82cac <main+0x2b4>)
   82a16:	4ba4      	ldr	r3, [pc, #656]	; (82ca8 <main+0x2b0>)
   82a18:	4798      	blx	r3
	PIOA->PIO_WPMR = 0x50494F00;
   82a1a:	4ba5      	ldr	r3, [pc, #660]	; (82cb0 <main+0x2b8>)
   82a1c:	4aa5      	ldr	r2, [pc, #660]	; (82cb4 <main+0x2bc>)
   82a1e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOA->PIO_PUER = 0x00000300;
   82a22:	4ba3      	ldr	r3, [pc, #652]	; (82cb0 <main+0x2b8>)
   82a24:	f44f 7240 	mov.w	r2, #768	; 0x300
   82a28:	665a      	str	r2, [r3, #100]	; 0x64
	//PIOA->PIO_PUER = 0x00060000;
	PIOA->PIO_PDR =	 0x00060000;
   82a2a:	4ba1      	ldr	r3, [pc, #644]	; (82cb0 <main+0x2b8>)
   82a2c:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
   82a30:	605a      	str	r2, [r3, #4]
	PIOA->PIO_ABSR = 0x00090000;
   82a32:	4b9f      	ldr	r3, [pc, #636]	; (82cb0 <main+0x2b8>)
   82a34:	f44f 2210 	mov.w	r2, #589824	; 0x90000
   82a38:	671a      	str	r2, [r3, #112]	; 0x70
	pmc_enable_periph_clk(ID_PIOD);
   82a3a:	200e      	movs	r0, #14
   82a3c:	4b9e      	ldr	r3, [pc, #632]	; (82cb8 <main+0x2c0>)
   82a3e:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PIOC);
   82a40:	200d      	movs	r0, #13
   82a42:	4b9d      	ldr	r3, [pc, #628]	; (82cb8 <main+0x2c0>)
   82a44:	4798      	blx	r3
	pmc_enable_periph_clk(ID_PWM);
   82a46:	2024      	movs	r0, #36	; 0x24
   82a48:	4b9b      	ldr	r3, [pc, #620]	; (82cb8 <main+0x2c0>)
   82a4a:	4798      	blx	r3

	PIOD->PIO_WPMR = 0x50494F00;
   82a4c:	4b9b      	ldr	r3, [pc, #620]	; (82cbc <main+0x2c4>)
   82a4e:	4a99      	ldr	r2, [pc, #612]	; (82cb4 <main+0x2bc>)
   82a50:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOD->PIO_PER  = 0x000002CF;
   82a54:	4b99      	ldr	r3, [pc, #612]	; (82cbc <main+0x2c4>)
   82a56:	f240 22cf 	movw	r2, #719	; 0x2cf
   82a5a:	601a      	str	r2, [r3, #0]
	PIOD->PIO_OER  = 0x0000024F;
   82a5c:	4b97      	ldr	r3, [pc, #604]	; (82cbc <main+0x2c4>)
   82a5e:	f240 224f 	movw	r2, #591	; 0x24f
   82a62:	611a      	str	r2, [r3, #16]
	PIOD->PIO_ODR  = 0x00000080;				//m1,m2,m3,m4,directionA,BrakeA
   82a64:	4b95      	ldr	r3, [pc, #596]	; (82cbc <main+0x2c4>)
   82a66:	2280      	movs	r2, #128	; 0x80
   82a68:	615a      	str	r2, [r3, #20]
	PIOD->PIO_CODR = 0x0000024F;
   82a6a:	4b94      	ldr	r3, [pc, #592]	; (82cbc <main+0x2c4>)
   82a6c:	f240 224f 	movw	r2, #591	; 0x24f
   82a70:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_PUER = 0x0000024F;
   82a72:	4b92      	ldr	r3, [pc, #584]	; (82cbc <main+0x2c4>)
   82a74:	f240 224f 	movw	r2, #591	; 0x24f
   82a78:	665a      	str	r2, [r3, #100]	; 0x64

	PIOC->PIO_WPMR = 0x50494F00;
   82a7a:	4b91      	ldr	r3, [pc, #580]	; (82cc0 <main+0x2c8>)
   82a7c:	4a8d      	ldr	r2, [pc, #564]	; (82cb4 <main+0x2bc>)
   82a7e:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOC->PIO_PER  = 0x0007F800;
   82a82:	4b8f      	ldr	r3, [pc, #572]	; (82cc0 <main+0x2c8>)
   82a84:	f44f 22ff 	mov.w	r2, #522240	; 0x7f800
   82a88:	601a      	str	r2, [r3, #0]
	PIOC->PIO_OER  = 0x4007F800;				//m1,m2,m3,m4,directionB,BrakeB
   82a8a:	4b8d      	ldr	r3, [pc, #564]	; (82cc0 <main+0x2c8>)
   82a8c:	4a8d      	ldr	r2, [pc, #564]	; (82cc4 <main+0x2cc>)
   82a8e:	611a      	str	r2, [r3, #16]
	PIOC->PIO_CODR = 0x0007F000;
   82a90:	4b8b      	ldr	r3, [pc, #556]	; (82cc0 <main+0x2c8>)
   82a92:	f44f 22fe 	mov.w	r2, #520192	; 0x7f000
   82a96:	635a      	str	r2, [r3, #52]	; 0x34
	PIOC->PIO_PUER = 0x4007F000;
   82a98:	4b89      	ldr	r3, [pc, #548]	; (82cc0 <main+0x2c8>)
   82a9a:	4a8b      	ldr	r2, [pc, #556]	; (82cc8 <main+0x2d0>)
   82a9c:	665a      	str	r2, [r3, #100]	; 0x64

	PIOA->PIO_PUER = 0x00000300;
   82a9e:	4b84      	ldr	r3, [pc, #528]	; (82cb0 <main+0x2b8>)
   82aa0:	f44f 7240 	mov.w	r2, #768	; 0x300
   82aa4:	665a      	str	r2, [r3, #100]	; 0x64
	PIOA->PIO_PUER = 0x00060000;
   82aa6:	4b82      	ldr	r3, [pc, #520]	; (82cb0 <main+0x2b8>)
   82aa8:	f44f 22c0 	mov.w	r2, #393216	; 0x60000
   82aac:	665a      	str	r2, [r3, #100]	; 0x64
	
	PWM->PWM_WPCR = 0x50574D00;
   82aae:	4b87      	ldr	r3, [pc, #540]	; (82ccc <main+0x2d4>)
   82ab0:	4a87      	ldr	r2, [pc, #540]	; (82cd0 <main+0x2d8>)
   82ab2:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	//PWM->PWM_DIS = 0x000000FF;
	
	PWM->PWM_CH_NUM[4].PWM_CMR = PWM_CMR_CPOL|PWM_CMR_CPRE_MCK_DIV_32|PWM_CMR_CES|PWM_CMR_DTE|PWM_CMR_DTHI|PWM_CMR_DTLI;
   82ab6:	4b85      	ldr	r3, [pc, #532]	; (82ccc <main+0x2d4>)
   82ab8:	4a86      	ldr	r2, [pc, #536]	; (82cd4 <main+0x2dc>)
   82aba:	f8c3 2280 	str.w	r2, [r3, #640]	; 0x280

	PWM->PWM_CH_NUM[4].PWM_CPRD = 0x00000A41;
   82abe:	4b83      	ldr	r3, [pc, #524]	; (82ccc <main+0x2d4>)
   82ac0:	f640 2241 	movw	r2, #2625	; 0xa41
   82ac4:	f8c3 228c 	str.w	r2, [r3, #652]	; 0x28c
	PWM->PWM_CH_NUM[4].PWM_CDTY = DUTY;			//35% duty cycle
   82ac8:	4a80      	ldr	r2, [pc, #512]	; (82ccc <main+0x2d4>)
   82aca:	4b83      	ldr	r3, [pc, #524]	; (82cd8 <main+0x2e0>)
   82acc:	681b      	ldr	r3, [r3, #0]
   82ace:	f8c2 3284 	str.w	r3, [r2, #644]	; 0x284
	PIOD->PIO_WPMR	= 0x50494F00;
   82ad2:	4b7a      	ldr	r3, [pc, #488]	; (82cbc <main+0x2c4>)
   82ad4:	4a77      	ldr	r2, [pc, #476]	; (82cb4 <main+0x2bc>)
   82ad6:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	PIOD->PIO_PER   = 0x0000024F;
   82ada:	4b78      	ldr	r3, [pc, #480]	; (82cbc <main+0x2c4>)
   82adc:	f240 224f 	movw	r2, #591	; 0x24f
   82ae0:	601a      	str	r2, [r3, #0]
	PIOD->PIO_OER   = 0x0000024F;
   82ae2:	4b76      	ldr	r3, [pc, #472]	; (82cbc <main+0x2c4>)
   82ae4:	f240 224f 	movw	r2, #591	; 0x24f
   82ae8:	611a      	str	r2, [r3, #16]
	PIOD->PIO_PUER  = 0x0000000F;
   82aea:	4b74      	ldr	r3, [pc, #464]	; (82cbc <main+0x2c4>)
   82aec:	220f      	movs	r2, #15
   82aee:	665a      	str	r2, [r3, #100]	; 0x64
	PIOD->PIO_SODR  = 0x00000200;
   82af0:	4b72      	ldr	r3, [pc, #456]	; (82cbc <main+0x2c4>)
   82af2:	f44f 7200 	mov.w	r2, #512	; 0x200
   82af6:	631a      	str	r2, [r3, #48]	; 0x30
	status=(((PIOA->PIO_PDSR)>>14)&1);
   82af8:	4b6d      	ldr	r3, [pc, #436]	; (82cb0 <main+0x2b8>)
   82afa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
   82afc:	0b9b      	lsrs	r3, r3, #14
   82afe:	f003 0301 	and.w	r3, r3, #1
   82b02:	4a76      	ldr	r2, [pc, #472]	; (82cdc <main+0x2e4>)
   82b04:	6013      	str	r3, [r2, #0]
	prev_status=status;
   82b06:	4b75      	ldr	r3, [pc, #468]	; (82cdc <main+0x2e4>)
   82b08:	681b      	ldr	r3, [r3, #0]
   82b0a:	4a75      	ldr	r2, [pc, #468]	; (82ce0 <main+0x2e8>)
   82b0c:	6013      	str	r3, [r2, #0]
	NVIC_DisableIRQ(SPI_IRQn);
   82b0e:	2018      	movs	r0, #24
   82b10:	4b74      	ldr	r3, [pc, #464]	; (82ce4 <main+0x2ec>)
   82b12:	4798      	blx	r3
	NVIC_ClearPendingIRQ(SPI_IRQn);
   82b14:	2018      	movs	r0, #24
   82b16:	4b74      	ldr	r3, [pc, #464]	; (82ce8 <main+0x2f0>)
   82b18:	4798      	blx	r3
	NVIC_SetPriority(SPI_IRQn, 0);
   82b1a:	2100      	movs	r1, #0
   82b1c:	2018      	movs	r0, #24
   82b1e:	4b73      	ldr	r3, [pc, #460]	; (82cec <main+0x2f4>)
   82b20:	4798      	blx	r3
	NVIC_EnableIRQ(SPI_IRQn);
   82b22:	2018      	movs	r0, #24
   82b24:	4b72      	ldr	r3, [pc, #456]	; (82cf0 <main+0x2f8>)
   82b26:	4798      	blx	r3

//	spi_slave_initialize();
	//spi_master_initialize();
	//pio_enable_interrupt(PIOA,PIO_IER_P14);
	uint32_t expire_time = 6562490;			//10 sec
   82b28:	4b72      	ldr	r3, [pc, #456]	; (82cf4 <main+0x2fc>)
   82b2a:	613b      	str	r3, [r7, #16]
	uint32_t stepcount = 6562;			//10 sec
   82b2c:	f641 13a2 	movw	r3, #6562	; 0x19a2
   82b30:	60fb      	str	r3, [r7, #12]
	startTimer1(TC0,0,TC0_IRQn,expire_time);
   82b32:	693b      	ldr	r3, [r7, #16]
   82b34:	221b      	movs	r2, #27
   82b36:	2100      	movs	r1, #0
   82b38:	486f      	ldr	r0, [pc, #444]	; (82cf8 <main+0x300>)
   82b3a:	4c70      	ldr	r4, [pc, #448]	; (82cfc <main+0x304>)
   82b3c:	47a0      	blx	r4
	int i=0;
   82b3e:	2300      	movs	r3, #0
   82b40:	60bb      	str	r3, [r7, #8]
	startTimer3(TC0,2,TC2_IRQn,stepcount);
   82b42:	68fb      	ldr	r3, [r7, #12]
   82b44:	221d      	movs	r2, #29
   82b46:	2102      	movs	r1, #2
   82b48:	486b      	ldr	r0, [pc, #428]	; (82cf8 <main+0x300>)
   82b4a:	4c6d      	ldr	r4, [pc, #436]	; (82d00 <main+0x308>)
   82b4c:	47a0      	blx	r4
// 	  for(int i=0; i<10000000; i++)
// 	  {
// 		  ;
// 	  }
// 	  
 	   CPU2_D_SET_PIO(PIO_TYPE_PIO_C,11);
   82b4e:	210b      	movs	r1, #11
   82b50:	f04f 50c0 	mov.w	r0, #402653184	; 0x18000000
   82b54:	4b6b      	ldr	r3, [pc, #428]	; (82d04 <main+0x30c>)
   82b56:	4798      	blx	r3
 	  
	  
	
	CPU2_D_SET_PIO(PIO_TYPE_PIO_A,13);      // VENOUS CLAMP POWER ENABLED
   82b58:	210d      	movs	r1, #13
   82b5a:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   82b5e:	4b69      	ldr	r3, [pc, #420]	; (82d04 <main+0x30c>)
   82b60:	4798      	blx	r3
	CPU2_D_SET_PIO(PIO_TYPE_PIO_A,11);     // BYPASS VALVE POWER ENABLED
   82b62:	210b      	movs	r1, #11
   82b64:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
   82b68:	4b66      	ldr	r3, [pc, #408]	; (82d04 <main+0x30c>)
   82b6a:	4798      	blx	r3
			/*if ()				// fpr conductivity and temp
			{
			}*/
		//}
		
		while (flag_buff >= 1)
   82b6c:	e189      	b.n	82e82 <main+0x48a>
		{ 
			command = data_buff[0];
   82b6e:	4b66      	ldr	r3, [pc, #408]	; (82d08 <main+0x310>)
   82b70:	781a      	ldrb	r2, [r3, #0]
   82b72:	4b66      	ldr	r3, [pc, #408]	; (82d0c <main+0x314>)
   82b74:	701a      	strb	r2, [r3, #0]
				if (command == BP_APT_VPT_SEND_TO_MASTER)
   82b76:	4b65      	ldr	r3, [pc, #404]	; (82d0c <main+0x314>)
   82b78:	781b      	ldrb	r3, [r3, #0]
   82b7a:	2b27      	cmp	r3, #39	; 0x27
   82b7c:	d105      	bne.n	82b8a <main+0x192>
				{
					//printf("start\n");
									
					//send CAN Message for APT and VPT
					SV_put_sensor_data(&sv_sys_statbuffer);
   82b7e:	4864      	ldr	r0, [pc, #400]	; (82d10 <main+0x318>)
   82b80:	4b64      	ldr	r3, [pc, #400]	; (82d14 <main+0x31c>)
   82b82:	4798      	blx	r3
					command = (uint8_t)0;
   82b84:	4b61      	ldr	r3, [pc, #388]	; (82d0c <main+0x314>)
   82b86:	2200      	movs	r2, #0
   82b88:	701a      	strb	r2, [r3, #0]
				//	flag_buff--;
				}
				
				if(command == BD_CALIBRATION){
   82b8a:	4b60      	ldr	r3, [pc, #384]	; (82d0c <main+0x314>)
   82b8c:	781b      	ldrb	r3, [r3, #0]
   82b8e:	2b29      	cmp	r3, #41	; 0x29
   82b90:	d116      	bne.n	82bc0 <main+0x1c8>
					
					CPU2_D_RESET_PIO(PIO_TYPE_PIO_C,11);    // reseting calibrate pin for BD/ABD 4july2017
   82b92:	210b      	movs	r1, #11
   82b94:	f04f 50c0 	mov.w	r0, #402653184	; 0x18000000
   82b98:	4b5f      	ldr	r3, [pc, #380]	; (82d18 <main+0x320>)
   82b9a:	4798      	blx	r3
					// 	 /* int i=0;*/
					 	  for(int i=0; i<10000000; i++)
   82b9c:	2300      	movs	r3, #0
   82b9e:	617b      	str	r3, [r7, #20]
   82ba0:	e002      	b.n	82ba8 <main+0x1b0>
   82ba2:	697b      	ldr	r3, [r7, #20]
   82ba4:	3301      	adds	r3, #1
   82ba6:	617b      	str	r3, [r7, #20]
   82ba8:	697b      	ldr	r3, [r7, #20]
   82baa:	4a5c      	ldr	r2, [pc, #368]	; (82d1c <main+0x324>)
   82bac:	4293      	cmp	r3, r2
   82bae:	ddf8      	ble.n	82ba2 <main+0x1aa>
						  {
					 		  ;
					 	  }
					
					 	   CPU2_D_SET_PIO(PIO_TYPE_PIO_C,11);
   82bb0:	210b      	movs	r1, #11
   82bb2:	f04f 50c0 	mov.w	r0, #402653184	; 0x18000000
   82bb6:	4b53      	ldr	r3, [pc, #332]	; (82d04 <main+0x30c>)
   82bb8:	4798      	blx	r3
					command = (uint8_t)0;
   82bba:	4b54      	ldr	r3, [pc, #336]	; (82d0c <main+0x314>)
   82bbc:	2200      	movs	r2, #0
   82bbe:	701a      	strb	r2, [r3, #0]
					
				}
			//	continue;
								
			//printf("enter\n");
			switch (states_2)
   82bc0:	4b57      	ldr	r3, [pc, #348]	; (82d20 <main+0x328>)
   82bc2:	781b      	ldrb	r3, [r3, #0]
   82bc4:	2b26      	cmp	r3, #38	; 0x26
   82bc6:	f200 8151 	bhi.w	82e6c <main+0x474>
   82bca:	a201      	add	r2, pc, #4	; (adr r2, 82bd0 <main+0x1d8>)
   82bcc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   82bd0:	00082c6d 	.word	0x00082c6d
   82bd4:	00082d31 	.word	0x00082d31
   82bd8:	00082e25 	.word	0x00082e25
   82bdc:	00082e6d 	.word	0x00082e6d
   82be0:	00082e6d 	.word	0x00082e6d
   82be4:	00082e6d 	.word	0x00082e6d
   82be8:	00082e6d 	.word	0x00082e6d
   82bec:	00082e6d 	.word	0x00082e6d
   82bf0:	00082e6d 	.word	0x00082e6d
   82bf4:	00082e6d 	.word	0x00082e6d
   82bf8:	00082e6d 	.word	0x00082e6d
   82bfc:	00082e6d 	.word	0x00082e6d
   82c00:	00082e6d 	.word	0x00082e6d
   82c04:	00082e6d 	.word	0x00082e6d
   82c08:	00082e6d 	.word	0x00082e6d
   82c0c:	00082e6d 	.word	0x00082e6d
   82c10:	00082e6d 	.word	0x00082e6d
   82c14:	00082e6d 	.word	0x00082e6d
   82c18:	00082e6d 	.word	0x00082e6d
   82c1c:	00082e6d 	.word	0x00082e6d
   82c20:	00082e6d 	.word	0x00082e6d
   82c24:	00082e6d 	.word	0x00082e6d
   82c28:	00082e6d 	.word	0x00082e6d
   82c2c:	00082e6d 	.word	0x00082e6d
   82c30:	00082e6d 	.word	0x00082e6d
   82c34:	00082e6d 	.word	0x00082e6d
   82c38:	00082e6d 	.word	0x00082e6d
   82c3c:	00082e6d 	.word	0x00082e6d
   82c40:	00082e6d 	.word	0x00082e6d
   82c44:	00082e6d 	.word	0x00082e6d
   82c48:	00082e6d 	.word	0x00082e6d
   82c4c:	00082e6d 	.word	0x00082e6d
   82c50:	00082e6d 	.word	0x00082e6d
   82c54:	00082e6d 	.word	0x00082e6d
   82c58:	00082e6d 	.word	0x00082e6d
   82c5c:	00082e6d 	.word	0x00082e6d
   82c60:	00082e6d 	.word	0x00082e6d
   82c64:	00082e6d 	.word	0x00082e6d
   82c68:	00082dfd 	.word	0x00082dfd
			{
				case CPU2_STANDBY:
				
					if (bp_start_command == BP_START_BLOOD_PUMP)
   82c6c:	4b2d      	ldr	r3, [pc, #180]	; (82d24 <main+0x32c>)
   82c6e:	781b      	ldrb	r3, [r3, #0]
   82c70:	b2db      	uxtb	r3, r3
   82c72:	2b20      	cmp	r3, #32
   82c74:	d107      	bne.n	82c86 <main+0x28e>
					{
						//printf("start\n");
						bp_start_command = 0;
   82c76:	4b2b      	ldr	r3, [pc, #172]	; (82d24 <main+0x32c>)
   82c78:	2200      	movs	r2, #0
   82c7a:	701a      	strb	r2, [r3, #0]
						start_bloodpump();
   82c7c:	4b2a      	ldr	r3, [pc, #168]	; (82d28 <main+0x330>)
   82c7e:	4798      	blx	r3
						states_2 = CPU2_BLOODPUMP;
   82c80:	4b27      	ldr	r3, [pc, #156]	; (82d20 <main+0x328>)
   82c82:	2201      	movs	r2, #1
   82c84:	701a      	strb	r2, [r3, #0]
					}
					command = (uint8_t)0;
   82c86:	4b21      	ldr	r3, [pc, #132]	; (82d0c <main+0x314>)
   82c88:	2200      	movs	r2, #0
   82c8a:	701a      	strb	r2, [r3, #0]
				//	flag_buff = 0;
					data_count = 0;			
   82c8c:	4b27      	ldr	r3, [pc, #156]	; (82d2c <main+0x334>)
   82c8e:	2200      	movs	r2, #0
   82c90:	601a      	str	r2, [r3, #0]
					
				break;
   82c92:	e0ec      	b.n	82e6e <main+0x476>
   82c94:	00083649 	.word	0x00083649
   82c98:	000836f1 	.word	0x000836f1
   82c9c:	00081f4d 	.word	0x00081f4d
   82ca0:	000829b5 	.word	0x000829b5
   82ca4:	000876a8 	.word	0x000876a8
   82ca8:	0008474d 	.word	0x0008474d
   82cac:	000876b4 	.word	0x000876b4
   82cb0:	400e0e00 	.word	0x400e0e00
   82cb4:	50494f00 	.word	0x50494f00
   82cb8:	00083f05 	.word	0x00083f05
   82cbc:	400e1400 	.word	0x400e1400
   82cc0:	400e1200 	.word	0x400e1200
   82cc4:	4007f800 	.word	0x4007f800
   82cc8:	4007f000 	.word	0x4007f000
   82ccc:	40094000 	.word	0x40094000
   82cd0:	50574d00 	.word	0x50574d00
   82cd4:	00070605 	.word	0x00070605
   82cd8:	20070008 	.word	0x20070008
   82cdc:	20070990 	.word	0x20070990
   82ce0:	20070994 	.word	0x20070994
   82ce4:	000824f5 	.word	0x000824f5
   82ce8:	00082529 	.word	0x00082529
   82cec:	0008255d 	.word	0x0008255d
   82cf0:	000824c5 	.word	0x000824c5
   82cf4:	006422ba 	.word	0x006422ba
   82cf8:	40080000 	.word	0x40080000
   82cfc:	00081bf9 	.word	0x00081bf9
   82d00:	00081cd9 	.word	0x00081cd9
   82d04:	0008114d 	.word	0x0008114d
   82d08:	20070938 	.word	0x20070938
   82d0c:	2007098c 	.word	0x2007098c
   82d10:	20070eb0 	.word	0x20070eb0
   82d14:	00081e85 	.word	0x00081e85
   82d18:	000811d1 	.word	0x000811d1
   82d1c:	0098967f 	.word	0x0098967f
   82d20:	20070980 	.word	0x20070980
   82d24:	2007093c 	.word	0x2007093c
   82d28:	000830bd 	.word	0x000830bd
   82d2c:	20070931 	.word	0x20070931
				
// 
// 					switch (command)
// 					{

						if (bp_start_command == BP_START_BLOOD_PUMP)
   82d30:	4b9b      	ldr	r3, [pc, #620]	; (82fa0 <main+0x5a8>)
   82d32:	781b      	ldrb	r3, [r3, #0]
   82d34:	b2db      	uxtb	r3, r3
   82d36:	2b20      	cmp	r3, #32
   82d38:	d11b      	bne.n	82d72 <main+0x37a>
						{	
							bp_start_command =  0;
   82d3a:	4b99      	ldr	r3, [pc, #612]	; (82fa0 <main+0x5a8>)
   82d3c:	2200      	movs	r2, #0
   82d3e:	701a      	strb	r2, [r3, #0]
							start_bloodpump();
   82d40:	4b98      	ldr	r3, [pc, #608]	; (82fa4 <main+0x5ac>)
   82d42:	4798      	blx	r3
							//printf("start\n");
							if (modify_1==1)
   82d44:	4b98      	ldr	r3, [pc, #608]	; (82fa8 <main+0x5b0>)
   82d46:	781b      	ldrb	r3, [r3, #0]
   82d48:	b2db      	uxtb	r3, r3
   82d4a:	2b01      	cmp	r3, #1
   82d4c:	d10e      	bne.n	82d6c <main+0x374>
							{
								modify=1;
   82d4e:	4b97      	ldr	r3, [pc, #604]	; (82fac <main+0x5b4>)
   82d50:	2201      	movs	r2, #1
   82d52:	701a      	strb	r2, [r3, #0]
								flag_3=1;
   82d54:	4b96      	ldr	r3, [pc, #600]	; (82fb0 <main+0x5b8>)
   82d56:	2201      	movs	r2, #1
   82d58:	701a      	strb	r2, [r3, #0]
								flag_1=1;
   82d5a:	4b96      	ldr	r3, [pc, #600]	; (82fb4 <main+0x5bc>)
   82d5c:	2201      	movs	r2, #1
   82d5e:	701a      	strb	r2, [r3, #0]
								flag_2=1;
   82d60:	4b95      	ldr	r3, [pc, #596]	; (82fb8 <main+0x5c0>)
   82d62:	2201      	movs	r2, #1
   82d64:	701a      	strb	r2, [r3, #0]
								count_2=2;
   82d66:	4b95      	ldr	r3, [pc, #596]	; (82fbc <main+0x5c4>)
   82d68:	2202      	movs	r2, #2
   82d6a:	701a      	strb	r2, [r3, #0]
							}
						//	flag_buff--;
							states_2 = CPU2_BLOODPUMP;
   82d6c:	4b94      	ldr	r3, [pc, #592]	; (82fc0 <main+0x5c8>)
   82d6e:	2201      	movs	r2, #1
   82d70:	701a      	strb	r2, [r3, #0]
						}
					//	break;

						if (bp_stop_command == BP_STOP_PUMP)
   82d72:	4b94      	ldr	r3, [pc, #592]	; (82fc4 <main+0x5cc>)
   82d74:	781b      	ldrb	r3, [r3, #0]
   82d76:	b2db      	uxtb	r3, r3
   82d78:	2b21      	cmp	r3, #33	; 0x21
   82d7a:	d119      	bne.n	82db0 <main+0x3b8>
						{
							
						bp_stop_command = 0;
   82d7c:	4b91      	ldr	r3, [pc, #580]	; (82fc4 <main+0x5cc>)
   82d7e:	2200      	movs	r2, #0
   82d80:	701a      	strb	r2, [r3, #0]
						//printf("stop\n");
							stop_bloodpump();
   82d82:	4b91      	ldr	r3, [pc, #580]	; (82fc8 <main+0x5d0>)
   82d84:	4798      	blx	r3
							//states_2 = CPU2_STANDBY;
							fedbck_cnt=0;
   82d86:	4b91      	ldr	r3, [pc, #580]	; (82fcc <main+0x5d4>)
   82d88:	2200      	movs	r2, #0
   82d8a:	601a      	str	r2, [r3, #0]
							modify=0;
   82d8c:	4b87      	ldr	r3, [pc, #540]	; (82fac <main+0x5b4>)
   82d8e:	2200      	movs	r2, #0
   82d90:	701a      	strb	r2, [r3, #0]
							flag_3=0;
   82d92:	4b87      	ldr	r3, [pc, #540]	; (82fb0 <main+0x5b8>)
   82d94:	2200      	movs	r2, #0
   82d96:	701a      	strb	r2, [r3, #0]
							flag_1=0;
   82d98:	4b86      	ldr	r3, [pc, #536]	; (82fb4 <main+0x5bc>)
   82d9a:	2200      	movs	r2, #0
   82d9c:	701a      	strb	r2, [r3, #0]
							flag_2=0;
   82d9e:	4b86      	ldr	r3, [pc, #536]	; (82fb8 <main+0x5c0>)
   82da0:	2200      	movs	r2, #0
   82da2:	701a      	strb	r2, [r3, #0]
							count_2=0;
   82da4:	4b85      	ldr	r3, [pc, #532]	; (82fbc <main+0x5c4>)
   82da6:	2200      	movs	r2, #0
   82da8:	701a      	strb	r2, [r3, #0]
							states_2 = CPU2_BLOODPUMP;
   82daa:	4b85      	ldr	r3, [pc, #532]	; (82fc0 <main+0x5c8>)
   82dac:	2201      	movs	r2, #1
   82dae:	701a      	strb	r2, [r3, #0]
							count_stop = 0;
							
							//CPU2_D_INIT_IIC();
							states_2 = CPU2_STANDBY;
						break;*/
							if (bp_Speed_change_command == BP_SPEED_CHANGE)
   82db0:	4b87      	ldr	r3, [pc, #540]	; (82fd0 <main+0x5d8>)
   82db2:	781b      	ldrb	r3, [r3, #0]
   82db4:	b2db      	uxtb	r3, r3
   82db6:	2b23      	cmp	r3, #35	; 0x23
   82db8:	d113      	bne.n	82de2 <main+0x3ea>
							{
								
							bp_Speed_change_command = 0;
   82dba:	4b85      	ldr	r3, [pc, #532]	; (82fd0 <main+0x5d8>)
   82dbc:	2200      	movs	r2, #0
   82dbe:	701a      	strb	r2, [r3, #0]
// 								data_stream.bytearray[0] = data_buff[1];
// 								data_stream.bytearray[1] = data_buff[2];
// 								speed_d.byte[0]= data_stream.bytearray[0];
// 								speed_d.byte[1]= data_stream.bytearray[1];
// 								//printf("%d\n",data_stream.Twobyte);
								speedchange_bloodpump(bp_speed);
   82dc0:	4b84      	ldr	r3, [pc, #528]	; (82fd4 <main+0x5dc>)
   82dc2:	681b      	ldr	r3, [r3, #0]
   82dc4:	4618      	mov	r0, r3
   82dc6:	4b84      	ldr	r3, [pc, #528]	; (82fd8 <main+0x5e0>)
   82dc8:	4798      	blx	r3
								states_2 = CPU2_BLOODPUMP;
   82dca:	4b7d      	ldr	r3, [pc, #500]	; (82fc0 <main+0x5c8>)
   82dcc:	2201      	movs	r2, #1
   82dce:	701a      	strb	r2, [r3, #0]
								modify=1;
   82dd0:	4b76      	ldr	r3, [pc, #472]	; (82fac <main+0x5b4>)
   82dd2:	2201      	movs	r2, #1
   82dd4:	701a      	strb	r2, [r3, #0]
								modify_1=1;
   82dd6:	4b74      	ldr	r3, [pc, #464]	; (82fa8 <main+0x5b0>)
   82dd8:	2201      	movs	r2, #1
   82dda:	701a      	strb	r2, [r3, #0]
								data_count1=0;
   82ddc:	4b7f      	ldr	r3, [pc, #508]	; (82fdc <main+0x5e4>)
   82dde:	2200      	movs	r2, #0
   82de0:	601a      	str	r2, [r3, #0]
							}			
							//}
					//	break;
						
							if (bp_inc == BP_INC)
   82de2:	4b7f      	ldr	r3, [pc, #508]	; (82fe0 <main+0x5e8>)
   82de4:	781b      	ldrb	r3, [r3, #0]
   82de6:	b2db      	uxtb	r3, r3
   82de8:	2b25      	cmp	r3, #37	; 0x25
   82dea:	d107      	bne.n	82dfc <main+0x404>
							{
								bp_inc = 0;
   82dec:	4b7c      	ldr	r3, [pc, #496]	; (82fe0 <main+0x5e8>)
   82dee:	2200      	movs	r2, #0
   82df0:	701a      	strb	r2, [r3, #0]
						//	}
						//	printf("inc\n");
							fed_value = fed_value+10;
   82df2:	4b7c      	ldr	r3, [pc, #496]	; (82fe4 <main+0x5ec>)
   82df4:	681b      	ldr	r3, [r3, #0]
   82df6:	330a      	adds	r3, #10
   82df8:	4a7a      	ldr	r2, [pc, #488]	; (82fe4 <main+0x5ec>)
   82dfa:	6013      	str	r3, [r2, #0]
							//printf("%d\n",fed_value);
							}
					//	break;
						case BP_DEC:
							if (bp_dec == BP_DEC)
   82dfc:	4b7a      	ldr	r3, [pc, #488]	; (82fe8 <main+0x5f0>)
   82dfe:	781b      	ldrb	r3, [r3, #0]
   82e00:	b2db      	uxtb	r3, r3
   82e02:	2b26      	cmp	r3, #38	; 0x26
   82e04:	d107      	bne.n	82e16 <main+0x41e>
							{
								bp_dec = 0;
   82e06:	4b78      	ldr	r3, [pc, #480]	; (82fe8 <main+0x5f0>)
   82e08:	2200      	movs	r2, #0
   82e0a:	701a      	strb	r2, [r3, #0]
					//	printf("dec\n");
							fed_value = fed_value-10;
   82e0c:	4b75      	ldr	r3, [pc, #468]	; (82fe4 <main+0x5ec>)
   82e0e:	681b      	ldr	r3, [r3, #0]
   82e10:	3b0a      	subs	r3, #10
   82e12:	4a74      	ldr	r2, [pc, #464]	; (82fe4 <main+0x5ec>)
   82e14:	6013      	str	r3, [r2, #0]
// 						break;
// 						
// 						default:
// 						break;
			//		}
					command = (uint8_t)0;
   82e16:	4b75      	ldr	r3, [pc, #468]	; (82fec <main+0x5f4>)
   82e18:	2200      	movs	r2, #0
   82e1a:	701a      	strb	r2, [r3, #0]
					//flag_buff = 0;
					data_count = 0;
   82e1c:	4b74      	ldr	r3, [pc, #464]	; (82ff0 <main+0x5f8>)
   82e1e:	2200      	movs	r2, #0
   82e20:	601a      	str	r2, [r3, #0]
				break;
   82e22:	e024      	b.n	82e6e <main+0x476>
				
				case CPU2_SAFETYSTATE:
				//printf("%d\n",data_buff[0]);
				switch (command)
   82e24:	4b71      	ldr	r3, [pc, #452]	; (82fec <main+0x5f4>)
   82e26:	781b      	ldrb	r3, [r3, #0]
   82e28:	2b28      	cmp	r3, #40	; 0x28
   82e2a:	d000      	beq.n	82e2e <main+0x436>
						states_2 = CPU2_SAFETYSTATE;
					}
					break;
					
					default:
					break;
   82e2c:	e01d      	b.n	82e6a <main+0x472>
				case CPU2_SAFETYSTATE:
				//printf("%d\n",data_buff[0]);
				switch (command)
				{
					case BP_RECOVER:
					cpu2_sensorstatus();
   82e2e:	4b71      	ldr	r3, [pc, #452]	; (82ff4 <main+0x5fc>)
   82e30:	4798      	blx	r3
					
					if (sensor_status.bldpump_door == 0)
   82e32:	4b71      	ldr	r3, [pc, #452]	; (82ff8 <main+0x600>)
   82e34:	789b      	ldrb	r3, [r3, #2]
   82e36:	2b00      	cmp	r3, #0
   82e38:	d10b      	bne.n	82e52 <main+0x45a>
					{
						states_2 = CPU2_BLOODPUMP;
   82e3a:	4b61      	ldr	r3, [pc, #388]	; (82fc0 <main+0x5c8>)
   82e3c:	2201      	movs	r2, #1
   82e3e:	701a      	strb	r2, [r3, #0]
						cpu2_sv_cntrl_deactivate_pin(RUDNCY_INT);
   82e40:	2007      	movs	r0, #7
   82e42:	4b6e      	ldr	r3, [pc, #440]	; (82ffc <main+0x604>)
   82e44:	4798      	blx	r3
						cpu2_sv_cntrl_deactivate_pin(CPU_INT);
   82e46:	2008      	movs	r0, #8
   82e48:	4b6c      	ldr	r3, [pc, #432]	; (82ffc <main+0x604>)
   82e4a:	4798      	blx	r3
						safety_measure_deactivate();
   82e4c:	4b6c      	ldr	r3, [pc, #432]	; (83000 <main+0x608>)
   82e4e:	4798      	blx	r3
						cpu2_sv_cntrl_activate_pin(RUDNCY_INT);
						cpu2_sv_cntrl_activate_pin(CPU_INT);
						safety_measure_activate();
						states_2 = CPU2_SAFETYSTATE;
					}
					break;
   82e50:	e00a      	b.n	82e68 <main+0x470>
						cpu2_sv_cntrl_deactivate_pin(CPU_INT);
						safety_measure_deactivate();
					}
					else
					{
						cpu2_sv_cntrl_activate_pin(RUDNCY_INT);
   82e52:	2007      	movs	r0, #7
   82e54:	4b6b      	ldr	r3, [pc, #428]	; (83004 <main+0x60c>)
   82e56:	4798      	blx	r3
						cpu2_sv_cntrl_activate_pin(CPU_INT);
   82e58:	2008      	movs	r0, #8
   82e5a:	4b6a      	ldr	r3, [pc, #424]	; (83004 <main+0x60c>)
   82e5c:	4798      	blx	r3
						safety_measure_activate();
   82e5e:	4b6a      	ldr	r3, [pc, #424]	; (83008 <main+0x610>)
   82e60:	4798      	blx	r3
						states_2 = CPU2_SAFETYSTATE;
   82e62:	4b57      	ldr	r3, [pc, #348]	; (82fc0 <main+0x5c8>)
   82e64:	2202      	movs	r2, #2
   82e66:	701a      	strb	r2, [r3, #0]
					}
					break;
   82e68:	bf00      	nop
					
					default:
					break;
					//similarly for the temp and conductivity
				}
				break;
   82e6a:	e000      	b.n	82e6e <main+0x476>
				
				default:
				break;
   82e6c:	bf00      	nop
				
			}
			command = (uint8_t)0;
   82e6e:	4b5f      	ldr	r3, [pc, #380]	; (82fec <main+0x5f4>)
   82e70:	2200      	movs	r2, #0
   82e72:	701a      	strb	r2, [r3, #0]
			//data_buff[1] = (uint8_t)0;
			//data_buff[2] = (uint8_t)0;
		//	flag_buff = 0;
		flag_buff--;
   82e74:	4b65      	ldr	r3, [pc, #404]	; (8300c <main+0x614>)
   82e76:	781b      	ldrb	r3, [r3, #0]
   82e78:	b2db      	uxtb	r3, r3
   82e7a:	3b01      	subs	r3, #1
   82e7c:	b2da      	uxtb	r2, r3
   82e7e:	4b63      	ldr	r3, [pc, #396]	; (8300c <main+0x614>)
   82e80:	701a      	strb	r2, [r3, #0]
			/*if ()				// fpr conductivity and temp
			{
			}*/
		//}
		
		while (flag_buff >= 1)
   82e82:	4b62      	ldr	r3, [pc, #392]	; (8300c <main+0x614>)
   82e84:	781b      	ldrb	r3, [r3, #0]
   82e86:	b2db      	uxtb	r3, r3
   82e88:	2b00      	cmp	r3, #0
   82e8a:	f47f ae70 	bne.w	82b6e <main+0x176>
//			data_count = 0;
		}
		
		
				
		if (!( time_tick % 5))
   82e8e:	4b60      	ldr	r3, [pc, #384]	; (83010 <main+0x618>)
   82e90:	6819      	ldr	r1, [r3, #0]
   82e92:	4b60      	ldr	r3, [pc, #384]	; (83014 <main+0x61c>)
   82e94:	fba3 2301 	umull	r2, r3, r3, r1
   82e98:	089a      	lsrs	r2, r3, #2
   82e9a:	4613      	mov	r3, r2
   82e9c:	009b      	lsls	r3, r3, #2
   82e9e:	4413      	add	r3, r2
   82ea0:	1aca      	subs	r2, r1, r3
   82ea2:	2a00      	cmp	r2, #0
   82ea4:	d101      	bne.n	82eaa <main+0x4b2>
		{
			// read APT and VPT from spi
			cpu2_sensorstatus();
   82ea6:	4b53      	ldr	r3, [pc, #332]	; (82ff4 <main+0x5fc>)
   82ea8:	4798      	blx	r3
		}
		if(modify==1)
   82eaa:	4b40      	ldr	r3, [pc, #256]	; (82fac <main+0x5b4>)
   82eac:	781b      	ldrb	r3, [r3, #0]
   82eae:	b2db      	uxtb	r3, r3
   82eb0:	2b01      	cmp	r3, #1
   82eb2:	f47f ae5b 	bne.w	82b6c <main+0x174>
// 				fedbck_cnt++;
// 			}
// 			prev_status= status;
// 		
//
			if (flag_1==1 && flag_2==1)
   82eb6:	4b3f      	ldr	r3, [pc, #252]	; (82fb4 <main+0x5bc>)
   82eb8:	781b      	ldrb	r3, [r3, #0]
   82eba:	2b01      	cmp	r3, #1
   82ebc:	f47f ae56 	bne.w	82b6c <main+0x174>
   82ec0:	4b3d      	ldr	r3, [pc, #244]	; (82fb8 <main+0x5c0>)
   82ec2:	781b      	ldrb	r3, [r3, #0]
   82ec4:	b2db      	uxtb	r3, r3
   82ec6:	2b01      	cmp	r3, #1
   82ec8:	f47f ae50 	bne.w	82b6c <main+0x174>
			{
	//			printf("test string forever = %d\n",fedbck_cnt1);
				if (count_2==2)
   82ecc:	4b3b      	ldr	r3, [pc, #236]	; (82fbc <main+0x5c4>)
   82ece:	781b      	ldrb	r3, [r3, #0]
   82ed0:	b2db      	uxtb	r3, r3
   82ed2:	2b02      	cmp	r3, #2
   82ed4:	d102      	bne.n	82edc <main+0x4e4>
				{
					flag_3=1;
   82ed6:	4b36      	ldr	r3, [pc, #216]	; (82fb0 <main+0x5b8>)
   82ed8:	2201      	movs	r2, #1
   82eda:	701a      	strb	r2, [r3, #0]
				}
				if (flag_3==1)
   82edc:	4b34      	ldr	r3, [pc, #208]	; (82fb0 <main+0x5b8>)
   82ede:	781b      	ldrb	r3, [r3, #0]
   82ee0:	b2db      	uxtb	r3, r3
   82ee2:	2b01      	cmp	r3, #1
   82ee4:	f040 80dc 	bne.w	830a0 <main+0x6a8>
				{
					if (fedbck_cnt1 > fed_value )
   82ee8:	4b4b      	ldr	r3, [pc, #300]	; (83018 <main+0x620>)
   82eea:	881b      	ldrh	r3, [r3, #0]
   82eec:	461a      	mov	r2, r3
   82eee:	4b3d      	ldr	r3, [pc, #244]	; (82fe4 <main+0x5ec>)
   82ef0:	681b      	ldr	r3, [r3, #0]
   82ef2:	429a      	cmp	r2, r3
   82ef4:	f240 80b4 	bls.w	83060 <main+0x668>
						{
							DUTY=DUTY-2;
							PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
							printf("DUTY=%d\n",DUTY);
						}*/
								if (fedbck_cnt1 > fed_value+100)
   82ef8:	4b47      	ldr	r3, [pc, #284]	; (83018 <main+0x620>)
   82efa:	881b      	ldrh	r3, [r3, #0]
   82efc:	461a      	mov	r2, r3
   82efe:	4b39      	ldr	r3, [pc, #228]	; (82fe4 <main+0x5ec>)
   82f00:	681b      	ldr	r3, [r3, #0]
   82f02:	3364      	adds	r3, #100	; 0x64
   82f04:	429a      	cmp	r2, r3
   82f06:	d90a      	bls.n	82f1e <main+0x526>
								{
									//printf("decrment by 60....\n");
									DUTY=DUTY-60;
   82f08:	4b44      	ldr	r3, [pc, #272]	; (8301c <main+0x624>)
   82f0a:	681b      	ldr	r3, [r3, #0]
   82f0c:	3b3c      	subs	r3, #60	; 0x3c
   82f0e:	4a43      	ldr	r2, [pc, #268]	; (8301c <main+0x624>)
   82f10:	6013      	str	r3, [r2, #0]
									PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   82f12:	4a43      	ldr	r2, [pc, #268]	; (83020 <main+0x628>)
   82f14:	4b41      	ldr	r3, [pc, #260]	; (8301c <main+0x624>)
   82f16:	681b      	ldr	r3, [r3, #0]
   82f18:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   82f1c:	e0c0      	b.n	830a0 <main+0x6a8>
							//		printf("DUTY=%d\n",DUTY);
								}
								else if (fedbck_cnt1 > fed_value+80)
   82f1e:	4b3e      	ldr	r3, [pc, #248]	; (83018 <main+0x620>)
   82f20:	881b      	ldrh	r3, [r3, #0]
   82f22:	461a      	mov	r2, r3
   82f24:	4b2f      	ldr	r3, [pc, #188]	; (82fe4 <main+0x5ec>)
   82f26:	681b      	ldr	r3, [r3, #0]
   82f28:	3350      	adds	r3, #80	; 0x50
   82f2a:	429a      	cmp	r2, r3
   82f2c:	d90a      	bls.n	82f44 <main+0x54c>
								{
									//printf("decrment by 50....\n");
									DUTY=DUTY-50;
   82f2e:	4b3b      	ldr	r3, [pc, #236]	; (8301c <main+0x624>)
   82f30:	681b      	ldr	r3, [r3, #0]
   82f32:	3b32      	subs	r3, #50	; 0x32
   82f34:	4a39      	ldr	r2, [pc, #228]	; (8301c <main+0x624>)
   82f36:	6013      	str	r3, [r2, #0]
									PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   82f38:	4a39      	ldr	r2, [pc, #228]	; (83020 <main+0x628>)
   82f3a:	4b38      	ldr	r3, [pc, #224]	; (8301c <main+0x624>)
   82f3c:	681b      	ldr	r3, [r3, #0]
   82f3e:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   82f42:	e0ad      	b.n	830a0 <main+0x6a8>
								//	printf("DUTY=%d\n",DUTY);
								}
								else if ((fedbck_cnt1 >= fed_value+20) && (fedbck_cnt1 <=fed_value+80))
   82f44:	4b34      	ldr	r3, [pc, #208]	; (83018 <main+0x620>)
   82f46:	881b      	ldrh	r3, [r3, #0]
   82f48:	461a      	mov	r2, r3
   82f4a:	4b26      	ldr	r3, [pc, #152]	; (82fe4 <main+0x5ec>)
   82f4c:	681b      	ldr	r3, [r3, #0]
   82f4e:	3314      	adds	r3, #20
   82f50:	429a      	cmp	r2, r3
   82f52:	d312      	bcc.n	82f7a <main+0x582>
   82f54:	4b30      	ldr	r3, [pc, #192]	; (83018 <main+0x620>)
   82f56:	881b      	ldrh	r3, [r3, #0]
   82f58:	461a      	mov	r2, r3
   82f5a:	4b22      	ldr	r3, [pc, #136]	; (82fe4 <main+0x5ec>)
   82f5c:	681b      	ldr	r3, [r3, #0]
   82f5e:	3350      	adds	r3, #80	; 0x50
   82f60:	429a      	cmp	r2, r3
   82f62:	d80a      	bhi.n	82f7a <main+0x582>
								{
									//printf("decrment by 40....\n");
									DUTY=DUTY-40;
   82f64:	4b2d      	ldr	r3, [pc, #180]	; (8301c <main+0x624>)
   82f66:	681b      	ldr	r3, [r3, #0]
   82f68:	3b28      	subs	r3, #40	; 0x28
   82f6a:	4a2c      	ldr	r2, [pc, #176]	; (8301c <main+0x624>)
   82f6c:	6013      	str	r3, [r2, #0]
									PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   82f6e:	4a2c      	ldr	r2, [pc, #176]	; (83020 <main+0x628>)
   82f70:	4b2a      	ldr	r3, [pc, #168]	; (8301c <main+0x624>)
   82f72:	681b      	ldr	r3, [r3, #0]
   82f74:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   82f78:	e092      	b.n	830a0 <main+0x6a8>
								//	printf("DUTY=%d\n",DUTY);
								}
								else if (fedbck_cnt1 > fed_value+10)
   82f7a:	4b27      	ldr	r3, [pc, #156]	; (83018 <main+0x620>)
   82f7c:	881b      	ldrh	r3, [r3, #0]
   82f7e:	461a      	mov	r2, r3
   82f80:	4b18      	ldr	r3, [pc, #96]	; (82fe4 <main+0x5ec>)
   82f82:	681b      	ldr	r3, [r3, #0]
   82f84:	330a      	adds	r3, #10
   82f86:	429a      	cmp	r2, r3
   82f88:	d94c      	bls.n	83024 <main+0x62c>
								{
									//printf("decrment by 20....\n");
									DUTY=DUTY-20;
   82f8a:	4b24      	ldr	r3, [pc, #144]	; (8301c <main+0x624>)
   82f8c:	681b      	ldr	r3, [r3, #0]
   82f8e:	3b14      	subs	r3, #20
   82f90:	4a22      	ldr	r2, [pc, #136]	; (8301c <main+0x624>)
   82f92:	6013      	str	r3, [r2, #0]
									PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   82f94:	4a22      	ldr	r2, [pc, #136]	; (83020 <main+0x628>)
   82f96:	4b21      	ldr	r3, [pc, #132]	; (8301c <main+0x624>)
   82f98:	681b      	ldr	r3, [r3, #0]
   82f9a:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   82f9e:	e07f      	b.n	830a0 <main+0x6a8>
   82fa0:	2007093c 	.word	0x2007093c
   82fa4:	000830bd 	.word	0x000830bd
   82fa8:	20070984 	.word	0x20070984
   82fac:	20070983 	.word	0x20070983
   82fb0:	20070982 	.word	0x20070982
   82fb4:	20070958 	.word	0x20070958
   82fb8:	20070981 	.word	0x20070981
   82fbc:	20070960 	.word	0x20070960
   82fc0:	20070980 	.word	0x20070980
   82fc4:	2007093d 	.word	0x2007093d
   82fc8:	000830e9 	.word	0x000830e9
   82fcc:	2007095c 	.word	0x2007095c
   82fd0:	2007093e 	.word	0x2007093e
   82fd4:	20070a7c 	.word	0x20070a7c
   82fd8:	0008310d 	.word	0x0008310d
   82fdc:	20070934 	.word	0x20070934
   82fe0:	2007093f 	.word	0x2007093f
   82fe4:	20070988 	.word	0x20070988
   82fe8:	20070940 	.word	0x20070940
   82fec:	2007098c 	.word	0x2007098c
   82ff0:	20070931 	.word	0x20070931
   82ff4:	00083299 	.word	0x00083299
   82ff8:	20070ec8 	.word	0x20070ec8
   82ffc:	00081dad 	.word	0x00081dad
   83000:	0008332d 	.word	0x0008332d
   83004:	00081d8d 	.word	0x00081d8d
   83008:	0008330d 	.word	0x0008330d
   8300c:	20070a78 	.word	0x20070a78
   83010:	20070954 	.word	0x20070954
   83014:	cccccccd 	.word	0xcccccccd
   83018:	20070964 	.word	0x20070964
   8301c:	20070008 	.word	0x20070008
   83020:	40094000 	.word	0x40094000
								//	printf("DUTY=%d\n",DUTY);
								}
								
								else if (fedbck_cnt1 > fed_value+5)
   83024:	4b20      	ldr	r3, [pc, #128]	; (830a8 <main+0x6b0>)
   83026:	881b      	ldrh	r3, [r3, #0]
   83028:	461a      	mov	r2, r3
   8302a:	4b20      	ldr	r3, [pc, #128]	; (830ac <main+0x6b4>)
   8302c:	681b      	ldr	r3, [r3, #0]
   8302e:	3305      	adds	r3, #5
   83030:	429a      	cmp	r2, r3
   83032:	d90a      	bls.n	8304a <main+0x652>
								{
									//printf("decrment by 10....\n");
									DUTY=DUTY-10;
   83034:	4b1e      	ldr	r3, [pc, #120]	; (830b0 <main+0x6b8>)
   83036:	681b      	ldr	r3, [r3, #0]
   83038:	3b0a      	subs	r3, #10
   8303a:	4a1d      	ldr	r2, [pc, #116]	; (830b0 <main+0x6b8>)
   8303c:	6013      	str	r3, [r2, #0]
									PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   8303e:	4a1d      	ldr	r2, [pc, #116]	; (830b4 <main+0x6bc>)
   83040:	4b1b      	ldr	r3, [pc, #108]	; (830b0 <main+0x6b8>)
   83042:	681b      	ldr	r3, [r3, #0]
   83044:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   83048:	e02a      	b.n	830a0 <main+0x6a8>
								//	printf("DUTY=%d\n",DUTY);
								}
								else
								{
									//printf("decrment by 2....\n");
									DUTY=DUTY-2;
   8304a:	4b19      	ldr	r3, [pc, #100]	; (830b0 <main+0x6b8>)
   8304c:	681b      	ldr	r3, [r3, #0]
   8304e:	3b02      	subs	r3, #2
   83050:	4a17      	ldr	r2, [pc, #92]	; (830b0 <main+0x6b8>)
   83052:	6013      	str	r3, [r2, #0]
									PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   83054:	4a17      	ldr	r2, [pc, #92]	; (830b4 <main+0x6bc>)
   83056:	4b16      	ldr	r3, [pc, #88]	; (830b0 <main+0x6b8>)
   83058:	681b      	ldr	r3, [r3, #0]
   8305a:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   8305e:	e01f      	b.n	830a0 <main+0x6a8>
								
						}
							
						//fedbck_cnt2=fedbck_cnt1;
						
					else if (fedbck_cnt1 < fed_value)
   83060:	4b11      	ldr	r3, [pc, #68]	; (830a8 <main+0x6b0>)
   83062:	881b      	ldrh	r3, [r3, #0]
   83064:	461a      	mov	r2, r3
   83066:	4b11      	ldr	r3, [pc, #68]	; (830ac <main+0x6b4>)
   83068:	681b      	ldr	r3, [r3, #0]
   8306a:	429a      	cmp	r2, r3
   8306c:	d218      	bcs.n	830a0 <main+0x6a8>
					{
						
						if(fedbck_cnt1 < 20){
   8306e:	4b0e      	ldr	r3, [pc, #56]	; (830a8 <main+0x6b0>)
   83070:	881b      	ldrh	r3, [r3, #0]
   83072:	2b13      	cmp	r3, #19
   83074:	d80a      	bhi.n	8308c <main+0x694>
							
							DUTY=DUTY+200;
   83076:	4b0e      	ldr	r3, [pc, #56]	; (830b0 <main+0x6b8>)
   83078:	681b      	ldr	r3, [r3, #0]
   8307a:	33c8      	adds	r3, #200	; 0xc8
   8307c:	4a0c      	ldr	r2, [pc, #48]	; (830b0 <main+0x6b8>)
   8307e:	6013      	str	r3, [r2, #0]
							PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   83080:	4a0c      	ldr	r2, [pc, #48]	; (830b4 <main+0x6bc>)
   83082:	4b0b      	ldr	r3, [pc, #44]	; (830b0 <main+0x6b8>)
   83084:	681b      	ldr	r3, [r3, #0]
   83086:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
   8308a:	e009      	b.n	830a0 <main+0x6a8>
						}
						else{
						//	printf("less...\n");
							DUTY=DUTY+1;
   8308c:	4b08      	ldr	r3, [pc, #32]	; (830b0 <main+0x6b8>)
   8308e:	681b      	ldr	r3, [r3, #0]
   83090:	3301      	adds	r3, #1
   83092:	4a07      	ldr	r2, [pc, #28]	; (830b0 <main+0x6b8>)
   83094:	6013      	str	r3, [r2, #0]
							PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   83096:	4a07      	ldr	r2, [pc, #28]	; (830b4 <main+0x6bc>)
   83098:	4b05      	ldr	r3, [pc, #20]	; (830b0 <main+0x6b8>)
   8309a:	681b      	ldr	r3, [r3, #0]
   8309c:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
						//	printf("DUTY=%d\n",DUTY);
						}
					}
				}
				//fedbck_cnt1=0;
				flag_1=0;
   830a0:	4b05      	ldr	r3, [pc, #20]	; (830b8 <main+0x6c0>)
   830a2:	2200      	movs	r2, #0
   830a4:	701a      	strb	r2, [r3, #0]
		}
		
		
		
		
	}	
   830a6:	e561      	b.n	82b6c <main+0x174>
   830a8:	20070964 	.word	0x20070964
   830ac:	20070988 	.word	0x20070988
   830b0:	20070008 	.word	0x20070008
   830b4:	40094000 	.word	0x40094000
   830b8:	20070958 	.word	0x20070958

000830bc <start_bloodpump>:
}

void start_bloodpump()
{
   830bc:	b580      	push	{r7, lr}
   830be:	af00      	add	r7, sp, #0
	//startTimer1(TC0,0,TC0_IRQn,rc);
	//startTimer2(TC0,1,TC1_IRQn,ra);
	defaultspeed_bloodpump(rc);				// 10 rotation rc count is 231
	rampingspeed_bloodpump(ra);	*/
	
	PIOD->PIO_SODR = 0x00000008;				// setting of dac input that is 8
   830c0:	4b07      	ldr	r3, [pc, #28]	; (830e0 <start_bloodpump+0x24>)
   830c2:	2208      	movs	r2, #8
   830c4:	631a      	str	r2, [r3, #48]	; 0x30
	PIOD->PIO_CODR = 0x00000040;
   830c6:	4b06      	ldr	r3, [pc, #24]	; (830e0 <start_bloodpump+0x24>)
   830c8:	2240      	movs	r2, #64	; 0x40
   830ca:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_CODR = 0x00000200;
   830cc:	4b04      	ldr	r3, [pc, #16]	; (830e0 <start_bloodpump+0x24>)
   830ce:	f44f 7200 	mov.w	r2, #512	; 0x200
   830d2:	635a      	str	r2, [r3, #52]	; 0x34
	cpu2_sv_cntrl_activatepump(BLOODPUMP);		//35 rotation ra count will be 4179	
   830d4:	2001      	movs	r0, #1
   830d6:	4b03      	ldr	r3, [pc, #12]	; (830e4 <start_bloodpump+0x28>)
   830d8:	4798      	blx	r3
	
}
   830da:	bf00      	nop
   830dc:	bd80      	pop	{r7, pc}
   830de:	bf00      	nop
   830e0:	400e1400 	.word	0x400e1400
   830e4:	00081d4d 	.word	0x00081d4d

000830e8 <stop_bloodpump>:
void stop_bloodpump()
{
   830e8:	b580      	push	{r7, lr}
   830ea:	af00      	add	r7, sp, #0
	cpu2_sv_cntrl_deactivatepump(BLOODPUMP);
   830ec:	2001      	movs	r0, #1
   830ee:	4b05      	ldr	r3, [pc, #20]	; (83104 <stop_bloodpump+0x1c>)
   830f0:	4798      	blx	r3
	PIOD->PIO_CODR = 0x0000000F;
   830f2:	4b05      	ldr	r3, [pc, #20]	; (83108 <stop_bloodpump+0x20>)
   830f4:	220f      	movs	r2, #15
   830f6:	635a      	str	r2, [r3, #52]	; 0x34
	PIOD->PIO_SODR = 0x00000200;
   830f8:	4b03      	ldr	r3, [pc, #12]	; (83108 <stop_bloodpump+0x20>)
   830fa:	f44f 7200 	mov.w	r2, #512	; 0x200
   830fe:	631a      	str	r2, [r3, #48]	; 0x30
	/*PIOD->PIO_SODR = 0x00000200;
	PIOC->PIO_SODR = 0x00001000;
	cpu2_sv_cntrl_deactivatepump(BLOODPUMP);
	CPU2_S_STOP_TIMER(0);
	CPU2_S_STOP_TIMER(1);*/
}
   83100:	bf00      	nop
   83102:	bd80      	pop	{r7, pc}
   83104:	00081d6d 	.word	0x00081d6d
   83108:	400e1400 	.word	0x400e1400

0008310c <speedchange_bloodpump>:
void speedchange_bloodpump(uint32_t spd_change)
{
   8310c:	b590      	push	{r4, r7, lr}
   8310e:	b085      	sub	sp, #20
   83110:	af00      	add	r7, sp, #0
   83112:	6078      	str	r0, [r7, #4]
	int i;
	
	//printf("Before %d\n",spd_change);
	
	for(i=0;i<20;i++)
   83114:	2300      	movs	r3, #0
   83116:	60fb      	str	r3, [r7, #12]
   83118:	e096      	b.n	83248 <speedchange_bloodpump+0x13c>
	{
		if(spd_change == blood_array[i].ml)
   8311a:	4a56      	ldr	r2, [pc, #344]	; (83274 <speedchange_bloodpump+0x168>)
   8311c:	68fb      	ldr	r3, [r7, #12]
   8311e:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
   83122:	b29b      	uxth	r3, r3
   83124:	461a      	mov	r2, r3
   83126:	687b      	ldr	r3, [r7, #4]
   83128:	429a      	cmp	r2, r3
   8312a:	d113      	bne.n	83154 <speedchange_bloodpump+0x48>
		{
			printf("value matched\n");
   8312c:	4852      	ldr	r0, [pc, #328]	; (83278 <speedchange_bloodpump+0x16c>)
   8312e:	4b53      	ldr	r3, [pc, #332]	; (8327c <speedchange_bloodpump+0x170>)
   83130:	4798      	blx	r3
			DUTY=blood_array[i].duty_value;
   83132:	4a50      	ldr	r2, [pc, #320]	; (83274 <speedchange_bloodpump+0x168>)
   83134:	68fb      	ldr	r3, [r7, #12]
   83136:	00db      	lsls	r3, r3, #3
   83138:	4413      	add	r3, r2
   8313a:	885b      	ldrh	r3, [r3, #2]
   8313c:	b29b      	uxth	r3, r3
   8313e:	461a      	mov	r2, r3
   83140:	4b4f      	ldr	r3, [pc, #316]	; (83280 <speedchange_bloodpump+0x174>)
   83142:	601a      	str	r2, [r3, #0]
			fed_value=blood_array[i].fdbck;
   83144:	4a4b      	ldr	r2, [pc, #300]	; (83274 <speedchange_bloodpump+0x168>)
   83146:	68fb      	ldr	r3, [r7, #12]
   83148:	00db      	lsls	r3, r3, #3
   8314a:	4413      	add	r3, r2
   8314c:	685b      	ldr	r3, [r3, #4]
   8314e:	4a4d      	ldr	r2, [pc, #308]	; (83284 <speedchange_bloodpump+0x178>)
   83150:	6013      	str	r3, [r2, #0]
			//value=i;
			break;
   83152:	e07d      	b.n	83250 <speedchange_bloodpump+0x144>
		}
		else if((spd_change > blood_array[i].ml) && (spd_change < blood_array[i+1].ml))
   83154:	4a47      	ldr	r2, [pc, #284]	; (83274 <speedchange_bloodpump+0x168>)
   83156:	68fb      	ldr	r3, [r7, #12]
   83158:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
   8315c:	b29b      	uxth	r3, r3
   8315e:	461a      	mov	r2, r3
   83160:	687b      	ldr	r3, [r7, #4]
   83162:	429a      	cmp	r2, r3
   83164:	d26d      	bcs.n	83242 <speedchange_bloodpump+0x136>
   83166:	68fb      	ldr	r3, [r7, #12]
   83168:	3301      	adds	r3, #1
   8316a:	4a42      	ldr	r2, [pc, #264]	; (83274 <speedchange_bloodpump+0x168>)
   8316c:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
   83170:	b29b      	uxth	r3, r3
   83172:	461a      	mov	r2, r3
   83174:	687b      	ldr	r3, [r7, #4]
   83176:	429a      	cmp	r2, r3
   83178:	d963      	bls.n	83242 <speedchange_bloodpump+0x136>
		{
			printf("manipulation\n");
   8317a:	4843      	ldr	r0, [pc, #268]	; (83288 <speedchange_bloodpump+0x17c>)
   8317c:	4b3f      	ldr	r3, [pc, #252]	; (8327c <speedchange_bloodpump+0x170>)
   8317e:	4798      	blx	r3
			DUTY = blood_array[i].duty_value+((blood_array[i+1].duty_value-blood_array[i].duty_value)/(blood_array[i+1].ml-blood_array[i].ml))*(spd_change-blood_array[i].ml);
   83180:	4a3c      	ldr	r2, [pc, #240]	; (83274 <speedchange_bloodpump+0x168>)
   83182:	68fb      	ldr	r3, [r7, #12]
   83184:	00db      	lsls	r3, r3, #3
   83186:	4413      	add	r3, r2
   83188:	885b      	ldrh	r3, [r3, #2]
   8318a:	b29b      	uxth	r3, r3
   8318c:	4618      	mov	r0, r3
   8318e:	68fb      	ldr	r3, [r7, #12]
   83190:	3301      	adds	r3, #1
   83192:	4a38      	ldr	r2, [pc, #224]	; (83274 <speedchange_bloodpump+0x168>)
   83194:	00db      	lsls	r3, r3, #3
   83196:	4413      	add	r3, r2
   83198:	885b      	ldrh	r3, [r3, #2]
   8319a:	b29b      	uxth	r3, r3
   8319c:	4619      	mov	r1, r3
   8319e:	4a35      	ldr	r2, [pc, #212]	; (83274 <speedchange_bloodpump+0x168>)
   831a0:	68fb      	ldr	r3, [r7, #12]
   831a2:	00db      	lsls	r3, r3, #3
   831a4:	4413      	add	r3, r2
   831a6:	885b      	ldrh	r3, [r3, #2]
   831a8:	b29b      	uxth	r3, r3
   831aa:	1aca      	subs	r2, r1, r3
   831ac:	68fb      	ldr	r3, [r7, #12]
   831ae:	3301      	adds	r3, #1
   831b0:	4930      	ldr	r1, [pc, #192]	; (83274 <speedchange_bloodpump+0x168>)
   831b2:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
   831b6:	b29b      	uxth	r3, r3
   831b8:	461c      	mov	r4, r3
   831ba:	492e      	ldr	r1, [pc, #184]	; (83274 <speedchange_bloodpump+0x168>)
   831bc:	68fb      	ldr	r3, [r7, #12]
   831be:	f831 3033 	ldrh.w	r3, [r1, r3, lsl #3]
   831c2:	b29b      	uxth	r3, r3
   831c4:	1ae3      	subs	r3, r4, r3
   831c6:	fb92 f3f3 	sdiv	r3, r2, r3
   831ca:	4619      	mov	r1, r3
   831cc:	4a29      	ldr	r2, [pc, #164]	; (83274 <speedchange_bloodpump+0x168>)
   831ce:	68fb      	ldr	r3, [r7, #12]
   831d0:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
   831d4:	b29b      	uxth	r3, r3
   831d6:	461a      	mov	r2, r3
   831d8:	687b      	ldr	r3, [r7, #4]
   831da:	1a9b      	subs	r3, r3, r2
   831dc:	fb03 f301 	mul.w	r3, r3, r1
   831e0:	4403      	add	r3, r0
   831e2:	4a27      	ldr	r2, [pc, #156]	; (83280 <speedchange_bloodpump+0x174>)
   831e4:	6013      	str	r3, [r2, #0]
			//value=19;
			//fed_value = blood_array[i].fdbck+((blood_array[i+1].fdbck-blood_array[i].fdbck)/(blood_array[i+1].ml-blood_array[i].ml))*(spd_change-blood_array[i].ml);
			fed_value = ((spd_change-blood_array[i].ml)*(blood_array[i+1].fdbck-blood_array[i].fdbck)/(blood_array[i+1].ml-blood_array[i].ml))+blood_array[i].fdbck;
   831e6:	4a23      	ldr	r2, [pc, #140]	; (83274 <speedchange_bloodpump+0x168>)
   831e8:	68fb      	ldr	r3, [r7, #12]
   831ea:	f832 3033 	ldrh.w	r3, [r2, r3, lsl #3]
   831ee:	b29b      	uxth	r3, r3
   831f0:	461a      	mov	r2, r3
   831f2:	687b      	ldr	r3, [r7, #4]
   831f4:	1a9a      	subs	r2, r3, r2
   831f6:	68fb      	ldr	r3, [r7, #12]
   831f8:	3301      	adds	r3, #1
   831fa:	491e      	ldr	r1, [pc, #120]	; (83274 <speedchange_bloodpump+0x168>)
   831fc:	00db      	lsls	r3, r3, #3
   831fe:	440b      	add	r3, r1
   83200:	6859      	ldr	r1, [r3, #4]
   83202:	481c      	ldr	r0, [pc, #112]	; (83274 <speedchange_bloodpump+0x168>)
   83204:	68fb      	ldr	r3, [r7, #12]
   83206:	00db      	lsls	r3, r3, #3
   83208:	4403      	add	r3, r0
   8320a:	685b      	ldr	r3, [r3, #4]
   8320c:	1acb      	subs	r3, r1, r3
   8320e:	fb03 f302 	mul.w	r3, r3, r2
   83212:	68fa      	ldr	r2, [r7, #12]
   83214:	3201      	adds	r2, #1
   83216:	4917      	ldr	r1, [pc, #92]	; (83274 <speedchange_bloodpump+0x168>)
   83218:	f831 2032 	ldrh.w	r2, [r1, r2, lsl #3]
   8321c:	b292      	uxth	r2, r2
   8321e:	4610      	mov	r0, r2
   83220:	4914      	ldr	r1, [pc, #80]	; (83274 <speedchange_bloodpump+0x168>)
   83222:	68fa      	ldr	r2, [r7, #12]
   83224:	f831 2032 	ldrh.w	r2, [r1, r2, lsl #3]
   83228:	b292      	uxth	r2, r2
   8322a:	1a82      	subs	r2, r0, r2
   8322c:	fbb3 f2f2 	udiv	r2, r3, r2
   83230:	4910      	ldr	r1, [pc, #64]	; (83274 <speedchange_bloodpump+0x168>)
   83232:	68fb      	ldr	r3, [r7, #12]
   83234:	00db      	lsls	r3, r3, #3
   83236:	440b      	add	r3, r1
   83238:	685b      	ldr	r3, [r3, #4]
   8323a:	4413      	add	r3, r2
   8323c:	4a11      	ldr	r2, [pc, #68]	; (83284 <speedchange_bloodpump+0x178>)
   8323e:	6013      	str	r3, [r2, #0]
			//blood_array[value].fdbck=fed_value;
			//printf("After %d\n",fed_value);
			break;
   83240:	e006      	b.n	83250 <speedchange_bloodpump+0x144>
{
	int i;
	
	//printf("Before %d\n",spd_change);
	
	for(i=0;i<20;i++)
   83242:	68fb      	ldr	r3, [r7, #12]
   83244:	3301      	adds	r3, #1
   83246:	60fb      	str	r3, [r7, #12]
   83248:	68fb      	ldr	r3, [r7, #12]
   8324a:	2b13      	cmp	r3, #19
   8324c:	f77f af65 	ble.w	8311a <speedchange_bloodpump+0xe>
			//printf("After %d\n",fed_value);
			break;
		}
	}
	//spd_change=spd_change+200;
	printf("After %d\n",DUTY);
   83250:	4b0b      	ldr	r3, [pc, #44]	; (83280 <speedchange_bloodpump+0x174>)
   83252:	681b      	ldr	r3, [r3, #0]
   83254:	4619      	mov	r1, r3
   83256:	480d      	ldr	r0, [pc, #52]	; (8328c <speedchange_bloodpump+0x180>)
   83258:	4b08      	ldr	r3, [pc, #32]	; (8327c <speedchange_bloodpump+0x170>)
   8325a:	4798      	blx	r3
	
	PWM->PWM_CH_NUM[4].PWM_CDTYUPD = DUTY;
   8325c:	4a0c      	ldr	r2, [pc, #48]	; (83290 <speedchange_bloodpump+0x184>)
   8325e:	4b08      	ldr	r3, [pc, #32]	; (83280 <speedchange_bloodpump+0x174>)
   83260:	681b      	ldr	r3, [r3, #0]
   83262:	f8c2 3288 	str.w	r3, [r2, #648]	; 0x288
	flag_2=1;
   83266:	4b0b      	ldr	r3, [pc, #44]	; (83294 <speedchange_bloodpump+0x188>)
   83268:	2201      	movs	r2, #1
   8326a:	701a      	strb	r2, [r3, #0]
		ra = (84000000/(128*val))-1;
		//startTimer2(TC0,1,TC1_IRQn,ra);
		rampingspeed_bloodpump(ra);
	}*/
	
}
   8326c:	bf00      	nop
   8326e:	3714      	adds	r7, #20
   83270:	46bd      	mov	sp, r7
   83272:	bd90      	pop	{r4, r7, pc}
   83274:	2007000c 	.word	0x2007000c
   83278:	000876c0 	.word	0x000876c0
   8327c:	0008474d 	.word	0x0008474d
   83280:	20070008 	.word	0x20070008
   83284:	20070988 	.word	0x20070988
   83288:	000876d0 	.word	0x000876d0
   8328c:	000876e0 	.word	0x000876e0
   83290:	40094000 	.word	0x40094000
   83294:	20070981 	.word	0x20070981

00083298 <cpu2_sensorstatus>:
{
	CPU2_S_START_TIMER(2,rampingspeed);
}

void cpu2_sensorstatus(void)
{
   83298:	b580      	push	{r7, lr}
   8329a:	af00      	add	r7, sp, #0
	
	
	cpu2_sv_status_getsystemstatus(&sv_sys_statbuffer);
   8329c:	4818      	ldr	r0, [pc, #96]	; (83300 <cpu2_sensorstatus+0x68>)
   8329e:	4b19      	ldr	r3, [pc, #100]	; (83304 <cpu2_sensorstatus+0x6c>)
   832a0:	4798      	blx	r3
	
	sensor_status.abd=sv_sys_statbuffer.abdstatus;
   832a2:	4b17      	ldr	r3, [pc, #92]	; (83300 <cpu2_sensorstatus+0x68>)
   832a4:	889b      	ldrh	r3, [r3, #4]
   832a6:	b2da      	uxtb	r2, r3
   832a8:	4b17      	ldr	r3, [pc, #92]	; (83308 <cpu2_sensorstatus+0x70>)
   832aa:	701a      	strb	r2, [r3, #0]
	sensor_status.bd=sv_sys_statbuffer.bdstatus;
   832ac:	4b14      	ldr	r3, [pc, #80]	; (83300 <cpu2_sensorstatus+0x68>)
   832ae:	88db      	ldrh	r3, [r3, #6]
   832b0:	b2da      	uxtb	r2, r3
   832b2:	4b15      	ldr	r3, [pc, #84]	; (83308 <cpu2_sensorstatus+0x70>)
   832b4:	705a      	strb	r2, [r3, #1]
	sensor_status.bldpump_door=sv_sys_statbuffer.bp_door;
   832b6:	4b12      	ldr	r3, [pc, #72]	; (83300 <cpu2_sensorstatus+0x68>)
   832b8:	891b      	ldrh	r3, [r3, #8]
   832ba:	b2da      	uxtb	r2, r3
   832bc:	4b12      	ldr	r3, [pc, #72]	; (83308 <cpu2_sensorstatus+0x70>)
   832be:	709a      	strb	r2, [r3, #2]
	sensor_status.bldpump_sense=sv_sys_statbuffer.bp_sense;
   832c0:	4b0f      	ldr	r3, [pc, #60]	; (83300 <cpu2_sensorstatus+0x68>)
   832c2:	895b      	ldrh	r3, [r3, #10]
   832c4:	b2da      	uxtb	r2, r3
   832c6:	4b10      	ldr	r3, [pc, #64]	; (83308 <cpu2_sensorstatus+0x70>)
   832c8:	70da      	strb	r2, [r3, #3]
	sensor_status.clamp_fdbk=sv_sys_statbuffer.clamp_fdbk;
   832ca:	4b0d      	ldr	r3, [pc, #52]	; (83300 <cpu2_sensorstatus+0x68>)
   832cc:	899b      	ldrh	r3, [r3, #12]
   832ce:	b2da      	uxtb	r2, r3
   832d0:	4b0d      	ldr	r3, [pc, #52]	; (83308 <cpu2_sensorstatus+0x70>)
   832d2:	711a      	strb	r2, [r3, #4]
	sensor_status.clamp_door=sv_sys_statbuffer.clamp_door;
   832d4:	4b0a      	ldr	r3, [pc, #40]	; (83300 <cpu2_sensorstatus+0x68>)
   832d6:	89db      	ldrh	r3, [r3, #14]
   832d8:	b2da      	uxtb	r2, r3
   832da:	4b0b      	ldr	r3, [pc, #44]	; (83308 <cpu2_sensorstatus+0x70>)
   832dc:	715a      	strb	r2, [r3, #5]
	sensor_status.rdncy_irq=sv_sys_statbuffer.rudncy_irq;
   832de:	4b08      	ldr	r3, [pc, #32]	; (83300 <cpu2_sensorstatus+0x68>)
   832e0:	8a1b      	ldrh	r3, [r3, #16]
   832e2:	b2da      	uxtb	r2, r3
   832e4:	4b08      	ldr	r3, [pc, #32]	; (83308 <cpu2_sensorstatus+0x70>)
   832e6:	719a      	strb	r2, [r3, #6]
// 	sensor_status.cond1=sv_sys_statbuffer.cond1_status;
// 	sensor_status.cond2=sv_sys_statbuffer.cond2_status;
// 	sensor_status.temp=sv_sys_statbuffer.Tempstatus;
	sensor_status.apt=sv_sys_statbuffer.aptstatus;
   832e8:	4b05      	ldr	r3, [pc, #20]	; (83300 <cpu2_sensorstatus+0x68>)
   832ea:	881b      	ldrh	r3, [r3, #0]
   832ec:	461a      	mov	r2, r3
   832ee:	4b06      	ldr	r3, [pc, #24]	; (83308 <cpu2_sensorstatus+0x70>)
   832f0:	615a      	str	r2, [r3, #20]
	sensor_status.vpt=sv_sys_statbuffer.vptstatus;	
   832f2:	4b03      	ldr	r3, [pc, #12]	; (83300 <cpu2_sensorstatus+0x68>)
   832f4:	885b      	ldrh	r3, [r3, #2]
   832f6:	461a      	mov	r2, r3
   832f8:	4b03      	ldr	r3, [pc, #12]	; (83308 <cpu2_sensorstatus+0x70>)
   832fa:	619a      	str	r2, [r3, #24]
}
   832fc:	bf00      	nop
   832fe:	bd80      	pop	{r7, pc}
   83300:	20070eb0 	.word	0x20070eb0
   83304:	00081dcd 	.word	0x00081dcd
   83308:	20070ec8 	.word	0x20070ec8

0008330c <safety_measure_activate>:

void safety_measure_activate(void)
{
   8330c:	b580      	push	{r7, lr}
   8330e:	af00      	add	r7, sp, #0
	cpu2_sv_cntrl_activate_pin(CLAMP_PWR);
   83310:	2005      	movs	r0, #5
   83312:	4b04      	ldr	r3, [pc, #16]	; (83324 <safety_measure_activate+0x18>)
   83314:	4798      	blx	r3
	stop_bloodpump();
   83316:	4b04      	ldr	r3, [pc, #16]	; (83328 <safety_measure_activate+0x1c>)
   83318:	4798      	blx	r3
	cpu2_sv_cntrl_activate_pin(BYPS_PWR);
   8331a:	2006      	movs	r0, #6
   8331c:	4b01      	ldr	r3, [pc, #4]	; (83324 <safety_measure_activate+0x18>)
   8331e:	4798      	blx	r3
}
   83320:	bf00      	nop
   83322:	bd80      	pop	{r7, pc}
   83324:	00081d8d 	.word	0x00081d8d
   83328:	000830e9 	.word	0x000830e9

0008332c <safety_measure_deactivate>:
void safety_measure_deactivate(void)
{
   8332c:	b580      	push	{r7, lr}
   8332e:	af00      	add	r7, sp, #0
	cpu2_sv_cntrl_deactivate_pin(CLAMP_PWR);
   83330:	2005      	movs	r0, #5
   83332:	4b04      	ldr	r3, [pc, #16]	; (83344 <safety_measure_deactivate+0x18>)
   83334:	4798      	blx	r3
	start_bloodpump();
   83336:	4b04      	ldr	r3, [pc, #16]	; (83348 <safety_measure_deactivate+0x1c>)
   83338:	4798      	blx	r3
	cpu2_sv_cntrl_deactivate_pin(BYPS_PWR);
   8333a:	2006      	movs	r0, #6
   8333c:	4b01      	ldr	r3, [pc, #4]	; (83344 <safety_measure_deactivate+0x18>)
   8333e:	4798      	blx	r3
	//states_2= CPU2_BLOODPUMP;
}
   83340:	bf00      	nop
   83342:	bd80      	pop	{r7, pc}
   83344:	00081dad 	.word	0x00081dad
   83348:	000830bd 	.word	0x000830bd

0008334c <osc_enable>:
#define OSC_MAINCK_XTAL_HZ          BOARD_FREQ_MAINCK_XTAL          //!< External crystal oscillator.
#define OSC_MAINCK_BYPASS_HZ        BOARD_FREQ_MAINCK_BYPASS        //!< External bypass oscillator.
//@}

static inline void osc_enable(uint32_t ul_id)
{
   8334c:	b580      	push	{r7, lr}
   8334e:	b082      	sub	sp, #8
   83350:	af00      	add	r7, sp, #0
   83352:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   83354:	687b      	ldr	r3, [r7, #4]
   83356:	2b07      	cmp	r3, #7
   83358:	d831      	bhi.n	833be <osc_enable+0x72>
   8335a:	a201      	add	r2, pc, #4	; (adr r2, 83360 <osc_enable+0x14>)
   8335c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83360:	000833bd 	.word	0x000833bd
   83364:	00083381 	.word	0x00083381
   83368:	00083389 	.word	0x00083389
   8336c:	00083391 	.word	0x00083391
   83370:	00083399 	.word	0x00083399
   83374:	000833a1 	.word	0x000833a1
   83378:	000833a9 	.word	0x000833a9
   8337c:	000833b3 	.word	0x000833b3
	case OSC_SLCK_32K_RC:
		break;

	case OSC_SLCK_32K_XTAL:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_XTAL);
   83380:	2000      	movs	r0, #0
   83382:	4b11      	ldr	r3, [pc, #68]	; (833c8 <osc_enable+0x7c>)
   83384:	4798      	blx	r3
		break;
   83386:	e01a      	b.n	833be <osc_enable+0x72>

	case OSC_SLCK_32K_BYPASS:
		pmc_switch_sclk_to_32kxtal(PMC_OSC_BYPASS);
   83388:	2001      	movs	r0, #1
   8338a:	4b0f      	ldr	r3, [pc, #60]	; (833c8 <osc_enable+0x7c>)
   8338c:	4798      	blx	r3
		break;
   8338e:	e016      	b.n	833be <osc_enable+0x72>


	case OSC_MAINCK_4M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_4_MHz);
   83390:	2000      	movs	r0, #0
   83392:	4b0e      	ldr	r3, [pc, #56]	; (833cc <osc_enable+0x80>)
   83394:	4798      	blx	r3
		break;
   83396:	e012      	b.n	833be <osc_enable+0x72>

	case OSC_MAINCK_8M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_8_MHz);
   83398:	2010      	movs	r0, #16
   8339a:	4b0c      	ldr	r3, [pc, #48]	; (833cc <osc_enable+0x80>)
   8339c:	4798      	blx	r3
		break;
   8339e:	e00e      	b.n	833be <osc_enable+0x72>

	case OSC_MAINCK_12M_RC:
		pmc_switch_mainck_to_fastrc(CKGR_MOR_MOSCRCF_12_MHz);
   833a0:	2020      	movs	r0, #32
   833a2:	4b0a      	ldr	r3, [pc, #40]	; (833cc <osc_enable+0x80>)
   833a4:	4798      	blx	r3
		break;
   833a6:	e00a      	b.n	833be <osc_enable+0x72>


	case OSC_MAINCK_XTAL:
		pmc_switch_mainck_to_xtal(PMC_OSC_XTAL,
   833a8:	213e      	movs	r1, #62	; 0x3e
   833aa:	2000      	movs	r0, #0
   833ac:	4b08      	ldr	r3, [pc, #32]	; (833d0 <osc_enable+0x84>)
   833ae:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
   833b0:	e005      	b.n	833be <osc_enable+0x72>

	case OSC_MAINCK_BYPASS:
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
   833b2:	213e      	movs	r1, #62	; 0x3e
   833b4:	2001      	movs	r0, #1
   833b6:	4b06      	ldr	r3, [pc, #24]	; (833d0 <osc_enable+0x84>)
   833b8:	4798      	blx	r3
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
   833ba:	e000      	b.n	833be <osc_enable+0x72>

static inline void osc_enable(uint32_t ul_id)
{
	switch (ul_id) {
	case OSC_SLCK_32K_RC:
		break;
   833bc:	bf00      	nop
		pmc_switch_mainck_to_xtal(PMC_OSC_BYPASS,
			pmc_us_to_moscxtst(BOARD_OSC_STARTUP_US,
				OSC_SLCK_32K_RC_HZ));
		break;
	}
}
   833be:	bf00      	nop
   833c0:	3708      	adds	r7, #8
   833c2:	46bd      	mov	sp, r7
   833c4:	bd80      	pop	{r7, pc}
   833c6:	bf00      	nop
   833c8:	00083d21 	.word	0x00083d21
   833cc:	00083d8d 	.word	0x00083d8d
   833d0:	00083e2d 	.word	0x00083e2d

000833d4 <osc_is_ready>:
		break;
	}
}

static inline bool osc_is_ready(uint32_t ul_id)
{
   833d4:	b580      	push	{r7, lr}
   833d6:	b082      	sub	sp, #8
   833d8:	af00      	add	r7, sp, #0
   833da:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   833dc:	687b      	ldr	r3, [r7, #4]
   833de:	2b07      	cmp	r3, #7
   833e0:	d826      	bhi.n	83430 <osc_is_ready+0x5c>
   833e2:	a201      	add	r2, pc, #4	; (adr r2, 833e8 <osc_is_ready+0x14>)
   833e4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   833e8:	00083409 	.word	0x00083409
   833ec:	0008340d 	.word	0x0008340d
   833f0:	0008340d 	.word	0x0008340d
   833f4:	0008341f 	.word	0x0008341f
   833f8:	0008341f 	.word	0x0008341f
   833fc:	0008341f 	.word	0x0008341f
   83400:	0008341f 	.word	0x0008341f
   83404:	0008341f 	.word	0x0008341f
	case OSC_SLCK_32K_RC:
		return 1;
   83408:	2301      	movs	r3, #1
   8340a:	e012      	b.n	83432 <osc_is_ready+0x5e>

	case OSC_SLCK_32K_XTAL:
	case OSC_SLCK_32K_BYPASS:
		return pmc_osc_is_ready_32kxtal();
   8340c:	4b0b      	ldr	r3, [pc, #44]	; (8343c <osc_is_ready+0x68>)
   8340e:	4798      	blx	r3
   83410:	4603      	mov	r3, r0
   83412:	2b00      	cmp	r3, #0
   83414:	bf14      	ite	ne
   83416:	2301      	movne	r3, #1
   83418:	2300      	moveq	r3, #0
   8341a:	b2db      	uxtb	r3, r3
   8341c:	e009      	b.n	83432 <osc_is_ready+0x5e>
	case OSC_MAINCK_4M_RC:
	case OSC_MAINCK_8M_RC:
	case OSC_MAINCK_12M_RC:
	case OSC_MAINCK_XTAL:
	case OSC_MAINCK_BYPASS:
		return pmc_osc_is_ready_mainck();
   8341e:	4b08      	ldr	r3, [pc, #32]	; (83440 <osc_is_ready+0x6c>)
   83420:	4798      	blx	r3
   83422:	4603      	mov	r3, r0
   83424:	2b00      	cmp	r3, #0
   83426:	bf14      	ite	ne
   83428:	2301      	movne	r3, #1
   8342a:	2300      	moveq	r3, #0
   8342c:	b2db      	uxtb	r3, r3
   8342e:	e000      	b.n	83432 <osc_is_ready+0x5e>
	}

	return 0;
   83430:	2300      	movs	r3, #0
}
   83432:	4618      	mov	r0, r3
   83434:	3708      	adds	r7, #8
   83436:	46bd      	mov	sp, r7
   83438:	bd80      	pop	{r7, pc}
   8343a:	bf00      	nop
   8343c:	00083d59 	.word	0x00083d59
   83440:	00083ea5 	.word	0x00083ea5

00083444 <osc_get_rate>:

static inline uint32_t osc_get_rate(uint32_t ul_id)
{
   83444:	b480      	push	{r7}
   83446:	b083      	sub	sp, #12
   83448:	af00      	add	r7, sp, #0
   8344a:	6078      	str	r0, [r7, #4]
	switch (ul_id) {
   8344c:	687b      	ldr	r3, [r7, #4]
   8344e:	2b07      	cmp	r3, #7
   83450:	d825      	bhi.n	8349e <osc_get_rate+0x5a>
   83452:	a201      	add	r2, pc, #4	; (adr r2, 83458 <osc_get_rate+0x14>)
   83454:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   83458:	00083479 	.word	0x00083479
   8345c:	0008347f 	.word	0x0008347f
   83460:	00083485 	.word	0x00083485
   83464:	0008348b 	.word	0x0008348b
   83468:	0008348f 	.word	0x0008348f
   8346c:	00083493 	.word	0x00083493
   83470:	00083497 	.word	0x00083497
   83474:	0008349b 	.word	0x0008349b
	case OSC_SLCK_32K_RC:
		return OSC_SLCK_32K_RC_HZ;
   83478:	f44f 43fa 	mov.w	r3, #32000	; 0x7d00
   8347c:	e010      	b.n	834a0 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_SLCK_XTAL
	case OSC_SLCK_32K_XTAL:
		return BOARD_FREQ_SLCK_XTAL;
   8347e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83482:	e00d      	b.n	834a0 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_SLCK_BYPASS
	case OSC_SLCK_32K_BYPASS:
		return BOARD_FREQ_SLCK_BYPASS;
   83484:	f44f 4300 	mov.w	r3, #32768	; 0x8000
   83488:	e00a      	b.n	834a0 <osc_get_rate+0x5c>
#endif

	case OSC_MAINCK_4M_RC:
		return OSC_MAINCK_4M_RC_HZ;
   8348a:	4b08      	ldr	r3, [pc, #32]	; (834ac <osc_get_rate+0x68>)
   8348c:	e008      	b.n	834a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_8M_RC:
		return OSC_MAINCK_8M_RC_HZ;
   8348e:	4b08      	ldr	r3, [pc, #32]	; (834b0 <osc_get_rate+0x6c>)
   83490:	e006      	b.n	834a0 <osc_get_rate+0x5c>

	case OSC_MAINCK_12M_RC:
		return OSC_MAINCK_12M_RC_HZ;
   83492:	4b08      	ldr	r3, [pc, #32]	; (834b4 <osc_get_rate+0x70>)
   83494:	e004      	b.n	834a0 <osc_get_rate+0x5c>

#ifdef BOARD_FREQ_MAINCK_XTAL
	case OSC_MAINCK_XTAL:
		return BOARD_FREQ_MAINCK_XTAL;
   83496:	4b07      	ldr	r3, [pc, #28]	; (834b4 <osc_get_rate+0x70>)
   83498:	e002      	b.n	834a0 <osc_get_rate+0x5c>
#endif

#ifdef BOARD_FREQ_MAINCK_BYPASS
	case OSC_MAINCK_BYPASS:
		return BOARD_FREQ_MAINCK_BYPASS;
   8349a:	4b06      	ldr	r3, [pc, #24]	; (834b4 <osc_get_rate+0x70>)
   8349c:	e000      	b.n	834a0 <osc_get_rate+0x5c>
#endif
	}

	return 0;
   8349e:	2300      	movs	r3, #0
}
   834a0:	4618      	mov	r0, r3
   834a2:	370c      	adds	r7, #12
   834a4:	46bd      	mov	sp, r7
   834a6:	bc80      	pop	{r7}
   834a8:	4770      	bx	lr
   834aa:	bf00      	nop
   834ac:	003d0900 	.word	0x003d0900
   834b0:	007a1200 	.word	0x007a1200
   834b4:	00b71b00 	.word	0x00b71b00

000834b8 <osc_wait_ready>:
 * to become stable and ready to use as a clock source.
 *
 * \param id A number identifying the oscillator to wait for.
 */
static inline void osc_wait_ready(uint8_t id)
{
   834b8:	b580      	push	{r7, lr}
   834ba:	b082      	sub	sp, #8
   834bc:	af00      	add	r7, sp, #0
   834be:	4603      	mov	r3, r0
   834c0:	71fb      	strb	r3, [r7, #7]
	while (!osc_is_ready(id)) {
   834c2:	bf00      	nop
   834c4:	79fb      	ldrb	r3, [r7, #7]
   834c6:	4618      	mov	r0, r3
   834c8:	4b05      	ldr	r3, [pc, #20]	; (834e0 <osc_wait_ready+0x28>)
   834ca:	4798      	blx	r3
   834cc:	4603      	mov	r3, r0
   834ce:	f083 0301 	eor.w	r3, r3, #1
   834d2:	b2db      	uxtb	r3, r3
   834d4:	2b00      	cmp	r3, #0
   834d6:	d1f5      	bne.n	834c4 <osc_wait_ready+0xc>
		/* Do nothing */
	}
}
   834d8:	bf00      	nop
   834da:	3708      	adds	r7, #8
   834dc:	46bd      	mov	sp, r7
   834de:	bd80      	pop	{r7, pc}
   834e0:	000833d5 	.word	0x000833d5

000834e4 <pll_config_init>:
 * \note The SAM3X PLL hardware interprets mul as mul+1. For readability the hardware mul+1
 * is hidden in this implementation. Use mul as mul effective value.
 */
static inline void pll_config_init(struct pll_config *p_cfg,
		enum pll_source e_src, uint32_t ul_div, uint32_t ul_mul)
{
   834e4:	b580      	push	{r7, lr}
   834e6:	b086      	sub	sp, #24
   834e8:	af00      	add	r7, sp, #0
   834ea:	60f8      	str	r0, [r7, #12]
   834ec:	607a      	str	r2, [r7, #4]
   834ee:	603b      	str	r3, [r7, #0]
   834f0:	460b      	mov	r3, r1
   834f2:	72fb      	strb	r3, [r7, #11]
	uint32_t vco_hz;

	Assert(e_src < PLL_NR_SOURCES);

	if (ul_div == 0 && ul_mul == 0) { /* Must only be true for UTMI PLL */
   834f4:	687b      	ldr	r3, [r7, #4]
   834f6:	2b00      	cmp	r3, #0
   834f8:	d107      	bne.n	8350a <pll_config_init+0x26>
   834fa:	683b      	ldr	r3, [r7, #0]
   834fc:	2b00      	cmp	r3, #0
   834fe:	d104      	bne.n	8350a <pll_config_init+0x26>
		p_cfg->ctrl = CKGR_UCKR_UPLLCOUNT(PLL_COUNT);
   83500:	68fb      	ldr	r3, [r7, #12]
   83502:	f44f 0270 	mov.w	r2, #15728640	; 0xf00000
   83506:	601a      	str	r2, [r3, #0]
   83508:	e019      	b.n	8353e <pll_config_init+0x5a>
	} else { /* PLLA */
		/* Calculate internal VCO frequency */
		vco_hz = osc_get_rate(e_src) / ul_div;
   8350a:	7afb      	ldrb	r3, [r7, #11]
   8350c:	4618      	mov	r0, r3
   8350e:	4b0e      	ldr	r3, [pc, #56]	; (83548 <pll_config_init+0x64>)
   83510:	4798      	blx	r3
   83512:	4602      	mov	r2, r0
   83514:	687b      	ldr	r3, [r7, #4]
   83516:	fbb2 f3f3 	udiv	r3, r2, r3
   8351a:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_INPUT_MIN_HZ);
		Assert(vco_hz <= PLL_INPUT_MAX_HZ);

		vco_hz *= ul_mul;
   8351c:	697b      	ldr	r3, [r7, #20]
   8351e:	683a      	ldr	r2, [r7, #0]
   83520:	fb02 f303 	mul.w	r3, r2, r3
   83524:	617b      	str	r3, [r7, #20]
		Assert(vco_hz >= PLL_OUTPUT_MIN_HZ);
		Assert(vco_hz <= PLL_OUTPUT_MAX_HZ);

		/* PMC hardware will automatically make it mul+1 */
		p_cfg->ctrl = CKGR_PLLAR_MULA(ul_mul - 1) | CKGR_PLLAR_DIVA(ul_div) | CKGR_PLLAR_PLLACOUNT(PLL_COUNT);
   83526:	683b      	ldr	r3, [r7, #0]
   83528:	3b01      	subs	r3, #1
   8352a:	041a      	lsls	r2, r3, #16
   8352c:	4b07      	ldr	r3, [pc, #28]	; (8354c <pll_config_init+0x68>)
   8352e:	4013      	ands	r3, r2
   83530:	687a      	ldr	r2, [r7, #4]
   83532:	b2d2      	uxtb	r2, r2
   83534:	4313      	orrs	r3, r2
   83536:	f443 527c 	orr.w	r2, r3, #16128	; 0x3f00
   8353a:	68fb      	ldr	r3, [r7, #12]
   8353c:	601a      	str	r2, [r3, #0]
	}
}
   8353e:	bf00      	nop
   83540:	3718      	adds	r7, #24
   83542:	46bd      	mov	sp, r7
   83544:	bd80      	pop	{r7, pc}
   83546:	bf00      	nop
   83548:	00083445 	.word	0x00083445
   8354c:	07ff0000 	.word	0x07ff0000

00083550 <pll_enable>:
		PMC->CKGR_UCKR = p_cfg->ctrl;
	}
}

static inline void pll_enable(const struct pll_config *p_cfg, uint32_t ul_pll_id)
{
   83550:	b580      	push	{r7, lr}
   83552:	b082      	sub	sp, #8
   83554:	af00      	add	r7, sp, #0
   83556:	6078      	str	r0, [r7, #4]
   83558:	6039      	str	r1, [r7, #0]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   8355a:	683b      	ldr	r3, [r7, #0]
   8355c:	2b00      	cmp	r3, #0
   8355e:	d108      	bne.n	83572 <pll_enable+0x22>
		pmc_disable_pllack(); // Always stop PLL first!
   83560:	4b09      	ldr	r3, [pc, #36]	; (83588 <pll_enable+0x38>)
   83562:	4798      	blx	r3
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
   83564:	4a09      	ldr	r2, [pc, #36]	; (8358c <pll_enable+0x3c>)
   83566:	687b      	ldr	r3, [r7, #4]
   83568:	681b      	ldr	r3, [r3, #0]
   8356a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   8356e:	6293      	str	r3, [r2, #40]	; 0x28
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
	}
}
   83570:	e005      	b.n	8357e <pll_enable+0x2e>

	if (ul_pll_id == PLLA_ID) {
		pmc_disable_pllack(); // Always stop PLL first!
		PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | p_cfg->ctrl;
	} else {
		PMC->CKGR_UCKR = p_cfg->ctrl | CKGR_UCKR_UPLLEN;
   83572:	4a06      	ldr	r2, [pc, #24]	; (8358c <pll_enable+0x3c>)
   83574:	687b      	ldr	r3, [r7, #4]
   83576:	681b      	ldr	r3, [r3, #0]
   83578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   8357c:	61d3      	str	r3, [r2, #28]
	}
}
   8357e:	bf00      	nop
   83580:	3708      	adds	r7, #8
   83582:	46bd      	mov	sp, r7
   83584:	bd80      	pop	{r7, pc}
   83586:	bf00      	nop
   83588:	00083ebd 	.word	0x00083ebd
   8358c:	400e0600 	.word	0x400e0600

00083590 <pll_is_locked>:
		PMC->CKGR_UCKR &= ~CKGR_UCKR_UPLLEN;
	}
}

static inline uint32_t pll_is_locked(uint32_t ul_pll_id)
{
   83590:	b580      	push	{r7, lr}
   83592:	b082      	sub	sp, #8
   83594:	af00      	add	r7, sp, #0
   83596:	6078      	str	r0, [r7, #4]
	Assert(ul_pll_id < NR_PLLS);

	if (ul_pll_id == PLLA_ID) {
   83598:	687b      	ldr	r3, [r7, #4]
   8359a:	2b00      	cmp	r3, #0
   8359c:	d103      	bne.n	835a6 <pll_is_locked+0x16>
		return pmc_is_locked_pllack();
   8359e:	4b05      	ldr	r3, [pc, #20]	; (835b4 <pll_is_locked+0x24>)
   835a0:	4798      	blx	r3
   835a2:	4603      	mov	r3, r0
   835a4:	e002      	b.n	835ac <pll_is_locked+0x1c>
	} else {
		return pmc_is_locked_upll();
   835a6:	4b04      	ldr	r3, [pc, #16]	; (835b8 <pll_is_locked+0x28>)
   835a8:	4798      	blx	r3
   835aa:	4603      	mov	r3, r0
	}
}
   835ac:	4618      	mov	r0, r3
   835ae:	3708      	adds	r7, #8
   835b0:	46bd      	mov	sp, r7
   835b2:	bd80      	pop	{r7, pc}
   835b4:	00083ed5 	.word	0x00083ed5
   835b8:	00083eed 	.word	0x00083eed

000835bc <pll_enable_source>:

static inline void pll_enable_source(enum pll_source e_src)
{
   835bc:	b580      	push	{r7, lr}
   835be:	b082      	sub	sp, #8
   835c0:	af00      	add	r7, sp, #0
   835c2:	4603      	mov	r3, r0
   835c4:	71fb      	strb	r3, [r7, #7]
	switch (e_src) {
   835c6:	79fb      	ldrb	r3, [r7, #7]
   835c8:	3b03      	subs	r3, #3
   835ca:	2b04      	cmp	r3, #4
   835cc:	d808      	bhi.n	835e0 <pll_enable_source+0x24>
	case PLL_SRC_MAINCK_4M_RC:
	case PLL_SRC_MAINCK_8M_RC:
	case PLL_SRC_MAINCK_12M_RC:
	case PLL_SRC_MAINCK_XTAL:
	case PLL_SRC_MAINCK_BYPASS:
		osc_enable(e_src);
   835ce:	79fb      	ldrb	r3, [r7, #7]
   835d0:	4618      	mov	r0, r3
   835d2:	4b06      	ldr	r3, [pc, #24]	; (835ec <pll_enable_source+0x30>)
   835d4:	4798      	blx	r3
		osc_wait_ready(e_src);
   835d6:	79fb      	ldrb	r3, [r7, #7]
   835d8:	4618      	mov	r0, r3
   835da:	4b05      	ldr	r3, [pc, #20]	; (835f0 <pll_enable_source+0x34>)
   835dc:	4798      	blx	r3
		break;
   835de:	e000      	b.n	835e2 <pll_enable_source+0x26>

	default:
		Assert(false);
		break;
   835e0:	bf00      	nop
	}
}
   835e2:	bf00      	nop
   835e4:	3708      	adds	r7, #8
   835e6:	46bd      	mov	sp, r7
   835e8:	bd80      	pop	{r7, pc}
   835ea:	bf00      	nop
   835ec:	0008334d 	.word	0x0008334d
   835f0:	000834b9 	.word	0x000834b9

000835f4 <pll_wait_for_lock>:
 *
 * \retval STATUS_OK The PLL is now locked.
 * \retval ERR_TIMEOUT Timed out waiting for PLL to become locked.
 */
static inline int pll_wait_for_lock(unsigned int pll_id)
{
   835f4:	b580      	push	{r7, lr}
   835f6:	b082      	sub	sp, #8
   835f8:	af00      	add	r7, sp, #0
   835fa:	6078      	str	r0, [r7, #4]
	Assert(pll_id < NR_PLLS);

	while (!pll_is_locked(pll_id)) {
   835fc:	bf00      	nop
   835fe:	6878      	ldr	r0, [r7, #4]
   83600:	4b04      	ldr	r3, [pc, #16]	; (83614 <pll_wait_for_lock+0x20>)
   83602:	4798      	blx	r3
   83604:	4603      	mov	r3, r0
   83606:	2b00      	cmp	r3, #0
   83608:	d0f9      	beq.n	835fe <pll_wait_for_lock+0xa>
		/* Do nothing */
	}

	return 0;
   8360a:	2300      	movs	r3, #0
}
   8360c:	4618      	mov	r0, r3
   8360e:	3708      	adds	r7, #8
   83610:	46bd      	mov	sp, r7
   83612:	bd80      	pop	{r7, pc}
   83614:	00083591 	.word	0x00083591

00083618 <sysclk_get_main_hz>:
 */
#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
extern uint32_t sysclk_initialized;
#endif
static inline uint32_t sysclk_get_main_hz(void)
{
   83618:	b580      	push	{r7, lr}
   8361a:	af00      	add	r7, sp, #0
	} else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_MAINCK_BYPASS) {
		return OSC_MAINCK_BYPASS_HZ;
	}
#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		return pll_get_default_rate(0);
   8361c:	2006      	movs	r0, #6
   8361e:	4b04      	ldr	r3, [pc, #16]	; (83630 <sysclk_get_main_hz+0x18>)
   83620:	4798      	blx	r3
   83622:	4602      	mov	r2, r0
   83624:	4613      	mov	r3, r2
   83626:	00db      	lsls	r3, r3, #3
   83628:	1a9b      	subs	r3, r3, r2
   8362a:	005b      	lsls	r3, r3, #1
#endif
	else {
		/* unhandled_case(CONFIG_SYSCLK_SOURCE); */
		return 0;
	}
}
   8362c:	4618      	mov	r0, r3
   8362e:	bd80      	pop	{r7, pc}
   83630:	00083445 	.word	0x00083445

00083634 <sysclk_get_cpu_hz>:
 * clocks.
 *
 * \return Frequency of the CPU clock, in Hz.
 */
static inline uint32_t sysclk_get_cpu_hz(void)
{
   83634:	b580      	push	{r7, lr}
   83636:	af00      	add	r7, sp, #0
	/* CONFIG_SYSCLK_PRES is the register value for setting the expected */
	/* prescaler, not an immediate value. */
	return sysclk_get_main_hz() /
   83638:	4b02      	ldr	r3, [pc, #8]	; (83644 <sysclk_get_cpu_hz+0x10>)
   8363a:	4798      	blx	r3
   8363c:	4603      	mov	r3, r0
   8363e:	085b      	lsrs	r3, r3, #1
		((CONFIG_SYSCLK_PRES == SYSCLK_PRES_3) ? 3 :
			(1 << (CONFIG_SYSCLK_PRES >> PMC_MCKR_PRES_Pos)));
}
   83640:	4618      	mov	r0, r3
   83642:	bd80      	pop	{r7, pc}
   83644:	00083619 	.word	0x00083619

00083648 <sysclk_init>:
	pmc_disable_udpck();
}
#endif // CONFIG_USBCLK_SOURCE

void sysclk_init(void)
{
   83648:	b590      	push	{r4, r7, lr}
   8364a:	b083      	sub	sp, #12
   8364c:	af00      	add	r7, sp, #0
	struct pll_config pllcfg;

	/* Set a flash wait state depending on the new cpu frequency */
	system_init_flash(sysclk_get_cpu_hz());
   8364e:	4b10      	ldr	r3, [pc, #64]	; (83690 <sysclk_init+0x48>)
   83650:	4798      	blx	r3
   83652:	4603      	mov	r3, r0
   83654:	4618      	mov	r0, r3
   83656:	4b0f      	ldr	r3, [pc, #60]	; (83694 <sysclk_init+0x4c>)
   83658:	4798      	blx	r3
		pmc_switch_mck_to_mainck(CONFIG_SYSCLK_PRES);
	}

#ifdef CONFIG_PLL0_SOURCE
	else if (CONFIG_SYSCLK_SOURCE == SYSCLK_SRC_PLLACK) {
		pll_enable_source(CONFIG_PLL0_SOURCE);
   8365a:	2006      	movs	r0, #6
   8365c:	4b0e      	ldr	r3, [pc, #56]	; (83698 <sysclk_init+0x50>)
   8365e:	4798      	blx	r3
		pll_config_defaults(&pllcfg, 0);
   83660:	1d38      	adds	r0, r7, #4
   83662:	230e      	movs	r3, #14
   83664:	2201      	movs	r2, #1
   83666:	2106      	movs	r1, #6
   83668:	4c0c      	ldr	r4, [pc, #48]	; (8369c <sysclk_init+0x54>)
   8366a:	47a0      	blx	r4
		pll_enable(&pllcfg, 0);
   8366c:	1d3b      	adds	r3, r7, #4
   8366e:	2100      	movs	r1, #0
   83670:	4618      	mov	r0, r3
   83672:	4b0b      	ldr	r3, [pc, #44]	; (836a0 <sysclk_init+0x58>)
   83674:	4798      	blx	r3
		pll_wait_for_lock(0);
   83676:	2000      	movs	r0, #0
   83678:	4b0a      	ldr	r3, [pc, #40]	; (836a4 <sysclk_init+0x5c>)
   8367a:	4798      	blx	r3
		pmc_switch_mck_to_pllack(CONFIG_SYSCLK_PRES);
   8367c:	2010      	movs	r0, #16
   8367e:	4b0a      	ldr	r3, [pc, #40]	; (836a8 <sysclk_init+0x60>)
   83680:	4798      	blx	r3
		pll_wait_for_lock(1);
		pmc_switch_mck_to_upllck(CONFIG_SYSCLK_PRES);
	}

	/* Update the SystemFrequency variable */
	SystemCoreClockUpdate();
   83682:	4b0a      	ldr	r3, [pc, #40]	; (836ac <sysclk_init+0x64>)
   83684:	4798      	blx	r3

#if (defined CONFIG_SYSCLK_DEFAULT_RETURNS_SLOW_OSC)
	/* Signal that the internal frequencies are setup */
	sysclk_initialized = 1;
#endif
}
   83686:	bf00      	nop
   83688:	370c      	adds	r7, #12
   8368a:	46bd      	mov	sp, r7
   8368c:	bd90      	pop	{r4, r7, pc}
   8368e:	bf00      	nop
   83690:	00083635 	.word	0x00083635
   83694:	000841f1 	.word	0x000841f1
   83698:	000835bd 	.word	0x000835bd
   8369c:	000834e5 	.word	0x000834e5
   836a0:	00083551 	.word	0x00083551
   836a4:	000835f5 	.word	0x000835f5
   836a8:	00083ca1 	.word	0x00083ca1
   836ac:	0008406d 	.word	0x0008406d

000836b0 <sysclk_enable_peripheral_clock>:
 * \brief Enable a peripheral's clock.
 *
 * \param ul_id Id (number) of the peripheral clock.
 */
static inline void sysclk_enable_peripheral_clock(uint32_t ul_id)
{
   836b0:	b580      	push	{r7, lr}
   836b2:	b082      	sub	sp, #8
   836b4:	af00      	add	r7, sp, #0
   836b6:	6078      	str	r0, [r7, #4]
	pmc_enable_periph_clk(ul_id);
   836b8:	6878      	ldr	r0, [r7, #4]
   836ba:	4b03      	ldr	r3, [pc, #12]	; (836c8 <sysclk_enable_peripheral_clock+0x18>)
   836bc:	4798      	blx	r3
}
   836be:	bf00      	nop
   836c0:	3708      	adds	r7, #8
   836c2:	46bd      	mov	sp, r7
   836c4:	bd80      	pop	{r7, pc}
   836c6:	bf00      	nop
   836c8:	00083f05 	.word	0x00083f05

000836cc <ioport_init>:
 *
 * This function must be called before using any other functions in the IOPORT
 * service.
 */
static inline void ioport_init(void)
{
   836cc:	b580      	push	{r7, lr}
   836ce:	af00      	add	r7, sp, #0
}

__always_inline static void arch_ioport_init(void)
{
#ifdef ID_PIOA
	sysclk_enable_peripheral_clock(ID_PIOA);
   836d0:	200b      	movs	r0, #11
   836d2:	4b06      	ldr	r3, [pc, #24]	; (836ec <ioport_init+0x20>)
   836d4:	4798      	blx	r3
#endif
#ifdef ID_PIOB
	sysclk_enable_peripheral_clock(ID_PIOB);
   836d6:	200c      	movs	r0, #12
   836d8:	4b04      	ldr	r3, [pc, #16]	; (836ec <ioport_init+0x20>)
   836da:	4798      	blx	r3
#endif
#ifdef ID_PIOC
	sysclk_enable_peripheral_clock(ID_PIOC);
   836dc:	200d      	movs	r0, #13
   836de:	4b03      	ldr	r3, [pc, #12]	; (836ec <ioport_init+0x20>)
   836e0:	4798      	blx	r3
#endif
#ifdef ID_PIOD
	sysclk_enable_peripheral_clock(ID_PIOD);
   836e2:	200e      	movs	r0, #14
   836e4:	4b01      	ldr	r3, [pc, #4]	; (836ec <ioport_init+0x20>)
   836e6:	4798      	blx	r3
	arch_ioport_init();
}
   836e8:	bf00      	nop
   836ea:	bd80      	pop	{r7, pc}
   836ec:	000836b1 	.word	0x000836b1

000836f0 <board_init>:
#include "conf_board.h"
#include "gpio.h"
#include "ioport.h"

void board_init(void)
{
   836f0:	b580      	push	{r7, lr}
   836f2:	af00      	add	r7, sp, #0
#ifndef CONF_BOARD_KEEP_WATCHDOG_AT_INIT
	/* Disable the watchdog */
	WDT->WDT_MR = WDT_MR_WDDIS;
   836f4:	4b21      	ldr	r3, [pc, #132]	; (8377c <board_init+0x8c>)
   836f6:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   836fa:	605a      	str	r2, [r3, #4]

	/* GPIO has been deprecated, the old code just keeps it for compatibility.
	 * In new designs IOPORT is used instead.
	 * Here IOPORT must be initialized for others to use before setting up IO.
	 */
	ioport_init();
   836fc:	4b20      	ldr	r3, [pc, #128]	; (83780 <board_init+0x90>)
   836fe:	4798      	blx	r3
	/* Configure LED pins */
	gpio_configure_pin(LED0_GPIO, LED0_FLAGS);
   83700:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   83704:	203b      	movs	r0, #59	; 0x3b
   83706:	4b1f      	ldr	r3, [pc, #124]	; (83784 <board_init+0x94>)
   83708:	4798      	blx	r3
	gpio_configure_pin(LED1_GPIO, LED1_FLAGS);
   8370a:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   8370e:	2055      	movs	r0, #85	; 0x55
   83710:	4b1c      	ldr	r3, [pc, #112]	; (83784 <board_init+0x94>)
   83712:	4798      	blx	r3
	gpio_configure_pin(LED2_GPIO, LED2_FLAGS);
   83714:	f04f 5160 	mov.w	r1, #939524096	; 0x38000000
   83718:	2056      	movs	r0, #86	; 0x56
   8371a:	4b1a      	ldr	r3, [pc, #104]	; (83784 <board_init+0x94>)
   8371c:	4798      	blx	r3

	/* Configure Push Button pins */
	gpio_configure_pin(GPIO_PUSH_BUTTON_1, GPIO_PUSH_BUTTON_1_FLAGS);
   8371e:	491a      	ldr	r1, [pc, #104]	; (83788 <board_init+0x98>)
   83720:	2068      	movs	r0, #104	; 0x68
   83722:	4b18      	ldr	r3, [pc, #96]	; (83784 <board_init+0x94>)
   83724:	4798      	blx	r3
	gpio_configure_pin(GPIO_PUSH_BUTTON_2, GPIO_PUSH_BUTTON_2_FLAGS);
   83726:	4919      	ldr	r1, [pc, #100]	; (8378c <board_init+0x9c>)
   83728:	205c      	movs	r0, #92	; 0x5c
   8372a:	4b16      	ldr	r3, [pc, #88]	; (83784 <board_init+0x94>)
   8372c:	4798      	blx	r3

#ifdef CONF_BOARD_UART_CONSOLE
	/* Configure UART pins */
	gpio_configure_group(PINS_UART_PIO, PINS_UART, PINS_UART_FLAGS);
   8372e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
   83732:	f44f 7140 	mov.w	r1, #768	; 0x300
   83736:	4816      	ldr	r0, [pc, #88]	; (83790 <board_init+0xa0>)
   83738:	4b16      	ldr	r3, [pc, #88]	; (83794 <board_init+0xa4>)
   8373a:	4798      	blx	r3
	gpio_configure_pin(PIN_PWM_LED2_GPIO, PIN_PWM_LED2_FLAGS);
#endif

	/* Configure SPI0 pins */
#ifdef CONF_BOARD_SPI0
	gpio_configure_pin(SPI0_MISO_GPIO, SPI0_MISO_FLAGS);
   8373c:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83740:	2019      	movs	r0, #25
   83742:	4b10      	ldr	r3, [pc, #64]	; (83784 <board_init+0x94>)
   83744:	4798      	blx	r3
	gpio_configure_pin(SPI0_MOSI_GPIO, SPI0_MOSI_FLAGS);
   83746:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8374a:	201a      	movs	r0, #26
   8374c:	4b0d      	ldr	r3, [pc, #52]	; (83784 <board_init+0x94>)
   8374e:	4798      	blx	r3
	gpio_configure_pin(SPI0_SPCK_GPIO, SPI0_SPCK_FLAGS);
   83750:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83754:	201b      	movs	r0, #27
   83756:	4b0b      	ldr	r3, [pc, #44]	; (83784 <board_init+0x94>)
   83758:	4798      	blx	r3
	 * CONF_BOARD_SPI_NPCS_GPIO and
	 * CONF_BOARD_SPI_NPCS_FLAGS macros.
	 */

#   ifdef CONF_BOARD_SPI0_NPCS0
		gpio_configure_pin(SPI0_NPCS0_GPIO, SPI0_NPCS0_FLAGS);
   8375a:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   8375e:	201c      	movs	r0, #28
   83760:	4b08      	ldr	r3, [pc, #32]	; (83784 <board_init+0x94>)
   83762:	4798      	blx	r3
	gpio_configure_pin(PIN_USART0_TXD_IDX, PIN_USART0_TXD_FLAGS);
#endif

#ifdef CONF_BOARD_USB_PORT
	/* Configure USB_ID (UOTGID) pin */
	gpio_configure_pin(USB_ID_GPIO, USB_ID_FLAGS);
   83764:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83768:	202b      	movs	r0, #43	; 0x2b
   8376a:	4b06      	ldr	r3, [pc, #24]	; (83784 <board_init+0x94>)
   8376c:	4798      	blx	r3
	/* Configure USB_VBOF (UOTGVBOF) pin */
	gpio_configure_pin(USB_VBOF_GPIO, USB_VBOF_FLAGS);
   8376e:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83772:	202a      	movs	r0, #42	; 0x2a
   83774:	4b03      	ldr	r3, [pc, #12]	; (83784 <board_init+0x94>)
   83776:	4798      	blx	r3
	gpio_configure_pin(SPI0_MISO_GPIO, SPI0_MISO_FLAGS);
	gpio_configure_pin(SPI0_MOSI_GPIO, SPI0_MOSI_FLAGS);
	gpio_configure_pin(SPI0_SPCK_GPIO, SPI0_SPCK_FLAGS);
	gpio_configure_pin(SPI0_NPCS0_GPIO, SPI0_NPCS0_FLAGS);
#endif
}
   83778:	bf00      	nop
   8377a:	bd80      	pop	{r7, pc}
   8377c:	400e1a50 	.word	0x400e1a50
   83780:	000836cd 	.word	0x000836cd
   83784:	00083975 	.word	0x00083975
   83788:	28000079 	.word	0x28000079
   8378c:	28000001 	.word	0x28000001
   83790:	400e0e00 	.word	0x400e0e00
   83794:	00083ab1 	.word	0x00083ab1

00083798 <pio_pull_up>:
 * \param ul_pull_up_enable Indicates if the pin(s) internal pull-up shall be
 * configured.
 */
void pio_pull_up(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_pull_up_enable)
{
   83798:	b480      	push	{r7}
   8379a:	b085      	sub	sp, #20
   8379c:	af00      	add	r7, sp, #0
   8379e:	60f8      	str	r0, [r7, #12]
   837a0:	60b9      	str	r1, [r7, #8]
   837a2:	607a      	str	r2, [r7, #4]
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
   837a4:	687b      	ldr	r3, [r7, #4]
   837a6:	2b00      	cmp	r3, #0
   837a8:	d003      	beq.n	837b2 <pio_pull_up+0x1a>
		p_pio->PIO_PUER = ul_mask;
   837aa:	68fb      	ldr	r3, [r7, #12]
   837ac:	68ba      	ldr	r2, [r7, #8]
   837ae:	665a      	str	r2, [r3, #100]	; 0x64
	} else {
		p_pio->PIO_PUDR = ul_mask;
	}
}
   837b0:	e002      	b.n	837b8 <pio_pull_up+0x20>
{
	/* Enable the pull-up(s) if necessary */
	if (ul_pull_up_enable) {
		p_pio->PIO_PUER = ul_mask;
	} else {
		p_pio->PIO_PUDR = ul_mask;
   837b2:	68fb      	ldr	r3, [r7, #12]
   837b4:	68ba      	ldr	r2, [r7, #8]
   837b6:	661a      	str	r2, [r3, #96]	; 0x60
	}
}
   837b8:	bf00      	nop
   837ba:	3714      	adds	r7, #20
   837bc:	46bd      	mov	sp, r7
   837be:	bc80      	pop	{r7}
   837c0:	4770      	bx	lr
   837c2:	bf00      	nop

000837c4 <pio_set_peripheral>:
 * \param ul_type PIO type.
 * \param ul_mask Bitmask of one or more pin(s) to configure.
 */
void pio_set_peripheral(Pio *p_pio, const pio_type_t ul_type,
		const uint32_t ul_mask)
{
   837c4:	b480      	push	{r7}
   837c6:	b087      	sub	sp, #28
   837c8:	af00      	add	r7, sp, #0
   837ca:	60f8      	str	r0, [r7, #12]
   837cc:	60b9      	str	r1, [r7, #8]
   837ce:	607a      	str	r2, [r7, #4]
	uint32_t ul_sr;

	/* Disable interrupts on the pin(s) */
	p_pio->PIO_IDR = ul_mask;
   837d0:	68fb      	ldr	r3, [r7, #12]
   837d2:	687a      	ldr	r2, [r7, #4]
   837d4:	645a      	str	r2, [r3, #68]	; 0x44
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
	}
#elif (SAM3XA|| SAM3U)
	switch (ul_type) {
   837d6:	68bb      	ldr	r3, [r7, #8]
   837d8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   837dc:	d01f      	beq.n	8381e <pio_set_peripheral+0x5a>
   837de:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   837e2:	d805      	bhi.n	837f0 <pio_set_peripheral+0x2c>
   837e4:	2b00      	cmp	r3, #0
   837e6:	d027      	beq.n	83838 <pio_set_peripheral+0x74>
   837e8:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   837ec:	d00a      	beq.n	83804 <pio_set_peripheral+0x40>
   837ee:	e01f      	b.n	83830 <pio_set_peripheral+0x6c>
   837f0:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   837f4:	d020      	beq.n	83838 <pio_set_peripheral+0x74>
   837f6:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   837fa:	d01d      	beq.n	83838 <pio_set_peripheral+0x74>
   837fc:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   83800:	d01a      	beq.n	83838 <pio_set_peripheral+0x74>
   83802:	e015      	b.n	83830 <pio_set_peripheral+0x6c>
	case PIO_PERIPH_A:
		ul_sr = p_pio->PIO_ABSR;
   83804:	68fb      	ldr	r3, [r7, #12]
   83806:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   83808:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR &= (~ul_mask & ul_sr);
   8380a:	68fb      	ldr	r3, [r7, #12]
   8380c:	6f1a      	ldr	r2, [r3, #112]	; 0x70
   8380e:	687b      	ldr	r3, [r7, #4]
   83810:	43d9      	mvns	r1, r3
   83812:	697b      	ldr	r3, [r7, #20]
   83814:	400b      	ands	r3, r1
   83816:	401a      	ands	r2, r3
   83818:	68fb      	ldr	r3, [r7, #12]
   8381a:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   8381c:	e008      	b.n	83830 <pio_set_peripheral+0x6c>

	case PIO_PERIPH_B:
		ul_sr = p_pio->PIO_ABSR;
   8381e:	68fb      	ldr	r3, [r7, #12]
   83820:	6f1b      	ldr	r3, [r3, #112]	; 0x70
   83822:	617b      	str	r3, [r7, #20]
		p_pio->PIO_ABSR = (ul_mask | ul_sr);
   83824:	687a      	ldr	r2, [r7, #4]
   83826:	697b      	ldr	r3, [r7, #20]
   83828:	431a      	orrs	r2, r3
   8382a:	68fb      	ldr	r3, [r7, #12]
   8382c:	671a      	str	r2, [r3, #112]	; 0x70
		break;
   8382e:	bf00      	nop
#else
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
   83830:	68fb      	ldr	r3, [r7, #12]
   83832:	687a      	ldr	r2, [r7, #4]
   83834:	605a      	str	r2, [r3, #4]
   83836:	e000      	b.n	8383a <pio_set_peripheral+0x76>
		// other types are invalid in this function
	case PIO_INPUT:
	case PIO_OUTPUT_0:
	case PIO_OUTPUT_1:
	case PIO_NOT_A_PIN:
		return;
   83838:	bf00      	nop
#error "Unsupported device"
#endif

	/* Remove the pins from under the control of PIO */
	p_pio->PIO_PDR = ul_mask;
}
   8383a:	371c      	adds	r7, #28
   8383c:	46bd      	mov	sp, r7
   8383e:	bc80      	pop	{r7}
   83840:	4770      	bx	lr
   83842:	bf00      	nop

00083844 <pio_set_input>:
 * \param ul_mask Bitmask indicating which pin(s) to configure as input(s).
 * \param ul_attribute PIO attribute(s).
 */
void pio_set_input(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_attribute)
{
   83844:	b580      	push	{r7, lr}
   83846:	b084      	sub	sp, #16
   83848:	af00      	add	r7, sp, #0
   8384a:	60f8      	str	r0, [r7, #12]
   8384c:	60b9      	str	r1, [r7, #8]
   8384e:	607a      	str	r2, [r7, #4]
	pio_disable_interrupt(p_pio, ul_mask);
   83850:	68b9      	ldr	r1, [r7, #8]
   83852:	68f8      	ldr	r0, [r7, #12]
   83854:	4b19      	ldr	r3, [pc, #100]	; (838bc <pio_set_input+0x78>)
   83856:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_attribute & PIO_PULLUP);
   83858:	687b      	ldr	r3, [r7, #4]
   8385a:	f003 0301 	and.w	r3, r3, #1
   8385e:	461a      	mov	r2, r3
   83860:	68b9      	ldr	r1, [r7, #8]
   83862:	68f8      	ldr	r0, [r7, #12]
   83864:	4b16      	ldr	r3, [pc, #88]	; (838c0 <pio_set_input+0x7c>)
   83866:	4798      	blx	r3

	/* Enable Input Filter if necessary */
	if (ul_attribute & (PIO_DEGLITCH | PIO_DEBOUNCE)) {
   83868:	687b      	ldr	r3, [r7, #4]
   8386a:	f003 030a 	and.w	r3, r3, #10
   8386e:	2b00      	cmp	r3, #0
   83870:	d003      	beq.n	8387a <pio_set_input+0x36>
		p_pio->PIO_IFER = ul_mask;
   83872:	68fb      	ldr	r3, [r7, #12]
   83874:	68ba      	ldr	r2, [r7, #8]
   83876:	621a      	str	r2, [r3, #32]
   83878:	e002      	b.n	83880 <pio_set_input+0x3c>
	} else {
		p_pio->PIO_IFDR = ul_mask;
   8387a:	68fb      	ldr	r3, [r7, #12]
   8387c:	68ba      	ldr	r2, [r7, #8]
   8387e:	625a      	str	r2, [r3, #36]	; 0x24
			p_pio->PIO_IFSCER = ul_mask;
		}
	}
#elif (SAM3XA|| SAM3U)
	/* Enable de-glitch or de-bounce if necessary */
	if (ul_attribute & PIO_DEGLITCH) {
   83880:	687b      	ldr	r3, [r7, #4]
   83882:	f003 0302 	and.w	r3, r3, #2
   83886:	2b00      	cmp	r3, #0
   83888:	d004      	beq.n	83894 <pio_set_input+0x50>
		p_pio->PIO_SCIFSR = ul_mask;
   8388a:	68fb      	ldr	r3, [r7, #12]
   8388c:	68ba      	ldr	r2, [r7, #8]
   8388e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
   83892:	e008      	b.n	838a6 <pio_set_input+0x62>
	} else {
		if (ul_attribute & PIO_DEBOUNCE) {
   83894:	687b      	ldr	r3, [r7, #4]
   83896:	f003 0308 	and.w	r3, r3, #8
   8389a:	2b00      	cmp	r3, #0
   8389c:	d003      	beq.n	838a6 <pio_set_input+0x62>
			p_pio->PIO_SCIFSR = ul_mask;
   8389e:	68fb      	ldr	r3, [r7, #12]
   838a0:	68ba      	ldr	r2, [r7, #8]
   838a2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#else
#error "Unsupported device"
#endif

	/* Configure pin as input */
	p_pio->PIO_ODR = ul_mask;
   838a6:	68fb      	ldr	r3, [r7, #12]
   838a8:	68ba      	ldr	r2, [r7, #8]
   838aa:	615a      	str	r2, [r3, #20]
	p_pio->PIO_PER = ul_mask;
   838ac:	68fb      	ldr	r3, [r7, #12]
   838ae:	68ba      	ldr	r2, [r7, #8]
   838b0:	601a      	str	r2, [r3, #0]
}
   838b2:	bf00      	nop
   838b4:	3710      	adds	r7, #16
   838b6:	46bd      	mov	sp, r7
   838b8:	bd80      	pop	{r7, pc}
   838ba:	bf00      	nop
   838bc:	00083929 	.word	0x00083929
   838c0:	00083799 	.word	0x00083799

000838c4 <pio_set_output>:
 */
void pio_set_output(Pio *p_pio, const uint32_t ul_mask,
		const uint32_t ul_default_level,
		const uint32_t ul_multidrive_enable,
		const uint32_t ul_pull_up_enable)
{
   838c4:	b580      	push	{r7, lr}
   838c6:	b084      	sub	sp, #16
   838c8:	af00      	add	r7, sp, #0
   838ca:	60f8      	str	r0, [r7, #12]
   838cc:	60b9      	str	r1, [r7, #8]
   838ce:	607a      	str	r2, [r7, #4]
   838d0:	603b      	str	r3, [r7, #0]
	pio_disable_interrupt(p_pio, ul_mask);
   838d2:	68b9      	ldr	r1, [r7, #8]
   838d4:	68f8      	ldr	r0, [r7, #12]
   838d6:	4b12      	ldr	r3, [pc, #72]	; (83920 <pio_set_output+0x5c>)
   838d8:	4798      	blx	r3
	pio_pull_up(p_pio, ul_mask, ul_pull_up_enable);
   838da:	69ba      	ldr	r2, [r7, #24]
   838dc:	68b9      	ldr	r1, [r7, #8]
   838de:	68f8      	ldr	r0, [r7, #12]
   838e0:	4b10      	ldr	r3, [pc, #64]	; (83924 <pio_set_output+0x60>)
   838e2:	4798      	blx	r3

	/* Enable multi-drive if necessary */
	if (ul_multidrive_enable) {
   838e4:	683b      	ldr	r3, [r7, #0]
   838e6:	2b00      	cmp	r3, #0
   838e8:	d003      	beq.n	838f2 <pio_set_output+0x2e>
		p_pio->PIO_MDER = ul_mask;
   838ea:	68fb      	ldr	r3, [r7, #12]
   838ec:	68ba      	ldr	r2, [r7, #8]
   838ee:	651a      	str	r2, [r3, #80]	; 0x50
   838f0:	e002      	b.n	838f8 <pio_set_output+0x34>
	} else {
		p_pio->PIO_MDDR = ul_mask;
   838f2:	68fb      	ldr	r3, [r7, #12]
   838f4:	68ba      	ldr	r2, [r7, #8]
   838f6:	655a      	str	r2, [r3, #84]	; 0x54
	}

	/* Set default value */
	if (ul_default_level) {
   838f8:	687b      	ldr	r3, [r7, #4]
   838fa:	2b00      	cmp	r3, #0
   838fc:	d003      	beq.n	83906 <pio_set_output+0x42>
		p_pio->PIO_SODR = ul_mask;
   838fe:	68fb      	ldr	r3, [r7, #12]
   83900:	68ba      	ldr	r2, [r7, #8]
   83902:	631a      	str	r2, [r3, #48]	; 0x30
   83904:	e002      	b.n	8390c <pio_set_output+0x48>
	} else {
		p_pio->PIO_CODR = ul_mask;
   83906:	68fb      	ldr	r3, [r7, #12]
   83908:	68ba      	ldr	r2, [r7, #8]
   8390a:	635a      	str	r2, [r3, #52]	; 0x34
	}

	/* Configure pin(s) as output(s) */
	p_pio->PIO_OER = ul_mask;
   8390c:	68fb      	ldr	r3, [r7, #12]
   8390e:	68ba      	ldr	r2, [r7, #8]
   83910:	611a      	str	r2, [r3, #16]
	p_pio->PIO_PER = ul_mask;
   83912:	68fb      	ldr	r3, [r7, #12]
   83914:	68ba      	ldr	r2, [r7, #8]
   83916:	601a      	str	r2, [r3, #0]
}
   83918:	bf00      	nop
   8391a:	3710      	adds	r7, #16
   8391c:	46bd      	mov	sp, r7
   8391e:	bd80      	pop	{r7, pc}
   83920:	00083929 	.word	0x00083929
   83924:	00083799 	.word	0x00083799

00083928 <pio_disable_interrupt>:
 *
 * \param p_pio Pointer to a PIO instance.
 * \param ul_mask Interrupt sources bit map.
 */
void pio_disable_interrupt(Pio *p_pio, const uint32_t ul_mask)
{
   83928:	b480      	push	{r7}
   8392a:	b083      	sub	sp, #12
   8392c:	af00      	add	r7, sp, #0
   8392e:	6078      	str	r0, [r7, #4]
   83930:	6039      	str	r1, [r7, #0]
	p_pio->PIO_IDR = ul_mask;
   83932:	687b      	ldr	r3, [r7, #4]
   83934:	683a      	ldr	r2, [r7, #0]
   83936:	645a      	str	r2, [r3, #68]	; 0x44
}
   83938:	bf00      	nop
   8393a:	370c      	adds	r7, #12
   8393c:	46bd      	mov	sp, r7
   8393e:	bc80      	pop	{r7}
   83940:	4770      	bx	lr
   83942:	bf00      	nop

00083944 <pio_get_interrupt_status>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt status mask value.
 */
uint32_t pio_get_interrupt_status(const Pio *p_pio)
{
   83944:	b480      	push	{r7}
   83946:	b083      	sub	sp, #12
   83948:	af00      	add	r7, sp, #0
   8394a:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_ISR;
   8394c:	687b      	ldr	r3, [r7, #4]
   8394e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
   83950:	4618      	mov	r0, r3
   83952:	370c      	adds	r7, #12
   83954:	46bd      	mov	sp, r7
   83956:	bc80      	pop	{r7}
   83958:	4770      	bx	lr
   8395a:	bf00      	nop

0008395c <pio_get_interrupt_mask>:
 * \param p_pio Pointer to a PIO instance.
 *
 * \return The interrupt mask value.
 */
uint32_t pio_get_interrupt_mask(const Pio *p_pio)
{
   8395c:	b480      	push	{r7}
   8395e:	b083      	sub	sp, #12
   83960:	af00      	add	r7, sp, #0
   83962:	6078      	str	r0, [r7, #4]
	return p_pio->PIO_IMR;
   83964:	687b      	ldr	r3, [r7, #4]
   83966:	6c9b      	ldr	r3, [r3, #72]	; 0x48
}
   83968:	4618      	mov	r0, r3
   8396a:	370c      	adds	r7, #12
   8396c:	46bd      	mov	sp, r7
   8396e:	bc80      	pop	{r7}
   83970:	4770      	bx	lr
   83972:	bf00      	nop

00083974 <pio_configure_pin>:
 * \param ul_flags Pins attributes.
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin(uint32_t ul_pin, const uint32_t ul_flags)
{
   83974:	b590      	push	{r4, r7, lr}
   83976:	b087      	sub	sp, #28
   83978:	af02      	add	r7, sp, #8
   8397a:	6078      	str	r0, [r7, #4]
   8397c:	6039      	str	r1, [r7, #0]
	Pio *p_pio = (Pio *)((uint32_t)PIOA + (PIO_DELTA * (ul_pin >> 5)));
   8397e:	687b      	ldr	r3, [r7, #4]
   83980:	095b      	lsrs	r3, r3, #5
   83982:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
   83986:	f203 7307 	addw	r3, r3, #1799	; 0x707
   8398a:	025b      	lsls	r3, r3, #9
   8398c:	60fb      	str	r3, [r7, #12]

	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   8398e:	683b      	ldr	r3, [r7, #0]
   83990:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   83994:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   83998:	d046      	beq.n	83a28 <pio_configure_pin+0xb4>
   8399a:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   8399e:	d806      	bhi.n	839ae <pio_configure_pin+0x3a>
   839a0:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   839a4:	d00a      	beq.n	839bc <pio_configure_pin+0x48>
   839a6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   839aa:	d022      	beq.n	839f2 <pio_configure_pin+0x7e>
   839ac:	e070      	b.n	83a90 <pio_configure_pin+0x11c>
   839ae:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   839b2:	d045      	beq.n	83a40 <pio_configure_pin+0xcc>
   839b4:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   839b8:	d042      	beq.n	83a40 <pio_configure_pin+0xcc>
   839ba:	e069      	b.n	83a90 <pio_configure_pin+0x11c>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, (1 << (ul_pin & 0x1F)));
   839bc:	687b      	ldr	r3, [r7, #4]
   839be:	f003 031f 	and.w	r3, r3, #31
   839c2:	2201      	movs	r2, #1
   839c4:	fa02 f303 	lsl.w	r3, r2, r3
   839c8:	461a      	mov	r2, r3
   839ca:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   839ce:	68f8      	ldr	r0, [r7, #12]
   839d0:	4b33      	ldr	r3, [pc, #204]	; (83aa0 <pio_configure_pin+0x12c>)
   839d2:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   839d4:	687b      	ldr	r3, [r7, #4]
   839d6:	f003 031f 	and.w	r3, r3, #31
   839da:	2201      	movs	r2, #1
   839dc:	fa02 f303 	lsl.w	r3, r2, r3
   839e0:	4619      	mov	r1, r3
   839e2:	683b      	ldr	r3, [r7, #0]
   839e4:	f003 0301 	and.w	r3, r3, #1
   839e8:	461a      	mov	r2, r3
   839ea:	68f8      	ldr	r0, [r7, #12]
   839ec:	4b2d      	ldr	r3, [pc, #180]	; (83aa4 <pio_configure_pin+0x130>)
   839ee:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   839f0:	e050      	b.n	83a94 <pio_configure_pin+0x120>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, (1 << (ul_pin & 0x1F)));
   839f2:	687b      	ldr	r3, [r7, #4]
   839f4:	f003 031f 	and.w	r3, r3, #31
   839f8:	2201      	movs	r2, #1
   839fa:	fa02 f303 	lsl.w	r3, r2, r3
   839fe:	461a      	mov	r2, r3
   83a00:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83a04:	68f8      	ldr	r0, [r7, #12]
   83a06:	4b26      	ldr	r3, [pc, #152]	; (83aa0 <pio_configure_pin+0x12c>)
   83a08:	4798      	blx	r3
		pio_pull_up(p_pio, (1 << (ul_pin & 0x1F)),
   83a0a:	687b      	ldr	r3, [r7, #4]
   83a0c:	f003 031f 	and.w	r3, r3, #31
   83a10:	2201      	movs	r2, #1
   83a12:	fa02 f303 	lsl.w	r3, r2, r3
   83a16:	4619      	mov	r1, r3
   83a18:	683b      	ldr	r3, [r7, #0]
   83a1a:	f003 0301 	and.w	r3, r3, #1
   83a1e:	461a      	mov	r2, r3
   83a20:	68f8      	ldr	r0, [r7, #12]
   83a22:	4b20      	ldr	r3, [pc, #128]	; (83aa4 <pio_configure_pin+0x130>)
   83a24:	4798      	blx	r3
				(ul_flags & PIO_PULLUP));
		break;
   83a26:	e035      	b.n	83a94 <pio_configure_pin+0x120>
				(ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
   83a28:	687b      	ldr	r3, [r7, #4]
   83a2a:	f003 031f 	and.w	r3, r3, #31
   83a2e:	2201      	movs	r2, #1
   83a30:	fa02 f303 	lsl.w	r3, r2, r3
   83a34:	683a      	ldr	r2, [r7, #0]
   83a36:	4619      	mov	r1, r3
   83a38:	68f8      	ldr	r0, [r7, #12]
   83a3a:	4b1b      	ldr	r3, [pc, #108]	; (83aa8 <pio_configure_pin+0x134>)
   83a3c:	4798      	blx	r3
		break;
   83a3e:	e029      	b.n	83a94 <pio_configure_pin+0x120>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83a40:	687b      	ldr	r3, [r7, #4]
   83a42:	f003 031f 	and.w	r3, r3, #31
   83a46:	2201      	movs	r2, #1
   83a48:	fa02 f303 	lsl.w	r3, r2, r3
   83a4c:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   83a4e:	683b      	ldr	r3, [r7, #0]
   83a50:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83a54:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   83a58:	bf0c      	ite	eq
   83a5a:	2301      	moveq	r3, #1
   83a5c:	2300      	movne	r3, #0
   83a5e:	b2db      	uxtb	r3, r3
   83a60:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   83a62:	683b      	ldr	r3, [r7, #0]
   83a64:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83a68:	2b00      	cmp	r3, #0
   83a6a:	bf14      	ite	ne
   83a6c:	2301      	movne	r3, #1
   83a6e:	2300      	moveq	r3, #0
   83a70:	b2db      	uxtb	r3, r3
   83a72:	4618      	mov	r0, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   83a74:	683b      	ldr	r3, [r7, #0]
   83a76:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, (1 << (ul_pin & 0x1F)), ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, (1 << (ul_pin & 0x1F)),
   83a7a:	2b00      	cmp	r3, #0
   83a7c:	bf14      	ite	ne
   83a7e:	2301      	movne	r3, #1
   83a80:	2300      	moveq	r3, #0
   83a82:	b2db      	uxtb	r3, r3
   83a84:	9300      	str	r3, [sp, #0]
   83a86:	4603      	mov	r3, r0
   83a88:	68f8      	ldr	r0, [r7, #12]
   83a8a:	4c08      	ldr	r4, [pc, #32]	; (83aac <pio_configure_pin+0x138>)
   83a8c:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   83a8e:	e001      	b.n	83a94 <pio_configure_pin+0x120>

	default:
		return 0;
   83a90:	2300      	movs	r3, #0
   83a92:	e000      	b.n	83a96 <pio_configure_pin+0x122>
	}

	return 1;
   83a94:	2301      	movs	r3, #1
}
   83a96:	4618      	mov	r0, r3
   83a98:	3714      	adds	r7, #20
   83a9a:	46bd      	mov	sp, r7
   83a9c:	bd90      	pop	{r4, r7, pc}
   83a9e:	bf00      	nop
   83aa0:	000837c5 	.word	0x000837c5
   83aa4:	00083799 	.word	0x00083799
   83aa8:	00083845 	.word	0x00083845
   83aac:	000838c5 	.word	0x000838c5

00083ab0 <pio_configure_pin_group>:
 *
 * \return Whether the pin(s) have been configured properly.
 */
uint32_t pio_configure_pin_group(Pio *p_pio,
		uint32_t ul_mask, const uint32_t ul_flags)
{
   83ab0:	b590      	push	{r4, r7, lr}
   83ab2:	b087      	sub	sp, #28
   83ab4:	af02      	add	r7, sp, #8
   83ab6:	60f8      	str	r0, [r7, #12]
   83ab8:	60b9      	str	r1, [r7, #8]
   83aba:	607a      	str	r2, [r7, #4]
	/* Configure pins */
	switch (ul_flags & PIO_TYPE_Msk) {
   83abc:	687b      	ldr	r3, [r7, #4]
   83abe:	f003 43f0 	and.w	r3, r3, #2013265920	; 0x78000000
   83ac2:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   83ac6:	d02e      	beq.n	83b26 <pio_configure_pin_group+0x76>
   83ac8:	f1b3 5f20 	cmp.w	r3, #671088640	; 0x28000000
   83acc:	d806      	bhi.n	83adc <pio_configure_pin_group+0x2c>
   83ace:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
   83ad2:	d00a      	beq.n	83aea <pio_configure_pin_group+0x3a>
   83ad4:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
   83ad8:	d016      	beq.n	83b08 <pio_configure_pin_group+0x58>
   83ada:	e04c      	b.n	83b76 <pio_configure_pin_group+0xc6>
   83adc:	f1b3 5f40 	cmp.w	r3, #805306368	; 0x30000000
   83ae0:	d027      	beq.n	83b32 <pio_configure_pin_group+0x82>
   83ae2:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   83ae6:	d024      	beq.n	83b32 <pio_configure_pin_group+0x82>
   83ae8:	e045      	b.n	83b76 <pio_configure_pin_group+0xc6>
	case PIO_TYPE_PIO_PERIPH_A:
		pio_set_peripheral(p_pio, PIO_PERIPH_A, ul_mask);
   83aea:	68ba      	ldr	r2, [r7, #8]
   83aec:	f04f 6100 	mov.w	r1, #134217728	; 0x8000000
   83af0:	68f8      	ldr	r0, [r7, #12]
   83af2:	4b24      	ldr	r3, [pc, #144]	; (83b84 <pio_configure_pin_group+0xd4>)
   83af4:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   83af6:	687b      	ldr	r3, [r7, #4]
   83af8:	f003 0301 	and.w	r3, r3, #1
   83afc:	461a      	mov	r2, r3
   83afe:	68b9      	ldr	r1, [r7, #8]
   83b00:	68f8      	ldr	r0, [r7, #12]
   83b02:	4b21      	ldr	r3, [pc, #132]	; (83b88 <pio_configure_pin_group+0xd8>)
   83b04:	4798      	blx	r3
		break;
   83b06:	e038      	b.n	83b7a <pio_configure_pin_group+0xca>
	case PIO_TYPE_PIO_PERIPH_B:
		pio_set_peripheral(p_pio, PIO_PERIPH_B, ul_mask);
   83b08:	68ba      	ldr	r2, [r7, #8]
   83b0a:	f04f 5180 	mov.w	r1, #268435456	; 0x10000000
   83b0e:	68f8      	ldr	r0, [r7, #12]
   83b10:	4b1c      	ldr	r3, [pc, #112]	; (83b84 <pio_configure_pin_group+0xd4>)
   83b12:	4798      	blx	r3
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
   83b14:	687b      	ldr	r3, [r7, #4]
   83b16:	f003 0301 	and.w	r3, r3, #1
   83b1a:	461a      	mov	r2, r3
   83b1c:	68b9      	ldr	r1, [r7, #8]
   83b1e:	68f8      	ldr	r0, [r7, #12]
   83b20:	4b19      	ldr	r3, [pc, #100]	; (83b88 <pio_configure_pin_group+0xd8>)
   83b22:	4798      	blx	r3
		break;
   83b24:	e029      	b.n	83b7a <pio_configure_pin_group+0xca>
		pio_pull_up(p_pio, ul_mask, (ul_flags & PIO_PULLUP));
		break;
#endif

	case PIO_TYPE_PIO_INPUT:
		pio_set_input(p_pio, ul_mask, ul_flags);
   83b26:	687a      	ldr	r2, [r7, #4]
   83b28:	68b9      	ldr	r1, [r7, #8]
   83b2a:	68f8      	ldr	r0, [r7, #12]
   83b2c:	4b17      	ldr	r3, [pc, #92]	; (83b8c <pio_configure_pin_group+0xdc>)
   83b2e:	4798      	blx	r3
		break;
   83b30:	e023      	b.n	83b7a <pio_configure_pin_group+0xca>

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
   83b32:	687b      	ldr	r3, [r7, #4]
   83b34:	f003 5360 	and.w	r3, r3, #939524096	; 0x38000000
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   83b38:	f1b3 5f60 	cmp.w	r3, #939524096	; 0x38000000
   83b3c:	bf0c      	ite	eq
   83b3e:	2301      	moveq	r3, #1
   83b40:	2300      	movne	r3, #0
   83b42:	b2db      	uxtb	r3, r3
   83b44:	461a      	mov	r2, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
   83b46:	687b      	ldr	r3, [r7, #4]
   83b48:	f003 0304 	and.w	r3, r3, #4
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   83b4c:	2b00      	cmp	r3, #0
   83b4e:	bf14      	ite	ne
   83b50:	2301      	movne	r3, #1
   83b52:	2300      	moveq	r3, #0
   83b54:	b2db      	uxtb	r3, r3
   83b56:	4619      	mov	r1, r3
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
   83b58:	687b      	ldr	r3, [r7, #4]
   83b5a:	f003 0301 	and.w	r3, r3, #1
		pio_set_input(p_pio, ul_mask, ul_flags);
		break;

	case PIO_TYPE_PIO_OUTPUT_0:
	case PIO_TYPE_PIO_OUTPUT_1:
		pio_set_output(p_pio, ul_mask,
   83b5e:	2b00      	cmp	r3, #0
   83b60:	bf14      	ite	ne
   83b62:	2301      	movne	r3, #1
   83b64:	2300      	moveq	r3, #0
   83b66:	b2db      	uxtb	r3, r3
   83b68:	9300      	str	r3, [sp, #0]
   83b6a:	460b      	mov	r3, r1
   83b6c:	68b9      	ldr	r1, [r7, #8]
   83b6e:	68f8      	ldr	r0, [r7, #12]
   83b70:	4c07      	ldr	r4, [pc, #28]	; (83b90 <pio_configure_pin_group+0xe0>)
   83b72:	47a0      	blx	r4
				((ul_flags & PIO_TYPE_PIO_OUTPUT_1)
				== PIO_TYPE_PIO_OUTPUT_1) ? 1 : 0,
				(ul_flags & PIO_OPENDRAIN) ? 1 : 0,
				(ul_flags & PIO_PULLUP) ? 1 : 0);
		break;
   83b74:	e001      	b.n	83b7a <pio_configure_pin_group+0xca>

	default:
		return 0;
   83b76:	2300      	movs	r3, #0
   83b78:	e000      	b.n	83b7c <pio_configure_pin_group+0xcc>
	}

	return 1;
   83b7a:	2301      	movs	r3, #1
}
   83b7c:	4618      	mov	r0, r3
   83b7e:	3714      	adds	r7, #20
   83b80:	46bd      	mov	sp, r7
   83b82:	bd90      	pop	{r4, r7, pc}
   83b84:	000837c5 	.word	0x000837c5
   83b88:	00083799 	.word	0x00083799
   83b8c:	00083845 	.word	0x00083845
   83b90:	000838c5 	.word	0x000838c5

00083b94 <pio_handler_process>:
 *
 * \param p_pio PIO controller base address.
 * \param ul_id PIO controller ID.
 */
void pio_handler_process(Pio *p_pio, uint32_t ul_id)
{
   83b94:	b580      	push	{r7, lr}
   83b96:	b084      	sub	sp, #16
   83b98:	af00      	add	r7, sp, #0
   83b9a:	6078      	str	r0, [r7, #4]
   83b9c:	6039      	str	r1, [r7, #0]
	uint32_t status;
	uint32_t i;

	/* Read PIO controller status */
	status = pio_get_interrupt_status(p_pio);
   83b9e:	6878      	ldr	r0, [r7, #4]
   83ba0:	4b24      	ldr	r3, [pc, #144]	; (83c34 <pio_handler_process+0xa0>)
   83ba2:	4798      	blx	r3
   83ba4:	60f8      	str	r0, [r7, #12]
	status &= pio_get_interrupt_mask(p_pio);
   83ba6:	6878      	ldr	r0, [r7, #4]
   83ba8:	4b23      	ldr	r3, [pc, #140]	; (83c38 <pio_handler_process+0xa4>)
   83baa:	4798      	blx	r3
   83bac:	4602      	mov	r2, r0
   83bae:	68fb      	ldr	r3, [r7, #12]
   83bb0:	4013      	ands	r3, r2
   83bb2:	60fb      	str	r3, [r7, #12]

	/* Check pending events */
	if (status != 0) {
   83bb4:	68fb      	ldr	r3, [r7, #12]
   83bb6:	2b00      	cmp	r3, #0
   83bb8:	d037      	beq.n	83c2a <pio_handler_process+0x96>
		/* Find triggering source */
		i = 0;
   83bba:	2300      	movs	r3, #0
   83bbc:	60bb      	str	r3, [r7, #8]
		while (status != 0) {
   83bbe:	e031      	b.n	83c24 <pio_handler_process+0x90>
			/* Source is configured on the same controller */
			if (gs_interrupt_sources[i].id == ul_id) {
   83bc0:	4a1e      	ldr	r2, [pc, #120]	; (83c3c <pio_handler_process+0xa8>)
   83bc2:	68bb      	ldr	r3, [r7, #8]
   83bc4:	011b      	lsls	r3, r3, #4
   83bc6:	4413      	add	r3, r2
   83bc8:	681a      	ldr	r2, [r3, #0]
   83bca:	683b      	ldr	r3, [r7, #0]
   83bcc:	429a      	cmp	r2, r3
   83bce:	d126      	bne.n	83c1e <pio_handler_process+0x8a>
				/* Source has PIOs whose statuses have changed */
				if ((status & gs_interrupt_sources[i].mask) != 0) {
   83bd0:	4a1a      	ldr	r2, [pc, #104]	; (83c3c <pio_handler_process+0xa8>)
   83bd2:	68bb      	ldr	r3, [r7, #8]
   83bd4:	011b      	lsls	r3, r3, #4
   83bd6:	4413      	add	r3, r2
   83bd8:	3304      	adds	r3, #4
   83bda:	681a      	ldr	r2, [r3, #0]
   83bdc:	68fb      	ldr	r3, [r7, #12]
   83bde:	4013      	ands	r3, r2
   83be0:	2b00      	cmp	r3, #0
   83be2:	d01c      	beq.n	83c1e <pio_handler_process+0x8a>
					gs_interrupt_sources[i].handler(gs_interrupt_sources[i].id,
   83be4:	4a15      	ldr	r2, [pc, #84]	; (83c3c <pio_handler_process+0xa8>)
   83be6:	68bb      	ldr	r3, [r7, #8]
   83be8:	011b      	lsls	r3, r3, #4
   83bea:	4413      	add	r3, r2
   83bec:	330c      	adds	r3, #12
   83bee:	681b      	ldr	r3, [r3, #0]
   83bf0:	4912      	ldr	r1, [pc, #72]	; (83c3c <pio_handler_process+0xa8>)
   83bf2:	68ba      	ldr	r2, [r7, #8]
   83bf4:	0112      	lsls	r2, r2, #4
   83bf6:	440a      	add	r2, r1
   83bf8:	6810      	ldr	r0, [r2, #0]
   83bfa:	4910      	ldr	r1, [pc, #64]	; (83c3c <pio_handler_process+0xa8>)
   83bfc:	68ba      	ldr	r2, [r7, #8]
   83bfe:	0112      	lsls	r2, r2, #4
   83c00:	440a      	add	r2, r1
   83c02:	3204      	adds	r2, #4
   83c04:	6812      	ldr	r2, [r2, #0]
   83c06:	4611      	mov	r1, r2
   83c08:	4798      	blx	r3
							gs_interrupt_sources[i].mask);
					status &= ~(gs_interrupt_sources[i].mask);
   83c0a:	4a0c      	ldr	r2, [pc, #48]	; (83c3c <pio_handler_process+0xa8>)
   83c0c:	68bb      	ldr	r3, [r7, #8]
   83c0e:	011b      	lsls	r3, r3, #4
   83c10:	4413      	add	r3, r2
   83c12:	3304      	adds	r3, #4
   83c14:	681b      	ldr	r3, [r3, #0]
   83c16:	43db      	mvns	r3, r3
   83c18:	68fa      	ldr	r2, [r7, #12]
   83c1a:	4013      	ands	r3, r2
   83c1c:	60fb      	str	r3, [r7, #12]
				}
			}
			i++;
   83c1e:	68bb      	ldr	r3, [r7, #8]
   83c20:	3301      	adds	r3, #1
   83c22:	60bb      	str	r3, [r7, #8]

	/* Check pending events */
	if (status != 0) {
		/* Find triggering source */
		i = 0;
		while (status != 0) {
   83c24:	68fb      	ldr	r3, [r7, #12]
   83c26:	2b00      	cmp	r3, #0
   83c28:	d1ca      	bne.n	83bc0 <pio_handler_process+0x2c>
		if (pio_capture_handler) {
			pio_capture_handler(p_pio);
		}
	}
#endif
}
   83c2a:	bf00      	nop
   83c2c:	3710      	adds	r7, #16
   83c2e:	46bd      	mov	sp, r7
   83c30:	bd80      	pop	{r7, pc}
   83c32:	bf00      	nop
   83c34:	00083945 	.word	0x00083945
   83c38:	0008395d 	.word	0x0008395d
   83c3c:	20070998 	.word	0x20070998

00083c40 <PIOA_Handler>:
/**
 * \brief Parallel IO Controller A interrupt handler.
 * Redefined PIOA interrupt handler for NVIC interrupt table.
 */
void PIOA_Handler(void)
{
   83c40:	b580      	push	{r7, lr}
   83c42:	af00      	add	r7, sp, #0
	pio_handler_process(PIOA, ID_PIOA);
   83c44:	210b      	movs	r1, #11
   83c46:	4802      	ldr	r0, [pc, #8]	; (83c50 <PIOA_Handler+0x10>)
   83c48:	4b02      	ldr	r3, [pc, #8]	; (83c54 <PIOA_Handler+0x14>)
   83c4a:	4798      	blx	r3
}
   83c4c:	bf00      	nop
   83c4e:	bd80      	pop	{r7, pc}
   83c50:	400e0e00 	.word	0x400e0e00
   83c54:	00083b95 	.word	0x00083b95

00083c58 <PIOB_Handler>:
/**
 * \brief Parallel IO Controller B interrupt handler
 * Redefined PIOB interrupt handler for NVIC interrupt table.
 */
void PIOB_Handler(void)
{
   83c58:	b580      	push	{r7, lr}
   83c5a:	af00      	add	r7, sp, #0
    pio_handler_process(PIOB, ID_PIOB);
   83c5c:	210c      	movs	r1, #12
   83c5e:	4802      	ldr	r0, [pc, #8]	; (83c68 <PIOB_Handler+0x10>)
   83c60:	4b02      	ldr	r3, [pc, #8]	; (83c6c <PIOB_Handler+0x14>)
   83c62:	4798      	blx	r3
}
   83c64:	bf00      	nop
   83c66:	bd80      	pop	{r7, pc}
   83c68:	400e1000 	.word	0x400e1000
   83c6c:	00083b95 	.word	0x00083b95

00083c70 <PIOC_Handler>:
/**
 * \brief Parallel IO Controller C interrupt handler.
 * Redefined PIOC interrupt handler for NVIC interrupt table.
 */
void PIOC_Handler(void)
{
   83c70:	b580      	push	{r7, lr}
   83c72:	af00      	add	r7, sp, #0
	pio_handler_process(PIOC, ID_PIOC);
   83c74:	210d      	movs	r1, #13
   83c76:	4802      	ldr	r0, [pc, #8]	; (83c80 <PIOC_Handler+0x10>)
   83c78:	4b02      	ldr	r3, [pc, #8]	; (83c84 <PIOC_Handler+0x14>)
   83c7a:	4798      	blx	r3
}
   83c7c:	bf00      	nop
   83c7e:	bd80      	pop	{r7, pc}
   83c80:	400e1200 	.word	0x400e1200
   83c84:	00083b95 	.word	0x00083b95

00083c88 <PIOD_Handler>:
/**
 * \brief Parallel IO Controller D interrupt handler.
 * Redefined PIOD interrupt handler for NVIC interrupt table.
 */
void PIOD_Handler(void)
{
   83c88:	b580      	push	{r7, lr}
   83c8a:	af00      	add	r7, sp, #0
	pio_handler_process(PIOD, ID_PIOD);
   83c8c:	210e      	movs	r1, #14
   83c8e:	4802      	ldr	r0, [pc, #8]	; (83c98 <PIOD_Handler+0x10>)
   83c90:	4b02      	ldr	r3, [pc, #8]	; (83c9c <PIOD_Handler+0x14>)
   83c92:	4798      	blx	r3
}
   83c94:	bf00      	nop
   83c96:	bd80      	pop	{r7, pc}
   83c98:	400e1400 	.word	0x400e1400
   83c9c:	00083b95 	.word	0x00083b95

00083ca0 <pmc_switch_mck_to_pllack>:
 *
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
   83ca0:	b480      	push	{r7}
   83ca2:	b085      	sub	sp, #20
   83ca4:	af00      	add	r7, sp, #0
   83ca6:	6078      	str	r0, [r7, #4]
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
   83ca8:	491c      	ldr	r1, [pc, #112]	; (83d1c <pmc_switch_mck_to_pllack+0x7c>)
   83caa:	4b1c      	ldr	r3, [pc, #112]	; (83d1c <pmc_switch_mck_to_pllack+0x7c>)
   83cac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83cae:	f023 0270 	bic.w	r2, r3, #112	; 0x70
   83cb2:	687b      	ldr	r3, [r7, #4]
   83cb4:	4313      	orrs	r3, r2
   83cb6:	630b      	str	r3, [r1, #48]	; 0x30
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83cb8:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83cbc:	60fb      	str	r3, [r7, #12]
   83cbe:	e007      	b.n	83cd0 <pmc_switch_mck_to_pllack+0x30>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83cc0:	68fb      	ldr	r3, [r7, #12]
   83cc2:	2b00      	cmp	r3, #0
   83cc4:	d101      	bne.n	83cca <pmc_switch_mck_to_pllack+0x2a>
			return 1;
   83cc6:	2301      	movs	r3, #1
   83cc8:	e023      	b.n	83d12 <pmc_switch_mck_to_pllack+0x72>
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   83cca:	68fb      	ldr	r3, [r7, #12]
   83ccc:	3b01      	subs	r3, #1
   83cce:	60fb      	str	r3, [r7, #12]
uint32_t pmc_switch_mck_to_pllack(uint32_t ul_pres)
{
	uint32_t ul_timeout;

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_PRES_Msk)) | ul_pres;
	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83cd0:	4b12      	ldr	r3, [pc, #72]	; (83d1c <pmc_switch_mck_to_pllack+0x7c>)
   83cd2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83cd4:	f003 0308 	and.w	r3, r3, #8
   83cd8:	2b00      	cmp	r3, #0
   83cda:	d0f1      	beq.n	83cc0 <pmc_switch_mck_to_pllack+0x20>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
   83cdc:	4a0f      	ldr	r2, [pc, #60]	; (83d1c <pmc_switch_mck_to_pllack+0x7c>)
   83cde:	4b0f      	ldr	r3, [pc, #60]	; (83d1c <pmc_switch_mck_to_pllack+0x7c>)
   83ce0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   83ce2:	f023 0303 	bic.w	r3, r3, #3
   83ce6:	f043 0302 	orr.w	r3, r3, #2
   83cea:	6313      	str	r3, [r2, #48]	; 0x30
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83cec:	f44f 6300 	mov.w	r3, #2048	; 0x800
   83cf0:	60fb      	str	r3, [r7, #12]
   83cf2:	e007      	b.n	83d04 <pmc_switch_mck_to_pllack+0x64>
			--ul_timeout) {
		if (ul_timeout == 0) {
   83cf4:	68fb      	ldr	r3, [r7, #12]
   83cf6:	2b00      	cmp	r3, #0
   83cf8:	d101      	bne.n	83cfe <pmc_switch_mck_to_pllack+0x5e>
			return 1;
   83cfa:	2301      	movs	r3, #1
   83cfc:	e009      	b.n	83d12 <pmc_switch_mck_to_pllack+0x72>

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
			--ul_timeout) {
   83cfe:	68fb      	ldr	r3, [r7, #12]
   83d00:	3b01      	subs	r3, #1
   83d02:	60fb      	str	r3, [r7, #12]
	}

	PMC->PMC_MCKR = (PMC->PMC_MCKR & (~PMC_MCKR_CSS_Msk)) |
			PMC_MCKR_CSS_PLLA_CLK;

	for (ul_timeout = PMC_TIMEOUT; !(PMC->PMC_SR & PMC_SR_MCKRDY);
   83d04:	4b05      	ldr	r3, [pc, #20]	; (83d1c <pmc_switch_mck_to_pllack+0x7c>)
   83d06:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83d08:	f003 0308 	and.w	r3, r3, #8
   83d0c:	2b00      	cmp	r3, #0
   83d0e:	d0f1      	beq.n	83cf4 <pmc_switch_mck_to_pllack+0x54>
		if (ul_timeout == 0) {
			return 1;
		}
	}

	return 0;
   83d10:	2300      	movs	r3, #0
}
   83d12:	4618      	mov	r0, r3
   83d14:	3714      	adds	r7, #20
   83d16:	46bd      	mov	sp, r7
   83d18:	bc80      	pop	{r7}
   83d1a:	4770      	bx	lr
   83d1c:	400e0600 	.word	0x400e0600

00083d20 <pmc_switch_sclk_to_32kxtal>:
 *       VDDIO power supply.
 *
 * \param ul_bypass 0 for Xtal, 1 for bypass.
 */
void pmc_switch_sclk_to_32kxtal(uint32_t ul_bypass)
{
   83d20:	b480      	push	{r7}
   83d22:	b083      	sub	sp, #12
   83d24:	af00      	add	r7, sp, #0
   83d26:	6078      	str	r0, [r7, #4]
	/* Set Bypass mode if required */
	if (ul_bypass == 1) {
   83d28:	687b      	ldr	r3, [r7, #4]
   83d2a:	2b01      	cmp	r3, #1
   83d2c:	d107      	bne.n	83d3e <pmc_switch_sclk_to_32kxtal+0x1e>
		SUPC->SUPC_MR |= SUPC_MR_KEY(SUPC_KEY_VALUE) |
   83d2e:	4a08      	ldr	r2, [pc, #32]	; (83d50 <pmc_switch_sclk_to_32kxtal+0x30>)
   83d30:	4b07      	ldr	r3, [pc, #28]	; (83d50 <pmc_switch_sclk_to_32kxtal+0x30>)
   83d32:	689b      	ldr	r3, [r3, #8]
   83d34:	f043 4325 	orr.w	r3, r3, #2768240640	; 0xa5000000
   83d38:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
   83d3c:	6093      	str	r3, [r2, #8]
			SUPC_MR_OSCBYPASS;
	}

	SUPC->SUPC_CR = SUPC_CR_KEY(SUPC_KEY_VALUE) | SUPC_CR_XTALSEL;
   83d3e:	4b04      	ldr	r3, [pc, #16]	; (83d50 <pmc_switch_sclk_to_32kxtal+0x30>)
   83d40:	4a04      	ldr	r2, [pc, #16]	; (83d54 <pmc_switch_sclk_to_32kxtal+0x34>)
   83d42:	601a      	str	r2, [r3, #0]
}
   83d44:	bf00      	nop
   83d46:	370c      	adds	r7, #12
   83d48:	46bd      	mov	sp, r7
   83d4a:	bc80      	pop	{r7}
   83d4c:	4770      	bx	lr
   83d4e:	bf00      	nop
   83d50:	400e1a10 	.word	0x400e1a10
   83d54:	a5000008 	.word	0xa5000008

00083d58 <pmc_osc_is_ready_32kxtal>:
 *
 * \retval 1 External 32k Xtal is ready.
 * \retval 0 External 32k Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_32kxtal(void)
{
   83d58:	b480      	push	{r7}
   83d5a:	af00      	add	r7, sp, #0
	return ((SUPC->SUPC_SR & SUPC_SR_OSCSEL)
   83d5c:	4b09      	ldr	r3, [pc, #36]	; (83d84 <pmc_osc_is_ready_32kxtal+0x2c>)
   83d5e:	695b      	ldr	r3, [r3, #20]
   83d60:	f003 0380 	and.w	r3, r3, #128	; 0x80
			&& (PMC->PMC_SR & PMC_SR_OSCSELS));
   83d64:	2b00      	cmp	r3, #0
   83d66:	d007      	beq.n	83d78 <pmc_osc_is_ready_32kxtal+0x20>
   83d68:	4b07      	ldr	r3, [pc, #28]	; (83d88 <pmc_osc_is_ready_32kxtal+0x30>)
   83d6a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83d6c:	f003 0380 	and.w	r3, r3, #128	; 0x80
   83d70:	2b00      	cmp	r3, #0
   83d72:	d001      	beq.n	83d78 <pmc_osc_is_ready_32kxtal+0x20>
   83d74:	2301      	movs	r3, #1
   83d76:	e000      	b.n	83d7a <pmc_osc_is_ready_32kxtal+0x22>
   83d78:	2300      	movs	r3, #0
}
   83d7a:	4618      	mov	r0, r3
   83d7c:	46bd      	mov	sp, r7
   83d7e:	bc80      	pop	{r7}
   83d80:	4770      	bx	lr
   83d82:	bf00      	nop
   83d84:	400e1a10 	.word	0x400e1a10
   83d88:	400e0600 	.word	0x400e0600

00083d8c <pmc_switch_mainck_to_fastrc>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 * \retval 2 Invalid frequency.
 */
void pmc_switch_mainck_to_fastrc(uint32_t ul_moscrcf)
{
   83d8c:	b480      	push	{r7}
   83d8e:	b085      	sub	sp, #20
   83d90:	af00      	add	r7, sp, #0
   83d92:	6078      	str	r0, [r7, #4]
	uint32_t ul_needXTEN = 0;
   83d94:	2300      	movs	r3, #0
   83d96:	60fb      	str	r3, [r7, #12]

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
   83d98:	4b21      	ldr	r3, [pc, #132]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83d9a:	6a1b      	ldr	r3, [r3, #32]
   83d9c:	f003 0301 	and.w	r3, r3, #1
   83da0:	2b00      	cmp	r3, #0
   83da2:	d00e      	beq.n	83dc2 <pmc_switch_mainck_to_fastrc+0x36>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   83da4:	491e      	ldr	r1, [pc, #120]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83da6:	4b1e      	ldr	r3, [pc, #120]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83da8:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
   83daa:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   83dae:	f023 0378 	bic.w	r3, r3, #120	; 0x78
   83db2:	687a      	ldr	r2, [r7, #4]
   83db4:	4313      	orrs	r3, r2
   83db6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83dba:	f043 0308 	orr.w	r3, r3, #8
{
	uint32_t ul_needXTEN = 0;

	/* Enable Fast RC oscillator but DO NOT switch to RC now */
	if (PMC->CKGR_MOR & CKGR_MOR_MOSCXTEN) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   83dbe:	620b      	str	r3, [r1, #32]
   83dc0:	e00b      	b.n	83dda <pmc_switch_mainck_to_fastrc+0x4e>
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
   83dc2:	2301      	movs	r3, #1
   83dc4:	60fb      	str	r3, [r7, #12]
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   83dc6:	4916      	ldr	r1, [pc, #88]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83dc8:	4b15      	ldr	r3, [pc, #84]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83dca:	6a1a      	ldr	r2, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST_Msk |
   83dcc:	4b15      	ldr	r3, [pc, #84]	; (83e24 <pmc_switch_mainck_to_fastrc+0x98>)
   83dce:	4013      	ands	r3, r2
   83dd0:	687a      	ldr	r2, [r7, #4]
   83dd2:	431a      	orrs	r2, r3
   83dd4:	4b14      	ldr	r3, [pc, #80]	; (83e28 <pmc_switch_mainck_to_fastrc+0x9c>)
   83dd6:	4313      	orrs	r3, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCRCEN |
				ul_moscrcf;
	} else {
		ul_needXTEN = 1;
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCRCF_Msk) |
   83dd8:	620b      	str	r3, [r1, #32]
				CKGR_MOR_MOSCXTEN | CKGR_MOR_MOSCXTST_Msk |
				ul_moscrcf;
	}

	/* Wait the Fast RC to stabilize */
	while (!(PMC->PMC_SR & PMC_SR_MOSCRCS));
   83dda:	bf00      	nop
   83ddc:	4b10      	ldr	r3, [pc, #64]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83dde:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83de0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
   83de4:	2b00      	cmp	r3, #0
   83de6:	d0f9      	beq.n	83ddc <pmc_switch_mainck_to_fastrc+0x50>

	/* Switch to Fast RC */
	PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCSEL) |
   83de8:	4a0d      	ldr	r2, [pc, #52]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83dea:	4b0d      	ldr	r3, [pc, #52]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83dec:	6a1b      	ldr	r3, [r3, #32]
   83dee:	f023 739b 	bic.w	r3, r3, #20316160	; 0x1360000
   83df2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
   83df6:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83dfa:	6213      	str	r3, [r2, #32]
			PMC_CKGR_MOR_KEY_VALUE;

	/* Disable xtal oscillator */
	if (ul_needXTEN) {
   83dfc:	68fb      	ldr	r3, [r7, #12]
   83dfe:	2b00      	cmp	r3, #0
   83e00:	d009      	beq.n	83e16 <pmc_switch_mainck_to_fastrc+0x8a>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83e02:	4a07      	ldr	r2, [pc, #28]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83e04:	4b06      	ldr	r3, [pc, #24]	; (83e20 <pmc_switch_mainck_to_fastrc+0x94>)
   83e06:	6a1b      	ldr	r3, [r3, #32]
   83e08:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   83e0c:	f023 0301 	bic.w	r3, r3, #1
   83e10:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83e14:	6213      	str	r3, [r2, #32]
				PMC_CKGR_MOR_KEY_VALUE;
	}
}
   83e16:	bf00      	nop
   83e18:	3714      	adds	r7, #20
   83e1a:	46bd      	mov	sp, r7
   83e1c:	bc80      	pop	{r7}
   83e1e:	4770      	bx	lr
   83e20:	400e0600 	.word	0x400e0600
   83e24:	ffc80086 	.word	0xffc80086
   83e28:	0037ff09 	.word	0x0037ff09

00083e2c <pmc_switch_mainck_to_xtal>:
 * \retval 0 Success.
 * \retval 1 Timeout error.
 */
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
   83e2c:	b480      	push	{r7}
   83e2e:	b083      	sub	sp, #12
   83e30:	af00      	add	r7, sp, #0
   83e32:	6078      	str	r0, [r7, #4]
   83e34:	6039      	str	r1, [r7, #0]
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
   83e36:	687b      	ldr	r3, [r7, #4]
   83e38:	2b00      	cmp	r3, #0
   83e3a:	d008      	beq.n	83e4e <pmc_switch_mainck_to_xtal+0x22>
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83e3c:	4916      	ldr	r1, [pc, #88]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e3e:	4b16      	ldr	r3, [pc, #88]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e40:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
   83e42:	4a16      	ldr	r2, [pc, #88]	; (83e9c <pmc_switch_mainck_to_xtal+0x70>)
   83e44:	401a      	ands	r2, r3
   83e46:	4b16      	ldr	r3, [pc, #88]	; (83ea0 <pmc_switch_mainck_to_xtal+0x74>)
   83e48:	4313      	orrs	r3, r2
void pmc_switch_mainck_to_xtal(uint32_t ul_bypass,
		uint32_t ul_xtal_startup_time)
{
	/* Enable Main Xtal oscillator */
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
   83e4a:	620b      	str	r3, [r1, #32]
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
	}
}
   83e4c:	e01e      	b.n	83e8c <pmc_switch_mainck_to_xtal+0x60>
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   83e4e:	4912      	ldr	r1, [pc, #72]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e50:	4b11      	ldr	r3, [pc, #68]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e52:	6a1b      	ldr	r3, [r3, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   83e54:	f423 135c 	bic.w	r3, r3, #3604480	; 0x370000
   83e58:	f023 0303 	bic.w	r3, r3, #3
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
   83e5c:	683a      	ldr	r2, [r7, #0]
   83e5e:	0212      	lsls	r2, r2, #8
   83e60:	b292      	uxth	r2, r2
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
   83e62:	4313      	orrs	r3, r2
   83e64:	f443 135c 	orr.w	r3, r3, #3604480	; 0x370000
   83e68:	f043 0301 	orr.w	r3, r3, #1
	if (ul_bypass) {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTEN) |
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTBY |
				CKGR_MOR_MOSCSEL;
	} else {
		PMC->CKGR_MOR = (PMC->CKGR_MOR & ~CKGR_MOR_MOSCXTBY) |
   83e6c:	620b      	str	r3, [r1, #32]
				PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCXTEN |
				CKGR_MOR_MOSCXTST(ul_xtal_startup_time);
		/* Wait the Xtal to stabilize */
		while (!(PMC->PMC_SR & PMC_SR_MOSCXTS));
   83e6e:	bf00      	nop
   83e70:	4b09      	ldr	r3, [pc, #36]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e72:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83e74:	f003 0301 	and.w	r3, r3, #1
   83e78:	2b00      	cmp	r3, #0
   83e7a:	d0f9      	beq.n	83e70 <pmc_switch_mainck_to_xtal+0x44>

		PMC->CKGR_MOR |= PMC_CKGR_MOR_KEY_VALUE | CKGR_MOR_MOSCSEL;
   83e7c:	4a06      	ldr	r2, [pc, #24]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e7e:	4b06      	ldr	r3, [pc, #24]	; (83e98 <pmc_switch_mainck_to_xtal+0x6c>)
   83e80:	6a1b      	ldr	r3, [r3, #32]
   83e82:	f043 739b 	orr.w	r3, r3, #20316160	; 0x1360000
   83e86:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
   83e8a:	6213      	str	r3, [r2, #32]
	}
}
   83e8c:	bf00      	nop
   83e8e:	370c      	adds	r7, #12
   83e90:	46bd      	mov	sp, r7
   83e92:	bc80      	pop	{r7}
   83e94:	4770      	bx	lr
   83e96:	bf00      	nop
   83e98:	400e0600 	.word	0x400e0600
   83e9c:	fec8fffc 	.word	0xfec8fffc
   83ea0:	01370002 	.word	0x01370002

00083ea4 <pmc_osc_is_ready_mainck>:
 *
 * \retval 1 Xtal is ready.
 * \retval 0 Xtal is not ready.
 */
uint32_t pmc_osc_is_ready_mainck(void)
{
   83ea4:	b480      	push	{r7}
   83ea6:	af00      	add	r7, sp, #0
	return PMC->PMC_SR & PMC_SR_MOSCSELS;
   83ea8:	4b03      	ldr	r3, [pc, #12]	; (83eb8 <pmc_osc_is_ready_mainck+0x14>)
   83eaa:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83eac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
}
   83eb0:	4618      	mov	r0, r3
   83eb2:	46bd      	mov	sp, r7
   83eb4:	bc80      	pop	{r7}
   83eb6:	4770      	bx	lr
   83eb8:	400e0600 	.word	0x400e0600

00083ebc <pmc_disable_pllack>:

/**
 * \brief Disable PLLA clock.
 */
void pmc_disable_pllack(void)
{
   83ebc:	b480      	push	{r7}
   83ebe:	af00      	add	r7, sp, #0
	PMC->CKGR_PLLAR = CKGR_PLLAR_ONE | CKGR_PLLAR_MULA(0);
   83ec0:	4b03      	ldr	r3, [pc, #12]	; (83ed0 <pmc_disable_pllack+0x14>)
   83ec2:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
   83ec6:	629a      	str	r2, [r3, #40]	; 0x28
}
   83ec8:	bf00      	nop
   83eca:	46bd      	mov	sp, r7
   83ecc:	bc80      	pop	{r7}
   83ece:	4770      	bx	lr
   83ed0:	400e0600 	.word	0x400e0600

00083ed4 <pmc_is_locked_pllack>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_pllack(void)
{
   83ed4:	b480      	push	{r7}
   83ed6:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKA);
   83ed8:	4b03      	ldr	r3, [pc, #12]	; (83ee8 <pmc_is_locked_pllack+0x14>)
   83eda:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83edc:	f003 0302 	and.w	r3, r3, #2
}
   83ee0:	4618      	mov	r0, r3
   83ee2:	46bd      	mov	sp, r7
   83ee4:	bc80      	pop	{r7}
   83ee6:	4770      	bx	lr
   83ee8:	400e0600 	.word	0x400e0600

00083eec <pmc_is_locked_upll>:
 *
 * \retval 0 Not locked.
 * \retval 1 Locked.
 */
uint32_t pmc_is_locked_upll(void)
{
   83eec:	b480      	push	{r7}
   83eee:	af00      	add	r7, sp, #0
	return (PMC->PMC_SR & PMC_SR_LOCKU);
   83ef0:	4b03      	ldr	r3, [pc, #12]	; (83f00 <pmc_is_locked_upll+0x14>)
   83ef2:	6e9b      	ldr	r3, [r3, #104]	; 0x68
   83ef4:	f003 0340 	and.w	r3, r3, #64	; 0x40
}
   83ef8:	4618      	mov	r0, r3
   83efa:	46bd      	mov	sp, r7
   83efc:	bc80      	pop	{r7}
   83efe:	4770      	bx	lr
   83f00:	400e0600 	.word	0x400e0600

00083f04 <pmc_enable_periph_clk>:
 *
 * \retval 0 Success.
 * \retval 1 Invalid parameter.
 */
uint32_t pmc_enable_periph_clk(uint32_t ul_id)
{
   83f04:	b480      	push	{r7}
   83f06:	b083      	sub	sp, #12
   83f08:	af00      	add	r7, sp, #0
   83f0a:	6078      	str	r0, [r7, #4]
	if (ul_id > MAX_PERIPH_ID) {
   83f0c:	687b      	ldr	r3, [r7, #4]
   83f0e:	2b2c      	cmp	r3, #44	; 0x2c
   83f10:	d901      	bls.n	83f16 <pmc_enable_periph_clk+0x12>
		return 1;
   83f12:	2301      	movs	r3, #1
   83f14:	e02f      	b.n	83f76 <pmc_enable_periph_clk+0x72>
	}

	if (ul_id < 32) {
   83f16:	687b      	ldr	r3, [r7, #4]
   83f18:	2b1f      	cmp	r3, #31
   83f1a:	d813      	bhi.n	83f44 <pmc_enable_periph_clk+0x40>
		if ((PMC->PMC_PCSR0 & (1u << ul_id)) != (1u << ul_id)) {
   83f1c:	4b18      	ldr	r3, [pc, #96]	; (83f80 <pmc_enable_periph_clk+0x7c>)
   83f1e:	699a      	ldr	r2, [r3, #24]
   83f20:	2101      	movs	r1, #1
   83f22:	687b      	ldr	r3, [r7, #4]
   83f24:	fa01 f303 	lsl.w	r3, r1, r3
   83f28:	401a      	ands	r2, r3
   83f2a:	2101      	movs	r1, #1
   83f2c:	687b      	ldr	r3, [r7, #4]
   83f2e:	fa01 f303 	lsl.w	r3, r1, r3
   83f32:	429a      	cmp	r2, r3
   83f34:	d01e      	beq.n	83f74 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER0 = 1 << ul_id;
   83f36:	4a12      	ldr	r2, [pc, #72]	; (83f80 <pmc_enable_periph_clk+0x7c>)
   83f38:	2101      	movs	r1, #1
   83f3a:	687b      	ldr	r3, [r7, #4]
   83f3c:	fa01 f303 	lsl.w	r3, r1, r3
   83f40:	6113      	str	r3, [r2, #16]
   83f42:	e017      	b.n	83f74 <pmc_enable_periph_clk+0x70>
		}
#if (SAM3S || SAM3XA || SAM4S || SAM4E)
	} else {
		ul_id -= 32;
   83f44:	687b      	ldr	r3, [r7, #4]
   83f46:	3b20      	subs	r3, #32
   83f48:	607b      	str	r3, [r7, #4]
		if ((PMC->PMC_PCSR1 & (1u << ul_id)) != (1u << ul_id)) {
   83f4a:	4b0d      	ldr	r3, [pc, #52]	; (83f80 <pmc_enable_periph_clk+0x7c>)
   83f4c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
   83f50:	2101      	movs	r1, #1
   83f52:	687b      	ldr	r3, [r7, #4]
   83f54:	fa01 f303 	lsl.w	r3, r1, r3
   83f58:	401a      	ands	r2, r3
   83f5a:	2101      	movs	r1, #1
   83f5c:	687b      	ldr	r3, [r7, #4]
   83f5e:	fa01 f303 	lsl.w	r3, r1, r3
   83f62:	429a      	cmp	r2, r3
   83f64:	d006      	beq.n	83f74 <pmc_enable_periph_clk+0x70>
			PMC->PMC_PCER1 = 1 << ul_id;
   83f66:	4a06      	ldr	r2, [pc, #24]	; (83f80 <pmc_enable_periph_clk+0x7c>)
   83f68:	2101      	movs	r1, #1
   83f6a:	687b      	ldr	r3, [r7, #4]
   83f6c:	fa01 f303 	lsl.w	r3, r1, r3
   83f70:	f8c2 3100 	str.w	r3, [r2, #256]	; 0x100
		}
#endif
	}

	return 0;
   83f74:	2300      	movs	r3, #0
}
   83f76:	4618      	mov	r0, r3
   83f78:	370c      	adds	r7, #12
   83f7a:	46bd      	mov	sp, r7
   83f7c:	bc80      	pop	{r7}
   83f7e:	4770      	bx	lr
   83f80:	400e0600 	.word	0x400e0600

00083f84 <pmc_set_writeprotect>:
 * \brief Enable or disable write protect of PMC registers.
 *
 * \param ul_enable 1 to enable, 0 to disable.
 */
void pmc_set_writeprotect(uint32_t ul_enable)
{
   83f84:	b480      	push	{r7}
   83f86:	b083      	sub	sp, #12
   83f88:	af00      	add	r7, sp, #0
   83f8a:	6078      	str	r0, [r7, #4]
	if (ul_enable) {
   83f8c:	687b      	ldr	r3, [r7, #4]
   83f8e:	2b00      	cmp	r3, #0
   83f90:	d004      	beq.n	83f9c <pmc_set_writeprotect+0x18>
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_VALUE | PMC_WPMR_WPEN;
   83f92:	4b07      	ldr	r3, [pc, #28]	; (83fb0 <pmc_set_writeprotect+0x2c>)
   83f94:	4a07      	ldr	r2, [pc, #28]	; (83fb4 <pmc_set_writeprotect+0x30>)
   83f96:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_VALUE;
	}
}
   83f9a:	e003      	b.n	83fa4 <pmc_set_writeprotect+0x20>
void pmc_set_writeprotect(uint32_t ul_enable)
{
	if (ul_enable) {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_VALUE | PMC_WPMR_WPEN;
	} else {
		PMC->PMC_WPMR = PMC_WPMR_WPKEY_VALUE;
   83f9c:	4b04      	ldr	r3, [pc, #16]	; (83fb0 <pmc_set_writeprotect+0x2c>)
   83f9e:	4a06      	ldr	r2, [pc, #24]	; (83fb8 <pmc_set_writeprotect+0x34>)
   83fa0:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	}
}
   83fa4:	bf00      	nop
   83fa6:	370c      	adds	r7, #12
   83fa8:	46bd      	mov	sp, r7
   83faa:	bc80      	pop	{r7}
   83fac:	4770      	bx	lr
   83fae:	bf00      	nop
   83fb0:	400e0600 	.word	0x400e0600
   83fb4:	504d4301 	.word	0x504d4301
   83fb8:	504d4300 	.word	0x504d4300

00083fbc <Dummy_Handler>:

/**
 * \brief Default interrupt handler for unused IRQs.
 */
void Dummy_Handler(void)
{
   83fbc:	b480      	push	{r7}
   83fbe:	af00      	add	r7, sp, #0
	//printf("dummy\n");
	while (1) {
	}
   83fc0:	e7fe      	b.n	83fc0 <Dummy_Handler+0x4>
   83fc2:	bf00      	nop

00083fc4 <Reset_Handler>:
/**
 * \brief This is the code that gets called on processor reset.
 * To initialize the device, and call the main() routine.
 */
void Reset_Handler(void)
{
   83fc4:	b580      	push	{r7, lr}
   83fc6:	b082      	sub	sp, #8
   83fc8:	af00      	add	r7, sp, #0
	uint32_t *pSrc, *pDest;

	/* Initialize the relocate segment */
	pSrc = &_etext;
   83fca:	4b1e      	ldr	r3, [pc, #120]	; (84044 <Reset_Handler+0x80>)
   83fcc:	607b      	str	r3, [r7, #4]
	pDest = &_srelocate;
   83fce:	4b1e      	ldr	r3, [pc, #120]	; (84048 <Reset_Handler+0x84>)
   83fd0:	603b      	str	r3, [r7, #0]

	if (pSrc != pDest) {
   83fd2:	687a      	ldr	r2, [r7, #4]
   83fd4:	683b      	ldr	r3, [r7, #0]
   83fd6:	429a      	cmp	r2, r3
   83fd8:	d00c      	beq.n	83ff4 <Reset_Handler+0x30>
		for (; pDest < &_erelocate;) {
   83fda:	e007      	b.n	83fec <Reset_Handler+0x28>
			*pDest++ = *pSrc++;
   83fdc:	683b      	ldr	r3, [r7, #0]
   83fde:	1d1a      	adds	r2, r3, #4
   83fe0:	603a      	str	r2, [r7, #0]
   83fe2:	687a      	ldr	r2, [r7, #4]
   83fe4:	1d11      	adds	r1, r2, #4
   83fe6:	6079      	str	r1, [r7, #4]
   83fe8:	6812      	ldr	r2, [r2, #0]
   83fea:	601a      	str	r2, [r3, #0]
	/* Initialize the relocate segment */
	pSrc = &_etext;
	pDest = &_srelocate;

	if (pSrc != pDest) {
		for (; pDest < &_erelocate;) {
   83fec:	683b      	ldr	r3, [r7, #0]
   83fee:	4a17      	ldr	r2, [pc, #92]	; (8404c <Reset_Handler+0x88>)
   83ff0:	4293      	cmp	r3, r2
   83ff2:	d3f3      	bcc.n	83fdc <Reset_Handler+0x18>
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   83ff4:	4b16      	ldr	r3, [pc, #88]	; (84050 <Reset_Handler+0x8c>)
   83ff6:	603b      	str	r3, [r7, #0]
   83ff8:	e004      	b.n	84004 <Reset_Handler+0x40>
		*pDest++ = 0;
   83ffa:	683b      	ldr	r3, [r7, #0]
   83ffc:	1d1a      	adds	r2, r3, #4
   83ffe:	603a      	str	r2, [r7, #0]
   84000:	2200      	movs	r2, #0
   84002:	601a      	str	r2, [r3, #0]
			*pDest++ = *pSrc++;
		}
	}

	/* Clear the zero segment */
	for (pDest = &_szero; pDest < &_ezero;) {
   84004:	683b      	ldr	r3, [r7, #0]
   84006:	4a13      	ldr	r2, [pc, #76]	; (84054 <Reset_Handler+0x90>)
   84008:	4293      	cmp	r3, r2
   8400a:	d3f6      	bcc.n	83ffa <Reset_Handler+0x36>
		*pDest++ = 0;
	}

	/* Set the vector table base address */
	pSrc = (uint32_t *) & _sfixed;
   8400c:	4b12      	ldr	r3, [pc, #72]	; (84058 <Reset_Handler+0x94>)
   8400e:	607b      	str	r3, [r7, #4]
	SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk);
   84010:	4a12      	ldr	r2, [pc, #72]	; (8405c <Reset_Handler+0x98>)
   84012:	687b      	ldr	r3, [r7, #4]
   84014:	f023 4360 	bic.w	r3, r3, #3758096384	; 0xe0000000
   84018:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
   8401c:	6093      	str	r3, [r2, #8]

	if (((uint32_t) pSrc >= IRAM0_ADDR) && ((uint32_t) pSrc < NFC_RAM_ADDR)) {
   8401e:	687b      	ldr	r3, [r7, #4]
   84020:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
   84024:	d309      	bcc.n	8403a <Reset_Handler+0x76>
   84026:	687b      	ldr	r3, [r7, #4]
   84028:	4a0d      	ldr	r2, [pc, #52]	; (84060 <Reset_Handler+0x9c>)
   8402a:	4293      	cmp	r3, r2
   8402c:	d805      	bhi.n	8403a <Reset_Handler+0x76>
		SCB->VTOR |= 1 << SCB_VTOR_TBLBASE_Pos;
   8402e:	4a0b      	ldr	r2, [pc, #44]	; (8405c <Reset_Handler+0x98>)
   84030:	4b0a      	ldr	r3, [pc, #40]	; (8405c <Reset_Handler+0x98>)
   84032:	689b      	ldr	r3, [r3, #8]
   84034:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
   84038:	6093      	str	r3, [r2, #8]
	}

	/* Initialize the C library */
	__libc_init_array();
   8403a:	4b0a      	ldr	r3, [pc, #40]	; (84064 <Reset_Handler+0xa0>)
   8403c:	4798      	blx	r3

	/* Branch to main function */
	main();
   8403e:	4b0a      	ldr	r3, [pc, #40]	; (84068 <Reset_Handler+0xa4>)
   84040:	4798      	blx	r3

	/* Infinite loop */
	while (1);
   84042:	e7fe      	b.n	84042 <Reset_Handler+0x7e>
   84044:	00087770 	.word	0x00087770
   84048:	20070000 	.word	0x20070000
   8404c:	20070914 	.word	0x20070914
   84050:	20070914 	.word	0x20070914
   84054:	20070ef4 	.word	0x20070ef4
   84058:	00080000 	.word	0x00080000
   8405c:	e000ed00 	.word	0xe000ed00
   84060:	200fffff 	.word	0x200fffff
   84064:	000846fd 	.word	0x000846fd
   84068:	000829f9 	.word	0x000829f9

0008406c <SystemCoreClockUpdate>:

	SystemCoreClock = CHIP_FREQ_CPU_MAX;
}

void SystemCoreClockUpdate(void)
{
   8406c:	b480      	push	{r7}
   8406e:	af00      	add	r7, sp, #0
	/* Determine clock frequency according to clock register values */
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
   84070:	4b57      	ldr	r3, [pc, #348]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84074:	f003 0303 	and.w	r3, r3, #3
   84078:	2b03      	cmp	r3, #3
   8407a:	f200 808a 	bhi.w	84192 <SystemCoreClockUpdate+0x126>
   8407e:	a201      	add	r2, pc, #4	; (adr r2, 84084 <SystemCoreClockUpdate+0x18>)
   84080:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
   84084:	00084095 	.word	0x00084095
   84088:	000840b5 	.word	0x000840b5
   8408c:	00084105 	.word	0x00084105
   84090:	00084105 	.word	0x00084105
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
   84094:	4b4f      	ldr	r3, [pc, #316]	; (841d4 <SystemCoreClockUpdate+0x168>)
   84096:	695b      	ldr	r3, [r3, #20]
   84098:	f003 0380 	and.w	r3, r3, #128	; 0x80
   8409c:	2b00      	cmp	r3, #0
   8409e:	d004      	beq.n	840aa <SystemCoreClockUpdate+0x3e>
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
   840a0:	4b4d      	ldr	r3, [pc, #308]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840a2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
   840a6:	601a      	str	r2, [r3, #0]
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
		}
		break;
   840a8:	e073      	b.n	84192 <SystemCoreClockUpdate+0x126>
	switch (PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) {
	case PMC_MCKR_CSS_SLOW_CLK:	/* Slow clock */
		if (SUPC->SUPC_SR & SUPC_SR_OSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_32K;
		} else {
			SystemCoreClock = CHIP_FREQ_SLCK_RC;
   840aa:	4b4b      	ldr	r3, [pc, #300]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840ac:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
   840b0:	601a      	str	r2, [r3, #0]
		}
		break;
   840b2:	e06e      	b.n	84192 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   840b4:	4b46      	ldr	r3, [pc, #280]	; (841d0 <SystemCoreClockUpdate+0x164>)
   840b6:	6a1b      	ldr	r3, [r3, #32]
   840b8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   840bc:	2b00      	cmp	r3, #0
   840be:	d003      	beq.n	840c8 <SystemCoreClockUpdate+0x5c>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   840c0:	4b45      	ldr	r3, [pc, #276]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840c2:	4a46      	ldr	r2, [pc, #280]	; (841dc <SystemCoreClockUpdate+0x170>)
   840c4:	601a      	str	r2, [r3, #0]
				break;
			default:
				break;
			}
		}
		break;
   840c6:	e064      	b.n	84192 <SystemCoreClockUpdate+0x126>
		break;
	case PMC_MCKR_CSS_MAIN_CLK:	/* Main clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   840c8:	4b43      	ldr	r3, [pc, #268]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840ca:	4a45      	ldr	r2, [pc, #276]	; (841e0 <SystemCoreClockUpdate+0x174>)
   840cc:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   840ce:	4b40      	ldr	r3, [pc, #256]	; (841d0 <SystemCoreClockUpdate+0x164>)
   840d0:	6a1b      	ldr	r3, [r3, #32]
   840d2:	f003 0370 	and.w	r3, r3, #112	; 0x70
   840d6:	2b10      	cmp	r3, #16
   840d8:	d004      	beq.n	840e4 <SystemCoreClockUpdate+0x78>
   840da:	2b20      	cmp	r3, #32
   840dc:	d008      	beq.n	840f0 <SystemCoreClockUpdate+0x84>
   840de:	2b00      	cmp	r3, #0
   840e0:	d00e      	beq.n	84100 <SystemCoreClockUpdate+0x94>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   840e2:	e00e      	b.n	84102 <SystemCoreClockUpdate+0x96>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   840e4:	4b3c      	ldr	r3, [pc, #240]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840e6:	681b      	ldr	r3, [r3, #0]
   840e8:	005b      	lsls	r3, r3, #1
   840ea:	4a3b      	ldr	r2, [pc, #236]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840ec:	6013      	str	r3, [r2, #0]
				break;
   840ee:	e008      	b.n	84102 <SystemCoreClockUpdate+0x96>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   840f0:	4b39      	ldr	r3, [pc, #228]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840f2:	681a      	ldr	r2, [r3, #0]
   840f4:	4613      	mov	r3, r2
   840f6:	005b      	lsls	r3, r3, #1
   840f8:	4413      	add	r3, r2
   840fa:	4a37      	ldr	r2, [pc, #220]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   840fc:	6013      	str	r3, [r2, #0]
				break;
   840fe:	e000      	b.n	84102 <SystemCoreClockUpdate+0x96>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   84100:	bf00      	nop
				break;
			default:
				break;
			}
		}
		break;
   84102:	e046      	b.n	84192 <SystemCoreClockUpdate+0x126>
	case PMC_MCKR_CSS_PLLA_CLK:	/* PLLA clock */
	case PMC_MCKR_CSS_UPLL_CLK:	/* UPLL clock */
		if (PMC->CKGR_MOR & CKGR_MOR_MOSCSEL) {
   84104:	4b32      	ldr	r3, [pc, #200]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84106:	6a1b      	ldr	r3, [r3, #32]
   84108:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
   8410c:	2b00      	cmp	r3, #0
   8410e:	d003      	beq.n	84118 <SystemCoreClockUpdate+0xac>
			SystemCoreClock = CHIP_FREQ_XTAL_12M;
   84110:	4b31      	ldr	r3, [pc, #196]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   84112:	4a32      	ldr	r2, [pc, #200]	; (841dc <SystemCoreClockUpdate+0x170>)
   84114:	601a      	str	r2, [r3, #0]
   84116:	e01c      	b.n	84152 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;
   84118:	4b2f      	ldr	r3, [pc, #188]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   8411a:	4a31      	ldr	r2, [pc, #196]	; (841e0 <SystemCoreClockUpdate+0x174>)
   8411c:	601a      	str	r2, [r3, #0]

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
   8411e:	4b2c      	ldr	r3, [pc, #176]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84120:	6a1b      	ldr	r3, [r3, #32]
   84122:	f003 0370 	and.w	r3, r3, #112	; 0x70
   84126:	2b10      	cmp	r3, #16
   84128:	d004      	beq.n	84134 <SystemCoreClockUpdate+0xc8>
   8412a:	2b20      	cmp	r3, #32
   8412c:	d008      	beq.n	84140 <SystemCoreClockUpdate+0xd4>
   8412e:	2b00      	cmp	r3, #0
   84130:	d00e      	beq.n	84150 <SystemCoreClockUpdate+0xe4>
				break;
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
				break;
			default:
				break;
   84132:	e00e      	b.n	84152 <SystemCoreClockUpdate+0xe6>

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
			case CKGR_MOR_MOSCRCF_8_MHz:
				SystemCoreClock *= 2U;
   84134:	4b28      	ldr	r3, [pc, #160]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   84136:	681b      	ldr	r3, [r3, #0]
   84138:	005b      	lsls	r3, r3, #1
   8413a:	4a27      	ldr	r2, [pc, #156]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   8413c:	6013      	str	r3, [r2, #0]
				break;
   8413e:	e008      	b.n	84152 <SystemCoreClockUpdate+0xe6>
			case CKGR_MOR_MOSCRCF_12_MHz:
				SystemCoreClock *= 3U;
   84140:	4b25      	ldr	r3, [pc, #148]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   84142:	681a      	ldr	r2, [r3, #0]
   84144:	4613      	mov	r3, r2
   84146:	005b      	lsls	r3, r3, #1
   84148:	4413      	add	r3, r2
   8414a:	4a23      	ldr	r2, [pc, #140]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   8414c:	6013      	str	r3, [r2, #0]
				break;
   8414e:	e000      	b.n	84152 <SystemCoreClockUpdate+0xe6>
		} else {
			SystemCoreClock = CHIP_FREQ_MAINCK_RC_4MHZ;

			switch (PMC->CKGR_MOR & CKGR_MOR_MOSCRCF_Msk) {
			case CKGR_MOR_MOSCRCF_4_MHz:
				break;
   84150:	bf00      	nop
				break;
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
   84152:	4b1f      	ldr	r3, [pc, #124]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84154:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84156:	f003 0303 	and.w	r3, r3, #3
   8415a:	2b02      	cmp	r3, #2
   8415c:	d115      	bne.n	8418a <SystemCoreClockUpdate+0x11e>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8415e:	4b1c      	ldr	r3, [pc, #112]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84160:	6a9a      	ldr	r2, [r3, #40]	; 0x28
   84162:	4b20      	ldr	r3, [pc, #128]	; (841e4 <SystemCoreClockUpdate+0x178>)
   84164:	4013      	ands	r3, r2
   84166:	0c1b      	lsrs	r3, r3, #16
				                            CKGR_PLLAR_MULA_Pos) + 1U);
   84168:	3301      	adds	r3, #1
			default:
				break;
			}
		}
		if ((PMC->PMC_MCKR & PMC_MCKR_CSS_Msk) == PMC_MCKR_CSS_PLLA_CLK) {
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
   8416a:	4a1b      	ldr	r2, [pc, #108]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   8416c:	6812      	ldr	r2, [r2, #0]
   8416e:	fb02 f303 	mul.w	r3, r2, r3
   84172:	4a19      	ldr	r2, [pc, #100]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   84174:	6013      	str	r3, [r2, #0]
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
   84176:	4b16      	ldr	r3, [pc, #88]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
   8417a:	b2db      	uxtb	r3, r3
   8417c:	4a16      	ldr	r2, [pc, #88]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   8417e:	6812      	ldr	r2, [r2, #0]
   84180:	fbb2 f3f3 	udiv	r3, r2, r3
   84184:	4a14      	ldr	r2, [pc, #80]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   84186:	6013      	str	r3, [r2, #0]
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
		}
		break;
   84188:	e002      	b.n	84190 <SystemCoreClockUpdate+0x124>
			SystemCoreClock *= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_MULA_Msk) >> 
				                            CKGR_PLLAR_MULA_Pos) + 1U);
			SystemCoreClock /= ((((PMC->CKGR_PLLAR) & CKGR_PLLAR_DIVA_Msk) >> 
				                             CKGR_PLLAR_DIVA_Pos));
		} else {
			SystemCoreClock = SYS_UTMIPLL / 2U;
   8418a:	4b13      	ldr	r3, [pc, #76]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   8418c:	4a16      	ldr	r2, [pc, #88]	; (841e8 <SystemCoreClockUpdate+0x17c>)
   8418e:	601a      	str	r2, [r3, #0]
		}
		break;
   84190:	bf00      	nop
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
   84192:	4b0f      	ldr	r3, [pc, #60]	; (841d0 <SystemCoreClockUpdate+0x164>)
   84194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   84196:	f003 0370 	and.w	r3, r3, #112	; 0x70
   8419a:	2b70      	cmp	r3, #112	; 0x70
   8419c:	d108      	bne.n	841b0 <SystemCoreClockUpdate+0x144>
		SystemCoreClock /= 3U;
   8419e:	4b0e      	ldr	r3, [pc, #56]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   841a0:	681b      	ldr	r3, [r3, #0]
   841a2:	4a12      	ldr	r2, [pc, #72]	; (841ec <SystemCoreClockUpdate+0x180>)
   841a4:	fba2 2303 	umull	r2, r3, r2, r3
   841a8:	085b      	lsrs	r3, r3, #1
   841aa:	4a0b      	ldr	r2, [pc, #44]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   841ac:	6013      	str	r3, [r2, #0]
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
			                          PMC_MCKR_PRES_Pos);
	}
}
   841ae:	e00a      	b.n	841c6 <SystemCoreClockUpdate+0x15a>
	}

	if ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) == PMC_MCKR_PRES_CLK_3) {
		SystemCoreClock /= 3U;
	} else {
		SystemCoreClock >>= ((PMC->PMC_MCKR & PMC_MCKR_PRES_Msk) >> 
   841b0:	4b07      	ldr	r3, [pc, #28]	; (841d0 <SystemCoreClockUpdate+0x164>)
   841b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
   841b4:	f003 0370 	and.w	r3, r3, #112	; 0x70
   841b8:	091b      	lsrs	r3, r3, #4
   841ba:	4a07      	ldr	r2, [pc, #28]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   841bc:	6812      	ldr	r2, [r2, #0]
   841be:	fa22 f303 	lsr.w	r3, r2, r3
   841c2:	4a05      	ldr	r2, [pc, #20]	; (841d8 <SystemCoreClockUpdate+0x16c>)
   841c4:	6013      	str	r3, [r2, #0]
			                          PMC_MCKR_PRES_Pos);
	}
}
   841c6:	bf00      	nop
   841c8:	46bd      	mov	sp, r7
   841ca:	bc80      	pop	{r7}
   841cc:	4770      	bx	lr
   841ce:	bf00      	nop
   841d0:	400e0600 	.word	0x400e0600
   841d4:	400e1a10 	.word	0x400e1a10
   841d8:	200700ac 	.word	0x200700ac
   841dc:	00b71b00 	.word	0x00b71b00
   841e0:	003d0900 	.word	0x003d0900
   841e4:	07ff0000 	.word	0x07ff0000
   841e8:	0e4e1c00 	.word	0x0e4e1c00
   841ec:	aaaaaaab 	.word	0xaaaaaaab

000841f0 <system_init_flash>:

/** 
 * Initialize flash.
 */
void system_init_flash(uint32_t ul_clk)
{
   841f0:	b480      	push	{r7}
   841f2:	b083      	sub	sp, #12
   841f4:	af00      	add	r7, sp, #0
   841f6:	6078      	str	r0, [r7, #4]
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
   841f8:	687b      	ldr	r3, [r7, #4]
   841fa:	4a25      	ldr	r2, [pc, #148]	; (84290 <system_init_flash+0xa0>)
   841fc:	4293      	cmp	r3, r2
   841fe:	d806      	bhi.n	8420e <system_init_flash+0x1e>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
   84200:	4b24      	ldr	r3, [pc, #144]	; (84294 <system_init_flash+0xa4>)
   84202:	2200      	movs	r2, #0
   84204:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
   84206:	4b24      	ldr	r3, [pc, #144]	; (84298 <system_init_flash+0xa8>)
   84208:	2200      	movs	r2, #0
   8420a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
   8420c:	e03b      	b.n	84286 <system_init_flash+0x96>
{
	/* Set FWS for embedded Flash access according to operating frequency */
	if (ul_clk < CHIP_FREQ_FWS_0) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
   8420e:	687b      	ldr	r3, [r7, #4]
   84210:	4a22      	ldr	r2, [pc, #136]	; (8429c <system_init_flash+0xac>)
   84212:	4293      	cmp	r3, r2
   84214:	d808      	bhi.n	84228 <system_init_flash+0x38>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
   84216:	4b1f      	ldr	r3, [pc, #124]	; (84294 <system_init_flash+0xa4>)
   84218:	f44f 7280 	mov.w	r2, #256	; 0x100
   8421c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
   8421e:	4b1e      	ldr	r3, [pc, #120]	; (84298 <system_init_flash+0xa8>)
   84220:	f44f 7280 	mov.w	r2, #256	; 0x100
   84224:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
   84226:	e02e      	b.n	84286 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(0);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(0);
	} else if (ul_clk < CHIP_FREQ_FWS_1) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
   84228:	687b      	ldr	r3, [r7, #4]
   8422a:	4a1d      	ldr	r2, [pc, #116]	; (842a0 <system_init_flash+0xb0>)
   8422c:	4293      	cmp	r3, r2
   8422e:	d808      	bhi.n	84242 <system_init_flash+0x52>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
   84230:	4b18      	ldr	r3, [pc, #96]	; (84294 <system_init_flash+0xa4>)
   84232:	f44f 7200 	mov.w	r2, #512	; 0x200
   84236:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
   84238:	4b17      	ldr	r3, [pc, #92]	; (84298 <system_init_flash+0xa8>)
   8423a:	f44f 7200 	mov.w	r2, #512	; 0x200
   8423e:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
   84240:	e021      	b.n	84286 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(1);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(1);
	} else if (ul_clk < CHIP_FREQ_FWS_2) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
   84242:	687b      	ldr	r3, [r7, #4]
   84244:	4a17      	ldr	r2, [pc, #92]	; (842a4 <system_init_flash+0xb4>)
   84246:	4293      	cmp	r3, r2
   84248:	d808      	bhi.n	8425c <system_init_flash+0x6c>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
   8424a:	4b12      	ldr	r3, [pc, #72]	; (84294 <system_init_flash+0xa4>)
   8424c:	f44f 7240 	mov.w	r2, #768	; 0x300
   84250:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
   84252:	4b11      	ldr	r3, [pc, #68]	; (84298 <system_init_flash+0xa8>)
   84254:	f44f 7240 	mov.w	r2, #768	; 0x300
   84258:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
   8425a:	e014      	b.n	84286 <system_init_flash+0x96>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(2);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(2);
	} else if (ul_clk < CHIP_FREQ_FWS_3) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(3);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
   8425c:	687b      	ldr	r3, [r7, #4]
   8425e:	4a12      	ldr	r2, [pc, #72]	; (842a8 <system_init_flash+0xb8>)
   84260:	4293      	cmp	r3, r2
   84262:	d808      	bhi.n	84276 <system_init_flash+0x86>
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
   84264:	4b0b      	ldr	r3, [pc, #44]	; (84294 <system_init_flash+0xa4>)
   84266:	f44f 6280 	mov.w	r2, #1024	; 0x400
   8426a:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
   8426c:	4b0a      	ldr	r3, [pc, #40]	; (84298 <system_init_flash+0xa8>)
   8426e:	f44f 6280 	mov.w	r2, #1024	; 0x400
   84272:	601a      	str	r2, [r3, #0]
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
	}
}
   84274:	e007      	b.n	84286 <system_init_flash+0x96>
		EFC1->EEFC_FMR = EEFC_FMR_FWS(3);
	} else if (ul_clk < CHIP_FREQ_FWS_4) {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(4);
		EFC1->EEFC_FMR = EEFC_FMR_FWS(4);	
	} else {
		EFC0->EEFC_FMR = EEFC_FMR_FWS(5);
   84276:	4b07      	ldr	r3, [pc, #28]	; (84294 <system_init_flash+0xa4>)
   84278:	f44f 62a0 	mov.w	r2, #1280	; 0x500
   8427c:	601a      	str	r2, [r3, #0]
		EFC1->EEFC_FMR = EEFC_FMR_FWS(5);
   8427e:	4b06      	ldr	r3, [pc, #24]	; (84298 <system_init_flash+0xa8>)
   84280:	f44f 62a0 	mov.w	r2, #1280	; 0x500
   84284:	601a      	str	r2, [r3, #0]
	}
}
   84286:	bf00      	nop
   84288:	370c      	adds	r7, #12
   8428a:	46bd      	mov	sp, r7
   8428c:	bc80      	pop	{r7}
   8428e:	4770      	bx	lr
   84290:	0121eabf 	.word	0x0121eabf
   84294:	400e0a00 	.word	0x400e0a00
   84298:	400e0c00 	.word	0x400e0c00
   8429c:	02faf07f 	.word	0x02faf07f
   842a0:	03d08fff 	.word	0x03d08fff
   842a4:	04c4b3ff 	.word	0x04c4b3ff
   842a8:	055d4a7f 	.word	0x055d4a7f

000842ac <_sbrk>:
extern void _exit(int status);
extern void _kill(int pid, int sig);
extern int _getpid(void);

extern caddr_t _sbrk(int incr)
{
   842ac:	b480      	push	{r7}
   842ae:	b085      	sub	sp, #20
   842b0:	af00      	add	r7, sp, #0
   842b2:	6078      	str	r0, [r7, #4]
	static unsigned char *heap = NULL;
	unsigned char *prev_heap;

	if (heap == NULL) {
   842b4:	4b0a      	ldr	r3, [pc, #40]	; (842e0 <_sbrk+0x34>)
   842b6:	681b      	ldr	r3, [r3, #0]
   842b8:	2b00      	cmp	r3, #0
   842ba:	d102      	bne.n	842c2 <_sbrk+0x16>
		heap = (unsigned char *)&_end;
   842bc:	4b08      	ldr	r3, [pc, #32]	; (842e0 <_sbrk+0x34>)
   842be:	4a09      	ldr	r2, [pc, #36]	; (842e4 <_sbrk+0x38>)
   842c0:	601a      	str	r2, [r3, #0]
	}
	prev_heap = heap;
   842c2:	4b07      	ldr	r3, [pc, #28]	; (842e0 <_sbrk+0x34>)
   842c4:	681b      	ldr	r3, [r3, #0]
   842c6:	60fb      	str	r3, [r7, #12]

	heap += incr;
   842c8:	4b05      	ldr	r3, [pc, #20]	; (842e0 <_sbrk+0x34>)
   842ca:	681a      	ldr	r2, [r3, #0]
   842cc:	687b      	ldr	r3, [r7, #4]
   842ce:	4413      	add	r3, r2
   842d0:	4a03      	ldr	r2, [pc, #12]	; (842e0 <_sbrk+0x34>)
   842d2:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap;
   842d4:	68fb      	ldr	r3, [r7, #12]
}
   842d6:	4618      	mov	r0, r3
   842d8:	3714      	adds	r7, #20
   842da:	46bd      	mov	sp, r7
   842dc:	bc80      	pop	{r7}
   842de:	4770      	bx	lr
   842e0:	20070a08 	.word	0x20070a08
   842e4:	20072ef8 	.word	0x20072ef8

000842e8 <_close>:
{
	return -1;
}

extern int _close(int file)
{
   842e8:	b480      	push	{r7}
   842ea:	b083      	sub	sp, #12
   842ec:	af00      	add	r7, sp, #0
   842ee:	6078      	str	r0, [r7, #4]
	return -1;
   842f0:	f04f 33ff 	mov.w	r3, #4294967295
}
   842f4:	4618      	mov	r0, r3
   842f6:	370c      	adds	r7, #12
   842f8:	46bd      	mov	sp, r7
   842fa:	bc80      	pop	{r7}
   842fc:	4770      	bx	lr
   842fe:	bf00      	nop

00084300 <_fstat>:

extern int _fstat(int file, struct stat *st)
{
   84300:	b480      	push	{r7}
   84302:	b083      	sub	sp, #12
   84304:	af00      	add	r7, sp, #0
   84306:	6078      	str	r0, [r7, #4]
   84308:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
   8430a:	683b      	ldr	r3, [r7, #0]
   8430c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
   84310:	605a      	str	r2, [r3, #4]

	return 0;
   84312:	2300      	movs	r3, #0
}
   84314:	4618      	mov	r0, r3
   84316:	370c      	adds	r7, #12
   84318:	46bd      	mov	sp, r7
   8431a:	bc80      	pop	{r7}
   8431c:	4770      	bx	lr
   8431e:	bf00      	nop

00084320 <_isatty>:

extern int _isatty(int file)
{
   84320:	b480      	push	{r7}
   84322:	b083      	sub	sp, #12
   84324:	af00      	add	r7, sp, #0
   84326:	6078      	str	r0, [r7, #4]
	return 1;
   84328:	2301      	movs	r3, #1
}
   8432a:	4618      	mov	r0, r3
   8432c:	370c      	adds	r7, #12
   8432e:	46bd      	mov	sp, r7
   84330:	bc80      	pop	{r7}
   84332:	4770      	bx	lr

00084334 <_lseek>:

extern int _lseek(int file, int ptr, int dir)
{
   84334:	b480      	push	{r7}
   84336:	b085      	sub	sp, #20
   84338:	af00      	add	r7, sp, #0
   8433a:	60f8      	str	r0, [r7, #12]
   8433c:	60b9      	str	r1, [r7, #8]
   8433e:	607a      	str	r2, [r7, #4]
	return 0;
   84340:	2300      	movs	r3, #0
}
   84342:	4618      	mov	r0, r3
   84344:	3714      	adds	r7, #20
   84346:	46bd      	mov	sp, r7
   84348:	bc80      	pop	{r7}
   8434a:	4770      	bx	lr

0008434c <__aeabi_drsub>:
   8434c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
   84350:	e002      	b.n	84358 <__adddf3>
   84352:	bf00      	nop

00084354 <__aeabi_dsub>:
   84354:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

00084358 <__adddf3>:
   84358:	b530      	push	{r4, r5, lr}
   8435a:	ea4f 0441 	mov.w	r4, r1, lsl #1
   8435e:	ea4f 0543 	mov.w	r5, r3, lsl #1
   84362:	ea94 0f05 	teq	r4, r5
   84366:	bf08      	it	eq
   84368:	ea90 0f02 	teqeq	r0, r2
   8436c:	bf1f      	itttt	ne
   8436e:	ea54 0c00 	orrsne.w	ip, r4, r0
   84372:	ea55 0c02 	orrsne.w	ip, r5, r2
   84376:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
   8437a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   8437e:	f000 80e2 	beq.w	84546 <__adddf3+0x1ee>
   84382:	ea4f 5454 	mov.w	r4, r4, lsr #21
   84386:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
   8438a:	bfb8      	it	lt
   8438c:	426d      	neglt	r5, r5
   8438e:	dd0c      	ble.n	843aa <__adddf3+0x52>
   84390:	442c      	add	r4, r5
   84392:	ea80 0202 	eor.w	r2, r0, r2
   84396:	ea81 0303 	eor.w	r3, r1, r3
   8439a:	ea82 0000 	eor.w	r0, r2, r0
   8439e:	ea83 0101 	eor.w	r1, r3, r1
   843a2:	ea80 0202 	eor.w	r2, r0, r2
   843a6:	ea81 0303 	eor.w	r3, r1, r3
   843aa:	2d36      	cmp	r5, #54	; 0x36
   843ac:	bf88      	it	hi
   843ae:	bd30      	pophi	{r4, r5, pc}
   843b0:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
   843b4:	ea4f 3101 	mov.w	r1, r1, lsl #12
   843b8:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
   843bc:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
   843c0:	d002      	beq.n	843c8 <__adddf3+0x70>
   843c2:	4240      	negs	r0, r0
   843c4:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   843c8:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
   843cc:	ea4f 3303 	mov.w	r3, r3, lsl #12
   843d0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
   843d4:	d002      	beq.n	843dc <__adddf3+0x84>
   843d6:	4252      	negs	r2, r2
   843d8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
   843dc:	ea94 0f05 	teq	r4, r5
   843e0:	f000 80a7 	beq.w	84532 <__adddf3+0x1da>
   843e4:	f1a4 0401 	sub.w	r4, r4, #1
   843e8:	f1d5 0e20 	rsbs	lr, r5, #32
   843ec:	db0d      	blt.n	8440a <__adddf3+0xb2>
   843ee:	fa02 fc0e 	lsl.w	ip, r2, lr
   843f2:	fa22 f205 	lsr.w	r2, r2, r5
   843f6:	1880      	adds	r0, r0, r2
   843f8:	f141 0100 	adc.w	r1, r1, #0
   843fc:	fa03 f20e 	lsl.w	r2, r3, lr
   84400:	1880      	adds	r0, r0, r2
   84402:	fa43 f305 	asr.w	r3, r3, r5
   84406:	4159      	adcs	r1, r3
   84408:	e00e      	b.n	84428 <__adddf3+0xd0>
   8440a:	f1a5 0520 	sub.w	r5, r5, #32
   8440e:	f10e 0e20 	add.w	lr, lr, #32
   84412:	2a01      	cmp	r2, #1
   84414:	fa03 fc0e 	lsl.w	ip, r3, lr
   84418:	bf28      	it	cs
   8441a:	f04c 0c02 	orrcs.w	ip, ip, #2
   8441e:	fa43 f305 	asr.w	r3, r3, r5
   84422:	18c0      	adds	r0, r0, r3
   84424:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
   84428:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   8442c:	d507      	bpl.n	8443e <__adddf3+0xe6>
   8442e:	f04f 0e00 	mov.w	lr, #0
   84432:	f1dc 0c00 	rsbs	ip, ip, #0
   84436:	eb7e 0000 	sbcs.w	r0, lr, r0
   8443a:	eb6e 0101 	sbc.w	r1, lr, r1
   8443e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
   84442:	d31b      	bcc.n	8447c <__adddf3+0x124>
   84444:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
   84448:	d30c      	bcc.n	84464 <__adddf3+0x10c>
   8444a:	0849      	lsrs	r1, r1, #1
   8444c:	ea5f 0030 	movs.w	r0, r0, rrx
   84450:	ea4f 0c3c 	mov.w	ip, ip, rrx
   84454:	f104 0401 	add.w	r4, r4, #1
   84458:	ea4f 5244 	mov.w	r2, r4, lsl #21
   8445c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
   84460:	f080 809a 	bcs.w	84598 <__adddf3+0x240>
   84464:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
   84468:	bf08      	it	eq
   8446a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
   8446e:	f150 0000 	adcs.w	r0, r0, #0
   84472:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
   84476:	ea41 0105 	orr.w	r1, r1, r5
   8447a:	bd30      	pop	{r4, r5, pc}
   8447c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
   84480:	4140      	adcs	r0, r0
   84482:	eb41 0101 	adc.w	r1, r1, r1
   84486:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
   8448a:	f1a4 0401 	sub.w	r4, r4, #1
   8448e:	d1e9      	bne.n	84464 <__adddf3+0x10c>
   84490:	f091 0f00 	teq	r1, #0
   84494:	bf04      	itt	eq
   84496:	4601      	moveq	r1, r0
   84498:	2000      	moveq	r0, #0
   8449a:	fab1 f381 	clz	r3, r1
   8449e:	bf08      	it	eq
   844a0:	3320      	addeq	r3, #32
   844a2:	f1a3 030b 	sub.w	r3, r3, #11
   844a6:	f1b3 0220 	subs.w	r2, r3, #32
   844aa:	da0c      	bge.n	844c6 <__adddf3+0x16e>
   844ac:	320c      	adds	r2, #12
   844ae:	dd08      	ble.n	844c2 <__adddf3+0x16a>
   844b0:	f102 0c14 	add.w	ip, r2, #20
   844b4:	f1c2 020c 	rsb	r2, r2, #12
   844b8:	fa01 f00c 	lsl.w	r0, r1, ip
   844bc:	fa21 f102 	lsr.w	r1, r1, r2
   844c0:	e00c      	b.n	844dc <__adddf3+0x184>
   844c2:	f102 0214 	add.w	r2, r2, #20
   844c6:	bfd8      	it	le
   844c8:	f1c2 0c20 	rsble	ip, r2, #32
   844cc:	fa01 f102 	lsl.w	r1, r1, r2
   844d0:	fa20 fc0c 	lsr.w	ip, r0, ip
   844d4:	bfdc      	itt	le
   844d6:	ea41 010c 	orrle.w	r1, r1, ip
   844da:	4090      	lslle	r0, r2
   844dc:	1ae4      	subs	r4, r4, r3
   844de:	bfa2      	ittt	ge
   844e0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
   844e4:	4329      	orrge	r1, r5
   844e6:	bd30      	popge	{r4, r5, pc}
   844e8:	ea6f 0404 	mvn.w	r4, r4
   844ec:	3c1f      	subs	r4, #31
   844ee:	da1c      	bge.n	8452a <__adddf3+0x1d2>
   844f0:	340c      	adds	r4, #12
   844f2:	dc0e      	bgt.n	84512 <__adddf3+0x1ba>
   844f4:	f104 0414 	add.w	r4, r4, #20
   844f8:	f1c4 0220 	rsb	r2, r4, #32
   844fc:	fa20 f004 	lsr.w	r0, r0, r4
   84500:	fa01 f302 	lsl.w	r3, r1, r2
   84504:	ea40 0003 	orr.w	r0, r0, r3
   84508:	fa21 f304 	lsr.w	r3, r1, r4
   8450c:	ea45 0103 	orr.w	r1, r5, r3
   84510:	bd30      	pop	{r4, r5, pc}
   84512:	f1c4 040c 	rsb	r4, r4, #12
   84516:	f1c4 0220 	rsb	r2, r4, #32
   8451a:	fa20 f002 	lsr.w	r0, r0, r2
   8451e:	fa01 f304 	lsl.w	r3, r1, r4
   84522:	ea40 0003 	orr.w	r0, r0, r3
   84526:	4629      	mov	r1, r5
   84528:	bd30      	pop	{r4, r5, pc}
   8452a:	fa21 f004 	lsr.w	r0, r1, r4
   8452e:	4629      	mov	r1, r5
   84530:	bd30      	pop	{r4, r5, pc}
   84532:	f094 0f00 	teq	r4, #0
   84536:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
   8453a:	bf06      	itte	eq
   8453c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
   84540:	3401      	addeq	r4, #1
   84542:	3d01      	subne	r5, #1
   84544:	e74e      	b.n	843e4 <__adddf3+0x8c>
   84546:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   8454a:	bf18      	it	ne
   8454c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
   84550:	d029      	beq.n	845a6 <__adddf3+0x24e>
   84552:	ea94 0f05 	teq	r4, r5
   84556:	bf08      	it	eq
   84558:	ea90 0f02 	teqeq	r0, r2
   8455c:	d005      	beq.n	8456a <__adddf3+0x212>
   8455e:	ea54 0c00 	orrs.w	ip, r4, r0
   84562:	bf04      	itt	eq
   84564:	4619      	moveq	r1, r3
   84566:	4610      	moveq	r0, r2
   84568:	bd30      	pop	{r4, r5, pc}
   8456a:	ea91 0f03 	teq	r1, r3
   8456e:	bf1e      	ittt	ne
   84570:	2100      	movne	r1, #0
   84572:	2000      	movne	r0, #0
   84574:	bd30      	popne	{r4, r5, pc}
   84576:	ea5f 5c54 	movs.w	ip, r4, lsr #21
   8457a:	d105      	bne.n	84588 <__adddf3+0x230>
   8457c:	0040      	lsls	r0, r0, #1
   8457e:	4149      	adcs	r1, r1
   84580:	bf28      	it	cs
   84582:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
   84586:	bd30      	pop	{r4, r5, pc}
   84588:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
   8458c:	bf3c      	itt	cc
   8458e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
   84592:	bd30      	popcc	{r4, r5, pc}
   84594:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84598:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
   8459c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
   845a0:	f04f 0000 	mov.w	r0, #0
   845a4:	bd30      	pop	{r4, r5, pc}
   845a6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
   845aa:	bf1a      	itte	ne
   845ac:	4619      	movne	r1, r3
   845ae:	4610      	movne	r0, r2
   845b0:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
   845b4:	bf1c      	itt	ne
   845b6:	460b      	movne	r3, r1
   845b8:	4602      	movne	r2, r0
   845ba:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
   845be:	bf06      	itte	eq
   845c0:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
   845c4:	ea91 0f03 	teqeq	r1, r3
   845c8:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
   845cc:	bd30      	pop	{r4, r5, pc}
   845ce:	bf00      	nop

000845d0 <__aeabi_ui2d>:
   845d0:	f090 0f00 	teq	r0, #0
   845d4:	bf04      	itt	eq
   845d6:	2100      	moveq	r1, #0
   845d8:	4770      	bxeq	lr
   845da:	b530      	push	{r4, r5, lr}
   845dc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   845e0:	f104 0432 	add.w	r4, r4, #50	; 0x32
   845e4:	f04f 0500 	mov.w	r5, #0
   845e8:	f04f 0100 	mov.w	r1, #0
   845ec:	e750      	b.n	84490 <__adddf3+0x138>
   845ee:	bf00      	nop

000845f0 <__aeabi_i2d>:
   845f0:	f090 0f00 	teq	r0, #0
   845f4:	bf04      	itt	eq
   845f6:	2100      	moveq	r1, #0
   845f8:	4770      	bxeq	lr
   845fa:	b530      	push	{r4, r5, lr}
   845fc:	f44f 6480 	mov.w	r4, #1024	; 0x400
   84600:	f104 0432 	add.w	r4, r4, #50	; 0x32
   84604:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
   84608:	bf48      	it	mi
   8460a:	4240      	negmi	r0, r0
   8460c:	f04f 0100 	mov.w	r1, #0
   84610:	e73e      	b.n	84490 <__adddf3+0x138>
   84612:	bf00      	nop

00084614 <__aeabi_f2d>:
   84614:	0042      	lsls	r2, r0, #1
   84616:	ea4f 01e2 	mov.w	r1, r2, asr #3
   8461a:	ea4f 0131 	mov.w	r1, r1, rrx
   8461e:	ea4f 7002 	mov.w	r0, r2, lsl #28
   84622:	bf1f      	itttt	ne
   84624:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
   84628:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8462c:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
   84630:	4770      	bxne	lr
   84632:	f092 0f00 	teq	r2, #0
   84636:	bf14      	ite	ne
   84638:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
   8463c:	4770      	bxeq	lr
   8463e:	b530      	push	{r4, r5, lr}
   84640:	f44f 7460 	mov.w	r4, #896	; 0x380
   84644:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
   84648:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
   8464c:	e720      	b.n	84490 <__adddf3+0x138>
   8464e:	bf00      	nop

00084650 <__aeabi_ul2d>:
   84650:	ea50 0201 	orrs.w	r2, r0, r1
   84654:	bf08      	it	eq
   84656:	4770      	bxeq	lr
   84658:	b530      	push	{r4, r5, lr}
   8465a:	f04f 0500 	mov.w	r5, #0
   8465e:	e00a      	b.n	84676 <__aeabi_l2d+0x16>

00084660 <__aeabi_l2d>:
   84660:	ea50 0201 	orrs.w	r2, r0, r1
   84664:	bf08      	it	eq
   84666:	4770      	bxeq	lr
   84668:	b530      	push	{r4, r5, lr}
   8466a:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
   8466e:	d502      	bpl.n	84676 <__aeabi_l2d+0x16>
   84670:	4240      	negs	r0, r0
   84672:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
   84676:	f44f 6480 	mov.w	r4, #1024	; 0x400
   8467a:	f104 0432 	add.w	r4, r4, #50	; 0x32
   8467e:	ea5f 5c91 	movs.w	ip, r1, lsr #22
   84682:	f43f aedc 	beq.w	8443e <__adddf3+0xe6>
   84686:	f04f 0203 	mov.w	r2, #3
   8468a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   8468e:	bf18      	it	ne
   84690:	3203      	addne	r2, #3
   84692:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
   84696:	bf18      	it	ne
   84698:	3203      	addne	r2, #3
   8469a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
   8469e:	f1c2 0320 	rsb	r3, r2, #32
   846a2:	fa00 fc03 	lsl.w	ip, r0, r3
   846a6:	fa20 f002 	lsr.w	r0, r0, r2
   846aa:	fa01 fe03 	lsl.w	lr, r1, r3
   846ae:	ea40 000e 	orr.w	r0, r0, lr
   846b2:	fa21 f102 	lsr.w	r1, r1, r2
   846b6:	4414      	add	r4, r2
   846b8:	e6c1      	b.n	8443e <__adddf3+0xe6>
   846ba:	bf00      	nop

000846bc <__aeabi_d2uiz>:
   846bc:	004a      	lsls	r2, r1, #1
   846be:	d211      	bcs.n	846e4 <__aeabi_d2uiz+0x28>
   846c0:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
   846c4:	d211      	bcs.n	846ea <__aeabi_d2uiz+0x2e>
   846c6:	d50d      	bpl.n	846e4 <__aeabi_d2uiz+0x28>
   846c8:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
   846cc:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
   846d0:	d40e      	bmi.n	846f0 <__aeabi_d2uiz+0x34>
   846d2:	ea4f 23c1 	mov.w	r3, r1, lsl #11
   846d6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
   846da:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
   846de:	fa23 f002 	lsr.w	r0, r3, r2
   846e2:	4770      	bx	lr
   846e4:	f04f 0000 	mov.w	r0, #0
   846e8:	4770      	bx	lr
   846ea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
   846ee:	d102      	bne.n	846f6 <__aeabi_d2uiz+0x3a>
   846f0:	f04f 30ff 	mov.w	r0, #4294967295
   846f4:	4770      	bx	lr
   846f6:	f04f 0000 	mov.w	r0, #0
   846fa:	4770      	bx	lr

000846fc <__libc_init_array>:
   846fc:	b570      	push	{r4, r5, r6, lr}
   846fe:	4e0f      	ldr	r6, [pc, #60]	; (8473c <__libc_init_array+0x40>)
   84700:	4d0f      	ldr	r5, [pc, #60]	; (84740 <__libc_init_array+0x44>)
   84702:	1b76      	subs	r6, r6, r5
   84704:	10b6      	asrs	r6, r6, #2
   84706:	bf18      	it	ne
   84708:	2400      	movne	r4, #0
   8470a:	d005      	beq.n	84718 <__libc_init_array+0x1c>
   8470c:	3401      	adds	r4, #1
   8470e:	f855 3b04 	ldr.w	r3, [r5], #4
   84712:	4798      	blx	r3
   84714:	42a6      	cmp	r6, r4
   84716:	d1f9      	bne.n	8470c <__libc_init_array+0x10>
   84718:	4e0a      	ldr	r6, [pc, #40]	; (84744 <__libc_init_array+0x48>)
   8471a:	4d0b      	ldr	r5, [pc, #44]	; (84748 <__libc_init_array+0x4c>)
   8471c:	f003 f812 	bl	87744 <_init>
   84720:	1b76      	subs	r6, r6, r5
   84722:	10b6      	asrs	r6, r6, #2
   84724:	bf18      	it	ne
   84726:	2400      	movne	r4, #0
   84728:	d006      	beq.n	84738 <__libc_init_array+0x3c>
   8472a:	3401      	adds	r4, #1
   8472c:	f855 3b04 	ldr.w	r3, [r5], #4
   84730:	4798      	blx	r3
   84732:	42a6      	cmp	r6, r4
   84734:	d1f9      	bne.n	8472a <__libc_init_array+0x2e>
   84736:	bd70      	pop	{r4, r5, r6, pc}
   84738:	bd70      	pop	{r4, r5, r6, pc}
   8473a:	bf00      	nop
   8473c:	00087750 	.word	0x00087750
   84740:	00087750 	.word	0x00087750
   84744:	00087758 	.word	0x00087758
   84748:	00087750 	.word	0x00087750

0008474c <iprintf>:
   8474c:	b40f      	push	{r0, r1, r2, r3}
   8474e:	b510      	push	{r4, lr}
   84750:	4b07      	ldr	r3, [pc, #28]	; (84770 <iprintf+0x24>)
   84752:	b082      	sub	sp, #8
   84754:	ac04      	add	r4, sp, #16
   84756:	f854 2b04 	ldr.w	r2, [r4], #4
   8475a:	6818      	ldr	r0, [r3, #0]
   8475c:	4623      	mov	r3, r4
   8475e:	6881      	ldr	r1, [r0, #8]
   84760:	9401      	str	r4, [sp, #4]
   84762:	f000 f96f 	bl	84a44 <_vfiprintf_r>
   84766:	b002      	add	sp, #8
   84768:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   8476c:	b004      	add	sp, #16
   8476e:	4770      	bx	lr
   84770:	200704d8 	.word	0x200704d8

00084774 <memset>:
   84774:	b470      	push	{r4, r5, r6}
   84776:	0784      	lsls	r4, r0, #30
   84778:	d046      	beq.n	84808 <memset+0x94>
   8477a:	1e54      	subs	r4, r2, #1
   8477c:	2a00      	cmp	r2, #0
   8477e:	d041      	beq.n	84804 <memset+0x90>
   84780:	b2cd      	uxtb	r5, r1
   84782:	4603      	mov	r3, r0
   84784:	e002      	b.n	8478c <memset+0x18>
   84786:	1e62      	subs	r2, r4, #1
   84788:	b3e4      	cbz	r4, 84804 <memset+0x90>
   8478a:	4614      	mov	r4, r2
   8478c:	f803 5b01 	strb.w	r5, [r3], #1
   84790:	079a      	lsls	r2, r3, #30
   84792:	d1f8      	bne.n	84786 <memset+0x12>
   84794:	2c03      	cmp	r4, #3
   84796:	d92e      	bls.n	847f6 <memset+0x82>
   84798:	b2cd      	uxtb	r5, r1
   8479a:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
   8479e:	2c0f      	cmp	r4, #15
   847a0:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
   847a4:	d919      	bls.n	847da <memset+0x66>
   847a6:	4626      	mov	r6, r4
   847a8:	f103 0210 	add.w	r2, r3, #16
   847ac:	3e10      	subs	r6, #16
   847ae:	2e0f      	cmp	r6, #15
   847b0:	f842 5c10 	str.w	r5, [r2, #-16]
   847b4:	f842 5c0c 	str.w	r5, [r2, #-12]
   847b8:	f842 5c08 	str.w	r5, [r2, #-8]
   847bc:	f842 5c04 	str.w	r5, [r2, #-4]
   847c0:	f102 0210 	add.w	r2, r2, #16
   847c4:	d8f2      	bhi.n	847ac <memset+0x38>
   847c6:	f1a4 0210 	sub.w	r2, r4, #16
   847ca:	f022 020f 	bic.w	r2, r2, #15
   847ce:	f004 040f 	and.w	r4, r4, #15
   847d2:	3210      	adds	r2, #16
   847d4:	2c03      	cmp	r4, #3
   847d6:	4413      	add	r3, r2
   847d8:	d90d      	bls.n	847f6 <memset+0x82>
   847da:	461e      	mov	r6, r3
   847dc:	4622      	mov	r2, r4
   847de:	3a04      	subs	r2, #4
   847e0:	2a03      	cmp	r2, #3
   847e2:	f846 5b04 	str.w	r5, [r6], #4
   847e6:	d8fa      	bhi.n	847de <memset+0x6a>
   847e8:	1f22      	subs	r2, r4, #4
   847ea:	f022 0203 	bic.w	r2, r2, #3
   847ee:	3204      	adds	r2, #4
   847f0:	4413      	add	r3, r2
   847f2:	f004 0403 	and.w	r4, r4, #3
   847f6:	b12c      	cbz	r4, 84804 <memset+0x90>
   847f8:	b2c9      	uxtb	r1, r1
   847fa:	441c      	add	r4, r3
   847fc:	f803 1b01 	strb.w	r1, [r3], #1
   84800:	42a3      	cmp	r3, r4
   84802:	d1fb      	bne.n	847fc <memset+0x88>
   84804:	bc70      	pop	{r4, r5, r6}
   84806:	4770      	bx	lr
   84808:	4614      	mov	r4, r2
   8480a:	4603      	mov	r3, r0
   8480c:	e7c2      	b.n	84794 <memset+0x20>
   8480e:	bf00      	nop

00084810 <setbuf>:
   84810:	2900      	cmp	r1, #0
   84812:	bf0c      	ite	eq
   84814:	2202      	moveq	r2, #2
   84816:	2200      	movne	r2, #0
   84818:	f44f 6380 	mov.w	r3, #1024	; 0x400
   8481c:	f000 b800 	b.w	84820 <setvbuf>

00084820 <setvbuf>:
   84820:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
   84824:	4d51      	ldr	r5, [pc, #324]	; (8496c <setvbuf+0x14c>)
   84826:	b083      	sub	sp, #12
   84828:	682d      	ldr	r5, [r5, #0]
   8482a:	4604      	mov	r4, r0
   8482c:	460f      	mov	r7, r1
   8482e:	4690      	mov	r8, r2
   84830:	461e      	mov	r6, r3
   84832:	b115      	cbz	r5, 8483a <setvbuf+0x1a>
   84834:	6bab      	ldr	r3, [r5, #56]	; 0x38
   84836:	2b00      	cmp	r3, #0
   84838:	d079      	beq.n	8492e <setvbuf+0x10e>
   8483a:	f1b8 0f02 	cmp.w	r8, #2
   8483e:	d004      	beq.n	8484a <setvbuf+0x2a>
   84840:	f1b8 0f01 	cmp.w	r8, #1
   84844:	d87f      	bhi.n	84946 <setvbuf+0x126>
   84846:	2e00      	cmp	r6, #0
   84848:	db7d      	blt.n	84946 <setvbuf+0x126>
   8484a:	4621      	mov	r1, r4
   8484c:	4628      	mov	r0, r5
   8484e:	f001 f93b 	bl	85ac8 <_fflush_r>
   84852:	6b21      	ldr	r1, [r4, #48]	; 0x30
   84854:	b141      	cbz	r1, 84868 <setvbuf+0x48>
   84856:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8485a:	4299      	cmp	r1, r3
   8485c:	d002      	beq.n	84864 <setvbuf+0x44>
   8485e:	4628      	mov	r0, r5
   84860:	f001 fa8e 	bl	85d80 <_free_r>
   84864:	2300      	movs	r3, #0
   84866:	6323      	str	r3, [r4, #48]	; 0x30
   84868:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8486c:	2200      	movs	r2, #0
   8486e:	61a2      	str	r2, [r4, #24]
   84870:	6062      	str	r2, [r4, #4]
   84872:	061a      	lsls	r2, r3, #24
   84874:	d454      	bmi.n	84920 <setvbuf+0x100>
   84876:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
   8487a:	f023 0303 	bic.w	r3, r3, #3
   8487e:	f1b8 0f02 	cmp.w	r8, #2
   84882:	81a3      	strh	r3, [r4, #12]
   84884:	d039      	beq.n	848fa <setvbuf+0xda>
   84886:	ab01      	add	r3, sp, #4
   84888:	466a      	mov	r2, sp
   8488a:	4621      	mov	r1, r4
   8488c:	4628      	mov	r0, r5
   8488e:	f001 fd15 	bl	862bc <__swhatbuf_r>
   84892:	89a3      	ldrh	r3, [r4, #12]
   84894:	4318      	orrs	r0, r3
   84896:	81a0      	strh	r0, [r4, #12]
   84898:	b326      	cbz	r6, 848e4 <setvbuf+0xc4>
   8489a:	b327      	cbz	r7, 848e6 <setvbuf+0xc6>
   8489c:	6bab      	ldr	r3, [r5, #56]	; 0x38
   8489e:	2b00      	cmp	r3, #0
   848a0:	d04d      	beq.n	8493e <setvbuf+0x11e>
   848a2:	9b00      	ldr	r3, [sp, #0]
   848a4:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
   848a8:	429e      	cmp	r6, r3
   848aa:	bf1c      	itt	ne
   848ac:	f440 6000 	orrne.w	r0, r0, #2048	; 0x800
   848b0:	81a0      	strhne	r0, [r4, #12]
   848b2:	f1b8 0f01 	cmp.w	r8, #1
   848b6:	bf08      	it	eq
   848b8:	f040 0001 	orreq.w	r0, r0, #1
   848bc:	b283      	uxth	r3, r0
   848be:	bf08      	it	eq
   848c0:	81a0      	strheq	r0, [r4, #12]
   848c2:	f003 0008 	and.w	r0, r3, #8
   848c6:	b280      	uxth	r0, r0
   848c8:	6027      	str	r7, [r4, #0]
   848ca:	6127      	str	r7, [r4, #16]
   848cc:	6166      	str	r6, [r4, #20]
   848ce:	b318      	cbz	r0, 84918 <setvbuf+0xf8>
   848d0:	f013 0001 	ands.w	r0, r3, #1
   848d4:	d02f      	beq.n	84936 <setvbuf+0x116>
   848d6:	2000      	movs	r0, #0
   848d8:	4276      	negs	r6, r6
   848da:	61a6      	str	r6, [r4, #24]
   848dc:	60a0      	str	r0, [r4, #8]
   848de:	b003      	add	sp, #12
   848e0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   848e4:	9e00      	ldr	r6, [sp, #0]
   848e6:	4630      	mov	r0, r6
   848e8:	f001 fd5c 	bl	863a4 <malloc>
   848ec:	4607      	mov	r7, r0
   848ee:	b368      	cbz	r0, 8494c <setvbuf+0x12c>
   848f0:	89a3      	ldrh	r3, [r4, #12]
   848f2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   848f6:	81a3      	strh	r3, [r4, #12]
   848f8:	e7d0      	b.n	8489c <setvbuf+0x7c>
   848fa:	2000      	movs	r0, #0
   848fc:	f104 0243 	add.w	r2, r4, #67	; 0x43
   84900:	f043 0302 	orr.w	r3, r3, #2
   84904:	2500      	movs	r5, #0
   84906:	2101      	movs	r1, #1
   84908:	81a3      	strh	r3, [r4, #12]
   8490a:	60a5      	str	r5, [r4, #8]
   8490c:	6022      	str	r2, [r4, #0]
   8490e:	6122      	str	r2, [r4, #16]
   84910:	6161      	str	r1, [r4, #20]
   84912:	b003      	add	sp, #12
   84914:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   84918:	60a0      	str	r0, [r4, #8]
   8491a:	b003      	add	sp, #12
   8491c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   84920:	6921      	ldr	r1, [r4, #16]
   84922:	4628      	mov	r0, r5
   84924:	f001 fa2c 	bl	85d80 <_free_r>
   84928:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8492c:	e7a3      	b.n	84876 <setvbuf+0x56>
   8492e:	4628      	mov	r0, r5
   84930:	f001 f95e 	bl	85bf0 <__sinit>
   84934:	e781      	b.n	8483a <setvbuf+0x1a>
   84936:	60a6      	str	r6, [r4, #8]
   84938:	b003      	add	sp, #12
   8493a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
   8493e:	4628      	mov	r0, r5
   84940:	f001 f956 	bl	85bf0 <__sinit>
   84944:	e7ad      	b.n	848a2 <setvbuf+0x82>
   84946:	f04f 30ff 	mov.w	r0, #4294967295
   8494a:	e7e2      	b.n	84912 <setvbuf+0xf2>
   8494c:	f8dd 9000 	ldr.w	r9, [sp]
   84950:	45b1      	cmp	r9, r6
   84952:	d006      	beq.n	84962 <setvbuf+0x142>
   84954:	4648      	mov	r0, r9
   84956:	f001 fd25 	bl	863a4 <malloc>
   8495a:	4607      	mov	r7, r0
   8495c:	b108      	cbz	r0, 84962 <setvbuf+0x142>
   8495e:	464e      	mov	r6, r9
   84960:	e7c6      	b.n	848f0 <setvbuf+0xd0>
   84962:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   84966:	f04f 30ff 	mov.w	r0, #4294967295
   8496a:	e7c7      	b.n	848fc <setvbuf+0xdc>
   8496c:	200704d8 	.word	0x200704d8

00084970 <strlen>:
   84970:	f020 0103 	bic.w	r1, r0, #3
   84974:	f010 0003 	ands.w	r0, r0, #3
   84978:	f1c0 0000 	rsb	r0, r0, #0
   8497c:	f851 3b04 	ldr.w	r3, [r1], #4
   84980:	f100 0c04 	add.w	ip, r0, #4
   84984:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
   84988:	f06f 0200 	mvn.w	r2, #0
   8498c:	bf1c      	itt	ne
   8498e:	fa22 f20c 	lsrne.w	r2, r2, ip
   84992:	4313      	orrne	r3, r2
   84994:	f04f 0c01 	mov.w	ip, #1
   84998:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
   8499c:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
   849a0:	eba3 020c 	sub.w	r2, r3, ip
   849a4:	ea22 0203 	bic.w	r2, r2, r3
   849a8:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
   849ac:	bf04      	itt	eq
   849ae:	f851 3b04 	ldreq.w	r3, [r1], #4
   849b2:	3004      	addeq	r0, #4
   849b4:	d0f4      	beq.n	849a0 <strlen+0x30>
   849b6:	f1c2 0100 	rsb	r1, r2, #0
   849ba:	ea02 0201 	and.w	r2, r2, r1
   849be:	fab2 f282 	clz	r2, r2
   849c2:	f1c2 021f 	rsb	r2, r2, #31
   849c6:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
   849ca:	4770      	bx	lr

000849cc <__sprint_r.part.0>:
   849cc:	6e4b      	ldr	r3, [r1, #100]	; 0x64
   849ce:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   849d2:	049c      	lsls	r4, r3, #18
   849d4:	4692      	mov	sl, r2
   849d6:	d52c      	bpl.n	84a32 <__sprint_r.part.0+0x66>
   849d8:	6893      	ldr	r3, [r2, #8]
   849da:	6812      	ldr	r2, [r2, #0]
   849dc:	b33b      	cbz	r3, 84a2e <__sprint_r.part.0+0x62>
   849de:	460f      	mov	r7, r1
   849e0:	4680      	mov	r8, r0
   849e2:	f102 0908 	add.w	r9, r2, #8
   849e6:	e919 0060 	ldmdb	r9, {r5, r6}
   849ea:	08b6      	lsrs	r6, r6, #2
   849ec:	d017      	beq.n	84a1e <__sprint_r.part.0+0x52>
   849ee:	3d04      	subs	r5, #4
   849f0:	2400      	movs	r4, #0
   849f2:	e001      	b.n	849f8 <__sprint_r.part.0+0x2c>
   849f4:	42a6      	cmp	r6, r4
   849f6:	d010      	beq.n	84a1a <__sprint_r.part.0+0x4e>
   849f8:	463a      	mov	r2, r7
   849fa:	f855 1f04 	ldr.w	r1, [r5, #4]!
   849fe:	4640      	mov	r0, r8
   84a00:	f001 f95e 	bl	85cc0 <_fputwc_r>
   84a04:	1c43      	adds	r3, r0, #1
   84a06:	f104 0401 	add.w	r4, r4, #1
   84a0a:	d1f3      	bne.n	849f4 <__sprint_r.part.0+0x28>
   84a0c:	2300      	movs	r3, #0
   84a0e:	f8ca 3008 	str.w	r3, [sl, #8]
   84a12:	f8ca 3004 	str.w	r3, [sl, #4]
   84a16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   84a1a:	f8da 3008 	ldr.w	r3, [sl, #8]
   84a1e:	eba3 0386 	sub.w	r3, r3, r6, lsl #2
   84a22:	f8ca 3008 	str.w	r3, [sl, #8]
   84a26:	f109 0908 	add.w	r9, r9, #8
   84a2a:	2b00      	cmp	r3, #0
   84a2c:	d1db      	bne.n	849e6 <__sprint_r.part.0+0x1a>
   84a2e:	2000      	movs	r0, #0
   84a30:	e7ec      	b.n	84a0c <__sprint_r.part.0+0x40>
   84a32:	f001 fa8d 	bl	85f50 <__sfvwrite_r>
   84a36:	2300      	movs	r3, #0
   84a38:	f8ca 3008 	str.w	r3, [sl, #8]
   84a3c:	f8ca 3004 	str.w	r3, [sl, #4]
   84a40:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

00084a44 <_vfiprintf_r>:
   84a44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   84a48:	b0ab      	sub	sp, #172	; 0xac
   84a4a:	461c      	mov	r4, r3
   84a4c:	9100      	str	r1, [sp, #0]
   84a4e:	4690      	mov	r8, r2
   84a50:	9304      	str	r3, [sp, #16]
   84a52:	9005      	str	r0, [sp, #20]
   84a54:	b118      	cbz	r0, 84a5e <_vfiprintf_r+0x1a>
   84a56:	6b83      	ldr	r3, [r0, #56]	; 0x38
   84a58:	2b00      	cmp	r3, #0
   84a5a:	f000 80de 	beq.w	84c1a <_vfiprintf_r+0x1d6>
   84a5e:	9800      	ldr	r0, [sp, #0]
   84a60:	f9b0 100c 	ldrsh.w	r1, [r0, #12]
   84a64:	b28a      	uxth	r2, r1
   84a66:	0495      	lsls	r5, r2, #18
   84a68:	d407      	bmi.n	84a7a <_vfiprintf_r+0x36>
   84a6a:	6e43      	ldr	r3, [r0, #100]	; 0x64
   84a6c:	f441 5200 	orr.w	r2, r1, #8192	; 0x2000
   84a70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
   84a74:	8182      	strh	r2, [r0, #12]
   84a76:	6643      	str	r3, [r0, #100]	; 0x64
   84a78:	b292      	uxth	r2, r2
   84a7a:	0711      	lsls	r1, r2, #28
   84a7c:	f140 80b1 	bpl.w	84be2 <_vfiprintf_r+0x19e>
   84a80:	9b00      	ldr	r3, [sp, #0]
   84a82:	691b      	ldr	r3, [r3, #16]
   84a84:	2b00      	cmp	r3, #0
   84a86:	f000 80ac 	beq.w	84be2 <_vfiprintf_r+0x19e>
   84a8a:	f002 021a 	and.w	r2, r2, #26
   84a8e:	2a0a      	cmp	r2, #10
   84a90:	f000 80b5 	beq.w	84bfe <_vfiprintf_r+0x1ba>
   84a94:	f10d 0a68 	add.w	sl, sp, #104	; 0x68
   84a98:	46d3      	mov	fp, sl
   84a9a:	2300      	movs	r3, #0
   84a9c:	9302      	str	r3, [sp, #8]
   84a9e:	930f      	str	r3, [sp, #60]	; 0x3c
   84aa0:	930e      	str	r3, [sp, #56]	; 0x38
   84aa2:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
   84aa6:	f898 3000 	ldrb.w	r3, [r8]
   84aaa:	4644      	mov	r4, r8
   84aac:	b1fb      	cbz	r3, 84aee <_vfiprintf_r+0xaa>
   84aae:	2b25      	cmp	r3, #37	; 0x25
   84ab0:	d102      	bne.n	84ab8 <_vfiprintf_r+0x74>
   84ab2:	e01c      	b.n	84aee <_vfiprintf_r+0xaa>
   84ab4:	2b25      	cmp	r3, #37	; 0x25
   84ab6:	d003      	beq.n	84ac0 <_vfiprintf_r+0x7c>
   84ab8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
   84abc:	2b00      	cmp	r3, #0
   84abe:	d1f9      	bne.n	84ab4 <_vfiprintf_r+0x70>
   84ac0:	ebc8 0504 	rsb	r5, r8, r4
   84ac4:	b19d      	cbz	r5, 84aee <_vfiprintf_r+0xaa>
   84ac6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   84ac8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84aca:	3301      	adds	r3, #1
   84acc:	442a      	add	r2, r5
   84ace:	2b07      	cmp	r3, #7
   84ad0:	f8cb 8000 	str.w	r8, [fp]
   84ad4:	f8cb 5004 	str.w	r5, [fp, #4]
   84ad8:	920f      	str	r2, [sp, #60]	; 0x3c
   84ada:	930e      	str	r3, [sp, #56]	; 0x38
   84adc:	dd7b      	ble.n	84bd6 <_vfiprintf_r+0x192>
   84ade:	2a00      	cmp	r2, #0
   84ae0:	f040 851f 	bne.w	85522 <_vfiprintf_r+0xade>
   84ae4:	46d3      	mov	fp, sl
   84ae6:	9b02      	ldr	r3, [sp, #8]
   84ae8:	920e      	str	r2, [sp, #56]	; 0x38
   84aea:	442b      	add	r3, r5
   84aec:	9302      	str	r3, [sp, #8]
   84aee:	7823      	ldrb	r3, [r4, #0]
   84af0:	2b00      	cmp	r3, #0
   84af2:	f000 843b 	beq.w	8536c <_vfiprintf_r+0x928>
   84af6:	f04f 0300 	mov.w	r3, #0
   84afa:	2100      	movs	r1, #0
   84afc:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   84b00:	f104 0801 	add.w	r8, r4, #1
   84b04:	7863      	ldrb	r3, [r4, #1]
   84b06:	4608      	mov	r0, r1
   84b08:	460e      	mov	r6, r1
   84b0a:	460c      	mov	r4, r1
   84b0c:	f04f 32ff 	mov.w	r2, #4294967295
   84b10:	9201      	str	r2, [sp, #4]
   84b12:	f108 0801 	add.w	r8, r8, #1
   84b16:	f1a3 0220 	sub.w	r2, r3, #32
   84b1a:	2a58      	cmp	r2, #88	; 0x58
   84b1c:	f200 838b 	bhi.w	85236 <_vfiprintf_r+0x7f2>
   84b20:	e8df f012 	tbh	[pc, r2, lsl #1]
   84b24:	0389033d 	.word	0x0389033d
   84b28:	03450389 	.word	0x03450389
   84b2c:	03890389 	.word	0x03890389
   84b30:	03890389 	.word	0x03890389
   84b34:	03890389 	.word	0x03890389
   84b38:	026b007e 	.word	0x026b007e
   84b3c:	00860389 	.word	0x00860389
   84b40:	03890270 	.word	0x03890270
   84b44:	025d01cc 	.word	0x025d01cc
   84b48:	025d025d 	.word	0x025d025d
   84b4c:	025d025d 	.word	0x025d025d
   84b50:	025d025d 	.word	0x025d025d
   84b54:	025d025d 	.word	0x025d025d
   84b58:	03890389 	.word	0x03890389
   84b5c:	03890389 	.word	0x03890389
   84b60:	03890389 	.word	0x03890389
   84b64:	03890389 	.word	0x03890389
   84b68:	03890389 	.word	0x03890389
   84b6c:	038901d1 	.word	0x038901d1
   84b70:	03890389 	.word	0x03890389
   84b74:	03890389 	.word	0x03890389
   84b78:	03890389 	.word	0x03890389
   84b7c:	03890389 	.word	0x03890389
   84b80:	021a0389 	.word	0x021a0389
   84b84:	03890389 	.word	0x03890389
   84b88:	03890389 	.word	0x03890389
   84b8c:	02e50389 	.word	0x02e50389
   84b90:	03890389 	.word	0x03890389
   84b94:	03890308 	.word	0x03890308
   84b98:	03890389 	.word	0x03890389
   84b9c:	03890389 	.word	0x03890389
   84ba0:	03890389 	.word	0x03890389
   84ba4:	03890389 	.word	0x03890389
   84ba8:	032b0389 	.word	0x032b0389
   84bac:	03890382 	.word	0x03890382
   84bb0:	03890389 	.word	0x03890389
   84bb4:	0382035e 	.word	0x0382035e
   84bb8:	03890389 	.word	0x03890389
   84bbc:	03890363 	.word	0x03890363
   84bc0:	028d0370 	.word	0x028d0370
   84bc4:	02e0008b 	.word	0x02e0008b
   84bc8:	02930389 	.word	0x02930389
   84bcc:	02b20389 	.word	0x02b20389
   84bd0:	03890389 	.word	0x03890389
   84bd4:	034a      	.short	0x034a
   84bd6:	f10b 0b08 	add.w	fp, fp, #8
   84bda:	9b02      	ldr	r3, [sp, #8]
   84bdc:	442b      	add	r3, r5
   84bde:	9302      	str	r3, [sp, #8]
   84be0:	e785      	b.n	84aee <_vfiprintf_r+0xaa>
   84be2:	9900      	ldr	r1, [sp, #0]
   84be4:	9805      	ldr	r0, [sp, #20]
   84be6:	f000 fe57 	bl	85898 <__swsetup_r>
   84bea:	2800      	cmp	r0, #0
   84bec:	f040 8545 	bne.w	8567a <_vfiprintf_r+0xc36>
   84bf0:	9b00      	ldr	r3, [sp, #0]
   84bf2:	899a      	ldrh	r2, [r3, #12]
   84bf4:	f002 021a 	and.w	r2, r2, #26
   84bf8:	2a0a      	cmp	r2, #10
   84bfa:	f47f af4b 	bne.w	84a94 <_vfiprintf_r+0x50>
   84bfe:	9900      	ldr	r1, [sp, #0]
   84c00:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
   84c04:	2b00      	cmp	r3, #0
   84c06:	f6ff af45 	blt.w	84a94 <_vfiprintf_r+0x50>
   84c0a:	4623      	mov	r3, r4
   84c0c:	4642      	mov	r2, r8
   84c0e:	9805      	ldr	r0, [sp, #20]
   84c10:	f000 fe0c 	bl	8582c <__sbprintf>
   84c14:	b02b      	add	sp, #172	; 0xac
   84c16:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   84c1a:	f000 ffe9 	bl	85bf0 <__sinit>
   84c1e:	e71e      	b.n	84a5e <_vfiprintf_r+0x1a>
   84c20:	9a04      	ldr	r2, [sp, #16]
   84c22:	4613      	mov	r3, r2
   84c24:	6814      	ldr	r4, [r2, #0]
   84c26:	3304      	adds	r3, #4
   84c28:	2c00      	cmp	r4, #0
   84c2a:	9304      	str	r3, [sp, #16]
   84c2c:	da02      	bge.n	84c34 <_vfiprintf_r+0x1f0>
   84c2e:	4264      	negs	r4, r4
   84c30:	f046 0604 	orr.w	r6, r6, #4
   84c34:	f898 3000 	ldrb.w	r3, [r8]
   84c38:	e76b      	b.n	84b12 <_vfiprintf_r+0xce>
   84c3a:	f04f 0300 	mov.w	r3, #0
   84c3e:	9804      	ldr	r0, [sp, #16]
   84c40:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   84c44:	4603      	mov	r3, r0
   84c46:	2130      	movs	r1, #48	; 0x30
   84c48:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
   84c4c:	9901      	ldr	r1, [sp, #4]
   84c4e:	2278      	movs	r2, #120	; 0x78
   84c50:	2900      	cmp	r1, #0
   84c52:	9406      	str	r4, [sp, #24]
   84c54:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
   84c58:	6804      	ldr	r4, [r0, #0]
   84c5a:	f103 0304 	add.w	r3, r3, #4
   84c5e:	f04f 0500 	mov.w	r5, #0
   84c62:	f046 0202 	orr.w	r2, r6, #2
   84c66:	f2c0 850c 	blt.w	85682 <_vfiprintf_r+0xc3e>
   84c6a:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84c6e:	ea54 0205 	orrs.w	r2, r4, r5
   84c72:	f046 0602 	orr.w	r6, r6, #2
   84c76:	9304      	str	r3, [sp, #16]
   84c78:	f040 84b5 	bne.w	855e6 <_vfiprintf_r+0xba2>
   84c7c:	48b3      	ldr	r0, [pc, #716]	; (84f4c <_vfiprintf_r+0x508>)
   84c7e:	9b01      	ldr	r3, [sp, #4]
   84c80:	2b00      	cmp	r3, #0
   84c82:	f040 8462 	bne.w	8554a <_vfiprintf_r+0xb06>
   84c86:	4699      	mov	r9, r3
   84c88:	4657      	mov	r7, sl
   84c8a:	2300      	movs	r3, #0
   84c8c:	9301      	str	r3, [sp, #4]
   84c8e:	9303      	str	r3, [sp, #12]
   84c90:	9b01      	ldr	r3, [sp, #4]
   84c92:	9a03      	ldr	r2, [sp, #12]
   84c94:	4293      	cmp	r3, r2
   84c96:	bfb8      	it	lt
   84c98:	4613      	movlt	r3, r2
   84c9a:	461d      	mov	r5, r3
   84c9c:	f1b9 0f00 	cmp.w	r9, #0
   84ca0:	d000      	beq.n	84ca4 <_vfiprintf_r+0x260>
   84ca2:	3501      	adds	r5, #1
   84ca4:	f016 0302 	ands.w	r3, r6, #2
   84ca8:	9307      	str	r3, [sp, #28]
   84caa:	bf18      	it	ne
   84cac:	3502      	addne	r5, #2
   84cae:	f016 0384 	ands.w	r3, r6, #132	; 0x84
   84cb2:	9308      	str	r3, [sp, #32]
   84cb4:	f040 82e8 	bne.w	85288 <_vfiprintf_r+0x844>
   84cb8:	9b06      	ldr	r3, [sp, #24]
   84cba:	1b5c      	subs	r4, r3, r5
   84cbc:	2c00      	cmp	r4, #0
   84cbe:	f340 82e3 	ble.w	85288 <_vfiprintf_r+0x844>
   84cc2:	2c10      	cmp	r4, #16
   84cc4:	f340 853c 	ble.w	85740 <_vfiprintf_r+0xcfc>
   84cc8:	f8df 9284 	ldr.w	r9, [pc, #644]	; 84f50 <_vfiprintf_r+0x50c>
   84ccc:	f8dd e038 	ldr.w	lr, [sp, #56]	; 0x38
   84cd0:	46dc      	mov	ip, fp
   84cd2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   84cd4:	46c3      	mov	fp, r8
   84cd6:	2310      	movs	r3, #16
   84cd8:	46a8      	mov	r8, r5
   84cda:	4670      	mov	r0, lr
   84cdc:	464d      	mov	r5, r9
   84cde:	f8dd 9014 	ldr.w	r9, [sp, #20]
   84ce2:	e007      	b.n	84cf4 <_vfiprintf_r+0x2b0>
   84ce4:	f100 0e02 	add.w	lr, r0, #2
   84ce8:	4608      	mov	r0, r1
   84cea:	f10c 0c08 	add.w	ip, ip, #8
   84cee:	3c10      	subs	r4, #16
   84cf0:	2c10      	cmp	r4, #16
   84cf2:	dd13      	ble.n	84d1c <_vfiprintf_r+0x2d8>
   84cf4:	1c41      	adds	r1, r0, #1
   84cf6:	3210      	adds	r2, #16
   84cf8:	2907      	cmp	r1, #7
   84cfa:	920f      	str	r2, [sp, #60]	; 0x3c
   84cfc:	f8cc 5000 	str.w	r5, [ip]
   84d00:	f8cc 3004 	str.w	r3, [ip, #4]
   84d04:	910e      	str	r1, [sp, #56]	; 0x38
   84d06:	dded      	ble.n	84ce4 <_vfiprintf_r+0x2a0>
   84d08:	2a00      	cmp	r2, #0
   84d0a:	f040 82a5 	bne.w	85258 <_vfiprintf_r+0x814>
   84d0e:	3c10      	subs	r4, #16
   84d10:	2c10      	cmp	r4, #16
   84d12:	4610      	mov	r0, r2
   84d14:	f04f 0e01 	mov.w	lr, #1
   84d18:	46d4      	mov	ip, sl
   84d1a:	dceb      	bgt.n	84cf4 <_vfiprintf_r+0x2b0>
   84d1c:	46a9      	mov	r9, r5
   84d1e:	4670      	mov	r0, lr
   84d20:	4645      	mov	r5, r8
   84d22:	46d8      	mov	r8, fp
   84d24:	46e3      	mov	fp, ip
   84d26:	4422      	add	r2, r4
   84d28:	2807      	cmp	r0, #7
   84d2a:	920f      	str	r2, [sp, #60]	; 0x3c
   84d2c:	f8cb 9000 	str.w	r9, [fp]
   84d30:	f8cb 4004 	str.w	r4, [fp, #4]
   84d34:	900e      	str	r0, [sp, #56]	; 0x38
   84d36:	f300 836d 	bgt.w	85414 <_vfiprintf_r+0x9d0>
   84d3a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   84d3e:	f10b 0b08 	add.w	fp, fp, #8
   84d42:	f100 0e01 	add.w	lr, r0, #1
   84d46:	2b00      	cmp	r3, #0
   84d48:	f040 82a7 	bne.w	8529a <_vfiprintf_r+0x856>
   84d4c:	9b07      	ldr	r3, [sp, #28]
   84d4e:	2b00      	cmp	r3, #0
   84d50:	f000 82ba 	beq.w	852c8 <_vfiprintf_r+0x884>
   84d54:	3202      	adds	r2, #2
   84d56:	a90c      	add	r1, sp, #48	; 0x30
   84d58:	2302      	movs	r3, #2
   84d5a:	f1be 0f07 	cmp.w	lr, #7
   84d5e:	920f      	str	r2, [sp, #60]	; 0x3c
   84d60:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   84d64:	e88b 000a 	stmia.w	fp, {r1, r3}
   84d68:	f340 8370 	ble.w	8544c <_vfiprintf_r+0xa08>
   84d6c:	2a00      	cmp	r2, #0
   84d6e:	f040 8400 	bne.w	85572 <_vfiprintf_r+0xb2e>
   84d72:	9b08      	ldr	r3, [sp, #32]
   84d74:	f04f 0e01 	mov.w	lr, #1
   84d78:	2b80      	cmp	r3, #128	; 0x80
   84d7a:	4610      	mov	r0, r2
   84d7c:	46d3      	mov	fp, sl
   84d7e:	f040 82a7 	bne.w	852d0 <_vfiprintf_r+0x88c>
   84d82:	9b06      	ldr	r3, [sp, #24]
   84d84:	1b5c      	subs	r4, r3, r5
   84d86:	2c00      	cmp	r4, #0
   84d88:	f340 82a2 	ble.w	852d0 <_vfiprintf_r+0x88c>
   84d8c:	2c10      	cmp	r4, #16
   84d8e:	f340 84f8 	ble.w	85782 <_vfiprintf_r+0xd3e>
   84d92:	f8df 91c0 	ldr.w	r9, [pc, #448]	; 84f54 <_vfiprintf_r+0x510>
   84d96:	46de      	mov	lr, fp
   84d98:	2310      	movs	r3, #16
   84d9a:	46c3      	mov	fp, r8
   84d9c:	46a8      	mov	r8, r5
   84d9e:	464d      	mov	r5, r9
   84da0:	f8dd 9014 	ldr.w	r9, [sp, #20]
   84da4:	e007      	b.n	84db6 <_vfiprintf_r+0x372>
   84da6:	f100 0c02 	add.w	ip, r0, #2
   84daa:	4608      	mov	r0, r1
   84dac:	f10e 0e08 	add.w	lr, lr, #8
   84db0:	3c10      	subs	r4, #16
   84db2:	2c10      	cmp	r4, #16
   84db4:	dd13      	ble.n	84dde <_vfiprintf_r+0x39a>
   84db6:	1c41      	adds	r1, r0, #1
   84db8:	3210      	adds	r2, #16
   84dba:	2907      	cmp	r1, #7
   84dbc:	920f      	str	r2, [sp, #60]	; 0x3c
   84dbe:	f8ce 5000 	str.w	r5, [lr]
   84dc2:	f8ce 3004 	str.w	r3, [lr, #4]
   84dc6:	910e      	str	r1, [sp, #56]	; 0x38
   84dc8:	dded      	ble.n	84da6 <_vfiprintf_r+0x362>
   84dca:	2a00      	cmp	r2, #0
   84dcc:	f040 830c 	bne.w	853e8 <_vfiprintf_r+0x9a4>
   84dd0:	3c10      	subs	r4, #16
   84dd2:	2c10      	cmp	r4, #16
   84dd4:	f04f 0c01 	mov.w	ip, #1
   84dd8:	4610      	mov	r0, r2
   84dda:	46d6      	mov	lr, sl
   84ddc:	dceb      	bgt.n	84db6 <_vfiprintf_r+0x372>
   84dde:	46a9      	mov	r9, r5
   84de0:	4645      	mov	r5, r8
   84de2:	46d8      	mov	r8, fp
   84de4:	46f3      	mov	fp, lr
   84de6:	4422      	add	r2, r4
   84de8:	f1bc 0f07 	cmp.w	ip, #7
   84dec:	920f      	str	r2, [sp, #60]	; 0x3c
   84dee:	f8cb 9000 	str.w	r9, [fp]
   84df2:	f8cb 4004 	str.w	r4, [fp, #4]
   84df6:	f8cd c038 	str.w	ip, [sp, #56]	; 0x38
   84dfa:	f300 83c8 	bgt.w	8558e <_vfiprintf_r+0xb4a>
   84dfe:	9b01      	ldr	r3, [sp, #4]
   84e00:	9903      	ldr	r1, [sp, #12]
   84e02:	f10b 0b08 	add.w	fp, fp, #8
   84e06:	1a5c      	subs	r4, r3, r1
   84e08:	2c00      	cmp	r4, #0
   84e0a:	f10c 0e01 	add.w	lr, ip, #1
   84e0e:	4660      	mov	r0, ip
   84e10:	f300 8264 	bgt.w	852dc <_vfiprintf_r+0x898>
   84e14:	9903      	ldr	r1, [sp, #12]
   84e16:	f1be 0f07 	cmp.w	lr, #7
   84e1a:	440a      	add	r2, r1
   84e1c:	920f      	str	r2, [sp, #60]	; 0x3c
   84e1e:	f8cb 7000 	str.w	r7, [fp]
   84e22:	f8cb 1004 	str.w	r1, [fp, #4]
   84e26:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   84e2a:	f340 82c5 	ble.w	853b8 <_vfiprintf_r+0x974>
   84e2e:	2a00      	cmp	r2, #0
   84e30:	f040 8332 	bne.w	85498 <_vfiprintf_r+0xa54>
   84e34:	0770      	lsls	r0, r6, #29
   84e36:	920e      	str	r2, [sp, #56]	; 0x38
   84e38:	d538      	bpl.n	84eac <_vfiprintf_r+0x468>
   84e3a:	9b06      	ldr	r3, [sp, #24]
   84e3c:	1b5c      	subs	r4, r3, r5
   84e3e:	2c00      	cmp	r4, #0
   84e40:	dd34      	ble.n	84eac <_vfiprintf_r+0x468>
   84e42:	46d3      	mov	fp, sl
   84e44:	2c10      	cmp	r4, #16
   84e46:	f340 8496 	ble.w	85776 <_vfiprintf_r+0xd32>
   84e4a:	f8df 9104 	ldr.w	r9, [pc, #260]	; 84f50 <_vfiprintf_r+0x50c>
   84e4e:	990e      	ldr	r1, [sp, #56]	; 0x38
   84e50:	464f      	mov	r7, r9
   84e52:	2610      	movs	r6, #16
   84e54:	f8dd 9014 	ldr.w	r9, [sp, #20]
   84e58:	e006      	b.n	84e68 <_vfiprintf_r+0x424>
   84e5a:	1c88      	adds	r0, r1, #2
   84e5c:	4619      	mov	r1, r3
   84e5e:	f10b 0b08 	add.w	fp, fp, #8
   84e62:	3c10      	subs	r4, #16
   84e64:	2c10      	cmp	r4, #16
   84e66:	dd13      	ble.n	84e90 <_vfiprintf_r+0x44c>
   84e68:	1c4b      	adds	r3, r1, #1
   84e6a:	3210      	adds	r2, #16
   84e6c:	2b07      	cmp	r3, #7
   84e6e:	920f      	str	r2, [sp, #60]	; 0x3c
   84e70:	f8cb 7000 	str.w	r7, [fp]
   84e74:	f8cb 6004 	str.w	r6, [fp, #4]
   84e78:	930e      	str	r3, [sp, #56]	; 0x38
   84e7a:	ddee      	ble.n	84e5a <_vfiprintf_r+0x416>
   84e7c:	2a00      	cmp	r2, #0
   84e7e:	f040 8285 	bne.w	8538c <_vfiprintf_r+0x948>
   84e82:	3c10      	subs	r4, #16
   84e84:	2c10      	cmp	r4, #16
   84e86:	f04f 0001 	mov.w	r0, #1
   84e8a:	4611      	mov	r1, r2
   84e8c:	46d3      	mov	fp, sl
   84e8e:	dceb      	bgt.n	84e68 <_vfiprintf_r+0x424>
   84e90:	46b9      	mov	r9, r7
   84e92:	4422      	add	r2, r4
   84e94:	2807      	cmp	r0, #7
   84e96:	920f      	str	r2, [sp, #60]	; 0x3c
   84e98:	f8cb 9000 	str.w	r9, [fp]
   84e9c:	f8cb 4004 	str.w	r4, [fp, #4]
   84ea0:	900e      	str	r0, [sp, #56]	; 0x38
   84ea2:	f340 8292 	ble.w	853ca <_vfiprintf_r+0x986>
   84ea6:	2a00      	cmp	r2, #0
   84ea8:	f040 840c 	bne.w	856c4 <_vfiprintf_r+0xc80>
   84eac:	9b02      	ldr	r3, [sp, #8]
   84eae:	9a06      	ldr	r2, [sp, #24]
   84eb0:	42aa      	cmp	r2, r5
   84eb2:	bfac      	ite	ge
   84eb4:	189b      	addge	r3, r3, r2
   84eb6:	195b      	addlt	r3, r3, r5
   84eb8:	9302      	str	r3, [sp, #8]
   84eba:	e290      	b.n	853de <_vfiprintf_r+0x99a>
   84ebc:	f046 0680 	orr.w	r6, r6, #128	; 0x80
   84ec0:	f898 3000 	ldrb.w	r3, [r8]
   84ec4:	e625      	b.n	84b12 <_vfiprintf_r+0xce>
   84ec6:	9406      	str	r4, [sp, #24]
   84ec8:	2900      	cmp	r1, #0
   84eca:	f040 8485 	bne.w	857d8 <_vfiprintf_r+0xd94>
   84ece:	f046 0610 	orr.w	r6, r6, #16
   84ed2:	06b3      	lsls	r3, r6, #26
   84ed4:	f140 8304 	bpl.w	854e0 <_vfiprintf_r+0xa9c>
   84ed8:	9904      	ldr	r1, [sp, #16]
   84eda:	3107      	adds	r1, #7
   84edc:	f021 0107 	bic.w	r1, r1, #7
   84ee0:	e9d1 2300 	ldrd	r2, r3, [r1]
   84ee4:	4614      	mov	r4, r2
   84ee6:	461d      	mov	r5, r3
   84ee8:	3108      	adds	r1, #8
   84eea:	9104      	str	r1, [sp, #16]
   84eec:	2a00      	cmp	r2, #0
   84eee:	f173 0300 	sbcs.w	r3, r3, #0
   84ef2:	f2c0 837c 	blt.w	855ee <_vfiprintf_r+0xbaa>
   84ef6:	9b01      	ldr	r3, [sp, #4]
   84ef8:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   84efc:	2b00      	cmp	r3, #0
   84efe:	f2c0 830b 	blt.w	85518 <_vfiprintf_r+0xad4>
   84f02:	ea54 0305 	orrs.w	r3, r4, r5
   84f06:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84f0a:	f000 80de 	beq.w	850ca <_vfiprintf_r+0x686>
   84f0e:	2d00      	cmp	r5, #0
   84f10:	bf08      	it	eq
   84f12:	2c0a      	cmpeq	r4, #10
   84f14:	f0c0 80de 	bcc.w	850d4 <_vfiprintf_r+0x690>
   84f18:	4657      	mov	r7, sl
   84f1a:	4620      	mov	r0, r4
   84f1c:	4629      	mov	r1, r5
   84f1e:	220a      	movs	r2, #10
   84f20:	2300      	movs	r3, #0
   84f22:	f002 f9f3 	bl	8730c <__aeabi_uldivmod>
   84f26:	3230      	adds	r2, #48	; 0x30
   84f28:	f807 2d01 	strb.w	r2, [r7, #-1]!
   84f2c:	4620      	mov	r0, r4
   84f2e:	4629      	mov	r1, r5
   84f30:	2300      	movs	r3, #0
   84f32:	220a      	movs	r2, #10
   84f34:	f002 f9ea 	bl	8730c <__aeabi_uldivmod>
   84f38:	4604      	mov	r4, r0
   84f3a:	460d      	mov	r5, r1
   84f3c:	ea54 0305 	orrs.w	r3, r4, r5
   84f40:	d1eb      	bne.n	84f1a <_vfiprintf_r+0x4d6>
   84f42:	ebc7 030a 	rsb	r3, r7, sl
   84f46:	9303      	str	r3, [sp, #12]
   84f48:	e6a2      	b.n	84c90 <_vfiprintf_r+0x24c>
   84f4a:	bf00      	nop
   84f4c:	00087718 	.word	0x00087718
   84f50:	00087734 	.word	0x00087734
   84f54:	000876f4 	.word	0x000876f4
   84f58:	9406      	str	r4, [sp, #24]
   84f5a:	2900      	cmp	r1, #0
   84f5c:	f040 8438 	bne.w	857d0 <_vfiprintf_r+0xd8c>
   84f60:	f046 0610 	orr.w	r6, r6, #16
   84f64:	f016 0320 	ands.w	r3, r6, #32
   84f68:	f000 82a1 	beq.w	854ae <_vfiprintf_r+0xa6a>
   84f6c:	f04f 0200 	mov.w	r2, #0
   84f70:	9b04      	ldr	r3, [sp, #16]
   84f72:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   84f76:	3307      	adds	r3, #7
   84f78:	f023 0307 	bic.w	r3, r3, #7
   84f7c:	f103 0208 	add.w	r2, r3, #8
   84f80:	e9d3 4500 	ldrd	r4, r5, [r3]
   84f84:	9b01      	ldr	r3, [sp, #4]
   84f86:	9204      	str	r2, [sp, #16]
   84f88:	2b00      	cmp	r3, #0
   84f8a:	db0a      	blt.n	84fa2 <_vfiprintf_r+0x55e>
   84f8c:	ea54 0305 	orrs.w	r3, r4, r5
   84f90:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   84f94:	d105      	bne.n	84fa2 <_vfiprintf_r+0x55e>
   84f96:	9b01      	ldr	r3, [sp, #4]
   84f98:	2b00      	cmp	r3, #0
   84f9a:	f000 8427 	beq.w	857ec <_vfiprintf_r+0xda8>
   84f9e:	2400      	movs	r4, #0
   84fa0:	2500      	movs	r5, #0
   84fa2:	f04f 0900 	mov.w	r9, #0
   84fa6:	4657      	mov	r7, sl
   84fa8:	08e2      	lsrs	r2, r4, #3
   84faa:	ea42 7245 	orr.w	r2, r2, r5, lsl #29
   84fae:	08e9      	lsrs	r1, r5, #3
   84fb0:	f004 0307 	and.w	r3, r4, #7
   84fb4:	460d      	mov	r5, r1
   84fb6:	4614      	mov	r4, r2
   84fb8:	3330      	adds	r3, #48	; 0x30
   84fba:	ea54 0205 	orrs.w	r2, r4, r5
   84fbe:	f807 3d01 	strb.w	r3, [r7, #-1]!
   84fc2:	d1f1      	bne.n	84fa8 <_vfiprintf_r+0x564>
   84fc4:	07f4      	lsls	r4, r6, #31
   84fc6:	d5bc      	bpl.n	84f42 <_vfiprintf_r+0x4fe>
   84fc8:	2b30      	cmp	r3, #48	; 0x30
   84fca:	d0ba      	beq.n	84f42 <_vfiprintf_r+0x4fe>
   84fcc:	2230      	movs	r2, #48	; 0x30
   84fce:	1e7b      	subs	r3, r7, #1
   84fd0:	f807 2c01 	strb.w	r2, [r7, #-1]
   84fd4:	ebc3 020a 	rsb	r2, r3, sl
   84fd8:	9203      	str	r2, [sp, #12]
   84fda:	461f      	mov	r7, r3
   84fdc:	e658      	b.n	84c90 <_vfiprintf_r+0x24c>
   84fde:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84fe2:	2400      	movs	r4, #0
   84fe4:	f818 3b01 	ldrb.w	r3, [r8], #1
   84fe8:	eb04 0484 	add.w	r4, r4, r4, lsl #2
   84fec:	eb02 0444 	add.w	r4, r2, r4, lsl #1
   84ff0:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   84ff4:	2a09      	cmp	r2, #9
   84ff6:	d9f5      	bls.n	84fe4 <_vfiprintf_r+0x5a0>
   84ff8:	e58d      	b.n	84b16 <_vfiprintf_r+0xd2>
   84ffa:	f898 3000 	ldrb.w	r3, [r8]
   84ffe:	2101      	movs	r1, #1
   85000:	202b      	movs	r0, #43	; 0x2b
   85002:	e586      	b.n	84b12 <_vfiprintf_r+0xce>
   85004:	f898 3000 	ldrb.w	r3, [r8]
   85008:	f108 0501 	add.w	r5, r8, #1
   8500c:	2b2a      	cmp	r3, #42	; 0x2a
   8500e:	f000 83cc 	beq.w	857aa <_vfiprintf_r+0xd66>
   85012:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85016:	2a09      	cmp	r2, #9
   85018:	46a8      	mov	r8, r5
   8501a:	bf98      	it	ls
   8501c:	2500      	movls	r5, #0
   8501e:	f200 83b5 	bhi.w	8578c <_vfiprintf_r+0xd48>
   85022:	f818 3b01 	ldrb.w	r3, [r8], #1
   85026:	eb05 0585 	add.w	r5, r5, r5, lsl #2
   8502a:	eb02 0545 	add.w	r5, r2, r5, lsl #1
   8502e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
   85032:	2a09      	cmp	r2, #9
   85034:	d9f5      	bls.n	85022 <_vfiprintf_r+0x5de>
   85036:	ea45 72e5 	orr.w	r2, r5, r5, asr #31
   8503a:	9201      	str	r2, [sp, #4]
   8503c:	e56b      	b.n	84b16 <_vfiprintf_r+0xd2>
   8503e:	9406      	str	r4, [sp, #24]
   85040:	2900      	cmp	r1, #0
   85042:	d08f      	beq.n	84f64 <_vfiprintf_r+0x520>
   85044:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   85048:	e78c      	b.n	84f64 <_vfiprintf_r+0x520>
   8504a:	f04f 0300 	mov.w	r3, #0
   8504e:	9a04      	ldr	r2, [sp, #16]
   85050:	9406      	str	r4, [sp, #24]
   85052:	6817      	ldr	r7, [r2, #0]
   85054:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   85058:	1d14      	adds	r4, r2, #4
   8505a:	9b01      	ldr	r3, [sp, #4]
   8505c:	2f00      	cmp	r7, #0
   8505e:	f000 837f 	beq.w	85760 <_vfiprintf_r+0xd1c>
   85062:	2b00      	cmp	r3, #0
   85064:	f2c0 8353 	blt.w	8570e <_vfiprintf_r+0xcca>
   85068:	461a      	mov	r2, r3
   8506a:	2100      	movs	r1, #0
   8506c:	4638      	mov	r0, r7
   8506e:	f001 fc4d 	bl	8690c <memchr>
   85072:	2800      	cmp	r0, #0
   85074:	f000 838e 	beq.w	85794 <_vfiprintf_r+0xd50>
   85078:	1bc3      	subs	r3, r0, r7
   8507a:	9303      	str	r3, [sp, #12]
   8507c:	2300      	movs	r3, #0
   8507e:	9404      	str	r4, [sp, #16]
   85080:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   85084:	9301      	str	r3, [sp, #4]
   85086:	e603      	b.n	84c90 <_vfiprintf_r+0x24c>
   85088:	9406      	str	r4, [sp, #24]
   8508a:	2900      	cmp	r1, #0
   8508c:	f040 839d 	bne.w	857ca <_vfiprintf_r+0xd86>
   85090:	f016 0920 	ands.w	r9, r6, #32
   85094:	d134      	bne.n	85100 <_vfiprintf_r+0x6bc>
   85096:	f016 0310 	ands.w	r3, r6, #16
   8509a:	d103      	bne.n	850a4 <_vfiprintf_r+0x660>
   8509c:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   850a0:	f040 831f 	bne.w	856e2 <_vfiprintf_r+0xc9e>
   850a4:	9a04      	ldr	r2, [sp, #16]
   850a6:	2500      	movs	r5, #0
   850a8:	4613      	mov	r3, r2
   850aa:	6814      	ldr	r4, [r2, #0]
   850ac:	9a01      	ldr	r2, [sp, #4]
   850ae:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   850b2:	2a00      	cmp	r2, #0
   850b4:	f103 0304 	add.w	r3, r3, #4
   850b8:	f2c0 8327 	blt.w	8570a <_vfiprintf_r+0xcc6>
   850bc:	ea54 0205 	orrs.w	r2, r4, r5
   850c0:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   850c4:	9304      	str	r3, [sp, #16]
   850c6:	f47f af22 	bne.w	84f0e <_vfiprintf_r+0x4ca>
   850ca:	9b01      	ldr	r3, [sp, #4]
   850cc:	2b00      	cmp	r3, #0
   850ce:	f43f addb 	beq.w	84c88 <_vfiprintf_r+0x244>
   850d2:	2400      	movs	r4, #0
   850d4:	af2a      	add	r7, sp, #168	; 0xa8
   850d6:	3430      	adds	r4, #48	; 0x30
   850d8:	f807 4d41 	strb.w	r4, [r7, #-65]!
   850dc:	ebc7 030a 	rsb	r3, r7, sl
   850e0:	9303      	str	r3, [sp, #12]
   850e2:	e5d5      	b.n	84c90 <_vfiprintf_r+0x24c>
   850e4:	f046 0620 	orr.w	r6, r6, #32
   850e8:	f898 3000 	ldrb.w	r3, [r8]
   850ec:	e511      	b.n	84b12 <_vfiprintf_r+0xce>
   850ee:	9406      	str	r4, [sp, #24]
   850f0:	2900      	cmp	r1, #0
   850f2:	f040 8375 	bne.w	857e0 <_vfiprintf_r+0xd9c>
   850f6:	f046 0610 	orr.w	r6, r6, #16
   850fa:	f016 0920 	ands.w	r9, r6, #32
   850fe:	d0ca      	beq.n	85096 <_vfiprintf_r+0x652>
   85100:	f04f 0200 	mov.w	r2, #0
   85104:	9b04      	ldr	r3, [sp, #16]
   85106:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   8510a:	3307      	adds	r3, #7
   8510c:	f023 0307 	bic.w	r3, r3, #7
   85110:	f103 0208 	add.w	r2, r3, #8
   85114:	e9d3 4500 	ldrd	r4, r5, [r3]
   85118:	9b01      	ldr	r3, [sp, #4]
   8511a:	9204      	str	r2, [sp, #16]
   8511c:	2b00      	cmp	r3, #0
   8511e:	f2c0 81f9 	blt.w	85514 <_vfiprintf_r+0xad0>
   85122:	ea54 0305 	orrs.w	r3, r4, r5
   85126:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8512a:	f04f 0900 	mov.w	r9, #0
   8512e:	f47f aeee 	bne.w	84f0e <_vfiprintf_r+0x4ca>
   85132:	e7ca      	b.n	850ca <_vfiprintf_r+0x686>
   85134:	9406      	str	r4, [sp, #24]
   85136:	2900      	cmp	r1, #0
   85138:	f040 8355 	bne.w	857e6 <_vfiprintf_r+0xda2>
   8513c:	06b2      	lsls	r2, r6, #26
   8513e:	48b2      	ldr	r0, [pc, #712]	; (85408 <_vfiprintf_r+0x9c4>)
   85140:	d541      	bpl.n	851c6 <_vfiprintf_r+0x782>
   85142:	9a04      	ldr	r2, [sp, #16]
   85144:	3207      	adds	r2, #7
   85146:	f022 0207 	bic.w	r2, r2, #7
   8514a:	f102 0108 	add.w	r1, r2, #8
   8514e:	9104      	str	r1, [sp, #16]
   85150:	e9d2 4500 	ldrd	r4, r5, [r2]
   85154:	f016 0901 	ands.w	r9, r6, #1
   85158:	f000 817e 	beq.w	85458 <_vfiprintf_r+0xa14>
   8515c:	ea54 0205 	orrs.w	r2, r4, r5
   85160:	f040 822b 	bne.w	855ba <_vfiprintf_r+0xb76>
   85164:	f04f 0300 	mov.w	r3, #0
   85168:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   8516c:	9b01      	ldr	r3, [sp, #4]
   8516e:	2b00      	cmp	r3, #0
   85170:	f2c0 82f3 	blt.w	8575a <_vfiprintf_r+0xd16>
   85174:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   85178:	e581      	b.n	84c7e <_vfiprintf_r+0x23a>
   8517a:	9a04      	ldr	r2, [sp, #16]
   8517c:	f04f 0100 	mov.w	r1, #0
   85180:	6813      	ldr	r3, [r2, #0]
   85182:	2501      	movs	r5, #1
   85184:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   85188:	4613      	mov	r3, r2
   8518a:	3304      	adds	r3, #4
   8518c:	9406      	str	r4, [sp, #24]
   8518e:	f88d 102f 	strb.w	r1, [sp, #47]	; 0x2f
   85192:	9304      	str	r3, [sp, #16]
   85194:	9503      	str	r5, [sp, #12]
   85196:	af10      	add	r7, sp, #64	; 0x40
   85198:	2300      	movs	r3, #0
   8519a:	9301      	str	r3, [sp, #4]
   8519c:	e582      	b.n	84ca4 <_vfiprintf_r+0x260>
   8519e:	f898 3000 	ldrb.w	r3, [r8]
   851a2:	2800      	cmp	r0, #0
   851a4:	f47f acb5 	bne.w	84b12 <_vfiprintf_r+0xce>
   851a8:	2101      	movs	r1, #1
   851aa:	2020      	movs	r0, #32
   851ac:	e4b1      	b.n	84b12 <_vfiprintf_r+0xce>
   851ae:	f046 0601 	orr.w	r6, r6, #1
   851b2:	f898 3000 	ldrb.w	r3, [r8]
   851b6:	e4ac      	b.n	84b12 <_vfiprintf_r+0xce>
   851b8:	9406      	str	r4, [sp, #24]
   851ba:	2900      	cmp	r1, #0
   851bc:	f040 832a 	bne.w	85814 <_vfiprintf_r+0xdd0>
   851c0:	06b2      	lsls	r2, r6, #26
   851c2:	4892      	ldr	r0, [pc, #584]	; (8540c <_vfiprintf_r+0x9c8>)
   851c4:	d4bd      	bmi.n	85142 <_vfiprintf_r+0x6fe>
   851c6:	9904      	ldr	r1, [sp, #16]
   851c8:	06f7      	lsls	r7, r6, #27
   851ca:	460a      	mov	r2, r1
   851cc:	f100 819d 	bmi.w	8550a <_vfiprintf_r+0xac6>
   851d0:	0675      	lsls	r5, r6, #25
   851d2:	f140 819a 	bpl.w	8550a <_vfiprintf_r+0xac6>
   851d6:	3204      	adds	r2, #4
   851d8:	880c      	ldrh	r4, [r1, #0]
   851da:	9204      	str	r2, [sp, #16]
   851dc:	2500      	movs	r5, #0
   851de:	e7b9      	b.n	85154 <_vfiprintf_r+0x710>
   851e0:	f046 0640 	orr.w	r6, r6, #64	; 0x40
   851e4:	f898 3000 	ldrb.w	r3, [r8]
   851e8:	e493      	b.n	84b12 <_vfiprintf_r+0xce>
   851ea:	f898 3000 	ldrb.w	r3, [r8]
   851ee:	2b6c      	cmp	r3, #108	; 0x6c
   851f0:	bf03      	ittte	eq
   851f2:	f898 3001 	ldrbeq.w	r3, [r8, #1]
   851f6:	f046 0620 	orreq.w	r6, r6, #32
   851fa:	f108 0801 	addeq.w	r8, r8, #1
   851fe:	f046 0610 	orrne.w	r6, r6, #16
   85202:	e486      	b.n	84b12 <_vfiprintf_r+0xce>
   85204:	2900      	cmp	r1, #0
   85206:	f040 8302 	bne.w	8580e <_vfiprintf_r+0xdca>
   8520a:	06b4      	lsls	r4, r6, #26
   8520c:	f140 8220 	bpl.w	85650 <_vfiprintf_r+0xc0c>
   85210:	9a04      	ldr	r2, [sp, #16]
   85212:	4613      	mov	r3, r2
   85214:	3304      	adds	r3, #4
   85216:	9304      	str	r3, [sp, #16]
   85218:	9b02      	ldr	r3, [sp, #8]
   8521a:	6811      	ldr	r1, [r2, #0]
   8521c:	17dd      	asrs	r5, r3, #31
   8521e:	461a      	mov	r2, r3
   85220:	462b      	mov	r3, r5
   85222:	e9c1 2300 	strd	r2, r3, [r1]
   85226:	e43e      	b.n	84aa6 <_vfiprintf_r+0x62>
   85228:	9406      	str	r4, [sp, #24]
   8522a:	2900      	cmp	r1, #0
   8522c:	f43f ae51 	beq.w	84ed2 <_vfiprintf_r+0x48e>
   85230:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   85234:	e64d      	b.n	84ed2 <_vfiprintf_r+0x48e>
   85236:	9406      	str	r4, [sp, #24]
   85238:	2900      	cmp	r1, #0
   8523a:	f040 82e5 	bne.w	85808 <_vfiprintf_r+0xdc4>
   8523e:	2b00      	cmp	r3, #0
   85240:	f000 8094 	beq.w	8536c <_vfiprintf_r+0x928>
   85244:	f88d 3040 	strb.w	r3, [sp, #64]	; 0x40
   85248:	f04f 0300 	mov.w	r3, #0
   8524c:	2501      	movs	r5, #1
   8524e:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   85252:	9503      	str	r5, [sp, #12]
   85254:	af10      	add	r7, sp, #64	; 0x40
   85256:	e79f      	b.n	85198 <_vfiprintf_r+0x754>
   85258:	aa0d      	add	r2, sp, #52	; 0x34
   8525a:	9900      	ldr	r1, [sp, #0]
   8525c:	4648      	mov	r0, r9
   8525e:	9309      	str	r3, [sp, #36]	; 0x24
   85260:	f7ff fbb4 	bl	849cc <__sprint_r.part.0>
   85264:	2800      	cmp	r0, #0
   85266:	f040 8088 	bne.w	8537a <_vfiprintf_r+0x936>
   8526a:	980e      	ldr	r0, [sp, #56]	; 0x38
   8526c:	46d4      	mov	ip, sl
   8526e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85270:	f100 0e01 	add.w	lr, r0, #1
   85274:	9b09      	ldr	r3, [sp, #36]	; 0x24
   85276:	e53a      	b.n	84cee <_vfiprintf_r+0x2aa>
   85278:	aa0d      	add	r2, sp, #52	; 0x34
   8527a:	9900      	ldr	r1, [sp, #0]
   8527c:	9805      	ldr	r0, [sp, #20]
   8527e:	f7ff fba5 	bl	849cc <__sprint_r.part.0>
   85282:	2800      	cmp	r0, #0
   85284:	d179      	bne.n	8537a <_vfiprintf_r+0x936>
   85286:	46d3      	mov	fp, sl
   85288:	980e      	ldr	r0, [sp, #56]	; 0x38
   8528a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8528e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85290:	f100 0e01 	add.w	lr, r0, #1
   85294:	2b00      	cmp	r3, #0
   85296:	f43f ad59 	beq.w	84d4c <_vfiprintf_r+0x308>
   8529a:	3201      	adds	r2, #1
   8529c:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   852a0:	2301      	movs	r3, #1
   852a2:	f1be 0f07 	cmp.w	lr, #7
   852a6:	920f      	str	r2, [sp, #60]	; 0x3c
   852a8:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   852ac:	e88b 000a 	stmia.w	fp, {r1, r3}
   852b0:	f340 80c0 	ble.w	85434 <_vfiprintf_r+0x9f0>
   852b4:	2a00      	cmp	r2, #0
   852b6:	f040 814d 	bne.w	85554 <_vfiprintf_r+0xb10>
   852ba:	9907      	ldr	r1, [sp, #28]
   852bc:	2900      	cmp	r1, #0
   852be:	f040 80bf 	bne.w	85440 <_vfiprintf_r+0x9fc>
   852c2:	469e      	mov	lr, r3
   852c4:	4610      	mov	r0, r2
   852c6:	46d3      	mov	fp, sl
   852c8:	9b08      	ldr	r3, [sp, #32]
   852ca:	2b80      	cmp	r3, #128	; 0x80
   852cc:	f43f ad59 	beq.w	84d82 <_vfiprintf_r+0x33e>
   852d0:	9b01      	ldr	r3, [sp, #4]
   852d2:	9903      	ldr	r1, [sp, #12]
   852d4:	1a5c      	subs	r4, r3, r1
   852d6:	2c00      	cmp	r4, #0
   852d8:	f77f ad9c 	ble.w	84e14 <_vfiprintf_r+0x3d0>
   852dc:	2c10      	cmp	r4, #16
   852de:	f8df 9130 	ldr.w	r9, [pc, #304]	; 85410 <_vfiprintf_r+0x9cc>
   852e2:	dd25      	ble.n	85330 <_vfiprintf_r+0x8ec>
   852e4:	46dc      	mov	ip, fp
   852e6:	2310      	movs	r3, #16
   852e8:	46c3      	mov	fp, r8
   852ea:	46a8      	mov	r8, r5
   852ec:	464d      	mov	r5, r9
   852ee:	f8dd 9014 	ldr.w	r9, [sp, #20]
   852f2:	e007      	b.n	85304 <_vfiprintf_r+0x8c0>
   852f4:	f100 0e02 	add.w	lr, r0, #2
   852f8:	4608      	mov	r0, r1
   852fa:	f10c 0c08 	add.w	ip, ip, #8
   852fe:	3c10      	subs	r4, #16
   85300:	2c10      	cmp	r4, #16
   85302:	dd11      	ble.n	85328 <_vfiprintf_r+0x8e4>
   85304:	1c41      	adds	r1, r0, #1
   85306:	3210      	adds	r2, #16
   85308:	2907      	cmp	r1, #7
   8530a:	920f      	str	r2, [sp, #60]	; 0x3c
   8530c:	f8cc 5000 	str.w	r5, [ip]
   85310:	f8cc 3004 	str.w	r3, [ip, #4]
   85314:	910e      	str	r1, [sp, #56]	; 0x38
   85316:	dded      	ble.n	852f4 <_vfiprintf_r+0x8b0>
   85318:	b9d2      	cbnz	r2, 85350 <_vfiprintf_r+0x90c>
   8531a:	3c10      	subs	r4, #16
   8531c:	2c10      	cmp	r4, #16
   8531e:	f04f 0e01 	mov.w	lr, #1
   85322:	4610      	mov	r0, r2
   85324:	46d4      	mov	ip, sl
   85326:	dced      	bgt.n	85304 <_vfiprintf_r+0x8c0>
   85328:	46a9      	mov	r9, r5
   8532a:	4645      	mov	r5, r8
   8532c:	46d8      	mov	r8, fp
   8532e:	46e3      	mov	fp, ip
   85330:	4422      	add	r2, r4
   85332:	f1be 0f07 	cmp.w	lr, #7
   85336:	920f      	str	r2, [sp, #60]	; 0x3c
   85338:	f8cb 9000 	str.w	r9, [fp]
   8533c:	f8cb 4004 	str.w	r4, [fp, #4]
   85340:	f8cd e038 	str.w	lr, [sp, #56]	; 0x38
   85344:	dc2e      	bgt.n	853a4 <_vfiprintf_r+0x960>
   85346:	f10b 0b08 	add.w	fp, fp, #8
   8534a:	f10e 0e01 	add.w	lr, lr, #1
   8534e:	e561      	b.n	84e14 <_vfiprintf_r+0x3d0>
   85350:	aa0d      	add	r2, sp, #52	; 0x34
   85352:	9900      	ldr	r1, [sp, #0]
   85354:	4648      	mov	r0, r9
   85356:	9301      	str	r3, [sp, #4]
   85358:	f7ff fb38 	bl	849cc <__sprint_r.part.0>
   8535c:	b968      	cbnz	r0, 8537a <_vfiprintf_r+0x936>
   8535e:	980e      	ldr	r0, [sp, #56]	; 0x38
   85360:	46d4      	mov	ip, sl
   85362:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85364:	f100 0e01 	add.w	lr, r0, #1
   85368:	9b01      	ldr	r3, [sp, #4]
   8536a:	e7c8      	b.n	852fe <_vfiprintf_r+0x8ba>
   8536c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
   8536e:	b123      	cbz	r3, 8537a <_vfiprintf_r+0x936>
   85370:	9805      	ldr	r0, [sp, #20]
   85372:	aa0d      	add	r2, sp, #52	; 0x34
   85374:	9900      	ldr	r1, [sp, #0]
   85376:	f7ff fb29 	bl	849cc <__sprint_r.part.0>
   8537a:	9b00      	ldr	r3, [sp, #0]
   8537c:	899b      	ldrh	r3, [r3, #12]
   8537e:	065a      	lsls	r2, r3, #25
   85380:	f100 817b 	bmi.w	8567a <_vfiprintf_r+0xc36>
   85384:	9802      	ldr	r0, [sp, #8]
   85386:	b02b      	add	sp, #172	; 0xac
   85388:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8538c:	aa0d      	add	r2, sp, #52	; 0x34
   8538e:	9900      	ldr	r1, [sp, #0]
   85390:	4648      	mov	r0, r9
   85392:	f7ff fb1b 	bl	849cc <__sprint_r.part.0>
   85396:	2800      	cmp	r0, #0
   85398:	d1ef      	bne.n	8537a <_vfiprintf_r+0x936>
   8539a:	990e      	ldr	r1, [sp, #56]	; 0x38
   8539c:	46d3      	mov	fp, sl
   8539e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   853a0:	1c48      	adds	r0, r1, #1
   853a2:	e55e      	b.n	84e62 <_vfiprintf_r+0x41e>
   853a4:	2a00      	cmp	r2, #0
   853a6:	f040 80fa 	bne.w	8559e <_vfiprintf_r+0xb5a>
   853aa:	46d3      	mov	fp, sl
   853ac:	9a03      	ldr	r2, [sp, #12]
   853ae:	2301      	movs	r3, #1
   853b0:	921b      	str	r2, [sp, #108]	; 0x6c
   853b2:	920f      	str	r2, [sp, #60]	; 0x3c
   853b4:	971a      	str	r7, [sp, #104]	; 0x68
   853b6:	930e      	str	r3, [sp, #56]	; 0x38
   853b8:	f10b 0b08 	add.w	fp, fp, #8
   853bc:	0771      	lsls	r1, r6, #29
   853be:	d504      	bpl.n	853ca <_vfiprintf_r+0x986>
   853c0:	9b06      	ldr	r3, [sp, #24]
   853c2:	1b5c      	subs	r4, r3, r5
   853c4:	2c00      	cmp	r4, #0
   853c6:	f73f ad3d 	bgt.w	84e44 <_vfiprintf_r+0x400>
   853ca:	9b02      	ldr	r3, [sp, #8]
   853cc:	9906      	ldr	r1, [sp, #24]
   853ce:	42a9      	cmp	r1, r5
   853d0:	bfac      	ite	ge
   853d2:	185b      	addge	r3, r3, r1
   853d4:	195b      	addlt	r3, r3, r5
   853d6:	9302      	str	r3, [sp, #8]
   853d8:	2a00      	cmp	r2, #0
   853da:	f040 80ad 	bne.w	85538 <_vfiprintf_r+0xaf4>
   853de:	2300      	movs	r3, #0
   853e0:	930e      	str	r3, [sp, #56]	; 0x38
   853e2:	46d3      	mov	fp, sl
   853e4:	f7ff bb5f 	b.w	84aa6 <_vfiprintf_r+0x62>
   853e8:	aa0d      	add	r2, sp, #52	; 0x34
   853ea:	9900      	ldr	r1, [sp, #0]
   853ec:	4648      	mov	r0, r9
   853ee:	9307      	str	r3, [sp, #28]
   853f0:	f7ff faec 	bl	849cc <__sprint_r.part.0>
   853f4:	2800      	cmp	r0, #0
   853f6:	d1c0      	bne.n	8537a <_vfiprintf_r+0x936>
   853f8:	980e      	ldr	r0, [sp, #56]	; 0x38
   853fa:	46d6      	mov	lr, sl
   853fc:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   853fe:	f100 0c01 	add.w	ip, r0, #1
   85402:	9b07      	ldr	r3, [sp, #28]
   85404:	e4d4      	b.n	84db0 <_vfiprintf_r+0x36c>
   85406:	bf00      	nop
   85408:	00087704 	.word	0x00087704
   8540c:	00087718 	.word	0x00087718
   85410:	000876f4 	.word	0x000876f4
   85414:	2a00      	cmp	r2, #0
   85416:	f47f af2f 	bne.w	85278 <_vfiprintf_r+0x834>
   8541a:	f89d 302f 	ldrb.w	r3, [sp, #47]	; 0x2f
   8541e:	2b00      	cmp	r3, #0
   85420:	f000 80f3 	beq.w	8560a <_vfiprintf_r+0xbc6>
   85424:	2301      	movs	r3, #1
   85426:	461a      	mov	r2, r3
   85428:	469e      	mov	lr, r3
   8542a:	46d3      	mov	fp, sl
   8542c:	f10d 012f 	add.w	r1, sp, #47	; 0x2f
   85430:	931b      	str	r3, [sp, #108]	; 0x6c
   85432:	911a      	str	r1, [sp, #104]	; 0x68
   85434:	4670      	mov	r0, lr
   85436:	f10b 0b08 	add.w	fp, fp, #8
   8543a:	f10e 0e01 	add.w	lr, lr, #1
   8543e:	e485      	b.n	84d4c <_vfiprintf_r+0x308>
   85440:	469e      	mov	lr, r3
   85442:	46d3      	mov	fp, sl
   85444:	a90c      	add	r1, sp, #48	; 0x30
   85446:	2202      	movs	r2, #2
   85448:	911a      	str	r1, [sp, #104]	; 0x68
   8544a:	921b      	str	r2, [sp, #108]	; 0x6c
   8544c:	4670      	mov	r0, lr
   8544e:	f10b 0b08 	add.w	fp, fp, #8
   85452:	f10e 0e01 	add.w	lr, lr, #1
   85456:	e737      	b.n	852c8 <_vfiprintf_r+0x884>
   85458:	9b01      	ldr	r3, [sp, #4]
   8545a:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   8545e:	2b00      	cmp	r3, #0
   85460:	f2c0 811b 	blt.w	8569a <_vfiprintf_r+0xc56>
   85464:	ea54 0305 	orrs.w	r3, r4, r5
   85468:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   8546c:	f43f ac07 	beq.w	84c7e <_vfiprintf_r+0x23a>
   85470:	4657      	mov	r7, sl
   85472:	0923      	lsrs	r3, r4, #4
   85474:	ea43 7305 	orr.w	r3, r3, r5, lsl #28
   85478:	0929      	lsrs	r1, r5, #4
   8547a:	f004 020f 	and.w	r2, r4, #15
   8547e:	460d      	mov	r5, r1
   85480:	461c      	mov	r4, r3
   85482:	5c83      	ldrb	r3, [r0, r2]
   85484:	f807 3d01 	strb.w	r3, [r7, #-1]!
   85488:	ea54 0305 	orrs.w	r3, r4, r5
   8548c:	d1f1      	bne.n	85472 <_vfiprintf_r+0xa2e>
   8548e:	ebc7 030a 	rsb	r3, r7, sl
   85492:	9303      	str	r3, [sp, #12]
   85494:	f7ff bbfc 	b.w	84c90 <_vfiprintf_r+0x24c>
   85498:	aa0d      	add	r2, sp, #52	; 0x34
   8549a:	9900      	ldr	r1, [sp, #0]
   8549c:	9805      	ldr	r0, [sp, #20]
   8549e:	f7ff fa95 	bl	849cc <__sprint_r.part.0>
   854a2:	2800      	cmp	r0, #0
   854a4:	f47f af69 	bne.w	8537a <_vfiprintf_r+0x936>
   854a8:	46d3      	mov	fp, sl
   854aa:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   854ac:	e786      	b.n	853bc <_vfiprintf_r+0x978>
   854ae:	f016 0210 	ands.w	r2, r6, #16
   854b2:	f000 80b5 	beq.w	85620 <_vfiprintf_r+0xbdc>
   854b6:	9904      	ldr	r1, [sp, #16]
   854b8:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   854bc:	460a      	mov	r2, r1
   854be:	680c      	ldr	r4, [r1, #0]
   854c0:	9901      	ldr	r1, [sp, #4]
   854c2:	3204      	adds	r2, #4
   854c4:	2900      	cmp	r1, #0
   854c6:	f04f 0500 	mov.w	r5, #0
   854ca:	f2c0 8152 	blt.w	85772 <_vfiprintf_r+0xd2e>
   854ce:	ea54 0105 	orrs.w	r1, r4, r5
   854d2:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   854d6:	9204      	str	r2, [sp, #16]
   854d8:	f43f ad5d 	beq.w	84f96 <_vfiprintf_r+0x552>
   854dc:	4699      	mov	r9, r3
   854de:	e562      	b.n	84fa6 <_vfiprintf_r+0x562>
   854e0:	9a04      	ldr	r2, [sp, #16]
   854e2:	06f7      	lsls	r7, r6, #27
   854e4:	4613      	mov	r3, r2
   854e6:	d409      	bmi.n	854fc <_vfiprintf_r+0xab8>
   854e8:	0675      	lsls	r5, r6, #25
   854ea:	d507      	bpl.n	854fc <_vfiprintf_r+0xab8>
   854ec:	f9b2 4000 	ldrsh.w	r4, [r2]
   854f0:	3304      	adds	r3, #4
   854f2:	17e5      	asrs	r5, r4, #31
   854f4:	9304      	str	r3, [sp, #16]
   854f6:	4622      	mov	r2, r4
   854f8:	462b      	mov	r3, r5
   854fa:	e4f7      	b.n	84eec <_vfiprintf_r+0x4a8>
   854fc:	681c      	ldr	r4, [r3, #0]
   854fe:	3304      	adds	r3, #4
   85500:	17e5      	asrs	r5, r4, #31
   85502:	9304      	str	r3, [sp, #16]
   85504:	4622      	mov	r2, r4
   85506:	462b      	mov	r3, r5
   85508:	e4f0      	b.n	84eec <_vfiprintf_r+0x4a8>
   8550a:	6814      	ldr	r4, [r2, #0]
   8550c:	3204      	adds	r2, #4
   8550e:	9204      	str	r2, [sp, #16]
   85510:	2500      	movs	r5, #0
   85512:	e61f      	b.n	85154 <_vfiprintf_r+0x710>
   85514:	f04f 0900 	mov.w	r9, #0
   85518:	ea54 0305 	orrs.w	r3, r4, r5
   8551c:	f47f acf7 	bne.w	84f0e <_vfiprintf_r+0x4ca>
   85520:	e5d8      	b.n	850d4 <_vfiprintf_r+0x690>
   85522:	aa0d      	add	r2, sp, #52	; 0x34
   85524:	9900      	ldr	r1, [sp, #0]
   85526:	9805      	ldr	r0, [sp, #20]
   85528:	f7ff fa50 	bl	849cc <__sprint_r.part.0>
   8552c:	2800      	cmp	r0, #0
   8552e:	f47f af24 	bne.w	8537a <_vfiprintf_r+0x936>
   85532:	46d3      	mov	fp, sl
   85534:	f7ff bb51 	b.w	84bda <_vfiprintf_r+0x196>
   85538:	aa0d      	add	r2, sp, #52	; 0x34
   8553a:	9900      	ldr	r1, [sp, #0]
   8553c:	9805      	ldr	r0, [sp, #20]
   8553e:	f7ff fa45 	bl	849cc <__sprint_r.part.0>
   85542:	2800      	cmp	r0, #0
   85544:	f43f af4b 	beq.w	853de <_vfiprintf_r+0x99a>
   85548:	e717      	b.n	8537a <_vfiprintf_r+0x936>
   8554a:	2400      	movs	r4, #0
   8554c:	2500      	movs	r5, #0
   8554e:	f04f 0900 	mov.w	r9, #0
   85552:	e78d      	b.n	85470 <_vfiprintf_r+0xa2c>
   85554:	aa0d      	add	r2, sp, #52	; 0x34
   85556:	9900      	ldr	r1, [sp, #0]
   85558:	9805      	ldr	r0, [sp, #20]
   8555a:	f7ff fa37 	bl	849cc <__sprint_r.part.0>
   8555e:	2800      	cmp	r0, #0
   85560:	f47f af0b 	bne.w	8537a <_vfiprintf_r+0x936>
   85564:	980e      	ldr	r0, [sp, #56]	; 0x38
   85566:	46d3      	mov	fp, sl
   85568:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8556a:	f100 0e01 	add.w	lr, r0, #1
   8556e:	f7ff bbed 	b.w	84d4c <_vfiprintf_r+0x308>
   85572:	aa0d      	add	r2, sp, #52	; 0x34
   85574:	9900      	ldr	r1, [sp, #0]
   85576:	9805      	ldr	r0, [sp, #20]
   85578:	f7ff fa28 	bl	849cc <__sprint_r.part.0>
   8557c:	2800      	cmp	r0, #0
   8557e:	f47f aefc 	bne.w	8537a <_vfiprintf_r+0x936>
   85582:	980e      	ldr	r0, [sp, #56]	; 0x38
   85584:	46d3      	mov	fp, sl
   85586:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85588:	f100 0e01 	add.w	lr, r0, #1
   8558c:	e69c      	b.n	852c8 <_vfiprintf_r+0x884>
   8558e:	2a00      	cmp	r2, #0
   85590:	f040 80c8 	bne.w	85724 <_vfiprintf_r+0xce0>
   85594:	f04f 0e01 	mov.w	lr, #1
   85598:	4610      	mov	r0, r2
   8559a:	46d3      	mov	fp, sl
   8559c:	e698      	b.n	852d0 <_vfiprintf_r+0x88c>
   8559e:	aa0d      	add	r2, sp, #52	; 0x34
   855a0:	9900      	ldr	r1, [sp, #0]
   855a2:	9805      	ldr	r0, [sp, #20]
   855a4:	f7ff fa12 	bl	849cc <__sprint_r.part.0>
   855a8:	2800      	cmp	r0, #0
   855aa:	f47f aee6 	bne.w	8537a <_vfiprintf_r+0x936>
   855ae:	9b0e      	ldr	r3, [sp, #56]	; 0x38
   855b0:	46d3      	mov	fp, sl
   855b2:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   855b4:	f103 0e01 	add.w	lr, r3, #1
   855b8:	e42c      	b.n	84e14 <_vfiprintf_r+0x3d0>
   855ba:	f88d 3031 	strb.w	r3, [sp, #49]	; 0x31
   855be:	f04f 0300 	mov.w	r3, #0
   855c2:	2230      	movs	r2, #48	; 0x30
   855c4:	f88d 2030 	strb.w	r2, [sp, #48]	; 0x30
   855c8:	9a01      	ldr	r2, [sp, #4]
   855ca:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   855ce:	2a00      	cmp	r2, #0
   855d0:	f046 0302 	orr.w	r3, r6, #2
   855d4:	f2c0 80bb 	blt.w	8574e <_vfiprintf_r+0xd0a>
   855d8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   855dc:	f046 0602 	orr.w	r6, r6, #2
   855e0:	f04f 0900 	mov.w	r9, #0
   855e4:	e744      	b.n	85470 <_vfiprintf_r+0xa2c>
   855e6:	f04f 0900 	mov.w	r9, #0
   855ea:	488c      	ldr	r0, [pc, #560]	; (8581c <_vfiprintf_r+0xdd8>)
   855ec:	e740      	b.n	85470 <_vfiprintf_r+0xa2c>
   855ee:	9b01      	ldr	r3, [sp, #4]
   855f0:	4264      	negs	r4, r4
   855f2:	f04f 092d 	mov.w	r9, #45	; 0x2d
   855f6:	eb65 0545 	sbc.w	r5, r5, r5, lsl #1
   855fa:	2b00      	cmp	r3, #0
   855fc:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   85600:	f6ff ac85 	blt.w	84f0e <_vfiprintf_r+0x4ca>
   85604:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   85608:	e481      	b.n	84f0e <_vfiprintf_r+0x4ca>
   8560a:	9b07      	ldr	r3, [sp, #28]
   8560c:	2b00      	cmp	r3, #0
   8560e:	d063      	beq.n	856d8 <_vfiprintf_r+0xc94>
   85610:	ab0c      	add	r3, sp, #48	; 0x30
   85612:	2202      	movs	r2, #2
   85614:	931a      	str	r3, [sp, #104]	; 0x68
   85616:	921b      	str	r2, [sp, #108]	; 0x6c
   85618:	f04f 0e01 	mov.w	lr, #1
   8561c:	46d3      	mov	fp, sl
   8561e:	e715      	b.n	8544c <_vfiprintf_r+0xa08>
   85620:	f016 0940 	ands.w	r9, r6, #64	; 0x40
   85624:	d03b      	beq.n	8569e <_vfiprintf_r+0xc5a>
   85626:	9904      	ldr	r1, [sp, #16]
   85628:	f88d 202f 	strb.w	r2, [sp, #47]	; 0x2f
   8562c:	460b      	mov	r3, r1
   8562e:	880c      	ldrh	r4, [r1, #0]
   85630:	9901      	ldr	r1, [sp, #4]
   85632:	3304      	adds	r3, #4
   85634:	2900      	cmp	r1, #0
   85636:	f04f 0500 	mov.w	r5, #0
   8563a:	f2c0 808c 	blt.w	85756 <_vfiprintf_r+0xd12>
   8563e:	ea54 0105 	orrs.w	r1, r4, r5
   85642:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   85646:	9304      	str	r3, [sp, #16]
   85648:	f43f aca5 	beq.w	84f96 <_vfiprintf_r+0x552>
   8564c:	4691      	mov	r9, r2
   8564e:	e4aa      	b.n	84fa6 <_vfiprintf_r+0x562>
   85650:	06f0      	lsls	r0, r6, #27
   85652:	d40a      	bmi.n	8566a <_vfiprintf_r+0xc26>
   85654:	0671      	lsls	r1, r6, #25
   85656:	d508      	bpl.n	8566a <_vfiprintf_r+0xc26>
   85658:	9a04      	ldr	r2, [sp, #16]
   8565a:	6813      	ldr	r3, [r2, #0]
   8565c:	3204      	adds	r2, #4
   8565e:	9204      	str	r2, [sp, #16]
   85660:	f8bd 2008 	ldrh.w	r2, [sp, #8]
   85664:	801a      	strh	r2, [r3, #0]
   85666:	f7ff ba1e 	b.w	84aa6 <_vfiprintf_r+0x62>
   8566a:	9a04      	ldr	r2, [sp, #16]
   8566c:	6813      	ldr	r3, [r2, #0]
   8566e:	3204      	adds	r2, #4
   85670:	9204      	str	r2, [sp, #16]
   85672:	9a02      	ldr	r2, [sp, #8]
   85674:	601a      	str	r2, [r3, #0]
   85676:	f7ff ba16 	b.w	84aa6 <_vfiprintf_r+0x62>
   8567a:	f04f 30ff 	mov.w	r0, #4294967295
   8567e:	f7ff bac9 	b.w	84c14 <_vfiprintf_r+0x1d0>
   85682:	4616      	mov	r6, r2
   85684:	4865      	ldr	r0, [pc, #404]	; (8581c <_vfiprintf_r+0xdd8>)
   85686:	ea54 0205 	orrs.w	r2, r4, r5
   8568a:	9304      	str	r3, [sp, #16]
   8568c:	f04f 0900 	mov.w	r9, #0
   85690:	f47f aeee 	bne.w	85470 <_vfiprintf_r+0xa2c>
   85694:	2400      	movs	r4, #0
   85696:	2500      	movs	r5, #0
   85698:	e6ea      	b.n	85470 <_vfiprintf_r+0xa2c>
   8569a:	9b04      	ldr	r3, [sp, #16]
   8569c:	e7f3      	b.n	85686 <_vfiprintf_r+0xc42>
   8569e:	9a04      	ldr	r2, [sp, #16]
   856a0:	f88d 902f 	strb.w	r9, [sp, #47]	; 0x2f
   856a4:	4613      	mov	r3, r2
   856a6:	6814      	ldr	r4, [r2, #0]
   856a8:	9a01      	ldr	r2, [sp, #4]
   856aa:	3304      	adds	r3, #4
   856ac:	2a00      	cmp	r2, #0
   856ae:	f04f 0500 	mov.w	r5, #0
   856b2:	db50      	blt.n	85756 <_vfiprintf_r+0xd12>
   856b4:	ea54 0205 	orrs.w	r2, r4, r5
   856b8:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   856bc:	9304      	str	r3, [sp, #16]
   856be:	f47f ac72 	bne.w	84fa6 <_vfiprintf_r+0x562>
   856c2:	e468      	b.n	84f96 <_vfiprintf_r+0x552>
   856c4:	aa0d      	add	r2, sp, #52	; 0x34
   856c6:	9900      	ldr	r1, [sp, #0]
   856c8:	9805      	ldr	r0, [sp, #20]
   856ca:	f7ff f97f 	bl	849cc <__sprint_r.part.0>
   856ce:	2800      	cmp	r0, #0
   856d0:	f47f ae53 	bne.w	8537a <_vfiprintf_r+0x936>
   856d4:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   856d6:	e678      	b.n	853ca <_vfiprintf_r+0x986>
   856d8:	4610      	mov	r0, r2
   856da:	f04f 0e01 	mov.w	lr, #1
   856de:	46d3      	mov	fp, sl
   856e0:	e5f6      	b.n	852d0 <_vfiprintf_r+0x88c>
   856e2:	9904      	ldr	r1, [sp, #16]
   856e4:	f88d 302f 	strb.w	r3, [sp, #47]	; 0x2f
   856e8:	460a      	mov	r2, r1
   856ea:	880c      	ldrh	r4, [r1, #0]
   856ec:	9901      	ldr	r1, [sp, #4]
   856ee:	3204      	adds	r2, #4
   856f0:	2900      	cmp	r1, #0
   856f2:	f04f 0500 	mov.w	r5, #0
   856f6:	db55      	blt.n	857a4 <_vfiprintf_r+0xd60>
   856f8:	ea54 0105 	orrs.w	r1, r4, r5
   856fc:	f026 0680 	bic.w	r6, r6, #128	; 0x80
   85700:	9204      	str	r2, [sp, #16]
   85702:	4699      	mov	r9, r3
   85704:	f47f ac03 	bne.w	84f0e <_vfiprintf_r+0x4ca>
   85708:	e4df      	b.n	850ca <_vfiprintf_r+0x686>
   8570a:	9304      	str	r3, [sp, #16]
   8570c:	e704      	b.n	85518 <_vfiprintf_r+0xad4>
   8570e:	4638      	mov	r0, r7
   85710:	9404      	str	r4, [sp, #16]
   85712:	f7ff f92d 	bl	84970 <strlen>
   85716:	2300      	movs	r3, #0
   85718:	9003      	str	r0, [sp, #12]
   8571a:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   8571e:	9301      	str	r3, [sp, #4]
   85720:	f7ff bab6 	b.w	84c90 <_vfiprintf_r+0x24c>
   85724:	aa0d      	add	r2, sp, #52	; 0x34
   85726:	9900      	ldr	r1, [sp, #0]
   85728:	9805      	ldr	r0, [sp, #20]
   8572a:	f7ff f94f 	bl	849cc <__sprint_r.part.0>
   8572e:	2800      	cmp	r0, #0
   85730:	f47f ae23 	bne.w	8537a <_vfiprintf_r+0x936>
   85734:	980e      	ldr	r0, [sp, #56]	; 0x38
   85736:	46d3      	mov	fp, sl
   85738:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   8573a:	f100 0e01 	add.w	lr, r0, #1
   8573e:	e5c7      	b.n	852d0 <_vfiprintf_r+0x88c>
   85740:	980e      	ldr	r0, [sp, #56]	; 0x38
   85742:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
   85744:	3001      	adds	r0, #1
   85746:	f8df 90dc 	ldr.w	r9, [pc, #220]	; 85824 <_vfiprintf_r+0xde0>
   8574a:	f7ff baec 	b.w	84d26 <_vfiprintf_r+0x2e2>
   8574e:	461e      	mov	r6, r3
   85750:	f04f 0900 	mov.w	r9, #0
   85754:	e68c      	b.n	85470 <_vfiprintf_r+0xa2c>
   85756:	9304      	str	r3, [sp, #16]
   85758:	e423      	b.n	84fa2 <_vfiprintf_r+0x55e>
   8575a:	f04f 0900 	mov.w	r9, #0
   8575e:	e799      	b.n	85694 <_vfiprintf_r+0xc50>
   85760:	2b06      	cmp	r3, #6
   85762:	bf28      	it	cs
   85764:	2306      	movcs	r3, #6
   85766:	9303      	str	r3, [sp, #12]
   85768:	9404      	str	r4, [sp, #16]
   8576a:	ea23 75e3 	bic.w	r5, r3, r3, asr #31
   8576e:	4f2c      	ldr	r7, [pc, #176]	; (85820 <_vfiprintf_r+0xddc>)
   85770:	e512      	b.n	85198 <_vfiprintf_r+0x754>
   85772:	9204      	str	r2, [sp, #16]
   85774:	e415      	b.n	84fa2 <_vfiprintf_r+0x55e>
   85776:	980e      	ldr	r0, [sp, #56]	; 0x38
   85778:	f8df 90a8 	ldr.w	r9, [pc, #168]	; 85824 <_vfiprintf_r+0xde0>
   8577c:	3001      	adds	r0, #1
   8577e:	f7ff bb88 	b.w	84e92 <_vfiprintf_r+0x44e>
   85782:	46f4      	mov	ip, lr
   85784:	f8df 90a0 	ldr.w	r9, [pc, #160]	; 85828 <_vfiprintf_r+0xde4>
   85788:	f7ff bb2d 	b.w	84de6 <_vfiprintf_r+0x3a2>
   8578c:	2200      	movs	r2, #0
   8578e:	9201      	str	r2, [sp, #4]
   85790:	f7ff b9c1 	b.w	84b16 <_vfiprintf_r+0xd2>
   85794:	9b01      	ldr	r3, [sp, #4]
   85796:	9404      	str	r4, [sp, #16]
   85798:	9303      	str	r3, [sp, #12]
   8579a:	9001      	str	r0, [sp, #4]
   8579c:	f89d 902f 	ldrb.w	r9, [sp, #47]	; 0x2f
   857a0:	f7ff ba76 	b.w	84c90 <_vfiprintf_r+0x24c>
   857a4:	9204      	str	r2, [sp, #16]
   857a6:	4699      	mov	r9, r3
   857a8:	e6b6      	b.n	85518 <_vfiprintf_r+0xad4>
   857aa:	9a04      	ldr	r2, [sp, #16]
   857ac:	6813      	ldr	r3, [r2, #0]
   857ae:	3204      	adds	r2, #4
   857b0:	2b00      	cmp	r3, #0
   857b2:	9301      	str	r3, [sp, #4]
   857b4:	9204      	str	r2, [sp, #16]
   857b6:	f898 3001 	ldrb.w	r3, [r8, #1]
   857ba:	46a8      	mov	r8, r5
   857bc:	f6bf a9a9 	bge.w	84b12 <_vfiprintf_r+0xce>
   857c0:	f04f 32ff 	mov.w	r2, #4294967295
   857c4:	9201      	str	r2, [sp, #4]
   857c6:	f7ff b9a4 	b.w	84b12 <_vfiprintf_r+0xce>
   857ca:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   857ce:	e45f      	b.n	85090 <_vfiprintf_r+0x64c>
   857d0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   857d4:	f7ff bbc4 	b.w	84f60 <_vfiprintf_r+0x51c>
   857d8:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   857dc:	f7ff bb77 	b.w	84ece <_vfiprintf_r+0x48a>
   857e0:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   857e4:	e487      	b.n	850f6 <_vfiprintf_r+0x6b2>
   857e6:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   857ea:	e4a7      	b.n	8513c <_vfiprintf_r+0x6f8>
   857ec:	4699      	mov	r9, r3
   857ee:	07f3      	lsls	r3, r6, #31
   857f0:	d505      	bpl.n	857fe <_vfiprintf_r+0xdba>
   857f2:	af2a      	add	r7, sp, #168	; 0xa8
   857f4:	2330      	movs	r3, #48	; 0x30
   857f6:	f807 3d41 	strb.w	r3, [r7, #-65]!
   857fa:	f7ff bba2 	b.w	84f42 <_vfiprintf_r+0x4fe>
   857fe:	9b01      	ldr	r3, [sp, #4]
   85800:	4657      	mov	r7, sl
   85802:	9303      	str	r3, [sp, #12]
   85804:	f7ff ba44 	b.w	84c90 <_vfiprintf_r+0x24c>
   85808:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   8580c:	e517      	b.n	8523e <_vfiprintf_r+0x7fa>
   8580e:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   85812:	e4fa      	b.n	8520a <_vfiprintf_r+0x7c6>
   85814:	f88d 002f 	strb.w	r0, [sp, #47]	; 0x2f
   85818:	e4d2      	b.n	851c0 <_vfiprintf_r+0x77c>
   8581a:	bf00      	nop
   8581c:	00087718 	.word	0x00087718
   85820:	0008772c 	.word	0x0008772c
   85824:	00087734 	.word	0x00087734
   85828:	000876f4 	.word	0x000876f4

0008582c <__sbprintf>:
   8582c:	b5f0      	push	{r4, r5, r6, r7, lr}
   8582e:	460c      	mov	r4, r1
   85830:	8989      	ldrh	r1, [r1, #12]
   85832:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
   85836:	6e65      	ldr	r5, [r4, #100]	; 0x64
   85838:	f021 0102 	bic.w	r1, r1, #2
   8583c:	6a66      	ldr	r6, [r4, #36]	; 0x24
   8583e:	f8ad 100c 	strh.w	r1, [sp, #12]
   85842:	69e1      	ldr	r1, [r4, #28]
   85844:	89e7      	ldrh	r7, [r4, #14]
   85846:	9519      	str	r5, [sp, #100]	; 0x64
   85848:	2500      	movs	r5, #0
   8584a:	9107      	str	r1, [sp, #28]
   8584c:	9609      	str	r6, [sp, #36]	; 0x24
   8584e:	9506      	str	r5, [sp, #24]
   85850:	ae1a      	add	r6, sp, #104	; 0x68
   85852:	f44f 6580 	mov.w	r5, #1024	; 0x400
   85856:	4669      	mov	r1, sp
   85858:	9600      	str	r6, [sp, #0]
   8585a:	9604      	str	r6, [sp, #16]
   8585c:	9502      	str	r5, [sp, #8]
   8585e:	9505      	str	r5, [sp, #20]
   85860:	f8ad 700e 	strh.w	r7, [sp, #14]
   85864:	4606      	mov	r6, r0
   85866:	f7ff f8ed 	bl	84a44 <_vfiprintf_r>
   8586a:	1e05      	subs	r5, r0, #0
   8586c:	db07      	blt.n	8587e <__sbprintf+0x52>
   8586e:	4630      	mov	r0, r6
   85870:	4669      	mov	r1, sp
   85872:	f000 f929 	bl	85ac8 <_fflush_r>
   85876:	2800      	cmp	r0, #0
   85878:	bf18      	it	ne
   8587a:	f04f 35ff 	movne.w	r5, #4294967295
   8587e:	f8bd 300c 	ldrh.w	r3, [sp, #12]
   85882:	065b      	lsls	r3, r3, #25
   85884:	d503      	bpl.n	8588e <__sbprintf+0x62>
   85886:	89a3      	ldrh	r3, [r4, #12]
   85888:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   8588c:	81a3      	strh	r3, [r4, #12]
   8588e:	4628      	mov	r0, r5
   85890:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
   85894:	bdf0      	pop	{r4, r5, r6, r7, pc}
   85896:	bf00      	nop

00085898 <__swsetup_r>:
   85898:	b538      	push	{r3, r4, r5, lr}
   8589a:	4b30      	ldr	r3, [pc, #192]	; (8595c <__swsetup_r+0xc4>)
   8589c:	4605      	mov	r5, r0
   8589e:	6818      	ldr	r0, [r3, #0]
   858a0:	460c      	mov	r4, r1
   858a2:	b110      	cbz	r0, 858aa <__swsetup_r+0x12>
   858a4:	6b83      	ldr	r3, [r0, #56]	; 0x38
   858a6:	2b00      	cmp	r3, #0
   858a8:	d038      	beq.n	8591c <__swsetup_r+0x84>
   858aa:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   858ae:	b293      	uxth	r3, r2
   858b0:	0718      	lsls	r0, r3, #28
   858b2:	d50c      	bpl.n	858ce <__swsetup_r+0x36>
   858b4:	6920      	ldr	r0, [r4, #16]
   858b6:	b1a8      	cbz	r0, 858e4 <__swsetup_r+0x4c>
   858b8:	f013 0201 	ands.w	r2, r3, #1
   858bc:	d01e      	beq.n	858fc <__swsetup_r+0x64>
   858be:	6963      	ldr	r3, [r4, #20]
   858c0:	2200      	movs	r2, #0
   858c2:	425b      	negs	r3, r3
   858c4:	61a3      	str	r3, [r4, #24]
   858c6:	60a2      	str	r2, [r4, #8]
   858c8:	b1f0      	cbz	r0, 85908 <__swsetup_r+0x70>
   858ca:	2000      	movs	r0, #0
   858cc:	bd38      	pop	{r3, r4, r5, pc}
   858ce:	06d9      	lsls	r1, r3, #27
   858d0:	d53b      	bpl.n	8594a <__swsetup_r+0xb2>
   858d2:	0758      	lsls	r0, r3, #29
   858d4:	d425      	bmi.n	85922 <__swsetup_r+0x8a>
   858d6:	6920      	ldr	r0, [r4, #16]
   858d8:	f042 0308 	orr.w	r3, r2, #8
   858dc:	81a3      	strh	r3, [r4, #12]
   858de:	b29b      	uxth	r3, r3
   858e0:	2800      	cmp	r0, #0
   858e2:	d1e9      	bne.n	858b8 <__swsetup_r+0x20>
   858e4:	f403 7220 	and.w	r2, r3, #640	; 0x280
   858e8:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
   858ec:	d0e4      	beq.n	858b8 <__swsetup_r+0x20>
   858ee:	4628      	mov	r0, r5
   858f0:	4621      	mov	r1, r4
   858f2:	f000 fd13 	bl	8631c <__smakebuf_r>
   858f6:	89a3      	ldrh	r3, [r4, #12]
   858f8:	6920      	ldr	r0, [r4, #16]
   858fa:	e7dd      	b.n	858b8 <__swsetup_r+0x20>
   858fc:	0799      	lsls	r1, r3, #30
   858fe:	bf58      	it	pl
   85900:	6962      	ldrpl	r2, [r4, #20]
   85902:	60a2      	str	r2, [r4, #8]
   85904:	2800      	cmp	r0, #0
   85906:	d1e0      	bne.n	858ca <__swsetup_r+0x32>
   85908:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8590c:	061a      	lsls	r2, r3, #24
   8590e:	d5dd      	bpl.n	858cc <__swsetup_r+0x34>
   85910:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85914:	81a3      	strh	r3, [r4, #12]
   85916:	f04f 30ff 	mov.w	r0, #4294967295
   8591a:	bd38      	pop	{r3, r4, r5, pc}
   8591c:	f000 f968 	bl	85bf0 <__sinit>
   85920:	e7c3      	b.n	858aa <__swsetup_r+0x12>
   85922:	6b21      	ldr	r1, [r4, #48]	; 0x30
   85924:	b151      	cbz	r1, 8593c <__swsetup_r+0xa4>
   85926:	f104 0340 	add.w	r3, r4, #64	; 0x40
   8592a:	4299      	cmp	r1, r3
   8592c:	d004      	beq.n	85938 <__swsetup_r+0xa0>
   8592e:	4628      	mov	r0, r5
   85930:	f000 fa26 	bl	85d80 <_free_r>
   85934:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   85938:	2300      	movs	r3, #0
   8593a:	6323      	str	r3, [r4, #48]	; 0x30
   8593c:	6920      	ldr	r0, [r4, #16]
   8593e:	2300      	movs	r3, #0
   85940:	f022 0224 	bic.w	r2, r2, #36	; 0x24
   85944:	e884 0009 	stmia.w	r4, {r0, r3}
   85948:	e7c6      	b.n	858d8 <__swsetup_r+0x40>
   8594a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   8594e:	2309      	movs	r3, #9
   85950:	602b      	str	r3, [r5, #0]
   85952:	f04f 30ff 	mov.w	r0, #4294967295
   85956:	81a2      	strh	r2, [r4, #12]
   85958:	bd38      	pop	{r3, r4, r5, pc}
   8595a:	bf00      	nop
   8595c:	200704d8 	.word	0x200704d8

00085960 <register_fini>:
   85960:	4b02      	ldr	r3, [pc, #8]	; (8596c <register_fini+0xc>)
   85962:	b113      	cbz	r3, 8596a <register_fini+0xa>
   85964:	4802      	ldr	r0, [pc, #8]	; (85970 <register_fini+0x10>)
   85966:	f000 b805 	b.w	85974 <atexit>
   8596a:	4770      	bx	lr
   8596c:	00000000 	.word	0x00000000
   85970:	00085c05 	.word	0x00085c05

00085974 <atexit>:
   85974:	2300      	movs	r3, #0
   85976:	4601      	mov	r1, r0
   85978:	461a      	mov	r2, r3
   8597a:	4618      	mov	r0, r3
   8597c:	f001 bbce 	b.w	8711c <__register_exitproc>

00085980 <__sflush_r>:
   85980:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
   85984:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85988:	b29a      	uxth	r2, r3
   8598a:	460d      	mov	r5, r1
   8598c:	0711      	lsls	r1, r2, #28
   8598e:	4680      	mov	r8, r0
   85990:	d43c      	bmi.n	85a0c <__sflush_r+0x8c>
   85992:	686a      	ldr	r2, [r5, #4]
   85994:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
   85998:	2a00      	cmp	r2, #0
   8599a:	81ab      	strh	r3, [r5, #12]
   8599c:	dd73      	ble.n	85a86 <__sflush_r+0x106>
   8599e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   859a0:	2c00      	cmp	r4, #0
   859a2:	d04b      	beq.n	85a3c <__sflush_r+0xbc>
   859a4:	b29b      	uxth	r3, r3
   859a6:	f403 5280 	and.w	r2, r3, #4096	; 0x1000
   859aa:	2100      	movs	r1, #0
   859ac:	b292      	uxth	r2, r2
   859ae:	f8d8 6000 	ldr.w	r6, [r8]
   859b2:	f8c8 1000 	str.w	r1, [r8]
   859b6:	2a00      	cmp	r2, #0
   859b8:	d069      	beq.n	85a8e <__sflush_r+0x10e>
   859ba:	6d2a      	ldr	r2, [r5, #80]	; 0x50
   859bc:	075f      	lsls	r7, r3, #29
   859be:	d505      	bpl.n	859cc <__sflush_r+0x4c>
   859c0:	6869      	ldr	r1, [r5, #4]
   859c2:	6b2b      	ldr	r3, [r5, #48]	; 0x30
   859c4:	1a52      	subs	r2, r2, r1
   859c6:	b10b      	cbz	r3, 859cc <__sflush_r+0x4c>
   859c8:	6beb      	ldr	r3, [r5, #60]	; 0x3c
   859ca:	1ad2      	subs	r2, r2, r3
   859cc:	2300      	movs	r3, #0
   859ce:	69e9      	ldr	r1, [r5, #28]
   859d0:	4640      	mov	r0, r8
   859d2:	47a0      	blx	r4
   859d4:	1c44      	adds	r4, r0, #1
   859d6:	d03c      	beq.n	85a52 <__sflush_r+0xd2>
   859d8:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   859dc:	6929      	ldr	r1, [r5, #16]
   859de:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   859e2:	2200      	movs	r2, #0
   859e4:	81ab      	strh	r3, [r5, #12]
   859e6:	04db      	lsls	r3, r3, #19
   859e8:	e885 0006 	stmia.w	r5, {r1, r2}
   859ec:	d449      	bmi.n	85a82 <__sflush_r+0x102>
   859ee:	6b29      	ldr	r1, [r5, #48]	; 0x30
   859f0:	f8c8 6000 	str.w	r6, [r8]
   859f4:	b311      	cbz	r1, 85a3c <__sflush_r+0xbc>
   859f6:	f105 0340 	add.w	r3, r5, #64	; 0x40
   859fa:	4299      	cmp	r1, r3
   859fc:	d002      	beq.n	85a04 <__sflush_r+0x84>
   859fe:	4640      	mov	r0, r8
   85a00:	f000 f9be 	bl	85d80 <_free_r>
   85a04:	2000      	movs	r0, #0
   85a06:	6328      	str	r0, [r5, #48]	; 0x30
   85a08:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85a0c:	692e      	ldr	r6, [r5, #16]
   85a0e:	b1ae      	cbz	r6, 85a3c <__sflush_r+0xbc>
   85a10:	0790      	lsls	r0, r2, #30
   85a12:	682c      	ldr	r4, [r5, #0]
   85a14:	bf0c      	ite	eq
   85a16:	696b      	ldreq	r3, [r5, #20]
   85a18:	2300      	movne	r3, #0
   85a1a:	602e      	str	r6, [r5, #0]
   85a1c:	1ba4      	subs	r4, r4, r6
   85a1e:	60ab      	str	r3, [r5, #8]
   85a20:	e00a      	b.n	85a38 <__sflush_r+0xb8>
   85a22:	4623      	mov	r3, r4
   85a24:	4632      	mov	r2, r6
   85a26:	6a6f      	ldr	r7, [r5, #36]	; 0x24
   85a28:	69e9      	ldr	r1, [r5, #28]
   85a2a:	4640      	mov	r0, r8
   85a2c:	47b8      	blx	r7
   85a2e:	2800      	cmp	r0, #0
   85a30:	eba4 0400 	sub.w	r4, r4, r0
   85a34:	4406      	add	r6, r0
   85a36:	dd04      	ble.n	85a42 <__sflush_r+0xc2>
   85a38:	2c00      	cmp	r4, #0
   85a3a:	dcf2      	bgt.n	85a22 <__sflush_r+0xa2>
   85a3c:	2000      	movs	r0, #0
   85a3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85a42:	89ab      	ldrh	r3, [r5, #12]
   85a44:	f04f 30ff 	mov.w	r0, #4294967295
   85a48:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85a4c:	81ab      	strh	r3, [r5, #12]
   85a4e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85a52:	f8d8 2000 	ldr.w	r2, [r8]
   85a56:	2a1d      	cmp	r2, #29
   85a58:	d8f3      	bhi.n	85a42 <__sflush_r+0xc2>
   85a5a:	4b1a      	ldr	r3, [pc, #104]	; (85ac4 <__sflush_r+0x144>)
   85a5c:	40d3      	lsrs	r3, r2
   85a5e:	f003 0301 	and.w	r3, r3, #1
   85a62:	f083 0401 	eor.w	r4, r3, #1
   85a66:	2b00      	cmp	r3, #0
   85a68:	d0eb      	beq.n	85a42 <__sflush_r+0xc2>
   85a6a:	f9b5 300c 	ldrsh.w	r3, [r5, #12]
   85a6e:	6929      	ldr	r1, [r5, #16]
   85a70:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
   85a74:	6029      	str	r1, [r5, #0]
   85a76:	04d9      	lsls	r1, r3, #19
   85a78:	606c      	str	r4, [r5, #4]
   85a7a:	81ab      	strh	r3, [r5, #12]
   85a7c:	d5b7      	bpl.n	859ee <__sflush_r+0x6e>
   85a7e:	2a00      	cmp	r2, #0
   85a80:	d1b5      	bne.n	859ee <__sflush_r+0x6e>
   85a82:	6528      	str	r0, [r5, #80]	; 0x50
   85a84:	e7b3      	b.n	859ee <__sflush_r+0x6e>
   85a86:	6bea      	ldr	r2, [r5, #60]	; 0x3c
   85a88:	2a00      	cmp	r2, #0
   85a8a:	dc88      	bgt.n	8599e <__sflush_r+0x1e>
   85a8c:	e7d6      	b.n	85a3c <__sflush_r+0xbc>
   85a8e:	2301      	movs	r3, #1
   85a90:	69e9      	ldr	r1, [r5, #28]
   85a92:	4640      	mov	r0, r8
   85a94:	47a0      	blx	r4
   85a96:	1c43      	adds	r3, r0, #1
   85a98:	4602      	mov	r2, r0
   85a9a:	d002      	beq.n	85aa2 <__sflush_r+0x122>
   85a9c:	89ab      	ldrh	r3, [r5, #12]
   85a9e:	6aac      	ldr	r4, [r5, #40]	; 0x28
   85aa0:	e78c      	b.n	859bc <__sflush_r+0x3c>
   85aa2:	f8d8 3000 	ldr.w	r3, [r8]
   85aa6:	2b00      	cmp	r3, #0
   85aa8:	d0f8      	beq.n	85a9c <__sflush_r+0x11c>
   85aaa:	2b1d      	cmp	r3, #29
   85aac:	d001      	beq.n	85ab2 <__sflush_r+0x132>
   85aae:	2b16      	cmp	r3, #22
   85ab0:	d102      	bne.n	85ab8 <__sflush_r+0x138>
   85ab2:	f8c8 6000 	str.w	r6, [r8]
   85ab6:	e7c1      	b.n	85a3c <__sflush_r+0xbc>
   85ab8:	89ab      	ldrh	r3, [r5, #12]
   85aba:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85abe:	81ab      	strh	r3, [r5, #12]
   85ac0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85ac4:	20400001 	.word	0x20400001

00085ac8 <_fflush_r>:
   85ac8:	b510      	push	{r4, lr}
   85aca:	4604      	mov	r4, r0
   85acc:	b082      	sub	sp, #8
   85ace:	b108      	cbz	r0, 85ad4 <_fflush_r+0xc>
   85ad0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85ad2:	b153      	cbz	r3, 85aea <_fflush_r+0x22>
   85ad4:	f9b1 000c 	ldrsh.w	r0, [r1, #12]
   85ad8:	b908      	cbnz	r0, 85ade <_fflush_r+0x16>
   85ada:	b002      	add	sp, #8
   85adc:	bd10      	pop	{r4, pc}
   85ade:	4620      	mov	r0, r4
   85ae0:	b002      	add	sp, #8
   85ae2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
   85ae6:	f7ff bf4b 	b.w	85980 <__sflush_r>
   85aea:	9101      	str	r1, [sp, #4]
   85aec:	f000 f880 	bl	85bf0 <__sinit>
   85af0:	9901      	ldr	r1, [sp, #4]
   85af2:	e7ef      	b.n	85ad4 <_fflush_r+0xc>

00085af4 <_cleanup_r>:
   85af4:	4901      	ldr	r1, [pc, #4]	; (85afc <_cleanup_r+0x8>)
   85af6:	f000 bbaf 	b.w	86258 <_fwalk_reent>
   85afa:	bf00      	nop
   85afc:	000871e5 	.word	0x000871e5

00085b00 <__sinit.part.1>:
   85b00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85b04:	4607      	mov	r7, r0
   85b06:	4835      	ldr	r0, [pc, #212]	; (85bdc <__sinit.part.1+0xdc>)
   85b08:	687d      	ldr	r5, [r7, #4]
   85b0a:	2400      	movs	r4, #0
   85b0c:	f507 723b 	add.w	r2, r7, #748	; 0x2ec
   85b10:	2304      	movs	r3, #4
   85b12:	2103      	movs	r1, #3
   85b14:	63f8      	str	r0, [r7, #60]	; 0x3c
   85b16:	f8c7 12e4 	str.w	r1, [r7, #740]	; 0x2e4
   85b1a:	f8c7 22e8 	str.w	r2, [r7, #744]	; 0x2e8
   85b1e:	f8c7 42e0 	str.w	r4, [r7, #736]	; 0x2e0
   85b22:	b083      	sub	sp, #12
   85b24:	602c      	str	r4, [r5, #0]
   85b26:	606c      	str	r4, [r5, #4]
   85b28:	60ac      	str	r4, [r5, #8]
   85b2a:	666c      	str	r4, [r5, #100]	; 0x64
   85b2c:	81ec      	strh	r4, [r5, #14]
   85b2e:	612c      	str	r4, [r5, #16]
   85b30:	616c      	str	r4, [r5, #20]
   85b32:	61ac      	str	r4, [r5, #24]
   85b34:	81ab      	strh	r3, [r5, #12]
   85b36:	4621      	mov	r1, r4
   85b38:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85b3c:	2208      	movs	r2, #8
   85b3e:	f7fe fe19 	bl	84774 <memset>
   85b42:	f8df b09c 	ldr.w	fp, [pc, #156]	; 85be0 <__sinit.part.1+0xe0>
   85b46:	68be      	ldr	r6, [r7, #8]
   85b48:	f8df a098 	ldr.w	sl, [pc, #152]	; 85be4 <__sinit.part.1+0xe4>
   85b4c:	f8df 9098 	ldr.w	r9, [pc, #152]	; 85be8 <__sinit.part.1+0xe8>
   85b50:	f8df 8098 	ldr.w	r8, [pc, #152]	; 85bec <__sinit.part.1+0xec>
   85b54:	2301      	movs	r3, #1
   85b56:	2209      	movs	r2, #9
   85b58:	f8c5 b020 	str.w	fp, [r5, #32]
   85b5c:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85b60:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85b64:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85b68:	61ed      	str	r5, [r5, #28]
   85b6a:	4621      	mov	r1, r4
   85b6c:	81f3      	strh	r3, [r6, #14]
   85b6e:	81b2      	strh	r2, [r6, #12]
   85b70:	f106 005c 	add.w	r0, r6, #92	; 0x5c
   85b74:	6034      	str	r4, [r6, #0]
   85b76:	6074      	str	r4, [r6, #4]
   85b78:	60b4      	str	r4, [r6, #8]
   85b7a:	6674      	str	r4, [r6, #100]	; 0x64
   85b7c:	6134      	str	r4, [r6, #16]
   85b7e:	6174      	str	r4, [r6, #20]
   85b80:	61b4      	str	r4, [r6, #24]
   85b82:	2208      	movs	r2, #8
   85b84:	9301      	str	r3, [sp, #4]
   85b86:	f7fe fdf5 	bl	84774 <memset>
   85b8a:	68fd      	ldr	r5, [r7, #12]
   85b8c:	2012      	movs	r0, #18
   85b8e:	2202      	movs	r2, #2
   85b90:	61f6      	str	r6, [r6, #28]
   85b92:	f8c6 b020 	str.w	fp, [r6, #32]
   85b96:	f8c6 a024 	str.w	sl, [r6, #36]	; 0x24
   85b9a:	f8c6 9028 	str.w	r9, [r6, #40]	; 0x28
   85b9e:	f8c6 802c 	str.w	r8, [r6, #44]	; 0x2c
   85ba2:	4621      	mov	r1, r4
   85ba4:	81a8      	strh	r0, [r5, #12]
   85ba6:	81ea      	strh	r2, [r5, #14]
   85ba8:	602c      	str	r4, [r5, #0]
   85baa:	606c      	str	r4, [r5, #4]
   85bac:	60ac      	str	r4, [r5, #8]
   85bae:	666c      	str	r4, [r5, #100]	; 0x64
   85bb0:	612c      	str	r4, [r5, #16]
   85bb2:	616c      	str	r4, [r5, #20]
   85bb4:	61ac      	str	r4, [r5, #24]
   85bb6:	f105 005c 	add.w	r0, r5, #92	; 0x5c
   85bba:	2208      	movs	r2, #8
   85bbc:	f7fe fdda 	bl	84774 <memset>
   85bc0:	9b01      	ldr	r3, [sp, #4]
   85bc2:	61ed      	str	r5, [r5, #28]
   85bc4:	f8c5 b020 	str.w	fp, [r5, #32]
   85bc8:	f8c5 a024 	str.w	sl, [r5, #36]	; 0x24
   85bcc:	f8c5 9028 	str.w	r9, [r5, #40]	; 0x28
   85bd0:	f8c5 802c 	str.w	r8, [r5, #44]	; 0x2c
   85bd4:	63bb      	str	r3, [r7, #56]	; 0x38
   85bd6:	b003      	add	sp, #12
   85bd8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85bdc:	00085af5 	.word	0x00085af5
   85be0:	00086f4d 	.word	0x00086f4d
   85be4:	00086f71 	.word	0x00086f71
   85be8:	00086fad 	.word	0x00086fad
   85bec:	00086fcd 	.word	0x00086fcd

00085bf0 <__sinit>:
   85bf0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   85bf2:	b103      	cbz	r3, 85bf6 <__sinit+0x6>
   85bf4:	4770      	bx	lr
   85bf6:	f7ff bf83 	b.w	85b00 <__sinit.part.1>
   85bfa:	bf00      	nop

00085bfc <__sfp_lock_acquire>:
   85bfc:	4770      	bx	lr
   85bfe:	bf00      	nop

00085c00 <__sfp_lock_release>:
   85c00:	4770      	bx	lr
   85c02:	bf00      	nop

00085c04 <__libc_fini_array>:
   85c04:	b538      	push	{r3, r4, r5, lr}
   85c06:	4d07      	ldr	r5, [pc, #28]	; (85c24 <__libc_fini_array+0x20>)
   85c08:	4c07      	ldr	r4, [pc, #28]	; (85c28 <__libc_fini_array+0x24>)
   85c0a:	1b2c      	subs	r4, r5, r4
   85c0c:	10a4      	asrs	r4, r4, #2
   85c0e:	d005      	beq.n	85c1c <__libc_fini_array+0x18>
   85c10:	3c01      	subs	r4, #1
   85c12:	f855 3d04 	ldr.w	r3, [r5, #-4]!
   85c16:	4798      	blx	r3
   85c18:	2c00      	cmp	r4, #0
   85c1a:	d1f9      	bne.n	85c10 <__libc_fini_array+0xc>
   85c1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
   85c20:	f001 bd9a 	b.w	87758 <_fini>
   85c24:	00087768 	.word	0x00087768
   85c28:	00087764 	.word	0x00087764

00085c2c <__fputwc>:
   85c2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85c30:	b082      	sub	sp, #8
   85c32:	4606      	mov	r6, r0
   85c34:	460f      	mov	r7, r1
   85c36:	4614      	mov	r4, r2
   85c38:	f000 fb3a 	bl	862b0 <__locale_mb_cur_max>
   85c3c:	2801      	cmp	r0, #1
   85c3e:	d032      	beq.n	85ca6 <__fputwc+0x7a>
   85c40:	f104 035c 	add.w	r3, r4, #92	; 0x5c
   85c44:	463a      	mov	r2, r7
   85c46:	a901      	add	r1, sp, #4
   85c48:	4630      	mov	r0, r6
   85c4a:	f001 fa19 	bl	87080 <_wcrtomb_r>
   85c4e:	f1b0 3fff 	cmp.w	r0, #4294967295
   85c52:	4680      	mov	r8, r0
   85c54:	d020      	beq.n	85c98 <__fputwc+0x6c>
   85c56:	b370      	cbz	r0, 85cb6 <__fputwc+0x8a>
   85c58:	f89d 1004 	ldrb.w	r1, [sp, #4]
   85c5c:	2500      	movs	r5, #0
   85c5e:	e008      	b.n	85c72 <__fputwc+0x46>
   85c60:	6823      	ldr	r3, [r4, #0]
   85c62:	1c5a      	adds	r2, r3, #1
   85c64:	6022      	str	r2, [r4, #0]
   85c66:	7019      	strb	r1, [r3, #0]
   85c68:	3501      	adds	r5, #1
   85c6a:	4545      	cmp	r5, r8
   85c6c:	d223      	bcs.n	85cb6 <__fputwc+0x8a>
   85c6e:	ab01      	add	r3, sp, #4
   85c70:	5d59      	ldrb	r1, [r3, r5]
   85c72:	68a3      	ldr	r3, [r4, #8]
   85c74:	3b01      	subs	r3, #1
   85c76:	2b00      	cmp	r3, #0
   85c78:	60a3      	str	r3, [r4, #8]
   85c7a:	daf1      	bge.n	85c60 <__fputwc+0x34>
   85c7c:	69a2      	ldr	r2, [r4, #24]
   85c7e:	4293      	cmp	r3, r2
   85c80:	db01      	blt.n	85c86 <__fputwc+0x5a>
   85c82:	290a      	cmp	r1, #10
   85c84:	d1ec      	bne.n	85c60 <__fputwc+0x34>
   85c86:	4622      	mov	r2, r4
   85c88:	4630      	mov	r0, r6
   85c8a:	f001 f9a3 	bl	86fd4 <__swbuf_r>
   85c8e:	1c43      	adds	r3, r0, #1
   85c90:	d1ea      	bne.n	85c68 <__fputwc+0x3c>
   85c92:	b002      	add	sp, #8
   85c94:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85c98:	89a3      	ldrh	r3, [r4, #12]
   85c9a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   85c9e:	81a3      	strh	r3, [r4, #12]
   85ca0:	b002      	add	sp, #8
   85ca2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85ca6:	1e7b      	subs	r3, r7, #1
   85ca8:	2bfe      	cmp	r3, #254	; 0xfe
   85caa:	d8c9      	bhi.n	85c40 <__fputwc+0x14>
   85cac:	b2f9      	uxtb	r1, r7
   85cae:	4680      	mov	r8, r0
   85cb0:	f88d 1004 	strb.w	r1, [sp, #4]
   85cb4:	e7d2      	b.n	85c5c <__fputwc+0x30>
   85cb6:	4638      	mov	r0, r7
   85cb8:	b002      	add	sp, #8
   85cba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   85cbe:	bf00      	nop

00085cc0 <_fputwc_r>:
   85cc0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
   85cc4:	f413 5f00 	tst.w	r3, #8192	; 0x2000
   85cc8:	d10a      	bne.n	85ce0 <_fputwc_r+0x20>
   85cca:	b410      	push	{r4}
   85ccc:	6e54      	ldr	r4, [r2, #100]	; 0x64
   85cce:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
   85cd2:	f444 5400 	orr.w	r4, r4, #8192	; 0x2000
   85cd6:	6654      	str	r4, [r2, #100]	; 0x64
   85cd8:	8193      	strh	r3, [r2, #12]
   85cda:	bc10      	pop	{r4}
   85cdc:	f7ff bfa6 	b.w	85c2c <__fputwc>
   85ce0:	f7ff bfa4 	b.w	85c2c <__fputwc>

00085ce4 <_malloc_trim_r>:
   85ce4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   85ce6:	460c      	mov	r4, r1
   85ce8:	4f22      	ldr	r7, [pc, #136]	; (85d74 <_malloc_trim_r+0x90>)
   85cea:	4606      	mov	r6, r0
   85cec:	f000 ff2e 	bl	86b4c <__malloc_lock>
   85cf0:	68bb      	ldr	r3, [r7, #8]
   85cf2:	685d      	ldr	r5, [r3, #4]
   85cf4:	f025 0503 	bic.w	r5, r5, #3
   85cf8:	1b29      	subs	r1, r5, r4
   85cfa:	f601 71ef 	addw	r1, r1, #4079	; 0xfef
   85cfe:	f421 617f 	bic.w	r1, r1, #4080	; 0xff0
   85d02:	f021 010f 	bic.w	r1, r1, #15
   85d06:	f5a1 5480 	sub.w	r4, r1, #4096	; 0x1000
   85d0a:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
   85d0e:	db07      	blt.n	85d20 <_malloc_trim_r+0x3c>
   85d10:	2100      	movs	r1, #0
   85d12:	4630      	mov	r0, r6
   85d14:	f001 f908 	bl	86f28 <_sbrk_r>
   85d18:	68bb      	ldr	r3, [r7, #8]
   85d1a:	442b      	add	r3, r5
   85d1c:	4298      	cmp	r0, r3
   85d1e:	d004      	beq.n	85d2a <_malloc_trim_r+0x46>
   85d20:	4630      	mov	r0, r6
   85d22:	f000 ff15 	bl	86b50 <__malloc_unlock>
   85d26:	2000      	movs	r0, #0
   85d28:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85d2a:	4261      	negs	r1, r4
   85d2c:	4630      	mov	r0, r6
   85d2e:	f001 f8fb 	bl	86f28 <_sbrk_r>
   85d32:	3001      	adds	r0, #1
   85d34:	d00d      	beq.n	85d52 <_malloc_trim_r+0x6e>
   85d36:	4b10      	ldr	r3, [pc, #64]	; (85d78 <_malloc_trim_r+0x94>)
   85d38:	68ba      	ldr	r2, [r7, #8]
   85d3a:	6819      	ldr	r1, [r3, #0]
   85d3c:	1b2d      	subs	r5, r5, r4
   85d3e:	f045 0501 	orr.w	r5, r5, #1
   85d42:	4630      	mov	r0, r6
   85d44:	1b09      	subs	r1, r1, r4
   85d46:	6055      	str	r5, [r2, #4]
   85d48:	6019      	str	r1, [r3, #0]
   85d4a:	f000 ff01 	bl	86b50 <__malloc_unlock>
   85d4e:	2001      	movs	r0, #1
   85d50:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   85d52:	2100      	movs	r1, #0
   85d54:	4630      	mov	r0, r6
   85d56:	f001 f8e7 	bl	86f28 <_sbrk_r>
   85d5a:	68ba      	ldr	r2, [r7, #8]
   85d5c:	1a83      	subs	r3, r0, r2
   85d5e:	2b0f      	cmp	r3, #15
   85d60:	ddde      	ble.n	85d20 <_malloc_trim_r+0x3c>
   85d62:	4c06      	ldr	r4, [pc, #24]	; (85d7c <_malloc_trim_r+0x98>)
   85d64:	4904      	ldr	r1, [pc, #16]	; (85d78 <_malloc_trim_r+0x94>)
   85d66:	6824      	ldr	r4, [r4, #0]
   85d68:	f043 0301 	orr.w	r3, r3, #1
   85d6c:	1b00      	subs	r0, r0, r4
   85d6e:	6053      	str	r3, [r2, #4]
   85d70:	6008      	str	r0, [r1, #0]
   85d72:	e7d5      	b.n	85d20 <_malloc_trim_r+0x3c>
   85d74:	20070500 	.word	0x20070500
   85d78:	20070a18 	.word	0x20070a18
   85d7c:	2007090c 	.word	0x2007090c

00085d80 <_free_r>:
   85d80:	2900      	cmp	r1, #0
   85d82:	d045      	beq.n	85e10 <_free_r+0x90>
   85d84:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   85d88:	460d      	mov	r5, r1
   85d8a:	4680      	mov	r8, r0
   85d8c:	f000 fede 	bl	86b4c <__malloc_lock>
   85d90:	f855 7c04 	ldr.w	r7, [r5, #-4]
   85d94:	496a      	ldr	r1, [pc, #424]	; (85f40 <_free_r+0x1c0>)
   85d96:	f1a5 0408 	sub.w	r4, r5, #8
   85d9a:	f027 0301 	bic.w	r3, r7, #1
   85d9e:	18e2      	adds	r2, r4, r3
   85da0:	688e      	ldr	r6, [r1, #8]
   85da2:	6850      	ldr	r0, [r2, #4]
   85da4:	42b2      	cmp	r2, r6
   85da6:	f020 0003 	bic.w	r0, r0, #3
   85daa:	d062      	beq.n	85e72 <_free_r+0xf2>
   85dac:	07fe      	lsls	r6, r7, #31
   85dae:	6050      	str	r0, [r2, #4]
   85db0:	d40b      	bmi.n	85dca <_free_r+0x4a>
   85db2:	f855 7c08 	ldr.w	r7, [r5, #-8]
   85db6:	f101 0e08 	add.w	lr, r1, #8
   85dba:	1be4      	subs	r4, r4, r7
   85dbc:	68a5      	ldr	r5, [r4, #8]
   85dbe:	443b      	add	r3, r7
   85dc0:	4575      	cmp	r5, lr
   85dc2:	d06f      	beq.n	85ea4 <_free_r+0x124>
   85dc4:	68e7      	ldr	r7, [r4, #12]
   85dc6:	60ef      	str	r7, [r5, #12]
   85dc8:	60bd      	str	r5, [r7, #8]
   85dca:	1815      	adds	r5, r2, r0
   85dcc:	686d      	ldr	r5, [r5, #4]
   85dce:	07ed      	lsls	r5, r5, #31
   85dd0:	d542      	bpl.n	85e58 <_free_r+0xd8>
   85dd2:	f043 0201 	orr.w	r2, r3, #1
   85dd6:	6062      	str	r2, [r4, #4]
   85dd8:	50e3      	str	r3, [r4, r3]
   85dda:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   85dde:	d218      	bcs.n	85e12 <_free_r+0x92>
   85de0:	08db      	lsrs	r3, r3, #3
   85de2:	6848      	ldr	r0, [r1, #4]
   85de4:	109d      	asrs	r5, r3, #2
   85de6:	2201      	movs	r2, #1
   85de8:	3301      	adds	r3, #1
   85dea:	f851 7033 	ldr.w	r7, [r1, r3, lsl #3]
   85dee:	fa02 f505 	lsl.w	r5, r2, r5
   85df2:	eb01 02c3 	add.w	r2, r1, r3, lsl #3
   85df6:	4328      	orrs	r0, r5
   85df8:	3a08      	subs	r2, #8
   85dfa:	60e2      	str	r2, [r4, #12]
   85dfc:	60a7      	str	r7, [r4, #8]
   85dfe:	6048      	str	r0, [r1, #4]
   85e00:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   85e04:	60fc      	str	r4, [r7, #12]
   85e06:	4640      	mov	r0, r8
   85e08:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85e0c:	f000 bea0 	b.w	86b50 <__malloc_unlock>
   85e10:	4770      	bx	lr
   85e12:	0a5a      	lsrs	r2, r3, #9
   85e14:	2a04      	cmp	r2, #4
   85e16:	d853      	bhi.n	85ec0 <_free_r+0x140>
   85e18:	099a      	lsrs	r2, r3, #6
   85e1a:	f102 0739 	add.w	r7, r2, #57	; 0x39
   85e1e:	007f      	lsls	r7, r7, #1
   85e20:	f102 0538 	add.w	r5, r2, #56	; 0x38
   85e24:	eb01 0087 	add.w	r0, r1, r7, lsl #2
   85e28:	f851 2027 	ldr.w	r2, [r1, r7, lsl #2]
   85e2c:	3808      	subs	r0, #8
   85e2e:	4290      	cmp	r0, r2
   85e30:	4943      	ldr	r1, [pc, #268]	; (85f40 <_free_r+0x1c0>)
   85e32:	d04d      	beq.n	85ed0 <_free_r+0x150>
   85e34:	6851      	ldr	r1, [r2, #4]
   85e36:	f021 0103 	bic.w	r1, r1, #3
   85e3a:	428b      	cmp	r3, r1
   85e3c:	d202      	bcs.n	85e44 <_free_r+0xc4>
   85e3e:	6892      	ldr	r2, [r2, #8]
   85e40:	4290      	cmp	r0, r2
   85e42:	d1f7      	bne.n	85e34 <_free_r+0xb4>
   85e44:	68d0      	ldr	r0, [r2, #12]
   85e46:	60e0      	str	r0, [r4, #12]
   85e48:	60a2      	str	r2, [r4, #8]
   85e4a:	6084      	str	r4, [r0, #8]
   85e4c:	60d4      	str	r4, [r2, #12]
   85e4e:	4640      	mov	r0, r8
   85e50:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   85e54:	f000 be7c 	b.w	86b50 <__malloc_unlock>
   85e58:	6895      	ldr	r5, [r2, #8]
   85e5a:	4f3a      	ldr	r7, [pc, #232]	; (85f44 <_free_r+0x1c4>)
   85e5c:	4403      	add	r3, r0
   85e5e:	42bd      	cmp	r5, r7
   85e60:	d03f      	beq.n	85ee2 <_free_r+0x162>
   85e62:	68d0      	ldr	r0, [r2, #12]
   85e64:	f043 0201 	orr.w	r2, r3, #1
   85e68:	60e8      	str	r0, [r5, #12]
   85e6a:	6085      	str	r5, [r0, #8]
   85e6c:	6062      	str	r2, [r4, #4]
   85e6e:	50e3      	str	r3, [r4, r3]
   85e70:	e7b3      	b.n	85dda <_free_r+0x5a>
   85e72:	07ff      	lsls	r7, r7, #31
   85e74:	4403      	add	r3, r0
   85e76:	d407      	bmi.n	85e88 <_free_r+0x108>
   85e78:	f855 5c08 	ldr.w	r5, [r5, #-8]
   85e7c:	1b64      	subs	r4, r4, r5
   85e7e:	68e2      	ldr	r2, [r4, #12]
   85e80:	68a0      	ldr	r0, [r4, #8]
   85e82:	442b      	add	r3, r5
   85e84:	60c2      	str	r2, [r0, #12]
   85e86:	6090      	str	r0, [r2, #8]
   85e88:	4a2f      	ldr	r2, [pc, #188]	; (85f48 <_free_r+0x1c8>)
   85e8a:	f043 0001 	orr.w	r0, r3, #1
   85e8e:	6812      	ldr	r2, [r2, #0]
   85e90:	6060      	str	r0, [r4, #4]
   85e92:	4293      	cmp	r3, r2
   85e94:	608c      	str	r4, [r1, #8]
   85e96:	d3b6      	bcc.n	85e06 <_free_r+0x86>
   85e98:	4b2c      	ldr	r3, [pc, #176]	; (85f4c <_free_r+0x1cc>)
   85e9a:	4640      	mov	r0, r8
   85e9c:	6819      	ldr	r1, [r3, #0]
   85e9e:	f7ff ff21 	bl	85ce4 <_malloc_trim_r>
   85ea2:	e7b0      	b.n	85e06 <_free_r+0x86>
   85ea4:	1811      	adds	r1, r2, r0
   85ea6:	6849      	ldr	r1, [r1, #4]
   85ea8:	07c9      	lsls	r1, r1, #31
   85eaa:	d444      	bmi.n	85f36 <_free_r+0x1b6>
   85eac:	6891      	ldr	r1, [r2, #8]
   85eae:	4403      	add	r3, r0
   85eb0:	68d2      	ldr	r2, [r2, #12]
   85eb2:	f043 0001 	orr.w	r0, r3, #1
   85eb6:	60ca      	str	r2, [r1, #12]
   85eb8:	6091      	str	r1, [r2, #8]
   85eba:	6060      	str	r0, [r4, #4]
   85ebc:	50e3      	str	r3, [r4, r3]
   85ebe:	e7a2      	b.n	85e06 <_free_r+0x86>
   85ec0:	2a14      	cmp	r2, #20
   85ec2:	d817      	bhi.n	85ef4 <_free_r+0x174>
   85ec4:	f102 075c 	add.w	r7, r2, #92	; 0x5c
   85ec8:	007f      	lsls	r7, r7, #1
   85eca:	f102 055b 	add.w	r5, r2, #91	; 0x5b
   85ece:	e7a9      	b.n	85e24 <_free_r+0xa4>
   85ed0:	10aa      	asrs	r2, r5, #2
   85ed2:	684b      	ldr	r3, [r1, #4]
   85ed4:	2501      	movs	r5, #1
   85ed6:	fa05 f202 	lsl.w	r2, r5, r2
   85eda:	4313      	orrs	r3, r2
   85edc:	604b      	str	r3, [r1, #4]
   85ede:	4602      	mov	r2, r0
   85ee0:	e7b1      	b.n	85e46 <_free_r+0xc6>
   85ee2:	f043 0201 	orr.w	r2, r3, #1
   85ee6:	614c      	str	r4, [r1, #20]
   85ee8:	610c      	str	r4, [r1, #16]
   85eea:	60e5      	str	r5, [r4, #12]
   85eec:	60a5      	str	r5, [r4, #8]
   85eee:	6062      	str	r2, [r4, #4]
   85ef0:	50e3      	str	r3, [r4, r3]
   85ef2:	e788      	b.n	85e06 <_free_r+0x86>
   85ef4:	2a54      	cmp	r2, #84	; 0x54
   85ef6:	d806      	bhi.n	85f06 <_free_r+0x186>
   85ef8:	0b1a      	lsrs	r2, r3, #12
   85efa:	f102 076f 	add.w	r7, r2, #111	; 0x6f
   85efe:	007f      	lsls	r7, r7, #1
   85f00:	f102 056e 	add.w	r5, r2, #110	; 0x6e
   85f04:	e78e      	b.n	85e24 <_free_r+0xa4>
   85f06:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   85f0a:	d806      	bhi.n	85f1a <_free_r+0x19a>
   85f0c:	0bda      	lsrs	r2, r3, #15
   85f0e:	f102 0778 	add.w	r7, r2, #120	; 0x78
   85f12:	007f      	lsls	r7, r7, #1
   85f14:	f102 0577 	add.w	r5, r2, #119	; 0x77
   85f18:	e784      	b.n	85e24 <_free_r+0xa4>
   85f1a:	f240 5054 	movw	r0, #1364	; 0x554
   85f1e:	4282      	cmp	r2, r0
   85f20:	d806      	bhi.n	85f30 <_free_r+0x1b0>
   85f22:	0c9a      	lsrs	r2, r3, #18
   85f24:	f102 077d 	add.w	r7, r2, #125	; 0x7d
   85f28:	007f      	lsls	r7, r7, #1
   85f2a:	f102 057c 	add.w	r5, r2, #124	; 0x7c
   85f2e:	e779      	b.n	85e24 <_free_r+0xa4>
   85f30:	27fe      	movs	r7, #254	; 0xfe
   85f32:	257e      	movs	r5, #126	; 0x7e
   85f34:	e776      	b.n	85e24 <_free_r+0xa4>
   85f36:	f043 0201 	orr.w	r2, r3, #1
   85f3a:	6062      	str	r2, [r4, #4]
   85f3c:	50e3      	str	r3, [r4, r3]
   85f3e:	e762      	b.n	85e06 <_free_r+0x86>
   85f40:	20070500 	.word	0x20070500
   85f44:	20070508 	.word	0x20070508
   85f48:	20070908 	.word	0x20070908
   85f4c:	20070a14 	.word	0x20070a14

00085f50 <__sfvwrite_r>:
   85f50:	6893      	ldr	r3, [r2, #8]
   85f52:	2b00      	cmp	r3, #0
   85f54:	f000 80ab 	beq.w	860ae <__sfvwrite_r+0x15e>
   85f58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   85f5c:	898b      	ldrh	r3, [r1, #12]
   85f5e:	b085      	sub	sp, #20
   85f60:	460c      	mov	r4, r1
   85f62:	0719      	lsls	r1, r3, #28
   85f64:	9002      	str	r0, [sp, #8]
   85f66:	4616      	mov	r6, r2
   85f68:	d528      	bpl.n	85fbc <__sfvwrite_r+0x6c>
   85f6a:	6922      	ldr	r2, [r4, #16]
   85f6c:	b332      	cbz	r2, 85fbc <__sfvwrite_r+0x6c>
   85f6e:	f003 0802 	and.w	r8, r3, #2
   85f72:	fa1f f088 	uxth.w	r0, r8
   85f76:	6835      	ldr	r5, [r6, #0]
   85f78:	b378      	cbz	r0, 85fda <__sfvwrite_r+0x8a>
   85f7a:	f04f 0900 	mov.w	r9, #0
   85f7e:	46c8      	mov	r8, r9
   85f80:	f8df a2d0 	ldr.w	sl, [pc, #720]	; 86254 <__sfvwrite_r+0x304>
   85f84:	f1b8 0f00 	cmp.w	r8, #0
   85f88:	f000 808b 	beq.w	860a2 <__sfvwrite_r+0x152>
   85f8c:	45d0      	cmp	r8, sl
   85f8e:	4643      	mov	r3, r8
   85f90:	464a      	mov	r2, r9
   85f92:	bf28      	it	cs
   85f94:	4653      	movcs	r3, sl
   85f96:	69e1      	ldr	r1, [r4, #28]
   85f98:	9802      	ldr	r0, [sp, #8]
   85f9a:	6a67      	ldr	r7, [r4, #36]	; 0x24
   85f9c:	47b8      	blx	r7
   85f9e:	2800      	cmp	r0, #0
   85fa0:	f340 80a5 	ble.w	860ee <__sfvwrite_r+0x19e>
   85fa4:	68b3      	ldr	r3, [r6, #8]
   85fa6:	4481      	add	r9, r0
   85fa8:	1a1b      	subs	r3, r3, r0
   85faa:	ebc0 0808 	rsb	r8, r0, r8
   85fae:	60b3      	str	r3, [r6, #8]
   85fb0:	2b00      	cmp	r3, #0
   85fb2:	d1e7      	bne.n	85f84 <__sfvwrite_r+0x34>
   85fb4:	2000      	movs	r0, #0
   85fb6:	b005      	add	sp, #20
   85fb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   85fbc:	4621      	mov	r1, r4
   85fbe:	9802      	ldr	r0, [sp, #8]
   85fc0:	f7ff fc6a 	bl	85898 <__swsetup_r>
   85fc4:	2800      	cmp	r0, #0
   85fc6:	f040 813c 	bne.w	86242 <__sfvwrite_r+0x2f2>
   85fca:	89a3      	ldrh	r3, [r4, #12]
   85fcc:	6835      	ldr	r5, [r6, #0]
   85fce:	f003 0802 	and.w	r8, r3, #2
   85fd2:	fa1f f088 	uxth.w	r0, r8
   85fd6:	2800      	cmp	r0, #0
   85fd8:	d1cf      	bne.n	85f7a <__sfvwrite_r+0x2a>
   85fda:	f013 0901 	ands.w	r9, r3, #1
   85fde:	f040 8090 	bne.w	86102 <__sfvwrite_r+0x1b2>
   85fe2:	464f      	mov	r7, r9
   85fe4:	9601      	str	r6, [sp, #4]
   85fe6:	2f00      	cmp	r7, #0
   85fe8:	d056      	beq.n	86098 <__sfvwrite_r+0x148>
   85fea:	059a      	lsls	r2, r3, #22
   85fec:	f8d4 8008 	ldr.w	r8, [r4, #8]
   85ff0:	d55f      	bpl.n	860b2 <__sfvwrite_r+0x162>
   85ff2:	4547      	cmp	r7, r8
   85ff4:	46c2      	mov	sl, r8
   85ff6:	f0c0 80bf 	bcc.w	86178 <__sfvwrite_r+0x228>
   85ffa:	f413 6f90 	tst.w	r3, #1152	; 0x480
   85ffe:	f000 80bd 	beq.w	8617c <__sfvwrite_r+0x22c>
   86002:	6962      	ldr	r2, [r4, #20]
   86004:	6820      	ldr	r0, [r4, #0]
   86006:	6921      	ldr	r1, [r4, #16]
   86008:	eb02 0842 	add.w	r8, r2, r2, lsl #1
   8600c:	ebc1 0a00 	rsb	sl, r1, r0
   86010:	eb08 78d8 	add.w	r8, r8, r8, lsr #31
   86014:	f10a 0001 	add.w	r0, sl, #1
   86018:	ea4f 0868 	mov.w	r8, r8, asr #1
   8601c:	4438      	add	r0, r7
   8601e:	4540      	cmp	r0, r8
   86020:	4642      	mov	r2, r8
   86022:	bf84      	itt	hi
   86024:	4680      	movhi	r8, r0
   86026:	4642      	movhi	r2, r8
   86028:	055b      	lsls	r3, r3, #21
   8602a:	f140 80f2 	bpl.w	86212 <__sfvwrite_r+0x2c2>
   8602e:	4611      	mov	r1, r2
   86030:	9802      	ldr	r0, [sp, #8]
   86032:	f000 f9bf 	bl	863b4 <_malloc_r>
   86036:	4683      	mov	fp, r0
   86038:	2800      	cmp	r0, #0
   8603a:	f000 8105 	beq.w	86248 <__sfvwrite_r+0x2f8>
   8603e:	4652      	mov	r2, sl
   86040:	6921      	ldr	r1, [r4, #16]
   86042:	f000 fca9 	bl	86998 <memcpy>
   86046:	89a3      	ldrh	r3, [r4, #12]
   86048:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
   8604c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   86050:	81a3      	strh	r3, [r4, #12]
   86052:	ebca 0308 	rsb	r3, sl, r8
   86056:	eb0b 000a 	add.w	r0, fp, sl
   8605a:	f8c4 8014 	str.w	r8, [r4, #20]
   8605e:	46ba      	mov	sl, r7
   86060:	46b8      	mov	r8, r7
   86062:	f8c4 b010 	str.w	fp, [r4, #16]
   86066:	6020      	str	r0, [r4, #0]
   86068:	60a3      	str	r3, [r4, #8]
   8606a:	4652      	mov	r2, sl
   8606c:	4649      	mov	r1, r9
   8606e:	f000 fd09 	bl	86a84 <memmove>
   86072:	68a0      	ldr	r0, [r4, #8]
   86074:	6823      	ldr	r3, [r4, #0]
   86076:	ebc8 0000 	rsb	r0, r8, r0
   8607a:	60a0      	str	r0, [r4, #8]
   8607c:	4638      	mov	r0, r7
   8607e:	4453      	add	r3, sl
   86080:	6023      	str	r3, [r4, #0]
   86082:	9a01      	ldr	r2, [sp, #4]
   86084:	4481      	add	r9, r0
   86086:	6893      	ldr	r3, [r2, #8]
   86088:	1a3f      	subs	r7, r7, r0
   8608a:	1a1b      	subs	r3, r3, r0
   8608c:	6093      	str	r3, [r2, #8]
   8608e:	2b00      	cmp	r3, #0
   86090:	d090      	beq.n	85fb4 <__sfvwrite_r+0x64>
   86092:	89a3      	ldrh	r3, [r4, #12]
   86094:	2f00      	cmp	r7, #0
   86096:	d1a8      	bne.n	85fea <__sfvwrite_r+0x9a>
   86098:	f8d5 9000 	ldr.w	r9, [r5]
   8609c:	686f      	ldr	r7, [r5, #4]
   8609e:	3508      	adds	r5, #8
   860a0:	e7a1      	b.n	85fe6 <__sfvwrite_r+0x96>
   860a2:	f8d5 9000 	ldr.w	r9, [r5]
   860a6:	f8d5 8004 	ldr.w	r8, [r5, #4]
   860aa:	3508      	adds	r5, #8
   860ac:	e76a      	b.n	85f84 <__sfvwrite_r+0x34>
   860ae:	2000      	movs	r0, #0
   860b0:	4770      	bx	lr
   860b2:	6820      	ldr	r0, [r4, #0]
   860b4:	6923      	ldr	r3, [r4, #16]
   860b6:	4298      	cmp	r0, r3
   860b8:	d803      	bhi.n	860c2 <__sfvwrite_r+0x172>
   860ba:	6962      	ldr	r2, [r4, #20]
   860bc:	4297      	cmp	r7, r2
   860be:	f080 8083 	bcs.w	861c8 <__sfvwrite_r+0x278>
   860c2:	45b8      	cmp	r8, r7
   860c4:	bf28      	it	cs
   860c6:	46b8      	movcs	r8, r7
   860c8:	4649      	mov	r1, r9
   860ca:	4642      	mov	r2, r8
   860cc:	f000 fcda 	bl	86a84 <memmove>
   860d0:	68a3      	ldr	r3, [r4, #8]
   860d2:	6822      	ldr	r2, [r4, #0]
   860d4:	ebc8 0303 	rsb	r3, r8, r3
   860d8:	4442      	add	r2, r8
   860da:	60a3      	str	r3, [r4, #8]
   860dc:	6022      	str	r2, [r4, #0]
   860de:	2b00      	cmp	r3, #0
   860e0:	d148      	bne.n	86174 <__sfvwrite_r+0x224>
   860e2:	4621      	mov	r1, r4
   860e4:	9802      	ldr	r0, [sp, #8]
   860e6:	f7ff fcef 	bl	85ac8 <_fflush_r>
   860ea:	2800      	cmp	r0, #0
   860ec:	d042      	beq.n	86174 <__sfvwrite_r+0x224>
   860ee:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   860f2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   860f6:	f04f 30ff 	mov.w	r0, #4294967295
   860fa:	81a3      	strh	r3, [r4, #12]
   860fc:	b005      	add	sp, #20
   860fe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86102:	4680      	mov	r8, r0
   86104:	4682      	mov	sl, r0
   86106:	4681      	mov	r9, r0
   86108:	9001      	str	r0, [sp, #4]
   8610a:	f1b9 0f00 	cmp.w	r9, #0
   8610e:	d029      	beq.n	86164 <__sfvwrite_r+0x214>
   86110:	9b01      	ldr	r3, [sp, #4]
   86112:	2b00      	cmp	r3, #0
   86114:	d04b      	beq.n	861ae <__sfvwrite_r+0x25e>
   86116:	45c8      	cmp	r8, r9
   86118:	46c3      	mov	fp, r8
   8611a:	bf28      	it	cs
   8611c:	46cb      	movcs	fp, r9
   8611e:	6820      	ldr	r0, [r4, #0]
   86120:	6923      	ldr	r3, [r4, #16]
   86122:	465f      	mov	r7, fp
   86124:	4298      	cmp	r0, r3
   86126:	6962      	ldr	r2, [r4, #20]
   86128:	d903      	bls.n	86132 <__sfvwrite_r+0x1e2>
   8612a:	68a3      	ldr	r3, [r4, #8]
   8612c:	4413      	add	r3, r2
   8612e:	459b      	cmp	fp, r3
   86130:	dc5c      	bgt.n	861ec <__sfvwrite_r+0x29c>
   86132:	4593      	cmp	fp, r2
   86134:	db24      	blt.n	86180 <__sfvwrite_r+0x230>
   86136:	4613      	mov	r3, r2
   86138:	6a67      	ldr	r7, [r4, #36]	; 0x24
   8613a:	4652      	mov	r2, sl
   8613c:	69e1      	ldr	r1, [r4, #28]
   8613e:	9802      	ldr	r0, [sp, #8]
   86140:	47b8      	blx	r7
   86142:	1e07      	subs	r7, r0, #0
   86144:	ddd3      	ble.n	860ee <__sfvwrite_r+0x19e>
   86146:	ebb8 0807 	subs.w	r8, r8, r7
   8614a:	d027      	beq.n	8619c <__sfvwrite_r+0x24c>
   8614c:	68b3      	ldr	r3, [r6, #8]
   8614e:	44ba      	add	sl, r7
   86150:	1bdb      	subs	r3, r3, r7
   86152:	ebc7 0909 	rsb	r9, r7, r9
   86156:	60b3      	str	r3, [r6, #8]
   86158:	2b00      	cmp	r3, #0
   8615a:	f43f af2b 	beq.w	85fb4 <__sfvwrite_r+0x64>
   8615e:	f1b9 0f00 	cmp.w	r9, #0
   86162:	d1d5      	bne.n	86110 <__sfvwrite_r+0x1c0>
   86164:	2300      	movs	r3, #0
   86166:	f8d5 a000 	ldr.w	sl, [r5]
   8616a:	f8d5 9004 	ldr.w	r9, [r5, #4]
   8616e:	9301      	str	r3, [sp, #4]
   86170:	3508      	adds	r5, #8
   86172:	e7ca      	b.n	8610a <__sfvwrite_r+0x1ba>
   86174:	4640      	mov	r0, r8
   86176:	e784      	b.n	86082 <__sfvwrite_r+0x132>
   86178:	46b8      	mov	r8, r7
   8617a:	46ba      	mov	sl, r7
   8617c:	6820      	ldr	r0, [r4, #0]
   8617e:	e774      	b.n	8606a <__sfvwrite_r+0x11a>
   86180:	465a      	mov	r2, fp
   86182:	4651      	mov	r1, sl
   86184:	f000 fc7e 	bl	86a84 <memmove>
   86188:	68a2      	ldr	r2, [r4, #8]
   8618a:	6823      	ldr	r3, [r4, #0]
   8618c:	ebcb 0202 	rsb	r2, fp, r2
   86190:	445b      	add	r3, fp
   86192:	ebb8 0807 	subs.w	r8, r8, r7
   86196:	60a2      	str	r2, [r4, #8]
   86198:	6023      	str	r3, [r4, #0]
   8619a:	d1d7      	bne.n	8614c <__sfvwrite_r+0x1fc>
   8619c:	4621      	mov	r1, r4
   8619e:	9802      	ldr	r0, [sp, #8]
   861a0:	f7ff fc92 	bl	85ac8 <_fflush_r>
   861a4:	2800      	cmp	r0, #0
   861a6:	d1a2      	bne.n	860ee <__sfvwrite_r+0x19e>
   861a8:	f8cd 8004 	str.w	r8, [sp, #4]
   861ac:	e7ce      	b.n	8614c <__sfvwrite_r+0x1fc>
   861ae:	464a      	mov	r2, r9
   861b0:	210a      	movs	r1, #10
   861b2:	4650      	mov	r0, sl
   861b4:	f000 fbaa 	bl	8690c <memchr>
   861b8:	2800      	cmp	r0, #0
   861ba:	d03d      	beq.n	86238 <__sfvwrite_r+0x2e8>
   861bc:	3001      	adds	r0, #1
   861be:	2301      	movs	r3, #1
   861c0:	ebca 0800 	rsb	r8, sl, r0
   861c4:	9301      	str	r3, [sp, #4]
   861c6:	e7a6      	b.n	86116 <__sfvwrite_r+0x1c6>
   861c8:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
   861cc:	42bb      	cmp	r3, r7
   861ce:	bf28      	it	cs
   861d0:	463b      	movcs	r3, r7
   861d2:	fb93 f3f2 	sdiv	r3, r3, r2
   861d6:	69e1      	ldr	r1, [r4, #28]
   861d8:	fb02 f303 	mul.w	r3, r2, r3
   861dc:	9802      	ldr	r0, [sp, #8]
   861de:	464a      	mov	r2, r9
   861e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
   861e2:	47b0      	blx	r6
   861e4:	2800      	cmp	r0, #0
   861e6:	f73f af4c 	bgt.w	86082 <__sfvwrite_r+0x132>
   861ea:	e780      	b.n	860ee <__sfvwrite_r+0x19e>
   861ec:	461a      	mov	r2, r3
   861ee:	4651      	mov	r1, sl
   861f0:	9303      	str	r3, [sp, #12]
   861f2:	f000 fc47 	bl	86a84 <memmove>
   861f6:	6822      	ldr	r2, [r4, #0]
   861f8:	9b03      	ldr	r3, [sp, #12]
   861fa:	4621      	mov	r1, r4
   861fc:	441a      	add	r2, r3
   861fe:	6022      	str	r2, [r4, #0]
   86200:	9802      	ldr	r0, [sp, #8]
   86202:	f7ff fc61 	bl	85ac8 <_fflush_r>
   86206:	9b03      	ldr	r3, [sp, #12]
   86208:	2800      	cmp	r0, #0
   8620a:	f47f af70 	bne.w	860ee <__sfvwrite_r+0x19e>
   8620e:	461f      	mov	r7, r3
   86210:	e799      	b.n	86146 <__sfvwrite_r+0x1f6>
   86212:	9802      	ldr	r0, [sp, #8]
   86214:	f000 fc9e 	bl	86b54 <_realloc_r>
   86218:	4683      	mov	fp, r0
   8621a:	2800      	cmp	r0, #0
   8621c:	f47f af19 	bne.w	86052 <__sfvwrite_r+0x102>
   86220:	9d02      	ldr	r5, [sp, #8]
   86222:	6921      	ldr	r1, [r4, #16]
   86224:	4628      	mov	r0, r5
   86226:	f7ff fdab 	bl	85d80 <_free_r>
   8622a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8622e:	220c      	movs	r2, #12
   86230:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   86234:	602a      	str	r2, [r5, #0]
   86236:	e75c      	b.n	860f2 <__sfvwrite_r+0x1a2>
   86238:	2301      	movs	r3, #1
   8623a:	f109 0801 	add.w	r8, r9, #1
   8623e:	9301      	str	r3, [sp, #4]
   86240:	e769      	b.n	86116 <__sfvwrite_r+0x1c6>
   86242:	f04f 30ff 	mov.w	r0, #4294967295
   86246:	e6b6      	b.n	85fb6 <__sfvwrite_r+0x66>
   86248:	9a02      	ldr	r2, [sp, #8]
   8624a:	230c      	movs	r3, #12
   8624c:	6013      	str	r3, [r2, #0]
   8624e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86252:	e74e      	b.n	860f2 <__sfvwrite_r+0x1a2>
   86254:	7ffffc00 	.word	0x7ffffc00

00086258 <_fwalk_reent>:
   86258:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   8625c:	f510 7638 	adds.w	r6, r0, #736	; 0x2e0
   86260:	d01e      	beq.n	862a0 <_fwalk_reent+0x48>
   86262:	4688      	mov	r8, r1
   86264:	4607      	mov	r7, r0
   86266:	f04f 0900 	mov.w	r9, #0
   8626a:	6875      	ldr	r5, [r6, #4]
   8626c:	68b4      	ldr	r4, [r6, #8]
   8626e:	3d01      	subs	r5, #1
   86270:	d410      	bmi.n	86294 <_fwalk_reent+0x3c>
   86272:	89a3      	ldrh	r3, [r4, #12]
   86274:	3d01      	subs	r5, #1
   86276:	2b01      	cmp	r3, #1
   86278:	d908      	bls.n	8628c <_fwalk_reent+0x34>
   8627a:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
   8627e:	3301      	adds	r3, #1
   86280:	d004      	beq.n	8628c <_fwalk_reent+0x34>
   86282:	4621      	mov	r1, r4
   86284:	4638      	mov	r0, r7
   86286:	47c0      	blx	r8
   86288:	ea49 0900 	orr.w	r9, r9, r0
   8628c:	1c6b      	adds	r3, r5, #1
   8628e:	f104 0468 	add.w	r4, r4, #104	; 0x68
   86292:	d1ee      	bne.n	86272 <_fwalk_reent+0x1a>
   86294:	6836      	ldr	r6, [r6, #0]
   86296:	2e00      	cmp	r6, #0
   86298:	d1e7      	bne.n	8626a <_fwalk_reent+0x12>
   8629a:	4648      	mov	r0, r9
   8629c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   862a0:	46b1      	mov	r9, r6
   862a2:	4648      	mov	r0, r9
   862a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}

000862a8 <__locale_charset>:
   862a8:	4800      	ldr	r0, [pc, #0]	; (862ac <__locale_charset+0x4>)
   862aa:	4770      	bx	lr
   862ac:	200704dc 	.word	0x200704dc

000862b0 <__locale_mb_cur_max>:
   862b0:	4b01      	ldr	r3, [pc, #4]	; (862b8 <__locale_mb_cur_max+0x8>)
   862b2:	6818      	ldr	r0, [r3, #0]
   862b4:	4770      	bx	lr
   862b6:	bf00      	nop
   862b8:	200704fc 	.word	0x200704fc

000862bc <__swhatbuf_r>:
   862bc:	b570      	push	{r4, r5, r6, lr}
   862be:	460e      	mov	r6, r1
   862c0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   862c4:	b090      	sub	sp, #64	; 0x40
   862c6:	2900      	cmp	r1, #0
   862c8:	4614      	mov	r4, r2
   862ca:	461d      	mov	r5, r3
   862cc:	db14      	blt.n	862f8 <__swhatbuf_r+0x3c>
   862ce:	aa01      	add	r2, sp, #4
   862d0:	f000 ffca 	bl	87268 <_fstat_r>
   862d4:	2800      	cmp	r0, #0
   862d6:	db0f      	blt.n	862f8 <__swhatbuf_r+0x3c>
   862d8:	9a02      	ldr	r2, [sp, #8]
   862da:	f44f 6380 	mov.w	r3, #1024	; 0x400
   862de:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
   862e2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
   862e6:	fab2 f282 	clz	r2, r2
   862ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
   862ee:	0952      	lsrs	r2, r2, #5
   862f0:	602a      	str	r2, [r5, #0]
   862f2:	6023      	str	r3, [r4, #0]
   862f4:	b010      	add	sp, #64	; 0x40
   862f6:	bd70      	pop	{r4, r5, r6, pc}
   862f8:	89b2      	ldrh	r2, [r6, #12]
   862fa:	2000      	movs	r0, #0
   862fc:	f002 0280 	and.w	r2, r2, #128	; 0x80
   86300:	b292      	uxth	r2, r2
   86302:	6028      	str	r0, [r5, #0]
   86304:	b11a      	cbz	r2, 8630e <__swhatbuf_r+0x52>
   86306:	2340      	movs	r3, #64	; 0x40
   86308:	6023      	str	r3, [r4, #0]
   8630a:	b010      	add	sp, #64	; 0x40
   8630c:	bd70      	pop	{r4, r5, r6, pc}
   8630e:	4610      	mov	r0, r2
   86310:	f44f 6380 	mov.w	r3, #1024	; 0x400
   86314:	6023      	str	r3, [r4, #0]
   86316:	b010      	add	sp, #64	; 0x40
   86318:	bd70      	pop	{r4, r5, r6, pc}
   8631a:	bf00      	nop

0008631c <__smakebuf_r>:
   8631c:	898a      	ldrh	r2, [r1, #12]
   8631e:	460b      	mov	r3, r1
   86320:	0792      	lsls	r2, r2, #30
   86322:	d506      	bpl.n	86332 <__smakebuf_r+0x16>
   86324:	f101 0243 	add.w	r2, r1, #67	; 0x43
   86328:	2101      	movs	r1, #1
   8632a:	601a      	str	r2, [r3, #0]
   8632c:	611a      	str	r2, [r3, #16]
   8632e:	6159      	str	r1, [r3, #20]
   86330:	4770      	bx	lr
   86332:	b5f0      	push	{r4, r5, r6, r7, lr}
   86334:	b083      	sub	sp, #12
   86336:	ab01      	add	r3, sp, #4
   86338:	466a      	mov	r2, sp
   8633a:	460c      	mov	r4, r1
   8633c:	4605      	mov	r5, r0
   8633e:	f7ff ffbd 	bl	862bc <__swhatbuf_r>
   86342:	9900      	ldr	r1, [sp, #0]
   86344:	4606      	mov	r6, r0
   86346:	4628      	mov	r0, r5
   86348:	f000 f834 	bl	863b4 <_malloc_r>
   8634c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   86350:	b1d0      	cbz	r0, 86388 <__smakebuf_r+0x6c>
   86352:	e89d 0006 	ldmia.w	sp, {r1, r2}
   86356:	4f12      	ldr	r7, [pc, #72]	; (863a0 <__smakebuf_r+0x84>)
   86358:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   8635c:	63ef      	str	r7, [r5, #60]	; 0x3c
   8635e:	81a3      	strh	r3, [r4, #12]
   86360:	6020      	str	r0, [r4, #0]
   86362:	6120      	str	r0, [r4, #16]
   86364:	6161      	str	r1, [r4, #20]
   86366:	b91a      	cbnz	r2, 86370 <__smakebuf_r+0x54>
   86368:	4333      	orrs	r3, r6
   8636a:	81a3      	strh	r3, [r4, #12]
   8636c:	b003      	add	sp, #12
   8636e:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86370:	4628      	mov	r0, r5
   86372:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86376:	f000 ff8b 	bl	87290 <_isatty_r>
   8637a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   8637e:	2800      	cmp	r0, #0
   86380:	d0f2      	beq.n	86368 <__smakebuf_r+0x4c>
   86382:	f043 0301 	orr.w	r3, r3, #1
   86386:	e7ef      	b.n	86368 <__smakebuf_r+0x4c>
   86388:	059a      	lsls	r2, r3, #22
   8638a:	d4ef      	bmi.n	8636c <__smakebuf_r+0x50>
   8638c:	f104 0243 	add.w	r2, r4, #67	; 0x43
   86390:	f043 0302 	orr.w	r3, r3, #2
   86394:	2101      	movs	r1, #1
   86396:	81a3      	strh	r3, [r4, #12]
   86398:	6022      	str	r2, [r4, #0]
   8639a:	6122      	str	r2, [r4, #16]
   8639c:	6161      	str	r1, [r4, #20]
   8639e:	e7e5      	b.n	8636c <__smakebuf_r+0x50>
   863a0:	00085af5 	.word	0x00085af5

000863a4 <malloc>:
   863a4:	4b02      	ldr	r3, [pc, #8]	; (863b0 <malloc+0xc>)
   863a6:	4601      	mov	r1, r0
   863a8:	6818      	ldr	r0, [r3, #0]
   863aa:	f000 b803 	b.w	863b4 <_malloc_r>
   863ae:	bf00      	nop
   863b0:	200704d8 	.word	0x200704d8

000863b4 <_malloc_r>:
   863b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   863b8:	f101 050b 	add.w	r5, r1, #11
   863bc:	2d16      	cmp	r5, #22
   863be:	b083      	sub	sp, #12
   863c0:	4606      	mov	r6, r0
   863c2:	f240 80a0 	bls.w	86506 <_malloc_r+0x152>
   863c6:	f035 0507 	bics.w	r5, r5, #7
   863ca:	f100 80c0 	bmi.w	8654e <_malloc_r+0x19a>
   863ce:	42a9      	cmp	r1, r5
   863d0:	f200 80bd 	bhi.w	8654e <_malloc_r+0x19a>
   863d4:	f000 fbba 	bl	86b4c <__malloc_lock>
   863d8:	f5b5 7ffc 	cmp.w	r5, #504	; 0x1f8
   863dc:	f0c0 8290 	bcc.w	86900 <_malloc_r+0x54c>
   863e0:	0a6b      	lsrs	r3, r5, #9
   863e2:	f000 80bb 	beq.w	8655c <_malloc_r+0x1a8>
   863e6:	2b04      	cmp	r3, #4
   863e8:	f200 8177 	bhi.w	866da <_malloc_r+0x326>
   863ec:	09a8      	lsrs	r0, r5, #6
   863ee:	f100 0e39 	add.w	lr, r0, #57	; 0x39
   863f2:	ea4f 014e 	mov.w	r1, lr, lsl #1
   863f6:	3038      	adds	r0, #56	; 0x38
   863f8:	4fbe      	ldr	r7, [pc, #760]	; (866f4 <_malloc_r+0x340>)
   863fa:	eb07 0181 	add.w	r1, r7, r1, lsl #2
   863fe:	684c      	ldr	r4, [r1, #4]
   86400:	3908      	subs	r1, #8
   86402:	42a1      	cmp	r1, r4
   86404:	d107      	bne.n	86416 <_malloc_r+0x62>
   86406:	e0ae      	b.n	86566 <_malloc_r+0x1b2>
   86408:	2a00      	cmp	r2, #0
   8640a:	f280 80ae 	bge.w	8656a <_malloc_r+0x1b6>
   8640e:	68e4      	ldr	r4, [r4, #12]
   86410:	42a1      	cmp	r1, r4
   86412:	f000 80a8 	beq.w	86566 <_malloc_r+0x1b2>
   86416:	6863      	ldr	r3, [r4, #4]
   86418:	f023 0303 	bic.w	r3, r3, #3
   8641c:	1b5a      	subs	r2, r3, r5
   8641e:	2a0f      	cmp	r2, #15
   86420:	ddf2      	ble.n	86408 <_malloc_r+0x54>
   86422:	49b4      	ldr	r1, [pc, #720]	; (866f4 <_malloc_r+0x340>)
   86424:	693c      	ldr	r4, [r7, #16]
   86426:	f101 0e08 	add.w	lr, r1, #8
   8642a:	4574      	cmp	r4, lr
   8642c:	f000 81a8 	beq.w	86780 <_malloc_r+0x3cc>
   86430:	6863      	ldr	r3, [r4, #4]
   86432:	f023 0303 	bic.w	r3, r3, #3
   86436:	1b5a      	subs	r2, r3, r5
   86438:	2a0f      	cmp	r2, #15
   8643a:	f300 818e 	bgt.w	8675a <_malloc_r+0x3a6>
   8643e:	2a00      	cmp	r2, #0
   86440:	f8c1 e014 	str.w	lr, [r1, #20]
   86444:	f8c1 e010 	str.w	lr, [r1, #16]
   86448:	f280 8093 	bge.w	86572 <_malloc_r+0x1be>
   8644c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
   86450:	f080 815c 	bcs.w	8670c <_malloc_r+0x358>
   86454:	08db      	lsrs	r3, r3, #3
   86456:	684a      	ldr	r2, [r1, #4]
   86458:	ea4f 09a3 	mov.w	r9, r3, asr #2
   8645c:	f04f 0c01 	mov.w	ip, #1
   86460:	3301      	adds	r3, #1
   86462:	f851 8033 	ldr.w	r8, [r1, r3, lsl #3]
   86466:	fa0c f909 	lsl.w	r9, ip, r9
   8646a:	eb01 0cc3 	add.w	ip, r1, r3, lsl #3
   8646e:	ea49 0202 	orr.w	r2, r9, r2
   86472:	f1ac 0c08 	sub.w	ip, ip, #8
   86476:	f8c4 c00c 	str.w	ip, [r4, #12]
   8647a:	f8c4 8008 	str.w	r8, [r4, #8]
   8647e:	604a      	str	r2, [r1, #4]
   86480:	f841 4033 	str.w	r4, [r1, r3, lsl #3]
   86484:	f8c8 400c 	str.w	r4, [r8, #12]
   86488:	1083      	asrs	r3, r0, #2
   8648a:	2401      	movs	r4, #1
   8648c:	409c      	lsls	r4, r3
   8648e:	4294      	cmp	r4, r2
   86490:	d87c      	bhi.n	8658c <_malloc_r+0x1d8>
   86492:	4214      	tst	r4, r2
   86494:	d106      	bne.n	864a4 <_malloc_r+0xf0>
   86496:	f020 0003 	bic.w	r0, r0, #3
   8649a:	0064      	lsls	r4, r4, #1
   8649c:	4214      	tst	r4, r2
   8649e:	f100 0004 	add.w	r0, r0, #4
   864a2:	d0fa      	beq.n	8649a <_malloc_r+0xe6>
   864a4:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
   864a8:	46cc      	mov	ip, r9
   864aa:	4680      	mov	r8, r0
   864ac:	f8dc 100c 	ldr.w	r1, [ip, #12]
   864b0:	458c      	cmp	ip, r1
   864b2:	d107      	bne.n	864c4 <_malloc_r+0x110>
   864b4:	e166      	b.n	86784 <_malloc_r+0x3d0>
   864b6:	2a00      	cmp	r2, #0
   864b8:	f280 8174 	bge.w	867a4 <_malloc_r+0x3f0>
   864bc:	68c9      	ldr	r1, [r1, #12]
   864be:	458c      	cmp	ip, r1
   864c0:	f000 8160 	beq.w	86784 <_malloc_r+0x3d0>
   864c4:	684b      	ldr	r3, [r1, #4]
   864c6:	f023 0303 	bic.w	r3, r3, #3
   864ca:	1b5a      	subs	r2, r3, r5
   864cc:	2a0f      	cmp	r2, #15
   864ce:	ddf2      	ble.n	864b6 <_malloc_r+0x102>
   864d0:	460c      	mov	r4, r1
   864d2:	68cb      	ldr	r3, [r1, #12]
   864d4:	f854 cf08 	ldr.w	ip, [r4, #8]!
   864d8:	f045 0801 	orr.w	r8, r5, #1
   864dc:	f8c1 8004 	str.w	r8, [r1, #4]
   864e0:	440d      	add	r5, r1
   864e2:	f042 0101 	orr.w	r1, r2, #1
   864e6:	f8cc 300c 	str.w	r3, [ip, #12]
   864ea:	4630      	mov	r0, r6
   864ec:	f8c3 c008 	str.w	ip, [r3, #8]
   864f0:	617d      	str	r5, [r7, #20]
   864f2:	613d      	str	r5, [r7, #16]
   864f4:	f8c5 e00c 	str.w	lr, [r5, #12]
   864f8:	f8c5 e008 	str.w	lr, [r5, #8]
   864fc:	6069      	str	r1, [r5, #4]
   864fe:	50aa      	str	r2, [r5, r2]
   86500:	f000 fb26 	bl	86b50 <__malloc_unlock>
   86504:	e01f      	b.n	86546 <_malloc_r+0x192>
   86506:	2910      	cmp	r1, #16
   86508:	d821      	bhi.n	8654e <_malloc_r+0x19a>
   8650a:	f000 fb1f 	bl	86b4c <__malloc_lock>
   8650e:	2510      	movs	r5, #16
   86510:	2306      	movs	r3, #6
   86512:	2002      	movs	r0, #2
   86514:	4f77      	ldr	r7, [pc, #476]	; (866f4 <_malloc_r+0x340>)
   86516:	eb07 0383 	add.w	r3, r7, r3, lsl #2
   8651a:	685c      	ldr	r4, [r3, #4]
   8651c:	f1a3 0208 	sub.w	r2, r3, #8
   86520:	4294      	cmp	r4, r2
   86522:	f000 8138 	beq.w	86796 <_malloc_r+0x3e2>
   86526:	6863      	ldr	r3, [r4, #4]
   86528:	68e1      	ldr	r1, [r4, #12]
   8652a:	f023 0303 	bic.w	r3, r3, #3
   8652e:	4423      	add	r3, r4
   86530:	685a      	ldr	r2, [r3, #4]
   86532:	68a5      	ldr	r5, [r4, #8]
   86534:	f042 0201 	orr.w	r2, r2, #1
   86538:	60e9      	str	r1, [r5, #12]
   8653a:	4630      	mov	r0, r6
   8653c:	608d      	str	r5, [r1, #8]
   8653e:	605a      	str	r2, [r3, #4]
   86540:	f000 fb06 	bl	86b50 <__malloc_unlock>
   86544:	3408      	adds	r4, #8
   86546:	4620      	mov	r0, r4
   86548:	b003      	add	sp, #12
   8654a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8654e:	2400      	movs	r4, #0
   86550:	4620      	mov	r0, r4
   86552:	230c      	movs	r3, #12
   86554:	6033      	str	r3, [r6, #0]
   86556:	b003      	add	sp, #12
   86558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8655c:	2180      	movs	r1, #128	; 0x80
   8655e:	f04f 0e40 	mov.w	lr, #64	; 0x40
   86562:	203f      	movs	r0, #63	; 0x3f
   86564:	e748      	b.n	863f8 <_malloc_r+0x44>
   86566:	4670      	mov	r0, lr
   86568:	e75b      	b.n	86422 <_malloc_r+0x6e>
   8656a:	4423      	add	r3, r4
   8656c:	685a      	ldr	r2, [r3, #4]
   8656e:	68e1      	ldr	r1, [r4, #12]
   86570:	e7df      	b.n	86532 <_malloc_r+0x17e>
   86572:	4423      	add	r3, r4
   86574:	685a      	ldr	r2, [r3, #4]
   86576:	4630      	mov	r0, r6
   86578:	f042 0201 	orr.w	r2, r2, #1
   8657c:	605a      	str	r2, [r3, #4]
   8657e:	3408      	adds	r4, #8
   86580:	f000 fae6 	bl	86b50 <__malloc_unlock>
   86584:	4620      	mov	r0, r4
   86586:	b003      	add	sp, #12
   86588:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8658c:	68bc      	ldr	r4, [r7, #8]
   8658e:	6863      	ldr	r3, [r4, #4]
   86590:	f023 0803 	bic.w	r8, r3, #3
   86594:	45a8      	cmp	r8, r5
   86596:	d304      	bcc.n	865a2 <_malloc_r+0x1ee>
   86598:	ebc5 0308 	rsb	r3, r5, r8
   8659c:	2b0f      	cmp	r3, #15
   8659e:	f300 808c 	bgt.w	866ba <_malloc_r+0x306>
   865a2:	4b55      	ldr	r3, [pc, #340]	; (866f8 <_malloc_r+0x344>)
   865a4:	f8df 9160 	ldr.w	r9, [pc, #352]	; 86708 <_malloc_r+0x354>
   865a8:	681a      	ldr	r2, [r3, #0]
   865aa:	f8d9 3000 	ldr.w	r3, [r9]
   865ae:	442a      	add	r2, r5
   865b0:	3301      	adds	r3, #1
   865b2:	eb04 0a08 	add.w	sl, r4, r8
   865b6:	f000 8160 	beq.w	8687a <_malloc_r+0x4c6>
   865ba:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
   865be:	320f      	adds	r2, #15
   865c0:	f422 627f 	bic.w	r2, r2, #4080	; 0xff0
   865c4:	f022 020f 	bic.w	r2, r2, #15
   865c8:	4611      	mov	r1, r2
   865ca:	4630      	mov	r0, r6
   865cc:	9201      	str	r2, [sp, #4]
   865ce:	f000 fcab 	bl	86f28 <_sbrk_r>
   865d2:	f1b0 3fff 	cmp.w	r0, #4294967295
   865d6:	4683      	mov	fp, r0
   865d8:	9a01      	ldr	r2, [sp, #4]
   865da:	f000 8158 	beq.w	8688e <_malloc_r+0x4da>
   865de:	4582      	cmp	sl, r0
   865e0:	f200 80fc 	bhi.w	867dc <_malloc_r+0x428>
   865e4:	4b45      	ldr	r3, [pc, #276]	; (866fc <_malloc_r+0x348>)
   865e6:	45da      	cmp	sl, fp
   865e8:	6819      	ldr	r1, [r3, #0]
   865ea:	4411      	add	r1, r2
   865ec:	6019      	str	r1, [r3, #0]
   865ee:	f000 8153 	beq.w	86898 <_malloc_r+0x4e4>
   865f2:	f8d9 0000 	ldr.w	r0, [r9]
   865f6:	f8df e110 	ldr.w	lr, [pc, #272]	; 86708 <_malloc_r+0x354>
   865fa:	3001      	adds	r0, #1
   865fc:	bf1b      	ittet	ne
   865fe:	ebca 0a0b 	rsbne	sl, sl, fp
   86602:	4451      	addne	r1, sl
   86604:	f8ce b000 	streq.w	fp, [lr]
   86608:	6019      	strne	r1, [r3, #0]
   8660a:	f01b 0107 	ands.w	r1, fp, #7
   8660e:	f000 8117 	beq.w	86840 <_malloc_r+0x48c>
   86612:	f1c1 0008 	rsb	r0, r1, #8
   86616:	f5c1 5180 	rsb	r1, r1, #4096	; 0x1000
   8661a:	4483      	add	fp, r0
   8661c:	3108      	adds	r1, #8
   8661e:	445a      	add	r2, fp
   86620:	f3c2 020b 	ubfx	r2, r2, #0, #12
   86624:	ebc2 0901 	rsb	r9, r2, r1
   86628:	4649      	mov	r1, r9
   8662a:	4630      	mov	r0, r6
   8662c:	9301      	str	r3, [sp, #4]
   8662e:	f000 fc7b 	bl	86f28 <_sbrk_r>
   86632:	1c43      	adds	r3, r0, #1
   86634:	9b01      	ldr	r3, [sp, #4]
   86636:	f000 813f 	beq.w	868b8 <_malloc_r+0x504>
   8663a:	ebcb 0200 	rsb	r2, fp, r0
   8663e:	444a      	add	r2, r9
   86640:	f042 0201 	orr.w	r2, r2, #1
   86644:	6819      	ldr	r1, [r3, #0]
   86646:	42bc      	cmp	r4, r7
   86648:	4449      	add	r1, r9
   8664a:	f8c7 b008 	str.w	fp, [r7, #8]
   8664e:	6019      	str	r1, [r3, #0]
   86650:	f8cb 2004 	str.w	r2, [fp, #4]
   86654:	f8df 90a4 	ldr.w	r9, [pc, #164]	; 866fc <_malloc_r+0x348>
   86658:	d016      	beq.n	86688 <_malloc_r+0x2d4>
   8665a:	f1b8 0f0f 	cmp.w	r8, #15
   8665e:	f240 80fd 	bls.w	8685c <_malloc_r+0x4a8>
   86662:	6862      	ldr	r2, [r4, #4]
   86664:	f1a8 030c 	sub.w	r3, r8, #12
   86668:	f023 0307 	bic.w	r3, r3, #7
   8666c:	f002 0201 	and.w	r2, r2, #1
   86670:	18e0      	adds	r0, r4, r3
   86672:	f04f 0e05 	mov.w	lr, #5
   86676:	431a      	orrs	r2, r3
   86678:	2b0f      	cmp	r3, #15
   8667a:	6062      	str	r2, [r4, #4]
   8667c:	f8c0 e004 	str.w	lr, [r0, #4]
   86680:	f8c0 e008 	str.w	lr, [r0, #8]
   86684:	f200 811c 	bhi.w	868c0 <_malloc_r+0x50c>
   86688:	4b1d      	ldr	r3, [pc, #116]	; (86700 <_malloc_r+0x34c>)
   8668a:	68bc      	ldr	r4, [r7, #8]
   8668c:	681a      	ldr	r2, [r3, #0]
   8668e:	4291      	cmp	r1, r2
   86690:	bf88      	it	hi
   86692:	6019      	strhi	r1, [r3, #0]
   86694:	4b1b      	ldr	r3, [pc, #108]	; (86704 <_malloc_r+0x350>)
   86696:	681a      	ldr	r2, [r3, #0]
   86698:	4291      	cmp	r1, r2
   8669a:	6862      	ldr	r2, [r4, #4]
   8669c:	bf88      	it	hi
   8669e:	6019      	strhi	r1, [r3, #0]
   866a0:	f022 0203 	bic.w	r2, r2, #3
   866a4:	4295      	cmp	r5, r2
   866a6:	eba2 0305 	sub.w	r3, r2, r5
   866aa:	d801      	bhi.n	866b0 <_malloc_r+0x2fc>
   866ac:	2b0f      	cmp	r3, #15
   866ae:	dc04      	bgt.n	866ba <_malloc_r+0x306>
   866b0:	4630      	mov	r0, r6
   866b2:	f000 fa4d 	bl	86b50 <__malloc_unlock>
   866b6:	2400      	movs	r4, #0
   866b8:	e745      	b.n	86546 <_malloc_r+0x192>
   866ba:	f045 0201 	orr.w	r2, r5, #1
   866be:	f043 0301 	orr.w	r3, r3, #1
   866c2:	4425      	add	r5, r4
   866c4:	6062      	str	r2, [r4, #4]
   866c6:	4630      	mov	r0, r6
   866c8:	60bd      	str	r5, [r7, #8]
   866ca:	3408      	adds	r4, #8
   866cc:	606b      	str	r3, [r5, #4]
   866ce:	f000 fa3f 	bl	86b50 <__malloc_unlock>
   866d2:	4620      	mov	r0, r4
   866d4:	b003      	add	sp, #12
   866d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   866da:	2b14      	cmp	r3, #20
   866dc:	d971      	bls.n	867c2 <_malloc_r+0x40e>
   866de:	2b54      	cmp	r3, #84	; 0x54
   866e0:	f200 80a4 	bhi.w	8682c <_malloc_r+0x478>
   866e4:	0b28      	lsrs	r0, r5, #12
   866e6:	f100 0e6f 	add.w	lr, r0, #111	; 0x6f
   866ea:	ea4f 014e 	mov.w	r1, lr, lsl #1
   866ee:	306e      	adds	r0, #110	; 0x6e
   866f0:	e682      	b.n	863f8 <_malloc_r+0x44>
   866f2:	bf00      	nop
   866f4:	20070500 	.word	0x20070500
   866f8:	20070a14 	.word	0x20070a14
   866fc:	20070a18 	.word	0x20070a18
   86700:	20070a10 	.word	0x20070a10
   86704:	20070a0c 	.word	0x20070a0c
   86708:	2007090c 	.word	0x2007090c
   8670c:	0a5a      	lsrs	r2, r3, #9
   8670e:	2a04      	cmp	r2, #4
   86710:	d95e      	bls.n	867d0 <_malloc_r+0x41c>
   86712:	2a14      	cmp	r2, #20
   86714:	f200 80b3 	bhi.w	8687e <_malloc_r+0x4ca>
   86718:	f102 015c 	add.w	r1, r2, #92	; 0x5c
   8671c:	0049      	lsls	r1, r1, #1
   8671e:	325b      	adds	r2, #91	; 0x5b
   86720:	eb07 0c81 	add.w	ip, r7, r1, lsl #2
   86724:	f857 1021 	ldr.w	r1, [r7, r1, lsl #2]
   86728:	f1ac 0c08 	sub.w	ip, ip, #8
   8672c:	458c      	cmp	ip, r1
   8672e:	f8df 81d8 	ldr.w	r8, [pc, #472]	; 86908 <_malloc_r+0x554>
   86732:	f000 8088 	beq.w	86846 <_malloc_r+0x492>
   86736:	684a      	ldr	r2, [r1, #4]
   86738:	f022 0203 	bic.w	r2, r2, #3
   8673c:	4293      	cmp	r3, r2
   8673e:	d202      	bcs.n	86746 <_malloc_r+0x392>
   86740:	6889      	ldr	r1, [r1, #8]
   86742:	458c      	cmp	ip, r1
   86744:	d1f7      	bne.n	86736 <_malloc_r+0x382>
   86746:	f8d1 c00c 	ldr.w	ip, [r1, #12]
   8674a:	687a      	ldr	r2, [r7, #4]
   8674c:	f8c4 c00c 	str.w	ip, [r4, #12]
   86750:	60a1      	str	r1, [r4, #8]
   86752:	f8cc 4008 	str.w	r4, [ip, #8]
   86756:	60cc      	str	r4, [r1, #12]
   86758:	e696      	b.n	86488 <_malloc_r+0xd4>
   8675a:	f045 0701 	orr.w	r7, r5, #1
   8675e:	f042 0301 	orr.w	r3, r2, #1
   86762:	4425      	add	r5, r4
   86764:	6067      	str	r7, [r4, #4]
   86766:	4630      	mov	r0, r6
   86768:	614d      	str	r5, [r1, #20]
   8676a:	610d      	str	r5, [r1, #16]
   8676c:	f8c5 e00c 	str.w	lr, [r5, #12]
   86770:	f8c5 e008 	str.w	lr, [r5, #8]
   86774:	606b      	str	r3, [r5, #4]
   86776:	50aa      	str	r2, [r5, r2]
   86778:	3408      	adds	r4, #8
   8677a:	f000 f9e9 	bl	86b50 <__malloc_unlock>
   8677e:	e6e2      	b.n	86546 <_malloc_r+0x192>
   86780:	684a      	ldr	r2, [r1, #4]
   86782:	e681      	b.n	86488 <_malloc_r+0xd4>
   86784:	f108 0801 	add.w	r8, r8, #1
   86788:	f018 0f03 	tst.w	r8, #3
   8678c:	f10c 0c08 	add.w	ip, ip, #8
   86790:	f47f ae8c 	bne.w	864ac <_malloc_r+0xf8>
   86794:	e030      	b.n	867f8 <_malloc_r+0x444>
   86796:	68dc      	ldr	r4, [r3, #12]
   86798:	42a3      	cmp	r3, r4
   8679a:	bf08      	it	eq
   8679c:	3002      	addeq	r0, #2
   8679e:	f43f ae40 	beq.w	86422 <_malloc_r+0x6e>
   867a2:	e6c0      	b.n	86526 <_malloc_r+0x172>
   867a4:	460c      	mov	r4, r1
   867a6:	440b      	add	r3, r1
   867a8:	685a      	ldr	r2, [r3, #4]
   867aa:	68c9      	ldr	r1, [r1, #12]
   867ac:	f854 5f08 	ldr.w	r5, [r4, #8]!
   867b0:	f042 0201 	orr.w	r2, r2, #1
   867b4:	605a      	str	r2, [r3, #4]
   867b6:	4630      	mov	r0, r6
   867b8:	60e9      	str	r1, [r5, #12]
   867ba:	608d      	str	r5, [r1, #8]
   867bc:	f000 f9c8 	bl	86b50 <__malloc_unlock>
   867c0:	e6c1      	b.n	86546 <_malloc_r+0x192>
   867c2:	f103 0e5c 	add.w	lr, r3, #92	; 0x5c
   867c6:	f103 005b 	add.w	r0, r3, #91	; 0x5b
   867ca:	ea4f 014e 	mov.w	r1, lr, lsl #1
   867ce:	e613      	b.n	863f8 <_malloc_r+0x44>
   867d0:	099a      	lsrs	r2, r3, #6
   867d2:	f102 0139 	add.w	r1, r2, #57	; 0x39
   867d6:	0049      	lsls	r1, r1, #1
   867d8:	3238      	adds	r2, #56	; 0x38
   867da:	e7a1      	b.n	86720 <_malloc_r+0x36c>
   867dc:	42bc      	cmp	r4, r7
   867de:	4b4a      	ldr	r3, [pc, #296]	; (86908 <_malloc_r+0x554>)
   867e0:	f43f af00 	beq.w	865e4 <_malloc_r+0x230>
   867e4:	689c      	ldr	r4, [r3, #8]
   867e6:	6862      	ldr	r2, [r4, #4]
   867e8:	f022 0203 	bic.w	r2, r2, #3
   867ec:	e75a      	b.n	866a4 <_malloc_r+0x2f0>
   867ee:	f859 3908 	ldr.w	r3, [r9], #-8
   867f2:	4599      	cmp	r9, r3
   867f4:	f040 8082 	bne.w	868fc <_malloc_r+0x548>
   867f8:	f010 0f03 	tst.w	r0, #3
   867fc:	f100 30ff 	add.w	r0, r0, #4294967295
   86800:	d1f5      	bne.n	867ee <_malloc_r+0x43a>
   86802:	687b      	ldr	r3, [r7, #4]
   86804:	ea23 0304 	bic.w	r3, r3, r4
   86808:	607b      	str	r3, [r7, #4]
   8680a:	0064      	lsls	r4, r4, #1
   8680c:	429c      	cmp	r4, r3
   8680e:	f63f aebd 	bhi.w	8658c <_malloc_r+0x1d8>
   86812:	2c00      	cmp	r4, #0
   86814:	f43f aeba 	beq.w	8658c <_malloc_r+0x1d8>
   86818:	421c      	tst	r4, r3
   8681a:	4640      	mov	r0, r8
   8681c:	f47f ae42 	bne.w	864a4 <_malloc_r+0xf0>
   86820:	0064      	lsls	r4, r4, #1
   86822:	421c      	tst	r4, r3
   86824:	f100 0004 	add.w	r0, r0, #4
   86828:	d0fa      	beq.n	86820 <_malloc_r+0x46c>
   8682a:	e63b      	b.n	864a4 <_malloc_r+0xf0>
   8682c:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
   86830:	d818      	bhi.n	86864 <_malloc_r+0x4b0>
   86832:	0be8      	lsrs	r0, r5, #15
   86834:	f100 0e78 	add.w	lr, r0, #120	; 0x78
   86838:	ea4f 014e 	mov.w	r1, lr, lsl #1
   8683c:	3077      	adds	r0, #119	; 0x77
   8683e:	e5db      	b.n	863f8 <_malloc_r+0x44>
   86840:	f44f 5180 	mov.w	r1, #4096	; 0x1000
   86844:	e6eb      	b.n	8661e <_malloc_r+0x26a>
   86846:	2101      	movs	r1, #1
   86848:	f8d8 3004 	ldr.w	r3, [r8, #4]
   8684c:	1092      	asrs	r2, r2, #2
   8684e:	fa01 f202 	lsl.w	r2, r1, r2
   86852:	431a      	orrs	r2, r3
   86854:	f8c8 2004 	str.w	r2, [r8, #4]
   86858:	4661      	mov	r1, ip
   8685a:	e777      	b.n	8674c <_malloc_r+0x398>
   8685c:	2301      	movs	r3, #1
   8685e:	f8cb 3004 	str.w	r3, [fp, #4]
   86862:	e725      	b.n	866b0 <_malloc_r+0x2fc>
   86864:	f240 5254 	movw	r2, #1364	; 0x554
   86868:	4293      	cmp	r3, r2
   8686a:	d820      	bhi.n	868ae <_malloc_r+0x4fa>
   8686c:	0ca8      	lsrs	r0, r5, #18
   8686e:	f100 0e7d 	add.w	lr, r0, #125	; 0x7d
   86872:	ea4f 014e 	mov.w	r1, lr, lsl #1
   86876:	307c      	adds	r0, #124	; 0x7c
   86878:	e5be      	b.n	863f8 <_malloc_r+0x44>
   8687a:	3210      	adds	r2, #16
   8687c:	e6a4      	b.n	865c8 <_malloc_r+0x214>
   8687e:	2a54      	cmp	r2, #84	; 0x54
   86880:	d826      	bhi.n	868d0 <_malloc_r+0x51c>
   86882:	0b1a      	lsrs	r2, r3, #12
   86884:	f102 016f 	add.w	r1, r2, #111	; 0x6f
   86888:	0049      	lsls	r1, r1, #1
   8688a:	326e      	adds	r2, #110	; 0x6e
   8688c:	e748      	b.n	86720 <_malloc_r+0x36c>
   8688e:	68bc      	ldr	r4, [r7, #8]
   86890:	6862      	ldr	r2, [r4, #4]
   86892:	f022 0203 	bic.w	r2, r2, #3
   86896:	e705      	b.n	866a4 <_malloc_r+0x2f0>
   86898:	f3ca 000b 	ubfx	r0, sl, #0, #12
   8689c:	2800      	cmp	r0, #0
   8689e:	f47f aea8 	bne.w	865f2 <_malloc_r+0x23e>
   868a2:	4442      	add	r2, r8
   868a4:	68bb      	ldr	r3, [r7, #8]
   868a6:	f042 0201 	orr.w	r2, r2, #1
   868aa:	605a      	str	r2, [r3, #4]
   868ac:	e6ec      	b.n	86688 <_malloc_r+0x2d4>
   868ae:	21fe      	movs	r1, #254	; 0xfe
   868b0:	f04f 0e7f 	mov.w	lr, #127	; 0x7f
   868b4:	207e      	movs	r0, #126	; 0x7e
   868b6:	e59f      	b.n	863f8 <_malloc_r+0x44>
   868b8:	2201      	movs	r2, #1
   868ba:	f04f 0900 	mov.w	r9, #0
   868be:	e6c1      	b.n	86644 <_malloc_r+0x290>
   868c0:	f104 0108 	add.w	r1, r4, #8
   868c4:	4630      	mov	r0, r6
   868c6:	f7ff fa5b 	bl	85d80 <_free_r>
   868ca:	f8d9 1000 	ldr.w	r1, [r9]
   868ce:	e6db      	b.n	86688 <_malloc_r+0x2d4>
   868d0:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
   868d4:	d805      	bhi.n	868e2 <_malloc_r+0x52e>
   868d6:	0bda      	lsrs	r2, r3, #15
   868d8:	f102 0178 	add.w	r1, r2, #120	; 0x78
   868dc:	0049      	lsls	r1, r1, #1
   868de:	3277      	adds	r2, #119	; 0x77
   868e0:	e71e      	b.n	86720 <_malloc_r+0x36c>
   868e2:	f240 5154 	movw	r1, #1364	; 0x554
   868e6:	428a      	cmp	r2, r1
   868e8:	d805      	bhi.n	868f6 <_malloc_r+0x542>
   868ea:	0c9a      	lsrs	r2, r3, #18
   868ec:	f102 017d 	add.w	r1, r2, #125	; 0x7d
   868f0:	0049      	lsls	r1, r1, #1
   868f2:	327c      	adds	r2, #124	; 0x7c
   868f4:	e714      	b.n	86720 <_malloc_r+0x36c>
   868f6:	21fe      	movs	r1, #254	; 0xfe
   868f8:	227e      	movs	r2, #126	; 0x7e
   868fa:	e711      	b.n	86720 <_malloc_r+0x36c>
   868fc:	687b      	ldr	r3, [r7, #4]
   868fe:	e784      	b.n	8680a <_malloc_r+0x456>
   86900:	08e8      	lsrs	r0, r5, #3
   86902:	1c43      	adds	r3, r0, #1
   86904:	005b      	lsls	r3, r3, #1
   86906:	e605      	b.n	86514 <_malloc_r+0x160>
   86908:	20070500 	.word	0x20070500

0008690c <memchr>:
   8690c:	0783      	lsls	r3, r0, #30
   8690e:	b470      	push	{r4, r5, r6}
   86910:	b2cd      	uxtb	r5, r1
   86912:	d03d      	beq.n	86990 <memchr+0x84>
   86914:	1e53      	subs	r3, r2, #1
   86916:	b302      	cbz	r2, 8695a <memchr+0x4e>
   86918:	7802      	ldrb	r2, [r0, #0]
   8691a:	42aa      	cmp	r2, r5
   8691c:	d01e      	beq.n	8695c <memchr+0x50>
   8691e:	1c42      	adds	r2, r0, #1
   86920:	e004      	b.n	8692c <memchr+0x20>
   86922:	b1d3      	cbz	r3, 8695a <memchr+0x4e>
   86924:	7804      	ldrb	r4, [r0, #0]
   86926:	3b01      	subs	r3, #1
   86928:	42ac      	cmp	r4, r5
   8692a:	d017      	beq.n	8695c <memchr+0x50>
   8692c:	f012 0f03 	tst.w	r2, #3
   86930:	4610      	mov	r0, r2
   86932:	f102 0201 	add.w	r2, r2, #1
   86936:	d1f4      	bne.n	86922 <memchr+0x16>
   86938:	2b03      	cmp	r3, #3
   8693a:	d811      	bhi.n	86960 <memchr+0x54>
   8693c:	b353      	cbz	r3, 86994 <memchr+0x88>
   8693e:	7802      	ldrb	r2, [r0, #0]
   86940:	42aa      	cmp	r2, r5
   86942:	d00b      	beq.n	8695c <memchr+0x50>
   86944:	4403      	add	r3, r0
   86946:	1c42      	adds	r2, r0, #1
   86948:	e002      	b.n	86950 <memchr+0x44>
   8694a:	7801      	ldrb	r1, [r0, #0]
   8694c:	42a9      	cmp	r1, r5
   8694e:	d005      	beq.n	8695c <memchr+0x50>
   86950:	4293      	cmp	r3, r2
   86952:	4610      	mov	r0, r2
   86954:	f102 0201 	add.w	r2, r2, #1
   86958:	d1f7      	bne.n	8694a <memchr+0x3e>
   8695a:	2000      	movs	r0, #0
   8695c:	bc70      	pop	{r4, r5, r6}
   8695e:	4770      	bx	lr
   86960:	4604      	mov	r4, r0
   86962:	020e      	lsls	r6, r1, #8
   86964:	f406 467f 	and.w	r6, r6, #65280	; 0xff00
   86968:	432e      	orrs	r6, r5
   8696a:	ea46 4606 	orr.w	r6, r6, r6, lsl #16
   8696e:	6822      	ldr	r2, [r4, #0]
   86970:	4620      	mov	r0, r4
   86972:	4072      	eors	r2, r6
   86974:	f1a2 3101 	sub.w	r1, r2, #16843009	; 0x1010101
   86978:	ea21 0202 	bic.w	r2, r1, r2
   8697c:	f012 3f80 	tst.w	r2, #2155905152	; 0x80808080
   86980:	f104 0404 	add.w	r4, r4, #4
   86984:	d1db      	bne.n	8693e <memchr+0x32>
   86986:	3b04      	subs	r3, #4
   86988:	2b03      	cmp	r3, #3
   8698a:	4620      	mov	r0, r4
   8698c:	d8ef      	bhi.n	8696e <memchr+0x62>
   8698e:	e7d5      	b.n	8693c <memchr+0x30>
   86990:	4613      	mov	r3, r2
   86992:	e7d1      	b.n	86938 <memchr+0x2c>
   86994:	4618      	mov	r0, r3
   86996:	e7e1      	b.n	8695c <memchr+0x50>

00086998 <memcpy>:
   86998:	4684      	mov	ip, r0
   8699a:	ea41 0300 	orr.w	r3, r1, r0
   8699e:	f013 0303 	ands.w	r3, r3, #3
   869a2:	d149      	bne.n	86a38 <memcpy+0xa0>
   869a4:	3a40      	subs	r2, #64	; 0x40
   869a6:	d323      	bcc.n	869f0 <memcpy+0x58>
   869a8:	680b      	ldr	r3, [r1, #0]
   869aa:	6003      	str	r3, [r0, #0]
   869ac:	684b      	ldr	r3, [r1, #4]
   869ae:	6043      	str	r3, [r0, #4]
   869b0:	688b      	ldr	r3, [r1, #8]
   869b2:	6083      	str	r3, [r0, #8]
   869b4:	68cb      	ldr	r3, [r1, #12]
   869b6:	60c3      	str	r3, [r0, #12]
   869b8:	690b      	ldr	r3, [r1, #16]
   869ba:	6103      	str	r3, [r0, #16]
   869bc:	694b      	ldr	r3, [r1, #20]
   869be:	6143      	str	r3, [r0, #20]
   869c0:	698b      	ldr	r3, [r1, #24]
   869c2:	6183      	str	r3, [r0, #24]
   869c4:	69cb      	ldr	r3, [r1, #28]
   869c6:	61c3      	str	r3, [r0, #28]
   869c8:	6a0b      	ldr	r3, [r1, #32]
   869ca:	6203      	str	r3, [r0, #32]
   869cc:	6a4b      	ldr	r3, [r1, #36]	; 0x24
   869ce:	6243      	str	r3, [r0, #36]	; 0x24
   869d0:	6a8b      	ldr	r3, [r1, #40]	; 0x28
   869d2:	6283      	str	r3, [r0, #40]	; 0x28
   869d4:	6acb      	ldr	r3, [r1, #44]	; 0x2c
   869d6:	62c3      	str	r3, [r0, #44]	; 0x2c
   869d8:	6b0b      	ldr	r3, [r1, #48]	; 0x30
   869da:	6303      	str	r3, [r0, #48]	; 0x30
   869dc:	6b4b      	ldr	r3, [r1, #52]	; 0x34
   869de:	6343      	str	r3, [r0, #52]	; 0x34
   869e0:	6b8b      	ldr	r3, [r1, #56]	; 0x38
   869e2:	6383      	str	r3, [r0, #56]	; 0x38
   869e4:	6bcb      	ldr	r3, [r1, #60]	; 0x3c
   869e6:	63c3      	str	r3, [r0, #60]	; 0x3c
   869e8:	3040      	adds	r0, #64	; 0x40
   869ea:	3140      	adds	r1, #64	; 0x40
   869ec:	3a40      	subs	r2, #64	; 0x40
   869ee:	d2db      	bcs.n	869a8 <memcpy+0x10>
   869f0:	3230      	adds	r2, #48	; 0x30
   869f2:	d30b      	bcc.n	86a0c <memcpy+0x74>
   869f4:	680b      	ldr	r3, [r1, #0]
   869f6:	6003      	str	r3, [r0, #0]
   869f8:	684b      	ldr	r3, [r1, #4]
   869fa:	6043      	str	r3, [r0, #4]
   869fc:	688b      	ldr	r3, [r1, #8]
   869fe:	6083      	str	r3, [r0, #8]
   86a00:	68cb      	ldr	r3, [r1, #12]
   86a02:	60c3      	str	r3, [r0, #12]
   86a04:	3010      	adds	r0, #16
   86a06:	3110      	adds	r1, #16
   86a08:	3a10      	subs	r2, #16
   86a0a:	d2f3      	bcs.n	869f4 <memcpy+0x5c>
   86a0c:	320c      	adds	r2, #12
   86a0e:	d305      	bcc.n	86a1c <memcpy+0x84>
   86a10:	f851 3b04 	ldr.w	r3, [r1], #4
   86a14:	f840 3b04 	str.w	r3, [r0], #4
   86a18:	3a04      	subs	r2, #4
   86a1a:	d2f9      	bcs.n	86a10 <memcpy+0x78>
   86a1c:	3204      	adds	r2, #4
   86a1e:	d008      	beq.n	86a32 <memcpy+0x9a>
   86a20:	07d2      	lsls	r2, r2, #31
   86a22:	bf1c      	itt	ne
   86a24:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86a28:	f800 3b01 	strbne.w	r3, [r0], #1
   86a2c:	d301      	bcc.n	86a32 <memcpy+0x9a>
   86a2e:	880b      	ldrh	r3, [r1, #0]
   86a30:	8003      	strh	r3, [r0, #0]
   86a32:	4660      	mov	r0, ip
   86a34:	4770      	bx	lr
   86a36:	bf00      	nop
   86a38:	2a08      	cmp	r2, #8
   86a3a:	d313      	bcc.n	86a64 <memcpy+0xcc>
   86a3c:	078b      	lsls	r3, r1, #30
   86a3e:	d0b1      	beq.n	869a4 <memcpy+0xc>
   86a40:	f010 0303 	ands.w	r3, r0, #3
   86a44:	d0ae      	beq.n	869a4 <memcpy+0xc>
   86a46:	f1c3 0304 	rsb	r3, r3, #4
   86a4a:	1ad2      	subs	r2, r2, r3
   86a4c:	07db      	lsls	r3, r3, #31
   86a4e:	bf1c      	itt	ne
   86a50:	f811 3b01 	ldrbne.w	r3, [r1], #1
   86a54:	f800 3b01 	strbne.w	r3, [r0], #1
   86a58:	d3a4      	bcc.n	869a4 <memcpy+0xc>
   86a5a:	f831 3b02 	ldrh.w	r3, [r1], #2
   86a5e:	f820 3b02 	strh.w	r3, [r0], #2
   86a62:	e79f      	b.n	869a4 <memcpy+0xc>
   86a64:	3a04      	subs	r2, #4
   86a66:	d3d9      	bcc.n	86a1c <memcpy+0x84>
   86a68:	3a01      	subs	r2, #1
   86a6a:	f811 3b01 	ldrb.w	r3, [r1], #1
   86a6e:	f800 3b01 	strb.w	r3, [r0], #1
   86a72:	d2f9      	bcs.n	86a68 <memcpy+0xd0>
   86a74:	780b      	ldrb	r3, [r1, #0]
   86a76:	7003      	strb	r3, [r0, #0]
   86a78:	784b      	ldrb	r3, [r1, #1]
   86a7a:	7043      	strb	r3, [r0, #1]
   86a7c:	788b      	ldrb	r3, [r1, #2]
   86a7e:	7083      	strb	r3, [r0, #2]
   86a80:	4660      	mov	r0, ip
   86a82:	4770      	bx	lr

00086a84 <memmove>:
   86a84:	4288      	cmp	r0, r1
   86a86:	b5f0      	push	{r4, r5, r6, r7, lr}
   86a88:	d90d      	bls.n	86aa6 <memmove+0x22>
   86a8a:	188b      	adds	r3, r1, r2
   86a8c:	4298      	cmp	r0, r3
   86a8e:	d20a      	bcs.n	86aa6 <memmove+0x22>
   86a90:	1881      	adds	r1, r0, r2
   86a92:	2a00      	cmp	r2, #0
   86a94:	d051      	beq.n	86b3a <memmove+0xb6>
   86a96:	1a9a      	subs	r2, r3, r2
   86a98:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
   86a9c:	4293      	cmp	r3, r2
   86a9e:	f801 4d01 	strb.w	r4, [r1, #-1]!
   86aa2:	d1f9      	bne.n	86a98 <memmove+0x14>
   86aa4:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86aa6:	2a0f      	cmp	r2, #15
   86aa8:	d948      	bls.n	86b3c <memmove+0xb8>
   86aaa:	ea41 0300 	orr.w	r3, r1, r0
   86aae:	079b      	lsls	r3, r3, #30
   86ab0:	d146      	bne.n	86b40 <memmove+0xbc>
   86ab2:	4615      	mov	r5, r2
   86ab4:	f100 0410 	add.w	r4, r0, #16
   86ab8:	f101 0310 	add.w	r3, r1, #16
   86abc:	f853 6c10 	ldr.w	r6, [r3, #-16]
   86ac0:	3d10      	subs	r5, #16
   86ac2:	f844 6c10 	str.w	r6, [r4, #-16]
   86ac6:	f853 6c0c 	ldr.w	r6, [r3, #-12]
   86aca:	2d0f      	cmp	r5, #15
   86acc:	f844 6c0c 	str.w	r6, [r4, #-12]
   86ad0:	f853 6c08 	ldr.w	r6, [r3, #-8]
   86ad4:	f104 0410 	add.w	r4, r4, #16
   86ad8:	f844 6c18 	str.w	r6, [r4, #-24]
   86adc:	f853 6c04 	ldr.w	r6, [r3, #-4]
   86ae0:	f103 0310 	add.w	r3, r3, #16
   86ae4:	f844 6c14 	str.w	r6, [r4, #-20]
   86ae8:	d8e8      	bhi.n	86abc <memmove+0x38>
   86aea:	f1a2 0310 	sub.w	r3, r2, #16
   86aee:	f023 030f 	bic.w	r3, r3, #15
   86af2:	f002 0e0f 	and.w	lr, r2, #15
   86af6:	3310      	adds	r3, #16
   86af8:	f1be 0f03 	cmp.w	lr, #3
   86afc:	4419      	add	r1, r3
   86afe:	4403      	add	r3, r0
   86b00:	d921      	bls.n	86b46 <memmove+0xc2>
   86b02:	460e      	mov	r6, r1
   86b04:	4674      	mov	r4, lr
   86b06:	1f1d      	subs	r5, r3, #4
   86b08:	f856 7b04 	ldr.w	r7, [r6], #4
   86b0c:	3c04      	subs	r4, #4
   86b0e:	2c03      	cmp	r4, #3
   86b10:	f845 7f04 	str.w	r7, [r5, #4]!
   86b14:	d8f8      	bhi.n	86b08 <memmove+0x84>
   86b16:	f1ae 0404 	sub.w	r4, lr, #4
   86b1a:	f024 0403 	bic.w	r4, r4, #3
   86b1e:	3404      	adds	r4, #4
   86b20:	4423      	add	r3, r4
   86b22:	4421      	add	r1, r4
   86b24:	f002 0203 	and.w	r2, r2, #3
   86b28:	b162      	cbz	r2, 86b44 <memmove+0xc0>
   86b2a:	3b01      	subs	r3, #1
   86b2c:	440a      	add	r2, r1
   86b2e:	f811 4b01 	ldrb.w	r4, [r1], #1
   86b32:	428a      	cmp	r2, r1
   86b34:	f803 4f01 	strb.w	r4, [r3, #1]!
   86b38:	d1f9      	bne.n	86b2e <memmove+0xaa>
   86b3a:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86b3c:	4603      	mov	r3, r0
   86b3e:	e7f3      	b.n	86b28 <memmove+0xa4>
   86b40:	4603      	mov	r3, r0
   86b42:	e7f2      	b.n	86b2a <memmove+0xa6>
   86b44:	bdf0      	pop	{r4, r5, r6, r7, pc}
   86b46:	4672      	mov	r2, lr
   86b48:	e7ee      	b.n	86b28 <memmove+0xa4>
   86b4a:	bf00      	nop

00086b4c <__malloc_lock>:
   86b4c:	4770      	bx	lr
   86b4e:	bf00      	nop

00086b50 <__malloc_unlock>:
   86b50:	4770      	bx	lr
   86b52:	bf00      	nop

00086b54 <_realloc_r>:
   86b54:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86b58:	4617      	mov	r7, r2
   86b5a:	b083      	sub	sp, #12
   86b5c:	2900      	cmp	r1, #0
   86b5e:	f000 808f 	beq.w	86c80 <_realloc_r+0x12c>
   86b62:	460d      	mov	r5, r1
   86b64:	4681      	mov	r9, r0
   86b66:	f107 040b 	add.w	r4, r7, #11
   86b6a:	f7ff ffef 	bl	86b4c <__malloc_lock>
   86b6e:	f855 ec04 	ldr.w	lr, [r5, #-4]
   86b72:	2c16      	cmp	r4, #22
   86b74:	f02e 0603 	bic.w	r6, lr, #3
   86b78:	f1a5 0808 	sub.w	r8, r5, #8
   86b7c:	d83c      	bhi.n	86bf8 <_realloc_r+0xa4>
   86b7e:	2210      	movs	r2, #16
   86b80:	4614      	mov	r4, r2
   86b82:	42a7      	cmp	r7, r4
   86b84:	d83d      	bhi.n	86c02 <_realloc_r+0xae>
   86b86:	4296      	cmp	r6, r2
   86b88:	da42      	bge.n	86c10 <_realloc_r+0xbc>
   86b8a:	4bc6      	ldr	r3, [pc, #792]	; (86ea4 <_realloc_r+0x350>)
   86b8c:	eb08 0006 	add.w	r0, r8, r6
   86b90:	6899      	ldr	r1, [r3, #8]
   86b92:	4288      	cmp	r0, r1
   86b94:	6841      	ldr	r1, [r0, #4]
   86b96:	f000 80d7 	beq.w	86d48 <_realloc_r+0x1f4>
   86b9a:	f021 0301 	bic.w	r3, r1, #1
   86b9e:	4403      	add	r3, r0
   86ba0:	685b      	ldr	r3, [r3, #4]
   86ba2:	07db      	lsls	r3, r3, #31
   86ba4:	d54c      	bpl.n	86c40 <_realloc_r+0xec>
   86ba6:	f01e 0f01 	tst.w	lr, #1
   86baa:	f000 809d 	beq.w	86ce8 <_realloc_r+0x194>
   86bae:	4639      	mov	r1, r7
   86bb0:	4648      	mov	r0, r9
   86bb2:	f7ff fbff 	bl	863b4 <_malloc_r>
   86bb6:	4607      	mov	r7, r0
   86bb8:	2800      	cmp	r0, #0
   86bba:	d03a      	beq.n	86c32 <_realloc_r+0xde>
   86bbc:	f855 3c04 	ldr.w	r3, [r5, #-4]
   86bc0:	f1a0 0208 	sub.w	r2, r0, #8
   86bc4:	f023 0301 	bic.w	r3, r3, #1
   86bc8:	4443      	add	r3, r8
   86bca:	429a      	cmp	r2, r3
   86bcc:	f000 813e 	beq.w	86e4c <_realloc_r+0x2f8>
   86bd0:	1f32      	subs	r2, r6, #4
   86bd2:	2a24      	cmp	r2, #36	; 0x24
   86bd4:	f200 812b 	bhi.w	86e2e <_realloc_r+0x2da>
   86bd8:	2a13      	cmp	r2, #19
   86bda:	f200 80ff 	bhi.w	86ddc <_realloc_r+0x288>
   86bde:	4603      	mov	r3, r0
   86be0:	462a      	mov	r2, r5
   86be2:	6811      	ldr	r1, [r2, #0]
   86be4:	6019      	str	r1, [r3, #0]
   86be6:	6851      	ldr	r1, [r2, #4]
   86be8:	6059      	str	r1, [r3, #4]
   86bea:	6892      	ldr	r2, [r2, #8]
   86bec:	609a      	str	r2, [r3, #8]
   86bee:	4629      	mov	r1, r5
   86bf0:	4648      	mov	r0, r9
   86bf2:	f7ff f8c5 	bl	85d80 <_free_r>
   86bf6:	e01c      	b.n	86c32 <_realloc_r+0xde>
   86bf8:	f024 0407 	bic.w	r4, r4, #7
   86bfc:	2c00      	cmp	r4, #0
   86bfe:	4622      	mov	r2, r4
   86c00:	dabf      	bge.n	86b82 <_realloc_r+0x2e>
   86c02:	230c      	movs	r3, #12
   86c04:	2000      	movs	r0, #0
   86c06:	f8c9 3000 	str.w	r3, [r9]
   86c0a:	b003      	add	sp, #12
   86c0c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86c10:	462f      	mov	r7, r5
   86c12:	1b33      	subs	r3, r6, r4
   86c14:	2b0f      	cmp	r3, #15
   86c16:	f8d8 2004 	ldr.w	r2, [r8, #4]
   86c1a:	d81d      	bhi.n	86c58 <_realloc_r+0x104>
   86c1c:	f002 0201 	and.w	r2, r2, #1
   86c20:	4332      	orrs	r2, r6
   86c22:	eb08 0106 	add.w	r1, r8, r6
   86c26:	f8c8 2004 	str.w	r2, [r8, #4]
   86c2a:	684b      	ldr	r3, [r1, #4]
   86c2c:	f043 0301 	orr.w	r3, r3, #1
   86c30:	604b      	str	r3, [r1, #4]
   86c32:	4648      	mov	r0, r9
   86c34:	f7ff ff8c 	bl	86b50 <__malloc_unlock>
   86c38:	4638      	mov	r0, r7
   86c3a:	b003      	add	sp, #12
   86c3c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   86c40:	f021 0103 	bic.w	r1, r1, #3
   86c44:	4431      	add	r1, r6
   86c46:	4291      	cmp	r1, r2
   86c48:	db20      	blt.n	86c8c <_realloc_r+0x138>
   86c4a:	68c3      	ldr	r3, [r0, #12]
   86c4c:	6882      	ldr	r2, [r0, #8]
   86c4e:	462f      	mov	r7, r5
   86c50:	60d3      	str	r3, [r2, #12]
   86c52:	460e      	mov	r6, r1
   86c54:	609a      	str	r2, [r3, #8]
   86c56:	e7dc      	b.n	86c12 <_realloc_r+0xbe>
   86c58:	f002 0201 	and.w	r2, r2, #1
   86c5c:	eb08 0104 	add.w	r1, r8, r4
   86c60:	4314      	orrs	r4, r2
   86c62:	f043 0201 	orr.w	r2, r3, #1
   86c66:	f8c8 4004 	str.w	r4, [r8, #4]
   86c6a:	440b      	add	r3, r1
   86c6c:	604a      	str	r2, [r1, #4]
   86c6e:	685a      	ldr	r2, [r3, #4]
   86c70:	3108      	adds	r1, #8
   86c72:	f042 0201 	orr.w	r2, r2, #1
   86c76:	605a      	str	r2, [r3, #4]
   86c78:	4648      	mov	r0, r9
   86c7a:	f7ff f881 	bl	85d80 <_free_r>
   86c7e:	e7d8      	b.n	86c32 <_realloc_r+0xde>
   86c80:	4611      	mov	r1, r2
   86c82:	b003      	add	sp, #12
   86c84:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   86c88:	f7ff bb94 	b.w	863b4 <_malloc_r>
   86c8c:	f01e 0f01 	tst.w	lr, #1
   86c90:	d18d      	bne.n	86bae <_realloc_r+0x5a>
   86c92:	f855 3c08 	ldr.w	r3, [r5, #-8]
   86c96:	ebc3 0a08 	rsb	sl, r3, r8
   86c9a:	f8da 3004 	ldr.w	r3, [sl, #4]
   86c9e:	f023 0c03 	bic.w	ip, r3, #3
   86ca2:	eb01 0e0c 	add.w	lr, r1, ip
   86ca6:	4596      	cmp	lr, r2
   86ca8:	db26      	blt.n	86cf8 <_realloc_r+0x1a4>
   86caa:	4657      	mov	r7, sl
   86cac:	68c3      	ldr	r3, [r0, #12]
   86cae:	6881      	ldr	r1, [r0, #8]
   86cb0:	1f32      	subs	r2, r6, #4
   86cb2:	60cb      	str	r3, [r1, #12]
   86cb4:	6099      	str	r1, [r3, #8]
   86cb6:	f857 1f08 	ldr.w	r1, [r7, #8]!
   86cba:	f8da 300c 	ldr.w	r3, [sl, #12]
   86cbe:	2a24      	cmp	r2, #36	; 0x24
   86cc0:	60cb      	str	r3, [r1, #12]
   86cc2:	6099      	str	r1, [r3, #8]
   86cc4:	f200 80c9 	bhi.w	86e5a <_realloc_r+0x306>
   86cc8:	2a13      	cmp	r2, #19
   86cca:	f240 8092 	bls.w	86df2 <_realloc_r+0x29e>
   86cce:	682b      	ldr	r3, [r5, #0]
   86cd0:	2a1b      	cmp	r2, #27
   86cd2:	f8ca 3008 	str.w	r3, [sl, #8]
   86cd6:	686b      	ldr	r3, [r5, #4]
   86cd8:	f8ca 300c 	str.w	r3, [sl, #12]
   86cdc:	f200 80cd 	bhi.w	86e7a <_realloc_r+0x326>
   86ce0:	3508      	adds	r5, #8
   86ce2:	f10a 0310 	add.w	r3, sl, #16
   86ce6:	e085      	b.n	86df4 <_realloc_r+0x2a0>
   86ce8:	f855 3c08 	ldr.w	r3, [r5, #-8]
   86cec:	ebc3 0a08 	rsb	sl, r3, r8
   86cf0:	f8da 3004 	ldr.w	r3, [sl, #4]
   86cf4:	f023 0c03 	bic.w	ip, r3, #3
   86cf8:	eb06 030c 	add.w	r3, r6, ip
   86cfc:	4293      	cmp	r3, r2
   86cfe:	f6ff af56 	blt.w	86bae <_realloc_r+0x5a>
   86d02:	4657      	mov	r7, sl
   86d04:	f8da 100c 	ldr.w	r1, [sl, #12]
   86d08:	f857 0f08 	ldr.w	r0, [r7, #8]!
   86d0c:	1f32      	subs	r2, r6, #4
   86d0e:	2a24      	cmp	r2, #36	; 0x24
   86d10:	60c1      	str	r1, [r0, #12]
   86d12:	6088      	str	r0, [r1, #8]
   86d14:	f200 80aa 	bhi.w	86e6c <_realloc_r+0x318>
   86d18:	2a13      	cmp	r2, #19
   86d1a:	f240 80a5 	bls.w	86e68 <_realloc_r+0x314>
   86d1e:	6829      	ldr	r1, [r5, #0]
   86d20:	2a1b      	cmp	r2, #27
   86d22:	f8ca 1008 	str.w	r1, [sl, #8]
   86d26:	6869      	ldr	r1, [r5, #4]
   86d28:	f8ca 100c 	str.w	r1, [sl, #12]
   86d2c:	f200 80bc 	bhi.w	86ea8 <_realloc_r+0x354>
   86d30:	3508      	adds	r5, #8
   86d32:	f10a 0210 	add.w	r2, sl, #16
   86d36:	6829      	ldr	r1, [r5, #0]
   86d38:	461e      	mov	r6, r3
   86d3a:	6011      	str	r1, [r2, #0]
   86d3c:	6869      	ldr	r1, [r5, #4]
   86d3e:	46d0      	mov	r8, sl
   86d40:	6051      	str	r1, [r2, #4]
   86d42:	68ab      	ldr	r3, [r5, #8]
   86d44:	6093      	str	r3, [r2, #8]
   86d46:	e764      	b.n	86c12 <_realloc_r+0xbe>
   86d48:	f021 0b03 	bic.w	fp, r1, #3
   86d4c:	f104 0010 	add.w	r0, r4, #16
   86d50:	44b3      	add	fp, r6
   86d52:	4583      	cmp	fp, r0
   86d54:	da57      	bge.n	86e06 <_realloc_r+0x2b2>
   86d56:	f01e 0f01 	tst.w	lr, #1
   86d5a:	f47f af28 	bne.w	86bae <_realloc_r+0x5a>
   86d5e:	f855 1c08 	ldr.w	r1, [r5, #-8]
   86d62:	ebc1 0a08 	rsb	sl, r1, r8
   86d66:	f8da 1004 	ldr.w	r1, [sl, #4]
   86d6a:	f021 0c03 	bic.w	ip, r1, #3
   86d6e:	44e3      	add	fp, ip
   86d70:	4558      	cmp	r0, fp
   86d72:	dcc1      	bgt.n	86cf8 <_realloc_r+0x1a4>
   86d74:	4657      	mov	r7, sl
   86d76:	f8da 100c 	ldr.w	r1, [sl, #12]
   86d7a:	f857 0f08 	ldr.w	r0, [r7, #8]!
   86d7e:	1f32      	subs	r2, r6, #4
   86d80:	2a24      	cmp	r2, #36	; 0x24
   86d82:	60c1      	str	r1, [r0, #12]
   86d84:	6088      	str	r0, [r1, #8]
   86d86:	f200 80b1 	bhi.w	86eec <_realloc_r+0x398>
   86d8a:	2a13      	cmp	r2, #19
   86d8c:	f240 80a2 	bls.w	86ed4 <_realloc_r+0x380>
   86d90:	6829      	ldr	r1, [r5, #0]
   86d92:	2a1b      	cmp	r2, #27
   86d94:	f8ca 1008 	str.w	r1, [sl, #8]
   86d98:	6869      	ldr	r1, [r5, #4]
   86d9a:	f8ca 100c 	str.w	r1, [sl, #12]
   86d9e:	f200 80ac 	bhi.w	86efa <_realloc_r+0x3a6>
   86da2:	3508      	adds	r5, #8
   86da4:	f10a 0210 	add.w	r2, sl, #16
   86da8:	6829      	ldr	r1, [r5, #0]
   86daa:	6011      	str	r1, [r2, #0]
   86dac:	6869      	ldr	r1, [r5, #4]
   86dae:	6051      	str	r1, [r2, #4]
   86db0:	68a9      	ldr	r1, [r5, #8]
   86db2:	6091      	str	r1, [r2, #8]
   86db4:	ebc4 020b 	rsb	r2, r4, fp
   86db8:	eb0a 0104 	add.w	r1, sl, r4
   86dbc:	f042 0201 	orr.w	r2, r2, #1
   86dc0:	6099      	str	r1, [r3, #8]
   86dc2:	604a      	str	r2, [r1, #4]
   86dc4:	f8da 3004 	ldr.w	r3, [sl, #4]
   86dc8:	4648      	mov	r0, r9
   86dca:	f003 0301 	and.w	r3, r3, #1
   86dce:	431c      	orrs	r4, r3
   86dd0:	f8ca 4004 	str.w	r4, [sl, #4]
   86dd4:	f7ff febc 	bl	86b50 <__malloc_unlock>
   86dd8:	4638      	mov	r0, r7
   86dda:	e72e      	b.n	86c3a <_realloc_r+0xe6>
   86ddc:	682b      	ldr	r3, [r5, #0]
   86dde:	2a1b      	cmp	r2, #27
   86de0:	6003      	str	r3, [r0, #0]
   86de2:	686b      	ldr	r3, [r5, #4]
   86de4:	6043      	str	r3, [r0, #4]
   86de6:	d826      	bhi.n	86e36 <_realloc_r+0x2e2>
   86de8:	f100 0308 	add.w	r3, r0, #8
   86dec:	f105 0208 	add.w	r2, r5, #8
   86df0:	e6f7      	b.n	86be2 <_realloc_r+0x8e>
   86df2:	463b      	mov	r3, r7
   86df4:	682a      	ldr	r2, [r5, #0]
   86df6:	4676      	mov	r6, lr
   86df8:	601a      	str	r2, [r3, #0]
   86dfa:	686a      	ldr	r2, [r5, #4]
   86dfc:	46d0      	mov	r8, sl
   86dfe:	605a      	str	r2, [r3, #4]
   86e00:	68aa      	ldr	r2, [r5, #8]
   86e02:	609a      	str	r2, [r3, #8]
   86e04:	e705      	b.n	86c12 <_realloc_r+0xbe>
   86e06:	ebc4 0b0b 	rsb	fp, r4, fp
   86e0a:	eb08 0104 	add.w	r1, r8, r4
   86e0e:	f04b 0201 	orr.w	r2, fp, #1
   86e12:	6099      	str	r1, [r3, #8]
   86e14:	604a      	str	r2, [r1, #4]
   86e16:	f855 3c04 	ldr.w	r3, [r5, #-4]
   86e1a:	4648      	mov	r0, r9
   86e1c:	f003 0301 	and.w	r3, r3, #1
   86e20:	431c      	orrs	r4, r3
   86e22:	f845 4c04 	str.w	r4, [r5, #-4]
   86e26:	f7ff fe93 	bl	86b50 <__malloc_unlock>
   86e2a:	4628      	mov	r0, r5
   86e2c:	e705      	b.n	86c3a <_realloc_r+0xe6>
   86e2e:	4629      	mov	r1, r5
   86e30:	f7ff fe28 	bl	86a84 <memmove>
   86e34:	e6db      	b.n	86bee <_realloc_r+0x9a>
   86e36:	68ab      	ldr	r3, [r5, #8]
   86e38:	2a24      	cmp	r2, #36	; 0x24
   86e3a:	6083      	str	r3, [r0, #8]
   86e3c:	68eb      	ldr	r3, [r5, #12]
   86e3e:	60c3      	str	r3, [r0, #12]
   86e40:	d027      	beq.n	86e92 <_realloc_r+0x33e>
   86e42:	f100 0310 	add.w	r3, r0, #16
   86e46:	f105 0210 	add.w	r2, r5, #16
   86e4a:	e6ca      	b.n	86be2 <_realloc_r+0x8e>
   86e4c:	f850 3c04 	ldr.w	r3, [r0, #-4]
   86e50:	462f      	mov	r7, r5
   86e52:	f023 0303 	bic.w	r3, r3, #3
   86e56:	441e      	add	r6, r3
   86e58:	e6db      	b.n	86c12 <_realloc_r+0xbe>
   86e5a:	4629      	mov	r1, r5
   86e5c:	4638      	mov	r0, r7
   86e5e:	4676      	mov	r6, lr
   86e60:	46d0      	mov	r8, sl
   86e62:	f7ff fe0f 	bl	86a84 <memmove>
   86e66:	e6d4      	b.n	86c12 <_realloc_r+0xbe>
   86e68:	463a      	mov	r2, r7
   86e6a:	e764      	b.n	86d36 <_realloc_r+0x1e2>
   86e6c:	4629      	mov	r1, r5
   86e6e:	4638      	mov	r0, r7
   86e70:	461e      	mov	r6, r3
   86e72:	46d0      	mov	r8, sl
   86e74:	f7ff fe06 	bl	86a84 <memmove>
   86e78:	e6cb      	b.n	86c12 <_realloc_r+0xbe>
   86e7a:	68ab      	ldr	r3, [r5, #8]
   86e7c:	2a24      	cmp	r2, #36	; 0x24
   86e7e:	f8ca 3010 	str.w	r3, [sl, #16]
   86e82:	68eb      	ldr	r3, [r5, #12]
   86e84:	f8ca 3014 	str.w	r3, [sl, #20]
   86e88:	d01a      	beq.n	86ec0 <_realloc_r+0x36c>
   86e8a:	3510      	adds	r5, #16
   86e8c:	f10a 0318 	add.w	r3, sl, #24
   86e90:	e7b0      	b.n	86df4 <_realloc_r+0x2a0>
   86e92:	692a      	ldr	r2, [r5, #16]
   86e94:	f100 0318 	add.w	r3, r0, #24
   86e98:	6102      	str	r2, [r0, #16]
   86e9a:	6969      	ldr	r1, [r5, #20]
   86e9c:	f105 0218 	add.w	r2, r5, #24
   86ea0:	6141      	str	r1, [r0, #20]
   86ea2:	e69e      	b.n	86be2 <_realloc_r+0x8e>
   86ea4:	20070500 	.word	0x20070500
   86ea8:	68a9      	ldr	r1, [r5, #8]
   86eaa:	2a24      	cmp	r2, #36	; 0x24
   86eac:	f8ca 1010 	str.w	r1, [sl, #16]
   86eb0:	68e9      	ldr	r1, [r5, #12]
   86eb2:	f8ca 1014 	str.w	r1, [sl, #20]
   86eb6:	d00f      	beq.n	86ed8 <_realloc_r+0x384>
   86eb8:	3510      	adds	r5, #16
   86eba:	f10a 0218 	add.w	r2, sl, #24
   86ebe:	e73a      	b.n	86d36 <_realloc_r+0x1e2>
   86ec0:	692a      	ldr	r2, [r5, #16]
   86ec2:	f10a 0320 	add.w	r3, sl, #32
   86ec6:	f8ca 2018 	str.w	r2, [sl, #24]
   86eca:	696a      	ldr	r2, [r5, #20]
   86ecc:	3518      	adds	r5, #24
   86ece:	f8ca 201c 	str.w	r2, [sl, #28]
   86ed2:	e78f      	b.n	86df4 <_realloc_r+0x2a0>
   86ed4:	463a      	mov	r2, r7
   86ed6:	e767      	b.n	86da8 <_realloc_r+0x254>
   86ed8:	6929      	ldr	r1, [r5, #16]
   86eda:	f10a 0220 	add.w	r2, sl, #32
   86ede:	f8ca 1018 	str.w	r1, [sl, #24]
   86ee2:	6969      	ldr	r1, [r5, #20]
   86ee4:	3518      	adds	r5, #24
   86ee6:	f8ca 101c 	str.w	r1, [sl, #28]
   86eea:	e724      	b.n	86d36 <_realloc_r+0x1e2>
   86eec:	4629      	mov	r1, r5
   86eee:	4638      	mov	r0, r7
   86ef0:	9301      	str	r3, [sp, #4]
   86ef2:	f7ff fdc7 	bl	86a84 <memmove>
   86ef6:	9b01      	ldr	r3, [sp, #4]
   86ef8:	e75c      	b.n	86db4 <_realloc_r+0x260>
   86efa:	68a9      	ldr	r1, [r5, #8]
   86efc:	2a24      	cmp	r2, #36	; 0x24
   86efe:	f8ca 1010 	str.w	r1, [sl, #16]
   86f02:	68e9      	ldr	r1, [r5, #12]
   86f04:	f8ca 1014 	str.w	r1, [sl, #20]
   86f08:	d003      	beq.n	86f12 <_realloc_r+0x3be>
   86f0a:	3510      	adds	r5, #16
   86f0c:	f10a 0218 	add.w	r2, sl, #24
   86f10:	e74a      	b.n	86da8 <_realloc_r+0x254>
   86f12:	6929      	ldr	r1, [r5, #16]
   86f14:	f10a 0220 	add.w	r2, sl, #32
   86f18:	f8ca 1018 	str.w	r1, [sl, #24]
   86f1c:	6969      	ldr	r1, [r5, #20]
   86f1e:	3518      	adds	r5, #24
   86f20:	f8ca 101c 	str.w	r1, [sl, #28]
   86f24:	e740      	b.n	86da8 <_realloc_r+0x254>
   86f26:	bf00      	nop

00086f28 <_sbrk_r>:
   86f28:	b538      	push	{r3, r4, r5, lr}
   86f2a:	4c07      	ldr	r4, [pc, #28]	; (86f48 <_sbrk_r+0x20>)
   86f2c:	2300      	movs	r3, #0
   86f2e:	4605      	mov	r5, r0
   86f30:	4608      	mov	r0, r1
   86f32:	6023      	str	r3, [r4, #0]
   86f34:	f7fd f9ba 	bl	842ac <_sbrk>
   86f38:	1c43      	adds	r3, r0, #1
   86f3a:	d000      	beq.n	86f3e <_sbrk_r+0x16>
   86f3c:	bd38      	pop	{r3, r4, r5, pc}
   86f3e:	6823      	ldr	r3, [r4, #0]
   86f40:	2b00      	cmp	r3, #0
   86f42:	d0fb      	beq.n	86f3c <_sbrk_r+0x14>
   86f44:	602b      	str	r3, [r5, #0]
   86f46:	bd38      	pop	{r3, r4, r5, pc}
   86f48:	20070ef0 	.word	0x20070ef0

00086f4c <__sread>:
   86f4c:	b510      	push	{r4, lr}
   86f4e:	460c      	mov	r4, r1
   86f50:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86f54:	f000 f9c4 	bl	872e0 <_read_r>
   86f58:	2800      	cmp	r0, #0
   86f5a:	db03      	blt.n	86f64 <__sread+0x18>
   86f5c:	6d23      	ldr	r3, [r4, #80]	; 0x50
   86f5e:	4403      	add	r3, r0
   86f60:	6523      	str	r3, [r4, #80]	; 0x50
   86f62:	bd10      	pop	{r4, pc}
   86f64:	89a3      	ldrh	r3, [r4, #12]
   86f66:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
   86f6a:	81a3      	strh	r3, [r4, #12]
   86f6c:	bd10      	pop	{r4, pc}
   86f6e:	bf00      	nop

00086f70 <__swrite>:
   86f70:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   86f74:	460c      	mov	r4, r1
   86f76:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
   86f7a:	461f      	mov	r7, r3
   86f7c:	05cb      	lsls	r3, r1, #23
   86f7e:	4616      	mov	r6, r2
   86f80:	4605      	mov	r5, r0
   86f82:	d507      	bpl.n	86f94 <__swrite+0x24>
   86f84:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86f88:	2302      	movs	r3, #2
   86f8a:	2200      	movs	r2, #0
   86f8c:	f000 f992 	bl	872b4 <_lseek_r>
   86f90:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
   86f94:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
   86f98:	81a1      	strh	r1, [r4, #12]
   86f9a:	463b      	mov	r3, r7
   86f9c:	4632      	mov	r2, r6
   86f9e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
   86fa2:	4628      	mov	r0, r5
   86fa4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
   86fa8:	f000 b8a2 	b.w	870f0 <_write_r>

00086fac <__sseek>:
   86fac:	b510      	push	{r4, lr}
   86fae:	460c      	mov	r4, r1
   86fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86fb4:	f000 f97e 	bl	872b4 <_lseek_r>
   86fb8:	89a3      	ldrh	r3, [r4, #12]
   86fba:	1c42      	adds	r2, r0, #1
   86fbc:	bf0e      	itee	eq
   86fbe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
   86fc2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
   86fc6:	6520      	strne	r0, [r4, #80]	; 0x50
   86fc8:	81a3      	strh	r3, [r4, #12]
   86fca:	bd10      	pop	{r4, pc}

00086fcc <__sclose>:
   86fcc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
   86fd0:	f000 b8f6 	b.w	871c0 <_close_r>

00086fd4 <__swbuf_r>:
   86fd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   86fd6:	460e      	mov	r6, r1
   86fd8:	4614      	mov	r4, r2
   86fda:	4607      	mov	r7, r0
   86fdc:	b110      	cbz	r0, 86fe4 <__swbuf_r+0x10>
   86fde:	6b83      	ldr	r3, [r0, #56]	; 0x38
   86fe0:	2b00      	cmp	r3, #0
   86fe2:	d04a      	beq.n	8707a <__swbuf_r+0xa6>
   86fe4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   86fe8:	69a3      	ldr	r3, [r4, #24]
   86fea:	b291      	uxth	r1, r2
   86fec:	0708      	lsls	r0, r1, #28
   86fee:	60a3      	str	r3, [r4, #8]
   86ff0:	d538      	bpl.n	87064 <__swbuf_r+0x90>
   86ff2:	6923      	ldr	r3, [r4, #16]
   86ff4:	2b00      	cmp	r3, #0
   86ff6:	d035      	beq.n	87064 <__swbuf_r+0x90>
   86ff8:	0489      	lsls	r1, r1, #18
   86ffa:	b2f5      	uxtb	r5, r6
   86ffc:	d515      	bpl.n	8702a <__swbuf_r+0x56>
   86ffe:	6822      	ldr	r2, [r4, #0]
   87000:	6961      	ldr	r1, [r4, #20]
   87002:	1ad3      	subs	r3, r2, r3
   87004:	428b      	cmp	r3, r1
   87006:	da1c      	bge.n	87042 <__swbuf_r+0x6e>
   87008:	3301      	adds	r3, #1
   8700a:	68a1      	ldr	r1, [r4, #8]
   8700c:	1c50      	adds	r0, r2, #1
   8700e:	3901      	subs	r1, #1
   87010:	60a1      	str	r1, [r4, #8]
   87012:	6020      	str	r0, [r4, #0]
   87014:	7016      	strb	r6, [r2, #0]
   87016:	6962      	ldr	r2, [r4, #20]
   87018:	429a      	cmp	r2, r3
   8701a:	d01a      	beq.n	87052 <__swbuf_r+0x7e>
   8701c:	89a3      	ldrh	r3, [r4, #12]
   8701e:	07db      	lsls	r3, r3, #31
   87020:	d501      	bpl.n	87026 <__swbuf_r+0x52>
   87022:	2d0a      	cmp	r5, #10
   87024:	d015      	beq.n	87052 <__swbuf_r+0x7e>
   87026:	4628      	mov	r0, r5
   87028:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   8702a:	6e61      	ldr	r1, [r4, #100]	; 0x64
   8702c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
   87030:	f421 5100 	bic.w	r1, r1, #8192	; 0x2000
   87034:	81a2      	strh	r2, [r4, #12]
   87036:	6822      	ldr	r2, [r4, #0]
   87038:	6661      	str	r1, [r4, #100]	; 0x64
   8703a:	6961      	ldr	r1, [r4, #20]
   8703c:	1ad3      	subs	r3, r2, r3
   8703e:	428b      	cmp	r3, r1
   87040:	dbe2      	blt.n	87008 <__swbuf_r+0x34>
   87042:	4621      	mov	r1, r4
   87044:	4638      	mov	r0, r7
   87046:	f7fe fd3f 	bl	85ac8 <_fflush_r>
   8704a:	b940      	cbnz	r0, 8705e <__swbuf_r+0x8a>
   8704c:	6822      	ldr	r2, [r4, #0]
   8704e:	2301      	movs	r3, #1
   87050:	e7db      	b.n	8700a <__swbuf_r+0x36>
   87052:	4621      	mov	r1, r4
   87054:	4638      	mov	r0, r7
   87056:	f7fe fd37 	bl	85ac8 <_fflush_r>
   8705a:	2800      	cmp	r0, #0
   8705c:	d0e3      	beq.n	87026 <__swbuf_r+0x52>
   8705e:	f04f 30ff 	mov.w	r0, #4294967295
   87062:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
   87064:	4621      	mov	r1, r4
   87066:	4638      	mov	r0, r7
   87068:	f7fe fc16 	bl	85898 <__swsetup_r>
   8706c:	2800      	cmp	r0, #0
   8706e:	d1f6      	bne.n	8705e <__swbuf_r+0x8a>
   87070:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
   87074:	6923      	ldr	r3, [r4, #16]
   87076:	b291      	uxth	r1, r2
   87078:	e7be      	b.n	86ff8 <__swbuf_r+0x24>
   8707a:	f7fe fdb9 	bl	85bf0 <__sinit>
   8707e:	e7b1      	b.n	86fe4 <__swbuf_r+0x10>

00087080 <_wcrtomb_r>:
   87080:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
   87084:	4605      	mov	r5, r0
   87086:	b086      	sub	sp, #24
   87088:	461e      	mov	r6, r3
   8708a:	460c      	mov	r4, r1
   8708c:	b1a1      	cbz	r1, 870b8 <_wcrtomb_r+0x38>
   8708e:	4b10      	ldr	r3, [pc, #64]	; (870d0 <_wcrtomb_r+0x50>)
   87090:	4617      	mov	r7, r2
   87092:	f8d3 8000 	ldr.w	r8, [r3]
   87096:	f7ff f907 	bl	862a8 <__locale_charset>
   8709a:	9600      	str	r6, [sp, #0]
   8709c:	4603      	mov	r3, r0
   8709e:	463a      	mov	r2, r7
   870a0:	4621      	mov	r1, r4
   870a2:	4628      	mov	r0, r5
   870a4:	47c0      	blx	r8
   870a6:	1c43      	adds	r3, r0, #1
   870a8:	d103      	bne.n	870b2 <_wcrtomb_r+0x32>
   870aa:	2200      	movs	r2, #0
   870ac:	238a      	movs	r3, #138	; 0x8a
   870ae:	6032      	str	r2, [r6, #0]
   870b0:	602b      	str	r3, [r5, #0]
   870b2:	b006      	add	sp, #24
   870b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
   870b8:	4b05      	ldr	r3, [pc, #20]	; (870d0 <_wcrtomb_r+0x50>)
   870ba:	681f      	ldr	r7, [r3, #0]
   870bc:	f7ff f8f4 	bl	862a8 <__locale_charset>
   870c0:	9600      	str	r6, [sp, #0]
   870c2:	4603      	mov	r3, r0
   870c4:	4622      	mov	r2, r4
   870c6:	a903      	add	r1, sp, #12
   870c8:	4628      	mov	r0, r5
   870ca:	47b8      	blx	r7
   870cc:	e7eb      	b.n	870a6 <_wcrtomb_r+0x26>
   870ce:	bf00      	nop
   870d0:	20070910 	.word	0x20070910

000870d4 <__ascii_wctomb>:
   870d4:	b121      	cbz	r1, 870e0 <__ascii_wctomb+0xc>
   870d6:	2aff      	cmp	r2, #255	; 0xff
   870d8:	d804      	bhi.n	870e4 <__ascii_wctomb+0x10>
   870da:	700a      	strb	r2, [r1, #0]
   870dc:	2001      	movs	r0, #1
   870de:	4770      	bx	lr
   870e0:	4608      	mov	r0, r1
   870e2:	4770      	bx	lr
   870e4:	238a      	movs	r3, #138	; 0x8a
   870e6:	6003      	str	r3, [r0, #0]
   870e8:	f04f 30ff 	mov.w	r0, #4294967295
   870ec:	4770      	bx	lr
   870ee:	bf00      	nop

000870f0 <_write_r>:
   870f0:	b570      	push	{r4, r5, r6, lr}
   870f2:	460d      	mov	r5, r1
   870f4:	4c08      	ldr	r4, [pc, #32]	; (87118 <_write_r+0x28>)
   870f6:	4611      	mov	r1, r2
   870f8:	4606      	mov	r6, r0
   870fa:	461a      	mov	r2, r3
   870fc:	4628      	mov	r0, r5
   870fe:	2300      	movs	r3, #0
   87100:	6023      	str	r3, [r4, #0]
   87102:	f7fa ff89 	bl	82018 <_write>
   87106:	1c43      	adds	r3, r0, #1
   87108:	d000      	beq.n	8710c <_write_r+0x1c>
   8710a:	bd70      	pop	{r4, r5, r6, pc}
   8710c:	6823      	ldr	r3, [r4, #0]
   8710e:	2b00      	cmp	r3, #0
   87110:	d0fb      	beq.n	8710a <_write_r+0x1a>
   87112:	6033      	str	r3, [r6, #0]
   87114:	bd70      	pop	{r4, r5, r6, pc}
   87116:	bf00      	nop
   87118:	20070ef0 	.word	0x20070ef0

0008711c <__register_exitproc>:
   8711c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
   87120:	4c25      	ldr	r4, [pc, #148]	; (871b8 <__register_exitproc+0x9c>)
   87122:	4606      	mov	r6, r0
   87124:	6825      	ldr	r5, [r4, #0]
   87126:	4688      	mov	r8, r1
   87128:	f8d5 4148 	ldr.w	r4, [r5, #328]	; 0x148
   8712c:	4692      	mov	sl, r2
   8712e:	4699      	mov	r9, r3
   87130:	b3c4      	cbz	r4, 871a4 <__register_exitproc+0x88>
   87132:	6860      	ldr	r0, [r4, #4]
   87134:	281f      	cmp	r0, #31
   87136:	dc17      	bgt.n	87168 <__register_exitproc+0x4c>
   87138:	1c41      	adds	r1, r0, #1
   8713a:	b176      	cbz	r6, 8715a <__register_exitproc+0x3e>
   8713c:	eb04 0380 	add.w	r3, r4, r0, lsl #2
   87140:	f8c3 a088 	str.w	sl, [r3, #136]	; 0x88
   87144:	f8d4 5188 	ldr.w	r5, [r4, #392]	; 0x188
   87148:	2201      	movs	r2, #1
   8714a:	4082      	lsls	r2, r0
   8714c:	4315      	orrs	r5, r2
   8714e:	2e02      	cmp	r6, #2
   87150:	f8c4 5188 	str.w	r5, [r4, #392]	; 0x188
   87154:	f8c3 9108 	str.w	r9, [r3, #264]	; 0x108
   87158:	d01e      	beq.n	87198 <__register_exitproc+0x7c>
   8715a:	1c83      	adds	r3, r0, #2
   8715c:	6061      	str	r1, [r4, #4]
   8715e:	2000      	movs	r0, #0
   87160:	f844 8023 	str.w	r8, [r4, r3, lsl #2]
   87164:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   87168:	4b14      	ldr	r3, [pc, #80]	; (871bc <__register_exitproc+0xa0>)
   8716a:	b303      	cbz	r3, 871ae <__register_exitproc+0x92>
   8716c:	f44f 70c8 	mov.w	r0, #400	; 0x190
   87170:	f7ff f918 	bl	863a4 <malloc>
   87174:	4604      	mov	r4, r0
   87176:	b1d0      	cbz	r0, 871ae <__register_exitproc+0x92>
   87178:	f8d5 3148 	ldr.w	r3, [r5, #328]	; 0x148
   8717c:	2700      	movs	r7, #0
   8717e:	e884 0088 	stmia.w	r4, {r3, r7}
   87182:	4638      	mov	r0, r7
   87184:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   87188:	2101      	movs	r1, #1
   8718a:	f8c4 7188 	str.w	r7, [r4, #392]	; 0x188
   8718e:	f8c4 718c 	str.w	r7, [r4, #396]	; 0x18c
   87192:	2e00      	cmp	r6, #0
   87194:	d0e1      	beq.n	8715a <__register_exitproc+0x3e>
   87196:	e7d1      	b.n	8713c <__register_exitproc+0x20>
   87198:	f8d4 318c 	ldr.w	r3, [r4, #396]	; 0x18c
   8719c:	431a      	orrs	r2, r3
   8719e:	f8c4 218c 	str.w	r2, [r4, #396]	; 0x18c
   871a2:	e7da      	b.n	8715a <__register_exitproc+0x3e>
   871a4:	f505 74a6 	add.w	r4, r5, #332	; 0x14c
   871a8:	f8c5 4148 	str.w	r4, [r5, #328]	; 0x148
   871ac:	e7c1      	b.n	87132 <__register_exitproc+0x16>
   871ae:	f04f 30ff 	mov.w	r0, #4294967295
   871b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
   871b6:	bf00      	nop
   871b8:	000876f0 	.word	0x000876f0
   871bc:	000863a5 	.word	0x000863a5

000871c0 <_close_r>:
   871c0:	b538      	push	{r3, r4, r5, lr}
   871c2:	4c07      	ldr	r4, [pc, #28]	; (871e0 <_close_r+0x20>)
   871c4:	2300      	movs	r3, #0
   871c6:	4605      	mov	r5, r0
   871c8:	4608      	mov	r0, r1
   871ca:	6023      	str	r3, [r4, #0]
   871cc:	f7fd f88c 	bl	842e8 <_close>
   871d0:	1c43      	adds	r3, r0, #1
   871d2:	d000      	beq.n	871d6 <_close_r+0x16>
   871d4:	bd38      	pop	{r3, r4, r5, pc}
   871d6:	6823      	ldr	r3, [r4, #0]
   871d8:	2b00      	cmp	r3, #0
   871da:	d0fb      	beq.n	871d4 <_close_r+0x14>
   871dc:	602b      	str	r3, [r5, #0]
   871de:	bd38      	pop	{r3, r4, r5, pc}
   871e0:	20070ef0 	.word	0x20070ef0

000871e4 <_fclose_r>:
   871e4:	2900      	cmp	r1, #0
   871e6:	d03d      	beq.n	87264 <_fclose_r+0x80>
   871e8:	b570      	push	{r4, r5, r6, lr}
   871ea:	4605      	mov	r5, r0
   871ec:	460c      	mov	r4, r1
   871ee:	b108      	cbz	r0, 871f4 <_fclose_r+0x10>
   871f0:	6b83      	ldr	r3, [r0, #56]	; 0x38
   871f2:	b37b      	cbz	r3, 87254 <_fclose_r+0x70>
   871f4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
   871f8:	b90b      	cbnz	r3, 871fe <_fclose_r+0x1a>
   871fa:	2000      	movs	r0, #0
   871fc:	bd70      	pop	{r4, r5, r6, pc}
   871fe:	4621      	mov	r1, r4
   87200:	4628      	mov	r0, r5
   87202:	f7fe fbbd 	bl	85980 <__sflush_r>
   87206:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
   87208:	4606      	mov	r6, r0
   8720a:	b133      	cbz	r3, 8721a <_fclose_r+0x36>
   8720c:	69e1      	ldr	r1, [r4, #28]
   8720e:	4628      	mov	r0, r5
   87210:	4798      	blx	r3
   87212:	2800      	cmp	r0, #0
   87214:	bfb8      	it	lt
   87216:	f04f 36ff 	movlt.w	r6, #4294967295
   8721a:	89a3      	ldrh	r3, [r4, #12]
   8721c:	061b      	lsls	r3, r3, #24
   8721e:	d41c      	bmi.n	8725a <_fclose_r+0x76>
   87220:	6b21      	ldr	r1, [r4, #48]	; 0x30
   87222:	b141      	cbz	r1, 87236 <_fclose_r+0x52>
   87224:	f104 0340 	add.w	r3, r4, #64	; 0x40
   87228:	4299      	cmp	r1, r3
   8722a:	d002      	beq.n	87232 <_fclose_r+0x4e>
   8722c:	4628      	mov	r0, r5
   8722e:	f7fe fda7 	bl	85d80 <_free_r>
   87232:	2300      	movs	r3, #0
   87234:	6323      	str	r3, [r4, #48]	; 0x30
   87236:	6c61      	ldr	r1, [r4, #68]	; 0x44
   87238:	b121      	cbz	r1, 87244 <_fclose_r+0x60>
   8723a:	4628      	mov	r0, r5
   8723c:	f7fe fda0 	bl	85d80 <_free_r>
   87240:	2300      	movs	r3, #0
   87242:	6463      	str	r3, [r4, #68]	; 0x44
   87244:	f7fe fcda 	bl	85bfc <__sfp_lock_acquire>
   87248:	2300      	movs	r3, #0
   8724a:	81a3      	strh	r3, [r4, #12]
   8724c:	f7fe fcd8 	bl	85c00 <__sfp_lock_release>
   87250:	4630      	mov	r0, r6
   87252:	bd70      	pop	{r4, r5, r6, pc}
   87254:	f7fe fccc 	bl	85bf0 <__sinit>
   87258:	e7cc      	b.n	871f4 <_fclose_r+0x10>
   8725a:	6921      	ldr	r1, [r4, #16]
   8725c:	4628      	mov	r0, r5
   8725e:	f7fe fd8f 	bl	85d80 <_free_r>
   87262:	e7dd      	b.n	87220 <_fclose_r+0x3c>
   87264:	2000      	movs	r0, #0
   87266:	4770      	bx	lr

00087268 <_fstat_r>:
   87268:	b538      	push	{r3, r4, r5, lr}
   8726a:	460b      	mov	r3, r1
   8726c:	4c07      	ldr	r4, [pc, #28]	; (8728c <_fstat_r+0x24>)
   8726e:	4605      	mov	r5, r0
   87270:	4611      	mov	r1, r2
   87272:	4618      	mov	r0, r3
   87274:	2300      	movs	r3, #0
   87276:	6023      	str	r3, [r4, #0]
   87278:	f7fd f842 	bl	84300 <_fstat>
   8727c:	1c43      	adds	r3, r0, #1
   8727e:	d000      	beq.n	87282 <_fstat_r+0x1a>
   87280:	bd38      	pop	{r3, r4, r5, pc}
   87282:	6823      	ldr	r3, [r4, #0]
   87284:	2b00      	cmp	r3, #0
   87286:	d0fb      	beq.n	87280 <_fstat_r+0x18>
   87288:	602b      	str	r3, [r5, #0]
   8728a:	bd38      	pop	{r3, r4, r5, pc}
   8728c:	20070ef0 	.word	0x20070ef0

00087290 <_isatty_r>:
   87290:	b538      	push	{r3, r4, r5, lr}
   87292:	4c07      	ldr	r4, [pc, #28]	; (872b0 <_isatty_r+0x20>)
   87294:	2300      	movs	r3, #0
   87296:	4605      	mov	r5, r0
   87298:	4608      	mov	r0, r1
   8729a:	6023      	str	r3, [r4, #0]
   8729c:	f7fd f840 	bl	84320 <_isatty>
   872a0:	1c43      	adds	r3, r0, #1
   872a2:	d000      	beq.n	872a6 <_isatty_r+0x16>
   872a4:	bd38      	pop	{r3, r4, r5, pc}
   872a6:	6823      	ldr	r3, [r4, #0]
   872a8:	2b00      	cmp	r3, #0
   872aa:	d0fb      	beq.n	872a4 <_isatty_r+0x14>
   872ac:	602b      	str	r3, [r5, #0]
   872ae:	bd38      	pop	{r3, r4, r5, pc}
   872b0:	20070ef0 	.word	0x20070ef0

000872b4 <_lseek_r>:
   872b4:	b570      	push	{r4, r5, r6, lr}
   872b6:	460d      	mov	r5, r1
   872b8:	4c08      	ldr	r4, [pc, #32]	; (872dc <_lseek_r+0x28>)
   872ba:	4611      	mov	r1, r2
   872bc:	4606      	mov	r6, r0
   872be:	461a      	mov	r2, r3
   872c0:	4628      	mov	r0, r5
   872c2:	2300      	movs	r3, #0
   872c4:	6023      	str	r3, [r4, #0]
   872c6:	f7fd f835 	bl	84334 <_lseek>
   872ca:	1c43      	adds	r3, r0, #1
   872cc:	d000      	beq.n	872d0 <_lseek_r+0x1c>
   872ce:	bd70      	pop	{r4, r5, r6, pc}
   872d0:	6823      	ldr	r3, [r4, #0]
   872d2:	2b00      	cmp	r3, #0
   872d4:	d0fb      	beq.n	872ce <_lseek_r+0x1a>
   872d6:	6033      	str	r3, [r6, #0]
   872d8:	bd70      	pop	{r4, r5, r6, pc}
   872da:	bf00      	nop
   872dc:	20070ef0 	.word	0x20070ef0

000872e0 <_read_r>:
   872e0:	b570      	push	{r4, r5, r6, lr}
   872e2:	460d      	mov	r5, r1
   872e4:	4c08      	ldr	r4, [pc, #32]	; (87308 <_read_r+0x28>)
   872e6:	4611      	mov	r1, r2
   872e8:	4606      	mov	r6, r0
   872ea:	461a      	mov	r2, r3
   872ec:	4628      	mov	r0, r5
   872ee:	2300      	movs	r3, #0
   872f0:	6023      	str	r3, [r4, #0]
   872f2:	f7fa fe67 	bl	81fc4 <_read>
   872f6:	1c43      	adds	r3, r0, #1
   872f8:	d000      	beq.n	872fc <_read_r+0x1c>
   872fa:	bd70      	pop	{r4, r5, r6, pc}
   872fc:	6823      	ldr	r3, [r4, #0]
   872fe:	2b00      	cmp	r3, #0
   87300:	d0fb      	beq.n	872fa <_read_r+0x1a>
   87302:	6033      	str	r3, [r6, #0]
   87304:	bd70      	pop	{r4, r5, r6, pc}
   87306:	bf00      	nop
   87308:	20070ef0 	.word	0x20070ef0

0008730c <__aeabi_uldivmod>:
   8730c:	b953      	cbnz	r3, 87324 <__aeabi_uldivmod+0x18>
   8730e:	b94a      	cbnz	r2, 87324 <__aeabi_uldivmod+0x18>
   87310:	2900      	cmp	r1, #0
   87312:	bf08      	it	eq
   87314:	2800      	cmpeq	r0, #0
   87316:	bf1c      	itt	ne
   87318:	f04f 31ff 	movne.w	r1, #4294967295
   8731c:	f04f 30ff 	movne.w	r0, #4294967295
   87320:	f000 b982 	b.w	87628 <__aeabi_idiv0>
   87324:	f1ad 0c08 	sub.w	ip, sp, #8
   87328:	e96d ce04 	strd	ip, lr, [sp, #-16]!
   8732c:	f000 f806 	bl	8733c <__udivmoddi4>
   87330:	f8dd e004 	ldr.w	lr, [sp, #4]
   87334:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
   87338:	b004      	add	sp, #16
   8733a:	4770      	bx	lr

0008733c <__udivmoddi4>:
   8733c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   87340:	468c      	mov	ip, r1
   87342:	460c      	mov	r4, r1
   87344:	4605      	mov	r5, r0
   87346:	9e09      	ldr	r6, [sp, #36]	; 0x24
   87348:	2b00      	cmp	r3, #0
   8734a:	d14f      	bne.n	873ec <__udivmoddi4+0xb0>
   8734c:	428a      	cmp	r2, r1
   8734e:	4617      	mov	r7, r2
   87350:	d96b      	bls.n	8742a <__udivmoddi4+0xee>
   87352:	fab2 fe82 	clz	lr, r2
   87356:	f1be 0f00 	cmp.w	lr, #0
   8735a:	d00b      	beq.n	87374 <__udivmoddi4+0x38>
   8735c:	f1ce 0520 	rsb	r5, lr, #32
   87360:	fa20 f505 	lsr.w	r5, r0, r5
   87364:	fa01 f30e 	lsl.w	r3, r1, lr
   87368:	ea45 0c03 	orr.w	ip, r5, r3
   8736c:	fa02 f70e 	lsl.w	r7, r2, lr
   87370:	fa00 f50e 	lsl.w	r5, r0, lr
   87374:	0c39      	lsrs	r1, r7, #16
   87376:	fbbc f0f1 	udiv	r0, ip, r1
   8737a:	b2ba      	uxth	r2, r7
   8737c:	fb01 c310 	mls	r3, r1, r0, ip
   87380:	fb00 f802 	mul.w	r8, r0, r2
   87384:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   87388:	ea4c 4403 	orr.w	r4, ip, r3, lsl #16
   8738c:	45a0      	cmp	r8, r4
   8738e:	d909      	bls.n	873a4 <__udivmoddi4+0x68>
   87390:	19e4      	adds	r4, r4, r7
   87392:	f100 33ff 	add.w	r3, r0, #4294967295
   87396:	f080 8128 	bcs.w	875ea <__udivmoddi4+0x2ae>
   8739a:	45a0      	cmp	r8, r4
   8739c:	f240 8125 	bls.w	875ea <__udivmoddi4+0x2ae>
   873a0:	3802      	subs	r0, #2
   873a2:	443c      	add	r4, r7
   873a4:	ebc8 0404 	rsb	r4, r8, r4
   873a8:	fbb4 f3f1 	udiv	r3, r4, r1
   873ac:	fb01 4c13 	mls	ip, r1, r3, r4
   873b0:	fb03 f202 	mul.w	r2, r3, r2
   873b4:	b2ac      	uxth	r4, r5
   873b6:	ea44 410c 	orr.w	r1, r4, ip, lsl #16
   873ba:	428a      	cmp	r2, r1
   873bc:	d909      	bls.n	873d2 <__udivmoddi4+0x96>
   873be:	19c9      	adds	r1, r1, r7
   873c0:	f103 34ff 	add.w	r4, r3, #4294967295
   873c4:	f080 810f 	bcs.w	875e6 <__udivmoddi4+0x2aa>
   873c8:	428a      	cmp	r2, r1
   873ca:	f240 810c 	bls.w	875e6 <__udivmoddi4+0x2aa>
   873ce:	3b02      	subs	r3, #2
   873d0:	4439      	add	r1, r7
   873d2:	1a8a      	subs	r2, r1, r2
   873d4:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
   873d8:	2100      	movs	r1, #0
   873da:	2e00      	cmp	r6, #0
   873dc:	d063      	beq.n	874a6 <__udivmoddi4+0x16a>
   873de:	fa22 f20e 	lsr.w	r2, r2, lr
   873e2:	2300      	movs	r3, #0
   873e4:	e886 000c 	stmia.w	r6, {r2, r3}
   873e8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   873ec:	428b      	cmp	r3, r1
   873ee:	d907      	bls.n	87400 <__udivmoddi4+0xc4>
   873f0:	2e00      	cmp	r6, #0
   873f2:	d056      	beq.n	874a2 <__udivmoddi4+0x166>
   873f4:	2100      	movs	r1, #0
   873f6:	e886 0011 	stmia.w	r6, {r0, r4}
   873fa:	4608      	mov	r0, r1
   873fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   87400:	fab3 f183 	clz	r1, r3
   87404:	2900      	cmp	r1, #0
   87406:	f040 8093 	bne.w	87530 <__udivmoddi4+0x1f4>
   8740a:	42a3      	cmp	r3, r4
   8740c:	d302      	bcc.n	87414 <__udivmoddi4+0xd8>
   8740e:	4282      	cmp	r2, r0
   87410:	f200 80fe 	bhi.w	87610 <__udivmoddi4+0x2d4>
   87414:	1a85      	subs	r5, r0, r2
   87416:	eb64 0303 	sbc.w	r3, r4, r3
   8741a:	469c      	mov	ip, r3
   8741c:	2001      	movs	r0, #1
   8741e:	2e00      	cmp	r6, #0
   87420:	d041      	beq.n	874a6 <__udivmoddi4+0x16a>
   87422:	e886 1020 	stmia.w	r6, {r5, ip}
   87426:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   8742a:	b912      	cbnz	r2, 87432 <__udivmoddi4+0xf6>
   8742c:	2701      	movs	r7, #1
   8742e:	fbb7 f7f2 	udiv	r7, r7, r2
   87432:	fab7 fe87 	clz	lr, r7
   87436:	f1be 0f00 	cmp.w	lr, #0
   8743a:	d136      	bne.n	874aa <__udivmoddi4+0x16e>
   8743c:	1be4      	subs	r4, r4, r7
   8743e:	ea4f 4817 	mov.w	r8, r7, lsr #16
   87442:	fa1f f987 	uxth.w	r9, r7
   87446:	2101      	movs	r1, #1
   87448:	fbb4 f3f8 	udiv	r3, r4, r8
   8744c:	fb08 4413 	mls	r4, r8, r3, r4
   87450:	fb09 f203 	mul.w	r2, r9, r3
   87454:	ea4f 4c15 	mov.w	ip, r5, lsr #16
   87458:	ea4c 4404 	orr.w	r4, ip, r4, lsl #16
   8745c:	42a2      	cmp	r2, r4
   8745e:	d907      	bls.n	87470 <__udivmoddi4+0x134>
   87460:	19e4      	adds	r4, r4, r7
   87462:	f103 30ff 	add.w	r0, r3, #4294967295
   87466:	d202      	bcs.n	8746e <__udivmoddi4+0x132>
   87468:	42a2      	cmp	r2, r4
   8746a:	f200 80d3 	bhi.w	87614 <__udivmoddi4+0x2d8>
   8746e:	4603      	mov	r3, r0
   87470:	1aa4      	subs	r4, r4, r2
   87472:	fbb4 f0f8 	udiv	r0, r4, r8
   87476:	fb08 4810 	mls	r8, r8, r0, r4
   8747a:	fb09 f900 	mul.w	r9, r9, r0
   8747e:	b2ac      	uxth	r4, r5
   87480:	ea44 4208 	orr.w	r2, r4, r8, lsl #16
   87484:	4591      	cmp	r9, r2
   87486:	d907      	bls.n	87498 <__udivmoddi4+0x15c>
   87488:	19d2      	adds	r2, r2, r7
   8748a:	f100 34ff 	add.w	r4, r0, #4294967295
   8748e:	d202      	bcs.n	87496 <__udivmoddi4+0x15a>
   87490:	4591      	cmp	r9, r2
   87492:	f200 80ba 	bhi.w	8760a <__udivmoddi4+0x2ce>
   87496:	4620      	mov	r0, r4
   87498:	ebc9 0202 	rsb	r2, r9, r2
   8749c:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
   874a0:	e79b      	b.n	873da <__udivmoddi4+0x9e>
   874a2:	4631      	mov	r1, r6
   874a4:	4630      	mov	r0, r6
   874a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   874aa:	fa07 f70e 	lsl.w	r7, r7, lr
   874ae:	f1ce 0c20 	rsb	ip, lr, #32
   874b2:	fa24 f30c 	lsr.w	r3, r4, ip
   874b6:	ea4f 4817 	mov.w	r8, r7, lsr #16
   874ba:	fbb3 faf8 	udiv	sl, r3, r8
   874be:	fa1f f987 	uxth.w	r9, r7
   874c2:	fb08 351a 	mls	r5, r8, sl, r3
   874c6:	fa20 fc0c 	lsr.w	ip, r0, ip
   874ca:	fa04 f40e 	lsl.w	r4, r4, lr
   874ce:	fb0a fb09 	mul.w	fp, sl, r9
   874d2:	ea4c 0c04 	orr.w	ip, ip, r4
   874d6:	ea4f 421c 	mov.w	r2, ip, lsr #16
   874da:	ea42 4305 	orr.w	r3, r2, r5, lsl #16
   874de:	459b      	cmp	fp, r3
   874e0:	fa00 f50e 	lsl.w	r5, r0, lr
   874e4:	d90a      	bls.n	874fc <__udivmoddi4+0x1c0>
   874e6:	19db      	adds	r3, r3, r7
   874e8:	f10a 32ff 	add.w	r2, sl, #4294967295
   874ec:	f080 808b 	bcs.w	87606 <__udivmoddi4+0x2ca>
   874f0:	459b      	cmp	fp, r3
   874f2:	f240 8088 	bls.w	87606 <__udivmoddi4+0x2ca>
   874f6:	f1aa 0a02 	sub.w	sl, sl, #2
   874fa:	443b      	add	r3, r7
   874fc:	ebcb 0303 	rsb	r3, fp, r3
   87500:	fbb3 f0f8 	udiv	r0, r3, r8
   87504:	fb08 3310 	mls	r3, r8, r0, r3
   87508:	fb00 f409 	mul.w	r4, r0, r9
   8750c:	fa1f fc8c 	uxth.w	ip, ip
   87510:	ea4c 4303 	orr.w	r3, ip, r3, lsl #16
   87514:	429c      	cmp	r4, r3
   87516:	d907      	bls.n	87528 <__udivmoddi4+0x1ec>
   87518:	19db      	adds	r3, r3, r7
   8751a:	f100 32ff 	add.w	r2, r0, #4294967295
   8751e:	d26e      	bcs.n	875fe <__udivmoddi4+0x2c2>
   87520:	429c      	cmp	r4, r3
   87522:	d96c      	bls.n	875fe <__udivmoddi4+0x2c2>
   87524:	3802      	subs	r0, #2
   87526:	443b      	add	r3, r7
   87528:	1b1c      	subs	r4, r3, r4
   8752a:	ea40 410a 	orr.w	r1, r0, sl, lsl #16
   8752e:	e78b      	b.n	87448 <__udivmoddi4+0x10c>
   87530:	f1c1 0e20 	rsb	lr, r1, #32
   87534:	408b      	lsls	r3, r1
   87536:	fa22 fc0e 	lsr.w	ip, r2, lr
   8753a:	ea4c 0c03 	orr.w	ip, ip, r3
   8753e:	fa24 f70e 	lsr.w	r7, r4, lr
   87542:	ea4f 491c 	mov.w	r9, ip, lsr #16
   87546:	fbb7 faf9 	udiv	sl, r7, r9
   8754a:	fa1f f38c 	uxth.w	r3, ip
   8754e:	fb09 771a 	mls	r7, r9, sl, r7
   87552:	fa20 f80e 	lsr.w	r8, r0, lr
   87556:	408c      	lsls	r4, r1
   87558:	fb0a f503 	mul.w	r5, sl, r3
   8755c:	ea48 0404 	orr.w	r4, r8, r4
   87560:	ea4f 4814 	mov.w	r8, r4, lsr #16
   87564:	ea48 4707 	orr.w	r7, r8, r7, lsl #16
   87568:	42bd      	cmp	r5, r7
   8756a:	fa02 f201 	lsl.w	r2, r2, r1
   8756e:	fa00 fb01 	lsl.w	fp, r0, r1
   87572:	d909      	bls.n	87588 <__udivmoddi4+0x24c>
   87574:	eb17 070c 	adds.w	r7, r7, ip
   87578:	f10a 30ff 	add.w	r0, sl, #4294967295
   8757c:	d241      	bcs.n	87602 <__udivmoddi4+0x2c6>
   8757e:	42bd      	cmp	r5, r7
   87580:	d93f      	bls.n	87602 <__udivmoddi4+0x2c6>
   87582:	f1aa 0a02 	sub.w	sl, sl, #2
   87586:	4467      	add	r7, ip
   87588:	1b7f      	subs	r7, r7, r5
   8758a:	fbb7 f5f9 	udiv	r5, r7, r9
   8758e:	fb09 7715 	mls	r7, r9, r5, r7
   87592:	fb05 f303 	mul.w	r3, r5, r3
   87596:	b2a4      	uxth	r4, r4
   87598:	ea44 4707 	orr.w	r7, r4, r7, lsl #16
   8759c:	42bb      	cmp	r3, r7
   8759e:	d908      	bls.n	875b2 <__udivmoddi4+0x276>
   875a0:	eb17 070c 	adds.w	r7, r7, ip
   875a4:	f105 30ff 	add.w	r0, r5, #4294967295
   875a8:	d227      	bcs.n	875fa <__udivmoddi4+0x2be>
   875aa:	42bb      	cmp	r3, r7
   875ac:	d925      	bls.n	875fa <__udivmoddi4+0x2be>
   875ae:	3d02      	subs	r5, #2
   875b0:	4467      	add	r7, ip
   875b2:	ea45 400a 	orr.w	r0, r5, sl, lsl #16
   875b6:	fba0 8902 	umull	r8, r9, r0, r2
   875ba:	1aff      	subs	r7, r7, r3
   875bc:	454f      	cmp	r7, r9
   875be:	4645      	mov	r5, r8
   875c0:	464c      	mov	r4, r9
   875c2:	d314      	bcc.n	875ee <__udivmoddi4+0x2b2>
   875c4:	d029      	beq.n	8761a <__udivmoddi4+0x2de>
   875c6:	b366      	cbz	r6, 87622 <__udivmoddi4+0x2e6>
   875c8:	ebbb 0305 	subs.w	r3, fp, r5
   875cc:	eb67 0704 	sbc.w	r7, r7, r4
   875d0:	fa07 fe0e 	lsl.w	lr, r7, lr
   875d4:	40cb      	lsrs	r3, r1
   875d6:	40cf      	lsrs	r7, r1
   875d8:	ea4e 0303 	orr.w	r3, lr, r3
   875dc:	e886 0088 	stmia.w	r6, {r3, r7}
   875e0:	2100      	movs	r1, #0
   875e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   875e6:	4623      	mov	r3, r4
   875e8:	e6f3      	b.n	873d2 <__udivmoddi4+0x96>
   875ea:	4618      	mov	r0, r3
   875ec:	e6da      	b.n	873a4 <__udivmoddi4+0x68>
   875ee:	ebb8 0502 	subs.w	r5, r8, r2
   875f2:	eb69 040c 	sbc.w	r4, r9, ip
   875f6:	3801      	subs	r0, #1
   875f8:	e7e5      	b.n	875c6 <__udivmoddi4+0x28a>
   875fa:	4605      	mov	r5, r0
   875fc:	e7d9      	b.n	875b2 <__udivmoddi4+0x276>
   875fe:	4610      	mov	r0, r2
   87600:	e792      	b.n	87528 <__udivmoddi4+0x1ec>
   87602:	4682      	mov	sl, r0
   87604:	e7c0      	b.n	87588 <__udivmoddi4+0x24c>
   87606:	4692      	mov	sl, r2
   87608:	e778      	b.n	874fc <__udivmoddi4+0x1c0>
   8760a:	3802      	subs	r0, #2
   8760c:	443a      	add	r2, r7
   8760e:	e743      	b.n	87498 <__udivmoddi4+0x15c>
   87610:	4608      	mov	r0, r1
   87612:	e704      	b.n	8741e <__udivmoddi4+0xe2>
   87614:	3b02      	subs	r3, #2
   87616:	443c      	add	r4, r7
   87618:	e72a      	b.n	87470 <__udivmoddi4+0x134>
   8761a:	45c3      	cmp	fp, r8
   8761c:	d3e7      	bcc.n	875ee <__udivmoddi4+0x2b2>
   8761e:	463c      	mov	r4, r7
   87620:	e7d1      	b.n	875c6 <__udivmoddi4+0x28a>
   87622:	4631      	mov	r1, r6
   87624:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

00087628 <__aeabi_idiv0>:
   87628:	4770      	bx	lr
   8762a:	bf00      	nop

0008762c <can_bit_time>:
   8762c:	0308 0202 4b03 0209 0303 4302 030a 0303     .....K.....C....
   8763c:	4603 040b 0303 4804 030c 0404 4304 040d     .F.....H.....C..
   8764c:	0404 4d04 040e 0504 4004 040f 0505 4304     ...M.....@.....C
   8765c:	0510 0505 4504 0611 0505 4704 0512 0606     .....E.....G....
   8766c:	4304 0613 0606 4404 0714 0606 4604 0815     .C.....D.....F..
   8767c:	0606 4704 0716 0707 4404 0817 0708 4604     ...G.....D.....F
   8768c:	0718 0808 4304 0819 0808 4404 6f63 6e75     .....C.....Dcoun
   8769c:	2074 203d 2509 0a64 0000 0000 6577 636c     t = .%d.....welc
   876ac:	6d6f 0a65 0000 0000 6556 7372 6f69 316e     ome.....Version1
   876bc:	312e 000a 6176 756c 2065 616d 6374 6568     .1..value matche
   876cc:	0a64 0000 616d 696e 7570 616c 6974 6e6f     d...manipulation
   876dc:	000a 0000 6641 6574 2072 6425 000a 0000     ....After %d....
   876ec:	0043 0000                                   C...

000876f0 <_global_impure_ptr>:
   876f0:	00b0 2007                                   ... 

000876f4 <zeroes.6993>:
   876f4:	3030 3030 3030 3030 3030 3030 3030 3030     0000000000000000
   87704:	3130 3332 3534 3736 3938 4241 4443 4645     0123456789ABCDEF
   87714:	0000 0000 3130 3332 3534 3736 3938 6261     ....0123456789ab
   87724:	6463 6665 0000 0000 6e28 6c75 296c 0000     cdef....(null)..

00087734 <blanks.6992>:
   87734:	2020 2020 2020 2020 2020 2020 2020 2020                     

00087744 <_init>:
   87744:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   87746:	bf00      	nop
   87748:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8774a:	bc08      	pop	{r3}
   8774c:	469e      	mov	lr, r3
   8774e:	4770      	bx	lr

00087750 <__init_array_start>:
   87750:	00085961 	.word	0x00085961

00087754 <__frame_dummy_init_array_entry>:
   87754:	00080119                                ....

00087758 <_fini>:
   87758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
   8775a:	bf00      	nop
   8775c:	bcf8      	pop	{r3, r4, r5, r6, r7}
   8775e:	bc08      	pop	{r3}
   87760:	469e      	mov	lr, r3
   87762:	4770      	bx	lr

00087764 <__fini_array_start>:
   87764:	000800f5 	.word	0x000800f5
