

================================================================
== Vitis HLS Report for 'matvec'
================================================================
* Date:           Wed Apr  5 23:51:58 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        matvec
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.601 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      482|      482|  2.410 us|  2.410 us|  483|  483|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                           |                                |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                  Instance                 |             Module             |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363  |matvec_Pipeline_VITIS_LOOP_7_1  |      466|      466|  2.330 us|  2.330 us|  466|  466|       no|
        +-------------------------------------------+--------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       -|      -|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   90|    1483|   2357|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    219|    -|
|Register         |        -|    -|     978|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   90|    2461|   2576|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   25|       1|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |                  Instance                 |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363  |matvec_Pipeline_VITIS_LOOP_7_1  |        0|  90|  1483|  2357|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                                      |                                |        0|  90|  1483|  2357|    0|
    +-------------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |V_address0  |  65|         16|    5|         80|
    |V_address1  |  65|         16|    5|         80|
    |ap_NS_fsm   |  89|         18|    1|         18|
    +------------+----+-----------+-----+-----------+
    |Total       | 219|         50|   11|        178|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------+----+----+-----+-----------+
    |                          Name                          | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------+----+----+-----+-----------+
    |V_load_10_reg_513                                       |  32|   0|   32|          0|
    |V_load_11_reg_518                                       |  32|   0|   32|          0|
    |V_load_12_reg_533                                       |  32|   0|   32|          0|
    |V_load_13_reg_538                                       |  32|   0|   32|          0|
    |V_load_14_reg_553                                       |  32|   0|   32|          0|
    |V_load_15_reg_558                                       |  32|   0|   32|          0|
    |V_load_16_reg_573                                       |  32|   0|   32|          0|
    |V_load_17_reg_578                                       |  32|   0|   32|          0|
    |V_load_18_reg_593                                       |  32|   0|   32|          0|
    |V_load_19_reg_598                                       |  32|   0|   32|          0|
    |V_load_1_reg_418                                        |  32|   0|   32|          0|
    |V_load_20_reg_613                                       |  32|   0|   32|          0|
    |V_load_21_reg_618                                       |  32|   0|   32|          0|
    |V_load_22_reg_633                                       |  32|   0|   32|          0|
    |V_load_23_reg_638                                       |  32|   0|   32|          0|
    |V_load_24_reg_653                                       |  32|   0|   32|          0|
    |V_load_25_reg_658                                       |  32|   0|   32|          0|
    |V_load_26_reg_673                                       |  32|   0|   32|          0|
    |V_load_27_reg_678                                       |  32|   0|   32|          0|
    |V_load_28_reg_693                                       |  32|   0|   32|          0|
    |V_load_29_reg_698                                       |  32|   0|   32|          0|
    |V_load_2_reg_433                                        |  32|   0|   32|          0|
    |V_load_3_reg_438                                        |  32|   0|   32|          0|
    |V_load_4_reg_453                                        |  32|   0|   32|          0|
    |V_load_5_reg_458                                        |  32|   0|   32|          0|
    |V_load_6_reg_473                                        |  32|   0|   32|          0|
    |V_load_7_reg_478                                        |  32|   0|   32|          0|
    |V_load_8_reg_493                                        |  32|   0|   32|          0|
    |V_load_9_reg_498                                        |  32|   0|   32|          0|
    |V_load_reg_413                                          |  32|   0|   32|          0|
    |ap_CS_fsm                                               |  17|   0|   17|          0|
    |grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363_ap_start_reg  |   1|   0|    1|          0|
    +--------------------------------------------------------+----+----+-----+-----------+
    |Total                                                   | 978|   0|  978|          0|
    +--------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|        matvec|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|        matvec|  return value|
|M_address0      |  out|   10|   ap_memory|             M|         array|
|M_ce0           |  out|    1|   ap_memory|             M|         array|
|M_q0            |   in|   32|   ap_memory|             M|         array|
|M_address1      |  out|   10|   ap_memory|             M|         array|
|M_ce1           |  out|    1|   ap_memory|             M|         array|
|M_q1            |   in|   32|   ap_memory|             M|         array|
|V_address0      |  out|    5|   ap_memory|             V|         array|
|V_ce0           |  out|    1|   ap_memory|             V|         array|
|V_q0            |   in|   32|   ap_memory|             V|         array|
|V_address1      |  out|    5|   ap_memory|             V|         array|
|V_ce1           |  out|    1|   ap_memory|             V|         array|
|V_q1            |   in|   32|   ap_memory|             V|         array|
|Out_r_address0  |  out|    5|   ap_memory|         Out_r|         array|
|Out_r_ce0       |  out|    1|   ap_memory|         Out_r|         array|
|Out_r_we0       |  out|    1|   ap_memory|         Out_r|         array|
|Out_r_d0        |  out|   32|   ap_memory|         Out_r|         array|
+----------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.67>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%V_addr = getelementptr i32 %V, i64 0, i64 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 18 'getelementptr' 'V_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [2/2] (0.67ns)   --->   "%V_load = load i5 %V_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 19 'load' 'V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%V_addr_1 = getelementptr i32 %V, i64 0, i64 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 20 'getelementptr' 'V_addr_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (0.67ns)   --->   "%V_load_1 = load i5 %V_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 21 'load' 'V_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 2 <SV = 1> <Delay = 0.67>
ST_2 : Operation 22 [1/2] (0.67ns)   --->   "%V_load = load i5 %V_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 22 'load' 'V_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 23 [1/2] (0.67ns)   --->   "%V_load_1 = load i5 %V_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 23 'load' 'V_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%V_addr_2 = getelementptr i32 %V, i64 0, i64 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 24 'getelementptr' 'V_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [2/2] (0.67ns)   --->   "%V_load_2 = load i5 %V_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 25 'load' 'V_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%V_addr_3 = getelementptr i32 %V, i64 0, i64 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 26 'getelementptr' 'V_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (0.67ns)   --->   "%V_load_3 = load i5 %V_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 27 'load' 'V_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 3 <SV = 2> <Delay = 0.67>
ST_3 : Operation 28 [1/2] (0.67ns)   --->   "%V_load_2 = load i5 %V_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 28 'load' 'V_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 29 [1/2] (0.67ns)   --->   "%V_load_3 = load i5 %V_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 29 'load' 'V_load_3' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%V_addr_4 = getelementptr i32 %V, i64 0, i64 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 30 'getelementptr' 'V_addr_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [2/2] (0.67ns)   --->   "%V_load_4 = load i5 %V_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 31 'load' 'V_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%V_addr_5 = getelementptr i32 %V, i64 0, i64 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 32 'getelementptr' 'V_addr_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [2/2] (0.67ns)   --->   "%V_load_5 = load i5 %V_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 33 'load' 'V_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 4 <SV = 3> <Delay = 0.67>
ST_4 : Operation 34 [1/2] (0.67ns)   --->   "%V_load_4 = load i5 %V_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 34 'load' 'V_load_4' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 35 [1/2] (0.67ns)   --->   "%V_load_5 = load i5 %V_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 35 'load' 'V_load_5' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%V_addr_6 = getelementptr i32 %V, i64 0, i64 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 36 'getelementptr' 'V_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [2/2] (0.67ns)   --->   "%V_load_6 = load i5 %V_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 37 'load' 'V_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%V_addr_7 = getelementptr i32 %V, i64 0, i64 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 38 'getelementptr' 'V_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [2/2] (0.67ns)   --->   "%V_load_7 = load i5 %V_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 39 'load' 'V_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 5 <SV = 4> <Delay = 0.67>
ST_5 : Operation 40 [1/2] (0.67ns)   --->   "%V_load_6 = load i5 %V_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 40 'load' 'V_load_6' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 41 [1/2] (0.67ns)   --->   "%V_load_7 = load i5 %V_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 41 'load' 'V_load_7' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%V_addr_8 = getelementptr i32 %V, i64 0, i64 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 42 'getelementptr' 'V_addr_8' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [2/2] (0.67ns)   --->   "%V_load_8 = load i5 %V_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 43 'load' 'V_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%V_addr_9 = getelementptr i32 %V, i64 0, i64 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 44 'getelementptr' 'V_addr_9' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [2/2] (0.67ns)   --->   "%V_load_9 = load i5 %V_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 45 'load' 'V_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 6 <SV = 5> <Delay = 0.67>
ST_6 : Operation 46 [1/2] (0.67ns)   --->   "%V_load_8 = load i5 %V_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 46 'load' 'V_load_8' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 47 [1/2] (0.67ns)   --->   "%V_load_9 = load i5 %V_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 47 'load' 'V_load_9' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 48 [1/1] (0.00ns)   --->   "%V_addr_10 = getelementptr i32 %V, i64 0, i64 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 48 'getelementptr' 'V_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 49 [2/2] (0.67ns)   --->   "%V_load_10 = load i5 %V_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 49 'load' 'V_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_6 : Operation 50 [1/1] (0.00ns)   --->   "%V_addr_11 = getelementptr i32 %V, i64 0, i64 11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 50 'getelementptr' 'V_addr_11' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 51 [2/2] (0.67ns)   --->   "%V_load_11 = load i5 %V_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 51 'load' 'V_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 7 <SV = 6> <Delay = 0.67>
ST_7 : Operation 52 [1/2] (0.67ns)   --->   "%V_load_10 = load i5 %V_addr_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 52 'load' 'V_load_10' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 53 [1/2] (0.67ns)   --->   "%V_load_11 = load i5 %V_addr_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 53 'load' 'V_load_11' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 54 [1/1] (0.00ns)   --->   "%V_addr_12 = getelementptr i32 %V, i64 0, i64 12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 54 'getelementptr' 'V_addr_12' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 55 [2/2] (0.67ns)   --->   "%V_load_12 = load i5 %V_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 55 'load' 'V_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_7 : Operation 56 [1/1] (0.00ns)   --->   "%V_addr_13 = getelementptr i32 %V, i64 0, i64 13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 56 'getelementptr' 'V_addr_13' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 57 [2/2] (0.67ns)   --->   "%V_load_13 = load i5 %V_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 57 'load' 'V_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 8 <SV = 7> <Delay = 0.67>
ST_8 : Operation 58 [1/2] (0.67ns)   --->   "%V_load_12 = load i5 %V_addr_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 58 'load' 'V_load_12' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 59 [1/2] (0.67ns)   --->   "%V_load_13 = load i5 %V_addr_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 59 'load' 'V_load_13' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 60 [1/1] (0.00ns)   --->   "%V_addr_14 = getelementptr i32 %V, i64 0, i64 14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 60 'getelementptr' 'V_addr_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 61 [2/2] (0.67ns)   --->   "%V_load_14 = load i5 %V_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 61 'load' 'V_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_8 : Operation 62 [1/1] (0.00ns)   --->   "%V_addr_15 = getelementptr i32 %V, i64 0, i64 15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 62 'getelementptr' 'V_addr_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 63 [2/2] (0.67ns)   --->   "%V_load_15 = load i5 %V_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 63 'load' 'V_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 9 <SV = 8> <Delay = 0.67>
ST_9 : Operation 64 [1/2] (0.67ns)   --->   "%V_load_14 = load i5 %V_addr_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 64 'load' 'V_load_14' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 65 [1/2] (0.67ns)   --->   "%V_load_15 = load i5 %V_addr_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 65 'load' 'V_load_15' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 66 [1/1] (0.00ns)   --->   "%V_addr_16 = getelementptr i32 %V, i64 0, i64 16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 66 'getelementptr' 'V_addr_16' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 67 [2/2] (0.67ns)   --->   "%V_load_16 = load i5 %V_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 67 'load' 'V_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_9 : Operation 68 [1/1] (0.00ns)   --->   "%V_addr_17 = getelementptr i32 %V, i64 0, i64 17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 68 'getelementptr' 'V_addr_17' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 69 [2/2] (0.67ns)   --->   "%V_load_17 = load i5 %V_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 69 'load' 'V_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 10 <SV = 9> <Delay = 0.67>
ST_10 : Operation 70 [1/2] (0.67ns)   --->   "%V_load_16 = load i5 %V_addr_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 70 'load' 'V_load_16' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 71 [1/2] (0.67ns)   --->   "%V_load_17 = load i5 %V_addr_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 71 'load' 'V_load_17' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 72 [1/1] (0.00ns)   --->   "%V_addr_18 = getelementptr i32 %V, i64 0, i64 18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 72 'getelementptr' 'V_addr_18' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 73 [2/2] (0.67ns)   --->   "%V_load_18 = load i5 %V_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 73 'load' 'V_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_10 : Operation 74 [1/1] (0.00ns)   --->   "%V_addr_19 = getelementptr i32 %V, i64 0, i64 19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 74 'getelementptr' 'V_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 75 [2/2] (0.67ns)   --->   "%V_load_19 = load i5 %V_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 75 'load' 'V_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 11 <SV = 10> <Delay = 0.67>
ST_11 : Operation 76 [1/2] (0.67ns)   --->   "%V_load_18 = load i5 %V_addr_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 76 'load' 'V_load_18' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 77 [1/2] (0.67ns)   --->   "%V_load_19 = load i5 %V_addr_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 77 'load' 'V_load_19' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 78 [1/1] (0.00ns)   --->   "%V_addr_20 = getelementptr i32 %V, i64 0, i64 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 78 'getelementptr' 'V_addr_20' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 79 [2/2] (0.67ns)   --->   "%V_load_20 = load i5 %V_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 79 'load' 'V_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_11 : Operation 80 [1/1] (0.00ns)   --->   "%V_addr_21 = getelementptr i32 %V, i64 0, i64 21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 80 'getelementptr' 'V_addr_21' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 81 [2/2] (0.67ns)   --->   "%V_load_21 = load i5 %V_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 81 'load' 'V_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 12 <SV = 11> <Delay = 0.67>
ST_12 : Operation 82 [1/2] (0.67ns)   --->   "%V_load_20 = load i5 %V_addr_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 82 'load' 'V_load_20' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 83 [1/2] (0.67ns)   --->   "%V_load_21 = load i5 %V_addr_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 83 'load' 'V_load_21' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%V_addr_22 = getelementptr i32 %V, i64 0, i64 22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 84 'getelementptr' 'V_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [2/2] (0.67ns)   --->   "%V_load_22 = load i5 %V_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 85 'load' 'V_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_12 : Operation 86 [1/1] (0.00ns)   --->   "%V_addr_23 = getelementptr i32 %V, i64 0, i64 23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 86 'getelementptr' 'V_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 87 [2/2] (0.67ns)   --->   "%V_load_23 = load i5 %V_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 87 'load' 'V_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 13 <SV = 12> <Delay = 0.67>
ST_13 : Operation 88 [1/2] (0.67ns)   --->   "%V_load_22 = load i5 %V_addr_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 88 'load' 'V_load_22' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 89 [1/2] (0.67ns)   --->   "%V_load_23 = load i5 %V_addr_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 89 'load' 'V_load_23' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 90 [1/1] (0.00ns)   --->   "%V_addr_24 = getelementptr i32 %V, i64 0, i64 24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 90 'getelementptr' 'V_addr_24' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 91 [2/2] (0.67ns)   --->   "%V_load_24 = load i5 %V_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 91 'load' 'V_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_13 : Operation 92 [1/1] (0.00ns)   --->   "%V_addr_25 = getelementptr i32 %V, i64 0, i64 25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 92 'getelementptr' 'V_addr_25' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 93 [2/2] (0.67ns)   --->   "%V_load_25 = load i5 %V_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 93 'load' 'V_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 14 <SV = 13> <Delay = 0.67>
ST_14 : Operation 94 [1/2] (0.67ns)   --->   "%V_load_24 = load i5 %V_addr_24" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 94 'load' 'V_load_24' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 95 [1/2] (0.67ns)   --->   "%V_load_25 = load i5 %V_addr_25" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 95 'load' 'V_load_25' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 96 [1/1] (0.00ns)   --->   "%V_addr_26 = getelementptr i32 %V, i64 0, i64 26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 96 'getelementptr' 'V_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 97 [2/2] (0.67ns)   --->   "%V_load_26 = load i5 %V_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 97 'load' 'V_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "%V_addr_27 = getelementptr i32 %V, i64 0, i64 27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 98 'getelementptr' 'V_addr_27' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [2/2] (0.67ns)   --->   "%V_load_27 = load i5 %V_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 99 'load' 'V_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 15 <SV = 14> <Delay = 0.67>
ST_15 : Operation 100 [1/2] (0.67ns)   --->   "%V_load_26 = load i5 %V_addr_26" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 100 'load' 'V_load_26' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 101 [1/2] (0.67ns)   --->   "%V_load_27 = load i5 %V_addr_27" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 101 'load' 'V_load_27' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 102 [1/1] (0.00ns)   --->   "%V_addr_28 = getelementptr i32 %V, i64 0, i64 28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 102 'getelementptr' 'V_addr_28' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 103 [2/2] (0.67ns)   --->   "%V_load_28 = load i5 %V_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 103 'load' 'V_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_15 : Operation 104 [1/1] (0.00ns)   --->   "%V_addr_29 = getelementptr i32 %V, i64 0, i64 29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 104 'getelementptr' 'V_addr_29' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 105 [2/2] (0.67ns)   --->   "%V_load_29 = load i5 %V_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 105 'load' 'V_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>

State 16 <SV = 15> <Delay = 0.67>
ST_16 : Operation 106 [1/2] (0.67ns)   --->   "%V_load_28 = load i5 %V_addr_28" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 106 'load' 'V_load_28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 107 [1/2] (0.67ns)   --->   "%V_load_29 = load i5 %V_addr_29" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 107 'load' 'V_load_29' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 30> <RAM>
ST_16 : Operation 108 [2/2] (0.00ns)   --->   "%call_ln11 = call void @matvec_Pipeline_VITIS_LOOP_7_1, i32 %M, i32 %V_load, i32 %V_load_1, i32 %V_load_2, i32 %V_load_3, i32 %V_load_4, i32 %V_load_5, i32 %V_load_6, i32 %V_load_7, i32 %V_load_8, i32 %V_load_9, i32 %V_load_10, i32 %V_load_11, i32 %V_load_12, i32 %V_load_13, i32 %V_load_14, i32 %V_load_15, i32 %V_load_16, i32 %V_load_17, i32 %V_load_18, i32 %V_load_19, i32 %V_load_20, i32 %V_load_21, i32 %V_load_22, i32 %V_load_23, i32 %V_load_24, i32 %V_load_25, i32 %V_load_26, i32 %V_load_27, i32 %V_load_28, i32 %V_load_29, i32 %Out_r" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 108 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 109 [1/1] (0.00ns)   --->   "%spectopmodule_ln3 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:3]   --->   Operation 109 'spectopmodule' 'spectopmodule_ln3' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 110 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %M, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 110 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 111 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %M"   --->   Operation 111 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 112 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %V, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 112 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 113 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %V"   --->   Operation 113 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 114 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %Out_r, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 114 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 115 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %Out_r"   --->   Operation 115 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 116 [1/2] (0.00ns)   --->   "%call_ln11 = call void @matvec_Pipeline_VITIS_LOOP_7_1, i32 %M, i32 %V_load, i32 %V_load_1, i32 %V_load_2, i32 %V_load_3, i32 %V_load_4, i32 %V_load_5, i32 %V_load_6, i32 %V_load_7, i32 %V_load_8, i32 %V_load_9, i32 %V_load_10, i32 %V_load_11, i32 %V_load_12, i32 %V_load_13, i32 %V_load_14, i32 %V_load_15, i32 %V_load_16, i32 %V_load_17, i32 %V_load_18, i32 %V_load_19, i32 %V_load_20, i32 %V_load_21, i32 %V_load_22, i32 %V_load_23, i32 %V_load_24, i32 %V_load_25, i32 %V_load_26, i32 %V_load_27, i32 %V_load_28, i32 %V_load_29, i32 %Out_r" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:11]   --->   Operation 116 'call' 'call_ln11' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_17 : Operation 117 [1/1] (0.00ns)   --->   "%ret_ln16 = ret" [../../../../Documents/LAP_hls_benchmarks/Vitis/matvec/matvec.cpp:16]   --->   Operation 117 'ret' 'ret_ln16' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ M]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
V_addr            (getelementptr) [ 001000000000000000]
V_addr_1          (getelementptr) [ 001000000000000000]
V_load            (load         ) [ 000111111111111111]
V_load_1          (load         ) [ 000111111111111111]
V_addr_2          (getelementptr) [ 000100000000000000]
V_addr_3          (getelementptr) [ 000100000000000000]
V_load_2          (load         ) [ 000011111111111111]
V_load_3          (load         ) [ 000011111111111111]
V_addr_4          (getelementptr) [ 000010000000000000]
V_addr_5          (getelementptr) [ 000010000000000000]
V_load_4          (load         ) [ 000001111111111111]
V_load_5          (load         ) [ 000001111111111111]
V_addr_6          (getelementptr) [ 000001000000000000]
V_addr_7          (getelementptr) [ 000001000000000000]
V_load_6          (load         ) [ 000000111111111111]
V_load_7          (load         ) [ 000000111111111111]
V_addr_8          (getelementptr) [ 000000100000000000]
V_addr_9          (getelementptr) [ 000000100000000000]
V_load_8          (load         ) [ 000000011111111111]
V_load_9          (load         ) [ 000000011111111111]
V_addr_10         (getelementptr) [ 000000010000000000]
V_addr_11         (getelementptr) [ 000000010000000000]
V_load_10         (load         ) [ 000000001111111111]
V_load_11         (load         ) [ 000000001111111111]
V_addr_12         (getelementptr) [ 000000001000000000]
V_addr_13         (getelementptr) [ 000000001000000000]
V_load_12         (load         ) [ 000000000111111111]
V_load_13         (load         ) [ 000000000111111111]
V_addr_14         (getelementptr) [ 000000000100000000]
V_addr_15         (getelementptr) [ 000000000100000000]
V_load_14         (load         ) [ 000000000011111111]
V_load_15         (load         ) [ 000000000011111111]
V_addr_16         (getelementptr) [ 000000000010000000]
V_addr_17         (getelementptr) [ 000000000010000000]
V_load_16         (load         ) [ 000000000001111111]
V_load_17         (load         ) [ 000000000001111111]
V_addr_18         (getelementptr) [ 000000000001000000]
V_addr_19         (getelementptr) [ 000000000001000000]
V_load_18         (load         ) [ 000000000000111111]
V_load_19         (load         ) [ 000000000000111111]
V_addr_20         (getelementptr) [ 000000000000100000]
V_addr_21         (getelementptr) [ 000000000000100000]
V_load_20         (load         ) [ 000000000000011111]
V_load_21         (load         ) [ 000000000000011111]
V_addr_22         (getelementptr) [ 000000000000010000]
V_addr_23         (getelementptr) [ 000000000000010000]
V_load_22         (load         ) [ 000000000000001111]
V_load_23         (load         ) [ 000000000000001111]
V_addr_24         (getelementptr) [ 000000000000001000]
V_addr_25         (getelementptr) [ 000000000000001000]
V_load_24         (load         ) [ 000000000000000111]
V_load_25         (load         ) [ 000000000000000111]
V_addr_26         (getelementptr) [ 000000000000000100]
V_addr_27         (getelementptr) [ 000000000000000100]
V_load_26         (load         ) [ 000000000000000011]
V_load_27         (load         ) [ 000000000000000011]
V_addr_28         (getelementptr) [ 000000000000000010]
V_addr_29         (getelementptr) [ 000000000000000010]
V_load_28         (load         ) [ 000000000000000001]
V_load_29         (load         ) [ 000000000000000001]
spectopmodule_ln3 (spectopmodule) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
specinterface_ln0 (specinterface) [ 000000000000000000]
specbitsmap_ln0   (specbitsmap  ) [ 000000000000000000]
call_ln11         (call         ) [ 000000000000000000]
ret_ln16          (ret          ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="M">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="M"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="matvec_Pipeline_VITIS_LOOP_7_1"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="84" class="1004" name="V_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="32" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="1" slack="0"/>
<pin id="88" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="5" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="0"/>
<pin id="97" dir="0" index="4" bw="5" slack="2147483647"/>
<pin id="98" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="99" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="32" slack="0"/>
<pin id="100" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="V_load/1 V_load_1/1 V_load_2/2 V_load_3/2 V_load_4/3 V_load_5/3 V_load_6/4 V_load_7/4 V_load_8/5 V_load_9/5 V_load_10/6 V_load_11/6 V_load_12/7 V_load_13/7 V_load_14/8 V_load_15/8 V_load_16/9 V_load_17/9 V_load_18/10 V_load_19/10 V_load_20/11 V_load_21/11 V_load_22/12 V_load_23/12 V_load_24/13 V_load_25/13 V_load_26/14 V_load_27/14 V_load_28/15 V_load_29/15 "/>
</bind>
</comp>

<comp id="102" class="1004" name="V_addr_1_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_1/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="V_addr_2_gep_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="32" slack="0"/>
<pin id="113" dir="0" index="1" bw="1" slack="0"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_2/2 "/>
</bind>
</comp>

<comp id="120" class="1004" name="V_addr_3_gep_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="0" index="2" bw="3" slack="0"/>
<pin id="124" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_3/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="V_addr_4_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="4" slack="0"/>
<pin id="133" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_4/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="V_addr_5_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_5/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="V_addr_6_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="4" slack="0"/>
<pin id="151" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_6/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="V_addr_7_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_7/4 "/>
</bind>
</comp>

<comp id="165" class="1004" name="V_addr_8_gep_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="1" slack="0"/>
<pin id="168" dir="0" index="2" bw="5" slack="0"/>
<pin id="169" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_8/5 "/>
</bind>
</comp>

<comp id="174" class="1004" name="V_addr_9_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_9/5 "/>
</bind>
</comp>

<comp id="183" class="1004" name="V_addr_10_gep_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="0"/>
<pin id="185" dir="0" index="1" bw="1" slack="0"/>
<pin id="186" dir="0" index="2" bw="5" slack="0"/>
<pin id="187" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_10/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="V_addr_11_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="5" slack="0"/>
<pin id="196" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_11/6 "/>
</bind>
</comp>

<comp id="201" class="1004" name="V_addr_12_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="5" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_12/7 "/>
</bind>
</comp>

<comp id="210" class="1004" name="V_addr_13_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="5" slack="0"/>
<pin id="214" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_13/7 "/>
</bind>
</comp>

<comp id="219" class="1004" name="V_addr_14_gep_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="32" slack="0"/>
<pin id="221" dir="0" index="1" bw="1" slack="0"/>
<pin id="222" dir="0" index="2" bw="5" slack="0"/>
<pin id="223" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_14/8 "/>
</bind>
</comp>

<comp id="228" class="1004" name="V_addr_15_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_15/8 "/>
</bind>
</comp>

<comp id="237" class="1004" name="V_addr_16_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="6" slack="0"/>
<pin id="241" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_16/9 "/>
</bind>
</comp>

<comp id="246" class="1004" name="V_addr_17_gep_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="0"/>
<pin id="248" dir="0" index="1" bw="1" slack="0"/>
<pin id="249" dir="0" index="2" bw="6" slack="0"/>
<pin id="250" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_17/9 "/>
</bind>
</comp>

<comp id="255" class="1004" name="V_addr_18_gep_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="0" index="2" bw="6" slack="0"/>
<pin id="259" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_18/10 "/>
</bind>
</comp>

<comp id="264" class="1004" name="V_addr_19_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="6" slack="0"/>
<pin id="268" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_19/10 "/>
</bind>
</comp>

<comp id="273" class="1004" name="V_addr_20_gep_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_20/11 "/>
</bind>
</comp>

<comp id="282" class="1004" name="V_addr_21_gep_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="32" slack="0"/>
<pin id="284" dir="0" index="1" bw="1" slack="0"/>
<pin id="285" dir="0" index="2" bw="6" slack="0"/>
<pin id="286" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_21/11 "/>
</bind>
</comp>

<comp id="291" class="1004" name="V_addr_22_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="6" slack="0"/>
<pin id="295" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_22/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="V_addr_23_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="6" slack="0"/>
<pin id="304" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_23/12 "/>
</bind>
</comp>

<comp id="309" class="1004" name="V_addr_24_gep_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="0"/>
<pin id="311" dir="0" index="1" bw="1" slack="0"/>
<pin id="312" dir="0" index="2" bw="6" slack="0"/>
<pin id="313" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_24/13 "/>
</bind>
</comp>

<comp id="318" class="1004" name="V_addr_25_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="6" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_25/13 "/>
</bind>
</comp>

<comp id="327" class="1004" name="V_addr_26_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="32" slack="0"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="6" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_26/14 "/>
</bind>
</comp>

<comp id="336" class="1004" name="V_addr_27_gep_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="32" slack="0"/>
<pin id="338" dir="0" index="1" bw="1" slack="0"/>
<pin id="339" dir="0" index="2" bw="6" slack="0"/>
<pin id="340" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_27/14 "/>
</bind>
</comp>

<comp id="345" class="1004" name="V_addr_28_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="32" slack="0"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="6" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_28/15 "/>
</bind>
</comp>

<comp id="354" class="1004" name="V_addr_29_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="32" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="6" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="V_addr_29/15 "/>
</bind>
</comp>

<comp id="363" class="1004" name="grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="0" slack="0"/>
<pin id="365" dir="0" index="1" bw="32" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="14"/>
<pin id="367" dir="0" index="3" bw="32" slack="14"/>
<pin id="368" dir="0" index="4" bw="32" slack="13"/>
<pin id="369" dir="0" index="5" bw="32" slack="13"/>
<pin id="370" dir="0" index="6" bw="32" slack="12"/>
<pin id="371" dir="0" index="7" bw="32" slack="12"/>
<pin id="372" dir="0" index="8" bw="32" slack="11"/>
<pin id="373" dir="0" index="9" bw="32" slack="11"/>
<pin id="374" dir="0" index="10" bw="32" slack="10"/>
<pin id="375" dir="0" index="11" bw="32" slack="10"/>
<pin id="376" dir="0" index="12" bw="32" slack="9"/>
<pin id="377" dir="0" index="13" bw="32" slack="9"/>
<pin id="378" dir="0" index="14" bw="32" slack="8"/>
<pin id="379" dir="0" index="15" bw="32" slack="8"/>
<pin id="380" dir="0" index="16" bw="32" slack="7"/>
<pin id="381" dir="0" index="17" bw="32" slack="7"/>
<pin id="382" dir="0" index="18" bw="32" slack="6"/>
<pin id="383" dir="0" index="19" bw="32" slack="6"/>
<pin id="384" dir="0" index="20" bw="32" slack="5"/>
<pin id="385" dir="0" index="21" bw="32" slack="5"/>
<pin id="386" dir="0" index="22" bw="32" slack="4"/>
<pin id="387" dir="0" index="23" bw="32" slack="4"/>
<pin id="388" dir="0" index="24" bw="32" slack="3"/>
<pin id="389" dir="0" index="25" bw="32" slack="3"/>
<pin id="390" dir="0" index="26" bw="32" slack="2"/>
<pin id="391" dir="0" index="27" bw="32" slack="2"/>
<pin id="392" dir="0" index="28" bw="32" slack="1"/>
<pin id="393" dir="0" index="29" bw="32" slack="1"/>
<pin id="394" dir="0" index="30" bw="32" slack="0"/>
<pin id="395" dir="0" index="31" bw="32" slack="0"/>
<pin id="396" dir="0" index="32" bw="32" slack="0"/>
<pin id="397" dir="1" index="33" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln11/16 "/>
</bind>
</comp>

<comp id="403" class="1005" name="V_addr_reg_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="1"/>
<pin id="405" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="V_addr_1_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="5" slack="1"/>
<pin id="410" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_1 "/>
</bind>
</comp>

<comp id="413" class="1005" name="V_load_reg_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="32" slack="14"/>
<pin id="415" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="V_load "/>
</bind>
</comp>

<comp id="418" class="1005" name="V_load_1_reg_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="32" slack="14"/>
<pin id="420" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="V_load_1 "/>
</bind>
</comp>

<comp id="423" class="1005" name="V_addr_2_reg_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="5" slack="1"/>
<pin id="425" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_2 "/>
</bind>
</comp>

<comp id="428" class="1005" name="V_addr_3_reg_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="5" slack="1"/>
<pin id="430" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_3 "/>
</bind>
</comp>

<comp id="433" class="1005" name="V_load_2_reg_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="32" slack="13"/>
<pin id="435" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="V_load_2 "/>
</bind>
</comp>

<comp id="438" class="1005" name="V_load_3_reg_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="13"/>
<pin id="440" dir="1" index="1" bw="32" slack="13"/>
</pin_list>
<bind>
<opset="V_load_3 "/>
</bind>
</comp>

<comp id="443" class="1005" name="V_addr_4_reg_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="5" slack="1"/>
<pin id="445" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_4 "/>
</bind>
</comp>

<comp id="448" class="1005" name="V_addr_5_reg_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="5" slack="1"/>
<pin id="450" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_5 "/>
</bind>
</comp>

<comp id="453" class="1005" name="V_load_4_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="32" slack="12"/>
<pin id="455" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="V_load_4 "/>
</bind>
</comp>

<comp id="458" class="1005" name="V_load_5_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="32" slack="12"/>
<pin id="460" dir="1" index="1" bw="32" slack="12"/>
</pin_list>
<bind>
<opset="V_load_5 "/>
</bind>
</comp>

<comp id="463" class="1005" name="V_addr_6_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="1"/>
<pin id="465" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_6 "/>
</bind>
</comp>

<comp id="468" class="1005" name="V_addr_7_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="1"/>
<pin id="470" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_7 "/>
</bind>
</comp>

<comp id="473" class="1005" name="V_load_6_reg_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="32" slack="11"/>
<pin id="475" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="V_load_6 "/>
</bind>
</comp>

<comp id="478" class="1005" name="V_load_7_reg_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="32" slack="11"/>
<pin id="480" dir="1" index="1" bw="32" slack="11"/>
</pin_list>
<bind>
<opset="V_load_7 "/>
</bind>
</comp>

<comp id="483" class="1005" name="V_addr_8_reg_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="5" slack="1"/>
<pin id="485" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_8 "/>
</bind>
</comp>

<comp id="488" class="1005" name="V_addr_9_reg_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="5" slack="1"/>
<pin id="490" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_9 "/>
</bind>
</comp>

<comp id="493" class="1005" name="V_load_8_reg_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="32" slack="10"/>
<pin id="495" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="V_load_8 "/>
</bind>
</comp>

<comp id="498" class="1005" name="V_load_9_reg_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="32" slack="10"/>
<pin id="500" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="V_load_9 "/>
</bind>
</comp>

<comp id="503" class="1005" name="V_addr_10_reg_503">
<pin_list>
<pin id="504" dir="0" index="0" bw="5" slack="1"/>
<pin id="505" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_10 "/>
</bind>
</comp>

<comp id="508" class="1005" name="V_addr_11_reg_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="5" slack="1"/>
<pin id="510" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_11 "/>
</bind>
</comp>

<comp id="513" class="1005" name="V_load_10_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="9"/>
<pin id="515" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="V_load_10 "/>
</bind>
</comp>

<comp id="518" class="1005" name="V_load_11_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="32" slack="9"/>
<pin id="520" dir="1" index="1" bw="32" slack="9"/>
</pin_list>
<bind>
<opset="V_load_11 "/>
</bind>
</comp>

<comp id="523" class="1005" name="V_addr_12_reg_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="5" slack="1"/>
<pin id="525" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_12 "/>
</bind>
</comp>

<comp id="528" class="1005" name="V_addr_13_reg_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="5" slack="1"/>
<pin id="530" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_13 "/>
</bind>
</comp>

<comp id="533" class="1005" name="V_load_12_reg_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="32" slack="8"/>
<pin id="535" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="V_load_12 "/>
</bind>
</comp>

<comp id="538" class="1005" name="V_load_13_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="8"/>
<pin id="540" dir="1" index="1" bw="32" slack="8"/>
</pin_list>
<bind>
<opset="V_load_13 "/>
</bind>
</comp>

<comp id="543" class="1005" name="V_addr_14_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="5" slack="1"/>
<pin id="545" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_14 "/>
</bind>
</comp>

<comp id="548" class="1005" name="V_addr_15_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="5" slack="1"/>
<pin id="550" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_15 "/>
</bind>
</comp>

<comp id="553" class="1005" name="V_load_14_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="32" slack="7"/>
<pin id="555" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="V_load_14 "/>
</bind>
</comp>

<comp id="558" class="1005" name="V_load_15_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="7"/>
<pin id="560" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="V_load_15 "/>
</bind>
</comp>

<comp id="563" class="1005" name="V_addr_16_reg_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="5" slack="1"/>
<pin id="565" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_16 "/>
</bind>
</comp>

<comp id="568" class="1005" name="V_addr_17_reg_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="5" slack="1"/>
<pin id="570" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_17 "/>
</bind>
</comp>

<comp id="573" class="1005" name="V_load_16_reg_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="6"/>
<pin id="575" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="V_load_16 "/>
</bind>
</comp>

<comp id="578" class="1005" name="V_load_17_reg_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="6"/>
<pin id="580" dir="1" index="1" bw="32" slack="6"/>
</pin_list>
<bind>
<opset="V_load_17 "/>
</bind>
</comp>

<comp id="583" class="1005" name="V_addr_18_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="5" slack="1"/>
<pin id="585" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_18 "/>
</bind>
</comp>

<comp id="588" class="1005" name="V_addr_19_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="5" slack="1"/>
<pin id="590" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_19 "/>
</bind>
</comp>

<comp id="593" class="1005" name="V_load_18_reg_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="32" slack="5"/>
<pin id="595" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="V_load_18 "/>
</bind>
</comp>

<comp id="598" class="1005" name="V_load_19_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="5"/>
<pin id="600" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="V_load_19 "/>
</bind>
</comp>

<comp id="603" class="1005" name="V_addr_20_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="5" slack="1"/>
<pin id="605" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_20 "/>
</bind>
</comp>

<comp id="608" class="1005" name="V_addr_21_reg_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="5" slack="1"/>
<pin id="610" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_21 "/>
</bind>
</comp>

<comp id="613" class="1005" name="V_load_20_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="4"/>
<pin id="615" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="V_load_20 "/>
</bind>
</comp>

<comp id="618" class="1005" name="V_load_21_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="4"/>
<pin id="620" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="V_load_21 "/>
</bind>
</comp>

<comp id="623" class="1005" name="V_addr_22_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="5" slack="1"/>
<pin id="625" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_22 "/>
</bind>
</comp>

<comp id="628" class="1005" name="V_addr_23_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="5" slack="1"/>
<pin id="630" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_23 "/>
</bind>
</comp>

<comp id="633" class="1005" name="V_load_22_reg_633">
<pin_list>
<pin id="634" dir="0" index="0" bw="32" slack="3"/>
<pin id="635" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="V_load_22 "/>
</bind>
</comp>

<comp id="638" class="1005" name="V_load_23_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="3"/>
<pin id="640" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="V_load_23 "/>
</bind>
</comp>

<comp id="643" class="1005" name="V_addr_24_reg_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="1"/>
<pin id="645" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_24 "/>
</bind>
</comp>

<comp id="648" class="1005" name="V_addr_25_reg_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="5" slack="1"/>
<pin id="650" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_25 "/>
</bind>
</comp>

<comp id="653" class="1005" name="V_load_24_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="2"/>
<pin id="655" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_load_24 "/>
</bind>
</comp>

<comp id="658" class="1005" name="V_load_25_reg_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="2"/>
<pin id="660" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="V_load_25 "/>
</bind>
</comp>

<comp id="663" class="1005" name="V_addr_26_reg_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="5" slack="1"/>
<pin id="665" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_26 "/>
</bind>
</comp>

<comp id="668" class="1005" name="V_addr_27_reg_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="5" slack="1"/>
<pin id="670" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_27 "/>
</bind>
</comp>

<comp id="673" class="1005" name="V_load_26_reg_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="32" slack="1"/>
<pin id="675" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_load_26 "/>
</bind>
</comp>

<comp id="678" class="1005" name="V_load_27_reg_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="1"/>
<pin id="680" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_load_27 "/>
</bind>
</comp>

<comp id="683" class="1005" name="V_addr_28_reg_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="5" slack="1"/>
<pin id="685" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_28 "/>
</bind>
</comp>

<comp id="688" class="1005" name="V_addr_29_reg_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="5" slack="1"/>
<pin id="690" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="V_addr_29 "/>
</bind>
</comp>

<comp id="693" class="1005" name="V_load_28_reg_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="32" slack="1"/>
<pin id="695" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_load_28 "/>
</bind>
</comp>

<comp id="698" class="1005" name="V_load_29_reg_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="V_load_29 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="2" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="6" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="84" pin=2"/></net>

<net id="101"><net_src comp="84" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="6" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="8" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="110"><net_src comp="102" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="116"><net_src comp="2" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="117"><net_src comp="6" pin="0"/><net_sink comp="111" pin=1"/></net>

<net id="118"><net_src comp="10" pin="0"/><net_sink comp="111" pin=2"/></net>

<net id="119"><net_src comp="111" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="125"><net_src comp="2" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="127"><net_src comp="12" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="128"><net_src comp="120" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="6" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="136"><net_src comp="14" pin="0"/><net_sink comp="129" pin=2"/></net>

<net id="137"><net_src comp="129" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="143"><net_src comp="2" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="6" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="145"><net_src comp="16" pin="0"/><net_sink comp="138" pin=2"/></net>

<net id="146"><net_src comp="138" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="152"><net_src comp="2" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="154"><net_src comp="18" pin="0"/><net_sink comp="147" pin=2"/></net>

<net id="155"><net_src comp="147" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="161"><net_src comp="2" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="20" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="164"><net_src comp="156" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="170"><net_src comp="2" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="171"><net_src comp="6" pin="0"/><net_sink comp="165" pin=1"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="165" pin=2"/></net>

<net id="173"><net_src comp="165" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="179"><net_src comp="2" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="180"><net_src comp="6" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="181"><net_src comp="24" pin="0"/><net_sink comp="174" pin=2"/></net>

<net id="182"><net_src comp="174" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="188"><net_src comp="2" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="189"><net_src comp="6" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="183" pin=2"/></net>

<net id="191"><net_src comp="183" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="197"><net_src comp="2" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="6" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="200"><net_src comp="192" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="206"><net_src comp="2" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="6" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="208"><net_src comp="30" pin="0"/><net_sink comp="201" pin=2"/></net>

<net id="209"><net_src comp="201" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="215"><net_src comp="2" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="6" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="217"><net_src comp="32" pin="0"/><net_sink comp="210" pin=2"/></net>

<net id="218"><net_src comp="210" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="224"><net_src comp="2" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="6" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="226"><net_src comp="34" pin="0"/><net_sink comp="219" pin=2"/></net>

<net id="227"><net_src comp="219" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="233"><net_src comp="2" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="6" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="36" pin="0"/><net_sink comp="228" pin=2"/></net>

<net id="236"><net_src comp="228" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="242"><net_src comp="2" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="6" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="244"><net_src comp="38" pin="0"/><net_sink comp="237" pin=2"/></net>

<net id="245"><net_src comp="237" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="251"><net_src comp="2" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="252"><net_src comp="6" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="253"><net_src comp="40" pin="0"/><net_sink comp="246" pin=2"/></net>

<net id="254"><net_src comp="246" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="260"><net_src comp="2" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="261"><net_src comp="6" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="263"><net_src comp="255" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="6" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="271"><net_src comp="44" pin="0"/><net_sink comp="264" pin=2"/></net>

<net id="272"><net_src comp="264" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="278"><net_src comp="2" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="279"><net_src comp="6" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="280"><net_src comp="46" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="281"><net_src comp="273" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="287"><net_src comp="2" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="6" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="289"><net_src comp="48" pin="0"/><net_sink comp="282" pin=2"/></net>

<net id="290"><net_src comp="282" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="296"><net_src comp="2" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="6" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="50" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="305"><net_src comp="2" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="6" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="307"><net_src comp="52" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="308"><net_src comp="300" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="314"><net_src comp="2" pin="0"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="6" pin="0"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="54" pin="0"/><net_sink comp="309" pin=2"/></net>

<net id="317"><net_src comp="309" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="323"><net_src comp="2" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="6" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="56" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="326"><net_src comp="318" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="332"><net_src comp="2" pin="0"/><net_sink comp="327" pin=0"/></net>

<net id="333"><net_src comp="6" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="334"><net_src comp="58" pin="0"/><net_sink comp="327" pin=2"/></net>

<net id="335"><net_src comp="327" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="341"><net_src comp="2" pin="0"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="6" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="336" pin=2"/></net>

<net id="344"><net_src comp="336" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="350"><net_src comp="2" pin="0"/><net_sink comp="345" pin=0"/></net>

<net id="351"><net_src comp="6" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="345" pin=2"/></net>

<net id="353"><net_src comp="345" pin="3"/><net_sink comp="92" pin=2"/></net>

<net id="359"><net_src comp="2" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="6" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="64" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="362"><net_src comp="354" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="398"><net_src comp="66" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="399"><net_src comp="0" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="400"><net_src comp="92" pin="7"/><net_sink comp="363" pin=30"/></net>

<net id="401"><net_src comp="92" pin="3"/><net_sink comp="363" pin=31"/></net>

<net id="402"><net_src comp="4" pin="0"/><net_sink comp="363" pin=32"/></net>

<net id="406"><net_src comp="84" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="407"><net_src comp="403" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="411"><net_src comp="102" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="416"><net_src comp="92" pin="7"/><net_sink comp="413" pin=0"/></net>

<net id="417"><net_src comp="413" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="421"><net_src comp="92" pin="3"/><net_sink comp="418" pin=0"/></net>

<net id="422"><net_src comp="418" pin="1"/><net_sink comp="363" pin=3"/></net>

<net id="426"><net_src comp="111" pin="3"/><net_sink comp="423" pin=0"/></net>

<net id="427"><net_src comp="423" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="431"><net_src comp="120" pin="3"/><net_sink comp="428" pin=0"/></net>

<net id="432"><net_src comp="428" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="436"><net_src comp="92" pin="7"/><net_sink comp="433" pin=0"/></net>

<net id="437"><net_src comp="433" pin="1"/><net_sink comp="363" pin=4"/></net>

<net id="441"><net_src comp="92" pin="3"/><net_sink comp="438" pin=0"/></net>

<net id="442"><net_src comp="438" pin="1"/><net_sink comp="363" pin=5"/></net>

<net id="446"><net_src comp="129" pin="3"/><net_sink comp="443" pin=0"/></net>

<net id="447"><net_src comp="443" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="451"><net_src comp="138" pin="3"/><net_sink comp="448" pin=0"/></net>

<net id="452"><net_src comp="448" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="456"><net_src comp="92" pin="7"/><net_sink comp="453" pin=0"/></net>

<net id="457"><net_src comp="453" pin="1"/><net_sink comp="363" pin=6"/></net>

<net id="461"><net_src comp="92" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="363" pin=7"/></net>

<net id="466"><net_src comp="147" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="471"><net_src comp="156" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="476"><net_src comp="92" pin="7"/><net_sink comp="473" pin=0"/></net>

<net id="477"><net_src comp="473" pin="1"/><net_sink comp="363" pin=8"/></net>

<net id="481"><net_src comp="92" pin="3"/><net_sink comp="478" pin=0"/></net>

<net id="482"><net_src comp="478" pin="1"/><net_sink comp="363" pin=9"/></net>

<net id="486"><net_src comp="165" pin="3"/><net_sink comp="483" pin=0"/></net>

<net id="487"><net_src comp="483" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="491"><net_src comp="174" pin="3"/><net_sink comp="488" pin=0"/></net>

<net id="492"><net_src comp="488" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="496"><net_src comp="92" pin="7"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="363" pin=10"/></net>

<net id="501"><net_src comp="92" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="502"><net_src comp="498" pin="1"/><net_sink comp="363" pin=11"/></net>

<net id="506"><net_src comp="183" pin="3"/><net_sink comp="503" pin=0"/></net>

<net id="507"><net_src comp="503" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="511"><net_src comp="192" pin="3"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="516"><net_src comp="92" pin="7"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="363" pin=12"/></net>

<net id="521"><net_src comp="92" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="363" pin=13"/></net>

<net id="526"><net_src comp="201" pin="3"/><net_sink comp="523" pin=0"/></net>

<net id="527"><net_src comp="523" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="531"><net_src comp="210" pin="3"/><net_sink comp="528" pin=0"/></net>

<net id="532"><net_src comp="528" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="536"><net_src comp="92" pin="7"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="363" pin=14"/></net>

<net id="541"><net_src comp="92" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="363" pin=15"/></net>

<net id="546"><net_src comp="219" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="551"><net_src comp="228" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="556"><net_src comp="92" pin="7"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="363" pin=16"/></net>

<net id="561"><net_src comp="92" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="363" pin=17"/></net>

<net id="566"><net_src comp="237" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="567"><net_src comp="563" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="571"><net_src comp="246" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="572"><net_src comp="568" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="576"><net_src comp="92" pin="7"/><net_sink comp="573" pin=0"/></net>

<net id="577"><net_src comp="573" pin="1"/><net_sink comp="363" pin=18"/></net>

<net id="581"><net_src comp="92" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="582"><net_src comp="578" pin="1"/><net_sink comp="363" pin=19"/></net>

<net id="586"><net_src comp="255" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="587"><net_src comp="583" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="591"><net_src comp="264" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="596"><net_src comp="92" pin="7"/><net_sink comp="593" pin=0"/></net>

<net id="597"><net_src comp="593" pin="1"/><net_sink comp="363" pin=20"/></net>

<net id="601"><net_src comp="92" pin="3"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="363" pin=21"/></net>

<net id="606"><net_src comp="273" pin="3"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="611"><net_src comp="282" pin="3"/><net_sink comp="608" pin=0"/></net>

<net id="612"><net_src comp="608" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="616"><net_src comp="92" pin="7"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="363" pin=22"/></net>

<net id="621"><net_src comp="92" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="363" pin=23"/></net>

<net id="626"><net_src comp="291" pin="3"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="631"><net_src comp="300" pin="3"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="636"><net_src comp="92" pin="7"/><net_sink comp="633" pin=0"/></net>

<net id="637"><net_src comp="633" pin="1"/><net_sink comp="363" pin=24"/></net>

<net id="641"><net_src comp="92" pin="3"/><net_sink comp="638" pin=0"/></net>

<net id="642"><net_src comp="638" pin="1"/><net_sink comp="363" pin=25"/></net>

<net id="646"><net_src comp="309" pin="3"/><net_sink comp="643" pin=0"/></net>

<net id="647"><net_src comp="643" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="651"><net_src comp="318" pin="3"/><net_sink comp="648" pin=0"/></net>

<net id="652"><net_src comp="648" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="656"><net_src comp="92" pin="7"/><net_sink comp="653" pin=0"/></net>

<net id="657"><net_src comp="653" pin="1"/><net_sink comp="363" pin=26"/></net>

<net id="661"><net_src comp="92" pin="3"/><net_sink comp="658" pin=0"/></net>

<net id="662"><net_src comp="658" pin="1"/><net_sink comp="363" pin=27"/></net>

<net id="666"><net_src comp="327" pin="3"/><net_sink comp="663" pin=0"/></net>

<net id="667"><net_src comp="663" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="671"><net_src comp="336" pin="3"/><net_sink comp="668" pin=0"/></net>

<net id="672"><net_src comp="668" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="676"><net_src comp="92" pin="7"/><net_sink comp="673" pin=0"/></net>

<net id="677"><net_src comp="673" pin="1"/><net_sink comp="363" pin=28"/></net>

<net id="681"><net_src comp="92" pin="3"/><net_sink comp="678" pin=0"/></net>

<net id="682"><net_src comp="678" pin="1"/><net_sink comp="363" pin=29"/></net>

<net id="686"><net_src comp="345" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="92" pin=2"/></net>

<net id="691"><net_src comp="354" pin="3"/><net_sink comp="688" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="696"><net_src comp="92" pin="7"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="363" pin=30"/></net>

<net id="701"><net_src comp="92" pin="3"/><net_sink comp="698" pin=0"/></net>

<net id="702"><net_src comp="698" pin="1"/><net_sink comp="363" pin=31"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: Out_r | {16 17 }
 - Input state : 
	Port: matvec : M | {16 17 }
	Port: matvec : V | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 }
  - Chain level:
	State 1
		V_load : 1
		V_load_1 : 1
	State 2
		V_load_2 : 1
		V_load_3 : 1
	State 3
		V_load_4 : 1
		V_load_5 : 1
	State 4
		V_load_6 : 1
		V_load_7 : 1
	State 5
		V_load_8 : 1
		V_load_9 : 1
	State 6
		V_load_10 : 1
		V_load_11 : 1
	State 7
		V_load_12 : 1
		V_load_13 : 1
	State 8
		V_load_14 : 1
		V_load_15 : 1
	State 9
		V_load_16 : 1
		V_load_17 : 1
	State 10
		V_load_18 : 1
		V_load_19 : 1
	State 11
		V_load_20 : 1
		V_load_21 : 1
	State 12
		V_load_22 : 1
		V_load_23 : 1
	State 13
		V_load_24 : 1
		V_load_25 : 1
	State 14
		V_load_26 : 1
		V_load_27 : 1
	State 15
		V_load_28 : 1
		V_load_29 : 1
	State 16
		call_ln11 : 1
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------------------|---------|---------|---------|---------|
| Operation|              Functional Unit              |   DSP   |  Delay  |    FF   |   LUT   |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   call   | grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363 |    90   |  1.771  |   2721  |   2395  |
|----------|-------------------------------------------|---------|---------|---------|---------|
|   Total  |                                           |    90   |  1.771  |   2721  |   2395  |
|----------|-------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|V_addr_10_reg_503|    5   |
|V_addr_11_reg_508|    5   |
|V_addr_12_reg_523|    5   |
|V_addr_13_reg_528|    5   |
|V_addr_14_reg_543|    5   |
|V_addr_15_reg_548|    5   |
|V_addr_16_reg_563|    5   |
|V_addr_17_reg_568|    5   |
|V_addr_18_reg_583|    5   |
|V_addr_19_reg_588|    5   |
| V_addr_1_reg_408|    5   |
|V_addr_20_reg_603|    5   |
|V_addr_21_reg_608|    5   |
|V_addr_22_reg_623|    5   |
|V_addr_23_reg_628|    5   |
|V_addr_24_reg_643|    5   |
|V_addr_25_reg_648|    5   |
|V_addr_26_reg_663|    5   |
|V_addr_27_reg_668|    5   |
|V_addr_28_reg_683|    5   |
|V_addr_29_reg_688|    5   |
| V_addr_2_reg_423|    5   |
| V_addr_3_reg_428|    5   |
| V_addr_4_reg_443|    5   |
| V_addr_5_reg_448|    5   |
| V_addr_6_reg_463|    5   |
| V_addr_7_reg_468|    5   |
| V_addr_8_reg_483|    5   |
| V_addr_9_reg_488|    5   |
|  V_addr_reg_403 |    5   |
|V_load_10_reg_513|   32   |
|V_load_11_reg_518|   32   |
|V_load_12_reg_533|   32   |
|V_load_13_reg_538|   32   |
|V_load_14_reg_553|   32   |
|V_load_15_reg_558|   32   |
|V_load_16_reg_573|   32   |
|V_load_17_reg_578|   32   |
|V_load_18_reg_593|   32   |
|V_load_19_reg_598|   32   |
| V_load_1_reg_418|   32   |
|V_load_20_reg_613|   32   |
|V_load_21_reg_618|   32   |
|V_load_22_reg_633|   32   |
|V_load_23_reg_638|   32   |
|V_load_24_reg_653|   32   |
|V_load_25_reg_658|   32   |
|V_load_26_reg_673|   32   |
|V_load_27_reg_678|   32   |
|V_load_28_reg_693|   32   |
|V_load_29_reg_698|   32   |
| V_load_2_reg_433|   32   |
| V_load_3_reg_438|   32   |
| V_load_4_reg_453|   32   |
| V_load_5_reg_458|   32   |
| V_load_6_reg_473|   32   |
| V_load_7_reg_478|   32   |
| V_load_8_reg_493|   32   |
| V_load_9_reg_498|   32   |
|  V_load_reg_413 |   32   |
+-----------------+--------+
|      Total      |  1110  |
+-----------------+--------+

* Multiplexer (MUX) list: 
|-------------------------------------------|------|------|------|--------||---------||---------|
|                    Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------------------------|------|------|------|--------||---------||---------|
|              grp_access_fu_92             |  p0  |  30  |   5  |   150  ||   145   |
|              grp_access_fu_92             |  p2  |  30  |   0  |    0   ||   145   |
| grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363 |  p30 |   2  |  32  |   64   ||    9    |
| grp_matvec_Pipeline_VITIS_LOOP_7_1_fu_363 |  p31 |   2  |  32  |   64   ||    9    |
|-------------------------------------------|------|------|------|--------||---------||---------|
|                   Total                   |      |      |      |   278  ||  2.625  ||   308   |
|-------------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   90   |    1   |  2721  |  2395  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   308  |
|  Register |    -   |    -   |  1110  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   90   |    4   |  3831  |  2703  |
+-----------+--------+--------+--------+--------+
