// Seed: 1395839919
module module_0 #(
    parameter id_2 = 32'd56,
    parameter id_3 = 32'd73
) (
    id_1,
    _id_2,
    _id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire _id_3;
  assign module_1.id_6 = 0;
  inout wire _id_2;
  output wire id_1;
  logic [id_2 : id_3] id_7;
endmodule
macromodule module_1 #(
    parameter id_5 = 32'd8,
    parameter id_6 = 32'd29
) (
    output wor id_0,
    output tri id_1,
    output uwire id_2,
    output supply1 id_3
);
  parameter id_5 = -1;
  wire [(  id_5  ) : 1] _id_6;
  wire [  id_6 : 1 'd0] id_7;
  assign id_3 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_5,
      id_7,
      id_7,
      id_7
  );
endmodule
