// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// *****************************************************************************
// This file contains a Verilog test bench template that is freely editable to  
// suit user's needs .Comments are provided in each section to help the user    
// fill out necessary details.                                                  
// *****************************************************************************
// Generated on "02/19/2023 10:30:56"
                                                                                
// Verilog Test Bench template for design : filter_3X3
// 
// Simulation tool : ModelSim (Verilog)
// 

`timescale 1 ps/ 1 ps
module filter_3X3_vlg_tst();
// constants                                           
// general purpose registers
reg eachvec;
// test vector input registers
reg clk;
reg [7:0] iData;
reg iValid;
reg rst_n;
// wires                                               
wire [7:0]  oData_11;
wire [7:0]  oData_12;
wire [7:0]  oData_13;
wire [7:0]  oData_21;
wire [7:0]  oData_22;
wire [7:0]  oData_23;
wire [7:0]  oData_31;
wire [7:0]  oData_32;
wire [7:0]  oData_33;
wire oValid;

// assign statements (if any)                          
filter_3X3 i1 (
// port map - connection between master ports and signals/registers   
	.clk(clk),
	.iData(iData),
	.iValid(iValid),
	.oData_11(oData_11),
	.oData_12(oData_12),
	.oData_13(oData_13),
	.oData_21(oData_21),
	.oData_22(oData_22),
	.oData_23(oData_23),
	.oData_31(oData_31),
	.oData_32(oData_32),
	.oData_33(oData_33),
	.oValid(oValid),
	.rst_n(rst_n)
);
initial                                                
begin                                                  
// code that executes only once                        
// insert code here --> begin                          
                                                       
// --> end                                             
$display("Running testbench");                       
end                                                    
always                                                 
// optional sensitivity list                           
// @(event1 or event2 or .... eventn)                  
begin                                                  
// code executes for every event on sensitivity list   
// insert code here --> begin                          
                                                       
@eachvec;                                              
// --> end                                             
end                                                    
endmodule

