/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [14:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  reg [6:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [7:0] celloutsig_0_25z;
  wire [9:0] celloutsig_0_26z;
  wire [13:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_53z;
  wire celloutsig_0_54z;
  wire celloutsig_0_5z;
  reg [2:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [35:0] celloutsig_1_0z;
  wire [20:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_17z;
  reg [3:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [30:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [39:0] celloutsig_1_8z;
  reg [8:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = ~(in_data[152] & in_data[162]);
  assign celloutsig_0_12z = ~(celloutsig_0_8z & celloutsig_0_3z);
  assign celloutsig_1_3z = in_data[180] | in_data[110];
  assign celloutsig_0_10z = celloutsig_0_6z[2] | celloutsig_0_3z;
  assign celloutsig_0_21z = celloutsig_0_7z[3] | celloutsig_0_6z[0];
  assign celloutsig_1_17z = { celloutsig_1_5z[23:19], celloutsig_1_4z } + { celloutsig_1_10z[18:14], celloutsig_1_6z };
  assign celloutsig_0_26z = { celloutsig_0_15z[4:3], celloutsig_0_25z } + { in_data[47:44], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_24z, celloutsig_0_19z };
  assign celloutsig_0_1z = in_data[68:66] === { in_data[94], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_13z = { celloutsig_0_5z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_12z } === { celloutsig_0_10z, celloutsig_0_6z };
  assign celloutsig_0_19z = { celloutsig_0_16z[4:3], celloutsig_0_5z, celloutsig_0_17z } === celloutsig_0_9z;
  assign celloutsig_0_22z = { celloutsig_0_2z[9:8], celloutsig_0_20z, celloutsig_0_19z, celloutsig_0_6z, celloutsig_0_11z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_19z, celloutsig_0_12z, celloutsig_0_0z, celloutsig_0_18z, celloutsig_0_5z } === { celloutsig_0_14z[11:6], celloutsig_0_14z[10], celloutsig_0_14z[4], celloutsig_0_14z[14], celloutsig_0_14z[2:1], celloutsig_0_21z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_9z };
  assign celloutsig_0_4z = in_data[32:26] && in_data[20:14];
  assign celloutsig_0_54z = { celloutsig_0_20z[2:1], celloutsig_0_53z } && celloutsig_0_26z[2:0];
  assign celloutsig_0_11z = { celloutsig_0_7z[6:3], celloutsig_0_1z } && in_data[49:45];
  assign celloutsig_0_18z = { in_data[21:12], celloutsig_0_10z } && in_data[46:36];
  assign celloutsig_0_0z = in_data[73:66] || in_data[73:66];
  assign celloutsig_1_15z = { celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_11z } || celloutsig_1_0z[25:22];
  assign celloutsig_0_17z = { celloutsig_0_2z[13], celloutsig_0_0z, celloutsig_0_12z, celloutsig_0_9z } || { celloutsig_0_7z[5:2], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_24z = { celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_1z } || { celloutsig_0_16z[6:3], celloutsig_0_18z };
  assign celloutsig_1_0z = in_data[176:141] * in_data[168:133];
  assign celloutsig_1_8z = { celloutsig_1_5z[7:4], celloutsig_1_0z } * { celloutsig_1_0z[14:6], celloutsig_1_5z };
  assign celloutsig_0_7z = { in_data[63:56], celloutsig_0_4z } * celloutsig_0_2z[11:3];
  assign celloutsig_0_9z = celloutsig_0_2z[6:3] * { celloutsig_0_7z[2:1], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_2z = { in_data[37:26], celloutsig_0_0z, celloutsig_0_0z } * { in_data[73:61], celloutsig_0_0z };
  assign celloutsig_0_25z = { celloutsig_0_16z[5:2], celloutsig_0_10z, celloutsig_0_13z, celloutsig_0_22z, celloutsig_0_1z } * { celloutsig_0_14z[10:6], celloutsig_0_14z[10], celloutsig_0_14z[4], celloutsig_0_14z[14] };
  assign celloutsig_1_10z = ~ { celloutsig_1_5z[26:10], celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_0_20z = ~ celloutsig_0_6z;
  assign celloutsig_1_1z = celloutsig_1_0z[16:7] >> in_data[107:98];
  assign celloutsig_1_19z = { celloutsig_1_8z[24], celloutsig_1_7z, celloutsig_1_18z } >> celloutsig_1_8z[37:32];
  assign celloutsig_0_15z = { in_data[50:41], celloutsig_0_13z } >> { celloutsig_0_14z[2:1], celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_12z };
  assign celloutsig_1_5z = celloutsig_1_0z[35:5] ^ { celloutsig_1_0z[30:2], celloutsig_1_3z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_9z = 9'h000;
    else if (!clkin_data[0]) celloutsig_1_9z = { celloutsig_1_8z[7:0], celloutsig_1_3z };
  always_latch
    if (clkin_data[64]) celloutsig_0_6z = 3'h0;
    else if (!celloutsig_1_18z[0]) celloutsig_0_6z = celloutsig_0_2z[8:6];
  always_latch
    if (!clkin_data[96]) celloutsig_1_18z = 4'h0;
    else if (!clkin_data[32]) celloutsig_1_18z = { celloutsig_1_17z[3:2], celloutsig_1_15z, celloutsig_1_11z };
  always_latch
    if (clkin_data[64]) celloutsig_0_16z = 7'h00;
    else if (!celloutsig_1_18z[0]) celloutsig_0_16z = in_data[26:20];
  assign celloutsig_0_3z = ~((celloutsig_0_2z[12] & celloutsig_0_2z[13]) | (celloutsig_0_1z & in_data[65]));
  assign celloutsig_0_53z = ~((celloutsig_0_24z & celloutsig_0_14z[10]) | (celloutsig_0_8z & celloutsig_0_10z));
  assign celloutsig_0_5z = ~((celloutsig_0_2z[9] & celloutsig_0_0z) | (celloutsig_0_0z & celloutsig_0_0z));
  assign celloutsig_1_4z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_2z & celloutsig_1_1z[8]));
  assign celloutsig_1_6z = ~((celloutsig_1_3z & celloutsig_1_2z) | (in_data[108] & celloutsig_1_1z[3]));
  assign celloutsig_1_7z = ~((celloutsig_1_3z & celloutsig_1_3z) | (celloutsig_1_2z & celloutsig_1_6z));
  assign celloutsig_1_11z = ~((celloutsig_1_9z[3] & celloutsig_1_0z[21]) | (celloutsig_1_5z[27] & celloutsig_1_10z[11]));
  assign celloutsig_0_8z = ~((celloutsig_0_3z & celloutsig_0_6z[0]) | (celloutsig_0_6z[1] & celloutsig_0_2z[3]));
  assign { celloutsig_0_14z[10], celloutsig_0_14z[14], celloutsig_0_14z[12], celloutsig_0_14z[9:6], celloutsig_0_14z[2], celloutsig_0_14z[13], celloutsig_0_14z[11], celloutsig_0_14z[1], celloutsig_0_14z[4] } = ~ { celloutsig_0_13z, celloutsig_0_11z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_14z[5], celloutsig_0_14z[3], celloutsig_0_14z[0] } = { celloutsig_0_14z[10], celloutsig_0_14z[14:13] };
  assign { out_data[131:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_53z, celloutsig_0_54z };
endmodule
