

================================================================
== Vivado HLS Report for 'matrix_vector'
================================================================
* Date:           Wed Jun 21 14:59:06 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        matrix_vector_proj
* Solution:       solution12
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 8.00 ns | 6.435 ns |   1.00 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       35|       35| 0.280 us | 0.280 us |   35|   35|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- data_loop  |       33|       33|         6|          4|          1|     8|    yes   |
        +-------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|     24|       0|     430|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     119|    -|
|Register         |        -|      -|     378|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|     24|     378|     549|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |mul_ln11_1_fu_305_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_2_fu_317_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_3_fu_322_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_4_fu_333_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_5_fu_338_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_6_fu_343_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_7_fu_348_p2  |     *    |      3|  0|  20|          32|          32|
    |mul_ln11_fu_299_p2    |     *    |      3|  0|  20|          32|          32|
    |V_Out_d0              |     +    |      0|  0|  32|          32|          32|
    |add_ln11_1_fu_327_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln11_2_fu_359_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_3_fu_363_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_4_fu_353_p2  |     +    |      0|  0|  39|          32|          32|
    |add_ln11_5_fu_367_p2  |     +    |      0|  0|  32|          32|          32|
    |add_ln11_fu_311_p2    |     +    |      0|  0|  39|          32|          32|
    |i_fu_281_p2           |     +    |      0|  0|  12|           4|           1|
    |icmp_ln7_fu_275_p2    |   icmp   |      0|  0|  11|           4|           5|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |     24|  0| 430|         489|         488|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |V_In_address0                 |  27|          5|    3|         15|
    |V_In_address1                 |  27|          5|    3|         15|
    |ap_NS_fsm                     |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_0_phi_fu_268_p4  |   9|          2|    4|          8|
    |i_0_reg_264                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 119|         23|   16|         55|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |M_2_load_reg_473                 |  32|   0|   32|          0|
    |M_3_load_reg_478                 |  32|   0|   32|          0|
    |M_4_load_reg_483                 |  32|   0|   32|          0|
    |M_5_load_reg_488                 |  32|   0|   32|          0|
    |M_6_load_reg_493                 |  32|   0|   32|          0|
    |M_7_load_reg_498                 |  32|   0|   32|          0|
    |add_ln11_1_reg_508               |  32|   0|   32|          0|
    |add_ln11_4_reg_523               |  32|   0|   32|          0|
    |add_ln11_reg_503                 |  32|   0|   32|          0|
    |ap_CS_fsm                        |   6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |i_0_reg_264                      |   4|   0|    4|          0|
    |i_reg_423                        |   4|   0|    4|          0|
    |icmp_ln7_reg_419                 |   1|   0|    1|          0|
    |icmp_ln7_reg_419_pp0_iter1_reg   |   1|   0|    1|          0|
    |mul_ln11_4_reg_513               |  32|   0|   32|          0|
    |mul_ln11_5_reg_518               |  32|   0|   32|          0|
    |zext_ln11_reg_428                |   4|   0|   64|         60|
    |zext_ln11_reg_428_pp0_iter1_reg  |   4|   0|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 378|   0|  498|        120|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+----------------+-----+-----+------------+---------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_start        |  in |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_done         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_idle         | out |    1| ap_ctrl_hs | matrix_vector | return value |
|ap_ready        | out |    1| ap_ctrl_hs | matrix_vector | return value |
|M_0_address0    | out |    3|  ap_memory |      M_0      |     array    |
|M_0_ce0         | out |    1|  ap_memory |      M_0      |     array    |
|M_0_q0          |  in |   32|  ap_memory |      M_0      |     array    |
|M_1_address0    | out |    3|  ap_memory |      M_1      |     array    |
|M_1_ce0         | out |    1|  ap_memory |      M_1      |     array    |
|M_1_q0          |  in |   32|  ap_memory |      M_1      |     array    |
|M_2_address0    | out |    3|  ap_memory |      M_2      |     array    |
|M_2_ce0         | out |    1|  ap_memory |      M_2      |     array    |
|M_2_q0          |  in |   32|  ap_memory |      M_2      |     array    |
|M_3_address0    | out |    3|  ap_memory |      M_3      |     array    |
|M_3_ce0         | out |    1|  ap_memory |      M_3      |     array    |
|M_3_q0          |  in |   32|  ap_memory |      M_3      |     array    |
|M_4_address0    | out |    3|  ap_memory |      M_4      |     array    |
|M_4_ce0         | out |    1|  ap_memory |      M_4      |     array    |
|M_4_q0          |  in |   32|  ap_memory |      M_4      |     array    |
|M_5_address0    | out |    3|  ap_memory |      M_5      |     array    |
|M_5_ce0         | out |    1|  ap_memory |      M_5      |     array    |
|M_5_q0          |  in |   32|  ap_memory |      M_5      |     array    |
|M_6_address0    | out |    3|  ap_memory |      M_6      |     array    |
|M_6_ce0         | out |    1|  ap_memory |      M_6      |     array    |
|M_6_q0          |  in |   32|  ap_memory |      M_6      |     array    |
|M_7_address0    | out |    3|  ap_memory |      M_7      |     array    |
|M_7_ce0         | out |    1|  ap_memory |      M_7      |     array    |
|M_7_q0          |  in |   32|  ap_memory |      M_7      |     array    |
|V_In_address0   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce0        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q0         |  in |   32|  ap_memory |      V_In     |     array    |
|V_In_address1   | out |    3|  ap_memory |      V_In     |     array    |
|V_In_ce1        | out |    1|  ap_memory |      V_In     |     array    |
|V_In_q1         |  in |   32|  ap_memory |      V_In     |     array    |
|V_Out_address0  | out |    3|  ap_memory |     V_Out     |     array    |
|V_Out_ce0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_we0       | out |    1|  ap_memory |     V_Out     |     array    |
|V_Out_d0        | out |   32|  ap_memory |     V_Out     |     array    |
+----------------+-----+-----+------------+---------------+--------------+

