multiline_comment|/* $Id: dma.h,v 1.7 1992/12/14 00:29:34 root Exp root $&n; * linux/include/asm/dma.h: Defines for using and allocating dma channels.&n; * Written by Hennus Bergman, 1992.&n; * High DMA channel support &amp; info by Hannu Savolainen&n; * and John Boyd, Nov. 1992.&n; */
macro_line|#ifndef _ASM_APOLLO_DMA_H
DECL|macro|_ASM_APOLLO_DMA_H
mdefine_line|#define _ASM_APOLLO_DMA_H
macro_line|#include &lt;asm/apollohw.h&gt;&t;&t;/* need byte IO */
macro_line|#include &lt;asm/spinlock.h&gt;&t;/* And spinlocks */
macro_line|#include &lt;linux/delay.h&gt;
DECL|macro|dma_outb
mdefine_line|#define dma_outb(val,addr) (*((volatile unsigned char *)(addr+IO_BASE)) = (val))
DECL|macro|dma_inb
mdefine_line|#define dma_inb(addr)&t;   (*((volatile unsigned char *)(addr+IO_BASE)))
multiline_comment|/*&n; * NOTES about DMA transfers:&n; *&n; *  controller 1: channels 0-3, byte operations, ports 00-1F&n; *  controller 2: channels 4-7, word operations, ports C0-DF&n; *&n; *  - ALL registers are 8 bits only, regardless of transfer size&n; *  - channel 4 is not used - cascades 1 into 2.&n; *  - channels 0-3 are byte - addresses/counts are for physical bytes&n; *  - channels 5-7 are word - addresses/counts are for physical words&n; *  - transfers must not cross physical 64K (0-3) or 128K (5-7) boundaries&n; *  - transfer count loaded to registers is 1 less than actual count&n; *  - controller 2 offsets are all even (2x offsets for controller 1)&n; *  - page registers for 5-7 don&squot;t use data bit 0, represent 128K pages&n; *  - page registers for 0-3 use bit 0, represent 64K pages&n; *&n; * DMA transfers are limited to the lower 16MB of _physical_ memory.  &n; * Note that addresses loaded into registers must be _physical_ addresses,&n; * not logical addresses (which may differ if paging is active).&n; *&n; *  Address mapping for channels 0-3:&n; *&n; *   A23 ... A16 A15 ... A8  A7 ... A0    (Physical addresses)&n; *    |  ...  |   |  ... |   |  ... |&n; *    |  ...  |   |  ... |   |  ... |&n; *    |  ...  |   |  ... |   |  ... |&n; *   P7  ...  P0  A7 ... A0  A7 ... A0   &n; * |    Page    | Addr MSB | Addr LSB |   (DMA registers)&n; *&n; *  Address mapping for channels 5-7:&n; *&n; *   A23 ... A17 A16 A15 ... A9 A8 A7 ... A1 A0    (Physical addresses)&n; *    |  ...  |   &bslash;   &bslash;   ... &bslash;  &bslash;  &bslash;  ... &bslash;  &bslash;&n; *    |  ...  |    &bslash;   &bslash;   ... &bslash;  &bslash;  &bslash;  ... &bslash;  (not used)&n; *    |  ...  |     &bslash;   &bslash;   ... &bslash;  &bslash;  &bslash;  ... &bslash;&n; *   P7  ...  P1 (0) A7 A6  ... A0 A7 A6 ... A0   &n; * |      Page      |  Addr MSB   |  Addr LSB  |   (DMA registers)&n; *&n; * Again, channels 5-7 transfer _physical_ words (16 bits), so addresses&n; * and counts _must_ be word-aligned (the lowest address bit is _ignored_ at&n; * the hardware level, so odd-byte transfers aren&squot;t possible).&n; *&n; * Transfer count (_not # bytes_) is limited to 64K, represented as actual&n; * count - 1 : 64K =&gt; 0xFFFF, 1 =&gt; 0x0000.  Thus, count is always 1 or more,&n; * and up to 128K bytes may be transferred on channels 5-7 in one operation. &n; *&n; */
DECL|macro|MAX_DMA_CHANNELS
mdefine_line|#define MAX_DMA_CHANNELS&t;8
DECL|macro|MAX_DMA_ADDRESS
multiline_comment|/* The maximum address that we can perform a DMA transfer to on this platform */
mdefine_line|#define MAX_DMA_ADDRESS      (PAGE_OFFSET+0x1000000)
multiline_comment|/* 8237 DMA controllers */
DECL|macro|IO_DMA1_BASE
mdefine_line|#define IO_DMA1_BASE&t;0x10C00&t;/* 8 bit slave DMA, channels 0..3 */
DECL|macro|IO_DMA2_BASE
mdefine_line|#define IO_DMA2_BASE&t;0x10D00&t;/* 16 bit master DMA, ch 4(=slave input)..7 */
multiline_comment|/* DMA controller registers */
DECL|macro|DMA1_CMD_REG
mdefine_line|#define DMA1_CMD_REG&t;&t;(IO_DMA1_BASE+0x08) /* command register (w) */
DECL|macro|DMA1_STAT_REG
mdefine_line|#define DMA1_STAT_REG&t;&t;(IO_DMA1_BASE+0x08) /* status register (r) */
DECL|macro|DMA1_REQ_REG
mdefine_line|#define DMA1_REQ_REG            (IO_DMA1_BASE+0x09) /* request register (w) */
DECL|macro|DMA1_MASK_REG
mdefine_line|#define DMA1_MASK_REG&t;&t;(IO_DMA1_BASE+0x0A) /* single-channel mask (w) */
DECL|macro|DMA1_MODE_REG
mdefine_line|#define DMA1_MODE_REG&t;&t;(IO_DMA1_BASE+0x0B) /* mode register (w) */
DECL|macro|DMA1_CLEAR_FF_REG
mdefine_line|#define DMA1_CLEAR_FF_REG&t;(IO_DMA1_BASE+0x0C) /* clear pointer flip-flop (w) */
DECL|macro|DMA1_TEMP_REG
mdefine_line|#define DMA1_TEMP_REG           (IO_DMA1_BASE+0x0D) /* Temporary Register (r) */
DECL|macro|DMA1_RESET_REG
mdefine_line|#define DMA1_RESET_REG&t;&t;(IO_DMA1_BASE+0x0D) /* Master Clear (w) */
DECL|macro|DMA1_CLR_MASK_REG
mdefine_line|#define DMA1_CLR_MASK_REG       (IO_DMA1_BASE+0x0E) /* Clear Mask */
DECL|macro|DMA1_MASK_ALL_REG
mdefine_line|#define DMA1_MASK_ALL_REG       (IO_DMA1_BASE+0x0F) /* all-channels mask (w) */
DECL|macro|DMA2_CMD_REG
mdefine_line|#define DMA2_CMD_REG&t;&t;(IO_DMA2_BASE+0x10) /* command register (w) */
DECL|macro|DMA2_STAT_REG
mdefine_line|#define DMA2_STAT_REG&t;&t;(IO_DMA2_BASE+0x10) /* status register (r) */
DECL|macro|DMA2_REQ_REG
mdefine_line|#define DMA2_REQ_REG            (IO_DMA2_BASE+0x12) /* request register (w) */
DECL|macro|DMA2_MASK_REG
mdefine_line|#define DMA2_MASK_REG&t;&t;(IO_DMA2_BASE+0x14) /* single-channel mask (w) */
DECL|macro|DMA2_MODE_REG
mdefine_line|#define DMA2_MODE_REG&t;&t;(IO_DMA2_BASE+0x16) /* mode register (w) */
DECL|macro|DMA2_CLEAR_FF_REG
mdefine_line|#define DMA2_CLEAR_FF_REG&t;(IO_DMA2_BASE+0x18) /* clear pointer flip-flop (w) */
DECL|macro|DMA2_TEMP_REG
mdefine_line|#define DMA2_TEMP_REG           (IO_DMA2_BASE+0x1A) /* Temporary Register (r) */
DECL|macro|DMA2_RESET_REG
mdefine_line|#define DMA2_RESET_REG&t;&t;(IO_DMA2_BASE+0x1A) /* Master Clear (w) */
DECL|macro|DMA2_CLR_MASK_REG
mdefine_line|#define DMA2_CLR_MASK_REG       (IO_DMA2_BASE+0x1C) /* Clear Mask */
DECL|macro|DMA2_MASK_ALL_REG
mdefine_line|#define DMA2_MASK_ALL_REG       (IO_DMA2_BASE+0x1E) /* all-channels mask (w) */
DECL|macro|DMA_ADDR_0
mdefine_line|#define DMA_ADDR_0              (IO_DMA1_BASE+0x00) /* DMA address registers */
DECL|macro|DMA_ADDR_1
mdefine_line|#define DMA_ADDR_1              (IO_DMA1_BASE+0x02)
DECL|macro|DMA_ADDR_2
mdefine_line|#define DMA_ADDR_2              (IO_DMA1_BASE+0x04)
DECL|macro|DMA_ADDR_3
mdefine_line|#define DMA_ADDR_3              (IO_DMA1_BASE+0x06)
DECL|macro|DMA_ADDR_4
mdefine_line|#define DMA_ADDR_4              (IO_DMA2_BASE+0x00)
DECL|macro|DMA_ADDR_5
mdefine_line|#define DMA_ADDR_5              (IO_DMA2_BASE+0x04)
DECL|macro|DMA_ADDR_6
mdefine_line|#define DMA_ADDR_6              (IO_DMA2_BASE+0x08)
DECL|macro|DMA_ADDR_7
mdefine_line|#define DMA_ADDR_7              (IO_DMA2_BASE+0x0C)
DECL|macro|DMA_CNT_0
mdefine_line|#define DMA_CNT_0               (IO_DMA1_BASE+0x01)   /* DMA count registers */
DECL|macro|DMA_CNT_1
mdefine_line|#define DMA_CNT_1               (IO_DMA1_BASE+0x03)
DECL|macro|DMA_CNT_2
mdefine_line|#define DMA_CNT_2               (IO_DMA1_BASE+0x05)
DECL|macro|DMA_CNT_3
mdefine_line|#define DMA_CNT_3               (IO_DMA1_BASE+0x07)
DECL|macro|DMA_CNT_4
mdefine_line|#define DMA_CNT_4               (IO_DMA2_BASE+0x02)
DECL|macro|DMA_CNT_5
mdefine_line|#define DMA_CNT_5               (IO_DMA2_BASE+0x06)
DECL|macro|DMA_CNT_6
mdefine_line|#define DMA_CNT_6               (IO_DMA2_BASE+0x0A)
DECL|macro|DMA_CNT_7
mdefine_line|#define DMA_CNT_7               (IO_DMA2_BASE+0x0E)
DECL|macro|DMA_MODE_READ
mdefine_line|#define DMA_MODE_READ&t;0x44&t;/* I/O to memory, no autoinit, increment, single mode */
DECL|macro|DMA_MODE_WRITE
mdefine_line|#define DMA_MODE_WRITE&t;0x48&t;/* memory to I/O, no autoinit, increment, single mode */
DECL|macro|DMA_MODE_CASCADE
mdefine_line|#define DMA_MODE_CASCADE 0xC0   /* pass thru DREQ-&gt;HRQ, DACK&lt;-HLDA only */
DECL|macro|DMA_AUTOINIT
mdefine_line|#define DMA_AUTOINIT&t;0x10
DECL|macro|DMA_8BIT
mdefine_line|#define DMA_8BIT 0
DECL|macro|DMA_16BIT
mdefine_line|#define DMA_16BIT 1
DECL|macro|DMA_BUSMASTER
mdefine_line|#define DMA_BUSMASTER 2
r_extern
id|spinlock_t
id|dma_spin_lock
suffix:semicolon
DECL|function|claim_dma_lock
r_static
id|__inline__
r_int
r_int
id|claim_dma_lock
c_func
(paren
r_void
)paren
(brace
r_int
r_int
id|flags
suffix:semicolon
id|spin_lock_irqsave
c_func
(paren
op_amp
id|dma_spin_lock
comma
id|flags
)paren
suffix:semicolon
r_return
id|flags
suffix:semicolon
)brace
DECL|function|release_dma_lock
r_static
id|__inline__
r_void
id|release_dma_lock
c_func
(paren
r_int
r_int
id|flags
)paren
(brace
id|spin_unlock_irqrestore
c_func
(paren
op_amp
id|dma_spin_lock
comma
id|flags
)paren
suffix:semicolon
)brace
multiline_comment|/* enable/disable a specific DMA channel */
DECL|function|enable_dma
r_static
id|__inline__
r_void
id|enable_dma
c_func
(paren
r_int
r_int
id|dmanr
)paren
(brace
r_if
c_cond
(paren
id|dmanr
op_le
l_int|3
)paren
id|dma_outb
c_func
(paren
id|dmanr
comma
id|DMA1_MASK_REG
)paren
suffix:semicolon
r_else
id|dma_outb
c_func
(paren
id|dmanr
op_amp
l_int|3
comma
id|DMA2_MASK_REG
)paren
suffix:semicolon
)brace
DECL|function|disable_dma
r_static
id|__inline__
r_void
id|disable_dma
c_func
(paren
r_int
r_int
id|dmanr
)paren
(brace
r_if
c_cond
(paren
id|dmanr
op_le
l_int|3
)paren
id|dma_outb
c_func
(paren
id|dmanr
op_or
l_int|4
comma
id|DMA1_MASK_REG
)paren
suffix:semicolon
r_else
id|dma_outb
c_func
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_or
l_int|4
comma
id|DMA2_MASK_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Clear the &squot;DMA Pointer Flip Flop&squot;.&n; * Write 0 for LSB/MSB, 1 for MSB/LSB access.&n; * Use this once to initialize the FF to a known state.&n; * After that, keep track of it. :-)&n; * --- In order to do that, the DMA routines below should ---&n; * --- only be used while holding the DMA lock ! ---&n; */
DECL|function|clear_dma_ff
r_static
id|__inline__
r_void
id|clear_dma_ff
c_func
(paren
r_int
r_int
id|dmanr
)paren
(brace
r_if
c_cond
(paren
id|dmanr
op_le
l_int|3
)paren
id|dma_outb
c_func
(paren
l_int|0
comma
id|DMA1_CLEAR_FF_REG
)paren
suffix:semicolon
r_else
id|dma_outb
c_func
(paren
l_int|0
comma
id|DMA2_CLEAR_FF_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* set mode (above) for a specific DMA channel */
DECL|function|set_dma_mode
r_static
id|__inline__
r_void
id|set_dma_mode
c_func
(paren
r_int
r_int
id|dmanr
comma
r_char
id|mode
)paren
(brace
r_if
c_cond
(paren
id|dmanr
op_le
l_int|3
)paren
id|dma_outb
c_func
(paren
id|mode
op_or
id|dmanr
comma
id|DMA1_MODE_REG
)paren
suffix:semicolon
r_else
id|dma_outb
c_func
(paren
id|mode
op_or
(paren
id|dmanr
op_amp
l_int|3
)paren
comma
id|DMA2_MODE_REG
)paren
suffix:semicolon
)brace
multiline_comment|/* Set transfer address &amp; page bits for specific DMA channel.&n; * Assumes dma flipflop is clear.&n; */
DECL|function|set_dma_addr
r_static
id|__inline__
r_void
id|set_dma_addr
c_func
(paren
r_int
r_int
id|dmanr
comma
r_int
r_int
id|a
)paren
(brace
r_if
c_cond
(paren
id|dmanr
op_le
l_int|3
)paren
(brace
id|dma_outb
c_func
(paren
id|a
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|1
)paren
op_plus
id|IO_DMA1_BASE
)paren
suffix:semicolon
id|dma_outb
c_func
(paren
(paren
id|a
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|1
)paren
op_plus
id|IO_DMA1_BASE
)paren
suffix:semicolon
)brace
r_else
(brace
id|dma_outb
c_func
(paren
(paren
id|a
op_rshift
l_int|1
)paren
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|2
)paren
op_plus
id|IO_DMA2_BASE
)paren
suffix:semicolon
id|dma_outb
c_func
(paren
(paren
id|a
op_rshift
l_int|9
)paren
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|2
)paren
op_plus
id|IO_DMA2_BASE
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Set transfer size (max 64k for DMA1..3, 128k for DMA5..7) for&n; * a specific DMA channel.&n; * You must ensure the parameters are valid.&n; * NOTE: from a manual: &quot;the number of transfers is one more&n; * than the initial word count&quot;! This is taken into account.&n; * Assumes dma flip-flop is clear.&n; * NOTE 2: &quot;count&quot; represents _bytes_ and must be even for channels 5-7.&n; */
DECL|function|set_dma_count
r_static
id|__inline__
r_void
id|set_dma_count
c_func
(paren
r_int
r_int
id|dmanr
comma
r_int
r_int
id|count
)paren
(brace
id|count
op_decrement
suffix:semicolon
r_if
c_cond
(paren
id|dmanr
op_le
l_int|3
)paren
(brace
id|dma_outb
c_func
(paren
id|count
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|1
)paren
op_plus
l_int|1
op_plus
id|IO_DMA1_BASE
)paren
suffix:semicolon
id|dma_outb
c_func
(paren
(paren
id|count
op_rshift
l_int|8
)paren
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|1
)paren
op_plus
l_int|1
op_plus
id|IO_DMA1_BASE
)paren
suffix:semicolon
)brace
r_else
(brace
id|dma_outb
c_func
(paren
(paren
id|count
op_rshift
l_int|1
)paren
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|2
)paren
op_plus
l_int|2
op_plus
id|IO_DMA2_BASE
)paren
suffix:semicolon
id|dma_outb
c_func
(paren
(paren
id|count
op_rshift
l_int|9
)paren
op_amp
l_int|0xff
comma
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|2
)paren
op_plus
l_int|2
op_plus
id|IO_DMA2_BASE
)paren
suffix:semicolon
)brace
)brace
multiline_comment|/* Get DMA residue count. After a DMA transfer, this&n; * should return zero. Reading this while a DMA transfer is&n; * still in progress will return unpredictable results.&n; * If called before the channel has been used, it may return 1.&n; * Otherwise, it returns the number of _bytes_ left to transfer.&n; *&n; * Assumes DMA flip-flop is clear.&n; */
DECL|function|get_dma_residue
r_static
id|__inline__
r_int
id|get_dma_residue
c_func
(paren
r_int
r_int
id|dmanr
)paren
(brace
r_int
r_int
id|io_port
op_assign
(paren
id|dmanr
op_le
l_int|3
)paren
ques
c_cond
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|1
)paren
op_plus
l_int|1
op_plus
id|IO_DMA1_BASE
suffix:colon
(paren
(paren
id|dmanr
op_amp
l_int|3
)paren
op_lshift
l_int|2
)paren
op_plus
l_int|2
op_plus
id|IO_DMA2_BASE
suffix:semicolon
multiline_comment|/* using short to get 16-bit wrap around */
r_int
r_int
id|count
suffix:semicolon
id|count
op_assign
l_int|1
op_plus
id|dma_inb
c_func
(paren
id|io_port
)paren
suffix:semicolon
id|count
op_add_assign
id|dma_inb
c_func
(paren
id|io_port
)paren
op_lshift
l_int|8
suffix:semicolon
r_return
(paren
id|dmanr
op_le
l_int|3
)paren
ques
c_cond
id|count
suffix:colon
(paren
id|count
op_lshift
l_int|1
)paren
suffix:semicolon
)brace
multiline_comment|/* These are in kernel/dma.c: */
r_extern
r_int
id|request_dma
c_func
(paren
r_int
r_int
id|dmanr
comma
r_const
r_char
op_star
id|device_id
)paren
suffix:semicolon
multiline_comment|/* reserve a DMA channel */
r_extern
r_void
id|free_dma
c_func
(paren
r_int
r_int
id|dmanr
)paren
suffix:semicolon
multiline_comment|/* release it again */
multiline_comment|/* These are in arch/m68k/apollo/dma.c: */
r_extern
r_int
r_int
id|dma_map_page
c_func
(paren
r_int
r_int
id|phys_addr
comma
r_int
id|count
comma
r_int
id|type
)paren
suffix:semicolon
r_extern
r_void
id|dma_unmap_page
c_func
(paren
r_int
r_int
id|dma_addr
)paren
suffix:semicolon
macro_line|#endif /* _ASM_APOLLO_DMA_H */
eof
