Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 9efee6d93348415291db39154b78cc99 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_seq_multdiv_behav xil_defaultlib.tb_seq_multdiv xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3755] too many parameters for module instance 'multdiv' [J:/ECEN 323 Labs/project_5/tb_seq_multdiv.v:125]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.seq_multiplier
Compiling module xil_defaultlib.seq_divider
Compiling module xil_defaultlib.seq_multdiv
Compiling module xil_defaultlib.tb_seq_multdiv
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_seq_multdiv_behav
