{"items":[{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":188,"name":"bcd"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":31,"name":"binary"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":23,"name":"assembly"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":20,"name":"vhdl"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":18,"name":"c"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":16,"name":"java"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":15,"name":"c++"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":13,"name":"c#"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":12,"name":"hex"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":11,"name":"decimal"},{"collectives":[{"tags":["intel-lpot","intel-media-sdk","tbb-flow-graph","dpc++","intel-python","tbb","itac","intel-mpi","intel-dnn","intel-video-processing","intel-composer","intel-fortran","intel-modin","intel-iot","intel-xdk","intel-oneapi","intel-dpct","intel-ccl","openvino","intel-pmu","intel-mic","intel-tensorflow","intel-inspector","intel-renderkit","intel-cluster-checker","realsense","intel-tsx","i386","intel-pytorch","intel-advisor","intel-ipp","x86-64","intel-edison","icx","intel-ai-analytics","intel-syntax","x86","ncsdk","icpx","movidius","ifx","intel-rendering","intel-dal","icc","intel-tme","rdtsc","quartus","intel-dl-frameworks","intel-model-zoo","intel-gdb","intel-socwatch","intel-mxnet","intel","intel-fpga","intel-8080","intel-pin","intel-parallel-studio","intel-atom","intel-xdk-contacts","intel-mkl","intel-vtune","onevpl","intel-galileo"],"external_links":[{"type":"website","link":"https://www.intel.com/content/www/us/en/developer/programs/overview.html"},{"type":"support","link":"mailto:stephanie.essin@intel.com"},{"type":"twitter","link":"https://twitter.com/inteldevtools"},{"type":"facebook","link":"https://facebook.com/IntelDeveloperZone"},{"type":"instagram","link":"https://instagram.com/inteldeveloperzone"}],"description":"A space for developers to collaborate on Intel software tools, libraries, and resources. Share knowledge and connect with Intel product experts. Find the information you need to drive innovation and simplify development from edge to cloud with Intel.","link":"/collectives/intel","name":"Intel","slug":"intel"}],"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":10,"name":"x86"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":8,"name":"delphi"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":8,"name":"verilog"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":7,"name":"python"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":6,"name":"x86-16"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":6,"name":"addition"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"arrays"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":".net"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"math"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"encoding"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":5,"name":"ascii"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":5,"name":"ebcdic"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":4,"name":"javascript"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":4,"name":"string"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":4,"name":"numbers"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":4,"name":"xilinx"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":3,"name":"floating-point"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":3,"name":"type-conversion"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":3,"name":"logic"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":3,"name":"bit"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":3,"name":"data-conversion"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":3,"name":"unsigned"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":3,"name":"iso8583"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":3,"name":"comp-3"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"node.js"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"windows"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"algorithm"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"arduino"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"casting"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"fortran"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"bit-manipulation"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"byte"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"counter"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"wmi"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"calculator"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"add"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"precision"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"decode"},{"has_synonyms":true,"is_moderator_only":false,"is_required":false,"count":2,"name":"cpu-architecture"},{"has_synonyms":false,"is_moderator_only":false,"is_required":false,"count":2,"name":"system-verilog"}],"has_more":false,"quota_max":10000,"quota_remaining":4391}