<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>Shield Code: src/cmsis_include/component/twi.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">Shield Code<span id="projectnumber">&#160;6.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_c30fbef3e6b4ec2d2ec786d2dc2f590e.html">cmsis_include</a></li><li class="navelem"><a class="el" href="dir_cf3f98327ed32b37c04c90509765bc66.html">component</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">twi.h</div></div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment">/*                  Atmel Microcontroller Software Support                      */</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment">/*                       SAM Software Package License                           */</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment">/* Copyright (c) 2015, Atmel Corporation                                        */</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span><span class="comment">/* All rights reserved.                                                         */</span></div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">/* Redistribution and use in source and binary forms, with or without           */</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">/* modification, are permitted provided that the following condition is met:    */</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">/* - Redistributions of source code must retain the above copyright notice,     */</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="comment">/* this list of conditions and the disclaimer below.                            */</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Atmel&#39;s name may not be used to endorse or promote products derived from     */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">/* this software without specific prior written permission.                     */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">/*                                                                              */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/* DISCLAIMER:  THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR   */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment">/* IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment">/* MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE   */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment">/* DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,      */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">/* INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">/* LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,  */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">/* OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF    */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">/* LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING         */</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment">/* NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment">/* EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.                           */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* ---------------------------------------------------------------------------- */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span> </div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#ifndef _SAM3XA_TWI_COMPONENT_</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="preprocessor">#define _SAM3XA_TWI_COMPONENT_</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">/* ============================================================================= */</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span> </div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="structTwi.html">   41</a></span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="structTwi.html#aaf7a309b34fc2ba192282f8ba3c7958a">   42</a></span>  __O  uint32_t <a class="code hl_variable" href="structTwi.html#aaf7a309b34fc2ba192282f8ba3c7958a">TWI_CR</a>;        </div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="structTwi.html#abcd5c6cf893e34f8c63b6697855a720d">   43</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#abcd5c6cf893e34f8c63b6697855a720d">TWI_MMR</a>;       </div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno"><a class="line" href="structTwi.html#afb2e9c92ee9635dcd338f09032cd4e6f">   44</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#afb2e9c92ee9635dcd338f09032cd4e6f">TWI_SMR</a>;       </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="structTwi.html#a389192128269dc9ab13c3fb99553118d">   45</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a389192128269dc9ab13c3fb99553118d">TWI_IADR</a>;      </div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="structTwi.html#a1722c85b8de729cb9eb026e2f7c05392">   46</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a1722c85b8de729cb9eb026e2f7c05392">TWI_CWGR</a>;      </div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>  __I  uint32_t Reserved1[3];</div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="structTwi.html#a013eb3ffaa279bf7407970b234673320">   48</a></span>  __I  uint32_t <a class="code hl_variable" href="structTwi.html#a013eb3ffaa279bf7407970b234673320">TWI_SR</a>;        </div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno"><a class="line" href="structTwi.html#ab05d7323a22bbfe00d1f4539ea50e79f">   49</a></span>  __O  uint32_t <a class="code hl_variable" href="structTwi.html#ab05d7323a22bbfe00d1f4539ea50e79f">TWI_IER</a>;       </div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="structTwi.html#a7714425c70adfa8fc6079c085c8c19b0">   50</a></span>  __O  uint32_t <a class="code hl_variable" href="structTwi.html#a7714425c70adfa8fc6079c085c8c19b0">TWI_IDR</a>;       </div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="structTwi.html#aedd5037a1d812ed638d2eee16bc76e13">   51</a></span>  __I  uint32_t <a class="code hl_variable" href="structTwi.html#aedd5037a1d812ed638d2eee16bc76e13">TWI_IMR</a>;       </div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="structTwi.html#a0c234be97c419728597e2ca07d6b239e">   52</a></span>  __I  uint32_t <a class="code hl_variable" href="structTwi.html#a0c234be97c419728597e2ca07d6b239e">TWI_RHR</a>;       </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="structTwi.html#ad72e7a949703588154913e818201b704">   53</a></span>  __O  uint32_t <a class="code hl_variable" href="structTwi.html#ad72e7a949703588154913e818201b704">TWI_THR</a>;       </div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span>  __I  uint32_t Reserved2[50];</div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno"><a class="line" href="structTwi.html#a43b005f27248c1e140bd158b228b6880">   55</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a43b005f27248c1e140bd158b228b6880">TWI_RPR</a>;       </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno"><a class="line" href="structTwi.html#a0b2c40bc3760ba2d2da1caea051e567a">   56</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a0b2c40bc3760ba2d2da1caea051e567a">TWI_RCR</a>;       </div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="structTwi.html#a4e5862b61959dd29d1b74913a0536391">   57</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a4e5862b61959dd29d1b74913a0536391">TWI_TPR</a>;       </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="structTwi.html#a3f03f041dffec14be73d57905d1aa311">   58</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a3f03f041dffec14be73d57905d1aa311">TWI_TCR</a>;       </div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="structTwi.html#a2eb59c15171a035bb076beb4775c654d">   59</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a2eb59c15171a035bb076beb4775c654d">TWI_RNPR</a>;      </div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="structTwi.html#a2f028f5a51a37f931f02580d20c6729e">   60</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a2f028f5a51a37f931f02580d20c6729e">TWI_RNCR</a>;      </div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="structTwi.html#af2e3124136b411dbd4fbd27715bc6926">   61</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#af2e3124136b411dbd4fbd27715bc6926">TWI_TNPR</a>;      </div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="structTwi.html#a80673dbfab91a32eeec50ee04f27c5b5">   62</a></span>  __IO uint32_t <a class="code hl_variable" href="structTwi.html#a80673dbfab91a32eeec50ee04f27c5b5">TWI_TNCR</a>;      </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="structTwi.html#a43769cba16dc6cc0a5ebbfda208dc9fd">   63</a></span>  __O  uint32_t <a class="code hl_variable" href="structTwi.html#a43769cba16dc6cc0a5ebbfda208dc9fd">TWI_PTCR</a>;      </div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="structTwi.html#a2e2d6ba433b1df5fc4c69d6981049780">   64</a></span>  __I  uint32_t <a class="code hl_variable" href="structTwi.html#a2e2d6ba433b1df5fc4c69d6981049780">TWI_PTSR</a>;      </div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span>} <a class="code hl_struct" href="structTwi.html">Twi</a>;</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">/* -------- TWI_CR : (TWI Offset: 0x00) Control Register -------- */</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="preprocessor">#define TWI_CR_START (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="preprocessor">#define TWI_CR_STOP (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="preprocessor">#define TWI_CR_MSEN (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="preprocessor">#define TWI_CR_MSDIS (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="preprocessor">#define TWI_CR_SVEN (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="preprocessor">#define TWI_CR_SVDIS (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="preprocessor">#define TWI_CR_QUICK (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="preprocessor">#define TWI_CR_SWRST (0x1u &lt;&lt; 7) </span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">/* -------- TWI_MMR : (TWI Offset: 0x04) Master Mode Register -------- */</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno">   77</span><span class="preprocessor">#define TWI_MMR_IADRSZ_Pos 8</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span><span class="preprocessor">#define TWI_MMR_IADRSZ_Msk (0x3u &lt;&lt; TWI_MMR_IADRSZ_Pos) </span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="preprocessor">#define TWI_MMR_IADRSZ(value) ((TWI_MMR_IADRSZ_Msk &amp; ((value) &lt;&lt; TWI_MMR_IADRSZ_Pos)))</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="preprocessor">#define   TWI_MMR_IADRSZ_NONE (0x0u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="preprocessor">#define   TWI_MMR_IADRSZ_1_BYTE (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="preprocessor">#define   TWI_MMR_IADRSZ_2_BYTE (0x2u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="preprocessor">#define   TWI_MMR_IADRSZ_3_BYTE (0x3u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="preprocessor">#define TWI_MMR_MREAD (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="preprocessor">#define TWI_MMR_DADR_Pos 16</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="preprocessor">#define TWI_MMR_DADR_Msk (0x7fu &lt;&lt; TWI_MMR_DADR_Pos) </span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="preprocessor">#define TWI_MMR_DADR(value) ((TWI_MMR_DADR_Msk &amp; ((value) &lt;&lt; TWI_MMR_DADR_Pos)))</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno">   88</span><span class="comment">/* -------- TWI_SMR : (TWI Offset: 0x08) Slave Mode Register -------- */</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="preprocessor">#define TWI_SMR_SADR_Pos 16</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="preprocessor">#define TWI_SMR_SADR_Msk (0x7fu &lt;&lt; TWI_SMR_SADR_Pos) </span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="preprocessor">#define TWI_SMR_SADR(value) ((TWI_SMR_SADR_Msk &amp; ((value) &lt;&lt; TWI_SMR_SADR_Pos)))</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">/* -------- TWI_IADR : (TWI Offset: 0x0C) Internal Address Register -------- */</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="preprocessor">#define TWI_IADR_IADR_Pos 0</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="preprocessor">#define TWI_IADR_IADR_Msk (0xffffffu &lt;&lt; TWI_IADR_IADR_Pos) </span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="preprocessor">#define TWI_IADR_IADR(value) ((TWI_IADR_IADR_Msk &amp; ((value) &lt;&lt; TWI_IADR_IADR_Pos)))</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment">/* -------- TWI_CWGR : (TWI Offset: 0x10) Clock Waveform Generator Register -------- */</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="preprocessor">#define TWI_CWGR_CLDIV_Pos 0</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="preprocessor">#define TWI_CWGR_CLDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CLDIV_Pos) </span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="preprocessor">#define TWI_CWGR_CLDIV(value) ((TWI_CWGR_CLDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CLDIV_Pos)))</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="preprocessor">#define TWI_CWGR_CHDIV_Pos 8</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="preprocessor">#define TWI_CWGR_CHDIV_Msk (0xffu &lt;&lt; TWI_CWGR_CHDIV_Pos) </span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="preprocessor">#define TWI_CWGR_CHDIV(value) ((TWI_CWGR_CHDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CHDIV_Pos)))</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="preprocessor">#define TWI_CWGR_CKDIV_Pos 16</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="preprocessor">#define TWI_CWGR_CKDIV_Msk (0x7u &lt;&lt; TWI_CWGR_CKDIV_Pos) </span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="preprocessor">#define TWI_CWGR_CKDIV(value) ((TWI_CWGR_CKDIV_Msk &amp; ((value) &lt;&lt; TWI_CWGR_CKDIV_Pos)))</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment">/* -------- TWI_SR : (TWI Offset: 0x20) Status Register -------- */</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">#define TWI_SR_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="preprocessor">#define TWI_SR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="preprocessor">#define TWI_SR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="preprocessor">#define TWI_SR_SVREAD (0x1u &lt;&lt; 3) </span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="preprocessor">#define TWI_SR_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">#define TWI_SR_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">#define TWI_SR_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="preprocessor">#define TWI_SR_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="preprocessor">#define TWI_SR_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="preprocessor">#define TWI_SR_SCLWS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="preprocessor">#define TWI_SR_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">#define TWI_SR_ENDRX (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">#define TWI_SR_ENDTX (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span><span class="preprocessor">#define TWI_SR_RXBUFF (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span><span class="preprocessor">#define TWI_SR_TXBUFE (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span><span class="comment">/* -------- TWI_IER : (TWI Offset: 0x24) Interrupt Enable Register -------- */</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span><span class="preprocessor">#define TWI_IER_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="preprocessor">#define TWI_IER_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="preprocessor">#define TWI_IER_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="preprocessor">#define TWI_IER_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="preprocessor">#define TWI_IER_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="preprocessor">#define TWI_IER_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span><span class="preprocessor">#define TWI_IER_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="preprocessor">#define TWI_IER_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="preprocessor">#define TWI_IER_SCL_WS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="preprocessor">#define TWI_IER_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="preprocessor">#define TWI_IER_ENDRX (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="preprocessor">#define TWI_IER_ENDTX (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="preprocessor">#define TWI_IER_RXBUFF (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="preprocessor">#define TWI_IER_TXBUFE (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">/* -------- TWI_IDR : (TWI Offset: 0x28) Interrupt Disable Register -------- */</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="preprocessor">#define TWI_IDR_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="preprocessor">#define TWI_IDR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="preprocessor">#define TWI_IDR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="preprocessor">#define TWI_IDR_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="preprocessor">#define TWI_IDR_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="preprocessor">#define TWI_IDR_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="preprocessor">#define TWI_IDR_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="preprocessor">#define TWI_IDR_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="preprocessor">#define TWI_IDR_SCL_WS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="preprocessor">#define TWI_IDR_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="preprocessor">#define TWI_IDR_ENDRX (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="preprocessor">#define TWI_IDR_ENDTX (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="preprocessor">#define TWI_IDR_RXBUFF (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="preprocessor">#define TWI_IDR_TXBUFE (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">/* -------- TWI_IMR : (TWI Offset: 0x2C) Interrupt Mask Register -------- */</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno">  153</span><span class="preprocessor">#define TWI_IMR_TXCOMP (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span><span class="preprocessor">#define TWI_IMR_RXRDY (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno">  155</span><span class="preprocessor">#define TWI_IMR_TXRDY (0x1u &lt;&lt; 2) </span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="preprocessor">#define TWI_IMR_SVACC (0x1u &lt;&lt; 4) </span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="preprocessor">#define TWI_IMR_GACC (0x1u &lt;&lt; 5) </span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="preprocessor">#define TWI_IMR_OVRE (0x1u &lt;&lt; 6) </span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="preprocessor">#define TWI_IMR_NACK (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="preprocessor">#define TWI_IMR_ARBLST (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="preprocessor">#define TWI_IMR_SCL_WS (0x1u &lt;&lt; 10) </span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="preprocessor">#define TWI_IMR_EOSACC (0x1u &lt;&lt; 11) </span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="preprocessor">#define TWI_IMR_ENDRX (0x1u &lt;&lt; 12) </span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="preprocessor">#define TWI_IMR_ENDTX (0x1u &lt;&lt; 13) </span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span><span class="preprocessor">#define TWI_IMR_RXBUFF (0x1u &lt;&lt; 14) </span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span><span class="preprocessor">#define TWI_IMR_TXBUFE (0x1u &lt;&lt; 15) </span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/* -------- TWI_RHR : (TWI Offset: 0x30) Receive Holding Register -------- */</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="preprocessor">#define TWI_RHR_RXDATA_Pos 0</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="preprocessor">#define TWI_RHR_RXDATA_Msk (0xffu &lt;&lt; TWI_RHR_RXDATA_Pos) </span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">/* -------- TWI_THR : (TWI Offset: 0x34) Transmit Holding Register -------- */</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="preprocessor">#define TWI_THR_TXDATA_Pos 0</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="preprocessor">#define TWI_THR_TXDATA_Msk (0xffu &lt;&lt; TWI_THR_TXDATA_Pos) </span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="preprocessor">#define TWI_THR_TXDATA(value) ((TWI_THR_TXDATA_Msk &amp; ((value) &lt;&lt; TWI_THR_TXDATA_Pos)))</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment">/* -------- TWI_RPR : (TWI Offset: 0x100) Receive Pointer Register -------- */</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="preprocessor">#define TWI_RPR_RXPTR_Pos 0</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span><span class="preprocessor">#define TWI_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; TWI_RPR_RXPTR_Pos) </span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="preprocessor">#define TWI_RPR_RXPTR(value) ((TWI_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; TWI_RPR_RXPTR_Pos)))</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/* -------- TWI_RCR : (TWI Offset: 0x104) Receive Counter Register -------- */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="preprocessor">#define TWI_RCR_RXCTR_Pos 0</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="preprocessor">#define TWI_RCR_RXCTR_Msk (0xffffu &lt;&lt; TWI_RCR_RXCTR_Pos) </span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="preprocessor">#define TWI_RCR_RXCTR(value) ((TWI_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; TWI_RCR_RXCTR_Pos)))</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">/* -------- TWI_TPR : (TWI Offset: 0x108) Transmit Pointer Register -------- */</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="preprocessor">#define TWI_TPR_TXPTR_Pos 0</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="preprocessor">#define TWI_TPR_TXPTR_Msk (0xffffffffu &lt;&lt; TWI_TPR_TXPTR_Pos) </span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="preprocessor">#define TWI_TPR_TXPTR(value) ((TWI_TPR_TXPTR_Msk &amp; ((value) &lt;&lt; TWI_TPR_TXPTR_Pos)))</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="comment">/* -------- TWI_TCR : (TWI Offset: 0x10C) Transmit Counter Register -------- */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="preprocessor">#define TWI_TCR_TXCTR_Pos 0</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="preprocessor">#define TWI_TCR_TXCTR_Msk (0xffffu &lt;&lt; TWI_TCR_TXCTR_Pos) </span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="preprocessor">#define TWI_TCR_TXCTR(value) ((TWI_TCR_TXCTR_Msk &amp; ((value) &lt;&lt; TWI_TCR_TXCTR_Pos)))</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span><span class="comment">/* -------- TWI_RNPR : (TWI Offset: 0x110) Receive Next Pointer Register -------- */</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="preprocessor">#define TWI_RNPR_RXNPTR_Pos 0</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="preprocessor">#define TWI_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; TWI_RNPR_RXNPTR_Pos) </span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="preprocessor">#define TWI_RNPR_RXNPTR(value) ((TWI_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; TWI_RNPR_RXNPTR_Pos)))</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">/* -------- TWI_RNCR : (TWI Offset: 0x114) Receive Next Counter Register -------- */</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="preprocessor">#define TWI_RNCR_RXNCTR_Pos 0</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span><span class="preprocessor">#define TWI_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; TWI_RNCR_RXNCTR_Pos) </span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span><span class="preprocessor">#define TWI_RNCR_RXNCTR(value) ((TWI_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; TWI_RNCR_RXNCTR_Pos)))</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">/* -------- TWI_TNPR : (TWI Offset: 0x118) Transmit Next Pointer Register -------- */</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="preprocessor">#define TWI_TNPR_TXNPTR_Pos 0</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="preprocessor">#define TWI_TNPR_TXNPTR_Msk (0xffffffffu &lt;&lt; TWI_TNPR_TXNPTR_Pos) </span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="preprocessor">#define TWI_TNPR_TXNPTR(value) ((TWI_TNPR_TXNPTR_Msk &amp; ((value) &lt;&lt; TWI_TNPR_TXNPTR_Pos)))</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">/* -------- TWI_TNCR : (TWI Offset: 0x11C) Transmit Next Counter Register -------- */</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="preprocessor">#define TWI_TNCR_TXNCTR_Pos 0</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="preprocessor">#define TWI_TNCR_TXNCTR_Msk (0xffffu &lt;&lt; TWI_TNCR_TXNCTR_Pos) </span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="preprocessor">#define TWI_TNCR_TXNCTR(value) ((TWI_TNCR_TXNCTR_Msk &amp; ((value) &lt;&lt; TWI_TNCR_TXNCTR_Pos)))</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">/* -------- TWI_PTCR : (TWI Offset: 0x120) Transfer Control Register -------- */</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="preprocessor">#define TWI_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="preprocessor">#define TWI_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="preprocessor">#define TWI_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="preprocessor">#define TWI_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/* -------- TWI_PTSR : (TWI Offset: 0x124) Transfer Status Register -------- */</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="preprocessor">#define TWI_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="preprocessor">#define TWI_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span> </div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="preprocessor">#endif </span><span class="comment">/* _SAM3XA_TWI_COMPONENT_ */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructTwi_html"><div class="ttname"><a href="structTwi.html">Twi</a></div><div class="ttdoc">Twi hardware registers.</div><div class="ttdef"><b>Definition:</b> twi.h:41</div></div>
<div class="ttc" id="astructTwi_html_a013eb3ffaa279bf7407970b234673320"><div class="ttname"><a href="structTwi.html#a013eb3ffaa279bf7407970b234673320">Twi::TWI_SR</a></div><div class="ttdeci">__I uint32_t TWI_SR</div><div class="ttdoc">(Twi Offset: 0x20) Status Register</div><div class="ttdef"><b>Definition:</b> twi.h:48</div></div>
<div class="ttc" id="astructTwi_html_a0b2c40bc3760ba2d2da1caea051e567a"><div class="ttname"><a href="structTwi.html#a0b2c40bc3760ba2d2da1caea051e567a">Twi::TWI_RCR</a></div><div class="ttdeci">__IO uint32_t TWI_RCR</div><div class="ttdoc">(Twi Offset: 0x104) Receive Counter Register</div><div class="ttdef"><b>Definition:</b> twi.h:56</div></div>
<div class="ttc" id="astructTwi_html_a0c234be97c419728597e2ca07d6b239e"><div class="ttname"><a href="structTwi.html#a0c234be97c419728597e2ca07d6b239e">Twi::TWI_RHR</a></div><div class="ttdeci">__I uint32_t TWI_RHR</div><div class="ttdoc">(Twi Offset: 0x30) Receive Holding Register</div><div class="ttdef"><b>Definition:</b> twi.h:52</div></div>
<div class="ttc" id="astructTwi_html_a1722c85b8de729cb9eb026e2f7c05392"><div class="ttname"><a href="structTwi.html#a1722c85b8de729cb9eb026e2f7c05392">Twi::TWI_CWGR</a></div><div class="ttdeci">__IO uint32_t TWI_CWGR</div><div class="ttdoc">(Twi Offset: 0x10) Clock Waveform Generator Register</div><div class="ttdef"><b>Definition:</b> twi.h:46</div></div>
<div class="ttc" id="astructTwi_html_a2e2d6ba433b1df5fc4c69d6981049780"><div class="ttname"><a href="structTwi.html#a2e2d6ba433b1df5fc4c69d6981049780">Twi::TWI_PTSR</a></div><div class="ttdeci">__I uint32_t TWI_PTSR</div><div class="ttdoc">(Twi Offset: 0x124) Transfer Status Register</div><div class="ttdef"><b>Definition:</b> twi.h:64</div></div>
<div class="ttc" id="astructTwi_html_a2eb59c15171a035bb076beb4775c654d"><div class="ttname"><a href="structTwi.html#a2eb59c15171a035bb076beb4775c654d">Twi::TWI_RNPR</a></div><div class="ttdeci">__IO uint32_t TWI_RNPR</div><div class="ttdoc">(Twi Offset: 0x110) Receive Next Pointer Register</div><div class="ttdef"><b>Definition:</b> twi.h:59</div></div>
<div class="ttc" id="astructTwi_html_a2f028f5a51a37f931f02580d20c6729e"><div class="ttname"><a href="structTwi.html#a2f028f5a51a37f931f02580d20c6729e">Twi::TWI_RNCR</a></div><div class="ttdeci">__IO uint32_t TWI_RNCR</div><div class="ttdoc">(Twi Offset: 0x114) Receive Next Counter Register</div><div class="ttdef"><b>Definition:</b> twi.h:60</div></div>
<div class="ttc" id="astructTwi_html_a389192128269dc9ab13c3fb99553118d"><div class="ttname"><a href="structTwi.html#a389192128269dc9ab13c3fb99553118d">Twi::TWI_IADR</a></div><div class="ttdeci">__IO uint32_t TWI_IADR</div><div class="ttdoc">(Twi Offset: 0x0C) Internal Address Register</div><div class="ttdef"><b>Definition:</b> twi.h:45</div></div>
<div class="ttc" id="astructTwi_html_a3f03f041dffec14be73d57905d1aa311"><div class="ttname"><a href="structTwi.html#a3f03f041dffec14be73d57905d1aa311">Twi::TWI_TCR</a></div><div class="ttdeci">__IO uint32_t TWI_TCR</div><div class="ttdoc">(Twi Offset: 0x10C) Transmit Counter Register</div><div class="ttdef"><b>Definition:</b> twi.h:58</div></div>
<div class="ttc" id="astructTwi_html_a43769cba16dc6cc0a5ebbfda208dc9fd"><div class="ttname"><a href="structTwi.html#a43769cba16dc6cc0a5ebbfda208dc9fd">Twi::TWI_PTCR</a></div><div class="ttdeci">__O uint32_t TWI_PTCR</div><div class="ttdoc">(Twi Offset: 0x120) Transfer Control Register</div><div class="ttdef"><b>Definition:</b> twi.h:63</div></div>
<div class="ttc" id="astructTwi_html_a43b005f27248c1e140bd158b228b6880"><div class="ttname"><a href="structTwi.html#a43b005f27248c1e140bd158b228b6880">Twi::TWI_RPR</a></div><div class="ttdeci">__IO uint32_t TWI_RPR</div><div class="ttdoc">(Twi Offset: 0x100) Receive Pointer Register</div><div class="ttdef"><b>Definition:</b> twi.h:55</div></div>
<div class="ttc" id="astructTwi_html_a4e5862b61959dd29d1b74913a0536391"><div class="ttname"><a href="structTwi.html#a4e5862b61959dd29d1b74913a0536391">Twi::TWI_TPR</a></div><div class="ttdeci">__IO uint32_t TWI_TPR</div><div class="ttdoc">(Twi Offset: 0x108) Transmit Pointer Register</div><div class="ttdef"><b>Definition:</b> twi.h:57</div></div>
<div class="ttc" id="astructTwi_html_a7714425c70adfa8fc6079c085c8c19b0"><div class="ttname"><a href="structTwi.html#a7714425c70adfa8fc6079c085c8c19b0">Twi::TWI_IDR</a></div><div class="ttdeci">__O uint32_t TWI_IDR</div><div class="ttdoc">(Twi Offset: 0x28) Interrupt Disable Register</div><div class="ttdef"><b>Definition:</b> twi.h:50</div></div>
<div class="ttc" id="astructTwi_html_a80673dbfab91a32eeec50ee04f27c5b5"><div class="ttname"><a href="structTwi.html#a80673dbfab91a32eeec50ee04f27c5b5">Twi::TWI_TNCR</a></div><div class="ttdeci">__IO uint32_t TWI_TNCR</div><div class="ttdoc">(Twi Offset: 0x11C) Transmit Next Counter Register</div><div class="ttdef"><b>Definition:</b> twi.h:62</div></div>
<div class="ttc" id="astructTwi_html_aaf7a309b34fc2ba192282f8ba3c7958a"><div class="ttname"><a href="structTwi.html#aaf7a309b34fc2ba192282f8ba3c7958a">Twi::TWI_CR</a></div><div class="ttdeci">__O uint32_t TWI_CR</div><div class="ttdoc">(Twi Offset: 0x00) Control Register</div><div class="ttdef"><b>Definition:</b> twi.h:42</div></div>
<div class="ttc" id="astructTwi_html_ab05d7323a22bbfe00d1f4539ea50e79f"><div class="ttname"><a href="structTwi.html#ab05d7323a22bbfe00d1f4539ea50e79f">Twi::TWI_IER</a></div><div class="ttdeci">__O uint32_t TWI_IER</div><div class="ttdoc">(Twi Offset: 0x24) Interrupt Enable Register</div><div class="ttdef"><b>Definition:</b> twi.h:49</div></div>
<div class="ttc" id="astructTwi_html_abcd5c6cf893e34f8c63b6697855a720d"><div class="ttname"><a href="structTwi.html#abcd5c6cf893e34f8c63b6697855a720d">Twi::TWI_MMR</a></div><div class="ttdeci">__IO uint32_t TWI_MMR</div><div class="ttdoc">(Twi Offset: 0x04) Master Mode Register</div><div class="ttdef"><b>Definition:</b> twi.h:43</div></div>
<div class="ttc" id="astructTwi_html_ad72e7a949703588154913e818201b704"><div class="ttname"><a href="structTwi.html#ad72e7a949703588154913e818201b704">Twi::TWI_THR</a></div><div class="ttdeci">__O uint32_t TWI_THR</div><div class="ttdoc">(Twi Offset: 0x34) Transmit Holding Register</div><div class="ttdef"><b>Definition:</b> twi.h:53</div></div>
<div class="ttc" id="astructTwi_html_aedd5037a1d812ed638d2eee16bc76e13"><div class="ttname"><a href="structTwi.html#aedd5037a1d812ed638d2eee16bc76e13">Twi::TWI_IMR</a></div><div class="ttdeci">__I uint32_t TWI_IMR</div><div class="ttdoc">(Twi Offset: 0x2C) Interrupt Mask Register</div><div class="ttdef"><b>Definition:</b> twi.h:51</div></div>
<div class="ttc" id="astructTwi_html_af2e3124136b411dbd4fbd27715bc6926"><div class="ttname"><a href="structTwi.html#af2e3124136b411dbd4fbd27715bc6926">Twi::TWI_TNPR</a></div><div class="ttdeci">__IO uint32_t TWI_TNPR</div><div class="ttdoc">(Twi Offset: 0x118) Transmit Next Pointer Register</div><div class="ttdef"><b>Definition:</b> twi.h:61</div></div>
<div class="ttc" id="astructTwi_html_afb2e9c92ee9635dcd338f09032cd4e6f"><div class="ttname"><a href="structTwi.html#afb2e9c92ee9635dcd338f09032cd4e6f">Twi::TWI_SMR</a></div><div class="ttdeci">__IO uint32_t TWI_SMR</div><div class="ttdoc">(Twi Offset: 0x08) Slave Mode Register</div><div class="ttdef"><b>Definition:</b> twi.h:44</div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
