Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Apr 25 18:40:11 2024
| Host         : Kharazhan running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sqrt_IP_v1_0_timing_summary_routed.rpt -pb sqrt_IP_v1_0_timing_summary_routed.pb -rpx sqrt_IP_v1_0_timing_summary_routed.rpx -warn_on_violation
| Design       : sqrt_IP_v1_0
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
DPIR-1     Warning   Asynchronous driver check      112         
SYNTH-10   Warning   Wide multiplier                3           
TIMING-16  Warning   Large setup violation          40          
TIMING-18  Warning   Missing input or output delay  83          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (42)
6. checking no_output_delay (37)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (42)
-------------------------------
 There are 42 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (37)
--------------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.298      -83.307                     42                  318        0.018        0.000                      0                  318        4.500        0.000                       0                   217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock         Waveform(ns)       Period(ns)      Frequency(MHz)
-----         ------------       ----------      --------------
s00_axi_aclk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
s00_axi_aclk       -2.298      -83.307                     42                  318        0.018        0.000                      0                  318        4.500        0.000                       0                   217  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        s00_axi_aclk                
(none)                      s00_axi_aclk  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  s00_axi_aclk
  To Clock:  s00_axi_aclk

Setup :           42  Failing Endpoints,  Worst Slack       -2.298ns,  Total Violation      -83.307ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.018ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.825ns  (logic 8.533ns (72.159%)  route 3.292ns (27.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.734    16.721    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499    14.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[0]/C
                         clock pessimism              0.455    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X29Y45         FDCE (Setup_fdce_C_CE)      -0.378    14.424    sqrt_module_inst/data_path_inst/reg_x_reg[0]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.825ns  (logic 8.533ns (72.159%)  route 3.292ns (27.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.734    16.721    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499    14.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[14]/C
                         clock pessimism              0.455    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X29Y45         FDCE (Setup_fdce_C_CE)      -0.378    14.424    sqrt_module_inst/data_path_inst/reg_x_reg[14]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[16]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.825ns  (logic 8.533ns (72.159%)  route 3.292ns (27.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.734    16.721    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499    14.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[16]/C
                         clock pessimism              0.455    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X29Y45         FDCE (Setup_fdce_C_CE)      -0.378    14.424    sqrt_module_inst/data_path_inst/reg_x_reg[16]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.298ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.825ns  (logic 8.533ns (72.159%)  route 3.292ns (27.841%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns = ( 14.382 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.734    16.721    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499    14.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X29Y45         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[3]/C
                         clock pessimism              0.455    14.837    
                         clock uncertainty           -0.035    14.802    
    SLICE_X29Y45         FDCE (Setup_fdce_C_CE)      -0.378    14.424    sqrt_module_inst/data_path_inst/reg_x_reg[3]
  -------------------------------------------------------------------
                         required time                         14.424    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                 -2.298    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 8.533ns (72.306%)  route 3.268ns (27.694%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.710    16.697    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498    14.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica/C
                         clock pessimism              0.455    14.836    
                         clock uncertainty           -0.035    14.801    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.342    14.459    sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 8.533ns (72.306%)  route 3.268ns (27.694%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.710    16.697    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498    14.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[4]/C
                         clock pessimism              0.455    14.836    
                         clock uncertainty           -0.035    14.801    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.342    14.459    sqrt_module_inst/data_path_inst/reg_x_reg[4]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 8.533ns (72.306%)  route 3.268ns (27.694%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.710    16.697    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498    14.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica/C
                         clock pessimism              0.455    14.836    
                         clock uncertainty           -0.035    14.801    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.342    14.459    sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 8.533ns (72.306%)  route 3.268ns (27.694%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.710    16.697    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498    14.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[6]/C
                         clock pessimism              0.455    14.836    
                         clock uncertainty           -0.035    14.801    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.342    14.459    sqrt_module_inst/data_path_inst/reg_x_reg[6]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 8.533ns (72.306%)  route 3.268ns (27.694%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.710    16.697    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498    14.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[7]/C
                         clock pessimism              0.455    14.836    
                         clock uncertainty           -0.035    14.801    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.342    14.459    sqrt_module_inst/data_path_inst/reg_x_reg[7]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                 -2.239    

Slack (VIOLATED) :        -2.239ns  (required time - arrival time)
  Source:                 sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s00_axi_aclk rise@10.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        11.801ns  (logic 8.533ns (72.306%)  route 3.268ns (27.694%))
  Logic Levels:           10  (CARRY4=4 DSP48E1=2 LUT2=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns = ( 14.381 - 10.000 ) 
    Source Clock Delay      (SCD):    4.896ns
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_module_inst/data_path_inst/CLK
    SLICE_X26Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y46         FDCE (Prop_fdce_C_Q)         0.456     5.352 r  sqrt_module_inst/data_path_inst/reg_x_reg[10]_replica/Q
                         net (fo=2, routed)           0.605     5.957    sqrt_module_inst/data_path_inst/Q[10]_repN
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_A[10]_PCOUT[47])
                                                      4.036     9.993 r  sqrt_module_inst/data_path_inst/multOp__0/PCOUT[47]
                         net (fo=1, routed)           0.002     9.995    sqrt_module_inst/data_path_inst/multOp__0_n_106
    DSP48_X1Y18          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[4])
                                                      1.518    11.513 r  sqrt_module_inst/data_path_inst/multOp__1/P[4]
                         net (fo=2, routed)           0.924    12.437    sqrt_module_inst/data_path_inst/multOp__1_n_101
    SLICE_X31Y44         LUT2 (Prop_lut2_I0_O)        0.124    12.561 r  sqrt_module_inst/data_path_inst/multOp_carry__0_i_3/O
                         net (fo=1, routed)           0.000    12.561    sqrt_module_inst/data_path_inst/multOp_carry__0_i_3_n_0
    SLICE_X31Y44         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.111 r  sqrt_module_inst/data_path_inst/multOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.111    sqrt_module_inst/data_path_inst/multOp_carry__0_n_0
    SLICE_X31Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    13.225 r  sqrt_module_inst/data_path_inst/multOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    13.225    sqrt_module_inst/data_path_inst/multOp_carry__1_n_0
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.559 r  sqrt_module_inst/data_path_inst/multOp_carry__2/O[1]
                         net (fo=3, routed)           0.589    14.148    sqrt_module_inst/data_path_inst/multOp__2[29]
    SLICE_X30Y45         LUT6 (Prop_lut6_I3_O)        0.303    14.451 r  sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2/O
                         net (fo=1, routed)           0.000    14.451    sqrt_module_inst/data_path_inst/eqOp_carry__1_i_2_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574    15.025 f  sqrt_module_inst/data_path_inst/eqOp_carry__1/CO[2]
                         net (fo=3, routed)           0.438    15.463    sqrt_module_inst/control_path_inst/CO[0]
    SLICE_X28Y45         LUT5 (Prop_lut5_I0_O)        0.310    15.773 r  sqrt_module_inst/control_path_inst/reg_x[31]_i_4/O
                         net (fo=1, routed)           0.000    15.773    sqrt_module_inst/control_path_inst/reg_x[31]_i_4_n_0
    SLICE_X28Y45         MUXF7 (Prop_muxf7_I1_O)      0.214    15.987 r  sqrt_module_inst/control_path_inst/reg_x_reg[31]_i_1/O
                         net (fo=38, routed)          0.710    16.697    sqrt_module_inst/data_path_inst/E[0]
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                     10.000    10.000 r  
    U14                                               0.000    10.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000    10.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912    10.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880    12.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498    14.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[9]/C
                         clock pessimism              0.455    14.836    
                         clock uncertainty           -0.035    14.801    
    SLICE_X30Y42         FDCE (Setup_fdce_C_CE)      -0.342    14.459    sqrt_module_inst/data_path_inst/reg_x_reg[9]
  -------------------------------------------------------------------
                         required time                         14.459    
                         arrival time                         -16.697    
  -------------------------------------------------------------------
                         slack                                 -2.239    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers_inst/x_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.164ns (48.131%)  route 0.177ns (51.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.562     1.489    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X32Y50         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[27]/Q
                         net (fo=1, routed)           0.177     1.830    registers_inst/x_reg[31]_1[27]
    SLICE_X32Y48         FDCE                                         r  registers_inst/x_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.832     2.008    registers_inst/CLK
    SLICE_X32Y48         FDCE                                         r  registers_inst/x_reg[27]/C
                         clock pessimism             -0.249     1.759    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.052     1.811    registers_inst/x_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.811    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers_inst/x_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.164ns (41.203%)  route 0.234ns (58.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.562     1.489    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y52         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[11]/Q
                         net (fo=1, routed)           0.234     1.887    registers_inst/x_reg[31]_1[11]
    SLICE_X32Y46         FDCE                                         r  registers_inst/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.831     2.007    registers_inst/CLK
    SLICE_X32Y46         FDCE                                         r  registers_inst/x_reg[11]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.085     1.843    registers_inst/x_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.843    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers_inst/x_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.164ns (41.471%)  route 0.231ns (58.529%))
  Logic Levels:           0  
  Clock Path Skew:        0.271ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.009ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.562     1.489    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y52         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[12]/Q
                         net (fo=1, routed)           0.231     1.884    registers_inst/x_reg[31]_1[12]
    SLICE_X34Y47         FDCE                                         r  registers_inst/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.833     2.009    registers_inst/CLK
    SLICE_X34Y47         FDCE                                         r  registers_inst/x_reg[12]/C
                         clock pessimism             -0.249     1.760    
    SLICE_X34Y47         FDCE (Hold_fdce_C_D)         0.052     1.812    registers_inst/x_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.812    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 registers_inst/y_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.186ns (78.117%)  route 0.052ns (21.883%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.563     1.490    registers_inst/CLK
    SLICE_X35Y45         FDCE                                         r  registers_inst/y_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  registers_inst/y_reg[21]/Q
                         net (fo=1, routed)           0.052     1.683    registers_inst/y[21]
    SLICE_X34Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.728 r  registers_inst/axi_rdata[21]_i_1/O
                         net (fo=1, routed)           0.000     1.728    sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]_1[21]
    SLICE_X34Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.832     2.008    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]/C
                         clock pessimism             -0.505     1.503    
    SLICE_X34Y45         FDRE (Hold_fdre_C_D)         0.121     1.624    sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers_inst/x_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.141ns (70.330%)  route 0.059ns (29.670%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.590     1.517    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y46         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[20]/Q
                         net (fo=1, routed)           0.059     1.717    registers_inst/x_reg[31]_1[20]
    SLICE_X36Y46         FDCE                                         r  registers_inst/x_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    registers_inst/CLK
    SLICE_X36Y46         FDCE                                         r  registers_inst/x_reg[20]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X36Y46         FDCE (Hold_fdce_C_D)         0.047     1.577    registers_inst/x_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 registers_inst/y_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.382%)  route 0.117ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.490ns
    Clock Pessimism Removal (CPR):    0.482ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.563     1.490    registers_inst/CLK
    SLICE_X33Y46         FDCE                                         r  registers_inst/y_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y46         FDCE (Prop_fdce_C_Q)         0.141     1.631 r  registers_inst/y_reg[12]/Q
                         net (fo=1, routed)           0.117     1.748    registers_inst/y[12]
    SLICE_X34Y46         LUT4 (Prop_lut4_I2_O)        0.045     1.793 r  registers_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.793    sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]_1[12]
    SLICE_X34Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.832     2.008    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.482     1.526    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.120     1.646    sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers_inst/x_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.164ns (32.561%)  route 0.340ns (67.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.007ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.562     1.489    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y52         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y52         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[24]/Q
                         net (fo=1, routed)           0.340     1.992    registers_inst/x_reg[31]_1[24]
    SLICE_X32Y46         FDCE                                         r  registers_inst/x_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.831     2.007    registers_inst/CLK
    SLICE_X32Y46         FDCE                                         r  registers_inst/x_reg[24]/C
                         clock pessimism             -0.249     1.758    
    SLICE_X32Y46         FDCE (Hold_fdce_C_D)         0.083     1.841    registers_inst/x_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.841    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            registers_inst/x_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.408%)  route 0.327ns (66.592%))
  Logic Levels:           0  
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.562     1.489    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X32Y50         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y50         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[6]/Q
                         net (fo=1, routed)           0.327     1.980    registers_inst/x_reg[31]_1[6]
    SLICE_X32Y48         FDCE                                         r  registers_inst/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.832     2.008    registers_inst/CLK
    SLICE_X32Y48         FDCE                                         r  registers_inst/x_reg[6]/C
                         clock pessimism             -0.249     1.759    
    SLICE_X32Y48         FDCE (Hold_fdce_C_D)         0.063     1.822    registers_inst/x_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/aw_en_reg/C
                            (rising edge-triggered cell FDSE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.591     1.518    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X43Y42         FDSE                                         r  sqrt_IP_v1_0_S00_AXI_inst/aw_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDSE (Prop_fdse_C_Q)         0.141     1.659 r  sqrt_IP_v1_0_S00_AXI_inst/aw_en_reg/Q
                         net (fo=3, routed)           0.110     1.769    sqrt_IP_v1_0_S00_AXI_inst/aw_en_reg_n_0
    SLICE_X42Y42         LUT4 (Prop_lut4_I0_O)        0.045     1.814 r  sqrt_IP_v1_0_S00_AXI_inst/axi_awready_i_1/O
                         net (fo=3, routed)           0.000     1.814    sqrt_IP_v1_0_S00_AXI_inst/axi_awready0
    SLICE_X42Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.860     2.036    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X42Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg/C
                         clock pessimism             -0.505     1.531    
    SLICE_X42Y42         FDRE (Hold_fdre_C_D)         0.120     1.651    sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg
  -------------------------------------------------------------------
                         required time                         -1.651    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 registers_inst/y_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s00_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s00_axi_aclk rise@0.000ns - s00_axi_aclk rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.212%)  route 0.087ns (31.788%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.590     1.517    registers_inst/CLK
    SLICE_X36Y45         FDCE                                         r  registers_inst/y_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y45         FDCE (Prop_fdce_C_Q)         0.141     1.658 r  registers_inst/y_reg[31]/Q
                         net (fo=1, routed)           0.087     1.744    registers_inst/y[31]
    SLICE_X37Y45         LUT4 (Prop_lut4_I2_O)        0.045     1.789 r  registers_inst/axi_rdata[31]_i_2/O
                         net (fo=1, routed)           0.000     1.789    sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]_1[31]
    SLICE_X37Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X37Y45         FDRE (Hold_fdre_C_D)         0.092     1.622    sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s00_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { s00_axi_aclk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  s00_axi_aclk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X33Y45   registers_inst/ready_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y44   registers_inst/start_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X35Y44   registers_inst/x_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   registers_inst/x_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X32Y46   registers_inst/x_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   registers_inst/x_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X34Y47   registers_inst/x_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   registers_inst/x_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   registers_inst/x_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   registers_inst/ready_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   registers_inst/ready_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   registers_inst/start_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   registers_inst/start_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   registers_inst/x_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   registers_inst/x_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   registers_inst/x_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   registers_inst/x_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   registers_inst/x_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   registers_inst/x_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   registers_inst/ready_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X33Y45   registers_inst/ready_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   registers_inst/start_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X36Y44   registers_inst/start_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   registers_inst/x_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X35Y44   registers_inst/x_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   registers_inst/x_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X34Y47   registers_inst/x_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   registers_inst/x_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X32Y46   registers_inst/x_reg[11]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  s00_axi_aclk
  To Clock:  

Max Delay            37 Endpoints
Min Delay            37 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.197ns  (logic 3.061ns (49.402%)  route 3.136ns (50.598%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y41         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.352 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[0]/Q
                         net (fo=1, routed)           3.136     8.488    s00_axi_rdata_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         2.605    11.093 r  s00_axi_rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.093    s00_axi_rdata[0]
    T17                                                               r  s00_axi_rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.102ns  (logic 3.157ns (51.741%)  route 2.945ns (48.259%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.414 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[5]/Q
                         net (fo=1, routed)           2.945     8.359    s00_axi_rdata_OBUF[5]
    Y19                  OBUF (Prop_obuf_I_O)         2.639    10.998 r  s00_axi_rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.998    s00_axi_rdata[5]
    Y19                                                               r  s00_axi_rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.948ns  (logic 3.051ns (51.287%)  route 2.898ns (48.713%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.752     4.975    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X36Y43         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.431 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[1]/Q
                         net (fo=1, routed)           2.898     8.328    s00_axi_rdata_OBUF[1]
    R17                  OBUF (Prop_obuf_I_O)         2.595    10.923 r  s00_axi_rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.923    s00_axi_rdata[1]
    R17                                                               r  s00_axi_rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.929ns  (logic 3.075ns (51.857%)  route 2.855ns (48.143%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.752     4.975    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X36Y43         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.431 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[4]/Q
                         net (fo=1, routed)           2.855     8.286    s00_axi_rdata_OBUF[4]
    V16                  OBUF (Prop_obuf_I_O)         2.619    10.904 r  s00_axi_rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.904    s00_axi_rdata[4]
    V16                                                               r  s00_axi_rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.959ns  (logic 3.117ns (52.301%)  route 2.843ns (47.699%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.414 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[2]/Q
                         net (fo=1, routed)           2.843     8.257    s00_axi_rdata_OBUF[2]
    R16                  OBUF (Prop_obuf_I_O)         2.599    10.855 r  s00_axi_rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.855    s00_axi_rdata[2]
    R16                                                               r  s00_axi_rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.931ns  (logic 3.156ns (53.203%)  route 2.776ns (46.797%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y42         FDRE (Prop_fdre_C_Q)         0.518     5.414 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[8]/Q
                         net (fo=1, routed)           2.776     8.190    s00_axi_rdata_OBUF[8]
    V20                  OBUF (Prop_obuf_I_O)         2.638    10.827 r  s00_axi_rdata_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.827    s00_axi_rdata[8]
    V20                                                               r  s00_axi_rdata[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.819ns  (logic 3.080ns (52.931%)  route 2.739ns (47.069%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.752     4.975    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X36Y43         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.456     5.431 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[3]/Q
                         net (fo=1, routed)           2.739     8.170    s00_axi_rdata_OBUF[3]
    W16                  OBUF (Prop_obuf_I_O)         2.624    10.794 r  s00_axi_rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.794    s00_axi_rdata[3]
    W16                                                               r  s00_axi_rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.879ns  (logic 3.096ns (52.653%)  route 2.784ns (47.347%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y41         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.352 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[7]/Q
                         net (fo=1, routed)           2.784     8.136    s00_axi_rdata_OBUF[7]
    W20                  OBUF (Prop_obuf_I_O)         2.640    10.775 r  s00_axi_rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000    10.775    s00_axi_rdata[7]
    W20                                                               r  s00_axi_rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.102ns (52.822%)  route 2.771ns (47.178%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y41         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y41         FDRE (Prop_fdre_C_Q)         0.456     5.352 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[6]/Q
                         net (fo=1, routed)           2.771     8.123    s00_axi_rdata_OBUF[6]
    Y18                  OBUF (Prop_obuf_I_O)         2.646    10.769 r  s00_axi_rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.769    s00_axi_rdata[6]
    Y18                                                               r  s00_axi_rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.852ns  (logic 3.082ns (52.676%)  route 2.769ns (47.324%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         1.046     1.046 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.122    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.223 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.673     4.896    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X35Y41         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.456     5.352 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[9]/Q
                         net (fo=1, routed)           2.769     8.121    s00_axi_rdata_OBUF[9]
    U20                  OBUF (Prop_obuf_I_O)         2.626    10.748 r  s00_axi_rdata_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.748    s00_axi_rdata[9]
    U20                                                               r  s00_axi_rdata[9] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.338ns (76.894%)  route 0.402ns (23.106%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.590     1.517    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[31]/Q
                         net (fo=1, routed)           0.402     2.060    s00_axi_rdata_OBUF[31]
    V12                  OBUF (Prop_obuf_I_O)         1.197     3.256 r  s00_axi_rdata_OBUF[31]_inst/O
                         net (fo=0)                   0.000     3.256    s00_axi_rdata[31]
    V12                                                               r  s00_axi_rdata[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_bvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.742ns  (logic 1.362ns (78.197%)  route 0.380ns (21.803%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.591     1.518    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X43Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_bvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sqrt_IP_v1_0_S00_AXI_inst/axi_bvalid_reg/Q
                         net (fo=3, routed)           0.380     2.039    s00_axi_bvalid_OBUF
    T10                  OBUF (Prop_obuf_I_O)         1.221     3.260 r  s00_axi_bvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.260    s00_axi_bvalid
    T10                                                               r  s00_axi_bvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_wready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.745ns  (logic 1.303ns (74.667%)  route 0.442ns (25.333%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.591     1.518    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X43Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y42         FDRE (Prop_fdre_C_Q)         0.141     1.659 r  sqrt_IP_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=4, routed)           0.442     2.101    s00_axi_wready_OBUF
    R19                  OBUF (Prop_obuf_I_O)         1.162     3.263 r  s00_axi_wready_OBUF_inst/O
                         net (fo=0)                   0.000     3.263    s00_axi_wready
    R19                                                               r  s00_axi_wready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_arready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 1.397ns (79.354%)  route 0.363ns (20.646%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.592     1.519    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X43Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_arready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.128     1.647 r  sqrt_IP_v1_0_S00_AXI_inst/axi_arready_reg/Q
                         net (fo=4, routed)           0.363     2.010    s00_axi_arready_OBUF
    U12                  OBUF (Prop_obuf_I_O)         1.269     3.279 r  s00_axi_arready_OBUF_inst/O
                         net (fo=0)                   0.000     3.279    s00_axi_arready
    U12                                                               r  s00_axi_arready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rvalid_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rvalid
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.799ns  (logic 1.370ns (76.141%)  route 0.429ns (23.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.592     1.519    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X43Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rvalid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y45         FDRE (Prop_fdre_C_Q)         0.141     1.660 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rvalid_reg/Q
                         net (fo=3, routed)           0.429     2.089    s00_axi_rvalid_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.229     3.318 r  s00_axi_rvalid_OBUF_inst/O
                         net (fo=0)                   0.000     3.318    s00_axi_rvalid
    T11                                                               r  s00_axi_rvalid (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_awready
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.828ns  (logic 1.370ns (74.947%)  route 0.458ns (25.053%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.591     1.518    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X42Y42         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.164     1.682 r  sqrt_IP_v1_0_S00_AXI_inst/axi_awready_reg/Q
                         net (fo=5, routed)           0.458     2.140    s00_axi_awready_OBUF
    T12                  OBUF (Prop_obuf_I_O)         1.206     3.345 r  s00_axi_awready_OBUF_inst/O
                         net (fo=0)                   0.000     3.345    s00_axi_awready
    T12                                                               r  s00_axi_awready (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.844ns  (logic 1.330ns (72.120%)  route 0.514ns (27.880%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.590     1.517    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y45         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y45         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[20]/Q
                         net (fo=1, routed)           0.514     2.172    s00_axi_rdata_OBUF[20]
    U17                  OBUF (Prop_obuf_I_O)         1.189     3.361 r  s00_axi_rdata_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.361    s00_axi_rdata[20]
    U17                                                               r  s00_axi_rdata[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.907ns  (logic 1.323ns (69.361%)  route 0.584ns (30.639%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.491    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y47         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[27]/Q
                         net (fo=1, routed)           0.584     2.216    s00_axi_rdata_OBUF[27]
    P14                  OBUF (Prop_obuf_I_O)         1.182     3.398 r  s00_axi_rdata_OBUF[27]_inst/O
                         net (fo=0)                   0.000     3.398    s00_axi_rdata[27]
    P14                                                               r  s00_axi_rdata[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.909ns  (logic 1.317ns (68.985%)  route 0.592ns (31.015%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.564     1.491    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X33Y47         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y47         FDRE (Prop_fdre_C_Q)         0.141     1.632 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[28]/Q
                         net (fo=1, routed)           0.592     2.224    s00_axi_rdata_OBUF[28]
    T15                  OBUF (Prop_obuf_I_O)         1.176     3.399 r  s00_axi_rdata_OBUF[28]_inst/O
                         net (fo=0)                   0.000     3.399    s00_axi_rdata[28]
    T15                                                               r  s00_axi_rdata[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            s00_axi_rdata[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.926ns  (logic 1.367ns (70.983%)  route 0.559ns (29.017%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.274     0.274 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.901    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.927 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.563     1.490    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.654 r  sqrt_IP_v1_0_S00_AXI_inst/axi_rdata_reg[30]/Q
                         net (fo=1, routed)           0.559     2.213    s00_axi_rdata_OBUF[30]
    W13                  OBUF (Prop_obuf_I_O)         1.203     3.416 r  s00_axi_rdata_OBUF[30]_inst/O
                         net (fo=0)                   0.000     3.416    s00_axi_rdata[30]
    W13                                                               r  s00_axi_rdata[30] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  s00_axi_aclk

Max Delay           262 Endpoints
Min Delay           262 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[1]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.105ns (18.323%)  route 4.924ns (81.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.982     6.029    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X31Y46         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_x_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499     4.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X31Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[1]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_y_reg[15]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.105ns (18.323%)  route 4.924ns (81.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.982     6.029    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y46         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_y_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499     4.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_y_reg[15]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_y_reg[16]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.105ns (18.323%)  route 4.924ns (81.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.982     6.029    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y46         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_y_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499     4.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_y_reg[16]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_y_reg[23]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.105ns (18.323%)  route 4.924ns (81.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.982     6.029    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y46         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_y_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499     4.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_y_reg[23]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_y_reg[24]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        6.029ns  (logic 1.105ns (18.323%)  route 4.924ns (81.677%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.382ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.382ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.982     6.029    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y46         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_y_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.499     4.382    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y46         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_y_reg[24]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.105ns (19.275%)  route 4.626ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.684     5.731    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y42         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498     4.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[11]_replica/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[4]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.105ns (19.275%)  route 4.626ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.684     5.731    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y42         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_x_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498     4.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[4]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.105ns (19.275%)  route 4.626ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.684     5.731    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y42         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498     4.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[5]_replica/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[6]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.105ns (19.275%)  route 4.626ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.684     5.731    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y42         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_x_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498     4.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[6]/C

Slack:                    inf
  Source:                 s00_axi_aresetn
                            (input port)
  Destination:            sqrt_module_inst/data_path_inst/reg_x_reg[7]/CLR
                            (recovery check against rising-edge clock s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.731ns  (logic 1.105ns (19.275%)  route 4.626ns (80.725%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.381ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  s00_axi_aresetn (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aresetn
    N17                  IBUF (Prop_ibuf_I_O)         0.981     0.981 r  s00_axi_aresetn_IBUF_inst/O
                         net (fo=2, routed)           1.943     2.923    sqrt_module_inst/data_path_inst/s00_axi_aresetn_IBUF
    SLICE_X43Y42         LUT1 (Prop_lut1_I0_O)        0.124     3.047 f  sqrt_module_inst/data_path_inst/FSM_sequential_current_state[1]_i_2/O
                         net (fo=182, routed)         2.684     5.731    sqrt_module_inst/data_path_inst/AR[0]
    SLICE_X30Y42         FDCE                                         f  sqrt_module_inst/data_path_inst/reg_x_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.912     0.912 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           1.880     2.792    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.883 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         1.498     4.381    sqrt_module_inst/data_path_inst/CLK
    SLICE_X30Y42         FDCE                                         r  sqrt_module_inst/data_path_inst/reg_x_reg[7]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 s00_axi_wdata[1]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.580ns  (logic 0.180ns (31.075%)  route 0.400ns (68.925%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J16                                               0.000     0.000 r  s00_axi_wdata[1] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[1]
    J16                  IBUF (Prop_ibuf_I_O)         0.180     0.180 r  s00_axi_wdata_IBUF[1]_inst/O
                         net (fo=1, routed)           0.400     0.580    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[1]
    SLICE_X37Y48         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.860     2.036    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y48         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[1]/C

Slack:                    inf
  Source:                 s00_axi_wdata[0]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.621ns  (logic 0.172ns (27.734%)  route 0.449ns (72.266%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  s00_axi_wdata[0] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  s00_axi_wdata_IBUF[0]_inst/O
                         net (fo=1, routed)           0.449     0.621    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[0]
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[0]/C

Slack:                    inf
  Source:                 s00_axi_wdata[3]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.198ns (31.729%)  route 0.426ns (68.271%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  s00_axi_wdata[3] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[3]
    M15                  IBUF (Prop_ibuf_I_O)         0.198     0.198 r  s00_axi_wdata_IBUF[3]_inst/O
                         net (fo=1, routed)           0.426     0.624    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[3]
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[3]/C

Slack:                    inf
  Source:                 s00_axi_wdata[4]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.633ns  (logic 0.190ns (30.062%)  route 0.443ns (69.938%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  s00_axi_wdata[4] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[4]
    M14                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  s00_axi_wdata_IBUF[4]_inst/O
                         net (fo=1, routed)           0.443     0.633    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[4]
    SLICE_X37Y48         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.860     2.036    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y48         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[4]/C

Slack:                    inf
  Source:                 s00_axi_wdata[5]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.647ns  (logic 0.205ns (31.646%)  route 0.442ns (68.354%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  s00_axi_wdata[5] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[5]
    L15                  IBUF (Prop_ibuf_I_O)         0.205     0.205 r  s00_axi_wdata_IBUF[5]_inst/O
                         net (fo=1, routed)           0.442     0.647    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[5]
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[5]/C

Slack:                    inf
  Source:                 s00_axi_wdata[2]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.737ns  (logic 0.172ns (23.377%)  route 0.564ns (76.623%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    K16                                               0.000     0.000 r  s00_axi_wdata[2] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[2]
    K16                  IBUF (Prop_ibuf_I_O)         0.172     0.172 r  s00_axi_wdata_IBUF[2]_inst/O
                         net (fo=1, routed)           0.564     0.737    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[2]
    SLICE_X35Y50         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.832     2.008    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X35Y50         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[2]/C

Slack:                    inf
  Source:                 s00_axi_wdata[7]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.740ns  (logic 0.188ns (25.423%)  route 0.552ns (74.577%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  s00_axi_wdata[7] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[7]
    N16                  IBUF (Prop_ibuf_I_O)         0.188     0.188 r  s00_axi_wdata_IBUF[7]_inst/O
                         net (fo=1, routed)           0.552     0.740    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[7]
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[7]/C

Slack:                    inf
  Source:                 s00_axi_wdata[9]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.742ns  (logic 0.218ns (29.322%)  route 0.525ns (70.678%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J14                                               0.000     0.000 r  s00_axi_wdata[9] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[9]
    J14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  s00_axi_wdata_IBUF[9]_inst/O
                         net (fo=1, routed)           0.525     0.742    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[9]
    SLICE_X37Y48         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.860     2.036    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y48         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[9]/C

Slack:                    inf
  Source:                 s00_axi_wdata[8]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.759ns  (logic 0.191ns (25.119%)  route 0.568ns (74.881%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  s00_axi_wdata[8] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[8]
    N15                  IBUF (Prop_ibuf_I_O)         0.191     0.191 r  s00_axi_wdata_IBUF[8]_inst/O
                         net (fo=1, routed)           0.568     0.759    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[8]
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.859     2.035    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X37Y46         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[8]/C

Slack:                    inf
  Source:                 s00_axi_wdata[11]
                            (input port)
  Destination:            sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by s00_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.766ns  (logic 0.166ns (21.744%)  route 0.599ns (78.256%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.008ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G15                                               0.000     0.000 r  s00_axi_wdata[11] (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_wdata[11]
    G15                  IBUF (Prop_ibuf_I_O)         0.166     0.166 r  s00_axi_wdata_IBUF[11]_inst/O
                         net (fo=1, routed)           0.599     0.766    sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[31]_0[11]
    SLICE_X34Y52         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock s00_axi_aclk rise edge)
                                                      0.000     0.000 r  
    U14                                               0.000     0.000 r  s00_axi_aclk (IN)
                         net (fo=0)                   0.000     0.000    s00_axi_aclk
    U14                  IBUF (Prop_ibuf_I_O)         0.464     0.464 r  s00_axi_aclk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.147    s00_axi_aclk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.176 r  s00_axi_aclk_IBUF_BUFG_inst/O
                         net (fo=216, routed)         0.832     2.008    sqrt_IP_v1_0_S00_AXI_inst/CLK
    SLICE_X34Y52         FDRE                                         r  sqrt_IP_v1_0_S00_AXI_inst/data_axi_o_reg[11]/C





