
KE1South.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c560  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000014d8  0800c6f0  0800c6f0  0001c6f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800dbc8  0800dbc8  000203e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800dbc8  0800dbc8  0001dbc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800dbd0  0800dbd0  000203e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800dbd0  0800dbd0  0001dbd0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800dbd4  0800dbd4  0001dbd4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000003e4  20000000  0800dbd8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007cc  200003e4  0800dfbc  000203e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000bb0  0800dfbc  00020bb0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000203e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001dbaa  00000000  00000000  00020414  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000039ce  00000000  00000000  0003dfbe  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000016f8  00000000  00000000  00041990  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001520  00000000  00000000  00043088  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00029bfe  00000000  00000000  000445a8  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00015d1b  00000000  00000000  0006e1a6  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000f9fbf  00000000  00000000  00083ec1  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0017de80  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007044  00000000  00000000  0017defc  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200003e4 	.word	0x200003e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800c6d8 	.word	0x0800c6d8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200003e8 	.word	0x200003e8
 80001cc:	0800c6d8 	.word	0x0800c6d8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b972 	b.w	8000ea4 <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9e08      	ldr	r6, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	4688      	mov	r8, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	d14b      	bne.n	8000c7e <__udivmoddi4+0xa6>
 8000be6:	428a      	cmp	r2, r1
 8000be8:	4615      	mov	r5, r2
 8000bea:	d967      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000bec:	fab2 f282 	clz	r2, r2
 8000bf0:	b14a      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf2:	f1c2 0720 	rsb	r7, r2, #32
 8000bf6:	fa01 f302 	lsl.w	r3, r1, r2
 8000bfa:	fa20 f707 	lsr.w	r7, r0, r7
 8000bfe:	4095      	lsls	r5, r2
 8000c00:	ea47 0803 	orr.w	r8, r7, r3
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbb8 f7fe 	udiv	r7, r8, lr
 8000c10:	fa1f fc85 	uxth.w	ip, r5
 8000c14:	fb0e 8817 	mls	r8, lr, r7, r8
 8000c18:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c1c:	fb07 f10c 	mul.w	r1, r7, ip
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18eb      	adds	r3, r5, r3
 8000c26:	f107 30ff 	add.w	r0, r7, #4294967295
 8000c2a:	f080 811b 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8118 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c34:	3f02      	subs	r7, #2
 8000c36:	442b      	add	r3, r5
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c40:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c4c:	45a4      	cmp	ip, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	192c      	adds	r4, r5, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8107 	bcs.w	8000e68 <__udivmoddi4+0x290>
 8000c5a:	45a4      	cmp	ip, r4
 8000c5c:	f240 8104 	bls.w	8000e68 <__udivmoddi4+0x290>
 8000c60:	3802      	subs	r0, #2
 8000c62:	442c      	add	r4, r5
 8000c64:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c68:	eba4 040c 	sub.w	r4, r4, ip
 8000c6c:	2700      	movs	r7, #0
 8000c6e:	b11e      	cbz	r6, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c6 4300 	strd	r4, r3, [r6]
 8000c78:	4639      	mov	r1, r7
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	428b      	cmp	r3, r1
 8000c80:	d909      	bls.n	8000c96 <__udivmoddi4+0xbe>
 8000c82:	2e00      	cmp	r6, #0
 8000c84:	f000 80eb 	beq.w	8000e5e <__udivmoddi4+0x286>
 8000c88:	2700      	movs	r7, #0
 8000c8a:	e9c6 0100 	strd	r0, r1, [r6]
 8000c8e:	4638      	mov	r0, r7
 8000c90:	4639      	mov	r1, r7
 8000c92:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c96:	fab3 f783 	clz	r7, r3
 8000c9a:	2f00      	cmp	r7, #0
 8000c9c:	d147      	bne.n	8000d2e <__udivmoddi4+0x156>
 8000c9e:	428b      	cmp	r3, r1
 8000ca0:	d302      	bcc.n	8000ca8 <__udivmoddi4+0xd0>
 8000ca2:	4282      	cmp	r2, r0
 8000ca4:	f200 80fa 	bhi.w	8000e9c <__udivmoddi4+0x2c4>
 8000ca8:	1a84      	subs	r4, r0, r2
 8000caa:	eb61 0303 	sbc.w	r3, r1, r3
 8000cae:	2001      	movs	r0, #1
 8000cb0:	4698      	mov	r8, r3
 8000cb2:	2e00      	cmp	r6, #0
 8000cb4:	d0e0      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000cb6:	e9c6 4800 	strd	r4, r8, [r6]
 8000cba:	e7dd      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000cbc:	b902      	cbnz	r2, 8000cc0 <__udivmoddi4+0xe8>
 8000cbe:	deff      	udf	#255	; 0xff
 8000cc0:	fab2 f282 	clz	r2, r2
 8000cc4:	2a00      	cmp	r2, #0
 8000cc6:	f040 808f 	bne.w	8000de8 <__udivmoddi4+0x210>
 8000cca:	1b49      	subs	r1, r1, r5
 8000ccc:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cd0:	fa1f f885 	uxth.w	r8, r5
 8000cd4:	2701      	movs	r7, #1
 8000cd6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000cda:	0c23      	lsrs	r3, r4, #16
 8000cdc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000ce0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ce4:	fb08 f10c 	mul.w	r1, r8, ip
 8000ce8:	4299      	cmp	r1, r3
 8000cea:	d907      	bls.n	8000cfc <__udivmoddi4+0x124>
 8000cec:	18eb      	adds	r3, r5, r3
 8000cee:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cf2:	d202      	bcs.n	8000cfa <__udivmoddi4+0x122>
 8000cf4:	4299      	cmp	r1, r3
 8000cf6:	f200 80cd 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000cfa:	4684      	mov	ip, r0
 8000cfc:	1a59      	subs	r1, r3, r1
 8000cfe:	b2a3      	uxth	r3, r4
 8000d00:	fbb1 f0fe 	udiv	r0, r1, lr
 8000d04:	fb0e 1410 	mls	r4, lr, r0, r1
 8000d08:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000d0c:	fb08 f800 	mul.w	r8, r8, r0
 8000d10:	45a0      	cmp	r8, r4
 8000d12:	d907      	bls.n	8000d24 <__udivmoddi4+0x14c>
 8000d14:	192c      	adds	r4, r5, r4
 8000d16:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d1a:	d202      	bcs.n	8000d22 <__udivmoddi4+0x14a>
 8000d1c:	45a0      	cmp	r8, r4
 8000d1e:	f200 80b6 	bhi.w	8000e8e <__udivmoddi4+0x2b6>
 8000d22:	4618      	mov	r0, r3
 8000d24:	eba4 0408 	sub.w	r4, r4, r8
 8000d28:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000d2c:	e79f      	b.n	8000c6e <__udivmoddi4+0x96>
 8000d2e:	f1c7 0c20 	rsb	ip, r7, #32
 8000d32:	40bb      	lsls	r3, r7
 8000d34:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d38:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d3c:	fa01 f407 	lsl.w	r4, r1, r7
 8000d40:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d44:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d48:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d4c:	4325      	orrs	r5, r4
 8000d4e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d52:	0c2c      	lsrs	r4, r5, #16
 8000d54:	fb08 3319 	mls	r3, r8, r9, r3
 8000d58:	fa1f fa8e 	uxth.w	sl, lr
 8000d5c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d60:	fb09 f40a 	mul.w	r4, r9, sl
 8000d64:	429c      	cmp	r4, r3
 8000d66:	fa02 f207 	lsl.w	r2, r2, r7
 8000d6a:	fa00 f107 	lsl.w	r1, r0, r7
 8000d6e:	d90b      	bls.n	8000d88 <__udivmoddi4+0x1b0>
 8000d70:	eb1e 0303 	adds.w	r3, lr, r3
 8000d74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d78:	f080 8087 	bcs.w	8000e8a <__udivmoddi4+0x2b2>
 8000d7c:	429c      	cmp	r4, r3
 8000d7e:	f240 8084 	bls.w	8000e8a <__udivmoddi4+0x2b2>
 8000d82:	f1a9 0902 	sub.w	r9, r9, #2
 8000d86:	4473      	add	r3, lr
 8000d88:	1b1b      	subs	r3, r3, r4
 8000d8a:	b2ad      	uxth	r5, r5
 8000d8c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d90:	fb08 3310 	mls	r3, r8, r0, r3
 8000d94:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d98:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d9c:	45a2      	cmp	sl, r4
 8000d9e:	d908      	bls.n	8000db2 <__udivmoddi4+0x1da>
 8000da0:	eb1e 0404 	adds.w	r4, lr, r4
 8000da4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000da8:	d26b      	bcs.n	8000e82 <__udivmoddi4+0x2aa>
 8000daa:	45a2      	cmp	sl, r4
 8000dac:	d969      	bls.n	8000e82 <__udivmoddi4+0x2aa>
 8000dae:	3802      	subs	r0, #2
 8000db0:	4474      	add	r4, lr
 8000db2:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000db6:	fba0 8902 	umull	r8, r9, r0, r2
 8000dba:	eba4 040a 	sub.w	r4, r4, sl
 8000dbe:	454c      	cmp	r4, r9
 8000dc0:	46c2      	mov	sl, r8
 8000dc2:	464b      	mov	r3, r9
 8000dc4:	d354      	bcc.n	8000e70 <__udivmoddi4+0x298>
 8000dc6:	d051      	beq.n	8000e6c <__udivmoddi4+0x294>
 8000dc8:	2e00      	cmp	r6, #0
 8000dca:	d069      	beq.n	8000ea0 <__udivmoddi4+0x2c8>
 8000dcc:	ebb1 050a 	subs.w	r5, r1, sl
 8000dd0:	eb64 0403 	sbc.w	r4, r4, r3
 8000dd4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000dd8:	40fd      	lsrs	r5, r7
 8000dda:	40fc      	lsrs	r4, r7
 8000ddc:	ea4c 0505 	orr.w	r5, ip, r5
 8000de0:	e9c6 5400 	strd	r5, r4, [r6]
 8000de4:	2700      	movs	r7, #0
 8000de6:	e747      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000de8:	f1c2 0320 	rsb	r3, r2, #32
 8000dec:	fa20 f703 	lsr.w	r7, r0, r3
 8000df0:	4095      	lsls	r5, r2
 8000df2:	fa01 f002 	lsl.w	r0, r1, r2
 8000df6:	fa21 f303 	lsr.w	r3, r1, r3
 8000dfa:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dfe:	4338      	orrs	r0, r7
 8000e00:	0c01      	lsrs	r1, r0, #16
 8000e02:	fbb3 f7fe 	udiv	r7, r3, lr
 8000e06:	fa1f f885 	uxth.w	r8, r5
 8000e0a:	fb0e 3317 	mls	r3, lr, r7, r3
 8000e0e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e12:	fb07 f308 	mul.w	r3, r7, r8
 8000e16:	428b      	cmp	r3, r1
 8000e18:	fa04 f402 	lsl.w	r4, r4, r2
 8000e1c:	d907      	bls.n	8000e2e <__udivmoddi4+0x256>
 8000e1e:	1869      	adds	r1, r5, r1
 8000e20:	f107 3cff 	add.w	ip, r7, #4294967295
 8000e24:	d22f      	bcs.n	8000e86 <__udivmoddi4+0x2ae>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d92d      	bls.n	8000e86 <__udivmoddi4+0x2ae>
 8000e2a:	3f02      	subs	r7, #2
 8000e2c:	4429      	add	r1, r5
 8000e2e:	1acb      	subs	r3, r1, r3
 8000e30:	b281      	uxth	r1, r0
 8000e32:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e36:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e3a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e3e:	fb00 f308 	mul.w	r3, r0, r8
 8000e42:	428b      	cmp	r3, r1
 8000e44:	d907      	bls.n	8000e56 <__udivmoddi4+0x27e>
 8000e46:	1869      	adds	r1, r5, r1
 8000e48:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e4c:	d217      	bcs.n	8000e7e <__udivmoddi4+0x2a6>
 8000e4e:	428b      	cmp	r3, r1
 8000e50:	d915      	bls.n	8000e7e <__udivmoddi4+0x2a6>
 8000e52:	3802      	subs	r0, #2
 8000e54:	4429      	add	r1, r5
 8000e56:	1ac9      	subs	r1, r1, r3
 8000e58:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e5c:	e73b      	b.n	8000cd6 <__udivmoddi4+0xfe>
 8000e5e:	4637      	mov	r7, r6
 8000e60:	4630      	mov	r0, r6
 8000e62:	e709      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e64:	4607      	mov	r7, r0
 8000e66:	e6e7      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e68:	4618      	mov	r0, r3
 8000e6a:	e6fb      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e6c:	4541      	cmp	r1, r8
 8000e6e:	d2ab      	bcs.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e70:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e74:	eb69 020e 	sbc.w	r2, r9, lr
 8000e78:	3801      	subs	r0, #1
 8000e7a:	4613      	mov	r3, r2
 8000e7c:	e7a4      	b.n	8000dc8 <__udivmoddi4+0x1f0>
 8000e7e:	4660      	mov	r0, ip
 8000e80:	e7e9      	b.n	8000e56 <__udivmoddi4+0x27e>
 8000e82:	4618      	mov	r0, r3
 8000e84:	e795      	b.n	8000db2 <__udivmoddi4+0x1da>
 8000e86:	4667      	mov	r7, ip
 8000e88:	e7d1      	b.n	8000e2e <__udivmoddi4+0x256>
 8000e8a:	4681      	mov	r9, r0
 8000e8c:	e77c      	b.n	8000d88 <__udivmoddi4+0x1b0>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	442c      	add	r4, r5
 8000e92:	e747      	b.n	8000d24 <__udivmoddi4+0x14c>
 8000e94:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e98:	442b      	add	r3, r5
 8000e9a:	e72f      	b.n	8000cfc <__udivmoddi4+0x124>
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	e708      	b.n	8000cb2 <__udivmoddi4+0xda>
 8000ea0:	4637      	mov	r7, r6
 8000ea2:	e6e9      	b.n	8000c78 <__udivmoddi4+0xa0>

08000ea4 <__aeabi_idiv0>:
 8000ea4:	4770      	bx	lr
 8000ea6:	bf00      	nop

08000ea8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b086      	sub	sp, #24
 8000eac:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eae:	463b      	mov	r3, r7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]
 8000eba:	611a      	str	r2, [r3, #16]
 8000ebc:	615a      	str	r2, [r3, #20]

  /** Common config 
  */
  hadc1.Instance = ADC1;
 8000ebe:	4b37      	ldr	r3, [pc, #220]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ec0:	4a37      	ldr	r2, [pc, #220]	; (8000fa0 <MX_ADC1_Init+0xf8>)
 8000ec2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8000ec4:	4b35      	ldr	r3, [pc, #212]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000eca:	4b34      	ldr	r3, [pc, #208]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ed0:	4b32      	ldr	r3, [pc, #200]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8000ed6:	4b31      	ldr	r3, [pc, #196]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ed8:	2201      	movs	r2, #1
 8000eda:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000edc:	4b2f      	ldr	r3, [pc, #188]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ede:	2204      	movs	r2, #4
 8000ee0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8000ee2:	4b2e      	ldr	r3, [pc, #184]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ee4:	2200      	movs	r2, #0
 8000ee6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ee8:	4b2c      	ldr	r3, [pc, #176]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000eea:	2201      	movs	r2, #1
 8000eec:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 8000eee:	4b2b      	ldr	r3, [pc, #172]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ef0:	2203      	movs	r2, #3
 8000ef2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ef4:	4b29      	ldr	r3, [pc, #164]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000efc:	4b27      	ldr	r3, [pc, #156]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000efe:	2200      	movs	r2, #0
 8000f00:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000f02:	4b26      	ldr	r3, [pc, #152]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f04:	2200      	movs	r2, #0
 8000f06:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000f08:	4b24      	ldr	r3, [pc, #144]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000f10:	4b22      	ldr	r3, [pc, #136]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f12:	2200      	movs	r2, #0
 8000f14:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8000f16:	4b21      	ldr	r3, [pc, #132]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f18:	2200      	movs	r2, #0
 8000f1a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000f1e:	481f      	ldr	r0, [pc, #124]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f20:	f003 f8c2 	bl	80040a8 <HAL_ADC_Init>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8000f2a:	f001 f96b 	bl	8002204 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f2e:	4b1d      	ldr	r3, [pc, #116]	; (8000fa4 <MX_ADC1_Init+0xfc>)
 8000f30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8000f32:	2306      	movs	r3, #6
 8000f34:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8000f36:	2300      	movs	r3, #0
 8000f38:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8000f3a:	237f      	movs	r3, #127	; 0x7f
 8000f3c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8000f3e:	2304      	movs	r3, #4
 8000f40:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8000f42:	2300      	movs	r3, #0
 8000f44:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f46:	463b      	mov	r3, r7
 8000f48:	4619      	mov	r1, r3
 8000f4a:	4814      	ldr	r0, [pc, #80]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f4c:	f003 fac8 	bl	80044e0 <HAL_ADC_ConfigChannel>
 8000f50:	4603      	mov	r3, r0
 8000f52:	2b00      	cmp	r3, #0
 8000f54:	d001      	beq.n	8000f5a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8000f56:	f001 f955 	bl	8002204 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f5a:	4b13      	ldr	r3, [pc, #76]	; (8000fa8 <MX_ADC1_Init+0x100>)
 8000f5c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8000f5e:	230c      	movs	r3, #12
 8000f60:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f62:	463b      	mov	r3, r7
 8000f64:	4619      	mov	r1, r3
 8000f66:	480d      	ldr	r0, [pc, #52]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f68:	f003 faba 	bl	80044e0 <HAL_ADC_ConfigChannel>
 8000f6c:	4603      	mov	r3, r0
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d001      	beq.n	8000f76 <MX_ADC1_Init+0xce>
  {
    Error_Handler();
 8000f72:	f001 f947 	bl	8002204 <Error_Handler>
  }
  /** Configure Regular Channel 
  */
  sConfig.Channel = ADC_CHANNEL_5;
 8000f76:	4b0d      	ldr	r3, [pc, #52]	; (8000fac <MX_ADC1_Init+0x104>)
 8000f78:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8000f7a:	2312      	movs	r3, #18
 8000f7c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f7e:	463b      	mov	r3, r7
 8000f80:	4619      	mov	r1, r3
 8000f82:	4806      	ldr	r0, [pc, #24]	; (8000f9c <MX_ADC1_Init+0xf4>)
 8000f84:	f003 faac 	bl	80044e0 <HAL_ADC_ConfigChannel>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	2b00      	cmp	r3, #0
 8000f8c:	d001      	beq.n	8000f92 <MX_ADC1_Init+0xea>
  {
    Error_Handler();
 8000f8e:	f001 f939 	bl	8002204 <Error_Handler>
  }

}
 8000f92:	bf00      	nop
 8000f94:	3718      	adds	r7, #24
 8000f96:	46bd      	mov	sp, r7
 8000f98:	bd80      	pop	{r7, pc}
 8000f9a:	bf00      	nop
 8000f9c:	20000970 	.word	0x20000970
 8000fa0:	50040000 	.word	0x50040000
 8000fa4:	25b00200 	.word	0x25b00200
 8000fa8:	2e300800 	.word	0x2e300800
 8000fac:	14f00020 	.word	0x14f00020

08000fb0 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b08a      	sub	sp, #40	; 0x28
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 0314 	add.w	r3, r7, #20
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a2b      	ldr	r2, [pc, #172]	; (800107c <HAL_ADC_MspInit+0xcc>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d14f      	bne.n	8001072 <HAL_ADC_MspInit+0xc2>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000fd2:	4b2b      	ldr	r3, [pc, #172]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fd6:	4a2a      	ldr	r2, [pc, #168]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fd8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000fdc:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000fde:	4b28      	ldr	r3, [pc, #160]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fe0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fe2:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8000fe6:	613b      	str	r3, [r7, #16]
 8000fe8:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fea:	4b25      	ldr	r3, [pc, #148]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000fec:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000fee:	4a24      	ldr	r2, [pc, #144]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000ff0:	f043 0301 	orr.w	r3, r3, #1
 8000ff4:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ff6:	4b22      	ldr	r3, [pc, #136]	; (8001080 <HAL_ADC_MspInit+0xd0>)
 8000ff8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ffa:	f003 0301 	and.w	r3, r3, #1
 8000ffe:	60fb      	str	r3, [r7, #12]
 8001000:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration    
    PA0     ------> ADC1_IN5
    PA4     ------> ADC1_IN9
    PA6     ------> ADC1_IN11 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4|GPIO_PIN_6;
 8001002:	2351      	movs	r3, #81	; 0x51
 8001004:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8001006:	230b      	movs	r3, #11
 8001008:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800100a:	2300      	movs	r3, #0
 800100c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800100e:	f107 0314 	add.w	r3, r7, #20
 8001012:	4619      	mov	r1, r3
 8001014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001018:	f004 fafa 	bl	8005610 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 800101c:	4b19      	ldr	r3, [pc, #100]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800101e:	4a1a      	ldr	r2, [pc, #104]	; (8001088 <HAL_ADC_MspInit+0xd8>)
 8001020:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_0;
 8001022:	4b18      	ldr	r3, [pc, #96]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001024:	2200      	movs	r2, #0
 8001026:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001028:	4b16      	ldr	r3, [pc, #88]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800102a:	2200      	movs	r2, #0
 800102c:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800102e:	4b15      	ldr	r3, [pc, #84]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001030:	2200      	movs	r2, #0
 8001032:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001034:	4b13      	ldr	r3, [pc, #76]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001036:	2280      	movs	r2, #128	; 0x80
 8001038:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800103a:	4b12      	ldr	r3, [pc, #72]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800103c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001040:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001042:	4b10      	ldr	r3, [pc, #64]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001044:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001048:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 800104a:	4b0e      	ldr	r3, [pc, #56]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800104c:	2200      	movs	r2, #0
 800104e:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001050:	4b0c      	ldr	r3, [pc, #48]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001052:	2200      	movs	r2, #0
 8001054:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001056:	480b      	ldr	r0, [pc, #44]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 8001058:	f004 f8a2 	bl	80051a0 <HAL_DMA_Init>
 800105c:	4603      	mov	r3, r0
 800105e:	2b00      	cmp	r3, #0
 8001060:	d001      	beq.n	8001066 <HAL_ADC_MspInit+0xb6>
    {
      Error_Handler();
 8001062:	f001 f8cf 	bl	8002204 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 8001066:	687b      	ldr	r3, [r7, #4]
 8001068:	4a06      	ldr	r2, [pc, #24]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800106a:	64da      	str	r2, [r3, #76]	; 0x4c
 800106c:	4a05      	ldr	r2, [pc, #20]	; (8001084 <HAL_ADC_MspInit+0xd4>)
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	6293      	str	r3, [r2, #40]	; 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 8001072:	bf00      	nop
 8001074:	3728      	adds	r7, #40	; 0x28
 8001076:	46bd      	mov	sp, r7
 8001078:	bd80      	pop	{r7, pc}
 800107a:	bf00      	nop
 800107c:	50040000 	.word	0x50040000
 8001080:	40021000 	.word	0x40021000
 8001084:	200009d4 	.word	0x200009d4
 8001088:	40020008 	.word	0x40020008

0800108c <KE1_ADC_Senser_Get>:
* pusSound : 
* ???
*  0: 
*/
int KE1_ADC_Senser_Get(unsigned short *pusLight, unsigned short *pusSound, unsigned short *pusVoltage)
{
 800108c:	b580      	push	{r7, lr}
 800108e:	b08a      	sub	sp, #40	; 0x28
 8001090:	af00      	add	r7, sp, #0
 8001092:	60f8      	str	r0, [r7, #12]
 8001094:	60b9      	str	r1, [r7, #8]
 8001096:	607a      	str	r2, [r7, #4]
	static unsigned short ausAdcDataBuf[3] = {0};
	unsigned short val = 0;
 8001098:	2300      	movs	r3, #0
 800109a:	84fb      	strh	r3, [r7, #38]	; 0x26
	float fVolts = 0.0, fAmps = 0.0, fMicroamps = 0.0, fLux = 0.0;
 800109c:	f04f 0300 	mov.w	r3, #0
 80010a0:	623b      	str	r3, [r7, #32]
 80010a2:	f04f 0300 	mov.w	r3, #0
 80010a6:	61fb      	str	r3, [r7, #28]
 80010a8:	f04f 0300 	mov.w	r3, #0
 80010ac:	61bb      	str	r3, [r7, #24]
 80010ae:	f04f 0300 	mov.w	r3, #0
 80010b2:	617b      	str	r3, [r7, #20]

	*pusLight = 0;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	2200      	movs	r2, #0
 80010b8:	801a      	strh	r2, [r3, #0]
	*pusSound = 0;
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	2200      	movs	r2, #0
 80010be:	801a      	strh	r2, [r3, #0]
	*pusVoltage = 0;
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	2200      	movs	r2, #0
 80010c4:	801a      	strh	r2, [r3, #0]

	HAL_ADC_Start_DMA( &hadc1, (uint32_t *)ausAdcDataBuf, 3); // ???DMA AD
 80010c6:	2203      	movs	r2, #3
 80010c8:	4938      	ldr	r1, [pc, #224]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 80010ca:	4839      	ldr	r0, [pc, #228]	; (80011b0 <KE1_ADC_Senser_Get+0x124>)
 80010cc:	f003 f966 	bl	800439c <HAL_ADC_Start_DMA>
	HAL_Delay(100); //?????????
 80010d0:	2064      	movs	r0, #100	; 0x64
 80010d2:	f002 fdbf 	bl	8003c54 <HAL_Delay>
	HAL_ADC_Stop(&hadc1);// DMA AD
 80010d6:	4836      	ldr	r0, [pc, #216]	; (80011b0 <KE1_ADC_Senser_Get+0x124>)
 80010d8:	f003 f92c 	bl	8004334 <HAL_ADC_Stop>

	// AD
	fVolts = ((3.3f*ausAdcDataBuf[0])/4096.0f);
 80010dc:	4b33      	ldr	r3, [pc, #204]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 80010de:	881b      	ldrh	r3, [r3, #0]
 80010e0:	ee07 3a90 	vmov	s15, r3
 80010e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010e8:	ed9f 7a32 	vldr	s14, [pc, #200]	; 80011b4 <KE1_ADC_Senser_Get+0x128>
 80010ec:	ee27 7a87 	vmul.f32	s14, s15, s14
 80010f0:	eddf 6a31 	vldr	s13, [pc, #196]	; 80011b8 <KE1_ADC_Senser_Get+0x12c>
 80010f4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80010f8:	edc7 7a08 	vstr	s15, [r7, #32]
	fAmps = fVolts / 10000.0f;
 80010fc:	ed97 7a08 	vldr	s14, [r7, #32]
 8001100:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80011bc <KE1_ADC_Senser_Get+0x130>
 8001104:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001108:	edc7 7a07 	vstr	s15, [r7, #28]
	fMicroamps = fAmps * 1000000;
 800110c:	edd7 7a07 	vldr	s15, [r7, #28]
 8001110:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 80011c0 <KE1_ADC_Senser_Get+0x134>
 8001114:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001118:	edc7 7a06 	vstr	s15, [r7, #24]
	fLux = fMicroamps * 2.0f;
 800111c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001120:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8001124:	edc7 7a05 	vstr	s15, [r7, #20]
	//printf("Light:PA4_ADC:%d - %.2fLux\n", ausAdcDataBuf[0], fLux);
	*pusLight = (uint16_t)fLux;
 8001128:	edd7 7a05 	vldr	s15, [r7, #20]
 800112c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001130:	ee17 3a90 	vmov	r3, s15
 8001134:	b29a      	uxth	r2, r3
 8001136:	68fb      	ldr	r3, [r7, #12]
 8001138:	801a      	strh	r2, [r3, #0]

	// AD
	val = ausAdcDataBuf[1];
 800113a:	4b1c      	ldr	r3, [pc, #112]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 800113c:	885b      	ldrh	r3, [r3, #2]
 800113e:	84fb      	strh	r3, [r7, #38]	; 0x26
	val = (((3.3f*val)/4096.0f)*2*1.5f)*1000;
 8001140:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001142:	ee07 3a90 	vmov	s15, r3
 8001146:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800114a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 80011b4 <KE1_ADC_Senser_Get+0x128>
 800114e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001152:	eddf 6a19 	vldr	s13, [pc, #100]	; 80011b8 <KE1_ADC_Senser_Get+0x12c>
 8001156:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800115a:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800115e:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8001162:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001166:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80011c4 <KE1_ADC_Senser_Get+0x138>
 800116a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800116e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001172:	ee17 3a90 	vmov	r3, s15
 8001176:	84fb      	strh	r3, [r7, #38]	; 0x26
	//printf("Sound:PA6_ADC:%d - %d\n", ausAdcDataBuf[1], val);
	*pusSound = val;
 8001178:	68bb      	ldr	r3, [r7, #8]
 800117a:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800117c:	801a      	strh	r2, [r3, #0]

	// AD
	val = ausAdcDataBuf[2];
 800117e:	4b0b      	ldr	r3, [pc, #44]	; (80011ac <KE1_ADC_Senser_Get+0x120>)
 8001180:	889b      	ldrh	r3, [r3, #4]
 8001182:	84fb      	strh	r3, [r7, #38]	; 0x26
	val = ((val * 825)>>10)*3;//(val * 3300)/4096;//(val*2.17f);//(((3.3f*val)/4096.0f)*2.5f)*1000;
 8001184:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 8001186:	f240 3239 	movw	r2, #825	; 0x339
 800118a:	fb02 f303 	mul.w	r3, r2, r3
 800118e:	129b      	asrs	r3, r3, #10
 8001190:	b29b      	uxth	r3, r3
 8001192:	461a      	mov	r2, r3
 8001194:	0052      	lsls	r2, r2, #1
 8001196:	4413      	add	r3, r2
 8001198:	84fb      	strh	r3, [r7, #38]	; 0x26
	//printf("Sound:PA0_ADC:%d - %d\n", ausAdcDataBuf[1], val);
	*pusVoltage = val;
 800119a:	687b      	ldr	r3, [r7, #4]
 800119c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 800119e:	801a      	strh	r2, [r3, #0]
	return 0;
 80011a0:	2300      	movs	r3, #0
}
 80011a2:	4618      	mov	r0, r3
 80011a4:	3728      	adds	r7, #40	; 0x28
 80011a6:	46bd      	mov	sp, r7
 80011a8:	bd80      	pop	{r7, pc}
 80011aa:	bf00      	nop
 80011ac:	20000400 	.word	0x20000400
 80011b0:	20000970 	.word	0x20000970
 80011b4:	40533333 	.word	0x40533333
 80011b8:	45800000 	.word	0x45800000
 80011bc:	461c4000 	.word	0x461c4000
 80011c0:	49742400 	.word	0x49742400
 80011c4:	447a0000 	.word	0x447a0000

080011c8 <MX_DMA_Init>:

/** 
  * Enable DMA controller clock
  */
void MX_DMA_Init(void) 
{
 80011c8:	b580      	push	{r7, lr}
 80011ca:	b082      	sub	sp, #8
 80011cc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80011ce:	4b0c      	ldr	r3, [pc, #48]	; (8001200 <MX_DMA_Init+0x38>)
 80011d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011d2:	4a0b      	ldr	r2, [pc, #44]	; (8001200 <MX_DMA_Init+0x38>)
 80011d4:	f043 0301 	orr.w	r3, r3, #1
 80011d8:	6493      	str	r3, [r2, #72]	; 0x48
 80011da:	4b09      	ldr	r3, [pc, #36]	; (8001200 <MX_DMA_Init+0x38>)
 80011dc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80011de:	f003 0301 	and.w	r3, r3, #1
 80011e2:	607b      	str	r3, [r7, #4]
 80011e4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80011e6:	2200      	movs	r2, #0
 80011e8:	2100      	movs	r1, #0
 80011ea:	200b      	movs	r0, #11
 80011ec:	f003 ffa1 	bl	8005132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 80011f0:	200b      	movs	r0, #11
 80011f2:	f003 ffba 	bl	800516a <HAL_NVIC_EnableIRQ>

}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40021000 	.word	0x40021000

08001204 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b08a      	sub	sp, #40	; 0x28
 8001208:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800120a:	f107 0314 	add.w	r3, r7, #20
 800120e:	2200      	movs	r2, #0
 8001210:	601a      	str	r2, [r3, #0]
 8001212:	605a      	str	r2, [r3, #4]
 8001214:	609a      	str	r2, [r3, #8]
 8001216:	60da      	str	r2, [r3, #12]
 8001218:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800121a:	4b3f      	ldr	r3, [pc, #252]	; (8001318 <MX_GPIO_Init+0x114>)
 800121c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800121e:	4a3e      	ldr	r2, [pc, #248]	; (8001318 <MX_GPIO_Init+0x114>)
 8001220:	f043 0304 	orr.w	r3, r3, #4
 8001224:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001226:	4b3c      	ldr	r3, [pc, #240]	; (8001318 <MX_GPIO_Init+0x114>)
 8001228:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800122a:	f003 0304 	and.w	r3, r3, #4
 800122e:	613b      	str	r3, [r7, #16]
 8001230:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001232:	4b39      	ldr	r3, [pc, #228]	; (8001318 <MX_GPIO_Init+0x114>)
 8001234:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001236:	4a38      	ldr	r2, [pc, #224]	; (8001318 <MX_GPIO_Init+0x114>)
 8001238:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800123c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800123e:	4b36      	ldr	r3, [pc, #216]	; (8001318 <MX_GPIO_Init+0x114>)
 8001240:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001242:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001246:	60fb      	str	r3, [r7, #12]
 8001248:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800124a:	4b33      	ldr	r3, [pc, #204]	; (8001318 <MX_GPIO_Init+0x114>)
 800124c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800124e:	4a32      	ldr	r2, [pc, #200]	; (8001318 <MX_GPIO_Init+0x114>)
 8001250:	f043 0301 	orr.w	r3, r3, #1
 8001254:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001256:	4b30      	ldr	r3, [pc, #192]	; (8001318 <MX_GPIO_Init+0x114>)
 8001258:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800125a:	f003 0301 	and.w	r3, r3, #1
 800125e:	60bb      	str	r3, [r7, #8]
 8001260:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001262:	4b2d      	ldr	r3, [pc, #180]	; (8001318 <MX_GPIO_Init+0x114>)
 8001264:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001266:	4a2c      	ldr	r2, [pc, #176]	; (8001318 <MX_GPIO_Init+0x114>)
 8001268:	f043 0302 	orr.w	r3, r3, #2
 800126c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800126e:	4b2a      	ldr	r3, [pc, #168]	; (8001318 <MX_GPIO_Init+0x114>)
 8001270:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001272:	f003 0302 	and.w	r3, r3, #2
 8001276:	607b      	str	r3, [r7, #4]
 8001278:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_8 
 800127a:	2200      	movs	r2, #0
 800127c:	f240 311a 	movw	r1, #794	; 0x31a
 8001280:	4826      	ldr	r0, [pc, #152]	; (800131c <MX_GPIO_Init+0x118>)
 8001282:	f004 fb57 	bl	8005934 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_SET);
 8001286:	2201      	movs	r2, #1
 8001288:	21e0      	movs	r1, #224	; 0xe0
 800128a:	4824      	ldr	r0, [pc, #144]	; (800131c <MX_GPIO_Init+0x118>)
 800128c:	f004 fb52 	bl	8005934 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001290:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001294:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001296:	4b22      	ldr	r3, [pc, #136]	; (8001320 <MX_GPIO_Init+0x11c>)
 8001298:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800129a:	2301      	movs	r3, #1
 800129c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800129e:	f107 0314 	add.w	r3, r7, #20
 80012a2:	4619      	mov	r1, r3
 80012a4:	481f      	ldr	r0, [pc, #124]	; (8001324 <MX_GPIO_Init+0x120>)
 80012a6:	f004 f9b3 	bl	8005610 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB1 PB3 PB4 PB5 
                           PB6 PB7 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5 
 80012aa:	f240 33fa 	movw	r3, #1018	; 0x3fa
 80012ae:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b0:	2301      	movs	r3, #1
 80012b2:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b4:	2300      	movs	r3, #0
 80012b6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012b8:	2300      	movs	r3, #0
 80012ba:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80012bc:	f107 0314 	add.w	r3, r7, #20
 80012c0:	4619      	mov	r1, r3
 80012c2:	4816      	ldr	r0, [pc, #88]	; (800131c <MX_GPIO_Init+0x118>)
 80012c4:	f004 f9a4 	bl	8005610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = IRMP_Receive_Pin;
 80012c8:	f44f 6300 	mov.w	r3, #2048	; 0x800
 80012cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80012ce:	2300      	movs	r3, #0
 80012d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(IRMP_Receive_GPIO_Port, &GPIO_InitStruct);
 80012d6:	f107 0314 	add.w	r3, r7, #20
 80012da:	4619      	mov	r1, r3
 80012dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012e0:	f004 f996 	bl	8005610 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012e4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012e8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80012ea:	4b0d      	ldr	r3, [pc, #52]	; (8001320 <MX_GPIO_Init+0x11c>)
 80012ec:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80012ee:	2301      	movs	r3, #1
 80012f0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012f2:	f107 0314 	add.w	r3, r7, #20
 80012f6:	4619      	mov	r1, r3
 80012f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80012fc:	f004 f988 	bl	8005610 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 4, 0);
 8001300:	2200      	movs	r2, #0
 8001302:	2104      	movs	r1, #4
 8001304:	2028      	movs	r0, #40	; 0x28
 8001306:	f003 ff14 	bl	8005132 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 800130a:	2028      	movs	r0, #40	; 0x28
 800130c:	f003 ff2d 	bl	800516a <HAL_NVIC_EnableIRQ>

}
 8001310:	bf00      	nop
 8001312:	3728      	adds	r7, #40	; 0x28
 8001314:	46bd      	mov	sp, r7
 8001316:	bd80      	pop	{r7, pc}
 8001318:	40021000 	.word	0x40021000
 800131c:	48000400 	.word	0x48000400
 8001320:	10110000 	.word	0x10110000
 8001324:	48000800 	.word	0x48000800

08001328 <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 2 */
unsigned char key1 = 0, key2 = 0;
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001328:	b480      	push	{r7}
 800132a:	b083      	sub	sp, #12
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	80fb      	strh	r3, [r7, #6]

}
 8001332:	bf00      	nop
 8001334:	370c      	adds	r7, #12
 8001336:	46bd      	mov	sp, r7
 8001338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133c:	4770      	bx	lr
	...

08001340 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8001340:	b580      	push	{r7, lr}
 8001342:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8001344:	4b1b      	ldr	r3, [pc, #108]	; (80013b4 <MX_I2C2_Init+0x74>)
 8001346:	4a1c      	ldr	r2, [pc, #112]	; (80013b8 <MX_I2C2_Init+0x78>)
 8001348:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x00707CBB;
 800134a:	4b1a      	ldr	r3, [pc, #104]	; (80013b4 <MX_I2C2_Init+0x74>)
 800134c:	4a1b      	ldr	r2, [pc, #108]	; (80013bc <MX_I2C2_Init+0x7c>)
 800134e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001350:	4b18      	ldr	r3, [pc, #96]	; (80013b4 <MX_I2C2_Init+0x74>)
 8001352:	2200      	movs	r2, #0
 8001354:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001356:	4b17      	ldr	r3, [pc, #92]	; (80013b4 <MX_I2C2_Init+0x74>)
 8001358:	2201      	movs	r2, #1
 800135a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800135c:	4b15      	ldr	r3, [pc, #84]	; (80013b4 <MX_I2C2_Init+0x74>)
 800135e:	2200      	movs	r2, #0
 8001360:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001362:	4b14      	ldr	r3, [pc, #80]	; (80013b4 <MX_I2C2_Init+0x74>)
 8001364:	2200      	movs	r2, #0
 8001366:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001368:	4b12      	ldr	r3, [pc, #72]	; (80013b4 <MX_I2C2_Init+0x74>)
 800136a:	2200      	movs	r2, #0
 800136c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800136e:	4b11      	ldr	r3, [pc, #68]	; (80013b4 <MX_I2C2_Init+0x74>)
 8001370:	2200      	movs	r2, #0
 8001372:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001374:	4b0f      	ldr	r3, [pc, #60]	; (80013b4 <MX_I2C2_Init+0x74>)
 8001376:	2200      	movs	r2, #0
 8001378:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800137a:	480e      	ldr	r0, [pc, #56]	; (80013b4 <MX_I2C2_Init+0x74>)
 800137c:	f004 fb24 	bl	80059c8 <HAL_I2C_Init>
 8001380:	4603      	mov	r3, r0
 8001382:	2b00      	cmp	r3, #0
 8001384:	d001      	beq.n	800138a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001386:	f000 ff3d 	bl	8002204 <Error_Handler>
  }
  /** Configure Analogue filter 
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800138a:	2100      	movs	r1, #0
 800138c:	4809      	ldr	r0, [pc, #36]	; (80013b4 <MX_I2C2_Init+0x74>)
 800138e:	f004 fe8d 	bl	80060ac <HAL_I2CEx_ConfigAnalogFilter>
 8001392:	4603      	mov	r3, r0
 8001394:	2b00      	cmp	r3, #0
 8001396:	d001      	beq.n	800139c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001398:	f000 ff34 	bl	8002204 <Error_Handler>
  }
  /** Configure Digital filter 
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800139c:	2100      	movs	r1, #0
 800139e:	4805      	ldr	r0, [pc, #20]	; (80013b4 <MX_I2C2_Init+0x74>)
 80013a0:	f004 fecf 	bl	8006142 <HAL_I2CEx_ConfigDigitalFilter>
 80013a4:	4603      	mov	r3, r0
 80013a6:	2b00      	cmp	r3, #0
 80013a8:	d001      	beq.n	80013ae <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 80013aa:	f000 ff2b 	bl	8002204 <Error_Handler>
  }

}
 80013ae:	bf00      	nop
 80013b0:	bd80      	pop	{r7, pc}
 80013b2:	bf00      	nop
 80013b4:	20000a1c 	.word	0x20000a1c
 80013b8:	40005800 	.word	0x40005800
 80013bc:	00707cbb 	.word	0x00707cbb

080013c0 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b08a      	sub	sp, #40	; 0x28
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013c8:	f107 0314 	add.w	r3, r7, #20
 80013cc:	2200      	movs	r2, #0
 80013ce:	601a      	str	r2, [r3, #0]
 80013d0:	605a      	str	r2, [r3, #4]
 80013d2:	609a      	str	r2, [r3, #8]
 80013d4:	60da      	str	r2, [r3, #12]
 80013d6:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80013d8:	687b      	ldr	r3, [r7, #4]
 80013da:	681b      	ldr	r3, [r3, #0]
 80013dc:	4a17      	ldr	r2, [pc, #92]	; (800143c <HAL_I2C_MspInit+0x7c>)
 80013de:	4293      	cmp	r3, r2
 80013e0:	d128      	bne.n	8001434 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80013e2:	4b17      	ldr	r3, [pc, #92]	; (8001440 <HAL_I2C_MspInit+0x80>)
 80013e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013e6:	4a16      	ldr	r2, [pc, #88]	; (8001440 <HAL_I2C_MspInit+0x80>)
 80013e8:	f043 0302 	orr.w	r3, r3, #2
 80013ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80013ee:	4b14      	ldr	r3, [pc, #80]	; (8001440 <HAL_I2C_MspInit+0x80>)
 80013f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80013f2:	f003 0302 	and.w	r3, r3, #2
 80013f6:	613b      	str	r3, [r7, #16]
 80013f8:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration    
    PB13     ------> I2C2_SCL
    PB14     ------> I2C2_SDA 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80013fa:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 80013fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001400:	2312      	movs	r3, #18
 8001402:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001404:	2301      	movs	r3, #1
 8001406:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001408:	2303      	movs	r3, #3
 800140a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800140c:	2304      	movs	r3, #4
 800140e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001410:	f107 0314 	add.w	r3, r7, #20
 8001414:	4619      	mov	r1, r3
 8001416:	480b      	ldr	r0, [pc, #44]	; (8001444 <HAL_I2C_MspInit+0x84>)
 8001418:	f004 f8fa 	bl	8005610 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 800141c:	4b08      	ldr	r3, [pc, #32]	; (8001440 <HAL_I2C_MspInit+0x80>)
 800141e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001420:	4a07      	ldr	r2, [pc, #28]	; (8001440 <HAL_I2C_MspInit+0x80>)
 8001422:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001426:	6593      	str	r3, [r2, #88]	; 0x58
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <HAL_I2C_MspInit+0x80>)
 800142a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800142c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001430:	60fb      	str	r3, [r7, #12]
 8001432:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001434:	bf00      	nop
 8001436:	3728      	adds	r7, #40	; 0x28
 8001438:	46bd      	mov	sp, r7
 800143a:	bd80      	pop	{r7, pc}
 800143c:	40005800 	.word	0x40005800
 8001440:	40021000 	.word	0x40021000
 8001444:	48000400 	.word	0x48000400

08001448 <KE1_I2C_SHT31>:
* pfHumi : 
* ??
*  0: 
*/
int KE1_I2C_SHT31(float *pfTemp, float *pfHumi)
{
 8001448:	b580      	push	{r7, lr}
 800144a:	b088      	sub	sp, #32
 800144c:	af04      	add	r7, sp, #16
 800144e:	6078      	str	r0, [r7, #4]
 8001450:	6039      	str	r1, [r7, #0]
	unsigned short usVal = 0;
 8001452:	2300      	movs	r3, #0
 8001454:	81fb      	strh	r3, [r7, #14]
	unsigned char dataBuf[6] = {0};
 8001456:	f107 0308 	add.w	r3, r7, #8
 800145a:	2200      	movs	r2, #0
 800145c:	601a      	str	r2, [r3, #0]
 800145e:	809a      	strh	r2, [r3, #4]
	if(NULL == pfTemp || NULL == pfHumi) return -1;
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	2b00      	cmp	r3, #0
 8001464:	d002      	beq.n	800146c <KE1_I2C_SHT31+0x24>
 8001466:	683b      	ldr	r3, [r7, #0]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d102      	bne.n	8001472 <KE1_I2C_SHT31+0x2a>
 800146c:	f04f 33ff 	mov.w	r3, #4294967295
 8001470:	e04a      	b.n	8001508 <KE1_I2C_SHT31+0xc0>
	*pfTemp = 0.0;
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	f04f 0200 	mov.w	r2, #0
 8001478:	601a      	str	r2, [r3, #0]
	*pfHumi = 0.0;
 800147a:	683b      	ldr	r3, [r7, #0]
 800147c:	f04f 0200 	mov.w	r2, #0
 8001480:	601a      	str	r2, [r3, #0]
	/*
	
	0x89 -> I2C
	0x240B -> I2C()
	*/
	HAL_I2C_Mem_Read(&hi2c2, 0x89, 0x240B, I2C_MEMADD_SIZE_16BIT, dataBuf, 6, 0xF);
 8001482:	230f      	movs	r3, #15
 8001484:	9302      	str	r3, [sp, #8]
 8001486:	2306      	movs	r3, #6
 8001488:	9301      	str	r3, [sp, #4]
 800148a:	f107 0308 	add.w	r3, r7, #8
 800148e:	9300      	str	r3, [sp, #0]
 8001490:	2302      	movs	r3, #2
 8001492:	f242 420b 	movw	r2, #9227	; 0x240b
 8001496:	2189      	movs	r1, #137	; 0x89
 8001498:	481d      	ldr	r0, [pc, #116]	; (8001510 <KE1_I2C_SHT31+0xc8>)
 800149a:	f004 fb25 	bl	8005ae8 <HAL_I2C_Mem_Read>

	usVal = (dataBuf[0]<<8)|dataBuf[1];
 800149e:	7a3b      	ldrb	r3, [r7, #8]
 80014a0:	021b      	lsls	r3, r3, #8
 80014a2:	b21a      	sxth	r2, r3
 80014a4:	7a7b      	ldrb	r3, [r7, #9]
 80014a6:	b21b      	sxth	r3, r3
 80014a8:	4313      	orrs	r3, r2
 80014aa:	b21b      	sxth	r3, r3
 80014ac:	81fb      	strh	r3, [r7, #14]
	*pfTemp = 175.0f*(float)usVal/65535.0f-45.0f;
 80014ae:	89fb      	ldrh	r3, [r7, #14]
 80014b0:	ee07 3a90 	vmov	s15, r3
 80014b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014b8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8001514 <KE1_I2C_SHT31+0xcc>
 80014bc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014c0:	eddf 6a15 	vldr	s13, [pc, #84]	; 8001518 <KE1_I2C_SHT31+0xd0>
 80014c4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80014c8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800151c <KE1_I2C_SHT31+0xd4>
 80014cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	edc3 7a00 	vstr	s15, [r3]

	usVal = (dataBuf[3]<<8)|dataBuf[4];
 80014d6:	7afb      	ldrb	r3, [r7, #11]
 80014d8:	021b      	lsls	r3, r3, #8
 80014da:	b21a      	sxth	r2, r3
 80014dc:	7b3b      	ldrb	r3, [r7, #12]
 80014de:	b21b      	sxth	r3, r3
 80014e0:	4313      	orrs	r3, r2
 80014e2:	b21b      	sxth	r3, r3
 80014e4:	81fb      	strh	r3, [r7, #14]
	*pfHumi = 100.0f*(float)usVal/65535.0f;
 80014e6:	89fb      	ldrh	r3, [r7, #14]
 80014e8:	ee07 3a90 	vmov	s15, r3
 80014ec:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014f0:	ed9f 7a0b 	vldr	s14, [pc, #44]	; 8001520 <KE1_I2C_SHT31+0xd8>
 80014f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80014f8:	eddf 6a07 	vldr	s13, [pc, #28]	; 8001518 <KE1_I2C_SHT31+0xd0>
 80014fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001500:	683b      	ldr	r3, [r7, #0]
 8001502:	edc3 7a00 	vstr	s15, [r3]

	return 0;
 8001506:	2300      	movs	r3, #0
}
 8001508:	4618      	mov	r0, r3
 800150a:	3710      	adds	r7, #16
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	20000a1c 	.word	0x20000a1c
 8001514:	432f0000 	.word	0x432f0000
 8001518:	477fff00 	.word	0x477fff00
 800151c:	42340000 	.word	0x42340000
 8001520:	42c80000 	.word	0x42c80000

08001524 <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 8001524:	b480      	push	{r7}
 8001526:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001528:	f3bf 8f4f 	dsb	sy
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 800152c:	4b05      	ldr	r3, [pc, #20]	; (8001544 <__NVIC_SystemReset+0x20>)
 800152e:	68db      	ldr	r3, [r3, #12]
 8001530:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8001534:	4903      	ldr	r1, [pc, #12]	; (8001544 <__NVIC_SystemReset+0x20>)
 8001536:	4b04      	ldr	r3, [pc, #16]	; (8001548 <__NVIC_SystemReset+0x24>)
 8001538:	4313      	orrs	r3, r2
 800153a:	60cb      	str	r3, [r1, #12]
 800153c:	f3bf 8f4f 	dsb	sy
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 8001540:	bf00      	nop
 8001542:	e7fd      	b.n	8001540 <__NVIC_SystemReset+0x1c>
 8001544:	e000ed00 	.word	0xe000ed00
 8001548:	05fa0004 	.word	0x05fa0004

0800154c <KE1_Parse_NNMI>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int KE1_Parse_NNMI(char *pcNNMI, char *pcOut)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b088      	sub	sp, #32
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
 8001554:	6039      	str	r1, [r7, #0]
	char ch = 0, lenFlag = 0, dataFlag = 0;
 8001556:	2300      	movs	r3, #0
 8001558:	73fb      	strb	r3, [r7, #15]
 800155a:	2300      	movs	r3, #0
 800155c:	77fb      	strb	r3, [r7, #31]
 800155e:	2300      	movs	r3, #0
 8001560:	77bb      	strb	r3, [r7, #30]
	char acLen[5] = {0};
 8001562:	f107 0308 	add.w	r3, r7, #8
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	711a      	strb	r2, [r3, #4]
	int i = 0, pos = 0, dLen = 0;
 800156c:	2300      	movs	r3, #0
 800156e:	61bb      	str	r3, [r7, #24]
 8001570:	2300      	movs	r3, #0
 8001572:	617b      	str	r3, [r7, #20]
 8001574:	2300      	movs	r3, #0
 8001576:	613b      	str	r3, [r7, #16]
	//+NNMI:6,010009020000
	for(i=0; i<strlen(pcNNMI); i++){
 8001578:	2300      	movs	r3, #0
 800157a:	61bb      	str	r3, [r7, #24]
 800157c:	e03c      	b.n	80015f8 <KE1_Parse_NNMI+0xac>
		ch = pcNNMI[i];
 800157e:	69bb      	ldr	r3, [r7, #24]
 8001580:	687a      	ldr	r2, [r7, #4]
 8001582:	4413      	add	r3, r2
 8001584:	781b      	ldrb	r3, [r3, #0]
 8001586:	73fb      	strb	r3, [r7, #15]
		if(0x0D == ch && 1 == dataFlag) break;
 8001588:	7bfb      	ldrb	r3, [r7, #15]
 800158a:	2b0d      	cmp	r3, #13
 800158c:	d102      	bne.n	8001594 <KE1_Parse_NNMI+0x48>
 800158e:	7fbb      	ldrb	r3, [r7, #30]
 8001590:	2b01      	cmp	r3, #1
 8001592:	d039      	beq.n	8001608 <KE1_Parse_NNMI+0xbc>

		if(':' == ch){
 8001594:	7bfb      	ldrb	r3, [r7, #15]
 8001596:	2b3a      	cmp	r3, #58	; 0x3a
 8001598:	d104      	bne.n	80015a4 <KE1_Parse_NNMI+0x58>
			lenFlag = 1; pos = 0;
 800159a:	2301      	movs	r3, #1
 800159c:	77fb      	strb	r3, [r7, #31]
 800159e:	2300      	movs	r3, #0
 80015a0:	617b      	str	r3, [r7, #20]
			continue;
 80015a2:	e026      	b.n	80015f2 <KE1_Parse_NNMI+0xa6>
		}
		if(',' == ch){
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	2b2c      	cmp	r3, #44	; 0x2c
 80015a8:	d10c      	bne.n	80015c4 <KE1_Parse_NNMI+0x78>
			lenFlag = 0;
 80015aa:	2300      	movs	r3, #0
 80015ac:	77fb      	strb	r3, [r7, #31]
			dataFlag = 1; pos = 0;
 80015ae:	2301      	movs	r3, #1
 80015b0:	77bb      	strb	r3, [r7, #30]
 80015b2:	2300      	movs	r3, #0
 80015b4:	617b      	str	r3, [r7, #20]
			dLen = atoi(acLen);
 80015b6:	f107 0308 	add.w	r3, r7, #8
 80015ba:	4618      	mov	r0, r3
 80015bc:	f008 fa2e 	bl	8009a1c <atoi>
 80015c0:	6138      	str	r0, [r7, #16]
			continue;
 80015c2:	e016      	b.n	80015f2 <KE1_Parse_NNMI+0xa6>
		}
		if(1 == lenFlag){
 80015c4:	7ffb      	ldrb	r3, [r7, #31]
 80015c6:	2b01      	cmp	r3, #1
 80015c8:	d108      	bne.n	80015dc <KE1_Parse_NNMI+0x90>
			acLen[pos++] = ch;
 80015ca:	697b      	ldr	r3, [r7, #20]
 80015cc:	1c5a      	adds	r2, r3, #1
 80015ce:	617a      	str	r2, [r7, #20]
 80015d0:	f107 0220 	add.w	r2, r7, #32
 80015d4:	4413      	add	r3, r2
 80015d6:	7bfa      	ldrb	r2, [r7, #15]
 80015d8:	f803 2c18 	strb.w	r2, [r3, #-24]
		}
		if(1 == dataFlag){
 80015dc:	7fbb      	ldrb	r3, [r7, #30]
 80015de:	2b01      	cmp	r3, #1
 80015e0:	d107      	bne.n	80015f2 <KE1_Parse_NNMI+0xa6>
			pcOut[pos++] = ch;
 80015e2:	697b      	ldr	r3, [r7, #20]
 80015e4:	1c5a      	adds	r2, r3, #1
 80015e6:	617a      	str	r2, [r7, #20]
 80015e8:	461a      	mov	r2, r3
 80015ea:	683b      	ldr	r3, [r7, #0]
 80015ec:	4413      	add	r3, r2
 80015ee:	7bfa      	ldrb	r2, [r7, #15]
 80015f0:	701a      	strb	r2, [r3, #0]
	for(i=0; i<strlen(pcNNMI); i++){
 80015f2:	69bb      	ldr	r3, [r7, #24]
 80015f4:	3301      	adds	r3, #1
 80015f6:	61bb      	str	r3, [r7, #24]
 80015f8:	6878      	ldr	r0, [r7, #4]
 80015fa:	f7fe fde9 	bl	80001d0 <strlen>
 80015fe:	4602      	mov	r2, r0
 8001600:	69bb      	ldr	r3, [r7, #24]
 8001602:	429a      	cmp	r2, r3
 8001604:	d8bb      	bhi.n	800157e <KE1_Parse_NNMI+0x32>
 8001606:	e000      	b.n	800160a <KE1_Parse_NNMI+0xbe>
		if(0x0D == ch && 1 == dataFlag) break;
 8001608:	bf00      	nop
		}
	}
	return dLen;
 800160a:	693b      	ldr	r3, [r7, #16]
}
 800160c:	4618      	mov	r0, r3
 800160e:	3720      	adds	r7, #32
 8001610:	46bd      	mov	sp, r7
 8001612:	bd80      	pop	{r7, pc}

08001614 <ascii2hex>:

void ascii2hex(char *pcAscii, char *pcHex)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
 800161c:	6039      	str	r1, [r7, #0]
	int iDlen = 0, i = 0, pos = 0;
 800161e:	2300      	movs	r3, #0
 8001620:	60fb      	str	r3, [r7, #12]
 8001622:	2300      	movs	r3, #0
 8001624:	617b      	str	r3, [r7, #20]
 8001626:	2300      	movs	r3, #0
 8001628:	613b      	str	r3, [r7, #16]
	iDlen = strlen(pcAscii);
 800162a:	6878      	ldr	r0, [r7, #4]
 800162c:	f7fe fdd0 	bl	80001d0 <strlen>
 8001630:	4603      	mov	r3, r0
 8001632:	60fb      	str	r3, [r7, #12]
	if(128 < iDlen) return;
 8001634:	68fb      	ldr	r3, [r7, #12]
 8001636:	2b80      	cmp	r3, #128	; 0x80
 8001638:	dc18      	bgt.n	800166c <ascii2hex+0x58>
	for(i=0; i<iDlen; i++){
 800163a:	2300      	movs	r3, #0
 800163c:	617b      	str	r3, [r7, #20]
 800163e:	e010      	b.n	8001662 <ascii2hex+0x4e>
		sprintf(&pcHex[pos], "%02X", pcAscii[i]);
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	683a      	ldr	r2, [r7, #0]
 8001644:	18d0      	adds	r0, r2, r3
 8001646:	697b      	ldr	r3, [r7, #20]
 8001648:	687a      	ldr	r2, [r7, #4]
 800164a:	4413      	add	r3, r2
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	461a      	mov	r2, r3
 8001650:	4908      	ldr	r1, [pc, #32]	; (8001674 <ascii2hex+0x60>)
 8001652:	f008 ff31 	bl	800a4b8 <siprintf>
		pos += 2;
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	3302      	adds	r3, #2
 800165a:	613b      	str	r3, [r7, #16]
	for(i=0; i<iDlen; i++){
 800165c:	697b      	ldr	r3, [r7, #20]
 800165e:	3301      	adds	r3, #1
 8001660:	617b      	str	r3, [r7, #20]
 8001662:	697a      	ldr	r2, [r7, #20]
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	429a      	cmp	r2, r3
 8001668:	dbea      	blt.n	8001640 <ascii2hex+0x2c>
 800166a:	e000      	b.n	800166e <ascii2hex+0x5a>
	if(128 < iDlen) return;
 800166c:	bf00      	nop
	}
}
 800166e:	3718      	adds	r7, #24
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	0800c6f0 	.word	0x0800c6f0

08001678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001678:	b5f0      	push	{r4, r5, r6, r7, lr}
 800167a:	b0a7      	sub	sp, #156	; 0x9c
 800167c:	af08      	add	r7, sp, #32
  /* USER CODE BEGIN 1 */
	IRMP_DATA irmp_data;
	const char *pcVersion = "V0.0.7";
 800167e:	4bc3      	ldr	r3, [pc, #780]	; (800198c <main+0x314>)
 8001680:	64bb      	str	r3, [r7, #72]	; 0x48
	float fTemp = 34.2, fHumi = 0.0;
 8001682:	4bc3      	ldr	r3, [pc, #780]	; (8001990 <main+0x318>)
 8001684:	633b      	str	r3, [r7, #48]	; 0x30
 8001686:	f04f 0300 	mov.w	r3, #0
 800168a:	62fb      	str	r3, [r7, #44]	; 0x2c
	unsigned short usLight = 0, usSound = 0, usVoltage = 0;
 800168c:	2300      	movs	r3, #0
 800168e:	857b      	strh	r3, [r7, #42]	; 0x2a
 8001690:	2300      	movs	r3, #0
 8001692:	853b      	strh	r3, [r7, #40]	; 0x28
 8001694:	2300      	movs	r3, #0
 8001696:	84fb      	strh	r3, [r7, #38]	; 0x26

	int iUserCase = 0, iRet = -1, tryCnt = 0, iSigVal = 0;
 8001698:	2300      	movs	r3, #0
 800169a:	677b      	str	r3, [r7, #116]	; 0x74
 800169c:	f04f 33ff 	mov.w	r3, #4294967295
 80016a0:	647b      	str	r3, [r7, #68]	; 0x44
 80016a2:	2300      	movs	r3, #0
 80016a4:	673b      	str	r3, [r7, #112]	; 0x70
 80016a6:	2300      	movs	r3, #0
 80016a8:	66fb      	str	r3, [r7, #108]	; 0x6c

	char netFlag = 0, cmdLen = 0, acSigVal[3] = {0};
 80016aa:	2300      	movs	r3, #0
 80016ac:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
 80016b0:	2300      	movs	r3, #0
 80016b2:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43
 80016b6:	f107 0320 	add.w	r3, r7, #32
 80016ba:	2100      	movs	r1, #0
 80016bc:	460a      	mov	r2, r1
 80016be:	801a      	strh	r2, [r3, #0]
 80016c0:	460a      	mov	r2, r1
 80016c2:	709a      	strb	r2, [r3, #2]

	unsigned int atLen = 0, dLen = 0, timeout = 1000, upDevFreq = 0, upNetFreq = 0;
 80016c4:	2300      	movs	r3, #0
 80016c6:	61fb      	str	r3, [r7, #28]
 80016c8:	2300      	movs	r3, #0
 80016ca:	63fb      	str	r3, [r7, #60]	; 0x3c
 80016cc:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80016d0:	667b      	str	r3, [r7, #100]	; 0x64
 80016d2:	2300      	movs	r3, #0
 80016d4:	663b      	str	r3, [r7, #96]	; 0x60
 80016d6:	2300      	movs	r3, #0
 80016d8:	65fb      	str	r3, [r7, #92]	; 0x5c
	int nbSP = 0, nbCCID = 0, nbSNR = 0;
 80016da:	2300      	movs	r3, #0
 80016dc:	61bb      	str	r3, [r7, #24]
 80016de:	2300      	movs	r3, #0
 80016e0:	617b      	str	r3, [r7, #20]
 80016e2:	2300      	movs	r3, #0
 80016e4:	613b      	str	r3, [r7, #16]
	unsigned char nbECL = 0;
 80016e6:	2300      	movs	r3, #0
 80016e8:	73fb      	strb	r3, [r7, #15]
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ea:	f002 fa42 	bl	8003b72 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016ee:	f000 fd07 	bl	8002100 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016f2:	f7ff fd87 	bl	8001204 <MX_GPIO_Init>
  MX_DMA_Init();
 80016f6:	f7ff fd67 	bl	80011c8 <MX_DMA_Init>
  MX_ADC1_Init();
 80016fa:	f7ff fbd5 	bl	8000ea8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 80016fe:	f001 ff65 	bl	80035cc <MX_USART1_UART_Init>
  MX_USART3_UART_Init();
 8001702:	f001 ff93 	bl	800362c <MX_USART3_UART_Init>
  MX_I2C2_Init();
 8001706:	f7ff fe1b 	bl	8001340 <MX_I2C2_Init>
  MX_TIM2_Init();
 800170a:	f001 fea1 	bl	8003450 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
	Beep_Switch(1);
 800170e:	2001      	movs	r0, #1
 8001710:	f001 ff32 	bl	8003578 <Beep_Switch>
	HAL_Delay(500);
 8001714:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001718:	f002 fa9c 	bl	8003c54 <HAL_Delay>
	Beep_Switch(0);
 800171c:	2000      	movs	r0, #0
 800171e:	f001 ff2b 	bl	8003578 <Beep_Switch>

	UART_Enable_Receive_IT();// ????
 8001722:	f002 f873 	bl	800380c <UART_Enable_Receive_IT>

	OLED_Init(); // OLDE
 8001726:	f001 fb67 	bl	8002df8 <OLED_Init>


	OLED_DrawLogo(); // bmplogo
 800172a:	f001 fbcb 	bl	8002ec4 <OLED_DrawLogo>
	HAL_Delay(2000);
 800172e:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8001732:	f002 fa8f 	bl	8003c54 <HAL_Delay>

	OLED_ShowKE1(); //  KE1
 8001736:	f001 fbd5 	bl	8002ee4 <OLED_ShowKE1>
	OLED_ShowString(0, 3, (uint8_t *)pcVersion, 6);
 800173a:	2306      	movs	r3, #6
 800173c:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800173e:	2103      	movs	r1, #3
 8001740:	2000      	movs	r0, #0
 8001742:	f001 fa91 	bl	8002c68 <OLED_ShowString>
	HAL_Delay(2000);
 8001746:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 800174a:	f002 fa83 	bl	8003c54 <HAL_Delay>
	printf("Hello! i am KE1 south demo %s\r\n",pcVersion);
 800174e:	6cb9      	ldr	r1, [r7, #72]	; 0x48
 8001750:	4890      	ldr	r0, [pc, #576]	; (8001994 <main+0x31c>)
 8001752:	f008 fe01 	bl	800a358 <iprintf>


	KE1_I2C_SHT31(&fTemp, &fHumi);
 8001756:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800175a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800175e:	4611      	mov	r1, r2
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff fe71 	bl	8001448 <KE1_I2C_SHT31>
	printf("T:%0.2f,H:%0.2f\r\n", fTemp, fHumi);
 8001766:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001768:	4618      	mov	r0, r3
 800176a:	f7fe feed 	bl	8000548 <__aeabi_f2d>
 800176e:	4605      	mov	r5, r0
 8001770:	460e      	mov	r6, r1
 8001772:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001774:	4618      	mov	r0, r3
 8001776:	f7fe fee7 	bl	8000548 <__aeabi_f2d>
 800177a:	4603      	mov	r3, r0
 800177c:	460c      	mov	r4, r1
 800177e:	e9cd 3400 	strd	r3, r4, [sp]
 8001782:	462a      	mov	r2, r5
 8001784:	4633      	mov	r3, r6
 8001786:	4884      	ldr	r0, [pc, #528]	; (8001998 <main+0x320>)
 8001788:	f008 fde6 	bl	800a358 <iprintf>

	KE1_Send_AT("AT\r\n"); atLen = sizeof(acAtBuf);
 800178c:	4883      	ldr	r0, [pc, #524]	; (800199c <main+0x324>)
 800178e:	f002 f89d 	bl	80038cc <KE1_Send_AT>
 8001792:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001796:	61fb      	str	r3, [r7, #28]
	iRet = KE1_Recv_AT(acAtBuf, &atLen, 1000);
 8001798:	f107 031c 	add.w	r3, r7, #28
 800179c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017a0:	4619      	mov	r1, r3
 80017a2:	487f      	ldr	r0, [pc, #508]	; (80019a0 <main+0x328>)
 80017a4:	f002 f8ba 	bl	800391c <KE1_Recv_AT>
 80017a8:	6478      	str	r0, [r7, #68]	; 0x44

	if(0 == fHumi || 0 == iRet){
 80017aa:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80017ae:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b6:	d002      	beq.n	80017be <main+0x146>
 80017b8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d104      	bne.n	80017c8 <main+0x150>
		printf("I2C or AT NVIC_SystemReset\n");
 80017be:	4879      	ldr	r0, [pc, #484]	; (80019a4 <main+0x32c>)
 80017c0:	f008 fe3e 	bl	800a440 <puts>
		NVIC_SystemReset();//I2C?ATMCU 
 80017c4:	f7ff feae 	bl	8001524 <__NVIC_SystemReset>
	}

	OLED_Clear();
 80017c8:	f001 f9a4 	bl	8002b14 <OLED_Clear>

	tryCnt = 120;
 80017cc:	2378      	movs	r3, #120	; 0x78
 80017ce:	673b      	str	r3, [r7, #112]	; 0x70

	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80017d0:	2201      	movs	r2, #1
 80017d2:	2120      	movs	r1, #32
 80017d4:	4874      	ldr	r0, [pc, #464]	; (80019a8 <main+0x330>)
 80017d6:	f004 f8ad 	bl	8005934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 80017da:	2201      	movs	r2, #1
 80017dc:	2140      	movs	r1, #64	; 0x40
 80017de:	4872      	ldr	r0, [pc, #456]	; (80019a8 <main+0x330>)
 80017e0:	f004 f8a8 	bl	8005934 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);	//???
 80017e4:	2200      	movs	r2, #0
 80017e6:	2180      	movs	r1, #128	; 0x80
 80017e8:	486f      	ldr	r0, [pc, #444]	; (80019a8 <main+0x330>)
 80017ea:	f004 f8a3 	bl	8005934 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

	HAL_TIM_Base_Start_IT(&htim2);
 80017ee:	486f      	ldr	r0, [pc, #444]	; (80019ac <main+0x334>)
 80017f0:	f005 feaa 	bl	8007548 <HAL_TIM_Base_Start_IT>
	irmp_init();
 80017f4:	f007 fbd4 	bl	8008fa0 <irmp_init>
	int TempAppr=0;
 80017f8:	2300      	movs	r3, #0
 80017fa:	65bb      	str	r3, [r7, #88]	; 0x58
	int count=0;
 80017fc:	2300      	movs	r3, #0
 80017fe:	657b      	str	r3, [r7, #84]	; 0x54
	int appoint=0;
 8001800:	2300      	movs	r3, #0
 8001802:	653b      	str	r3, [r7, #80]	; 0x50
	int issit=0;
 8001804:	2300      	movs	r3, #0
 8001806:	64fb      	str	r3, [r7, #76]	; 0x4c

	while (1)
	{
    /* USER CODE END WHILE */
		if(appoint==1) count++;
 8001808:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800180a:	2b01      	cmp	r3, #1
 800180c:	d102      	bne.n	8001814 <main+0x19c>
 800180e:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001810:	3301      	adds	r3, #1
 8001812:	657b      	str	r3, [r7, #84]	; 0x54
    /* USER CODE BEGIN 3 */
		if(0 == netFlag){
 8001814:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001818:	2b00      	cmp	r3, #0
 800181a:	d11d      	bne.n	8001858 <main+0x1e0>
			OLED_Show_Note(NULL, 1, tryCnt);
 800181c:	6f3a      	ldr	r2, [r7, #112]	; 0x70
 800181e:	2101      	movs	r1, #1
 8001820:	2000      	movs	r0, #0
 8001822:	f001 fc65 	bl	80030f0 <OLED_Show_Note>
			if(0 != tryCnt) {
 8001826:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001828:	2b00      	cmp	r3, #0
 800182a:	d003      	beq.n	8001834 <main+0x1bc>
				tryCnt--;
 800182c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800182e:	3b01      	subs	r3, #1
 8001830:	673b      	str	r3, [r7, #112]	; 0x70
 8001832:	e025      	b.n	8001880 <main+0x208>
			}else{
				OLED_Show_Note("reg err", 0, 0);
 8001834:	2200      	movs	r2, #0
 8001836:	2100      	movs	r1, #0
 8001838:	485d      	ldr	r0, [pc, #372]	; (80019b0 <main+0x338>)
 800183a:	f001 fc59 	bl	80030f0 <OLED_Show_Note>
				if(NB_OK == nbiot_reboot(10)){
 800183e:	200a      	movs	r0, #10
 8001840:	f000 fce8 	bl	8002214 <nbiot_reboot>
 8001844:	4603      	mov	r3, r0
 8001846:	2b00      	cmp	r3, #0
 8001848:	d104      	bne.n	8001854 <main+0x1dc>
					iUserCase = NB_STEP_BUFF_CLEAR;tryCnt = 120;
 800184a:	2300      	movs	r3, #0
 800184c:	677b      	str	r3, [r7, #116]	; 0x74
 800184e:	2378      	movs	r3, #120	; 0x78
 8001850:	673b      	str	r3, [r7, #112]	; 0x70
 8001852:	e015      	b.n	8001880 <main+0x208>
				}else{
					NVIC_SystemReset();
 8001854:	f7ff fe66 	bl	8001524 <__NVIC_SystemReset>
				}
			}
		}else{
			if(0 < iSigVal && 32 > iSigVal){
 8001858:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800185a:	2b00      	cmp	r3, #0
 800185c:	dd08      	ble.n	8001870 <main+0x1f8>
 800185e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001860:	2b1f      	cmp	r3, #31
 8001862:	dc05      	bgt.n	8001870 <main+0x1f8>
				OLED_Show_Note(NULL, 2, iSigVal);
 8001864:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001866:	2102      	movs	r1, #2
 8001868:	2000      	movs	r0, #0
 800186a:	f001 fc41 	bl	80030f0 <OLED_Show_Note>
 800186e:	e007      	b.n	8001880 <main+0x208>
			}else if(99 == iSigVal){
 8001870:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8001872:	2b63      	cmp	r3, #99	; 0x63
 8001874:	d104      	bne.n	8001880 <main+0x208>
				OLED_Show_Note("no net", 0, 0);
 8001876:	2200      	movs	r2, #0
 8001878:	2100      	movs	r1, #0
 800187a:	484e      	ldr	r0, [pc, #312]	; (80019b4 <main+0x33c>)
 800187c:	f001 fc38 	bl	80030f0 <OLED_Show_Note>
			}
		}

		KE1_I2C_SHT31(&fTemp, &fHumi); // ???
 8001880:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8001884:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001888:	4611      	mov	r1, r2
 800188a:	4618      	mov	r0, r3
 800188c:	f7ff fddc 	bl	8001448 <KE1_I2C_SHT31>
		KE1_ADC_Senser_Get(&usLight, &usSound, &usVoltage);//???
 8001890:	f107 0226 	add.w	r2, r7, #38	; 0x26
 8001894:	f107 0128 	add.w	r1, r7, #40	; 0x28
 8001898:	f107 032a 	add.w	r3, r7, #42	; 0x2a
 800189c:	4618      	mov	r0, r3
 800189e:	f7ff fbf5 	bl	800108c <KE1_ADC_Senser_Get>
		if(0 < fHumi){
 80018a2:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80018a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80018aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ae:	f340 814e 	ble.w	8001b4e <main+0x4d6>
			OLED_ShowT_H(fTemp, fHumi);
 80018b2:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80018b6:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80018ba:	eef0 0a47 	vmov.f32	s1, s14
 80018be:	eeb0 0a67 	vmov.f32	s0, s15
 80018c2:	f001 fb6f 	bl	8002fa4 <OLED_ShowT_H>
			if(appoint==1){		//
 80018c6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80018c8:	2b01      	cmp	r3, #1
 80018ca:	f040 8140 	bne.w	8001b4e <main+0x4d6>
				//RayBlock=oled_show_data();
				if(fTemp>23) TempAppr=1;
 80018ce:	edd7 7a0c 	vldr	s15, [r7, #48]	; 0x30
 80018d2:	eeb3 7a07 	vmov.f32	s14, #55	; 0x41b80000  23.0
 80018d6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80018da:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018de:	dd02      	ble.n	80018e6 <main+0x26e>
 80018e0:	2301      	movs	r3, #1
 80018e2:	65bb      	str	r3, [r7, #88]	; 0x58
 80018e4:	e001      	b.n	80018ea <main+0x272>
				else TempAppr=0;
 80018e6:	2300      	movs	r3, #0
 80018e8:	65bb      	str	r3, [r7, #88]	; 0x58

				//if(irmp_get_data (&irmp_data)==1) ;
				if(irmp_get_data (&irmp_data)==1) {
 80018ea:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018ee:	4618      	mov	r0, r3
 80018f0:	f007 fb5e 	bl	8008fb0 <irmp_get_data>
 80018f4:	4603      	mov	r3, r0
 80018f6:	2b01      	cmp	r3, #1
 80018f8:	d105      	bne.n	8001906 <main+0x28e>
					printf("There is nobody sitting\r\n");
 80018fa:	482f      	ldr	r0, [pc, #188]	; (80019b8 <main+0x340>)
 80018fc:	f008 fda0 	bl	800a440 <puts>
					issit=0;
 8001900:	2300      	movs	r3, #0
 8001902:	64fb      	str	r3, [r7, #76]	; 0x4c
 8001904:	e004      	b.n	8001910 <main+0x298>
				}
				else {
					printf("There is someone sitting\r\n");
 8001906:	482d      	ldr	r0, [pc, #180]	; (80019bc <main+0x344>)
 8001908:	f008 fd9a 	bl	800a440 <puts>
					issit=1;
 800190c:	2301      	movs	r3, #1
 800190e:	64fb      	str	r3, [r7, #76]	; 0x4c
				}

				if(TempAppr && issit) {		//  
 8001910:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8001912:	2b00      	cmp	r3, #0
 8001914:	d014      	beq.n	8001940 <main+0x2c8>
 8001916:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001918:	2b00      	cmp	r3, #0
 800191a:	d011      	beq.n	8001940 <main+0x2c8>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800191c:	2201      	movs	r2, #1
 800191e:	2120      	movs	r1, #32
 8001920:	4821      	ldr	r0, [pc, #132]	; (80019a8 <main+0x330>)
 8001922:	f004 f807 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 8001926:	2201      	movs	r2, #1
 8001928:	2140      	movs	r1, #64	; 0x40
 800192a:	481f      	ldr	r0, [pc, #124]	; (80019a8 <main+0x330>)
 800192c:	f004 f802 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001930:	2201      	movs	r2, #1
 8001932:	2180      	movs	r1, #128	; 0x80
 8001934:	481c      	ldr	r0, [pc, #112]	; (80019a8 <main+0x330>)
 8001936:	f003 fffd 	bl	8005934 <HAL_GPIO_WritePin>
					count=0;
 800193a:	2300      	movs	r3, #0
 800193c:	657b      	str	r3, [r7, #84]	; 0x54
 800193e:	e050      	b.n	80019e2 <main+0x36a>


				}else if(count<=15){	//15 
 8001940:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001942:	2b0f      	cmp	r3, #15
 8001944:	dc0f      	bgt.n	8001966 <main+0x2ee>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001946:	2201      	movs	r2, #1
 8001948:	2120      	movs	r1, #32
 800194a:	4817      	ldr	r0, [pc, #92]	; (80019a8 <main+0x330>)
 800194c:	f003 fff2 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8001950:	2200      	movs	r2, #0
 8001952:	2140      	movs	r1, #64	; 0x40
 8001954:	4814      	ldr	r0, [pc, #80]	; (80019a8 <main+0x330>)
 8001956:	f003 ffed 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 800195a:	2201      	movs	r2, #1
 800195c:	2180      	movs	r1, #128	; 0x80
 800195e:	4812      	ldr	r0, [pc, #72]	; (80019a8 <main+0x330>)
 8001960:	f003 ffe8 	bl	8005934 <HAL_GPIO_WritePin>
 8001964:	e03d      	b.n	80019e2 <main+0x36a>

				}else if(count<=30){	//30 
 8001966:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001968:	2b1e      	cmp	r3, #30
 800196a:	dc29      	bgt.n	80019c0 <main+0x348>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 800196c:	2201      	movs	r2, #1
 800196e:	2120      	movs	r1, #32
 8001970:	480d      	ldr	r0, [pc, #52]	; (80019a8 <main+0x330>)
 8001972:	f003 ffdf 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8001976:	2200      	movs	r2, #0
 8001978:	2140      	movs	r1, #64	; 0x40
 800197a:	480b      	ldr	r0, [pc, #44]	; (80019a8 <main+0x330>)
 800197c:	f003 ffda 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 8001980:	2200      	movs	r2, #0
 8001982:	2180      	movs	r1, #128	; 0x80
 8001984:	4808      	ldr	r0, [pc, #32]	; (80019a8 <main+0x330>)
 8001986:	f003 ffd5 	bl	8005934 <HAL_GPIO_WritePin>
 800198a:	e02a      	b.n	80019e2 <main+0x36a>
 800198c:	0800c6f8 	.word	0x0800c6f8
 8001990:	4208cccd 	.word	0x4208cccd
 8001994:	0800c700 	.word	0x0800c700
 8001998:	0800c720 	.word	0x0800c720
 800199c:	0800c734 	.word	0x0800c734
 80019a0:	20000588 	.word	0x20000588
 80019a4:	0800c73c 	.word	0x0800c73c
 80019a8:	48000400 	.word	0x48000400
 80019ac:	20000a68 	.word	0x20000a68
 80019b0:	0800c758 	.word	0x0800c758
 80019b4:	0800c760 	.word	0x0800c760
 80019b8:	0800c768 	.word	0x0800c768
 80019bc:	0800c784 	.word	0x0800c784

				}else{					// 	    
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 80019c0:	2201      	movs	r2, #1
 80019c2:	2120      	movs	r1, #32
 80019c4:	48a3      	ldr	r0, [pc, #652]	; (8001c54 <main+0x5dc>)
 80019c6:	f003 ffb5 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 1);
 80019ca:	2201      	movs	r2, #1
 80019cc:	2140      	movs	r1, #64	; 0x40
 80019ce:	48a1      	ldr	r0, [pc, #644]	; (8001c54 <main+0x5dc>)
 80019d0:	f003 ffb0 	bl	8005934 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 0);
 80019d4:	2200      	movs	r2, #0
 80019d6:	2180      	movs	r1, #128	; 0x80
 80019d8:	489e      	ldr	r0, [pc, #632]	; (8001c54 <main+0x5dc>)
 80019da:	f003 ffab 	bl	8005934 <HAL_GPIO_WritePin>
					appoint=0;
 80019de:	2300      	movs	r3, #0
 80019e0:	653b      	str	r3, [r7, #80]	; 0x50
				}
				if(count==1){	//
 80019e2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80019e4:	2b01      	cmp	r3, #1
 80019e6:	d139      	bne.n	8001a5c <main+0x3e4>
					memset(acDevInfo, 0, sizeof(acDevInfo));
 80019e8:	2280      	movs	r2, #128	; 0x80
 80019ea:	2100      	movs	r1, #0
 80019ec:	489a      	ldr	r0, [pc, #616]	; (8001c58 <main+0x5e0>)
 80019ee:	f008 f84e 	bl	8009a8e <memset>
					memset(acAtBuf, 0, sizeof(acAtBuf));
 80019f2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80019f6:	2100      	movs	r1, #0
 80019f8:	4898      	ldr	r0, [pc, #608]	; (8001c5c <main+0x5e4>)
 80019fa:	f008 f848 	bl	8009a8e <memset>
					dLen = snprintf(acDevInfo, sizeof(acDevInfo), "{\"T\":\"%0.2f\",\"H\":\"1\",\"L\":\"%d\",\"S\":\"%d\",\"V\":\"%d\",\"NB\":\"%d\"}", fTemp,  usLight,usSound,usVoltage,iSigVal);// ????
 80019fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a00:	4618      	mov	r0, r3
 8001a02:	f7fe fda1 	bl	8000548 <__aeabi_f2d>
 8001a06:	4603      	mov	r3, r0
 8001a08:	460c      	mov	r4, r1
 8001a0a:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001a0c:	4611      	mov	r1, r2
 8001a0e:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001a10:	4610      	mov	r0, r2
 8001a12:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a14:	4615      	mov	r5, r2
 8001a16:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a18:	9205      	str	r2, [sp, #20]
 8001a1a:	9504      	str	r5, [sp, #16]
 8001a1c:	9003      	str	r0, [sp, #12]
 8001a1e:	9102      	str	r1, [sp, #8]
 8001a20:	e9cd 3400 	strd	r3, r4, [sp]
 8001a24:	4a8e      	ldr	r2, [pc, #568]	; (8001c60 <main+0x5e8>)
 8001a26:	2180      	movs	r1, #128	; 0x80
 8001a28:	488b      	ldr	r0, [pc, #556]	; (8001c58 <main+0x5e0>)
 8001a2a:	f008 fd11 	bl	800a450 <sniprintf>
 8001a2e:	4603      	mov	r3, r0
 8001a30:	63fb      	str	r3, [r7, #60]	; 0x3c
					ascii2hex(acDevInfo, acHexBuf);
 8001a32:	498c      	ldr	r1, [pc, #560]	; (8001c64 <main+0x5ec>)
 8001a34:	4888      	ldr	r0, [pc, #544]	; (8001c58 <main+0x5e0>)
 8001a36:	f7ff fded 	bl	8001614 <ascii2hex>
					snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,00%04X%s\r\n", (dLen+3), dLen, acHexBuf);// COAPAT
 8001a3a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a3c:	1cda      	adds	r2, r3, #3
 8001a3e:	4b89      	ldr	r3, [pc, #548]	; (8001c64 <main+0x5ec>)
 8001a40:	9301      	str	r3, [sp, #4]
 8001a42:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a44:	9300      	str	r3, [sp, #0]
 8001a46:	4613      	mov	r3, r2
 8001a48:	4a87      	ldr	r2, [pc, #540]	; (8001c68 <main+0x5f0>)
 8001a4a:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001a4e:	4883      	ldr	r0, [pc, #524]	; (8001c5c <main+0x5e4>)
 8001a50:	f008 fcfe 	bl	800a450 <sniprintf>
					KE1_Send_AT(acAtBuf);
 8001a54:	4881      	ldr	r0, [pc, #516]	; (8001c5c <main+0x5e4>)
 8001a56:	f001 ff39 	bl	80038cc <KE1_Send_AT>
 8001a5a:	e078      	b.n	8001b4e <main+0x4d6>
				}else if(count==15){
 8001a5c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001a5e:	2b0f      	cmp	r3, #15
 8001a60:	d139      	bne.n	8001ad6 <main+0x45e>
					memset(acDevInfo, 0, sizeof(acDevInfo));
 8001a62:	2280      	movs	r2, #128	; 0x80
 8001a64:	2100      	movs	r1, #0
 8001a66:	487c      	ldr	r0, [pc, #496]	; (8001c58 <main+0x5e0>)
 8001a68:	f008 f811 	bl	8009a8e <memset>
					memset(acAtBuf, 0, sizeof(acAtBuf));
 8001a6c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a70:	2100      	movs	r1, #0
 8001a72:	487a      	ldr	r0, [pc, #488]	; (8001c5c <main+0x5e4>)
 8001a74:	f008 f80b 	bl	8009a8e <memset>
					dLen = snprintf(acDevInfo, sizeof(acDevInfo), "{\"T\":\"%0.2f\",\"H\":\"0\",\"L\":\"%d\",\"S\":\"%d\",\"V\":\"%d\",\"NB\":\"%d\"}", fTemp,  usLight,usSound,usVoltage,iSigVal);// ????
 8001a78:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a7a:	4618      	mov	r0, r3
 8001a7c:	f7fe fd64 	bl	8000548 <__aeabi_f2d>
 8001a80:	4603      	mov	r3, r0
 8001a82:	460c      	mov	r4, r1
 8001a84:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001a86:	4611      	mov	r1, r2
 8001a88:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001a8a:	4610      	mov	r0, r2
 8001a8c:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001a8e:	4615      	mov	r5, r2
 8001a90:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001a92:	9205      	str	r2, [sp, #20]
 8001a94:	9504      	str	r5, [sp, #16]
 8001a96:	9003      	str	r0, [sp, #12]
 8001a98:	9102      	str	r1, [sp, #8]
 8001a9a:	e9cd 3400 	strd	r3, r4, [sp]
 8001a9e:	4a73      	ldr	r2, [pc, #460]	; (8001c6c <main+0x5f4>)
 8001aa0:	2180      	movs	r1, #128	; 0x80
 8001aa2:	486d      	ldr	r0, [pc, #436]	; (8001c58 <main+0x5e0>)
 8001aa4:	f008 fcd4 	bl	800a450 <sniprintf>
 8001aa8:	4603      	mov	r3, r0
 8001aaa:	63fb      	str	r3, [r7, #60]	; 0x3c
					ascii2hex(acDevInfo, acHexBuf);
 8001aac:	496d      	ldr	r1, [pc, #436]	; (8001c64 <main+0x5ec>)
 8001aae:	486a      	ldr	r0, [pc, #424]	; (8001c58 <main+0x5e0>)
 8001ab0:	f7ff fdb0 	bl	8001614 <ascii2hex>
					snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,00%04X%s\r\n", (dLen+3), dLen, acHexBuf);// COAPAT
 8001ab4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ab6:	1cda      	adds	r2, r3, #3
 8001ab8:	4b6a      	ldr	r3, [pc, #424]	; (8001c64 <main+0x5ec>)
 8001aba:	9301      	str	r3, [sp, #4]
 8001abc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001abe:	9300      	str	r3, [sp, #0]
 8001ac0:	4613      	mov	r3, r2
 8001ac2:	4a69      	ldr	r2, [pc, #420]	; (8001c68 <main+0x5f0>)
 8001ac4:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001ac8:	4864      	ldr	r0, [pc, #400]	; (8001c5c <main+0x5e4>)
 8001aca:	f008 fcc1 	bl	800a450 <sniprintf>
					KE1_Send_AT(acAtBuf);
 8001ace:	4863      	ldr	r0, [pc, #396]	; (8001c5c <main+0x5e4>)
 8001ad0:	f001 fefc 	bl	80038cc <KE1_Send_AT>
 8001ad4:	e03b      	b.n	8001b4e <main+0x4d6>
				}else if(count==30){
 8001ad6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8001ad8:	2b1e      	cmp	r3, #30
 8001ada:	d138      	bne.n	8001b4e <main+0x4d6>
					memset(acDevInfo, 0, sizeof(acDevInfo));
 8001adc:	2280      	movs	r2, #128	; 0x80
 8001ade:	2100      	movs	r1, #0
 8001ae0:	485d      	ldr	r0, [pc, #372]	; (8001c58 <main+0x5e0>)
 8001ae2:	f007 ffd4 	bl	8009a8e <memset>
					memset(acAtBuf, 0, sizeof(acAtBuf));
 8001ae6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001aea:	2100      	movs	r1, #0
 8001aec:	485b      	ldr	r0, [pc, #364]	; (8001c5c <main+0x5e4>)
 8001aee:	f007 ffce 	bl	8009a8e <memset>
					dLen = snprintf(acDevInfo, sizeof(acDevInfo), "{\"T\":\"%0.2f\",\"H\":\"-1\",\"L\":\"%d\",\"S\":\"%d\",\"V\":\"%d\",\"NB\":\"%d\"}", fTemp,  usLight,usSound,usVoltage,iSigVal);// ????
 8001af2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001af4:	4618      	mov	r0, r3
 8001af6:	f7fe fd27 	bl	8000548 <__aeabi_f2d>
 8001afa:	4603      	mov	r3, r0
 8001afc:	460c      	mov	r4, r1
 8001afe:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001b00:	4611      	mov	r1, r2
 8001b02:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001b04:	4610      	mov	r0, r2
 8001b06:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001b08:	4615      	mov	r5, r2
 8001b0a:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001b0c:	9205      	str	r2, [sp, #20]
 8001b0e:	9504      	str	r5, [sp, #16]
 8001b10:	9003      	str	r0, [sp, #12]
 8001b12:	9102      	str	r1, [sp, #8]
 8001b14:	e9cd 3400 	strd	r3, r4, [sp]
 8001b18:	4a55      	ldr	r2, [pc, #340]	; (8001c70 <main+0x5f8>)
 8001b1a:	2180      	movs	r1, #128	; 0x80
 8001b1c:	484e      	ldr	r0, [pc, #312]	; (8001c58 <main+0x5e0>)
 8001b1e:	f008 fc97 	bl	800a450 <sniprintf>
 8001b22:	4603      	mov	r3, r0
 8001b24:	63fb      	str	r3, [r7, #60]	; 0x3c
					ascii2hex(acDevInfo, acHexBuf);
 8001b26:	494f      	ldr	r1, [pc, #316]	; (8001c64 <main+0x5ec>)
 8001b28:	484b      	ldr	r0, [pc, #300]	; (8001c58 <main+0x5e0>)
 8001b2a:	f7ff fd73 	bl	8001614 <ascii2hex>
					snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,00%04X%s\r\n", (dLen+3), dLen, acHexBuf);// COAPAT
 8001b2e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b30:	1cda      	adds	r2, r3, #3
 8001b32:	4b4c      	ldr	r3, [pc, #304]	; (8001c64 <main+0x5ec>)
 8001b34:	9301      	str	r3, [sp, #4]
 8001b36:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001b38:	9300      	str	r3, [sp, #0]
 8001b3a:	4613      	mov	r3, r2
 8001b3c:	4a4a      	ldr	r2, [pc, #296]	; (8001c68 <main+0x5f0>)
 8001b3e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001b42:	4846      	ldr	r0, [pc, #280]	; (8001c5c <main+0x5e4>)
 8001b44:	f008 fc84 	bl	800a450 <sniprintf>
					KE1_Send_AT(acAtBuf);
 8001b48:	4844      	ldr	r0, [pc, #272]	; (8001c5c <main+0x5e4>)
 8001b4a:	f001 febf 	bl	80038cc <KE1_Send_AT>
				}
			}
		}
		if(1 == key1){
 8001b4e:	4b49      	ldr	r3, [pc, #292]	; (8001c74 <main+0x5fc>)
 8001b50:	781b      	ldrb	r3, [r3, #0]
 8001b52:	2b01      	cmp	r3, #1
 8001b54:	d105      	bne.n	8001b62 <main+0x4ea>
			key1 = 0;
 8001b56:	4b47      	ldr	r3, [pc, #284]	; (8001c74 <main+0x5fc>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	701a      	strb	r2, [r3, #0]
			printf("key1 touch!\r\n");
 8001b5c:	4846      	ldr	r0, [pc, #280]	; (8001c78 <main+0x600>)
 8001b5e:	f008 fc6f 	bl	800a440 <puts>
		}
		if(1 == key2){
 8001b62:	4b46      	ldr	r3, [pc, #280]	; (8001c7c <main+0x604>)
 8001b64:	781b      	ldrb	r3, [r3, #0]
 8001b66:	2b01      	cmp	r3, #1
 8001b68:	d105      	bne.n	8001b76 <main+0x4fe>
			key2 = 0;
 8001b6a:	4b44      	ldr	r3, [pc, #272]	; (8001c7c <main+0x604>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	701a      	strb	r2, [r3, #0]
			printf("key2 touch!\r\n");
 8001b70:	4843      	ldr	r0, [pc, #268]	; (8001c80 <main+0x608>)
 8001b72:	f008 fc65 	bl	800a440 <puts>
		}
		timeout = 500;
 8001b76:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 8001b7a:	667b      	str	r3, [r7, #100]	; 0x64
		printf("case %d - %d - %d - %d\r\n", iUserCase,timeout, upDevFreq, upNetFreq);
 8001b7c:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001b7e:	9300      	str	r3, [sp, #0]
 8001b80:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b82:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001b84:	6f79      	ldr	r1, [r7, #116]	; 0x74
 8001b86:	483f      	ldr	r0, [pc, #252]	; (8001c84 <main+0x60c>)
 8001b88:	f008 fbe6 	bl	800a358 <iprintf>
		switch(iUserCase){
 8001b8c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001b8e:	2b0c      	cmp	r3, #12
 8001b90:	f200 814e 	bhi.w	8001e30 <main+0x7b8>
 8001b94:	a201      	add	r2, pc, #4	; (adr r2, 8001b9c <main+0x524>)
 8001b96:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b9a:	bf00      	nop
 8001b9c:	08001bd1 	.word	0x08001bd1
 8001ba0:	08001bdb 	.word	0x08001bdb
 8001ba4:	08001be3 	.word	0x08001be3
 8001ba8:	08001c01 	.word	0x08001c01
 8001bac:	08001c0f 	.word	0x08001c0f
 8001bb0:	08001c17 	.word	0x08001c17
 8001bb4:	08001c25 	.word	0x08001c25
 8001bb8:	08001c2d 	.word	0x08001c2d
 8001bbc:	08001c35 	.word	0x08001c35
 8001bc0:	08001c3d 	.word	0x08001c3d
 8001bc4:	08001c45 	.word	0x08001c45
 8001bc8:	08001cad 	.word	0x08001cad
 8001bcc:	08001d41 	.word	0x08001d41
			case NB_STEP_BUFF_CLEAR:
				KE1_Clear_AT_Buf();
 8001bd0:	f001 fe62 	bl	8003898 <KE1_Clear_AT_Buf>
				iUserCase = NB_STEP_CHECK_AT;
 8001bd4:	2301      	movs	r3, #1
 8001bd6:	677b      	str	r3, [r7, #116]	; 0x74
				continue;
 8001bd8:	e27b      	b.n	80020d2 <main+0xa5a>
			case NB_STEP_CHECK_AT:
				KE1_Send_AT("ATE1\r\n");// ???AT
 8001bda:	482b      	ldr	r0, [pc, #172]	; (8001c88 <main+0x610>)
 8001bdc:	f001 fe76 	bl	80038cc <KE1_Send_AT>
				break;
 8001be0:	e126      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_CHECK_REG:
				if(NB_OK == nbiot_check_reg(3)){// ??????
 8001be2:	2003      	movs	r0, #3
 8001be4:	f000 fc54 	bl	8002490 <nbiot_check_reg>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d105      	bne.n	8001bfa <main+0x582>
					iUserCase = NB_STEP_UP_REG_INFO;
 8001bee:	230b      	movs	r3, #11
 8001bf0:	677b      	str	r3, [r7, #116]	; 0x74
					netFlag = 1;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
				}else{
					iUserCase = NB_STEP_STOP_MODULE;
				}
				break;
 8001bf8:	e11a      	b.n	8001e30 <main+0x7b8>
					iUserCase = NB_STEP_STOP_MODULE;
 8001bfa:	2303      	movs	r3, #3
 8001bfc:	677b      	str	r3, [r7, #116]	; 0x74
				break;
 8001bfe:	e117      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_STOP_MODULE:
				KE1_Send_AT("AT+CFUN=0\r\n"); // 
 8001c00:	4822      	ldr	r0, [pc, #136]	; (8001c8c <main+0x614>)
 8001c02:	f001 fe63 	bl	80038cc <KE1_Send_AT>
				timeout = 10000;
 8001c06:	f242 7310 	movw	r3, #10000	; 0x2710
 8001c0a:	667b      	str	r3, [r7, #100]	; 0x64
				break;
 8001c0c:	e110      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_SET_COAP:
				KE1_Send_AT("AT+NCDP=180.101.147.115,5683\r\n"); // ???
 8001c0e:	4820      	ldr	r0, [pc, #128]	; (8001c90 <main+0x618>)
 8001c10:	f001 fe5c 	bl	80038cc <KE1_Send_AT>
				break;
 8001c14:	e10c      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_START_MODULE:
				KE1_Send_AT("AT+CFUN=1\r\n"); // 
 8001c16:	481f      	ldr	r0, [pc, #124]	; (8001c94 <main+0x61c>)
 8001c18:	f001 fe58 	bl	80038cc <KE1_Send_AT>
				timeout = 10000;
 8001c1c:	f242 7310 	movw	r3, #10000	; 0x2710
 8001c20:	667b      	str	r3, [r7, #100]	; 0x64
				break;
 8001c22:	e105      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_SET_PDP:
				KE1_Send_AT("AT+CGDCONT=1,\"IP\",\"CTNB\"\r\n"); // PDP
 8001c24:	481c      	ldr	r0, [pc, #112]	; (8001c98 <main+0x620>)
 8001c26:	f001 fe51 	bl	80038cc <KE1_Send_AT>
				break;
 8001c2a:	e101      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_SIM_CHECK: //???SIM
				KE1_Send_AT("AT+CIMI\r\n");
 8001c2c:	481b      	ldr	r0, [pc, #108]	; (8001c9c <main+0x624>)
 8001c2e:	f001 fe4d 	bl	80038cc <KE1_Send_AT>
				break;
 8001c32:	e0fd      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_START_REG:
				KE1_Send_AT("AT+CGATT=1\r\n"); // 
 8001c34:	481a      	ldr	r0, [pc, #104]	; (8001ca0 <main+0x628>)
 8001c36:	f001 fe49 	bl	80038cc <KE1_Send_AT>
				break;
 8001c3a:	e0f9      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_SET_AUTO_REG:
				KE1_Send_AT("AT+QREGSWT=1\r\n"); // 
 8001c3c:	4819      	ldr	r0, [pc, #100]	; (8001ca4 <main+0x62c>)
 8001c3e:	f001 fe45 	bl	80038cc <KE1_Send_AT>
				break;
 8001c42:	e0f5      	b.n	8001e30 <main+0x7b8>
			case NB_STEP_WAITING_REG_OK:
				HAL_Delay(1000);
 8001c44:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001c48:	f002 f804 	bl	8003c54 <HAL_Delay>
				KE1_Send_AT("AT+CGATT?\r\n"); // ????
 8001c4c:	4816      	ldr	r0, [pc, #88]	; (8001ca8 <main+0x630>)
 8001c4e:	f001 fe3d 	bl	80038cc <KE1_Send_AT>
				break;
 8001c52:	e0ed      	b.n	8001e30 <main+0x7b8>
 8001c54:	48000400 	.word	0x48000400
 8001c58:	20000408 	.word	0x20000408
 8001c5c:	20000588 	.word	0x20000588
 8001c60:	0800c7a0 	.word	0x0800c7a0
 8001c64:	20000488 	.word	0x20000488
 8001c68:	0800c7dc 	.word	0x0800c7dc
 8001c6c:	0800c7f4 	.word	0x0800c7f4
 8001c70:	0800c830 	.word	0x0800c830
 8001c74:	20000406 	.word	0x20000406
 8001c78:	0800c86c 	.word	0x0800c86c
 8001c7c:	20000407 	.word	0x20000407
 8001c80:	0800c87c 	.word	0x0800c87c
 8001c84:	0800c88c 	.word	0x0800c88c
 8001c88:	0800c8a8 	.word	0x0800c8a8
 8001c8c:	0800c8b0 	.word	0x0800c8b0
 8001c90:	0800c8bc 	.word	0x0800c8bc
 8001c94:	0800c8dc 	.word	0x0800c8dc
 8001c98:	0800c8e8 	.word	0x0800c8e8
 8001c9c:	0800c904 	.word	0x0800c904
 8001ca0:	0800c910 	.word	0x0800c910
 8001ca4:	0800c920 	.word	0x0800c920
 8001ca8:	0800c930 	.word	0x0800c930
			case NB_STEP_UP_REG_INFO:
				if(1 == netFlag && 0 == upNetFreq){
 8001cac:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001cb0:	2b01      	cmp	r3, #1
 8001cb2:	f040 80ba 	bne.w	8001e2a <main+0x7b2>
 8001cb6:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f040 80b6 	bne.w	8001e2a <main+0x7b2>
					nbiot_get_signl_val(acSigVal);iSigVal = atoi(acSigVal); printf("Signal:%d\r\n", iSigVal);
 8001cbe:	f107 0320 	add.w	r3, r7, #32
 8001cc2:	4618      	mov	r0, r3
 8001cc4:	f000 fb0c 	bl	80022e0 <nbiot_get_signl_val>
 8001cc8:	f107 0320 	add.w	r3, r7, #32
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f007 fea5 	bl	8009a1c <atoi>
 8001cd2:	66f8      	str	r0, [r7, #108]	; 0x6c
 8001cd4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001cd6:	4899      	ldr	r0, [pc, #612]	; (8001f3c <main+0x8c4>)
 8001cd8:	f008 fb3e 	bl	800a358 <iprintf>

					tryCnt = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	673b      	str	r3, [r7, #112]	; 0x70
					OLED_Show_UP_Flag(1);
 8001ce0:	2001      	movs	r0, #1
 8001ce2:	f001 f9d9 	bl	8003098 <OLED_Show_UP_Flag>
						3. -20????30
						4. ID????0????2147483647
					 * AT: AT+NMGS=11,03FFFFFFA608F651550E01
						JSON????: {"SignalPower":-90,"CellID":150360405,"SNR":14,"ECL":1}
					 * */
					memset(acAtBuf, 0, sizeof(acAtBuf));
 8001ce6:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001cea:	2100      	movs	r1, #0
 8001cec:	4894      	ldr	r0, [pc, #592]	; (8001f40 <main+0x8c8>)
 8001cee:	f007 fece 	bl	8009a8e <memset>
					nbiot_get_nuestats(&nbSP, &nbSNR, &nbCCID, &nbECL);
 8001cf2:	f107 030f 	add.w	r3, r7, #15
 8001cf6:	f107 0214 	add.w	r2, r7, #20
 8001cfa:	f107 0110 	add.w	r1, r7, #16
 8001cfe:	f107 0018 	add.w	r0, r7, #24
 8001d02:	f000 fc59 	bl	80025b8 <nbiot_get_nuestats>

					printf("Signal:%d, %d, %d, %d\r\n", nbSP, nbCCID, nbSNR, nbECL);
 8001d06:	69b9      	ldr	r1, [r7, #24]
 8001d08:	697a      	ldr	r2, [r7, #20]
 8001d0a:	693b      	ldr	r3, [r7, #16]
 8001d0c:	7bf8      	ldrb	r0, [r7, #15]
 8001d0e:	9000      	str	r0, [sp, #0]
 8001d10:	488c      	ldr	r0, [pc, #560]	; (8001f44 <main+0x8cc>)
 8001d12:	f008 fb21 	bl	800a358 <iprintf>
					snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=14,03%08X%08X%08X%02X\r\n", nbSP, nbCCID, nbSNR, nbECL);// 
 8001d16:	69b9      	ldr	r1, [r7, #24]
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	693a      	ldr	r2, [r7, #16]
 8001d1c:	7bf8      	ldrb	r0, [r7, #15]
 8001d1e:	9002      	str	r0, [sp, #8]
 8001d20:	9201      	str	r2, [sp, #4]
 8001d22:	9300      	str	r3, [sp, #0]
 8001d24:	460b      	mov	r3, r1
 8001d26:	4a88      	ldr	r2, [pc, #544]	; (8001f48 <main+0x8d0>)
 8001d28:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001d2c:	4884      	ldr	r0, [pc, #528]	; (8001f40 <main+0x8c8>)
 8001d2e:	f008 fb8f 	bl	800a450 <sniprintf>
					KE1_Send_AT(acAtBuf);// ?????
 8001d32:	4883      	ldr	r0, [pc, #524]	; (8001f40 <main+0x8c8>)
 8001d34:	f001 fdca 	bl	80038cc <KE1_Send_AT>
					upNetFreq = (60*60)*2;
 8001d38:	f44f 53e1 	mov.w	r3, #7200	; 0x1c20
 8001d3c:	65fb      	str	r3, [r7, #92]	; 0x5c
				}

				break;
 8001d3e:	e074      	b.n	8001e2a <main+0x7b2>
			case NB_STEP_UP_DEV_INFO:
				tryCnt++;
 8001d40:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d42:	3301      	adds	r3, #1
 8001d44:	673b      	str	r3, [r7, #112]	; 0x70
				if(10 == tryCnt || (1 == netFlag && 0 == upDevFreq)){
 8001d46:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001d48:	2b0a      	cmp	r3, #10
 8001d4a:	d006      	beq.n	8001d5a <main+0x6e2>
 8001d4c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001d50:	2b01      	cmp	r3, #1
 8001d52:	d113      	bne.n	8001d7c <main+0x704>
 8001d54:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d56:	2b00      	cmp	r3, #0
 8001d58:	d110      	bne.n	8001d7c <main+0x704>
					tryCnt = 0;
 8001d5a:	2300      	movs	r3, #0
 8001d5c:	673b      	str	r3, [r7, #112]	; 0x70
					nbiot_get_signl_val(acSigVal);iSigVal = atoi(acSigVal); printf("Signal:%d\r\n", iSigVal);
 8001d5e:	f107 0320 	add.w	r3, r7, #32
 8001d62:	4618      	mov	r0, r3
 8001d64:	f000 fabc 	bl	80022e0 <nbiot_get_signl_val>
 8001d68:	f107 0320 	add.w	r3, r7, #32
 8001d6c:	4618      	mov	r0, r3
 8001d6e:	f007 fe55 	bl	8009a1c <atoi>
 8001d72:	66f8      	str	r0, [r7, #108]	; 0x6c
 8001d74:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001d76:	4871      	ldr	r0, [pc, #452]	; (8001f3c <main+0x8c4>)
 8001d78:	f008 faee 	bl	800a358 <iprintf>
				}

				if(1 == netFlag && 0 == upDevFreq){
 8001d7c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 8001d80:	2b01      	cmp	r3, #1
 8001d82:	d154      	bne.n	8001e2e <main+0x7b6>
 8001d84:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001d86:	2b00      	cmp	r3, #0
 8001d88:	d151      	bne.n	8001e2e <main+0x7b6>
					memset(acDevInfo, 0, sizeof(acDevInfo));
 8001d8a:	2280      	movs	r2, #128	; 0x80
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	486f      	ldr	r0, [pc, #444]	; (8001f4c <main+0x8d4>)
 8001d90:	f007 fe7d 	bl	8009a8e <memset>
					memset(acAtBuf, 0, sizeof(acAtBuf));
 8001d94:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4869      	ldr	r0, [pc, #420]	; (8001f40 <main+0x8c8>)
 8001d9c:	f007 fe77 	bl	8009a8e <memset>

					dLen = snprintf(acDevInfo, sizeof(acDevInfo), "{\"T\":\"%0.2f\",\"H\":\"%0.2f\",\"L\":\"%d\",\"S\":\"%d\",\"V\":\"%d\",\"NB\":\"%d\"}", fTemp, fHumi, usLight,usSound,usVoltage,iSigVal);// ????
 8001da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da2:	4618      	mov	r0, r3
 8001da4:	f7fe fbd0 	bl	8000548 <__aeabi_f2d>
 8001da8:	4604      	mov	r4, r0
 8001daa:	460d      	mov	r5, r1
 8001dac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001dae:	4618      	mov	r0, r3
 8001db0:	f7fe fbca 	bl	8000548 <__aeabi_f2d>
 8001db4:	4602      	mov	r2, r0
 8001db6:	460b      	mov	r3, r1
 8001db8:	8d79      	ldrh	r1, [r7, #42]	; 0x2a
 8001dba:	4608      	mov	r0, r1
 8001dbc:	8d39      	ldrh	r1, [r7, #40]	; 0x28
 8001dbe:	460e      	mov	r6, r1
 8001dc0:	8cf9      	ldrh	r1, [r7, #38]	; 0x26
 8001dc2:	6079      	str	r1, [r7, #4]
 8001dc4:	6ef9      	ldr	r1, [r7, #108]	; 0x6c
 8001dc6:	9107      	str	r1, [sp, #28]
 8001dc8:	6879      	ldr	r1, [r7, #4]
 8001dca:	9106      	str	r1, [sp, #24]
 8001dcc:	9605      	str	r6, [sp, #20]
 8001dce:	9004      	str	r0, [sp, #16]
 8001dd0:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001dd4:	e9cd 4500 	strd	r4, r5, [sp]
 8001dd8:	4a5d      	ldr	r2, [pc, #372]	; (8001f50 <main+0x8d8>)
 8001dda:	2180      	movs	r1, #128	; 0x80
 8001ddc:	485b      	ldr	r0, [pc, #364]	; (8001f4c <main+0x8d4>)
 8001dde:	f008 fb37 	bl	800a450 <sniprintf>
 8001de2:	4603      	mov	r3, r0
 8001de4:	63fb      	str	r3, [r7, #60]	; 0x3c
					//printf("%s\r\n", acDevInfo);

					if(0 < fHumi){
 8001de6:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 8001dea:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001dee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001df2:	dd16      	ble.n	8001e22 <main+0x7aa>
						OLED_Show_UP_Flag(1);
 8001df4:	2001      	movs	r0, #1
 8001df6:	f001 f94f 	bl	8003098 <OLED_Show_UP_Flag>
						ascii2hex(acDevInfo, acHexBuf);
 8001dfa:	4956      	ldr	r1, [pc, #344]	; (8001f54 <main+0x8dc>)
 8001dfc:	4853      	ldr	r0, [pc, #332]	; (8001f4c <main+0x8d4>)
 8001dfe:	f7ff fc09 	bl	8001614 <ascii2hex>
						snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,00%04X%s\r\n", (dLen+3), dLen, acHexBuf);// COAPAT
 8001e02:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e04:	1cda      	adds	r2, r3, #3
 8001e06:	4b53      	ldr	r3, [pc, #332]	; (8001f54 <main+0x8dc>)
 8001e08:	9301      	str	r3, [sp, #4]
 8001e0a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001e0c:	9300      	str	r3, [sp, #0]
 8001e0e:	4613      	mov	r3, r2
 8001e10:	4a51      	ldr	r2, [pc, #324]	; (8001f58 <main+0x8e0>)
 8001e12:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001e16:	484a      	ldr	r0, [pc, #296]	; (8001f40 <main+0x8c8>)
 8001e18:	f008 fb1a 	bl	800a450 <sniprintf>
						//printf("%s\r\n", acAtBuf);
						KE1_Send_AT(acAtBuf);
 8001e1c:	4848      	ldr	r0, [pc, #288]	; (8001f40 <main+0x8c8>)
 8001e1e:	f001 fd55 	bl	80038cc <KE1_Send_AT>
					}
					upDevFreq = (60*60);
 8001e22:	f44f 6361 	mov.w	r3, #3600	; 0xe10
 8001e26:	663b      	str	r3, [r7, #96]	; 0x60
				}
				break;
 8001e28:	e001      	b.n	8001e2e <main+0x7b6>
				break;
 8001e2a:	bf00      	nop
 8001e2c:	e000      	b.n	8001e30 <main+0x7b8>
				break;
 8001e2e:	bf00      	nop
		}

		atLen = sizeof(acAtBuf);
 8001e30:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001e34:	61fb      	str	r3, [r7, #28]
		iRet = KE1_Recv_AT(acAtBuf, &atLen, timeout);
 8001e36:	f107 031c 	add.w	r3, r7, #28
 8001e3a:	6e7a      	ldr	r2, [r7, #100]	; 0x64
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	4840      	ldr	r0, [pc, #256]	; (8001f40 <main+0x8c8>)
 8001e40:	f001 fd6c 	bl	800391c <KE1_Recv_AT>
 8001e44:	6478      	str	r0, [r7, #68]	; 0x44
		//printf("RAT:%d-%d\r\n",iRet, timeout);

		if(0 == iRet){//AT
 8001e46:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d104      	bne.n	8001e56 <main+0x7de>
			HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_4);
 8001e4c:	2110      	movs	r1, #16
 8001e4e:	4843      	ldr	r0, [pc, #268]	; (8001f5c <main+0x8e4>)
 8001e50:	f003 fd88 	bl	8005964 <HAL_GPIO_TogglePin>
 8001e54:	e12b      	b.n	80020ae <main+0xa36>
		}else if(1 == iRet){//ATOK
 8001e56:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e58:	2b01      	cmp	r3, #1
 8001e5a:	d107      	bne.n	8001e6c <main+0x7f4>
			if(NB_STEP_WAITING_REG_OK > iUserCase){
 8001e5c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e5e:	2b09      	cmp	r3, #9
 8001e60:	f300 8125 	bgt.w	80020ae <main+0xa36>
				iUserCase++;
 8001e64:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e66:	3301      	adds	r3, #1
 8001e68:	677b      	str	r3, [r7, #116]	; 0x74
 8001e6a:	e120      	b.n	80020ae <main+0xa36>
				//HAL_Delay(1000);
			}
		}else if(2 == iRet){//ATERROR
 8001e6c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001e6e:	2b02      	cmp	r3, #2
 8001e70:	d11d      	bne.n	8001eae <main+0x836>
			printf("AT error !\r\n");
 8001e72:	483b      	ldr	r0, [pc, #236]	; (8001f60 <main+0x8e8>)
 8001e74:	f008 fae4 	bl	800a440 <puts>
			if(NB_STEP_START_MODULE == iUserCase || NB_STEP_SIM_CHECK == iUserCase){
 8001e78:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e7a:	2b05      	cmp	r3, #5
 8001e7c:	d002      	beq.n	8001e84 <main+0x80c>
 8001e7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e80:	2b07      	cmp	r3, #7
 8001e82:	d104      	bne.n	8001e8e <main+0x816>
				OLED_Show_Note("NO SIM", 0, 0);
 8001e84:	2200      	movs	r2, #0
 8001e86:	2100      	movs	r1, #0
 8001e88:	4836      	ldr	r0, [pc, #216]	; (8001f64 <main+0x8ec>)
 8001e8a:	f001 f931 	bl	80030f0 <OLED_Show_Note>
			}
			if(NB_STEP_UP_REG_INFO == iUserCase){
 8001e8e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001e90:	2b0b      	cmp	r3, #11
 8001e92:	d104      	bne.n	8001e9e <main+0x826>
				OLED_Show_Note("NO Reg", 0, 0);
 8001e94:	2200      	movs	r2, #0
 8001e96:	2100      	movs	r1, #0
 8001e98:	4833      	ldr	r0, [pc, #204]	; (8001f68 <main+0x8f0>)
 8001e9a:	f001 f929 	bl	80030f0 <OLED_Show_Note>
			}
			do{ // 
				HAL_Delay(200);
 8001e9e:	20c8      	movs	r0, #200	; 0xc8
 8001ea0:	f001 fed8 	bl	8003c54 <HAL_Delay>
				HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_6);
 8001ea4:	2140      	movs	r1, #64	; 0x40
 8001ea6:	482d      	ldr	r0, [pc, #180]	; (8001f5c <main+0x8e4>)
 8001ea8:	f003 fd5c 	bl	8005964 <HAL_GPIO_TogglePin>
				HAL_Delay(200);
 8001eac:	e7f7      	b.n	8001e9e <main+0x826>
			}while(1);

		}else if(3 == iRet){//
 8001eae:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eb0:	2b03      	cmp	r3, #3
 8001eb2:	d111      	bne.n	8001ed8 <main+0x860>
			printf("Net ready !\r\n");
 8001eb4:	482d      	ldr	r0, [pc, #180]	; (8001f6c <main+0x8f4>)
 8001eb6:	f008 fac3 	bl	800a440 <puts>
			netFlag = 1;
 8001eba:	2301      	movs	r3, #1
 8001ebc:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
			OLED_Show_Note("Net OK", 0, 0);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	2100      	movs	r1, #0
 8001ec4:	482a      	ldr	r0, [pc, #168]	; (8001f70 <main+0x8f8>)
 8001ec6:	f001 f913 	bl	80030f0 <OLED_Show_Note>
			HAL_Delay(3000);
 8001eca:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001ece:	f001 fec1 	bl	8003c54 <HAL_Delay>
			iUserCase = NB_STEP_UP_REG_INFO;
 8001ed2:	230b      	movs	r3, #11
 8001ed4:	677b      	str	r3, [r7, #116]	; 0x74
 8001ed6:	e0ea      	b.n	80020ae <main+0xa36>
		}else if(4 == iRet){//AT
 8001ed8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001eda:	2b04      	cmp	r3, #4
 8001edc:	f040 80e1 	bne.w	80020a2 <main+0xa2a>
			printf("%s", acAtBuf);
 8001ee0:	4917      	ldr	r1, [pc, #92]	; (8001f40 <main+0x8c8>)
 8001ee2:	4824      	ldr	r0, [pc, #144]	; (8001f74 <main+0x8fc>)
 8001ee4:	f008 fa38 	bl	800a358 <iprintf>
			memset(acUserCmd, 0, sizeof(acUserCmd));
 8001ee8:	2240      	movs	r2, #64	; 0x40
 8001eea:	2100      	movs	r1, #0
 8001eec:	4822      	ldr	r0, [pc, #136]	; (8001f78 <main+0x900>)
 8001eee:	f007 fdce 	bl	8009a8e <memset>
			cmdLen = KE1_Parse_NNMI(acAtBuf, acUserCmd);
 8001ef2:	4921      	ldr	r1, [pc, #132]	; (8001f78 <main+0x900>)
 8001ef4:	4812      	ldr	r0, [pc, #72]	; (8001f40 <main+0x8c8>)
 8001ef6:	f7ff fb29 	bl	800154c <KE1_Parse_NNMI>
 8001efa:	4603      	mov	r3, r0
 8001efc:	f887 3043 	strb.w	r3, [r7, #67]	; 0x43

			if(strstr(acUserCmd, "AAAA0000")){
 8001f00:	491e      	ldr	r1, [pc, #120]	; (8001f7c <main+0x904>)
 8001f02:	481d      	ldr	r0, [pc, #116]	; (8001f78 <main+0x900>)
 8001f04:	f008 faf8 	bl	800a4f8 <strstr>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d006      	beq.n	8001f1c <main+0x8a4>
				printf("device info upload successfully\r\n");
 8001f0e:	481c      	ldr	r0, [pc, #112]	; (8001f80 <main+0x908>)
 8001f10:	f008 fa96 	bl	800a440 <puts>
				OLED_Show_UP_Flag(0);
 8001f14:	2000      	movs	r0, #0
 8001f16:	f001 f8bf 	bl	8003098 <OLED_Show_UP_Flag>
 8001f1a:	e0c8      	b.n	80020ae <main+0xa36>
			}else if(strstr(acUserCmd, "CCCC0000")){
 8001f1c:	4919      	ldr	r1, [pc, #100]	; (8001f84 <main+0x90c>)
 8001f1e:	4816      	ldr	r0, [pc, #88]	; (8001f78 <main+0x900>)
 8001f20:	f008 faea 	bl	800a4f8 <strstr>
 8001f24:	4603      	mov	r3, r0
 8001f26:	2b00      	cmp	r3, #0
 8001f28:	d030      	beq.n	8001f8c <main+0x914>
				printf("Module connectivity upload successfully\r\n");
 8001f2a:	4817      	ldr	r0, [pc, #92]	; (8001f88 <main+0x910>)
 8001f2c:	f008 fa88 	bl	800a440 <puts>
				iUserCase = NB_STEP_UP_DEV_INFO;
 8001f30:	230c      	movs	r3, #12
 8001f32:	677b      	str	r3, [r7, #116]	; 0x74
				OLED_Show_UP_Flag(0);
 8001f34:	2000      	movs	r0, #0
 8001f36:	f001 f8af 	bl	8003098 <OLED_Show_UP_Flag>
 8001f3a:	e0b8      	b.n	80020ae <main+0xa36>
 8001f3c:	0800c93c 	.word	0x0800c93c
 8001f40:	20000588 	.word	0x20000588
 8001f44:	0800c948 	.word	0x0800c948
 8001f48:	0800c960 	.word	0x0800c960
 8001f4c:	20000408 	.word	0x20000408
 8001f50:	0800c980 	.word	0x0800c980
 8001f54:	20000488 	.word	0x20000488
 8001f58:	0800c7dc 	.word	0x0800c7dc
 8001f5c:	48000400 	.word	0x48000400
 8001f60:	0800c9c0 	.word	0x0800c9c0
 8001f64:	0800c9cc 	.word	0x0800c9cc
 8001f68:	0800c9d4 	.word	0x0800c9d4
 8001f6c:	0800c9dc 	.word	0x0800c9dc
 8001f70:	0800c9ec 	.word	0x0800c9ec
 8001f74:	0800c9f4 	.word	0x0800c9f4
 8001f78:	20000788 	.word	0x20000788
 8001f7c:	0800c9f8 	.word	0x0800c9f8
 8001f80:	0800ca04 	.word	0x0800ca04
 8001f84:	0800ca28 	.word	0x0800ca28
 8001f88:	0800ca34 	.word	0x0800ca34
			}else{
				printf("user data[%d]:%s\r\n", cmdLen, acUserCmd);
 8001f8c:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 8001f90:	4a51      	ldr	r2, [pc, #324]	; (80020d8 <main+0xa60>)
 8001f92:	4619      	mov	r1, r3
 8001f94:	4851      	ldr	r0, [pc, #324]	; (80020dc <main+0xa64>)
 8001f96:	f008 f9df 	bl	800a358 <iprintf>
				/*
				 * 
				 * TO-DO
				 */

				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_5, 1);
 8001f9a:	2201      	movs	r2, #1
 8001f9c:	2120      	movs	r1, #32
 8001f9e:	4850      	ldr	r0, [pc, #320]	; (80020e0 <main+0xa68>)
 8001fa0:	f003 fcc8 	bl	8005934 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, 0);
 8001fa4:	2200      	movs	r2, #0
 8001fa6:	2140      	movs	r1, #64	; 0x40
 8001fa8:	484d      	ldr	r0, [pc, #308]	; (80020e0 <main+0xa68>)
 8001faa:	f003 fcc3 	bl	8005934 <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(GPIOB, GPIO_PIN_7, 1);
 8001fae:	2201      	movs	r2, #1
 8001fb0:	2180      	movs	r1, #128	; 0x80
 8001fb2:	484b      	ldr	r0, [pc, #300]	; (80020e0 <main+0xa68>)
 8001fb4:	f003 fcbe 	bl	8005934 <HAL_GPIO_WritePin>
				count=0;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	657b      	str	r3, [r7, #84]	; 0x54
				appoint=1;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	653b      	str	r3, [r7, #80]	; 0x50
				memset(acDevInfo, 0, sizeof(acDevInfo));
 8001fc0:	2280      	movs	r2, #128	; 0x80
 8001fc2:	2100      	movs	r1, #0
 8001fc4:	4847      	ldr	r0, [pc, #284]	; (80020e4 <main+0xa6c>)
 8001fc6:	f007 fd62 	bl	8009a8e <memset>
				memset(acAtBuf, 0, sizeof(acAtBuf));
 8001fca:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001fce:	2100      	movs	r1, #0
 8001fd0:	4845      	ldr	r0, [pc, #276]	; (80020e8 <main+0xa70>)
 8001fd2:	f007 fd5c 	bl	8009a8e <memset>
				dLen = snprintf(acDevInfo, sizeof(acDevInfo), "{\"T\":\"%0.2f\",\"H\":\"1\",\"L\":\"%d\",\"S\":\"%d\",\"V\":\"%d\",\"NB\":\"%d\"}", fTemp,  usLight,usSound,usVoltage,iSigVal);// ????
 8001fd6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001fd8:	4618      	mov	r0, r3
 8001fda:	f7fe fab5 	bl	8000548 <__aeabi_f2d>
 8001fde:	4603      	mov	r3, r0
 8001fe0:	460c      	mov	r4, r1
 8001fe2:	8d7a      	ldrh	r2, [r7, #42]	; 0x2a
 8001fe4:	4611      	mov	r1, r2
 8001fe6:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 8001fe8:	4610      	mov	r0, r2
 8001fea:	8cfa      	ldrh	r2, [r7, #38]	; 0x26
 8001fec:	4615      	mov	r5, r2
 8001fee:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 8001ff0:	9205      	str	r2, [sp, #20]
 8001ff2:	9504      	str	r5, [sp, #16]
 8001ff4:	9003      	str	r0, [sp, #12]
 8001ff6:	9102      	str	r1, [sp, #8]
 8001ff8:	e9cd 3400 	strd	r3, r4, [sp]
 8001ffc:	4a3b      	ldr	r2, [pc, #236]	; (80020ec <main+0xa74>)
 8001ffe:	2180      	movs	r1, #128	; 0x80
 8002000:	4838      	ldr	r0, [pc, #224]	; (80020e4 <main+0xa6c>)
 8002002:	f008 fa25 	bl	800a450 <sniprintf>
 8002006:	4603      	mov	r3, r0
 8002008:	63fb      	str	r3, [r7, #60]	; 0x3c
				ascii2hex(acDevInfo, acHexBuf);
 800200a:	4939      	ldr	r1, [pc, #228]	; (80020f0 <main+0xa78>)
 800200c:	4835      	ldr	r0, [pc, #212]	; (80020e4 <main+0xa6c>)
 800200e:	f7ff fb01 	bl	8001614 <ascii2hex>
				snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,00%04X%s\r\n", (dLen+3), dLen, acHexBuf);// COAPAT
 8002012:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002014:	1cda      	adds	r2, r3, #3
 8002016:	4b36      	ldr	r3, [pc, #216]	; (80020f0 <main+0xa78>)
 8002018:	9301      	str	r3, [sp, #4]
 800201a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800201c:	9300      	str	r3, [sp, #0]
 800201e:	4613      	mov	r3, r2
 8002020:	4a34      	ldr	r2, [pc, #208]	; (80020f4 <main+0xa7c>)
 8002022:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002026:	4830      	ldr	r0, [pc, #192]	; (80020e8 <main+0xa70>)
 8002028:	f008 fa12 	bl	800a450 <sniprintf>
				KE1_Send_AT(acAtBuf);
 800202c:	482e      	ldr	r0, [pc, #184]	; (80020e8 <main+0xa70>)
 800202e:	f001 fc4d 	bl	80038cc <KE1_Send_AT>
				HAL_Delay(1000);
 8002032:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002036:	f001 fe0d 	bl	8003c54 <HAL_Delay>
				if(0x33 == acUserCmd[7]){
 800203a:	4b27      	ldr	r3, [pc, #156]	; (80020d8 <main+0xa60>)
 800203c:	79db      	ldrb	r3, [r3, #7]
 800203e:	2b33      	cmp	r3, #51	; 0x33
 8002040:	d104      	bne.n	800204c <main+0x9d4>
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_1);
 8002042:	2102      	movs	r1, #2
 8002044:	4826      	ldr	r0, [pc, #152]	; (80020e0 <main+0xa68>)
 8002046:	f003 fc8d 	bl	8005964 <HAL_GPIO_TogglePin>
 800204a:	e007      	b.n	800205c <main+0x9e4>
				}else if(0x34 == acUserCmd[7]){
 800204c:	4b22      	ldr	r3, [pc, #136]	; (80020d8 <main+0xa60>)
 800204e:	79db      	ldrb	r3, [r3, #7]
 8002050:	2b34      	cmp	r3, #52	; 0x34
 8002052:	d103      	bne.n	800205c <main+0x9e4>
					HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_3);
 8002054:	2108      	movs	r1, #8
 8002056:	4822      	ldr	r0, [pc, #136]	; (80020e0 <main+0xa68>)
 8002058:	f003 fc84 	bl	8005964 <HAL_GPIO_TogglePin>
				}
				/* ?????
				 * AT+NMGS=5,02000A000A
				 */
				acUserCmd[1] = '2';
 800205c:	4b1e      	ldr	r3, [pc, #120]	; (80020d8 <main+0xa60>)
 800205e:	2232      	movs	r2, #50	; 0x32
 8002060:	705a      	strb	r2, [r3, #1]
				acUserCmd[6] = '0';acUserCmd[7] = '0';acUserCmd[8] = '0';acUserCmd[9] = '0';acUserCmd[10] = 0;
 8002062:	4b1d      	ldr	r3, [pc, #116]	; (80020d8 <main+0xa60>)
 8002064:	2230      	movs	r2, #48	; 0x30
 8002066:	719a      	strb	r2, [r3, #6]
 8002068:	4b1b      	ldr	r3, [pc, #108]	; (80020d8 <main+0xa60>)
 800206a:	2230      	movs	r2, #48	; 0x30
 800206c:	71da      	strb	r2, [r3, #7]
 800206e:	4b1a      	ldr	r3, [pc, #104]	; (80020d8 <main+0xa60>)
 8002070:	2230      	movs	r2, #48	; 0x30
 8002072:	721a      	strb	r2, [r3, #8]
 8002074:	4b18      	ldr	r3, [pc, #96]	; (80020d8 <main+0xa60>)
 8002076:	2230      	movs	r2, #48	; 0x30
 8002078:	725a      	strb	r2, [r3, #9]
 800207a:	4b17      	ldr	r3, [pc, #92]	; (80020d8 <main+0xa60>)
 800207c:	2200      	movs	r2, #0
 800207e:	729a      	strb	r2, [r3, #10]
				printf("CmdResp:%s\r\n", acUserCmd);
 8002080:	4915      	ldr	r1, [pc, #84]	; (80020d8 <main+0xa60>)
 8002082:	481d      	ldr	r0, [pc, #116]	; (80020f8 <main+0xa80>)
 8002084:	f008 f968 	bl	800a358 <iprintf>
				snprintf(acAtBuf, sizeof(acAtBuf), "AT+NMGS=%d,%s\r\n", 5, acUserCmd);// COAPAT
 8002088:	4b13      	ldr	r3, [pc, #76]	; (80020d8 <main+0xa60>)
 800208a:	9300      	str	r3, [sp, #0]
 800208c:	2305      	movs	r3, #5
 800208e:	4a1b      	ldr	r2, [pc, #108]	; (80020fc <main+0xa84>)
 8002090:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002094:	4814      	ldr	r0, [pc, #80]	; (80020e8 <main+0xa70>)
 8002096:	f008 f9db 	bl	800a450 <sniprintf>
				KE1_Send_AT(acAtBuf);
 800209a:	4813      	ldr	r0, [pc, #76]	; (80020e8 <main+0xa70>)
 800209c:	f001 fc16 	bl	80038cc <KE1_Send_AT>
 80020a0:	e005      	b.n	80020ae <main+0xa36>
			}

		}else{
			if(-2 == iRet){// UART error
 80020a2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80020a4:	f113 0f02 	cmn.w	r3, #2
 80020a8:	d101      	bne.n	80020ae <main+0xa36>
				NVIC_SystemReset();
 80020aa:	f7ff fa3b 	bl	8001524 <__NVIC_SystemReset>
			}
		}
		if(0 != upNetFreq) {
 80020ae:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020b0:	2b00      	cmp	r3, #0
 80020b2:	d007      	beq.n	80020c4 <main+0xa4c>
			upNetFreq--;
 80020b4:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020b6:	3b01      	subs	r3, #1
 80020b8:	65fb      	str	r3, [r7, #92]	; 0x5c
			if(0 == upNetFreq){iUserCase = NB_STEP_UP_REG_INFO;}
 80020ba:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d101      	bne.n	80020c4 <main+0xa4c>
 80020c0:	230b      	movs	r3, #11
 80020c2:	677b      	str	r3, [r7, #116]	; 0x74
		}
		if(0 != upDevFreq) upDevFreq--;
 80020c4:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020c6:	2b00      	cmp	r3, #0
 80020c8:	f43f ab9e 	beq.w	8001808 <main+0x190>
 80020cc:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80020ce:	3b01      	subs	r3, #1
 80020d0:	663b      	str	r3, [r7, #96]	; 0x60
		if(appoint==1) count++;
 80020d2:	f7ff bb99 	b.w	8001808 <main+0x190>
 80020d6:	bf00      	nop
 80020d8:	20000788 	.word	0x20000788
 80020dc:	0800ca60 	.word	0x0800ca60
 80020e0:	48000400 	.word	0x48000400
 80020e4:	20000408 	.word	0x20000408
 80020e8:	20000588 	.word	0x20000588
 80020ec:	0800c7a0 	.word	0x0800c7a0
 80020f0:	20000488 	.word	0x20000488
 80020f4:	0800c7dc 	.word	0x0800c7dc
 80020f8:	0800ca74 	.word	0x0800ca74
 80020fc:	0800ca84 	.word	0x0800ca84

08002100 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002100:	b580      	push	{r7, lr}
 8002102:	b0ae      	sub	sp, #184	; 0xb8
 8002104:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002106:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800210a:	2244      	movs	r2, #68	; 0x44
 800210c:	2100      	movs	r1, #0
 800210e:	4618      	mov	r0, r3
 8002110:	f007 fcbd 	bl	8009a8e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002114:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002118:	2200      	movs	r2, #0
 800211a:	601a      	str	r2, [r3, #0]
 800211c:	605a      	str	r2, [r3, #4]
 800211e:	609a      	str	r2, [r3, #8]
 8002120:	60da      	str	r2, [r3, #12]
 8002122:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002124:	463b      	mov	r3, r7
 8002126:	2260      	movs	r2, #96	; 0x60
 8002128:	2100      	movs	r1, #0
 800212a:	4618      	mov	r0, r3
 800212c:	f007 fcaf 	bl	8009a8e <memset>

  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002130:	2301      	movs	r3, #1
 8002132:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002134:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8002138:	67bb      	str	r3, [r7, #120]	; 0x78
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800213a:	2302      	movs	r3, #2
 800213c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002140:	2303      	movs	r3, #3
 8002142:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLM = 1;
 8002146:	2301      	movs	r3, #1
 8002148:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLN = 8;
 800214c:	2308      	movs	r3, #8
 800214e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8002152:	2307      	movs	r3, #7
 8002154:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002158:	2302      	movs	r3, #2
 800215a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800215e:	2302      	movs	r3, #2
 8002160:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002164:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002168:	4618      	mov	r0, r3
 800216a:	f004 f89b 	bl	80062a4 <HAL_RCC_OscConfig>
 800216e:	4603      	mov	r3, r0
 8002170:	2b00      	cmp	r3, #0
 8002172:	d001      	beq.n	8002178 <SystemClock_Config+0x78>
  {
    Error_Handler();
 8002174:	f000 f846 	bl	8002204 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002178:	230f      	movs	r3, #15
 800217a:	663b      	str	r3, [r7, #96]	; 0x60
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800217c:	2303      	movs	r3, #3
 800217e:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002180:	2300      	movs	r3, #0
 8002182:	66bb      	str	r3, [r7, #104]	; 0x68
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002184:	2300      	movs	r3, #0
 8002186:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002188:	2300      	movs	r3, #0
 800218a:	673b      	str	r3, [r7, #112]	; 0x70

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 800218c:	f107 0360 	add.w	r3, r7, #96	; 0x60
 8002190:	2101      	movs	r1, #1
 8002192:	4618      	mov	r0, r3
 8002194:	f004 fc74 	bl	8006a80 <HAL_RCC_ClockConfig>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 800219e:	f000 f831 	bl	8002204 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1|RCC_PERIPHCLK_USART3
 80021a2:	f244 0385 	movw	r3, #16517	; 0x4085
 80021a6:	603b      	str	r3, [r7, #0]
                              |RCC_PERIPHCLK_I2C2|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 80021a8:	2300      	movs	r3, #0
 80021aa:	623b      	str	r3, [r7, #32]
  PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 80021ac:	2300      	movs	r3, #0
 80021ae:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80021b0:	2300      	movs	r3, #0
 80021b2:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 80021b4:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 80021b8:	657b      	str	r3, [r7, #84]	; 0x54
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_HSE;
 80021ba:	2303      	movs	r3, #3
 80021bc:	607b      	str	r3, [r7, #4]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 1;
 80021be:	2301      	movs	r3, #1
 80021c0:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 16;
 80021c2:	2310      	movs	r3, #16
 80021c4:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 80021c6:	2307      	movs	r3, #7
 80021c8:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 80021ca:	2302      	movs	r3, #2
 80021cc:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 80021ce:	2302      	movs	r3, #2
 80021d0:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 80021d2:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80021d6:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80021d8:	463b      	mov	r3, r7
 80021da:	4618      	mov	r0, r3
 80021dc:	f004 fe54 	bl	8006e88 <HAL_RCCEx_PeriphCLKConfig>
 80021e0:	4603      	mov	r3, r0
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d001      	beq.n	80021ea <SystemClock_Config+0xea>
  {
    Error_Handler();
 80021e6:	f000 f80d 	bl	8002204 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage 
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 80021ea:	f44f 7000 	mov.w	r0, #512	; 0x200
 80021ee:	f004 f803 	bl	80061f8 <HAL_PWREx_ControlVoltageScaling>
 80021f2:	4603      	mov	r3, r0
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d001      	beq.n	80021fc <SystemClock_Config+0xfc>
  {
    Error_Handler();
 80021f8:	f000 f804 	bl	8002204 <Error_Handler>
  }
}
 80021fc:	bf00      	nop
 80021fe:	37b8      	adds	r7, #184	; 0xb8
 8002200:	46bd      	mov	sp, r7
 8002202:	bd80      	pop	{r7, pc}

08002204 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002204:	b480      	push	{r7}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002208:	bf00      	nop
 800220a:	46bd      	mov	sp, r7
 800220c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002210:	4770      	bx	lr
	...

08002214 <nbiot_reboot>:
#include "usart.h"
#include "nbiot.h"

NB_STA nbiot_reboot(int iTimeout)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b088      	sub	sp, #32
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]

REBOOT_CAUSE_APPLICATION_AT
Neul
OK
*/
	NB_STA atRet = NB_TIMEOUT;
 800221c:	2301      	movs	r3, #1
 800221e:	77fb      	strb	r3, [r7, #31]
	char *AT_NRB = "AT+NRB\r\n";
 8002220:	4b2c      	ldr	r3, [pc, #176]	; (80022d4 <nbiot_reboot+0xc0>)
 8002222:	61bb      	str	r3, [r7, #24]
	int ch = 0;//0 ok, 1 error, 2 pending
 8002224:	2300      	movs	r3, #0
 8002226:	617b      	str	r3, [r7, #20]
	char okFlag = 0, rebootFlag = 0;
 8002228:	2300      	movs	r3, #0
 800222a:	77bb      	strb	r3, [r7, #30]
 800222c:	2300      	movs	r3, #0
 800222e:	777b      	strb	r3, [r7, #29]
	char *acREBOOT = "REBOOT_CAUSE_APPLICATION_AT";
 8002230:	4b29      	ldr	r3, [pc, #164]	; (80022d8 <nbiot_reboot+0xc4>)
 8002232:	613b      	str	r3, [r7, #16]
	char acOK[4] = {'O','K',0x0D,0x0A};
 8002234:	4b29      	ldr	r3, [pc, #164]	; (80022dc <nbiot_reboot+0xc8>)
 8002236:	681b      	ldr	r3, [r3, #0]
 8002238:	60fb      	str	r3, [r7, #12]

	KE1_Send_AT(AT_NRB);
 800223a:	69b8      	ldr	r0, [r7, #24]
 800223c:	f001 fb46 	bl	80038cc <KE1_Send_AT>

	do{
		ch = KE1_Get_NB_Ch();
 8002240:	f001 fb04 	bl	800384c <KE1_Get_NB_Ch>
 8002244:	6178      	str	r0, [r7, #20]
		if(-1 != ch){
 8002246:	697b      	ldr	r3, [r7, #20]
 8002248:	f1b3 3fff 	cmp.w	r3, #4294967295
 800224c:	d02c      	beq.n	80022a8 <nbiot_reboot+0x94>
			//printf("%02X:%d - %d\n", ch, okFlag, errFlag);
			KE1_Put_Console_Ch((uint8_t)ch);
 800224e:	697b      	ldr	r3, [r7, #20]
 8002250:	b2db      	uxtb	r3, r3
 8002252:	4618      	mov	r0, r3
 8002254:	f001 fae8 	bl	8003828 <KE1_Put_Console_Ch>
			if(27 != rebootFlag){
 8002258:	7f7b      	ldrb	r3, [r7, #29]
 800225a:	2b1b      	cmp	r3, #27
 800225c:	d00e      	beq.n	800227c <nbiot_reboot+0x68>
				if(acREBOOT[rebootFlag] == ch){
 800225e:	7f7b      	ldrb	r3, [r7, #29]
 8002260:	693a      	ldr	r2, [r7, #16]
 8002262:	4413      	add	r3, r2
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	4293      	cmp	r3, r2
 800226c:	d103      	bne.n	8002276 <nbiot_reboot+0x62>
					rebootFlag++;
 800226e:	7f7b      	ldrb	r3, [r7, #29]
 8002270:	3301      	adds	r3, #1
 8002272:	777b      	strb	r3, [r7, #29]
 8002274:	e012      	b.n	800229c <nbiot_reboot+0x88>
				}else{
					rebootFlag = 0;
 8002276:	2300      	movs	r3, #0
 8002278:	777b      	strb	r3, [r7, #29]
 800227a:	e00f      	b.n	800229c <nbiot_reboot+0x88>
				}
			}else{
				if(acOK[okFlag] == ch){
 800227c:	7fbb      	ldrb	r3, [r7, #30]
 800227e:	f107 0220 	add.w	r2, r7, #32
 8002282:	4413      	add	r3, r2
 8002284:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 8002288:	461a      	mov	r2, r3
 800228a:	697b      	ldr	r3, [r7, #20]
 800228c:	4293      	cmp	r3, r2
 800228e:	d103      	bne.n	8002298 <nbiot_reboot+0x84>
					okFlag++;
 8002290:	7fbb      	ldrb	r3, [r7, #30]
 8002292:	3301      	adds	r3, #1
 8002294:	77bb      	strb	r3, [r7, #30]
 8002296:	e001      	b.n	800229c <nbiot_reboot+0x88>
				}else{
					okFlag = 0;
 8002298:	2300      	movs	r3, #0
 800229a:	77bb      	strb	r3, [r7, #30]
				}
			}

			if(4 == okFlag){atRet = NB_OK; break;}
 800229c:	7fbb      	ldrb	r3, [r7, #30]
 800229e:	2b04      	cmp	r3, #4
 80022a0:	d10f      	bne.n	80022c2 <nbiot_reboot+0xae>
 80022a2:	2300      	movs	r3, #0
 80022a4:	77fb      	strb	r3, [r7, #31]
 80022a6:	e00f      	b.n	80022c8 <nbiot_reboot+0xb4>
		}else{
			if(0 != iTimeout) {
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d009      	beq.n	80022c2 <nbiot_reboot+0xae>
				iTimeout--;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	3b01      	subs	r3, #1
 80022b2:	607b      	str	r3, [r7, #4]
				if(0 != iTimeout){
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d003      	beq.n	80022c2 <nbiot_reboot+0xae>
					HAL_Delay(1000);
 80022ba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80022be:	f001 fcc9 	bl	8003c54 <HAL_Delay>
				}
			}
		}
	}while(iTimeout);
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	2b00      	cmp	r3, #0
 80022c6:	d1bb      	bne.n	8002240 <nbiot_reboot+0x2c>
	return atRet;
 80022c8:	7ffb      	ldrb	r3, [r7, #31]
}
 80022ca:	4618      	mov	r0, r3
 80022cc:	3720      	adds	r7, #32
 80022ce:	46bd      	mov	sp, r7
 80022d0:	bd80      	pop	{r7, pc}
 80022d2:	bf00      	nop
 80022d4:	0800ca94 	.word	0x0800ca94
 80022d8:	0800caa0 	.word	0x0800caa0
 80022dc:	0800cabc 	.word	0x0800cabc

080022e0 <nbiot_get_signl_val>:

NB_STA nbiot_get_signl_val(char *pcSigVal)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	b08c      	sub	sp, #48	; 0x30
 80022e4:	af00      	add	r7, sp, #0
 80022e6:	6078      	str	r0, [r7, #4]
	//+CSQ:19,xx
	NB_STA atRet = NB_TIMEOUT;
 80022e8:	2301      	movs	r3, #1
 80022ea:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	char *AT_CSQ = "AT+CSQ\r\n";
 80022ee:	4b64      	ldr	r3, [pc, #400]	; (8002480 <nbiot_get_signl_val+0x1a0>)
 80022f0:	623b      	str	r3, [r7, #32]
	int iTimeout = 3, ch = 0;
 80022f2:	2303      	movs	r3, #3
 80022f4:	62bb      	str	r3, [r7, #40]	; 0x28
 80022f6:	2300      	movs	r3, #0
 80022f8:	61fb      	str	r3, [r7, #28]
	char csqFlag = 0, csqOk = 0, atOK = 0, atErr = 0;
 80022fa:	2300      	movs	r3, #0
 80022fc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002300:	2300      	movs	r3, #0
 8002302:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002306:	2300      	movs	r3, #0
 8002308:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 800230c:	2300      	movs	r3, #0
 800230e:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
	char *acCSQ = "+CSQ:";
 8002312:	4b5c      	ldr	r3, [pc, #368]	; (8002484 <nbiot_get_signl_val+0x1a4>)
 8002314:	61bb      	str	r3, [r7, #24]
	char acOK[] = {'O','K',0x0D,0x0A}, acErr[] = {'E','R','R','O','R',0x0D,0x0A};
 8002316:	4b5c      	ldr	r3, [pc, #368]	; (8002488 <nbiot_get_signl_val+0x1a8>)
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	617b      	str	r3, [r7, #20]
 800231c:	4a5b      	ldr	r2, [pc, #364]	; (800248c <nbiot_get_signl_val+0x1ac>)
 800231e:	f107 030c 	add.w	r3, r7, #12
 8002322:	e892 0003 	ldmia.w	r2, {r0, r1}
 8002326:	6018      	str	r0, [r3, #0]
 8002328:	3304      	adds	r3, #4
 800232a:	8019      	strh	r1, [r3, #0]
 800232c:	3302      	adds	r3, #2
 800232e:	0c0a      	lsrs	r2, r1, #16
 8002330:	701a      	strb	r2, [r3, #0]
	pcSigVal[0] = 0;pcSigVal[1] = 0;
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	2200      	movs	r2, #0
 8002336:	701a      	strb	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	3301      	adds	r3, #1
 800233c:	2200      	movs	r2, #0
 800233e:	701a      	strb	r2, [r3, #0]

	KE1_Send_AT(AT_CSQ);HAL_Delay(500);
 8002340:	6a38      	ldr	r0, [r7, #32]
 8002342:	f001 fac3 	bl	80038cc <KE1_Send_AT>
 8002346:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800234a:	f001 fc83 	bl	8003c54 <HAL_Delay>
	do{
		ch = KE1_Get_NB_Ch();
 800234e:	f001 fa7d 	bl	800384c <KE1_Get_NB_Ch>
 8002352:	61f8      	str	r0, [r7, #28]
		if(-1 != ch){
 8002354:	69fb      	ldr	r3, [r7, #28]
 8002356:	f1b3 3fff 	cmp.w	r3, #4294967295
 800235a:	d077      	beq.n	800244c <nbiot_get_signl_val+0x16c>
			KE1_Put_Console_Ch((uint8_t)ch);
 800235c:	69fb      	ldr	r3, [r7, #28]
 800235e:	b2db      	uxtb	r3, r3
 8002360:	4618      	mov	r0, r3
 8002362:	f001 fa61 	bl	8003828 <KE1_Put_Console_Ch>
			if(acOK[atOK] == ch){
 8002366:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800236a:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800236e:	4413      	add	r3, r2
 8002370:	f813 3c1c 	ldrb.w	r3, [r3, #-28]
 8002374:	461a      	mov	r2, r3
 8002376:	69fb      	ldr	r3, [r7, #28]
 8002378:	4293      	cmp	r3, r2
 800237a:	d105      	bne.n	8002388 <nbiot_get_signl_val+0xa8>
				atOK++;
 800237c:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002380:	3301      	adds	r3, #1
 8002382:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
 8002386:	e002      	b.n	800238e <nbiot_get_signl_val+0xae>
			}else{
				atOK = 0;
 8002388:	2300      	movs	r3, #0
 800238a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
			}
			if(4 == atOK && 1 == csqOk){
 800238e:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002392:	2b04      	cmp	r3, #4
 8002394:	d107      	bne.n	80023a6 <nbiot_get_signl_val+0xc6>
 8002396:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 800239a:	2b01      	cmp	r3, #1
 800239c:	d103      	bne.n	80023a6 <nbiot_get_signl_val+0xc6>
				atRet = NB_OK; break;
 800239e:	2300      	movs	r3, #0
 80023a0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80023a4:	e065      	b.n	8002472 <nbiot_get_signl_val+0x192>
			}
			if(acErr[atErr] == ch){
 80023a6:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80023aa:	f107 0230 	add.w	r2, r7, #48	; 0x30
 80023ae:	4413      	add	r3, r2
 80023b0:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80023b4:	461a      	mov	r2, r3
 80023b6:	69fb      	ldr	r3, [r7, #28]
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d105      	bne.n	80023c8 <nbiot_get_signl_val+0xe8>
				atErr++;
 80023bc:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80023c0:	3301      	adds	r3, #1
 80023c2:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
 80023c6:	e002      	b.n	80023ce <nbiot_get_signl_val+0xee>
			}else{
				atErr = 0;
 80023c8:	2300      	movs	r3, #0
 80023ca:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
			}
			if(7 == atErr){
 80023ce:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80023d2:	2b07      	cmp	r3, #7
 80023d4:	d103      	bne.n	80023de <nbiot_get_signl_val+0xfe>
				atRet = NB_ERROR; break;
 80023d6:	2302      	movs	r3, #2
 80023d8:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80023dc:	e049      	b.n	8002472 <nbiot_get_signl_val+0x192>
			}
			if(1 == csqOk){
 80023de:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80023e2:	2b01      	cmp	r3, #1
 80023e4:	d115      	bne.n	8002412 <nbiot_get_signl_val+0x132>
				if(',' == ch) {
 80023e6:	69fb      	ldr	r3, [r7, #28]
 80023e8:	2b2c      	cmp	r3, #44	; 0x2c
 80023ea:	d102      	bne.n	80023f2 <nbiot_get_signl_val+0x112>
					csqFlag = 0x0F;
 80023ec:	230f      	movs	r3, #15
 80023ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
				}
				if(3 > csqFlag){
 80023f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023f6:	2b02      	cmp	r3, #2
 80023f8:	d836      	bhi.n	8002468 <nbiot_get_signl_val+0x188>
					pcSigVal[csqFlag++] = ch;
 80023fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80023fe:	1c5a      	adds	r2, r3, #1
 8002400:	f887 2027 	strb.w	r2, [r7, #39]	; 0x27
 8002404:	461a      	mov	r2, r3
 8002406:	687b      	ldr	r3, [r7, #4]
 8002408:	4413      	add	r3, r2
 800240a:	69fa      	ldr	r2, [r7, #28]
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	701a      	strb	r2, [r3, #0]
				}
				continue;
 8002410:	e02a      	b.n	8002468 <nbiot_get_signl_val+0x188>
			}
			if(acCSQ[csqFlag] == ch){
 8002412:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002416:	69ba      	ldr	r2, [r7, #24]
 8002418:	4413      	add	r3, r2
 800241a:	781b      	ldrb	r3, [r3, #0]
 800241c:	461a      	mov	r2, r3
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	4293      	cmp	r3, r2
 8002422:	d105      	bne.n	8002430 <nbiot_get_signl_val+0x150>
				csqFlag++;
 8002424:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002428:	3301      	adds	r3, #1
 800242a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800242e:	e002      	b.n	8002436 <nbiot_get_signl_val+0x156>
			}else{
				csqFlag = 0;
 8002430:	2300      	movs	r3, #0
 8002432:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			}
			if(5 == csqFlag){csqOk = 1; csqFlag = 0;}
 8002436:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800243a:	2b05      	cmp	r3, #5
 800243c:	d115      	bne.n	800246a <nbiot_get_signl_val+0x18a>
 800243e:	2301      	movs	r3, #1
 8002440:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002444:	2300      	movs	r3, #0
 8002446:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800244a:	e00e      	b.n	800246a <nbiot_get_signl_val+0x18a>
		}else{
			if(0 != iTimeout) {
 800244c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800244e:	2b00      	cmp	r3, #0
 8002450:	d00b      	beq.n	800246a <nbiot_get_signl_val+0x18a>
				iTimeout--;
 8002452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002454:	3b01      	subs	r3, #1
 8002456:	62bb      	str	r3, [r7, #40]	; 0x28
				if(0 != iTimeout){
 8002458:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800245a:	2b00      	cmp	r3, #0
 800245c:	d005      	beq.n	800246a <nbiot_get_signl_val+0x18a>
					HAL_Delay(500);
 800245e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002462:	f001 fbf7 	bl	8003c54 <HAL_Delay>
 8002466:	e000      	b.n	800246a <nbiot_get_signl_val+0x18a>
				continue;
 8002468:	bf00      	nop
				}
			}
		}
	}while(iTimeout);
 800246a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800246c:	2b00      	cmp	r3, #0
 800246e:	f47f af6e 	bne.w	800234e <nbiot_get_signl_val+0x6e>
	return atRet;
 8002472:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002476:	4618      	mov	r0, r3
 8002478:	3730      	adds	r7, #48	; 0x30
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
 800247e:	bf00      	nop
 8002480:	0800cac0 	.word	0x0800cac0
 8002484:	0800cacc 	.word	0x0800cacc
 8002488:	0800cabc 	.word	0x0800cabc
 800248c:	0800cad4 	.word	0x0800cad4

08002490 <nbiot_check_reg>:

NB_STA nbiot_check_reg(int iTimeout)
{
 8002490:	b580      	push	{r7, lr}
 8002492:	b088      	sub	sp, #32
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
	+CGATT:1

	OK

	*/
	NB_STA atRet = NB_TIMEOUT;
 8002498:	2301      	movs	r3, #1
 800249a:	77fb      	strb	r3, [r7, #31]
	char *AT_R_CGATT = "AT+CGATT?\r\n";
 800249c:	4b41      	ldr	r3, [pc, #260]	; (80025a4 <nbiot_check_reg+0x114>)
 800249e:	61bb      	str	r3, [r7, #24]
	int ch = 0;// atRet = 2;//0 ok, 1 error, 2 pending
 80024a0:	2300      	movs	r3, #0
 80024a2:	617b      	str	r3, [r7, #20]
	char regFlag = 0, okFlag = 0, regSta = 0;
 80024a4:	2300      	movs	r3, #0
 80024a6:	77bb      	strb	r3, [r7, #30]
 80024a8:	2300      	movs	r3, #0
 80024aa:	777b      	strb	r3, [r7, #29]
 80024ac:	2300      	movs	r3, #0
 80024ae:	773b      	strb	r3, [r7, #28]
	char *acCGATT = "+CGATT:";
 80024b0:	4b3d      	ldr	r3, [pc, #244]	; (80025a8 <nbiot_check_reg+0x118>)
 80024b2:	613b      	str	r3, [r7, #16]
	char acOK[4] = {'O','K',0x0D,0x0A};
 80024b4:	4b3d      	ldr	r3, [pc, #244]	; (80025ac <nbiot_check_reg+0x11c>)
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	60fb      	str	r3, [r7, #12]
	KE1_Send_AT(AT_R_CGATT);HAL_Delay(1000);
 80024ba:	69b8      	ldr	r0, [r7, #24]
 80024bc:	f001 fa06 	bl	80038cc <KE1_Send_AT>
 80024c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80024c4:	f001 fbc6 	bl	8003c54 <HAL_Delay>
	do{
		ch = KE1_Get_NB_Ch();
 80024c8:	f001 f9c0 	bl	800384c <KE1_Get_NB_Ch>
 80024cc:	6178      	str	r0, [r7, #20]
		if(-1 != ch){
 80024ce:	697b      	ldr	r3, [r7, #20]
 80024d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024d4:	d04b      	beq.n	800256e <nbiot_check_reg+0xde>
			KE1_Put_Console_Ch((uint8_t)ch);
 80024d6:	697b      	ldr	r3, [r7, #20]
 80024d8:	b2db      	uxtb	r3, r3
 80024da:	4618      	mov	r0, r3
 80024dc:	f001 f9a4 	bl	8003828 <KE1_Put_Console_Ch>
			if(7 == regFlag && 0 == regSta){
 80024e0:	7fbb      	ldrb	r3, [r7, #30]
 80024e2:	2b07      	cmp	r3, #7
 80024e4:	d109      	bne.n	80024fa <nbiot_check_reg+0x6a>
 80024e6:	7f3b      	ldrb	r3, [r7, #28]
 80024e8:	2b00      	cmp	r3, #0
 80024ea:	d106      	bne.n	80024fa <nbiot_check_reg+0x6a>
				regSta = ch;
 80024ec:	697b      	ldr	r3, [r7, #20]
 80024ee:	773b      	strb	r3, [r7, #28]
				printf("\nRegister regSta:%c\n", regSta);
 80024f0:	7f3b      	ldrb	r3, [r7, #28]
 80024f2:	4619      	mov	r1, r3
 80024f4:	482e      	ldr	r0, [pc, #184]	; (80025b0 <nbiot_check_reg+0x120>)
 80024f6:	f007 ff2f 	bl	800a358 <iprintf>
			}
			if(7 != regFlag){
 80024fa:	7fbb      	ldrb	r3, [r7, #30]
 80024fc:	2b07      	cmp	r3, #7
 80024fe:	d00d      	beq.n	800251c <nbiot_check_reg+0x8c>
				if(acCGATT[regFlag] == ch){
 8002500:	7fbb      	ldrb	r3, [r7, #30]
 8002502:	693a      	ldr	r2, [r7, #16]
 8002504:	4413      	add	r3, r2
 8002506:	781b      	ldrb	r3, [r3, #0]
 8002508:	461a      	mov	r2, r3
 800250a:	697b      	ldr	r3, [r7, #20]
 800250c:	4293      	cmp	r3, r2
 800250e:	d103      	bne.n	8002518 <nbiot_check_reg+0x88>
					regFlag++;
 8002510:	7fbb      	ldrb	r3, [r7, #30]
 8002512:	3301      	adds	r3, #1
 8002514:	77bb      	strb	r3, [r7, #30]
 8002516:	e001      	b.n	800251c <nbiot_check_reg+0x8c>
				}else{
					regFlag = 0;
 8002518:	2300      	movs	r3, #0
 800251a:	77bb      	strb	r3, [r7, #30]
				}
			}
			if(4 != okFlag){
 800251c:	7f7b      	ldrb	r3, [r7, #29]
 800251e:	2b04      	cmp	r3, #4
 8002520:	d00f      	beq.n	8002542 <nbiot_check_reg+0xb2>
				if(acOK[okFlag] == ch){
 8002522:	7f7b      	ldrb	r3, [r7, #29]
 8002524:	f107 0220 	add.w	r2, r7, #32
 8002528:	4413      	add	r3, r2
 800252a:	f813 3c14 	ldrb.w	r3, [r3, #-20]
 800252e:	461a      	mov	r2, r3
 8002530:	697b      	ldr	r3, [r7, #20]
 8002532:	4293      	cmp	r3, r2
 8002534:	d103      	bne.n	800253e <nbiot_check_reg+0xae>
					okFlag++;
 8002536:	7f7b      	ldrb	r3, [r7, #29]
 8002538:	3301      	adds	r3, #1
 800253a:	777b      	strb	r3, [r7, #29]
 800253c:	e001      	b.n	8002542 <nbiot_check_reg+0xb2>
				}else{
					okFlag = 0;
 800253e:	2300      	movs	r3, #0
 8002540:	777b      	strb	r3, [r7, #29]
				}
			}

			if('1' == regSta && 4 == okFlag){
 8002542:	7f3b      	ldrb	r3, [r7, #28]
 8002544:	2b31      	cmp	r3, #49	; 0x31
 8002546:	d105      	bne.n	8002554 <nbiot_check_reg+0xc4>
 8002548:	7f7b      	ldrb	r3, [r7, #29]
 800254a:	2b04      	cmp	r3, #4
 800254c:	d102      	bne.n	8002554 <nbiot_check_reg+0xc4>
				atRet = NB_OK; break;
 800254e:	2300      	movs	r3, #0
 8002550:	77fb      	strb	r3, [r7, #31]
 8002552:	e019      	b.n	8002588 <nbiot_check_reg+0xf8>
			}
			if('0' == regSta && 4 == okFlag){
 8002554:	7f3b      	ldrb	r3, [r7, #28]
 8002556:	2b30      	cmp	r3, #48	; 0x30
 8002558:	d105      	bne.n	8002566 <nbiot_check_reg+0xd6>
 800255a:	7f7b      	ldrb	r3, [r7, #29]
 800255c:	2b04      	cmp	r3, #4
 800255e:	d102      	bne.n	8002566 <nbiot_check_reg+0xd6>
				atRet = NB_NET_CLOSED; break;
 8002560:	2304      	movs	r3, #4
 8002562:	77fb      	strb	r3, [r7, #31]
 8002564:	e010      	b.n	8002588 <nbiot_check_reg+0xf8>
			}
			HAL_Delay(10);
 8002566:	200a      	movs	r0, #10
 8002568:	f001 fb74 	bl	8003c54 <HAL_Delay>
 800256c:	e009      	b.n	8002582 <nbiot_check_reg+0xf2>
		}else{
			if(0 != iTimeout) {
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2b00      	cmp	r3, #0
 8002572:	d006      	beq.n	8002582 <nbiot_check_reg+0xf2>
				HAL_Delay(1000);
 8002574:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002578:	f001 fb6c 	bl	8003c54 <HAL_Delay>
				iTimeout--;
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	3b01      	subs	r3, #1
 8002580:	607b      	str	r3, [r7, #4]
			}
		}
	}while(iTimeout);
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	2b00      	cmp	r3, #0
 8002586:	d19f      	bne.n	80024c8 <nbiot_check_reg+0x38>

	if(NB_OK == atRet){
 8002588:	7ffb      	ldrb	r3, [r7, #31]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d104      	bne.n	8002598 <nbiot_check_reg+0x108>
		KE1_Clear_AT_Buf();
 800258e:	f001 f983 	bl	8003898 <KE1_Clear_AT_Buf>
		printf("\nRegister success!\n");
 8002592:	4808      	ldr	r0, [pc, #32]	; (80025b4 <nbiot_check_reg+0x124>)
 8002594:	f007 ff54 	bl	800a440 <puts>
	}
	return atRet;
 8002598:	7ffb      	ldrb	r3, [r7, #31]
}
 800259a:	4618      	mov	r0, r3
 800259c:	3720      	adds	r7, #32
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
 80025a2:	bf00      	nop
 80025a4:	0800cadc 	.word	0x0800cadc
 80025a8:	0800cae8 	.word	0x0800cae8
 80025ac:	0800cabc 	.word	0x0800cabc
 80025b0:	0800caf0 	.word	0x0800caf0
 80025b4:	0800cb08 	.word	0x0800cb08

080025b8 <nbiot_get_nuestats>:

NB_STA nbiot_get_nuestats(int *piRSRP, int *piSNR, int *piCellID, unsigned char *pucECL)
{
 80025b8:	b580      	push	{r7, lr}
 80025ba:	b096      	sub	sp, #88	; 0x58
 80025bc:	af00      	add	r7, sp, #0
 80025be:	60f8      	str	r0, [r7, #12]
 80025c0:	60b9      	str	r1, [r7, #8]
 80025c2:	607a      	str	r2, [r7, #4]
 80025c4:	603b      	str	r3, [r7, #0]
RSRQ:-131
OPERATOR MODE:4

OK
*/
	NB_STA atRet = NB_TIMEOUT;
 80025c6:	2301      	movs	r3, #1
 80025c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	int iTimeout = 3 , ch = 0, i = 0;
 80025cc:	2303      	movs	r3, #3
 80025ce:	653b      	str	r3, [r7, #80]	; 0x50
 80025d0:	2300      	movs	r3, #0
 80025d2:	643b      	str	r3, [r7, #64]	; 0x40
 80025d4:	2300      	movs	r3, #0
 80025d6:	64fb      	str	r3, [r7, #76]	; 0x4c
	char *AT_R_NUESTATS = "AT+NUESTATS\r\n";
 80025d8:	4bbc      	ldr	r3, [pc, #752]	; (80028cc <nbiot_get_nuestats+0x314>)
 80025da:	63fb      	str	r3, [r7, #60]	; 0x3c

	char *pcRSRP="Signal power:", *pcSNR = "SNR:";
 80025dc:	4bbc      	ldr	r3, [pc, #752]	; (80028d0 <nbiot_get_nuestats+0x318>)
 80025de:	63bb      	str	r3, [r7, #56]	; 0x38
 80025e0:	4bbc      	ldr	r3, [pc, #752]	; (80028d4 <nbiot_get_nuestats+0x31c>)
 80025e2:	637b      	str	r3, [r7, #52]	; 0x34
	char *pcCellID = "Cell ID:", *pcECL="ECL:";
 80025e4:	4bbc      	ldr	r3, [pc, #752]	; (80028d8 <nbiot_get_nuestats+0x320>)
 80025e6:	633b      	str	r3, [r7, #48]	; 0x30
 80025e8:	4bbc      	ldr	r3, [pc, #752]	; (80028dc <nbiot_get_nuestats+0x324>)
 80025ea:	62fb      	str	r3, [r7, #44]	; 0x2c
	char acVal[15] = {0};
 80025ec:	f107 031c 	add.w	r3, r7, #28
 80025f0:	2200      	movs	r2, #0
 80025f2:	601a      	str	r2, [r3, #0]
 80025f4:	605a      	str	r2, [r3, #4]
 80025f6:	609a      	str	r2, [r3, #8]
 80025f8:	f8c3 200b 	str.w	r2, [r3, #11]
	char acOK[] = {'O','K',0x0D,0x0A}, acErr[] = {'E','R','R','O','R',0x0D,0x0A};
 80025fc:	4bb8      	ldr	r3, [pc, #736]	; (80028e0 <nbiot_get_nuestats+0x328>)
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	61bb      	str	r3, [r7, #24]
 8002602:	4ab8      	ldr	r2, [pc, #736]	; (80028e4 <nbiot_get_nuestats+0x32c>)
 8002604:	f107 0310 	add.w	r3, r7, #16
 8002608:	e892 0003 	ldmia.w	r2, {r0, r1}
 800260c:	6018      	str	r0, [r3, #0]
 800260e:	3304      	adds	r3, #4
 8002610:	8019      	strh	r1, [r3, #0]
 8002612:	3302      	adds	r3, #2
 8002614:	0c0a      	lsrs	r2, r1, #16
 8002616:	701a      	strb	r2, [r3, #0]

	char rsrpFlag = 0, snrFlag = 0, cidFlag = 0, eclFlag = 0, atOK = 0, atErr = 0;
 8002618:	2300      	movs	r3, #0
 800261a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800261e:	2300      	movs	r3, #0
 8002620:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8002624:	2300      	movs	r3, #0
 8002626:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 800262a:	2300      	movs	r3, #0
 800262c:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 8002630:	2300      	movs	r3, #0
 8002632:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8002636:	2300      	movs	r3, #0
 8002638:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

	*piRSRP = 0; *piSNR = 0; *piCellID = 0; *pucECL = 0;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2200      	movs	r2, #0
 8002640:	601a      	str	r2, [r3, #0]
 8002642:	68bb      	ldr	r3, [r7, #8]
 8002644:	2200      	movs	r2, #0
 8002646:	601a      	str	r2, [r3, #0]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	2200      	movs	r2, #0
 800264c:	601a      	str	r2, [r3, #0]
 800264e:	683b      	ldr	r3, [r7, #0]
 8002650:	2200      	movs	r2, #0
 8002652:	701a      	strb	r2, [r3, #0]
	KE1_Clear_AT_Buf();
 8002654:	f001 f920 	bl	8003898 <KE1_Clear_AT_Buf>
	KE1_Send_AT(AT_R_NUESTATS);
 8002658:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 800265a:	f001 f937 	bl	80038cc <KE1_Send_AT>
	HAL_Delay(3000);
 800265e:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8002662:	f001 faf7 	bl	8003c54 <HAL_Delay>
	do{
		ch = KE1_Get_NB_Ch();
 8002666:	f001 f8f1 	bl	800384c <KE1_Get_NB_Ch>
 800266a:	6438      	str	r0, [r7, #64]	; 0x40
		if(-1 != ch){
 800266c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800266e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002672:	f000 8139 	beq.w	80028e8 <nbiot_get_nuestats+0x330>
			KE1_Put_Console_Ch((uint8_t)ch);
 8002676:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002678:	b2db      	uxtb	r3, r3
 800267a:	4618      	mov	r0, r3
 800267c:	f001 f8d4 	bl	8003828 <KE1_Put_Console_Ch>
			if(acOK[atOK] == ch){
 8002680:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8002684:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8002688:	4413      	add	r3, r2
 800268a:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 800268e:	461a      	mov	r2, r3
 8002690:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002692:	4293      	cmp	r3, r2
 8002694:	d105      	bne.n	80026a2 <nbiot_get_nuestats+0xea>
				atOK++;
 8002696:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 800269a:	3301      	adds	r3, #1
 800269c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80026a0:	e002      	b.n	80026a8 <nbiot_get_nuestats+0xf0>
			}else{
				atOK = 0;
 80026a2:	2300      	movs	r3, #0
 80026a4:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
			}
			if(4 == atOK){
 80026a8:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80026ac:	2b04      	cmp	r3, #4
 80026ae:	d103      	bne.n	80026b8 <nbiot_get_nuestats+0x100>
				atRet = NB_OK; break;
 80026b0:	2300      	movs	r3, #0
 80026b2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80026b6:	e128      	b.n	800290a <nbiot_get_nuestats+0x352>
			}
			if(acErr[atErr] == ch){
 80026b8:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80026bc:	f107 0258 	add.w	r2, r7, #88	; 0x58
 80026c0:	4413      	add	r3, r2
 80026c2:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 80026c6:	461a      	mov	r2, r3
 80026c8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026ca:	4293      	cmp	r3, r2
 80026cc:	d105      	bne.n	80026da <nbiot_get_nuestats+0x122>
				atErr++;
 80026ce:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80026d2:	3301      	adds	r3, #1
 80026d4:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 80026d8:	e002      	b.n	80026e0 <nbiot_get_nuestats+0x128>
			}else{
				atErr = 0;
 80026da:	2300      	movs	r3, #0
 80026dc:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
			}
			if(7 == atErr){
 80026e0:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 80026e4:	2b07      	cmp	r3, #7
 80026e6:	d103      	bne.n	80026f0 <nbiot_get_nuestats+0x138>
				atRet = NB_ERROR; break;
 80026e8:	2302      	movs	r3, #2
 80026ea:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
 80026ee:	e10c      	b.n	800290a <nbiot_get_nuestats+0x352>
			}
			if(13 == rsrpFlag){
 80026f0:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 80026f4:	2b0d      	cmp	r3, #13
 80026f6:	d120      	bne.n	800273a <nbiot_get_nuestats+0x182>
				if(0x0D == ch){acVal[i] = 0; *piRSRP = atoi(acVal);  i = 0; rsrpFlag = 0; continue;}
 80026f8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80026fa:	2b0d      	cmp	r3, #13
 80026fc:	d113      	bne.n	8002726 <nbiot_get_nuestats+0x16e>
 80026fe:	f107 021c 	add.w	r2, r7, #28
 8002702:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002704:	4413      	add	r3, r2
 8002706:	2200      	movs	r2, #0
 8002708:	701a      	strb	r2, [r3, #0]
 800270a:	f107 031c 	add.w	r3, r7, #28
 800270e:	4618      	mov	r0, r3
 8002710:	f007 f984 	bl	8009a1c <atoi>
 8002714:	4602      	mov	r2, r0
 8002716:	68fb      	ldr	r3, [r7, #12]
 8002718:	601a      	str	r2, [r3, #0]
 800271a:	2300      	movs	r3, #0
 800271c:	64fb      	str	r3, [r7, #76]	; 0x4c
 800271e:	2300      	movs	r3, #0
 8002720:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 8002724:	e0ed      	b.n	8002902 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 8002726:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002728:	1c5a      	adds	r2, r3, #1
 800272a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800272c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800272e:	b2d2      	uxtb	r2, r2
 8002730:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002734:	440b      	add	r3, r1
 8002736:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}

			if(8 == cidFlag){
 800273a:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800273e:	2b08      	cmp	r3, #8
 8002740:	d120      	bne.n	8002784 <nbiot_get_nuestats+0x1cc>
				if(0x0D == ch){acVal[i] = 0; *piCellID = atoi(acVal);  i = 0; cidFlag = 0; continue;}
 8002742:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002744:	2b0d      	cmp	r3, #13
 8002746:	d113      	bne.n	8002770 <nbiot_get_nuestats+0x1b8>
 8002748:	f107 021c 	add.w	r2, r7, #28
 800274c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800274e:	4413      	add	r3, r2
 8002750:	2200      	movs	r2, #0
 8002752:	701a      	strb	r2, [r3, #0]
 8002754:	f107 031c 	add.w	r3, r7, #28
 8002758:	4618      	mov	r0, r3
 800275a:	f007 f95f 	bl	8009a1c <atoi>
 800275e:	4602      	mov	r2, r0
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	601a      	str	r2, [r3, #0]
 8002764:	2300      	movs	r3, #0
 8002766:	64fb      	str	r3, [r7, #76]	; 0x4c
 8002768:	2300      	movs	r3, #0
 800276a:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 800276e:	e0c8      	b.n	8002902 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 8002770:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002772:	1c5a      	adds	r2, r3, #1
 8002774:	64fa      	str	r2, [r7, #76]	; 0x4c
 8002776:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8002778:	b2d2      	uxtb	r2, r2
 800277a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800277e:	440b      	add	r3, r1
 8002780:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}

			if(4 == eclFlag){
 8002784:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002788:	2b04      	cmp	r3, #4
 800278a:	d121      	bne.n	80027d0 <nbiot_get_nuestats+0x218>
				if(0x0D == ch){acVal[i] = 0; *pucECL = (unsigned char)atoi(acVal);  i = 0; eclFlag = 0; continue;}
 800278c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800278e:	2b0d      	cmp	r3, #13
 8002790:	d114      	bne.n	80027bc <nbiot_get_nuestats+0x204>
 8002792:	f107 021c 	add.w	r2, r7, #28
 8002796:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002798:	4413      	add	r3, r2
 800279a:	2200      	movs	r2, #0
 800279c:	701a      	strb	r2, [r3, #0]
 800279e:	f107 031c 	add.w	r3, r7, #28
 80027a2:	4618      	mov	r0, r3
 80027a4:	f007 f93a 	bl	8009a1c <atoi>
 80027a8:	4603      	mov	r3, r0
 80027aa:	b2da      	uxtb	r2, r3
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	701a      	strb	r2, [r3, #0]
 80027b0:	2300      	movs	r3, #0
 80027b2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027b4:	2300      	movs	r3, #0
 80027b6:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 80027ba:	e0a2      	b.n	8002902 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 80027bc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027be:	1c5a      	adds	r2, r3, #1
 80027c0:	64fa      	str	r2, [r7, #76]	; 0x4c
 80027c2:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80027c4:	b2d2      	uxtb	r2, r2
 80027c6:	f107 0158 	add.w	r1, r7, #88	; 0x58
 80027ca:	440b      	add	r3, r1
 80027cc:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}

			if(4 == snrFlag){
 80027d0:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80027d4:	2b04      	cmp	r3, #4
 80027d6:	d120      	bne.n	800281a <nbiot_get_nuestats+0x262>
				if(0x0D == ch){acVal[i] = 0; *piSNR = atoi(acVal);  i = 0; snrFlag = 0; continue;}
 80027d8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027da:	2b0d      	cmp	r3, #13
 80027dc:	d113      	bne.n	8002806 <nbiot_get_nuestats+0x24e>
 80027de:	f107 021c 	add.w	r2, r7, #28
 80027e2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80027e4:	4413      	add	r3, r2
 80027e6:	2200      	movs	r2, #0
 80027e8:	701a      	strb	r2, [r3, #0]
 80027ea:	f107 031c 	add.w	r3, r7, #28
 80027ee:	4618      	mov	r0, r3
 80027f0:	f007 f914 	bl	8009a1c <atoi>
 80027f4:	4602      	mov	r2, r0
 80027f6:	68bb      	ldr	r3, [r7, #8]
 80027f8:	601a      	str	r2, [r3, #0]
 80027fa:	2300      	movs	r3, #0
 80027fc:	64fb      	str	r3, [r7, #76]	; 0x4c
 80027fe:	2300      	movs	r3, #0
 8002800:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 8002804:	e07d      	b.n	8002902 <nbiot_get_nuestats+0x34a>
				acVal[i++] = ch;
 8002806:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8002808:	1c5a      	adds	r2, r3, #1
 800280a:	64fa      	str	r2, [r7, #76]	; 0x4c
 800280c:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800280e:	b2d2      	uxtb	r2, r2
 8002810:	f107 0158 	add.w	r1, r7, #88	; 0x58
 8002814:	440b      	add	r3, r1
 8002816:	f803 2c3c 	strb.w	r2, [r3, #-60]
			}
			//printf("%c-%d-%d-%d-%d\r\n", ch,rsrpFlag, cidFlag, eclFlag, snrFlag);
			if(13 != rsrpFlag){
 800281a:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 800281e:	2b0d      	cmp	r3, #13
 8002820:	d011      	beq.n	8002846 <nbiot_get_nuestats+0x28e>
				if(pcRSRP[rsrpFlag] == ch){
 8002822:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002826:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8002828:	4413      	add	r3, r2
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	461a      	mov	r2, r3
 800282e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002830:	4293      	cmp	r3, r2
 8002832:	d105      	bne.n	8002840 <nbiot_get_nuestats+0x288>
					rsrpFlag++;
 8002834:	f897 304b 	ldrb.w	r3, [r7, #75]	; 0x4b
 8002838:	3301      	adds	r3, #1
 800283a:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
 800283e:	e002      	b.n	8002846 <nbiot_get_nuestats+0x28e>
				}else{
					rsrpFlag = 0;
 8002840:	2300      	movs	r3, #0
 8002842:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b
				}
			}
			if(8 != cidFlag){
 8002846:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 800284a:	2b08      	cmp	r3, #8
 800284c:	d011      	beq.n	8002872 <nbiot_get_nuestats+0x2ba>
				if(pcCellID[cidFlag] == ch){
 800284e:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8002852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002854:	4413      	add	r3, r2
 8002856:	781b      	ldrb	r3, [r3, #0]
 8002858:	461a      	mov	r2, r3
 800285a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800285c:	4293      	cmp	r3, r2
 800285e:	d105      	bne.n	800286c <nbiot_get_nuestats+0x2b4>
					cidFlag++;
 8002860:	f897 3049 	ldrb.w	r3, [r7, #73]	; 0x49
 8002864:	3301      	adds	r3, #1
 8002866:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
 800286a:	e002      	b.n	8002872 <nbiot_get_nuestats+0x2ba>
				}else{
					cidFlag = 0;
 800286c:	2300      	movs	r3, #0
 800286e:	f887 3049 	strb.w	r3, [r7, #73]	; 0x49
				}
			}
			if(4 != eclFlag){
 8002872:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002876:	2b04      	cmp	r3, #4
 8002878:	d011      	beq.n	800289e <nbiot_get_nuestats+0x2e6>
				if(pcECL[eclFlag] == ch){
 800287a:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 800287e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002880:	4413      	add	r3, r2
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	461a      	mov	r2, r3
 8002886:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002888:	4293      	cmp	r3, r2
 800288a:	d105      	bne.n	8002898 <nbiot_get_nuestats+0x2e0>
					eclFlag++;
 800288c:	f897 3048 	ldrb.w	r3, [r7, #72]	; 0x48
 8002890:	3301      	adds	r3, #1
 8002892:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
 8002896:	e002      	b.n	800289e <nbiot_get_nuestats+0x2e6>
				}else{
					eclFlag = 0;
 8002898:	2300      	movs	r3, #0
 800289a:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
				}
			}
			if(4 != snrFlag){
 800289e:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80028a2:	2b04      	cmp	r3, #4
 80028a4:	d02d      	beq.n	8002902 <nbiot_get_nuestats+0x34a>
				if(pcSNR[snrFlag] == ch){
 80028a6:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80028aa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80028ac:	4413      	add	r3, r2
 80028ae:	781b      	ldrb	r3, [r3, #0]
 80028b0:	461a      	mov	r2, r3
 80028b2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d105      	bne.n	80028c4 <nbiot_get_nuestats+0x30c>
					snrFlag++;
 80028b8:	f897 304a 	ldrb.w	r3, [r7, #74]	; 0x4a
 80028bc:	3301      	adds	r3, #1
 80028be:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 80028c2:	e01e      	b.n	8002902 <nbiot_get_nuestats+0x34a>
				}else{
					snrFlag = 0;
 80028c4:	2300      	movs	r3, #0
 80028c6:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a
 80028ca:	e01a      	b.n	8002902 <nbiot_get_nuestats+0x34a>
 80028cc:	0800cb1c 	.word	0x0800cb1c
 80028d0:	0800cb2c 	.word	0x0800cb2c
 80028d4:	0800cb3c 	.word	0x0800cb3c
 80028d8:	0800cb44 	.word	0x0800cb44
 80028dc:	0800cb50 	.word	0x0800cb50
 80028e0:	0800cabc 	.word	0x0800cabc
 80028e4:	0800cad4 	.word	0x0800cad4
				}
			}
		}else{
			if(0 != iTimeout) {
 80028e8:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028ea:	2b00      	cmp	r3, #0
 80028ec:	d009      	beq.n	8002902 <nbiot_get_nuestats+0x34a>
				iTimeout--;
 80028ee:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028f0:	3b01      	subs	r3, #1
 80028f2:	653b      	str	r3, [r7, #80]	; 0x50
				if(0 != iTimeout){
 80028f4:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80028f6:	2b00      	cmp	r3, #0
 80028f8:	d003      	beq.n	8002902 <nbiot_get_nuestats+0x34a>
					HAL_Delay(1000);
 80028fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80028fe:	f001 f9a9 	bl	8003c54 <HAL_Delay>
				}
			}
		}
	}while(iTimeout);
 8002902:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8002904:	2b00      	cmp	r3, #0
 8002906:	f47f aeae 	bne.w	8002666 <nbiot_get_nuestats+0xae>
	return atRet;
 800290a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 800290e:	4618      	mov	r0, r3
 8002910:	3758      	adds	r7, #88	; 0x58
 8002912:	46bd      	mov	sp, r7
 8002914:	bd80      	pop	{r7, pc}
 8002916:	bf00      	nop

08002918 <IIC_Start>:
//-----------------------------------			   
/**********************************************
//IIC Start
**********************************************/
void IIC_Start(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 800291c:	2201      	movs	r2, #1
 800291e:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002922:	480b      	ldr	r0, [pc, #44]	; (8002950 <IIC_Start+0x38>)
 8002924:	f003 f806 	bl	8005934 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 8002928:	2201      	movs	r2, #1
 800292a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800292e:	4808      	ldr	r0, [pc, #32]	; (8002950 <IIC_Start+0x38>)
 8002930:	f003 f800 	bl	8005934 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 8002934:	2200      	movs	r2, #0
 8002936:	f44f 7100 	mov.w	r1, #512	; 0x200
 800293a:	4805      	ldr	r0, [pc, #20]	; (8002950 <IIC_Start+0x38>)
 800293c:	f002 fffa 	bl	8005934 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 8002940:	2200      	movs	r2, #0
 8002942:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002946:	4802      	ldr	r0, [pc, #8]	; (8002950 <IIC_Start+0x38>)
 8002948:	f002 fff4 	bl	8005934 <HAL_GPIO_WritePin>
}
 800294c:	bf00      	nop
 800294e:	bd80      	pop	{r7, pc}
 8002950:	48000400 	.word	0x48000400

08002954 <IIC_Stop>:

/**********************************************
//IIC Stop
**********************************************/
void IIC_Stop(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8002958:	2201      	movs	r2, #1
 800295a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800295e:	4808      	ldr	r0, [pc, #32]	; (8002980 <IIC_Stop+0x2c>)
 8002960:	f002 ffe8 	bl	8005934 <HAL_GPIO_WritePin>
	OLED_SDIN_Clr();
 8002964:	2200      	movs	r2, #0
 8002966:	f44f 7100 	mov.w	r1, #512	; 0x200
 800296a:	4805      	ldr	r0, [pc, #20]	; (8002980 <IIC_Stop+0x2c>)
 800296c:	f002 ffe2 	bl	8005934 <HAL_GPIO_WritePin>
	OLED_SDIN_Set();
 8002970:	2201      	movs	r2, #1
 8002972:	f44f 7100 	mov.w	r1, #512	; 0x200
 8002976:	4802      	ldr	r0, [pc, #8]	; (8002980 <IIC_Stop+0x2c>)
 8002978:	f002 ffdc 	bl	8005934 <HAL_GPIO_WritePin>
}
 800297c:	bf00      	nop
 800297e:	bd80      	pop	{r7, pc}
 8002980:	48000400 	.word	0x48000400

08002984 <IIC_Wait_Ack>:

void IIC_Wait_Ack(void)
{
 8002984:	b580      	push	{r7, lr}
 8002986:	af00      	add	r7, sp, #0
	OLED_SCLK_Set();
 8002988:	2201      	movs	r2, #1
 800298a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800298e:	4805      	ldr	r0, [pc, #20]	; (80029a4 <IIC_Wait_Ack+0x20>)
 8002990:	f002 ffd0 	bl	8005934 <HAL_GPIO_WritePin>
	OLED_SCLK_Clr();
 8002994:	2200      	movs	r2, #0
 8002996:	f44f 7180 	mov.w	r1, #256	; 0x100
 800299a:	4802      	ldr	r0, [pc, #8]	; (80029a4 <IIC_Wait_Ack+0x20>)
 800299c:	f002 ffca 	bl	8005934 <HAL_GPIO_WritePin>
}
 80029a0:	bf00      	nop
 80029a2:	bd80      	pop	{r7, pc}
 80029a4:	48000400 	.word	0x48000400

080029a8 <Write_IIC_Byte>:
/**********************************************
// IIC Write byte
**********************************************/

void Write_IIC_Byte(unsigned char IIC_Byte)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b084      	sub	sp, #16
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	4603      	mov	r3, r0
 80029b0:	71fb      	strb	r3, [r7, #7]
	unsigned char i;
	unsigned char m,da;
	da=IIC_Byte;
 80029b2:	79fb      	ldrb	r3, [r7, #7]
 80029b4:	73bb      	strb	r3, [r7, #14]
	OLED_SCLK_Clr();
 80029b6:	2200      	movs	r2, #0
 80029b8:	f44f 7180 	mov.w	r1, #256	; 0x100
 80029bc:	481a      	ldr	r0, [pc, #104]	; (8002a28 <Write_IIC_Byte+0x80>)
 80029be:	f002 ffb9 	bl	8005934 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 80029c2:	2300      	movs	r3, #0
 80029c4:	73fb      	strb	r3, [r7, #15]
 80029c6:	e027      	b.n	8002a18 <Write_IIC_Byte+0x70>
	{
		m=da;
 80029c8:	7bbb      	ldrb	r3, [r7, #14]
 80029ca:	737b      	strb	r3, [r7, #13]
		m=m&0x80;
 80029cc:	7b7b      	ldrb	r3, [r7, #13]
 80029ce:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80029d2:	737b      	strb	r3, [r7, #13]
		if(m==0x80)
 80029d4:	7b7b      	ldrb	r3, [r7, #13]
 80029d6:	2b80      	cmp	r3, #128	; 0x80
 80029d8:	d106      	bne.n	80029e8 <Write_IIC_Byte+0x40>
		{
			OLED_SDIN_Set();
 80029da:	2201      	movs	r2, #1
 80029dc:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029e0:	4811      	ldr	r0, [pc, #68]	; (8002a28 <Write_IIC_Byte+0x80>)
 80029e2:	f002 ffa7 	bl	8005934 <HAL_GPIO_WritePin>
 80029e6:	e005      	b.n	80029f4 <Write_IIC_Byte+0x4c>
		}
		else 
			OLED_SDIN_Clr();
 80029e8:	2200      	movs	r2, #0
 80029ea:	f44f 7100 	mov.w	r1, #512	; 0x200
 80029ee:	480e      	ldr	r0, [pc, #56]	; (8002a28 <Write_IIC_Byte+0x80>)
 80029f0:	f002 ffa0 	bl	8005934 <HAL_GPIO_WritePin>
		da=da<<1;
 80029f4:	7bbb      	ldrb	r3, [r7, #14]
 80029f6:	005b      	lsls	r3, r3, #1
 80029f8:	73bb      	strb	r3, [r7, #14]
		OLED_SCLK_Set();
 80029fa:	2201      	movs	r2, #1
 80029fc:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a00:	4809      	ldr	r0, [pc, #36]	; (8002a28 <Write_IIC_Byte+0x80>)
 8002a02:	f002 ff97 	bl	8005934 <HAL_GPIO_WritePin>
		OLED_SCLK_Clr();
 8002a06:	2200      	movs	r2, #0
 8002a08:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002a0c:	4806      	ldr	r0, [pc, #24]	; (8002a28 <Write_IIC_Byte+0x80>)
 8002a0e:	f002 ff91 	bl	8005934 <HAL_GPIO_WritePin>
	for(i=0;i<8;i++)		
 8002a12:	7bfb      	ldrb	r3, [r7, #15]
 8002a14:	3301      	adds	r3, #1
 8002a16:	73fb      	strb	r3, [r7, #15]
 8002a18:	7bfb      	ldrb	r3, [r7, #15]
 8002a1a:	2b07      	cmp	r3, #7
 8002a1c:	d9d4      	bls.n	80029c8 <Write_IIC_Byte+0x20>
	}
}
 8002a1e:	bf00      	nop
 8002a20:	3710      	adds	r7, #16
 8002a22:	46bd      	mov	sp, r7
 8002a24:	bd80      	pop	{r7, pc}
 8002a26:	bf00      	nop
 8002a28:	48000400 	.word	0x48000400

08002a2c <Write_IIC_Command>:
/**********************************************
// IIC Write Command
**********************************************/
void Write_IIC_Command(unsigned char IIC_Command)
{
 8002a2c:	b580      	push	{r7, lr}
 8002a2e:	b082      	sub	sp, #8
 8002a30:	af00      	add	r7, sp, #0
 8002a32:	4603      	mov	r3, r0
 8002a34:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 8002a36:	f7ff ff6f 	bl	8002918 <IIC_Start>
	Write_IIC_Byte(0x78);     //Slave address,SA0=0
 8002a3a:	2078      	movs	r0, #120	; 0x78
 8002a3c:	f7ff ffb4 	bl	80029a8 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002a40:	f7ff ffa0 	bl	8002984 <IIC_Wait_Ack>
	Write_IIC_Byte(0x00);			//write command
 8002a44:	2000      	movs	r0, #0
 8002a46:	f7ff ffaf 	bl	80029a8 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002a4a:	f7ff ff9b 	bl	8002984 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Command); 
 8002a4e:	79fb      	ldrb	r3, [r7, #7]
 8002a50:	4618      	mov	r0, r3
 8002a52:	f7ff ffa9 	bl	80029a8 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002a56:	f7ff ff95 	bl	8002984 <IIC_Wait_Ack>
	IIC_Stop();
 8002a5a:	f7ff ff7b 	bl	8002954 <IIC_Stop>
}
 8002a5e:	bf00      	nop
 8002a60:	3708      	adds	r7, #8
 8002a62:	46bd      	mov	sp, r7
 8002a64:	bd80      	pop	{r7, pc}

08002a66 <Write_IIC_Data>:
/**********************************************
// IIC Write Data
**********************************************/
void Write_IIC_Data(unsigned char IIC_Data)
{
 8002a66:	b580      	push	{r7, lr}
 8002a68:	b082      	sub	sp, #8
 8002a6a:	af00      	add	r7, sp, #0
 8002a6c:	4603      	mov	r3, r0
 8002a6e:	71fb      	strb	r3, [r7, #7]
	IIC_Start();
 8002a70:	f7ff ff52 	bl	8002918 <IIC_Start>
	Write_IIC_Byte(0x78);			//D/C#=0; R/W#=0
 8002a74:	2078      	movs	r0, #120	; 0x78
 8002a76:	f7ff ff97 	bl	80029a8 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002a7a:	f7ff ff83 	bl	8002984 <IIC_Wait_Ack>
	Write_IIC_Byte(0x40);			//write data
 8002a7e:	2040      	movs	r0, #64	; 0x40
 8002a80:	f7ff ff92 	bl	80029a8 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002a84:	f7ff ff7e 	bl	8002984 <IIC_Wait_Ack>
	Write_IIC_Byte(IIC_Data);
 8002a88:	79fb      	ldrb	r3, [r7, #7]
 8002a8a:	4618      	mov	r0, r3
 8002a8c:	f7ff ff8c 	bl	80029a8 <Write_IIC_Byte>
	IIC_Wait_Ack();	
 8002a90:	f7ff ff78 	bl	8002984 <IIC_Wait_Ack>
	IIC_Stop();
 8002a94:	f7ff ff5e 	bl	8002954 <IIC_Stop>
}
 8002a98:	bf00      	nop
 8002a9a:	3708      	adds	r7, #8
 8002a9c:	46bd      	mov	sp, r7
 8002a9e:	bd80      	pop	{r7, pc}

08002aa0 <OLED_WR_Byte>:
void OLED_WR_Byte(unsigned dat,unsigned cmd)
{
 8002aa0:	b580      	push	{r7, lr}
 8002aa2:	b082      	sub	sp, #8
 8002aa4:	af00      	add	r7, sp, #0
 8002aa6:	6078      	str	r0, [r7, #4]
 8002aa8:	6039      	str	r1, [r7, #0]
	if(cmd)
 8002aaa:	683b      	ldr	r3, [r7, #0]
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d005      	beq.n	8002abc <OLED_WR_Byte+0x1c>
	{
		Write_IIC_Data(dat);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	b2db      	uxtb	r3, r3
 8002ab4:	4618      	mov	r0, r3
 8002ab6:	f7ff ffd6 	bl	8002a66 <Write_IIC_Data>
	}
	else 
	{
		Write_IIC_Command(dat);	
	}
}
 8002aba:	e004      	b.n	8002ac6 <OLED_WR_Byte+0x26>
		Write_IIC_Command(dat);	
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	b2db      	uxtb	r3, r3
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7ff ffb3 	bl	8002a2c <Write_IIC_Command>
}
 8002ac6:	bf00      	nop
 8002ac8:	3708      	adds	r7, #8
 8002aca:	46bd      	mov	sp, r7
 8002acc:	bd80      	pop	{r7, pc}

08002ace <OLED_Set_Pos>:
	}
}

//
void OLED_Set_Pos(unsigned char x, unsigned char y) 
{ 	
 8002ace:	b580      	push	{r7, lr}
 8002ad0:	b082      	sub	sp, #8
 8002ad2:	af00      	add	r7, sp, #0
 8002ad4:	4603      	mov	r3, r0
 8002ad6:	460a      	mov	r2, r1
 8002ad8:	71fb      	strb	r3, [r7, #7]
 8002ada:	4613      	mov	r3, r2
 8002adc:	71bb      	strb	r3, [r7, #6]
	OLED_WR_Byte(0xb0+y,OLED_CMD);
 8002ade:	79bb      	ldrb	r3, [r7, #6]
 8002ae0:	33b0      	adds	r3, #176	; 0xb0
 8002ae2:	2100      	movs	r1, #0
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	f7ff ffdb 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(((x&0xf0)>>4)|0x10,OLED_CMD);
 8002aea:	79fb      	ldrb	r3, [r7, #7]
 8002aec:	091b      	lsrs	r3, r3, #4
 8002aee:	b2db      	uxtb	r3, r3
 8002af0:	f043 0310 	orr.w	r3, r3, #16
 8002af4:	b2db      	uxtb	r3, r3
 8002af6:	2100      	movs	r1, #0
 8002af8:	4618      	mov	r0, r3
 8002afa:	f7ff ffd1 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte((x&0x0f),OLED_CMD); 
 8002afe:	79fb      	ldrb	r3, [r7, #7]
 8002b00:	f003 030f 	and.w	r3, r3, #15
 8002b04:	2100      	movs	r1, #0
 8002b06:	4618      	mov	r0, r3
 8002b08:	f7ff ffca 	bl	8002aa0 <OLED_WR_Byte>
}   	  
 8002b0c:	bf00      	nop
 8002b0e:	3708      	adds	r7, #8
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bd80      	pop	{r7, pc}

08002b14 <OLED_Clear>:
	OLED_WR_Byte(0X10,OLED_CMD);  //DCDC OFF
	OLED_WR_Byte(0XAE,OLED_CMD);  //DISPLAY OFF
}		   			 
//,,!!!!	  
void OLED_Clear(void)  
{  
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b082      	sub	sp, #8
 8002b18:	af00      	add	r7, sp, #0
	uint8_t i,n;		    
	for(i=0;i<8;i++)  
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	71fb      	strb	r3, [r7, #7]
 8002b1e:	e01e      	b.n	8002b5e <OLED_Clear+0x4a>
	{  
		OLED_WR_Byte (0xb0+i,OLED_CMD);    //0~7
 8002b20:	79fb      	ldrb	r3, [r7, #7]
 8002b22:	33b0      	adds	r3, #176	; 0xb0
 8002b24:	2100      	movs	r1, #0
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7ff ffba 	bl	8002aa0 <OLED_WR_Byte>
		OLED_WR_Byte (0x00,OLED_CMD);      //
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	2000      	movs	r0, #0
 8002b30:	f7ff ffb6 	bl	8002aa0 <OLED_WR_Byte>
		OLED_WR_Byte (0x10,OLED_CMD);      //   
 8002b34:	2100      	movs	r1, #0
 8002b36:	2010      	movs	r0, #16
 8002b38:	f7ff ffb2 	bl	8002aa0 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	71bb      	strb	r3, [r7, #6]
 8002b40:	e006      	b.n	8002b50 <OLED_Clear+0x3c>
			OLED_WR_Byte(0,OLED_DATA); 
 8002b42:	2101      	movs	r1, #1
 8002b44:	2000      	movs	r0, #0
 8002b46:	f7ff ffab 	bl	8002aa0 <OLED_WR_Byte>
		for(n=0;n<128;n++)
 8002b4a:	79bb      	ldrb	r3, [r7, #6]
 8002b4c:	3301      	adds	r3, #1
 8002b4e:	71bb      	strb	r3, [r7, #6]
 8002b50:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8002b54:	2b00      	cmp	r3, #0
 8002b56:	daf4      	bge.n	8002b42 <OLED_Clear+0x2e>
	for(i=0;i<8;i++)  
 8002b58:	79fb      	ldrb	r3, [r7, #7]
 8002b5a:	3301      	adds	r3, #1
 8002b5c:	71fb      	strb	r3, [r7, #7]
 8002b5e:	79fb      	ldrb	r3, [r7, #7]
 8002b60:	2b07      	cmp	r3, #7
 8002b62:	d9dd      	bls.n	8002b20 <OLED_Clear+0xc>
	} //
}
 8002b64:	bf00      	nop
 8002b66:	3708      	adds	r7, #8
 8002b68:	46bd      	mov	sp, r7
 8002b6a:	bd80      	pop	{r7, pc}

08002b6c <OLED_ShowChar>:
//x:0~127
//y:0~63
//				 
//size: 16/12 
void OLED_ShowChar(uint8_t x,uint8_t y,uint8_t chr,uint8_t Char_Size)
{      	
 8002b6c:	b590      	push	{r4, r7, lr}
 8002b6e:	b085      	sub	sp, #20
 8002b70:	af00      	add	r7, sp, #0
 8002b72:	4604      	mov	r4, r0
 8002b74:	4608      	mov	r0, r1
 8002b76:	4611      	mov	r1, r2
 8002b78:	461a      	mov	r2, r3
 8002b7a:	4623      	mov	r3, r4
 8002b7c:	71fb      	strb	r3, [r7, #7]
 8002b7e:	4603      	mov	r3, r0
 8002b80:	71bb      	strb	r3, [r7, #6]
 8002b82:	460b      	mov	r3, r1
 8002b84:	717b      	strb	r3, [r7, #5]
 8002b86:	4613      	mov	r3, r2
 8002b88:	713b      	strb	r3, [r7, #4]
	unsigned char c=0,i=0;	
 8002b8a:	2300      	movs	r3, #0
 8002b8c:	73bb      	strb	r3, [r7, #14]
 8002b8e:	2300      	movs	r3, #0
 8002b90:	73fb      	strb	r3, [r7, #15]
	c=chr-' ';//			
 8002b92:	797b      	ldrb	r3, [r7, #5]
 8002b94:	3b20      	subs	r3, #32
 8002b96:	73bb      	strb	r3, [r7, #14]
	if(x>Max_Column-1){x=0;y=y+2;}
 8002b98:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b9c:	2b00      	cmp	r3, #0
 8002b9e:	da04      	bge.n	8002baa <OLED_ShowChar+0x3e>
 8002ba0:	2300      	movs	r3, #0
 8002ba2:	71fb      	strb	r3, [r7, #7]
 8002ba4:	79bb      	ldrb	r3, [r7, #6]
 8002ba6:	3302      	adds	r3, #2
 8002ba8:	71bb      	strb	r3, [r7, #6]
	if(Char_Size ==16)
 8002baa:	793b      	ldrb	r3, [r7, #4]
 8002bac:	2b10      	cmp	r3, #16
 8002bae:	d135      	bne.n	8002c1c <OLED_ShowChar+0xb0>
	{
		OLED_Set_Pos(x,y);	
 8002bb0:	79ba      	ldrb	r2, [r7, #6]
 8002bb2:	79fb      	ldrb	r3, [r7, #7]
 8002bb4:	4611      	mov	r1, r2
 8002bb6:	4618      	mov	r0, r3
 8002bb8:	f7ff ff89 	bl	8002ace <OLED_Set_Pos>
		for(i=0;i<8;i++){
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	73fb      	strb	r3, [r7, #15]
 8002bc0:	e00c      	b.n	8002bdc <OLED_ShowChar+0x70>
			OLED_WR_Byte(F8X16[c*16+i],OLED_DATA);}
 8002bc2:	7bbb      	ldrb	r3, [r7, #14]
 8002bc4:	011a      	lsls	r2, r3, #4
 8002bc6:	7bfb      	ldrb	r3, [r7, #15]
 8002bc8:	4413      	add	r3, r2
 8002bca:	4a25      	ldr	r2, [pc, #148]	; (8002c60 <OLED_ShowChar+0xf4>)
 8002bcc:	5cd3      	ldrb	r3, [r2, r3]
 8002bce:	2101      	movs	r1, #1
 8002bd0:	4618      	mov	r0, r3
 8002bd2:	f7ff ff65 	bl	8002aa0 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 8002bd6:	7bfb      	ldrb	r3, [r7, #15]
 8002bd8:	3301      	adds	r3, #1
 8002bda:	73fb      	strb	r3, [r7, #15]
 8002bdc:	7bfb      	ldrb	r3, [r7, #15]
 8002bde:	2b07      	cmp	r3, #7
 8002be0:	d9ef      	bls.n	8002bc2 <OLED_ShowChar+0x56>
			OLED_Set_Pos(x,y+1);
 8002be2:	79bb      	ldrb	r3, [r7, #6]
 8002be4:	3301      	adds	r3, #1
 8002be6:	b2da      	uxtb	r2, r3
 8002be8:	79fb      	ldrb	r3, [r7, #7]
 8002bea:	4611      	mov	r1, r2
 8002bec:	4618      	mov	r0, r3
 8002bee:	f7ff ff6e 	bl	8002ace <OLED_Set_Pos>
		for(i=0;i<8;i++){
 8002bf2:	2300      	movs	r3, #0
 8002bf4:	73fb      	strb	r3, [r7, #15]
 8002bf6:	e00d      	b.n	8002c14 <OLED_ShowChar+0xa8>
			OLED_WR_Byte(F8X16[c*16+i+8],OLED_DATA);}
 8002bf8:	7bbb      	ldrb	r3, [r7, #14]
 8002bfa:	011a      	lsls	r2, r3, #4
 8002bfc:	7bfb      	ldrb	r3, [r7, #15]
 8002bfe:	4413      	add	r3, r2
 8002c00:	3308      	adds	r3, #8
 8002c02:	4a17      	ldr	r2, [pc, #92]	; (8002c60 <OLED_ShowChar+0xf4>)
 8002c04:	5cd3      	ldrb	r3, [r2, r3]
 8002c06:	2101      	movs	r1, #1
 8002c08:	4618      	mov	r0, r3
 8002c0a:	f7ff ff49 	bl	8002aa0 <OLED_WR_Byte>
		for(i=0;i<8;i++){
 8002c0e:	7bfb      	ldrb	r3, [r7, #15]
 8002c10:	3301      	adds	r3, #1
 8002c12:	73fb      	strb	r3, [r7, #15]
 8002c14:	7bfb      	ldrb	r3, [r7, #15]
 8002c16:	2b07      	cmp	r3, #7
 8002c18:	d9ee      	bls.n	8002bf8 <OLED_ShowChar+0x8c>
	{	
		OLED_Set_Pos(x,y);
		for(i=0;i<6;i++)
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
	}
}
 8002c1a:	e01c      	b.n	8002c56 <OLED_ShowChar+0xea>
		OLED_Set_Pos(x,y);
 8002c1c:	79ba      	ldrb	r2, [r7, #6]
 8002c1e:	79fb      	ldrb	r3, [r7, #7]
 8002c20:	4611      	mov	r1, r2
 8002c22:	4618      	mov	r0, r3
 8002c24:	f7ff ff53 	bl	8002ace <OLED_Set_Pos>
		for(i=0;i<6;i++)
 8002c28:	2300      	movs	r3, #0
 8002c2a:	73fb      	strb	r3, [r7, #15]
 8002c2c:	e010      	b.n	8002c50 <OLED_ShowChar+0xe4>
			OLED_WR_Byte(F6x8[c][i],OLED_DATA);
 8002c2e:	7bba      	ldrb	r2, [r7, #14]
 8002c30:	7bf9      	ldrb	r1, [r7, #15]
 8002c32:	480c      	ldr	r0, [pc, #48]	; (8002c64 <OLED_ShowChar+0xf8>)
 8002c34:	4613      	mov	r3, r2
 8002c36:	005b      	lsls	r3, r3, #1
 8002c38:	4413      	add	r3, r2
 8002c3a:	005b      	lsls	r3, r3, #1
 8002c3c:	4403      	add	r3, r0
 8002c3e:	440b      	add	r3, r1
 8002c40:	781b      	ldrb	r3, [r3, #0]
 8002c42:	2101      	movs	r1, #1
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff2b 	bl	8002aa0 <OLED_WR_Byte>
		for(i=0;i<6;i++)
 8002c4a:	7bfb      	ldrb	r3, [r7, #15]
 8002c4c:	3301      	adds	r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
 8002c50:	7bfb      	ldrb	r3, [r7, #15]
 8002c52:	2b05      	cmp	r3, #5
 8002c54:	d9eb      	bls.n	8002c2e <OLED_ShowChar+0xc2>
}
 8002c56:	bf00      	nop
 8002c58:	3714      	adds	r7, #20
 8002c5a:	46bd      	mov	sp, r7
 8002c5c:	bd90      	pop	{r4, r7, pc}
 8002c5e:	bf00      	nop
 8002c60:	0800ce10 	.word	0x0800ce10
 8002c64:	0800cbe8 	.word	0x0800cbe8

08002c68 <OLED_ShowString>:
		OLED_ShowChar(x+(size2/2)*t,y,temp+'0',size2); 
	}
} 
//
void OLED_ShowString(uint8_t x,uint8_t y,uint8_t *chr, uint8_t Char_Size)
{
 8002c68:	b580      	push	{r7, lr}
 8002c6a:	b084      	sub	sp, #16
 8002c6c:	af00      	add	r7, sp, #0
 8002c6e:	603a      	str	r2, [r7, #0]
 8002c70:	461a      	mov	r2, r3
 8002c72:	4603      	mov	r3, r0
 8002c74:	71fb      	strb	r3, [r7, #7]
 8002c76:	460b      	mov	r3, r1
 8002c78:	71bb      	strb	r3, [r7, #6]
 8002c7a:	4613      	mov	r3, r2
 8002c7c:	717b      	strb	r3, [r7, #5]
	unsigned char j=0;
 8002c7e:	2300      	movs	r3, #0
 8002c80:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8002c82:	e016      	b.n	8002cb2 <OLED_ShowString+0x4a>
	{		
		OLED_ShowChar(x,y,chr[j],Char_Size);
 8002c84:	7bfb      	ldrb	r3, [r7, #15]
 8002c86:	683a      	ldr	r2, [r7, #0]
 8002c88:	4413      	add	r3, r2
 8002c8a:	781a      	ldrb	r2, [r3, #0]
 8002c8c:	797b      	ldrb	r3, [r7, #5]
 8002c8e:	79b9      	ldrb	r1, [r7, #6]
 8002c90:	79f8      	ldrb	r0, [r7, #7]
 8002c92:	f7ff ff6b 	bl	8002b6c <OLED_ShowChar>
		x+=8;
 8002c96:	79fb      	ldrb	r3, [r7, #7]
 8002c98:	3308      	adds	r3, #8
 8002c9a:	71fb      	strb	r3, [r7, #7]
		if(x>120)
 8002c9c:	79fb      	ldrb	r3, [r7, #7]
 8002c9e:	2b78      	cmp	r3, #120	; 0x78
 8002ca0:	d904      	bls.n	8002cac <OLED_ShowString+0x44>
		{
			x=0;y+=2;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	71fb      	strb	r3, [r7, #7]
 8002ca6:	79bb      	ldrb	r3, [r7, #6]
 8002ca8:	3302      	adds	r3, #2
 8002caa:	71bb      	strb	r3, [r7, #6]
		}
		j++;
 8002cac:	7bfb      	ldrb	r3, [r7, #15]
 8002cae:	3301      	adds	r3, #1
 8002cb0:	73fb      	strb	r3, [r7, #15]
	while (chr[j]!='\0')
 8002cb2:	7bfb      	ldrb	r3, [r7, #15]
 8002cb4:	683a      	ldr	r2, [r7, #0]
 8002cb6:	4413      	add	r3, r2
 8002cb8:	781b      	ldrb	r3, [r3, #0]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d1e2      	bne.n	8002c84 <OLED_ShowString+0x1c>
	}
}
 8002cbe:	bf00      	nop
 8002cc0:	3710      	adds	r7, #16
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	bd80      	pop	{r7, pc}
	...

08002cc8 <OLED_ShowCHinese>:
//
void OLED_ShowCHinese(uint8_t x,uint8_t y,uint8_t no)
{      			    
 8002cc8:	b580      	push	{r7, lr}
 8002cca:	b084      	sub	sp, #16
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	4603      	mov	r3, r0
 8002cd0:	71fb      	strb	r3, [r7, #7]
 8002cd2:	460b      	mov	r3, r1
 8002cd4:	71bb      	strb	r3, [r7, #6]
 8002cd6:	4613      	mov	r3, r2
 8002cd8:	717b      	strb	r3, [r7, #5]
	uint8_t t,adder=0;
 8002cda:	2300      	movs	r3, #0
 8002cdc:	73bb      	strb	r3, [r7, #14]
	OLED_Set_Pos(x,y);	
 8002cde:	79ba      	ldrb	r2, [r7, #6]
 8002ce0:	79fb      	ldrb	r3, [r7, #7]
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	4618      	mov	r0, r3
 8002ce6:	f7ff fef2 	bl	8002ace <OLED_Set_Pos>
	for(t=0;t<16;t++)
 8002cea:	2300      	movs	r3, #0
 8002cec:	73fb      	strb	r3, [r7, #15]
 8002cee:	e011      	b.n	8002d14 <OLED_ShowCHinese+0x4c>
	{
		OLED_WR_Byte(F_Chx16[2*no][t],OLED_DATA);
 8002cf0:	797b      	ldrb	r3, [r7, #5]
 8002cf2:	005a      	lsls	r2, r3, #1
 8002cf4:	7bfb      	ldrb	r3, [r7, #15]
 8002cf6:	491b      	ldr	r1, [pc, #108]	; (8002d64 <OLED_ShowCHinese+0x9c>)
 8002cf8:	0112      	lsls	r2, r2, #4
 8002cfa:	440a      	add	r2, r1
 8002cfc:	4413      	add	r3, r2
 8002cfe:	781b      	ldrb	r3, [r3, #0]
 8002d00:	2101      	movs	r1, #1
 8002d02:	4618      	mov	r0, r3
 8002d04:	f7ff fecc 	bl	8002aa0 <OLED_WR_Byte>
		adder+=1;
 8002d08:	7bbb      	ldrb	r3, [r7, #14]
 8002d0a:	3301      	adds	r3, #1
 8002d0c:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 8002d0e:	7bfb      	ldrb	r3, [r7, #15]
 8002d10:	3301      	adds	r3, #1
 8002d12:	73fb      	strb	r3, [r7, #15]
 8002d14:	7bfb      	ldrb	r3, [r7, #15]
 8002d16:	2b0f      	cmp	r3, #15
 8002d18:	d9ea      	bls.n	8002cf0 <OLED_ShowCHinese+0x28>
	}	
	OLED_Set_Pos(x,y+1);	
 8002d1a:	79bb      	ldrb	r3, [r7, #6]
 8002d1c:	3301      	adds	r3, #1
 8002d1e:	b2da      	uxtb	r2, r3
 8002d20:	79fb      	ldrb	r3, [r7, #7]
 8002d22:	4611      	mov	r1, r2
 8002d24:	4618      	mov	r0, r3
 8002d26:	f7ff fed2 	bl	8002ace <OLED_Set_Pos>
	for(t=0;t<16;t++)
 8002d2a:	2300      	movs	r3, #0
 8002d2c:	73fb      	strb	r3, [r7, #15]
 8002d2e:	e012      	b.n	8002d56 <OLED_ShowCHinese+0x8e>
	{	
		OLED_WR_Byte(F_Chx16[2*no+1][t],OLED_DATA);
 8002d30:	797b      	ldrb	r3, [r7, #5]
 8002d32:	005b      	lsls	r3, r3, #1
 8002d34:	1c5a      	adds	r2, r3, #1
 8002d36:	7bfb      	ldrb	r3, [r7, #15]
 8002d38:	490a      	ldr	r1, [pc, #40]	; (8002d64 <OLED_ShowCHinese+0x9c>)
 8002d3a:	0112      	lsls	r2, r2, #4
 8002d3c:	440a      	add	r2, r1
 8002d3e:	4413      	add	r3, r2
 8002d40:	781b      	ldrb	r3, [r3, #0]
 8002d42:	2101      	movs	r1, #1
 8002d44:	4618      	mov	r0, r3
 8002d46:	f7ff feab 	bl	8002aa0 <OLED_WR_Byte>
		adder+=1;
 8002d4a:	7bbb      	ldrb	r3, [r7, #14]
 8002d4c:	3301      	adds	r3, #1
 8002d4e:	73bb      	strb	r3, [r7, #14]
	for(t=0;t<16;t++)
 8002d50:	7bfb      	ldrb	r3, [r7, #15]
 8002d52:	3301      	adds	r3, #1
 8002d54:	73fb      	strb	r3, [r7, #15]
 8002d56:	7bfb      	ldrb	r3, [r7, #15]
 8002d58:	2b0f      	cmp	r3, #15
 8002d5a:	d9e9      	bls.n	8002d30 <OLED_ShowCHinese+0x68>
	}
}
 8002d5c:	bf00      	nop
 8002d5e:	3710      	adds	r7, #16
 8002d60:	46bd      	mov	sp, r7
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	0800d400 	.word	0x0800d400

08002d68 <OLED_DrawBMP>:
/***********BMP12864(x,y),x0127y07*****************/
void OLED_DrawBMP(unsigned char x0, unsigned char y0,unsigned char x1, unsigned char y1,unsigned char BMP[])
{ 	
 8002d68:	b590      	push	{r4, r7, lr}
 8002d6a:	b085      	sub	sp, #20
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	4604      	mov	r4, r0
 8002d70:	4608      	mov	r0, r1
 8002d72:	4611      	mov	r1, r2
 8002d74:	461a      	mov	r2, r3
 8002d76:	4623      	mov	r3, r4
 8002d78:	71fb      	strb	r3, [r7, #7]
 8002d7a:	4603      	mov	r3, r0
 8002d7c:	71bb      	strb	r3, [r7, #6]
 8002d7e:	460b      	mov	r3, r1
 8002d80:	717b      	strb	r3, [r7, #5]
 8002d82:	4613      	mov	r3, r2
 8002d84:	713b      	strb	r3, [r7, #4]
	unsigned int j=0;
 8002d86:	2300      	movs	r3, #0
 8002d88:	60fb      	str	r3, [r7, #12]
	unsigned char x,y;

	if(y1%8==0) y=y1/8;      
 8002d8a:	793b      	ldrb	r3, [r7, #4]
 8002d8c:	f003 0307 	and.w	r3, r3, #7
 8002d90:	b2db      	uxtb	r3, r3
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d103      	bne.n	8002d9e <OLED_DrawBMP+0x36>
 8002d96:	793b      	ldrb	r3, [r7, #4]
 8002d98:	08db      	lsrs	r3, r3, #3
 8002d9a:	72bb      	strb	r3, [r7, #10]
 8002d9c:	e004      	b.n	8002da8 <OLED_DrawBMP+0x40>
	else y=y1/8+1;
 8002d9e:	793b      	ldrb	r3, [r7, #4]
 8002da0:	08db      	lsrs	r3, r3, #3
 8002da2:	b2db      	uxtb	r3, r3
 8002da4:	3301      	adds	r3, #1
 8002da6:	72bb      	strb	r3, [r7, #10]
	for(y=y0;y<y1;y++)
 8002da8:	79bb      	ldrb	r3, [r7, #6]
 8002daa:	72bb      	strb	r3, [r7, #10]
 8002dac:	e01c      	b.n	8002de8 <OLED_DrawBMP+0x80>
	{
		OLED_Set_Pos(x0,y);
 8002dae:	7aba      	ldrb	r2, [r7, #10]
 8002db0:	79fb      	ldrb	r3, [r7, #7]
 8002db2:	4611      	mov	r1, r2
 8002db4:	4618      	mov	r0, r3
 8002db6:	f7ff fe8a 	bl	8002ace <OLED_Set_Pos>
		for(x=x0;x<x1;x++)
 8002dba:	79fb      	ldrb	r3, [r7, #7]
 8002dbc:	72fb      	strb	r3, [r7, #11]
 8002dbe:	e00c      	b.n	8002dda <OLED_DrawBMP+0x72>
		{      
			OLED_WR_Byte(BMP[j++],OLED_DATA);	    	
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	1c5a      	adds	r2, r3, #1
 8002dc4:	60fa      	str	r2, [r7, #12]
 8002dc6:	6a3a      	ldr	r2, [r7, #32]
 8002dc8:	4413      	add	r3, r2
 8002dca:	781b      	ldrb	r3, [r3, #0]
 8002dcc:	2101      	movs	r1, #1
 8002dce:	4618      	mov	r0, r3
 8002dd0:	f7ff fe66 	bl	8002aa0 <OLED_WR_Byte>
		for(x=x0;x<x1;x++)
 8002dd4:	7afb      	ldrb	r3, [r7, #11]
 8002dd6:	3301      	adds	r3, #1
 8002dd8:	72fb      	strb	r3, [r7, #11]
 8002dda:	7afa      	ldrb	r2, [r7, #11]
 8002ddc:	797b      	ldrb	r3, [r7, #5]
 8002dde:	429a      	cmp	r2, r3
 8002de0:	d3ee      	bcc.n	8002dc0 <OLED_DrawBMP+0x58>
	for(y=y0;y<y1;y++)
 8002de2:	7abb      	ldrb	r3, [r7, #10]
 8002de4:	3301      	adds	r3, #1
 8002de6:	72bb      	strb	r3, [r7, #10]
 8002de8:	7aba      	ldrb	r2, [r7, #10]
 8002dea:	793b      	ldrb	r3, [r7, #4]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	d3de      	bcc.n	8002dae <OLED_DrawBMP+0x46>
		}
	}
} 
 8002df0:	bf00      	nop
 8002df2:	3714      	adds	r7, #20
 8002df4:	46bd      	mov	sp, r7
 8002df6:	bd90      	pop	{r4, r7, pc}

08002df8 <OLED_Init>:

//OLED			    
void OLED_Init(void)
{ 	
 8002df8:	b580      	push	{r7, lr}
 8002dfa:	af00      	add	r7, sp, #0
	HAL_Delay(200);
 8002dfc:	20c8      	movs	r0, #200	; 0xc8
 8002dfe:	f000 ff29 	bl	8003c54 <HAL_Delay>
	OLED_WR_Byte(0xAE,OLED_CMD);//
 8002e02:	2100      	movs	r1, #0
 8002e04:	20ae      	movs	r0, #174	; 0xae
 8002e06:	f7ff fe4b 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0x40,OLED_CMD);//---set low column address
 8002e0a:	2100      	movs	r1, #0
 8002e0c:	2040      	movs	r0, #64	; 0x40
 8002e0e:	f7ff fe47 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0xB0,OLED_CMD);//---set high column address
 8002e12:	2100      	movs	r1, #0
 8002e14:	20b0      	movs	r0, #176	; 0xb0
 8002e16:	f7ff fe43 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xC8,OLED_CMD);//-not offset
 8002e1a:	2100      	movs	r1, #0
 8002e1c:	20c8      	movs	r0, #200	; 0xc8
 8002e1e:	f7ff fe3f 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0x81,OLED_CMD);//
 8002e22:	2100      	movs	r1, #0
 8002e24:	2081      	movs	r0, #129	; 0x81
 8002e26:	f7ff fe3b 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0xff,OLED_CMD);
 8002e2a:	2100      	movs	r1, #0
 8002e2c:	20ff      	movs	r0, #255	; 0xff
 8002e2e:	f7ff fe37 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xa1,OLED_CMD);//
 8002e32:	2100      	movs	r1, #0
 8002e34:	20a1      	movs	r0, #161	; 0xa1
 8002e36:	f7ff fe33 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xa6,OLED_CMD);//
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	20a6      	movs	r0, #166	; 0xa6
 8002e3e:	f7ff fe2f 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xa8,OLED_CMD);//
 8002e42:	2100      	movs	r1, #0
 8002e44:	20a8      	movs	r0, #168	; 0xa8
 8002e46:	f7ff fe2b 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0x1f,OLED_CMD);
 8002e4a:	2100      	movs	r1, #0
 8002e4c:	201f      	movs	r0, #31
 8002e4e:	f7ff fe27 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xd3,OLED_CMD);
 8002e52:	2100      	movs	r1, #0
 8002e54:	20d3      	movs	r0, #211	; 0xd3
 8002e56:	f7ff fe23 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0x00,OLED_CMD);
 8002e5a:	2100      	movs	r1, #0
 8002e5c:	2000      	movs	r0, #0
 8002e5e:	f7ff fe1f 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xd5,OLED_CMD);
 8002e62:	2100      	movs	r1, #0
 8002e64:	20d5      	movs	r0, #213	; 0xd5
 8002e66:	f7ff fe1b 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0xf0,OLED_CMD);
 8002e6a:	2100      	movs	r1, #0
 8002e6c:	20f0      	movs	r0, #240	; 0xf0
 8002e6e:	f7ff fe17 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xd9,OLED_CMD);
 8002e72:	2100      	movs	r1, #0
 8002e74:	20d9      	movs	r0, #217	; 0xd9
 8002e76:	f7ff fe13 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0x22,OLED_CMD);
 8002e7a:	2100      	movs	r1, #0
 8002e7c:	2022      	movs	r0, #34	; 0x22
 8002e7e:	f7ff fe0f 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xda,OLED_CMD);
 8002e82:	2100      	movs	r1, #0
 8002e84:	20da      	movs	r0, #218	; 0xda
 8002e86:	f7ff fe0b 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0x02,OLED_CMD);
 8002e8a:	2100      	movs	r1, #0
 8002e8c:	2002      	movs	r0, #2
 8002e8e:	f7ff fe07 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xdb,OLED_CMD);
 8002e92:	2100      	movs	r1, #0
 8002e94:	20db      	movs	r0, #219	; 0xdb
 8002e96:	f7ff fe03 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0x49,OLED_CMD);
 8002e9a:	2100      	movs	r1, #0
 8002e9c:	2049      	movs	r0, #73	; 0x49
 8002e9e:	f7ff fdff 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0x8d,OLED_CMD);
 8002ea2:	2100      	movs	r1, #0
 8002ea4:	208d      	movs	r0, #141	; 0x8d
 8002ea6:	f7ff fdfb 	bl	8002aa0 <OLED_WR_Byte>
	OLED_WR_Byte(0x14,OLED_CMD);
 8002eaa:	2100      	movs	r1, #0
 8002eac:	2014      	movs	r0, #20
 8002eae:	f7ff fdf7 	bl	8002aa0 <OLED_WR_Byte>

	OLED_WR_Byte(0xaf,OLED_CMD);
 8002eb2:	2100      	movs	r1, #0
 8002eb4:	20af      	movs	r0, #175	; 0xaf
 8002eb6:	f7ff fdf3 	bl	8002aa0 <OLED_WR_Byte>
	OLED_Clear();
 8002eba:	f7ff fe2b 	bl	8002b14 <OLED_Clear>
}  
 8002ebe:	bf00      	nop
 8002ec0:	bd80      	pop	{r7, pc}
	...

08002ec4 <OLED_DrawLogo>:

void OLED_DrawLogo(void)
{
 8002ec4:	b580      	push	{r7, lr}
 8002ec6:	b082      	sub	sp, #8
 8002ec8:	af02      	add	r7, sp, #8
	OLED_DrawBMP(0,0,128, 7, NBIOT_BMP);
 8002eca:	4b05      	ldr	r3, [pc, #20]	; (8002ee0 <OLED_DrawLogo+0x1c>)
 8002ecc:	9300      	str	r3, [sp, #0]
 8002ece:	2307      	movs	r3, #7
 8002ed0:	2280      	movs	r2, #128	; 0x80
 8002ed2:	2100      	movs	r1, #0
 8002ed4:	2000      	movs	r0, #0
 8002ed6:	f7ff ff47 	bl	8002d68 <OLED_DrawBMP>
}
 8002eda:	bf00      	nop
 8002edc:	46bd      	mov	sp, r7
 8002ede:	bd80      	pop	{r7, pc}
 8002ee0:	20000000 	.word	0x20000000

08002ee4 <OLED_ShowKE1>:

void OLED_ShowKE1(void)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
	uint8_t x = 0, y = 0, i = 1;
 8002eea:	2300      	movs	r3, #0
 8002eec:	71fb      	strb	r3, [r7, #7]
 8002eee:	2300      	movs	r3, #0
 8002ef0:	71bb      	strb	r3, [r7, #6]
 8002ef2:	2301      	movs	r3, #1
 8002ef4:	717b      	strb	r3, [r7, #5]
	OLED_Clear();
 8002ef6:	f7ff fe0d 	bl	8002b14 <OLED_Clear>
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002efa:	797a      	ldrb	r2, [r7, #5]
 8002efc:	79b9      	ldrb	r1, [r7, #6]
 8002efe:	79fb      	ldrb	r3, [r7, #7]
 8002f00:	4618      	mov	r0, r3
 8002f02:	f7ff fee1 	bl	8002cc8 <OLED_ShowCHinese>
 8002f06:	79fb      	ldrb	r3, [r7, #7]
 8002f08:	3311      	adds	r3, #17
 8002f0a:	71fb      	strb	r3, [r7, #7]
 8002f0c:	797b      	ldrb	r3, [r7, #5]
 8002f0e:	3301      	adds	r3, #1
 8002f10:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002f12:	797a      	ldrb	r2, [r7, #5]
 8002f14:	79b9      	ldrb	r1, [r7, #6]
 8002f16:	79fb      	ldrb	r3, [r7, #7]
 8002f18:	4618      	mov	r0, r3
 8002f1a:	f7ff fed5 	bl	8002cc8 <OLED_ShowCHinese>
 8002f1e:	79fb      	ldrb	r3, [r7, #7]
 8002f20:	3311      	adds	r3, #17
 8002f22:	71fb      	strb	r3, [r7, #7]
 8002f24:	797b      	ldrb	r3, [r7, #5]
 8002f26:	3301      	adds	r3, #1
 8002f28:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002f2a:	797a      	ldrb	r2, [r7, #5]
 8002f2c:	79b9      	ldrb	r1, [r7, #6]
 8002f2e:	79fb      	ldrb	r3, [r7, #7]
 8002f30:	4618      	mov	r0, r3
 8002f32:	f7ff fec9 	bl	8002cc8 <OLED_ShowCHinese>
 8002f36:	79fb      	ldrb	r3, [r7, #7]
 8002f38:	3311      	adds	r3, #17
 8002f3a:	71fb      	strb	r3, [r7, #7]
 8002f3c:	797b      	ldrb	r3, [r7, #5]
 8002f3e:	3301      	adds	r3, #1
 8002f40:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002f42:	797a      	ldrb	r2, [r7, #5]
 8002f44:	79b9      	ldrb	r1, [r7, #6]
 8002f46:	79fb      	ldrb	r3, [r7, #7]
 8002f48:	4618      	mov	r0, r3
 8002f4a:	f7ff febd 	bl	8002cc8 <OLED_ShowCHinese>
 8002f4e:	79fb      	ldrb	r3, [r7, #7]
 8002f50:	3311      	adds	r3, #17
 8002f52:	71fb      	strb	r3, [r7, #7]
 8002f54:	797b      	ldrb	r3, [r7, #5]
 8002f56:	3301      	adds	r3, #1
 8002f58:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002f5a:	797a      	ldrb	r2, [r7, #5]
 8002f5c:	79b9      	ldrb	r1, [r7, #6]
 8002f5e:	79fb      	ldrb	r3, [r7, #7]
 8002f60:	4618      	mov	r0, r3
 8002f62:	f7ff feb1 	bl	8002cc8 <OLED_ShowCHinese>
 8002f66:	79fb      	ldrb	r3, [r7, #7]
 8002f68:	3311      	adds	r3, #17
 8002f6a:	71fb      	strb	r3, [r7, #7]
 8002f6c:	797b      	ldrb	r3, [r7, #5]
 8002f6e:	3301      	adds	r3, #1
 8002f70:	717b      	strb	r3, [r7, #5]
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002f72:	797a      	ldrb	r2, [r7, #5]
 8002f74:	79b9      	ldrb	r1, [r7, #6]
 8002f76:	79fb      	ldrb	r3, [r7, #7]
 8002f78:	4618      	mov	r0, r3
 8002f7a:	f7ff fea5 	bl	8002cc8 <OLED_ShowCHinese>
 8002f7e:	79fb      	ldrb	r3, [r7, #7]
 8002f80:	3311      	adds	r3, #17
 8002f82:	71fb      	strb	r3, [r7, #7]
 8002f84:	797b      	ldrb	r3, [r7, #5]
 8002f86:	3301      	adds	r3, #1
 8002f88:	717b      	strb	r3, [r7, #5]
	
	OLED_ShowString(x, y, (uint8_t *)"KE1", 16);
 8002f8a:	79b9      	ldrb	r1, [r7, #6]
 8002f8c:	79f8      	ldrb	r0, [r7, #7]
 8002f8e:	2310      	movs	r3, #16
 8002f90:	4a03      	ldr	r2, [pc, #12]	; (8002fa0 <OLED_ShowKE1+0xbc>)
 8002f92:	f7ff fe69 	bl	8002c68 <OLED_ShowString>
}
 8002f96:	bf00      	nop
 8002f98:	3708      	adds	r7, #8
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	bd80      	pop	{r7, pc}
 8002f9e:	bf00      	nop
 8002fa0:	0800cb58 	.word	0x0800cb58

08002fa4 <OLED_ShowT_H>:

void OLED_ShowT_H(float T, float H)
{
 8002fa4:	b5b0      	push	{r4, r5, r7, lr}
 8002fa6:	b08e      	sub	sp, #56	; 0x38
 8002fa8:	af04      	add	r7, sp, #16
 8002faa:	ed87 0a01 	vstr	s0, [r7, #4]
 8002fae:	edc7 0a00 	vstr	s1, [r7]
	char acOledLineMsg[17] = {0};
 8002fb2:	f107 030c 	add.w	r3, r7, #12
 8002fb6:	2200      	movs	r2, #0
 8002fb8:	601a      	str	r2, [r3, #0]
 8002fba:	605a      	str	r2, [r3, #4]
 8002fbc:	609a      	str	r2, [r3, #8]
 8002fbe:	60da      	str	r2, [r3, #12]
 8002fc0:	741a      	strb	r2, [r3, #16]
	uint8_t x = 0, y = 0, i = 7;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002fc8:	2300      	movs	r3, #0
 8002fca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8002fce:	2307      	movs	r3, #7
 8002fd0:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	int len;
	
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002fd4:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8002fd8:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8002fdc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fe0:	4618      	mov	r0, r3
 8002fe2:	f7ff fe71 	bl	8002cc8 <OLED_ShowCHinese>
 8002fe6:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8002fea:	3311      	adds	r3, #17
 8002fec:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8002ff0:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 8002ff4:	3301      	adds	r3, #1
 8002ff6:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	OLED_ShowCHinese(x, y, i); x += (16+1); i++;
 8002ffa:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8002ffe:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8003002:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003006:	4618      	mov	r0, r3
 8003008:	f7ff fe5e 	bl	8002cc8 <OLED_ShowCHinese>
 800300c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003010:	3311      	adds	r3, #17
 8003012:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003016:	f897 3025 	ldrb.w	r3, [r7, #37]	; 0x25
 800301a:	3301      	adds	r3, #1
 800301c:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
	OLED_ShowCHinese(x, y, i); x += (16+1);
 8003020:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8003024:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8003028:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800302c:	4618      	mov	r0, r3
 800302e:	f7ff fe4b 	bl	8002cc8 <OLED_ShowCHinese>
 8003032:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003036:	3311      	adds	r3, #17
 8003038:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	
	len = snprintf(acOledLineMsg, sizeof(acOledLineMsg), "%.2f'C %.2f%%", T, H);
 800303c:	6878      	ldr	r0, [r7, #4]
 800303e:	f7fd fa83 	bl	8000548 <__aeabi_f2d>
 8003042:	4604      	mov	r4, r0
 8003044:	460d      	mov	r5, r1
 8003046:	6838      	ldr	r0, [r7, #0]
 8003048:	f7fd fa7e 	bl	8000548 <__aeabi_f2d>
 800304c:	4602      	mov	r2, r0
 800304e:	460b      	mov	r3, r1
 8003050:	f107 000c 	add.w	r0, r7, #12
 8003054:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003058:	e9cd 4500 	strd	r4, r5, [sp]
 800305c:	4a0d      	ldr	r2, [pc, #52]	; (8003094 <OLED_ShowT_H+0xf0>)
 800305e:	2111      	movs	r1, #17
 8003060:	f007 f9f6 	bl	800a450 <sniprintf>
 8003064:	6238      	str	r0, [r7, #32]
	memset(acOledLineMsg+len, 0x20, sizeof(acOledLineMsg)-len-1);
 8003066:	6a3b      	ldr	r3, [r7, #32]
 8003068:	f107 020c 	add.w	r2, r7, #12
 800306c:	18d0      	adds	r0, r2, r3
 800306e:	6a3b      	ldr	r3, [r7, #32]
 8003070:	f1c3 0310 	rsb	r3, r3, #16
 8003074:	461a      	mov	r2, r3
 8003076:	2120      	movs	r1, #32
 8003078:	f006 fd09 	bl	8009a8e <memset>
	OLED_ShowString(0, 2, (uint8_t *)acOledLineMsg, 16);
 800307c:	f107 020c 	add.w	r2, r7, #12
 8003080:	2310      	movs	r3, #16
 8003082:	2102      	movs	r1, #2
 8003084:	2000      	movs	r0, #0
 8003086:	f7ff fdef 	bl	8002c68 <OLED_ShowString>
}
 800308a:	bf00      	nop
 800308c:	3728      	adds	r7, #40	; 0x28
 800308e:	46bd      	mov	sp, r7
 8003090:	bdb0      	pop	{r4, r5, r7, pc}
 8003092:	bf00      	nop
 8003094:	0800cb5c 	.word	0x0800cb5c

08003098 <OLED_Show_UP_Flag>:
	i = 0;
	OLED_ShowCHinese(x, y, i); x += (16+1);
}

void OLED_Show_UP_Flag(char cFlag)
{
 8003098:	b580      	push	{r7, lr}
 800309a:	b082      	sub	sp, #8
 800309c:	af00      	add	r7, sp, #0
 800309e:	4603      	mov	r3, r0
 80030a0:	71fb      	strb	r3, [r7, #7]
	if(0 == cFlag){
 80030a2:	79fb      	ldrb	r3, [r7, #7]
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d106      	bne.n	80030b6 <OLED_Show_UP_Flag+0x1e>
		OLED_ShowString(105, 0, (uint8_t *)"  ", 8);
 80030a8:	2308      	movs	r3, #8
 80030aa:	4a0e      	ldr	r2, [pc, #56]	; (80030e4 <OLED_Show_UP_Flag+0x4c>)
 80030ac:	2100      	movs	r1, #0
 80030ae:	2069      	movs	r0, #105	; 0x69
 80030b0:	f7ff fdda 	bl	8002c68 <OLED_ShowString>
	}else if(1 == cFlag){
		OLED_ShowString(105, 0, (uint8_t *)"->", 8);
	}else if(2 == cFlag){
		OLED_ShowString(105, 0, (uint8_t *)"-C", 8);
	}
}
 80030b4:	e012      	b.n	80030dc <OLED_Show_UP_Flag+0x44>
	}else if(1 == cFlag){
 80030b6:	79fb      	ldrb	r3, [r7, #7]
 80030b8:	2b01      	cmp	r3, #1
 80030ba:	d106      	bne.n	80030ca <OLED_Show_UP_Flag+0x32>
		OLED_ShowString(105, 0, (uint8_t *)"->", 8);
 80030bc:	2308      	movs	r3, #8
 80030be:	4a0a      	ldr	r2, [pc, #40]	; (80030e8 <OLED_Show_UP_Flag+0x50>)
 80030c0:	2100      	movs	r1, #0
 80030c2:	2069      	movs	r0, #105	; 0x69
 80030c4:	f7ff fdd0 	bl	8002c68 <OLED_ShowString>
}
 80030c8:	e008      	b.n	80030dc <OLED_Show_UP_Flag+0x44>
	}else if(2 == cFlag){
 80030ca:	79fb      	ldrb	r3, [r7, #7]
 80030cc:	2b02      	cmp	r3, #2
 80030ce:	d105      	bne.n	80030dc <OLED_Show_UP_Flag+0x44>
		OLED_ShowString(105, 0, (uint8_t *)"-C", 8);
 80030d0:	2308      	movs	r3, #8
 80030d2:	4a06      	ldr	r2, [pc, #24]	; (80030ec <OLED_Show_UP_Flag+0x54>)
 80030d4:	2100      	movs	r1, #0
 80030d6:	2069      	movs	r0, #105	; 0x69
 80030d8:	f7ff fdc6 	bl	8002c68 <OLED_ShowString>
}
 80030dc:	bf00      	nop
 80030de:	3708      	adds	r7, #8
 80030e0:	46bd      	mov	sp, r7
 80030e2:	bd80      	pop	{r7, pc}
 80030e4:	0800cb8c 	.word	0x0800cb8c
 80030e8:	0800cb90 	.word	0x0800cb90
 80030ec:	0800cb94 	.word	0x0800cb94

080030f0 <OLED_Show_Note>:

void OLED_Show_Note(const char *pcMsg, int type, int val)
{
 80030f0:	b580      	push	{r7, lr}
 80030f2:	b08a      	sub	sp, #40	; 0x28
 80030f4:	af00      	add	r7, sp, #0
 80030f6:	60f8      	str	r0, [r7, #12]
 80030f8:	60b9      	str	r1, [r7, #8]
 80030fa:	607a      	str	r2, [r7, #4]
	char acLCDShow[8] = {0x20,0x20,0x20,0x20,0x20,0x20,0x20,0};
 80030fc:	4a25      	ldr	r2, [pc, #148]	; (8003194 <OLED_Show_Note+0xa4>)
 80030fe:	f107 031c 	add.w	r3, r7, #28
 8003102:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003106:	e883 0003 	stmia.w	r3, {r0, r1}
	char acTemp[8] = {0}, len = 0;
 800310a:	f107 0314 	add.w	r3, r7, #20
 800310e:	2200      	movs	r2, #0
 8003110:	601a      	str	r2, [r3, #0]
 8003112:	605a      	str	r2, [r3, #4]
 8003114:	2300      	movs	r3, #0
 8003116:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if(1 == type){
 800311a:	68bb      	ldr	r3, [r7, #8]
 800311c:	2b01      	cmp	r3, #1
 800311e:	d10a      	bne.n	8003136 <OLED_Show_Note+0x46>
		len = snprintf(acTemp, sizeof(acTemp),"Reg:%d", val);
 8003120:	f107 0014 	add.w	r0, r7, #20
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	4a1c      	ldr	r2, [pc, #112]	; (8003198 <OLED_Show_Note+0xa8>)
 8003128:	2108      	movs	r1, #8
 800312a:	f007 f991 	bl	800a450 <sniprintf>
 800312e:	4603      	mov	r3, r0
 8003130:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003134:	e01a      	b.n	800316c <OLED_Show_Note+0x7c>
	}else if(2 == type){
 8003136:	68bb      	ldr	r3, [r7, #8]
 8003138:	2b02      	cmp	r3, #2
 800313a:	d10a      	bne.n	8003152 <OLED_Show_Note+0x62>
		len = snprintf(acTemp, sizeof(acTemp),"NB:%d", val);
 800313c:	f107 0014 	add.w	r0, r7, #20
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	4a16      	ldr	r2, [pc, #88]	; (800319c <OLED_Show_Note+0xac>)
 8003144:	2108      	movs	r1, #8
 8003146:	f007 f983 	bl	800a450 <sniprintf>
 800314a:	4603      	mov	r3, r0
 800314c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8003150:	e00c      	b.n	800316c <OLED_Show_Note+0x7c>
	}else if(0 != pcMsg){
 8003152:	68fb      	ldr	r3, [r7, #12]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d009      	beq.n	800316c <OLED_Show_Note+0x7c>
		len = snprintf(acTemp, sizeof(acTemp),"%s", pcMsg);
 8003158:	f107 0014 	add.w	r0, r7, #20
 800315c:	68fb      	ldr	r3, [r7, #12]
 800315e:	4a10      	ldr	r2, [pc, #64]	; (80031a0 <OLED_Show_Note+0xb0>)
 8003160:	2108      	movs	r1, #8
 8003162:	f007 f975 	bl	800a450 <sniprintf>
 8003166:	4603      	mov	r3, r0
 8003168:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	}
	memcpy(acLCDShow, acTemp, len);
 800316c:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 8003170:	f107 0114 	add.w	r1, r7, #20
 8003174:	f107 031c 	add.w	r3, r7, #28
 8003178:	4618      	mov	r0, r3
 800317a:	f006 fc7d 	bl	8009a78 <memcpy>
	OLED_ShowString(60, 0, (uint8_t *)acLCDShow, 6);
 800317e:	f107 021c 	add.w	r2, r7, #28
 8003182:	2306      	movs	r3, #6
 8003184:	2100      	movs	r1, #0
 8003186:	203c      	movs	r0, #60	; 0x3c
 8003188:	f7ff fd6e 	bl	8002c68 <OLED_ShowString>
}
 800318c:	bf00      	nop
 800318e:	3728      	adds	r7, #40	; 0x28
 8003190:	46bd      	mov	sp, r7
 8003192:	bd80      	pop	{r7, pc}
 8003194:	0800cbac 	.word	0x0800cbac
 8003198:	0800cb98 	.word	0x0800cb98
 800319c:	0800cba0 	.word	0x0800cba0
 80031a0:	0800cba8 	.word	0x0800cba8

080031a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80031a4:	b480      	push	{r7}
 80031a6:	b083      	sub	sp, #12
 80031a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80031aa:	4b0f      	ldr	r3, [pc, #60]	; (80031e8 <HAL_MspInit+0x44>)
 80031ac:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ae:	4a0e      	ldr	r2, [pc, #56]	; (80031e8 <HAL_MspInit+0x44>)
 80031b0:	f043 0301 	orr.w	r3, r3, #1
 80031b4:	6613      	str	r3, [r2, #96]	; 0x60
 80031b6:	4b0c      	ldr	r3, [pc, #48]	; (80031e8 <HAL_MspInit+0x44>)
 80031b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80031ba:	f003 0301 	and.w	r3, r3, #1
 80031be:	607b      	str	r3, [r7, #4]
 80031c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80031c2:	4b09      	ldr	r3, [pc, #36]	; (80031e8 <HAL_MspInit+0x44>)
 80031c4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031c6:	4a08      	ldr	r2, [pc, #32]	; (80031e8 <HAL_MspInit+0x44>)
 80031c8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80031cc:	6593      	str	r3, [r2, #88]	; 0x58
 80031ce:	4b06      	ldr	r3, [pc, #24]	; (80031e8 <HAL_MspInit+0x44>)
 80031d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80031d2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80031d6:	603b      	str	r3, [r7, #0]
 80031d8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80031da:	bf00      	nop
 80031dc:	370c      	adds	r7, #12
 80031de:	46bd      	mov	sp, r7
 80031e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031e4:	4770      	bx	lr
 80031e6:	bf00      	nop
 80031e8:	40021000 	.word	0x40021000

080031ec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80031ec:	b480      	push	{r7}
 80031ee:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80031f0:	bf00      	nop
 80031f2:	46bd      	mov	sp, r7
 80031f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f8:	4770      	bx	lr

080031fa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80031fa:	b480      	push	{r7}
 80031fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80031fe:	e7fe      	b.n	80031fe <HardFault_Handler+0x4>

08003200 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003200:	b480      	push	{r7}
 8003202:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003204:	e7fe      	b.n	8003204 <MemManage_Handler+0x4>

08003206 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003206:	b480      	push	{r7}
 8003208:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800320a:	e7fe      	b.n	800320a <BusFault_Handler+0x4>

0800320c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800320c:	b480      	push	{r7}
 800320e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003210:	e7fe      	b.n	8003210 <UsageFault_Handler+0x4>

08003212 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003212:	b480      	push	{r7}
 8003214:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003216:	bf00      	nop
 8003218:	46bd      	mov	sp, r7
 800321a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800321e:	4770      	bx	lr

08003220 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003220:	b480      	push	{r7}
 8003222:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003224:	bf00      	nop
 8003226:	46bd      	mov	sp, r7
 8003228:	f85d 7b04 	ldr.w	r7, [sp], #4
 800322c:	4770      	bx	lr

0800322e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800322e:	b480      	push	{r7}
 8003230:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003232:	bf00      	nop
 8003234:	46bd      	mov	sp, r7
 8003236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800323a:	4770      	bx	lr

0800323c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800323c:	b580      	push	{r7, lr}
 800323e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003240:	f000 fcea 	bl	8003c18 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003244:	bf00      	nop
 8003246:	bd80      	pop	{r7, pc}

08003248 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003248:	b580      	push	{r7, lr}
 800324a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800324c:	4802      	ldr	r0, [pc, #8]	; (8003258 <DMA1_Channel1_IRQHandler+0x10>)
 800324e:	f002 f900 	bl	8005452 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003252:	bf00      	nop
 8003254:	bd80      	pop	{r7, pc}
 8003256:	bf00      	nop
 8003258:	200009d4 	.word	0x200009d4

0800325c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003260:	4802      	ldr	r0, [pc, #8]	; (800326c <TIM2_IRQHandler+0x10>)
 8003262:	f004 fa45 	bl	80076f0 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003266:	bf00      	nop
 8003268:	bd80      	pop	{r7, pc}
 800326a:	bf00      	nop
 800326c:	20000a68 	.word	0x20000a68

08003270 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8003270:	b580      	push	{r7, lr}
 8003272:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003274:	4802      	ldr	r0, [pc, #8]	; (8003280 <USART1_IRQHandler+0x10>)
 8003276:	f004 ffb3 	bl	80081e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800327a:	bf00      	nop
 800327c:	bd80      	pop	{r7, pc}
 800327e:	bf00      	nop
 8003280:	20000b28 	.word	0x20000b28

08003284 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 8003284:	b580      	push	{r7, lr}
 8003286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 8003288:	4802      	ldr	r0, [pc, #8]	; (8003294 <USART3_IRQHandler+0x10>)
 800328a:	f004 ffa9 	bl	80081e0 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 800328e:	bf00      	nop
 8003290:	bd80      	pop	{r7, pc}
 8003292:	bf00      	nop
 8003294:	20000aa8 	.word	0x20000aa8

08003298 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8003298:	b580      	push	{r7, lr}
 800329a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 800329c:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 80032a0:	f002 fb7a 	bl	8005998 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_15);
 80032a4:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 80032a8:	f002 fb76 	bl	8005998 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80032ac:	bf00      	nop
 80032ae:	bd80      	pop	{r7, pc}

080032b0 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80032b0:	b580      	push	{r7, lr}
 80032b2:	b086      	sub	sp, #24
 80032b4:	af00      	add	r7, sp, #0
 80032b6:	60f8      	str	r0, [r7, #12]
 80032b8:	60b9      	str	r1, [r7, #8]
 80032ba:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032bc:	2300      	movs	r3, #0
 80032be:	617b      	str	r3, [r7, #20]
 80032c0:	e00a      	b.n	80032d8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80032c2:	f3af 8000 	nop.w
 80032c6:	4601      	mov	r1, r0
 80032c8:	68bb      	ldr	r3, [r7, #8]
 80032ca:	1c5a      	adds	r2, r3, #1
 80032cc:	60ba      	str	r2, [r7, #8]
 80032ce:	b2ca      	uxtb	r2, r1
 80032d0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032d2:	697b      	ldr	r3, [r7, #20]
 80032d4:	3301      	adds	r3, #1
 80032d6:	617b      	str	r3, [r7, #20]
 80032d8:	697a      	ldr	r2, [r7, #20]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	429a      	cmp	r2, r3
 80032de:	dbf0      	blt.n	80032c2 <_read+0x12>
	}

return len;
 80032e0:	687b      	ldr	r3, [r7, #4]
}
 80032e2:	4618      	mov	r0, r3
 80032e4:	3718      	adds	r7, #24
 80032e6:	46bd      	mov	sp, r7
 80032e8:	bd80      	pop	{r7, pc}

080032ea <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80032ea:	b580      	push	{r7, lr}
 80032ec:	b086      	sub	sp, #24
 80032ee:	af00      	add	r7, sp, #0
 80032f0:	60f8      	str	r0, [r7, #12]
 80032f2:	60b9      	str	r1, [r7, #8]
 80032f4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80032f6:	2300      	movs	r3, #0
 80032f8:	617b      	str	r3, [r7, #20]
 80032fa:	e009      	b.n	8003310 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80032fc:	68bb      	ldr	r3, [r7, #8]
 80032fe:	1c5a      	adds	r2, r3, #1
 8003300:	60ba      	str	r2, [r7, #8]
 8003302:	781b      	ldrb	r3, [r3, #0]
 8003304:	4618      	mov	r0, r3
 8003306:	f000 fa47 	bl	8003798 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800330a:	697b      	ldr	r3, [r7, #20]
 800330c:	3301      	adds	r3, #1
 800330e:	617b      	str	r3, [r7, #20]
 8003310:	697a      	ldr	r2, [r7, #20]
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	429a      	cmp	r2, r3
 8003316:	dbf1      	blt.n	80032fc <_write+0x12>
	}
	return len;
 8003318:	687b      	ldr	r3, [r7, #4]
}
 800331a:	4618      	mov	r0, r3
 800331c:	3718      	adds	r7, #24
 800331e:	46bd      	mov	sp, r7
 8003320:	bd80      	pop	{r7, pc}

08003322 <_close>:

int _close(int file)
{
 8003322:	b480      	push	{r7}
 8003324:	b083      	sub	sp, #12
 8003326:	af00      	add	r7, sp, #0
 8003328:	6078      	str	r0, [r7, #4]
	return -1;
 800332a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800332e:	4618      	mov	r0, r3
 8003330:	370c      	adds	r7, #12
 8003332:	46bd      	mov	sp, r7
 8003334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003338:	4770      	bx	lr

0800333a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800333a:	b480      	push	{r7}
 800333c:	b083      	sub	sp, #12
 800333e:	af00      	add	r7, sp, #0
 8003340:	6078      	str	r0, [r7, #4]
 8003342:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8003344:	683b      	ldr	r3, [r7, #0]
 8003346:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800334a:	605a      	str	r2, [r3, #4]
	return 0;
 800334c:	2300      	movs	r3, #0
}
 800334e:	4618      	mov	r0, r3
 8003350:	370c      	adds	r7, #12
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <_isatty>:

int _isatty(int file)
{
 800335a:	b480      	push	{r7}
 800335c:	b083      	sub	sp, #12
 800335e:	af00      	add	r7, sp, #0
 8003360:	6078      	str	r0, [r7, #4]
	return 1;
 8003362:	2301      	movs	r3, #1
}
 8003364:	4618      	mov	r0, r3
 8003366:	370c      	adds	r7, #12
 8003368:	46bd      	mov	sp, r7
 800336a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800336e:	4770      	bx	lr

08003370 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003370:	b480      	push	{r7}
 8003372:	b085      	sub	sp, #20
 8003374:	af00      	add	r7, sp, #0
 8003376:	60f8      	str	r0, [r7, #12]
 8003378:	60b9      	str	r1, [r7, #8]
 800337a:	607a      	str	r2, [r7, #4]
	return 0;
 800337c:	2300      	movs	r3, #0
}
 800337e:	4618      	mov	r0, r3
 8003380:	3714      	adds	r7, #20
 8003382:	46bd      	mov	sp, r7
 8003384:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003388:	4770      	bx	lr
	...

0800338c <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8003394:	4b11      	ldr	r3, [pc, #68]	; (80033dc <_sbrk+0x50>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	2b00      	cmp	r3, #0
 800339a:	d102      	bne.n	80033a2 <_sbrk+0x16>
		heap_end = &end;
 800339c:	4b0f      	ldr	r3, [pc, #60]	; (80033dc <_sbrk+0x50>)
 800339e:	4a10      	ldr	r2, [pc, #64]	; (80033e0 <_sbrk+0x54>)
 80033a0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80033a2:	4b0e      	ldr	r3, [pc, #56]	; (80033dc <_sbrk+0x50>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80033a8:	4b0c      	ldr	r3, [pc, #48]	; (80033dc <_sbrk+0x50>)
 80033aa:	681a      	ldr	r2, [r3, #0]
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	4413      	add	r3, r2
 80033b0:	466a      	mov	r2, sp
 80033b2:	4293      	cmp	r3, r2
 80033b4:	d907      	bls.n	80033c6 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 80033b6:	f006 fb35 	bl	8009a24 <__errno>
 80033ba:	4602      	mov	r2, r0
 80033bc:	230c      	movs	r3, #12
 80033be:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 80033c0:	f04f 33ff 	mov.w	r3, #4294967295
 80033c4:	e006      	b.n	80033d4 <_sbrk+0x48>
	}

	heap_end += incr;
 80033c6:	4b05      	ldr	r3, [pc, #20]	; (80033dc <_sbrk+0x50>)
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	687b      	ldr	r3, [r7, #4]
 80033cc:	4413      	add	r3, r2
 80033ce:	4a03      	ldr	r2, [pc, #12]	; (80033dc <_sbrk+0x50>)
 80033d0:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 80033d2:	68fb      	ldr	r3, [r7, #12]
}
 80033d4:	4618      	mov	r0, r3
 80033d6:	3710      	adds	r7, #16
 80033d8:	46bd      	mov	sp, r7
 80033da:	bd80      	pop	{r7, pc}
 80033dc:	200007c8 	.word	0x200007c8
 80033e0:	20000bb0 	.word	0x20000bb0

080033e4 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80033e4:	b480      	push	{r7}
 80033e6:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80033e8:	4b17      	ldr	r3, [pc, #92]	; (8003448 <SystemInit+0x64>)
 80033ea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80033ee:	4a16      	ldr	r2, [pc, #88]	; (8003448 <SystemInit+0x64>)
 80033f0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80033f4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 80033f8:	4b14      	ldr	r3, [pc, #80]	; (800344c <SystemInit+0x68>)
 80033fa:	681b      	ldr	r3, [r3, #0]
 80033fc:	4a13      	ldr	r2, [pc, #76]	; (800344c <SystemInit+0x68>)
 80033fe:	f043 0301 	orr.w	r3, r3, #1
 8003402:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003404:	4b11      	ldr	r3, [pc, #68]	; (800344c <SystemInit+0x68>)
 8003406:	2200      	movs	r2, #0
 8003408:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800340a:	4b10      	ldr	r3, [pc, #64]	; (800344c <SystemInit+0x68>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	4a0f      	ldr	r2, [pc, #60]	; (800344c <SystemInit+0x68>)
 8003410:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003414:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8003418:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800341a:	4b0c      	ldr	r3, [pc, #48]	; (800344c <SystemInit+0x68>)
 800341c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003420:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003422:	4b0a      	ldr	r3, [pc, #40]	; (800344c <SystemInit+0x68>)
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	4a09      	ldr	r2, [pc, #36]	; (800344c <SystemInit+0x68>)
 8003428:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800342c:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 800342e:	4b07      	ldr	r3, [pc, #28]	; (800344c <SystemInit+0x68>)
 8003430:	2200      	movs	r2, #0
 8003432:	619a      	str	r2, [r3, #24]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8003434:	4b04      	ldr	r3, [pc, #16]	; (8003448 <SystemInit+0x64>)
 8003436:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800343a:	609a      	str	r2, [r3, #8]
#endif
}
 800343c:	bf00      	nop
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
 8003446:	bf00      	nop
 8003448:	e000ed00 	.word	0xe000ed00
 800344c:	40021000 	.word	0x40021000

08003450 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003450:	b580      	push	{r7, lr}
 8003452:	b088      	sub	sp, #32
 8003454:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8003456:	f107 0310 	add.w	r3, r7, #16
 800345a:	2200      	movs	r2, #0
 800345c:	601a      	str	r2, [r3, #0]
 800345e:	605a      	str	r2, [r3, #4]
 8003460:	609a      	str	r2, [r3, #8]
 8003462:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003464:	1d3b      	adds	r3, r7, #4
 8003466:	2200      	movs	r2, #0
 8003468:	601a      	str	r2, [r3, #0]
 800346a:	605a      	str	r2, [r3, #4]
 800346c:	609a      	str	r2, [r3, #8]

  htim2.Instance = TIM2;
 800346e:	4b1d      	ldr	r3, [pc, #116]	; (80034e4 <MX_TIM2_Init+0x94>)
 8003470:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003474:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32-1;
 8003476:	4b1b      	ldr	r3, [pc, #108]	; (80034e4 <MX_TIM2_Init+0x94>)
 8003478:	221f      	movs	r2, #31
 800347a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800347c:	4b19      	ldr	r3, [pc, #100]	; (80034e4 <MX_TIM2_Init+0x94>)
 800347e:	2200      	movs	r2, #0
 8003480:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8003482:	4b18      	ldr	r3, [pc, #96]	; (80034e4 <MX_TIM2_Init+0x94>)
 8003484:	2263      	movs	r2, #99	; 0x63
 8003486:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8003488:	4b16      	ldr	r3, [pc, #88]	; (80034e4 <MX_TIM2_Init+0x94>)
 800348a:	2200      	movs	r2, #0
 800348c:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800348e:	4b15      	ldr	r3, [pc, #84]	; (80034e4 <MX_TIM2_Init+0x94>)
 8003490:	2200      	movs	r2, #0
 8003492:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8003494:	4813      	ldr	r0, [pc, #76]	; (80034e4 <MX_TIM2_Init+0x94>)
 8003496:	f004 f82b 	bl	80074f0 <HAL_TIM_Base_Init>
 800349a:	4603      	mov	r3, r0
 800349c:	2b00      	cmp	r3, #0
 800349e:	d001      	beq.n	80034a4 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80034a0:	f7fe feb0 	bl	8002204 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80034a4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80034a8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80034aa:	f107 0310 	add.w	r3, r7, #16
 80034ae:	4619      	mov	r1, r3
 80034b0:	480c      	ldr	r0, [pc, #48]	; (80034e4 <MX_TIM2_Init+0x94>)
 80034b2:	f004 fa3c 	bl	800792e <HAL_TIM_ConfigClockSource>
 80034b6:	4603      	mov	r3, r0
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d001      	beq.n	80034c0 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80034bc:	f7fe fea2 	bl	8002204 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80034c0:	2300      	movs	r3, #0
 80034c2:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80034c4:	2300      	movs	r3, #0
 80034c6:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80034c8:	1d3b      	adds	r3, r7, #4
 80034ca:	4619      	mov	r1, r3
 80034cc:	4805      	ldr	r0, [pc, #20]	; (80034e4 <MX_TIM2_Init+0x94>)
 80034ce:	f004 fc33 	bl	8007d38 <HAL_TIMEx_MasterConfigSynchronization>
 80034d2:	4603      	mov	r3, r0
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d001      	beq.n	80034dc <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80034d8:	f7fe fe94 	bl	8002204 <Error_Handler>
  }

}
 80034dc:	bf00      	nop
 80034de:	3720      	adds	r7, #32
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	20000a68 	.word	0x20000a68

080034e8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80034e8:	b580      	push	{r7, lr}
 80034ea:	b08a      	sub	sp, #40	; 0x28
 80034ec:	af00      	add	r7, sp, #0
 80034ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034f0:	f107 0314 	add.w	r3, r7, #20
 80034f4:	2200      	movs	r2, #0
 80034f6:	601a      	str	r2, [r3, #0]
 80034f8:	605a      	str	r2, [r3, #4]
 80034fa:	609a      	str	r2, [r3, #8]
 80034fc:	60da      	str	r2, [r3, #12]
 80034fe:	611a      	str	r2, [r3, #16]
  if(tim_baseHandle->Instance==TIM2)
 8003500:	687b      	ldr	r3, [r7, #4]
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003508:	d130      	bne.n	800356c <HAL_TIM_Base_MspInit+0x84>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800350a:	4b1a      	ldr	r3, [pc, #104]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 800350c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800350e:	4a19      	ldr	r2, [pc, #100]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003510:	f043 0301 	orr.w	r3, r3, #1
 8003514:	6593      	str	r3, [r2, #88]	; 0x58
 8003516:	4b17      	ldr	r3, [pc, #92]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003518:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800351a:	f003 0301 	and.w	r3, r3, #1
 800351e:	613b      	str	r3, [r7, #16]
 8003520:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003522:	4b14      	ldr	r3, [pc, #80]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003524:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003526:	4a13      	ldr	r2, [pc, #76]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003528:	f043 0301 	orr.w	r3, r3, #1
 800352c:	64d3      	str	r3, [r2, #76]	; 0x4c
 800352e:	4b11      	ldr	r3, [pc, #68]	; (8003574 <HAL_TIM_Base_MspInit+0x8c>)
 8003530:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003532:	f003 0301 	and.w	r3, r3, #1
 8003536:	60fb      	str	r3, [r7, #12]
 8003538:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration    
    PA1     ------> TIM2_CH2 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800353a:	2302      	movs	r3, #2
 800353c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800353e:	2302      	movs	r3, #2
 8003540:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003542:	2300      	movs	r3, #0
 8003544:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003546:	2300      	movs	r3, #0
 8003548:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800354a:	2301      	movs	r3, #1
 800354c:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800354e:	f107 0314 	add.w	r3, r7, #20
 8003552:	4619      	mov	r1, r3
 8003554:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8003558:	f002 f85a 	bl	8005610 <HAL_GPIO_Init>

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800355c:	2200      	movs	r2, #0
 800355e:	2100      	movs	r1, #0
 8003560:	201c      	movs	r0, #28
 8003562:	f001 fde6 	bl	8005132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003566:	201c      	movs	r0, #28
 8003568:	f001 fdff 	bl	800516a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800356c:	bf00      	nop
 800356e:	3728      	adds	r7, #40	; 0x28
 8003570:	46bd      	mov	sp, r7
 8003572:	bd80      	pop	{r7, pc}
 8003574:	40021000 	.word	0x40021000

08003578 <Beep_Switch>:
* onoff : ????
* ??
* 
*/
void Beep_Switch(char onoff)
{
 8003578:	b580      	push	{r7, lr}
 800357a:	b082      	sub	sp, #8
 800357c:	af00      	add	r7, sp, #0
 800357e:	4603      	mov	r3, r0
 8003580:	71fb      	strb	r3, [r7, #7]
	if(1 == onoff){
 8003582:	79fb      	ldrb	r3, [r7, #7]
 8003584:	2b01      	cmp	r3, #1
 8003586:	d104      	bne.n	8003592 <Beep_Switch+0x1a>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8003588:	2104      	movs	r1, #4
 800358a:	4807      	ldr	r0, [pc, #28]	; (80035a8 <Beep_Switch+0x30>)
 800358c:	f004 f806 	bl	800759c <HAL_TIM_PWM_Start>
	}else if(0 == onoff){
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
	}
}
 8003590:	e006      	b.n	80035a0 <Beep_Switch+0x28>
	}else if(0 == onoff){
 8003592:	79fb      	ldrb	r3, [r7, #7]
 8003594:	2b00      	cmp	r3, #0
 8003596:	d103      	bne.n	80035a0 <Beep_Switch+0x28>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_2);
 8003598:	2104      	movs	r1, #4
 800359a:	4803      	ldr	r0, [pc, #12]	; (80035a8 <Beep_Switch+0x30>)
 800359c:	f004 f848 	bl	8007630 <HAL_TIM_PWM_Stop>
}
 80035a0:	bf00      	nop
 80035a2:	3708      	adds	r7, #8
 80035a4:	46bd      	mov	sp, r7
 80035a6:	bd80      	pop	{r7, pc}
 80035a8:	20000a68 	.word	0x20000a68

080035ac <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b082      	sub	sp, #8
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	681b      	ldr	r3, [r3, #0]
 80035b8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80035bc:	d101      	bne.n	80035c2 <HAL_TIM_PeriodElapsedCallback+0x16>
		(void) irmp_ISR();
 80035be:	f005 fe83 	bl	80092c8 <irmp_ISR>
	}
}
 80035c2:	bf00      	nop
 80035c4:	3708      	adds	r7, #8
 80035c6:	46bd      	mov	sp, r7
 80035c8:	bd80      	pop	{r7, pc}
	...

080035cc <MX_USART1_UART_Init>:
UART_HandleTypeDef huart3;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	af00      	add	r7, sp, #0

  huart1.Instance = USART1;
 80035d0:	4b14      	ldr	r3, [pc, #80]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035d2:	4a15      	ldr	r2, [pc, #84]	; (8003628 <MX_USART1_UART_Init+0x5c>)
 80035d4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80035d6:	4b13      	ldr	r3, [pc, #76]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035d8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80035dc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80035de:	4b11      	ldr	r3, [pc, #68]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035e0:	2200      	movs	r2, #0
 80035e2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80035e4:	4b0f      	ldr	r3, [pc, #60]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035e6:	2200      	movs	r2, #0
 80035e8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80035ea:	4b0e      	ldr	r3, [pc, #56]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035ec:	2200      	movs	r2, #0
 80035ee:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80035f0:	4b0c      	ldr	r3, [pc, #48]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035f2:	220c      	movs	r2, #12
 80035f4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80035f6:	4b0b      	ldr	r3, [pc, #44]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035f8:	2200      	movs	r2, #0
 80035fa:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80035fc:	4b09      	ldr	r3, [pc, #36]	; (8003624 <MX_USART1_UART_Init+0x58>)
 80035fe:	2200      	movs	r2, #0
 8003600:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003602:	4b08      	ldr	r3, [pc, #32]	; (8003624 <MX_USART1_UART_Init+0x58>)
 8003604:	2200      	movs	r2, #0
 8003606:	621a      	str	r2, [r3, #32]
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003608:	4b06      	ldr	r3, [pc, #24]	; (8003624 <MX_USART1_UART_Init+0x58>)
 800360a:	2200      	movs	r2, #0
 800360c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800360e:	4805      	ldr	r0, [pc, #20]	; (8003624 <MX_USART1_UART_Init+0x58>)
 8003610:	f004 fc06 	bl	8007e20 <HAL_UART_Init>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <MX_USART1_UART_Init+0x52>
  {
    Error_Handler();
 800361a:	f7fe fdf3 	bl	8002204 <Error_Handler>
  }

}
 800361e:	bf00      	nop
 8003620:	bd80      	pop	{r7, pc}
 8003622:	bf00      	nop
 8003624:	20000b28 	.word	0x20000b28
 8003628:	40013800 	.word	0x40013800

0800362c <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 800362c:	b580      	push	{r7, lr}
 800362e:	af00      	add	r7, sp, #0

  huart3.Instance = USART3;
 8003630:	4b14      	ldr	r3, [pc, #80]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003632:	4a15      	ldr	r2, [pc, #84]	; (8003688 <MX_USART3_UART_Init+0x5c>)
 8003634:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8003636:	4b13      	ldr	r3, [pc, #76]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003638:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800363c:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800363e:	4b11      	ldr	r3, [pc, #68]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003640:	2200      	movs	r2, #0
 8003642:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8003644:	4b0f      	ldr	r3, [pc, #60]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003646:	2200      	movs	r2, #0
 8003648:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 800364a:	4b0e      	ldr	r3, [pc, #56]	; (8003684 <MX_USART3_UART_Init+0x58>)
 800364c:	2200      	movs	r2, #0
 800364e:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8003650:	4b0c      	ldr	r3, [pc, #48]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003652:	220c      	movs	r2, #12
 8003654:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8003656:	4b0b      	ldr	r3, [pc, #44]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003658:	2200      	movs	r2, #0
 800365a:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 800365c:	4b09      	ldr	r3, [pc, #36]	; (8003684 <MX_USART3_UART_Init+0x58>)
 800365e:	2200      	movs	r2, #0
 8003660:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8003662:	4b08      	ldr	r3, [pc, #32]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003664:	2200      	movs	r2, #0
 8003666:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8003668:	4b06      	ldr	r3, [pc, #24]	; (8003684 <MX_USART3_UART_Init+0x58>)
 800366a:	2200      	movs	r2, #0
 800366c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800366e:	4805      	ldr	r0, [pc, #20]	; (8003684 <MX_USART3_UART_Init+0x58>)
 8003670:	f004 fbd6 	bl	8007e20 <HAL_UART_Init>
 8003674:	4603      	mov	r3, r0
 8003676:	2b00      	cmp	r3, #0
 8003678:	d001      	beq.n	800367e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800367a:	f7fe fdc3 	bl	8002204 <Error_Handler>
  }

}
 800367e:	bf00      	nop
 8003680:	bd80      	pop	{r7, pc}
 8003682:	bf00      	nop
 8003684:	20000aa8 	.word	0x20000aa8
 8003688:	40004800 	.word	0x40004800

0800368c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b08c      	sub	sp, #48	; 0x30
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003694:	f107 031c 	add.w	r3, r7, #28
 8003698:	2200      	movs	r2, #0
 800369a:	601a      	str	r2, [r3, #0]
 800369c:	605a      	str	r2, [r3, #4]
 800369e:	609a      	str	r2, [r3, #8]
 80036a0:	60da      	str	r2, [r3, #12]
 80036a2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a37      	ldr	r2, [pc, #220]	; (8003788 <HAL_UART_MspInit+0xfc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d132      	bne.n	8003714 <HAL_UART_MspInit+0x88>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80036ae:	4b37      	ldr	r3, [pc, #220]	; (800378c <HAL_UART_MspInit+0x100>)
 80036b0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036b2:	4a36      	ldr	r2, [pc, #216]	; (800378c <HAL_UART_MspInit+0x100>)
 80036b4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80036b8:	6613      	str	r3, [r2, #96]	; 0x60
 80036ba:	4b34      	ldr	r3, [pc, #208]	; (800378c <HAL_UART_MspInit+0x100>)
 80036bc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80036be:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80036c2:	61bb      	str	r3, [r7, #24]
 80036c4:	69bb      	ldr	r3, [r7, #24]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80036c6:	4b31      	ldr	r3, [pc, #196]	; (800378c <HAL_UART_MspInit+0x100>)
 80036c8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036ca:	4a30      	ldr	r2, [pc, #192]	; (800378c <HAL_UART_MspInit+0x100>)
 80036cc:	f043 0301 	orr.w	r3, r3, #1
 80036d0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80036d2:	4b2e      	ldr	r3, [pc, #184]	; (800378c <HAL_UART_MspInit+0x100>)
 80036d4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80036d6:	f003 0301 	and.w	r3, r3, #1
 80036da:	617b      	str	r3, [r7, #20]
 80036dc:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration    
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 80036de:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80036e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80036e4:	2302      	movs	r3, #2
 80036e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80036ec:	2303      	movs	r3, #3
 80036ee:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80036f0:	2307      	movs	r3, #7
 80036f2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80036f4:	f107 031c 	add.w	r3, r7, #28
 80036f8:	4619      	mov	r1, r3
 80036fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80036fe:	f001 ff87 	bl	8005610 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 3, 0);
 8003702:	2200      	movs	r2, #0
 8003704:	2103      	movs	r1, #3
 8003706:	2025      	movs	r0, #37	; 0x25
 8003708:	f001 fd13 	bl	8005132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800370c:	2025      	movs	r0, #37	; 0x25
 800370e:	f001 fd2c 	bl	800516a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8003712:	e035      	b.n	8003780 <HAL_UART_MspInit+0xf4>
  else if(uartHandle->Instance==USART3)
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4a1d      	ldr	r2, [pc, #116]	; (8003790 <HAL_UART_MspInit+0x104>)
 800371a:	4293      	cmp	r3, r2
 800371c:	d130      	bne.n	8003780 <HAL_UART_MspInit+0xf4>
    __HAL_RCC_USART3_CLK_ENABLE();
 800371e:	4b1b      	ldr	r3, [pc, #108]	; (800378c <HAL_UART_MspInit+0x100>)
 8003720:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003722:	4a1a      	ldr	r2, [pc, #104]	; (800378c <HAL_UART_MspInit+0x100>)
 8003724:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003728:	6593      	str	r3, [r2, #88]	; 0x58
 800372a:	4b18      	ldr	r3, [pc, #96]	; (800378c <HAL_UART_MspInit+0x100>)
 800372c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800372e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003732:	613b      	str	r3, [r7, #16]
 8003734:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003736:	4b15      	ldr	r3, [pc, #84]	; (800378c <HAL_UART_MspInit+0x100>)
 8003738:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800373a:	4a14      	ldr	r2, [pc, #80]	; (800378c <HAL_UART_MspInit+0x100>)
 800373c:	f043 0302 	orr.w	r3, r3, #2
 8003740:	64d3      	str	r3, [r2, #76]	; 0x4c
 8003742:	4b12      	ldr	r3, [pc, #72]	; (800378c <HAL_UART_MspInit+0x100>)
 8003744:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003746:	f003 0302 	and.w	r3, r3, #2
 800374a:	60fb      	str	r3, [r7, #12]
 800374c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800374e:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8003752:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003754:	2302      	movs	r3, #2
 8003756:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003758:	2300      	movs	r3, #0
 800375a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800375c:	2303      	movs	r3, #3
 800375e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003760:	2307      	movs	r3, #7
 8003762:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003764:	f107 031c 	add.w	r3, r7, #28
 8003768:	4619      	mov	r1, r3
 800376a:	480a      	ldr	r0, [pc, #40]	; (8003794 <HAL_UART_MspInit+0x108>)
 800376c:	f001 ff50 	bl	8005610 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 1, 0);
 8003770:	2200      	movs	r2, #0
 8003772:	2101      	movs	r1, #1
 8003774:	2027      	movs	r0, #39	; 0x27
 8003776:	f001 fcdc 	bl	8005132 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800377a:	2027      	movs	r0, #39	; 0x27
 800377c:	f001 fcf5 	bl	800516a <HAL_NVIC_EnableIRQ>
}
 8003780:	bf00      	nop
 8003782:	3730      	adds	r7, #48	; 0x30
 8003784:	46bd      	mov	sp, r7
 8003786:	bd80      	pop	{r7, pc}
 8003788:	40013800 	.word	0x40013800
 800378c:	40021000 	.word	0x40021000
 8003790:	40004800 	.word	0x40004800
 8003794:	48000400 	.word	0x48000400

08003798 <__io_putchar>:
#include <stdio.h>
#include <string.h>
#ifdef __GNUC__
#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
PUTCHAR_PROTOTYPE
{
 8003798:	b580      	push	{r7, lr}
 800379a:	b082      	sub	sp, #8
 800379c:	af00      	add	r7, sp, #0
 800379e:	6078      	str	r0, [r7, #4]
  // &huart1cubemx????1????
  HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, HAL_MAX_DELAY);
 80037a0:	1d39      	adds	r1, r7, #4
 80037a2:	f04f 33ff 	mov.w	r3, #4294967295
 80037a6:	2201      	movs	r2, #1
 80037a8:	4803      	ldr	r0, [pc, #12]	; (80037b8 <__io_putchar+0x20>)
 80037aa:	f004 fb87 	bl	8007ebc <HAL_UART_Transmit>
  return ch;
 80037ae:	687b      	ldr	r3, [r7, #4]
}
 80037b0:	4618      	mov	r0, r3
 80037b2:	3708      	adds	r7, #8
 80037b4:	46bd      	mov	sp, r7
 80037b6:	bd80      	pop	{r7, pc}
 80037b8:	20000b28 	.word	0x20000b28

080037bc <HAL_UART_RxCpltCallback>:
uint8_t aucUsart3_Rev_Buf[256] = {0};
volatile uint8_t ucUsart3_In = 0, ucUsart3_Out = 0;


void HAL_UART_RxCpltCallback(UART_HandleTypeDef *UartHandle)
{
 80037bc:	b580      	push	{r7, lr}
 80037be:	b082      	sub	sp, #8
 80037c0:	af00      	add	r7, sp, #0
 80037c2:	6078      	str	r0, [r7, #4]
  /* Set transmission flag: transfer complete */
  //printf("T\r\n");
  if(USART3 == UartHandle->Instance) {
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	4a0b      	ldr	r2, [pc, #44]	; (80037f8 <HAL_UART_RxCpltCallback+0x3c>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d110      	bne.n	80037f0 <HAL_UART_RxCpltCallback+0x34>
		aucUsart3_Rev_Buf[ucUsart3_In++] = ucUart3Ch;
 80037ce:	4b0b      	ldr	r3, [pc, #44]	; (80037fc <HAL_UART_RxCpltCallback+0x40>)
 80037d0:	781b      	ldrb	r3, [r3, #0]
 80037d2:	b2db      	uxtb	r3, r3
 80037d4:	1c5a      	adds	r2, r3, #1
 80037d6:	b2d1      	uxtb	r1, r2
 80037d8:	4a08      	ldr	r2, [pc, #32]	; (80037fc <HAL_UART_RxCpltCallback+0x40>)
 80037da:	7011      	strb	r1, [r2, #0]
 80037dc:	461a      	mov	r2, r3
 80037de:	4b08      	ldr	r3, [pc, #32]	; (8003800 <HAL_UART_RxCpltCallback+0x44>)
 80037e0:	7819      	ldrb	r1, [r3, #0]
 80037e2:	4b08      	ldr	r3, [pc, #32]	; (8003804 <HAL_UART_RxCpltCallback+0x48>)
 80037e4:	5499      	strb	r1, [r3, r2]

		HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 80037e6:	2201      	movs	r2, #1
 80037e8:	4905      	ldr	r1, [pc, #20]	; (8003800 <HAL_UART_RxCpltCallback+0x44>)
 80037ea:	4807      	ldr	r0, [pc, #28]	; (8003808 <HAL_UART_RxCpltCallback+0x4c>)
 80037ec:	f004 fc56 	bl	800809c <HAL_UART_Receive_IT>
	}
}
 80037f0:	bf00      	nop
 80037f2:	3708      	adds	r7, #8
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40004800 	.word	0x40004800
 80037fc:	200008d0 	.word	0x200008d0
 8003800:	200007cc 	.word	0x200007cc
 8003804:	200007d0 	.word	0x200007d0
 8003808:	20000aa8 	.word	0x20000aa8

0800380c <UART_Enable_Receive_IT>:

void UART_Enable_Receive_IT(void)
{
 800380c:	b580      	push	{r7, lr}
 800380e:	af00      	add	r7, sp, #0
  HAL_UART_Receive_IT(&huart3, &ucUart3Ch, 1);
 8003810:	2201      	movs	r2, #1
 8003812:	4903      	ldr	r1, [pc, #12]	; (8003820 <UART_Enable_Receive_IT+0x14>)
 8003814:	4803      	ldr	r0, [pc, #12]	; (8003824 <UART_Enable_Receive_IT+0x18>)
 8003816:	f004 fc41 	bl	800809c <HAL_UART_Receive_IT>
}
 800381a:	bf00      	nop
 800381c:	bd80      	pop	{r7, pc}
 800381e:	bf00      	nop
 8003820:	200007cc 	.word	0x200007cc
 8003824:	20000aa8 	.word	0x20000aa8

08003828 <KE1_Put_Console_Ch>:

void KE1_Put_Console_Ch(uint8_t ch)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b082      	sub	sp, #8
 800382c:	af00      	add	r7, sp, #0
 800382e:	4603      	mov	r3, r0
 8003830:	71fb      	strb	r3, [r7, #7]
	HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 0xFF);
 8003832:	1df9      	adds	r1, r7, #7
 8003834:	23ff      	movs	r3, #255	; 0xff
 8003836:	2201      	movs	r2, #1
 8003838:	4803      	ldr	r0, [pc, #12]	; (8003848 <KE1_Put_Console_Ch+0x20>)
 800383a:	f004 fb3f 	bl	8007ebc <HAL_UART_Transmit>
}
 800383e:	bf00      	nop
 8003840:	3708      	adds	r7, #8
 8003842:	46bd      	mov	sp, r7
 8003844:	bd80      	pop	{r7, pc}
 8003846:	bf00      	nop
 8003848:	20000b28 	.word	0x20000b28

0800384c <KE1_Get_NB_Ch>:

int KE1_Get_NB_Ch(void)
{
 800384c:	b480      	push	{r7}
 800384e:	b083      	sub	sp, #12
 8003850:	af00      	add	r7, sp, #0
	int ch = -1;
 8003852:	f04f 33ff 	mov.w	r3, #4294967295
 8003856:	607b      	str	r3, [r7, #4]
	if(ucUsart3_In != ucUsart3_Out){
 8003858:	4b0c      	ldr	r3, [pc, #48]	; (800388c <KE1_Get_NB_Ch+0x40>)
 800385a:	781b      	ldrb	r3, [r3, #0]
 800385c:	b2da      	uxtb	r2, r3
 800385e:	4b0c      	ldr	r3, [pc, #48]	; (8003890 <KE1_Get_NB_Ch+0x44>)
 8003860:	781b      	ldrb	r3, [r3, #0]
 8003862:	b2db      	uxtb	r3, r3
 8003864:	429a      	cmp	r2, r3
 8003866:	d00a      	beq.n	800387e <KE1_Get_NB_Ch+0x32>
		ch = aucUsart3_Rev_Buf[ucUsart3_Out++];
 8003868:	4b09      	ldr	r3, [pc, #36]	; (8003890 <KE1_Get_NB_Ch+0x44>)
 800386a:	781b      	ldrb	r3, [r3, #0]
 800386c:	b2db      	uxtb	r3, r3
 800386e:	1c5a      	adds	r2, r3, #1
 8003870:	b2d1      	uxtb	r1, r2
 8003872:	4a07      	ldr	r2, [pc, #28]	; (8003890 <KE1_Get_NB_Ch+0x44>)
 8003874:	7011      	strb	r1, [r2, #0]
 8003876:	461a      	mov	r2, r3
 8003878:	4b06      	ldr	r3, [pc, #24]	; (8003894 <KE1_Get_NB_Ch+0x48>)
 800387a:	5c9b      	ldrb	r3, [r3, r2]
 800387c:	607b      	str	r3, [r7, #4]
	}
	return ch;
 800387e:	687b      	ldr	r3, [r7, #4]
}
 8003880:	4618      	mov	r0, r3
 8003882:	370c      	adds	r7, #12
 8003884:	46bd      	mov	sp, r7
 8003886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388a:	4770      	bx	lr
 800388c:	200008d0 	.word	0x200008d0
 8003890:	200008d1 	.word	0x200008d1
 8003894:	200007d0 	.word	0x200007d0

08003898 <KE1_Clear_AT_Buf>:

void KE1_Clear_AT_Buf(void)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b082      	sub	sp, #8
 800389c:	af00      	add	r7, sp, #0
	int ch = 0;
 800389e:	2300      	movs	r3, #0
 80038a0:	607b      	str	r3, [r7, #4]
	do{
		ch = KE1_Get_NB_Ch();
 80038a2:	f7ff ffd3 	bl	800384c <KE1_Get_NB_Ch>
 80038a6:	6078      	str	r0, [r7, #4]
		if(-1 != ch) {
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ae:	d004      	beq.n	80038ba <KE1_Clear_AT_Buf+0x22>
      KE1_Put_Console_Ch(ch);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	b2db      	uxtb	r3, r3
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff ffb7 	bl	8003828 <KE1_Put_Console_Ch>
    }
	}while(-1 != ch);
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038c0:	d1ef      	bne.n	80038a2 <KE1_Clear_AT_Buf+0xa>
}
 80038c2:	bf00      	nop
 80038c4:	3708      	adds	r7, #8
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bd80      	pop	{r7, pc}
	...

080038cc <KE1_Send_AT>:
* 
* pcAt : AT
*  int 0  , 
*/
int KE1_Send_AT(char *pcAt)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b084      	sub	sp, #16
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
	//uart3_refresh_buf();  //buff
	int ret = -1;
 80038d4:	f04f 33ff 	mov.w	r3, #4294967295
 80038d8:	60fb      	str	r3, [r7, #12]
	HAL_StatusTypeDef sta;
	sta = HAL_UART_Transmit_IT(&huart3, (uint8_t *)pcAt, strlen(pcAt));
 80038da:	6878      	ldr	r0, [r7, #4]
 80038dc:	f7fc fc78 	bl	80001d0 <strlen>
 80038e0:	4603      	mov	r3, r0
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	461a      	mov	r2, r3
 80038e6:	6879      	ldr	r1, [r7, #4]
 80038e8:	480a      	ldr	r0, [pc, #40]	; (8003914 <KE1_Send_AT+0x48>)
 80038ea:	f004 fb7b 	bl	8007fe4 <HAL_UART_Transmit_IT>
 80038ee:	4603      	mov	r3, r0
 80038f0:	72fb      	strb	r3, [r7, #11]
	if(HAL_OK != sta){
 80038f2:	7afb      	ldrb	r3, [r7, #11]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d005      	beq.n	8003904 <KE1_Send_AT+0x38>
		printf("uart3 err:%d\n", sta);
 80038f8:	7afb      	ldrb	r3, [r7, #11]
 80038fa:	4619      	mov	r1, r3
 80038fc:	4806      	ldr	r0, [pc, #24]	; (8003918 <KE1_Send_AT+0x4c>)
 80038fe:	f006 fd2b 	bl	800a358 <iprintf>
 8003902:	e001      	b.n	8003908 <KE1_Send_AT+0x3c>
	}else{
		ret = 0;
 8003904:	2300      	movs	r3, #0
 8003906:	60fb      	str	r3, [r7, #12]
	}
	//printf("\n%s",pcAt); //Console
	return ret;
 8003908:	68fb      	ldr	r3, [r7, #12]
}
 800390a:	4618      	mov	r0, r3
 800390c:	3710      	adds	r7, #16
 800390e:	46bd      	mov	sp, r7
 8003910:	bd80      	pop	{r7, pc}
 8003912:	bf00      	nop
 8003914:	20000aa8 	.word	0x20000aa8
 8003918:	0800cbb4 	.word	0x0800cbb4

0800391c <KE1_Recv_AT>:
* 2 ATERROR
* 3 
* 4 ???
*/
int KE1_Recv_AT(char *pcOut, unsigned int *puiSz, unsigned int uiTimeoutMs)
{
 800391c:	b580      	push	{r7, lr}
 800391e:	b092      	sub	sp, #72	; 0x48
 8003920:	af00      	add	r7, sp, #0
 8003922:	60f8      	str	r0, [r7, #12]
 8003924:	60b9      	str	r1, [r7, #8]
 8003926:	607a      	str	r2, [r7, #4]
	unsigned char OK[] = "OK\r\n", okT = 0, ERROR[] = "ERROR\r\n", errT = 0;
 8003928:	4a79      	ldr	r2, [pc, #484]	; (8003b10 <KE1_Recv_AT+0x1f4>)
 800392a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800392e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003932:	6018      	str	r0, [r3, #0]
 8003934:	3304      	adds	r3, #4
 8003936:	7019      	strb	r1, [r3, #0]
 8003938:	2300      	movs	r3, #0
 800393a:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 800393e:	4a75      	ldr	r2, [pc, #468]	; (8003b14 <KE1_Recv_AT+0x1f8>)
 8003940:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8003944:	e892 0003 	ldmia.w	r2, {r0, r1}
 8003948:	e883 0003 	stmia.w	r3, {r0, r1}
 800394c:	2300      	movs	r3, #0
 800394e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
	unsigned char NNMI[] = "+NNMI:", nnmiT = 0;
 8003952:	4a71      	ldr	r2, [pc, #452]	; (8003b18 <KE1_Recv_AT+0x1fc>)
 8003954:	f107 0320 	add.w	r3, r7, #32
 8003958:	e892 0003 	ldmia.w	r2, {r0, r1}
 800395c:	6018      	str	r0, [r3, #0]
 800395e:	3304      	adds	r3, #4
 8003960:	8019      	strh	r1, [r3, #0]
 8003962:	3302      	adds	r3, #2
 8003964:	0c0a      	lsrs	r2, r1, #16
 8003966:	701a      	strb	r2, [r3, #0]
 8003968:	2300      	movs	r3, #0
 800396a:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
	//unsigned char QLWEVTIND[]="+QLWEVTIND:3\r\n", qlwev = 0;
	unsigned char CGATT[]="+CGATT:1\r\n", cgattT = 0;
 800396e:	4a6b      	ldr	r2, [pc, #428]	; (8003b1c <KE1_Recv_AT+0x200>)
 8003970:	f107 0314 	add.w	r3, r7, #20
 8003974:	ca07      	ldmia	r2, {r0, r1, r2}
 8003976:	c303      	stmia	r3!, {r0, r1}
 8003978:	801a      	strh	r2, [r3, #0]
 800397a:	3302      	adds	r3, #2
 800397c:	0c12      	lsrs	r2, r2, #16
 800397e:	701a      	strb	r2, [r3, #0]
 8003980:	2300      	movs	r3, #0
 8003982:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

	int ch = -1, len = 0;
 8003986:	f04f 33ff 	mov.w	r3, #4294967295
 800398a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800398c:	2300      	movs	r3, #0
 800398e:	643b      	str	r3, [r7, #64]	; 0x40
	unsigned int uiSz = *puiSz;
 8003990:	68bb      	ldr	r3, [r7, #8]
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	63bb      	str	r3, [r7, #56]	; 0x38
	*puiSz = 0;
 8003996:	68bb      	ldr	r3, [r7, #8]
 8003998:	2200      	movs	r2, #0
 800399a:	601a      	str	r2, [r3, #0]
	if(NULL == pcOut || NULL == puiSz) return -1;
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d002      	beq.n	80039a8 <KE1_Recv_AT+0x8c>
 80039a2:	68bb      	ldr	r3, [r7, #8]
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d102      	bne.n	80039ae <KE1_Recv_AT+0x92>
 80039a8:	f04f 33ff 	mov.w	r3, #4294967295
 80039ac:	e0ab      	b.n	8003b06 <KE1_Recv_AT+0x1ea>
	do{
		ch = KE1_Get_NB_Ch();
 80039ae:	f7ff ff4d 	bl	800384c <KE1_Get_NB_Ch>
 80039b2:	63f8      	str	r0, [r7, #60]	; 0x3c
		if(-1 != ch){
 80039b4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80039ba:	f000 8095 	beq.w	8003ae8 <KE1_Recv_AT+0x1cc>
			if(0xFF == ch) return -2;
 80039be:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039c0:	2bff      	cmp	r3, #255	; 0xff
 80039c2:	d102      	bne.n	80039ca <KE1_Recv_AT+0xae>
 80039c4:	f06f 0301 	mvn.w	r3, #1
 80039c8:	e09d      	b.n	8003b06 <KE1_Recv_AT+0x1ea>

			KE1_Put_Console_Ch(ch);
 80039ca:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	4618      	mov	r0, r3
 80039d0:	f7ff ff2a 	bl	8003828 <KE1_Put_Console_Ch>

			if(len != uiSz){
 80039d4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80039d8:	429a      	cmp	r2, r3
 80039da:	d010      	beq.n	80039fe <KE1_Recv_AT+0xe2>
				pcOut[len++] = ch;
 80039dc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039de:	1c5a      	adds	r2, r3, #1
 80039e0:	643a      	str	r2, [r7, #64]	; 0x40
 80039e2:	461a      	mov	r2, r3
 80039e4:	68fb      	ldr	r3, [r7, #12]
 80039e6:	4413      	add	r3, r2
 80039e8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80039ea:	b2d2      	uxtb	r2, r2
 80039ec:	701a      	strb	r2, [r3, #0]
				*puiSz = len;
 80039ee:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80039f0:	68bb      	ldr	r3, [r7, #8]
 80039f2:	601a      	str	r2, [r3, #0]
				pcOut[len] = 0;
 80039f4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80039f6:	68fa      	ldr	r2, [r7, #12]
 80039f8:	4413      	add	r3, r2
 80039fa:	2200      	movs	r2, #0
 80039fc:	701a      	strb	r2, [r3, #0]
			}

			if(4 != okT){
 80039fe:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a02:	2b04      	cmp	r3, #4
 8003a04:	d018      	beq.n	8003a38 <KE1_Recv_AT+0x11c>
				if(OK[okT] == ch){
 8003a06:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a0a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003a0e:	4413      	add	r3, r2
 8003a10:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8003a14:	461a      	mov	r2, r3
 8003a16:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d10a      	bne.n	8003a32 <KE1_Recv_AT+0x116>
					okT++; if(4 == okT){return 1;}
 8003a1c:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a20:	3301      	adds	r3, #1
 8003a22:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 8003a26:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8003a2a:	2b04      	cmp	r3, #4
 8003a2c:	d104      	bne.n	8003a38 <KE1_Recv_AT+0x11c>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e069      	b.n	8003b06 <KE1_Recv_AT+0x1ea>
				}else{
					okT = 0;
 8003a32:	2300      	movs	r3, #0
 8003a34:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
				}
			}

			if(7 != errT){
 8003a38:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003a3c:	2b07      	cmp	r3, #7
 8003a3e:	d018      	beq.n	8003a72 <KE1_Recv_AT+0x156>
				if(ERROR[errT] == ch){
 8003a40:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003a44:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003a48:	4413      	add	r3, r2
 8003a4a:	f813 3c20 	ldrb.w	r3, [r3, #-32]
 8003a4e:	461a      	mov	r2, r3
 8003a50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a52:	4293      	cmp	r3, r2
 8003a54:	d10a      	bne.n	8003a6c <KE1_Recv_AT+0x150>
					errT++; if(7 == errT){return 2;}
 8003a56:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003a5a:	3301      	adds	r3, #1
 8003a5c:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
 8003a60:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8003a64:	2b07      	cmp	r3, #7
 8003a66:	d104      	bne.n	8003a72 <KE1_Recv_AT+0x156>
 8003a68:	2302      	movs	r3, #2
 8003a6a:	e04c      	b.n	8003b06 <KE1_Recv_AT+0x1ea>
				}else{
					errT = 0;
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
				}
			}

			if(10 != cgattT){
 8003a72:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003a76:	2b0a      	cmp	r3, #10
 8003a78:	d018      	beq.n	8003aac <KE1_Recv_AT+0x190>
				if(CGATT[cgattT] == ch){
 8003a7a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003a7e:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003a82:	4413      	add	r3, r2
 8003a84:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8003a88:	461a      	mov	r2, r3
 8003a8a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003a8c:	4293      	cmp	r3, r2
 8003a8e:	d10a      	bne.n	8003aa6 <KE1_Recv_AT+0x18a>
					cgattT++; if(10 == cgattT){return 3;}
 8003a90:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003a94:	3301      	adds	r3, #1
 8003a96:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
 8003a9a:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8003a9e:	2b0a      	cmp	r3, #10
 8003aa0:	d104      	bne.n	8003aac <KE1_Recv_AT+0x190>
 8003aa2:	2303      	movs	r3, #3
 8003aa4:	e02f      	b.n	8003b06 <KE1_Recv_AT+0x1ea>
				}else{
					cgattT = 0;
 8003aa6:	2300      	movs	r3, #0
 8003aa8:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
					qlwev = 0;
				}
			}*/


			if(6 != nnmiT){
 8003aac:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003ab0:	2b06      	cmp	r3, #6
 8003ab2:	d014      	beq.n	8003ade <KE1_Recv_AT+0x1c2>
				if(NNMI[nnmiT] == ch){
 8003ab4:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003ab8:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8003abc:	4413      	add	r3, r2
 8003abe:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 8003ac2:	461a      	mov	r2, r3
 8003ac4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ac6:	4293      	cmp	r3, r2
 8003ac8:	d105      	bne.n	8003ad6 <KE1_Recv_AT+0x1ba>
					nnmiT++;
 8003aca:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8003ace:	3301      	adds	r3, #1
 8003ad0:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8003ad4:	e012      	b.n	8003afc <KE1_Recv_AT+0x1e0>
				}else{
					nnmiT = 0;
 8003ad6:	2300      	movs	r3, #0
 8003ad8:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 8003adc:	e00e      	b.n	8003afc <KE1_Recv_AT+0x1e0>
				}
			}else{
				if(0x0A == ch){
 8003ade:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003ae0:	2b0a      	cmp	r3, #10
 8003ae2:	d10b      	bne.n	8003afc <KE1_Recv_AT+0x1e0>
					return 4;
 8003ae4:	2304      	movs	r3, #4
 8003ae6:	e00e      	b.n	8003b06 <KE1_Recv_AT+0x1ea>
				}
			}

		}else{
			if(0 != uiTimeoutMs) {
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d006      	beq.n	8003afc <KE1_Recv_AT+0x1e0>
				uiTimeoutMs--;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	3b01      	subs	r3, #1
 8003af2:	607b      	str	r3, [r7, #4]
				HAL_Delay(1);
 8003af4:	2001      	movs	r0, #1
 8003af6:	f000 f8ad 	bl	8003c54 <HAL_Delay>
				continue;
 8003afa:	bf00      	nop
			}
		}
	}while(uiTimeoutMs);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f47f af55 	bne.w	80039ae <KE1_Recv_AT+0x92>
	return 0;
 8003b04:	2300      	movs	r3, #0
}
 8003b06:	4618      	mov	r0, r3
 8003b08:	3748      	adds	r7, #72	; 0x48
 8003b0a:	46bd      	mov	sp, r7
 8003b0c:	bd80      	pop	{r7, pc}
 8003b0e:	bf00      	nop
 8003b10:	0800cbc4 	.word	0x0800cbc4
 8003b14:	0800cbcc 	.word	0x0800cbcc
 8003b18:	0800cbd4 	.word	0x0800cbd4
 8003b1c:	0800cbdc 	.word	0x0800cbdc

08003b20 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b20:	f8df d034 	ldr.w	sp, [pc, #52]	; 8003b58 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003b24:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003b26:	e003      	b.n	8003b30 <LoopCopyDataInit>

08003b28 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003b28:	4b0c      	ldr	r3, [pc, #48]	; (8003b5c <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8003b2a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8003b2c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8003b2e:	3104      	adds	r1, #4

08003b30 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003b30:	480b      	ldr	r0, [pc, #44]	; (8003b60 <LoopForever+0xa>)
	ldr	r3, =_edata
 8003b32:	4b0c      	ldr	r3, [pc, #48]	; (8003b64 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003b34:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003b36:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003b38:	d3f6      	bcc.n	8003b28 <CopyDataInit>
	ldr	r2, =_sbss
 8003b3a:	4a0b      	ldr	r2, [pc, #44]	; (8003b68 <LoopForever+0x12>)
	b	LoopFillZerobss
 8003b3c:	e002      	b.n	8003b44 <LoopFillZerobss>

08003b3e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8003b3e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003b40:	f842 3b04 	str.w	r3, [r2], #4

08003b44 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003b44:	4b09      	ldr	r3, [pc, #36]	; (8003b6c <LoopForever+0x16>)
	cmp	r2, r3
 8003b46:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003b48:	d3f9      	bcc.n	8003b3e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8003b4a:	f7ff fc4b 	bl	80033e4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003b4e:	f005 ff6f 	bl	8009a30 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8003b52:	f7fd fd91 	bl	8001678 <main>

08003b56 <LoopForever>:

LoopForever:
    b LoopForever
 8003b56:	e7fe      	b.n	8003b56 <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8003b58:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 8003b5c:	0800dbd8 	.word	0x0800dbd8
	ldr	r0, =_sdata
 8003b60:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8003b64:	200003e4 	.word	0x200003e4
	ldr	r2, =_sbss
 8003b68:	200003e4 	.word	0x200003e4
	ldr	r3, = _ebss
 8003b6c:	20000bb0 	.word	0x20000bb0

08003b70 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8003b70:	e7fe      	b.n	8003b70 <ADC1_IRQHandler>

08003b72 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003b72:	b580      	push	{r7, lr}
 8003b74:	b082      	sub	sp, #8
 8003b76:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003b78:	2300      	movs	r3, #0
 8003b7a:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003b7c:	2003      	movs	r0, #3
 8003b7e:	f001 facd 	bl	800511c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003b82:	2000      	movs	r0, #0
 8003b84:	f000 f80e 	bl	8003ba4 <HAL_InitTick>
 8003b88:	4603      	mov	r3, r0
 8003b8a:	2b00      	cmp	r3, #0
 8003b8c:	d002      	beq.n	8003b94 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	71fb      	strb	r3, [r7, #7]
 8003b92:	e001      	b.n	8003b98 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003b94:	f7ff fb06 	bl	80031a4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003b98:	79fb      	ldrb	r3, [r7, #7]
}
 8003b9a:	4618      	mov	r0, r3
 8003b9c:	3708      	adds	r7, #8
 8003b9e:	46bd      	mov	sp, r7
 8003ba0:	bd80      	pop	{r7, pc}
	...

08003ba4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003ba4:	b580      	push	{r7, lr}
 8003ba6:	b084      	sub	sp, #16
 8003ba8:	af00      	add	r7, sp, #0
 8003baa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003bac:	2300      	movs	r3, #0
 8003bae:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8003bb0:	4b16      	ldr	r3, [pc, #88]	; (8003c0c <HAL_InitTick+0x68>)
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d022      	beq.n	8003bfe <HAL_InitTick+0x5a>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8003bb8:	4b15      	ldr	r3, [pc, #84]	; (8003c10 <HAL_InitTick+0x6c>)
 8003bba:	681a      	ldr	r2, [r3, #0]
 8003bbc:	4b13      	ldr	r3, [pc, #76]	; (8003c0c <HAL_InitTick+0x68>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8003bc4:	fbb1 f3f3 	udiv	r3, r1, r3
 8003bc8:	fbb2 f3f3 	udiv	r3, r2, r3
 8003bcc:	4618      	mov	r0, r3
 8003bce:	f001 fada 	bl	8005186 <HAL_SYSTICK_Config>
 8003bd2:	4603      	mov	r3, r0
 8003bd4:	2b00      	cmp	r3, #0
 8003bd6:	d10f      	bne.n	8003bf8 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	2b0f      	cmp	r3, #15
 8003bdc:	d809      	bhi.n	8003bf2 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003bde:	2200      	movs	r2, #0
 8003be0:	6879      	ldr	r1, [r7, #4]
 8003be2:	f04f 30ff 	mov.w	r0, #4294967295
 8003be6:	f001 faa4 	bl	8005132 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003bea:	4a0a      	ldr	r2, [pc, #40]	; (8003c14 <HAL_InitTick+0x70>)
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6013      	str	r3, [r2, #0]
 8003bf0:	e007      	b.n	8003c02 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8003bf2:	2301      	movs	r3, #1
 8003bf4:	73fb      	strb	r3, [r7, #15]
 8003bf6:	e004      	b.n	8003c02 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8003bf8:	2301      	movs	r3, #1
 8003bfa:	73fb      	strb	r3, [r7, #15]
 8003bfc:	e001      	b.n	8003c02 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8003bfe:	2301      	movs	r3, #1
 8003c00:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8003c02:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	3710      	adds	r7, #16
 8003c08:	46bd      	mov	sp, r7
 8003c0a:	bd80      	pop	{r7, pc}
 8003c0c:	20000208 	.word	0x20000208
 8003c10:	20000200 	.word	0x20000200
 8003c14:	20000204 	.word	0x20000204

08003c18 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003c18:	b480      	push	{r7}
 8003c1a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003c1c:	4b05      	ldr	r3, [pc, #20]	; (8003c34 <HAL_IncTick+0x1c>)
 8003c1e:	681a      	ldr	r2, [r3, #0]
 8003c20:	4b05      	ldr	r3, [pc, #20]	; (8003c38 <HAL_IncTick+0x20>)
 8003c22:	681b      	ldr	r3, [r3, #0]
 8003c24:	4413      	add	r3, r2
 8003c26:	4a03      	ldr	r2, [pc, #12]	; (8003c34 <HAL_IncTick+0x1c>)
 8003c28:	6013      	str	r3, [r2, #0]
}
 8003c2a:	bf00      	nop
 8003c2c:	46bd      	mov	sp, r7
 8003c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c32:	4770      	bx	lr
 8003c34:	20000ba8 	.word	0x20000ba8
 8003c38:	20000208 	.word	0x20000208

08003c3c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003c3c:	b480      	push	{r7}
 8003c3e:	af00      	add	r7, sp, #0
  return uwTick;
 8003c40:	4b03      	ldr	r3, [pc, #12]	; (8003c50 <HAL_GetTick+0x14>)
 8003c42:	681b      	ldr	r3, [r3, #0]
}
 8003c44:	4618      	mov	r0, r3
 8003c46:	46bd      	mov	sp, r7
 8003c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4c:	4770      	bx	lr
 8003c4e:	bf00      	nop
 8003c50:	20000ba8 	.word	0x20000ba8

08003c54 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	b084      	sub	sp, #16
 8003c58:	af00      	add	r7, sp, #0
 8003c5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003c5c:	f7ff ffee 	bl	8003c3c <HAL_GetTick>
 8003c60:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c6c:	d004      	beq.n	8003c78 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8003c6e:	4b09      	ldr	r3, [pc, #36]	; (8003c94 <HAL_Delay+0x40>)
 8003c70:	681b      	ldr	r3, [r3, #0]
 8003c72:	68fa      	ldr	r2, [r7, #12]
 8003c74:	4413      	add	r3, r2
 8003c76:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003c78:	bf00      	nop
 8003c7a:	f7ff ffdf 	bl	8003c3c <HAL_GetTick>
 8003c7e:	4602      	mov	r2, r0
 8003c80:	68bb      	ldr	r3, [r7, #8]
 8003c82:	1ad3      	subs	r3, r2, r3
 8003c84:	68fa      	ldr	r2, [r7, #12]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d8f7      	bhi.n	8003c7a <HAL_Delay+0x26>
  {
  }
}
 8003c8a:	bf00      	nop
 8003c8c:	3710      	adds	r7, #16
 8003c8e:	46bd      	mov	sp, r7
 8003c90:	bd80      	pop	{r7, pc}
 8003c92:	bf00      	nop
 8003c94:	20000208 	.word	0x20000208

08003c98 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003c98:	b480      	push	{r7}
 8003c9a:	b083      	sub	sp, #12
 8003c9c:	af00      	add	r7, sp, #0
 8003c9e:	6078      	str	r0, [r7, #4]
 8003ca0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	689b      	ldr	r3, [r3, #8]
 8003ca6:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003caa:	683b      	ldr	r3, [r7, #0]
 8003cac:	431a      	orrs	r2, r3
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	609a      	str	r2, [r3, #8]
}
 8003cb2:	bf00      	nop
 8003cb4:	370c      	adds	r7, #12
 8003cb6:	46bd      	mov	sp, r7
 8003cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cbc:	4770      	bx	lr

08003cbe <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003cbe:	b480      	push	{r7}
 8003cc0:	b083      	sub	sp, #12
 8003cc2:	af00      	add	r7, sp, #0
 8003cc4:	6078      	str	r0, [r7, #4]
 8003cc6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	689b      	ldr	r3, [r3, #8]
 8003ccc:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003cd0:	683b      	ldr	r3, [r7, #0]
 8003cd2:	431a      	orrs	r2, r3
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	609a      	str	r2, [r3, #8]
}
 8003cd8:	bf00      	nop
 8003cda:	370c      	adds	r7, #12
 8003cdc:	46bd      	mov	sp, r7
 8003cde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ce2:	4770      	bx	lr

08003ce4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8003ce4:	b480      	push	{r7}
 8003ce6:	b083      	sub	sp, #12
 8003ce8:	af00      	add	r7, sp, #0
 8003cea:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8003cf4:	4618      	mov	r0, r3
 8003cf6:	370c      	adds	r7, #12
 8003cf8:	46bd      	mov	sp, r7
 8003cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfe:	4770      	bx	lr

08003d00 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003d00:	b490      	push	{r4, r7}
 8003d02:	b084      	sub	sp, #16
 8003d04:	af00      	add	r7, sp, #0
 8003d06:	60f8      	str	r0, [r7, #12]
 8003d08:	60b9      	str	r1, [r7, #8]
 8003d0a:	607a      	str	r2, [r7, #4]
 8003d0c:	603b      	str	r3, [r7, #0]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	3360      	adds	r3, #96	; 0x60
 8003d12:	461a      	mov	r2, r3
 8003d14:	68bb      	ldr	r3, [r7, #8]
 8003d16:	009b      	lsls	r3, r3, #2
 8003d18:	4413      	add	r3, r2
 8003d1a:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003d1c:	6822      	ldr	r2, [r4, #0]
 8003d1e:	4b08      	ldr	r3, [pc, #32]	; (8003d40 <LL_ADC_SetOffset+0x40>)
 8003d20:	4013      	ands	r3, r2
 8003d22:	687a      	ldr	r2, [r7, #4]
 8003d24:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 8003d28:	683a      	ldr	r2, [r7, #0]
 8003d2a:	430a      	orrs	r2, r1
 8003d2c:	4313      	orrs	r3, r2
 8003d2e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8003d32:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8003d34:	bf00      	nop
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bc90      	pop	{r4, r7}
 8003d3c:	4770      	bx	lr
 8003d3e:	bf00      	nop
 8003d40:	03fff000 	.word	0x03fff000

08003d44 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8003d44:	b490      	push	{r4, r7}
 8003d46:	b082      	sub	sp, #8
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	6078      	str	r0, [r7, #4]
 8003d4c:	6039      	str	r1, [r7, #0]
  register const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	3360      	adds	r3, #96	; 0x60
 8003d52:	461a      	mov	r2, r3
 8003d54:	683b      	ldr	r3, [r7, #0]
 8003d56:	009b      	lsls	r3, r3, #2
 8003d58:	4413      	add	r3, r2
 8003d5a:	461c      	mov	r4, r3

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8003d5c:	6823      	ldr	r3, [r4, #0]
 8003d5e:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003d62:	4618      	mov	r0, r3
 8003d64:	3708      	adds	r7, #8
 8003d66:	46bd      	mov	sp, r7
 8003d68:	bc90      	pop	{r4, r7}
 8003d6a:	4770      	bx	lr

08003d6c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8003d6c:	b490      	push	{r4, r7}
 8003d6e:	b084      	sub	sp, #16
 8003d70:	af00      	add	r7, sp, #0
 8003d72:	60f8      	str	r0, [r7, #12]
 8003d74:	60b9      	str	r1, [r7, #8]
 8003d76:	607a      	str	r2, [r7, #4]
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	3360      	adds	r3, #96	; 0x60
 8003d7c:	461a      	mov	r2, r3
 8003d7e:	68bb      	ldr	r3, [r7, #8]
 8003d80:	009b      	lsls	r3, r3, #2
 8003d82:	4413      	add	r3, r2
 8003d84:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003d86:	6823      	ldr	r3, [r4, #0]
 8003d88:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	4313      	orrs	r3, r2
 8003d90:	6023      	str	r3, [r4, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003d92:	bf00      	nop
 8003d94:	3710      	adds	r7, #16
 8003d96:	46bd      	mov	sp, r7
 8003d98:	bc90      	pop	{r4, r7}
 8003d9a:	4770      	bx	lr

08003d9c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8003d9c:	b480      	push	{r7}
 8003d9e:	b083      	sub	sp, #12
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	68db      	ldr	r3, [r3, #12]
 8003da8:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d101      	bne.n	8003db4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8003db0:	2301      	movs	r3, #1
 8003db2:	e000      	b.n	8003db6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8003db4:	2300      	movs	r3, #0
}
 8003db6:	4618      	mov	r0, r3
 8003db8:	370c      	adds	r7, #12
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr

08003dc2 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003dc2:	b490      	push	{r4, r7}
 8003dc4:	b084      	sub	sp, #16
 8003dc6:	af00      	add	r7, sp, #0
 8003dc8:	60f8      	str	r0, [r7, #12]
 8003dca:	60b9      	str	r1, [r7, #8]
 8003dcc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	3330      	adds	r3, #48	; 0x30
 8003dd2:	461a      	mov	r2, r3
 8003dd4:	68bb      	ldr	r3, [r7, #8]
 8003dd6:	0a1b      	lsrs	r3, r3, #8
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	f003 030c 	and.w	r3, r3, #12
 8003dde:	4413      	add	r3, r2
 8003de0:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003de2:	6822      	ldr	r2, [r4, #0]
 8003de4:	68bb      	ldr	r3, [r7, #8]
 8003de6:	f003 031f 	and.w	r3, r3, #31
 8003dea:	211f      	movs	r1, #31
 8003dec:	fa01 f303 	lsl.w	r3, r1, r3
 8003df0:	43db      	mvns	r3, r3
 8003df2:	401a      	ands	r2, r3
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	0e9b      	lsrs	r3, r3, #26
 8003df8:	f003 011f 	and.w	r1, r3, #31
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	f003 031f 	and.w	r3, r3, #31
 8003e02:	fa01 f303 	lsl.w	r3, r1, r3
 8003e06:	4313      	orrs	r3, r2
 8003e08:	6023      	str	r3, [r4, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bc90      	pop	{r4, r7}
 8003e12:	4770      	bx	lr

08003e14 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8003e14:	b490      	push	{r4, r7}
 8003e16:	b084      	sub	sp, #16
 8003e18:	af00      	add	r7, sp, #0
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	60b9      	str	r1, [r7, #8]
 8003e1e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  register __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8003e20:	68fb      	ldr	r3, [r7, #12]
 8003e22:	3314      	adds	r3, #20
 8003e24:	461a      	mov	r2, r3
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	0e5b      	lsrs	r3, r3, #25
 8003e2a:	009b      	lsls	r3, r3, #2
 8003e2c:	f003 0304 	and.w	r3, r3, #4
 8003e30:	4413      	add	r3, r2
 8003e32:	461c      	mov	r4, r3

  MODIFY_REG(*preg,
 8003e34:	6822      	ldr	r2, [r4, #0]
 8003e36:	68bb      	ldr	r3, [r7, #8]
 8003e38:	0d1b      	lsrs	r3, r3, #20
 8003e3a:	f003 031f 	and.w	r3, r3, #31
 8003e3e:	2107      	movs	r1, #7
 8003e40:	fa01 f303 	lsl.w	r3, r1, r3
 8003e44:	43db      	mvns	r3, r3
 8003e46:	401a      	ands	r2, r3
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	0d1b      	lsrs	r3, r3, #20
 8003e4c:	f003 031f 	and.w	r3, r3, #31
 8003e50:	6879      	ldr	r1, [r7, #4]
 8003e52:	fa01 f303 	lsl.w	r3, r1, r3
 8003e56:	4313      	orrs	r3, r2
 8003e58:	6023      	str	r3, [r4, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8003e5a:	bf00      	nop
 8003e5c:	3710      	adds	r7, #16
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bc90      	pop	{r4, r7}
 8003e62:	4770      	bx	lr

08003e64 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8003e64:	b480      	push	{r7}
 8003e66:	b085      	sub	sp, #20
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	60f8      	str	r0, [r7, #12]
 8003e6c:	60b9      	str	r1, [r7, #8]
 8003e6e:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8003e70:	68fb      	ldr	r3, [r7, #12]
 8003e72:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003e76:	68bb      	ldr	r3, [r7, #8]
 8003e78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e7c:	43db      	mvns	r3, r3
 8003e7e:	401a      	ands	r2, r3
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	f003 0318 	and.w	r3, r3, #24
 8003e86:	4908      	ldr	r1, [pc, #32]	; (8003ea8 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003e88:	40d9      	lsrs	r1, r3
 8003e8a:	68bb      	ldr	r3, [r7, #8]
 8003e8c:	400b      	ands	r3, r1
 8003e8e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003e92:	431a      	orrs	r2, r3
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003e9a:	bf00      	nop
 8003e9c:	3714      	adds	r7, #20
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ea4:	4770      	bx	lr
 8003ea6:	bf00      	nop
 8003ea8:	0007ffff 	.word	0x0007ffff

08003eac <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	689b      	ldr	r3, [r3, #8]
 8003eb8:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003ebc:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ec0:	687a      	ldr	r2, [r7, #4]
 8003ec2:	6093      	str	r3, [r2, #8]
}
 8003ec4:	bf00      	nop
 8003ec6:	370c      	adds	r7, #12
 8003ec8:	46bd      	mov	sp, r7
 8003eca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ece:	4770      	bx	lr

08003ed0 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8003ed0:	b480      	push	{r7}
 8003ed2:	b083      	sub	sp, #12
 8003ed4:	af00      	add	r7, sp, #0
 8003ed6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	689b      	ldr	r3, [r3, #8]
 8003edc:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ee0:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003ee4:	d101      	bne.n	8003eea <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	e000      	b.n	8003eec <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003eea:	2300      	movs	r3, #0
}
 8003eec:	4618      	mov	r0, r3
 8003eee:	370c      	adds	r7, #12
 8003ef0:	46bd      	mov	sp, r7
 8003ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef6:	4770      	bx	lr

08003ef8 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003ef8:	b480      	push	{r7}
 8003efa:	b083      	sub	sp, #12
 8003efc:	af00      	add	r7, sp, #0
 8003efe:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003f08:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f0c:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8003f14:	bf00      	nop
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	689b      	ldr	r3, [r3, #8]
 8003f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f30:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003f34:	d101      	bne.n	8003f3a <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003f36:	2301      	movs	r3, #1
 8003f38:	e000      	b.n	8003f3c <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003f3a:	2300      	movs	r3, #0
}
 8003f3c:	4618      	mov	r0, r3
 8003f3e:	370c      	adds	r7, #12
 8003f40:	46bd      	mov	sp, r7
 8003f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f46:	4770      	bx	lr

08003f48 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003f48:	b480      	push	{r7}
 8003f4a:	b083      	sub	sp, #12
 8003f4c:	af00      	add	r7, sp, #0
 8003f4e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	689b      	ldr	r3, [r3, #8]
 8003f54:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f5c:	f043 0201 	orr.w	r2, r3, #1
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003f64:	bf00      	nop
 8003f66:	370c      	adds	r7, #12
 8003f68:	46bd      	mov	sp, r7
 8003f6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f6e:	4770      	bx	lr

08003f70 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8003f70:	b480      	push	{r7}
 8003f72:	b083      	sub	sp, #12
 8003f74:	af00      	add	r7, sp, #0
 8003f76:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003f78:	687b      	ldr	r3, [r7, #4]
 8003f7a:	689b      	ldr	r3, [r3, #8]
 8003f7c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003f80:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003f84:	f043 0202 	orr.w	r2, r3, #2
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003f8c:	bf00      	nop
 8003f8e:	370c      	adds	r7, #12
 8003f90:	46bd      	mov	sp, r7
 8003f92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f96:	4770      	bx	lr

08003f98 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003f98:	b480      	push	{r7}
 8003f9a:	b083      	sub	sp, #12
 8003f9c:	af00      	add	r7, sp, #0
 8003f9e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003fa0:	687b      	ldr	r3, [r7, #4]
 8003fa2:	689b      	ldr	r3, [r3, #8]
 8003fa4:	f003 0301 	and.w	r3, r3, #1
 8003fa8:	2b01      	cmp	r3, #1
 8003faa:	d101      	bne.n	8003fb0 <LL_ADC_IsEnabled+0x18>
 8003fac:	2301      	movs	r3, #1
 8003fae:	e000      	b.n	8003fb2 <LL_ADC_IsEnabled+0x1a>
 8003fb0:	2300      	movs	r3, #0
}
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	370c      	adds	r7, #12
 8003fb6:	46bd      	mov	sp, r7
 8003fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fbc:	4770      	bx	lr

08003fbe <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003fbe:	b480      	push	{r7}
 8003fc0:	b083      	sub	sp, #12
 8003fc2:	af00      	add	r7, sp, #0
 8003fc4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	689b      	ldr	r3, [r3, #8]
 8003fca:	f003 0302 	and.w	r3, r3, #2
 8003fce:	2b02      	cmp	r3, #2
 8003fd0:	d101      	bne.n	8003fd6 <LL_ADC_IsDisableOngoing+0x18>
 8003fd2:	2301      	movs	r3, #1
 8003fd4:	e000      	b.n	8003fd8 <LL_ADC_IsDisableOngoing+0x1a>
 8003fd6:	2300      	movs	r3, #0
}
 8003fd8:	4618      	mov	r0, r3
 8003fda:	370c      	adds	r7, #12
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe2:	4770      	bx	lr

08003fe4 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8003fe4:	b480      	push	{r7}
 8003fe6:	b083      	sub	sp, #12
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	689b      	ldr	r3, [r3, #8]
 8003ff0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003ff4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ff8:	f043 0204 	orr.w	r2, r3, #4
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8004000:	bf00      	nop
 8004002:	370c      	adds	r7, #12
 8004004:	46bd      	mov	sp, r7
 8004006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400a:	4770      	bx	lr

0800400c <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 800400c:	b480      	push	{r7}
 800400e:	b083      	sub	sp, #12
 8004010:	af00      	add	r7, sp, #0
 8004012:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004014:	687b      	ldr	r3, [r7, #4]
 8004016:	689b      	ldr	r3, [r3, #8]
 8004018:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800401c:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8004020:	f043 0210 	orr.w	r2, r3, #16
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 8004028:	bf00      	nop
 800402a:	370c      	adds	r7, #12
 800402c:	46bd      	mov	sp, r7
 800402e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004032:	4770      	bx	lr

08004034 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004034:	b480      	push	{r7}
 8004036:	b083      	sub	sp, #12
 8004038:	af00      	add	r7, sp, #0
 800403a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	689b      	ldr	r3, [r3, #8]
 8004040:	f003 0304 	and.w	r3, r3, #4
 8004044:	2b04      	cmp	r3, #4
 8004046:	d101      	bne.n	800404c <LL_ADC_REG_IsConversionOngoing+0x18>
 8004048:	2301      	movs	r3, #1
 800404a:	e000      	b.n	800404e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800404c:	2300      	movs	r3, #0
}
 800404e:	4618      	mov	r0, r3
 8004050:	370c      	adds	r7, #12
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr

0800405a <LL_ADC_INJ_StopConversion>:
  * @rmtoll CR       JADSTP         LL_ADC_INJ_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_INJ_StopConversion(ADC_TypeDef *ADCx)
{
 800405a:	b480      	push	{r7}
 800405c:	b083      	sub	sp, #12
 800405e:	af00      	add	r7, sp, #0
 8004060:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	689b      	ldr	r3, [r3, #8]
 8004066:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800406a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800406e:	f043 0220 	orr.w	r2, r3, #32
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_JADSTP);
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr

08004082 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8004082:	b480      	push	{r7}
 8004084:	b083      	sub	sp, #12
 8004086:	af00      	add	r7, sp, #0
 8004088:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	689b      	ldr	r3, [r3, #8]
 800408e:	f003 0308 	and.w	r3, r3, #8
 8004092:	2b08      	cmp	r3, #8
 8004094:	d101      	bne.n	800409a <LL_ADC_INJ_IsConversionOngoing+0x18>
 8004096:	2301      	movs	r3, #1
 8004098:	e000      	b.n	800409c <LL_ADC_INJ_IsConversionOngoing+0x1a>
 800409a:	2300      	movs	r3, #0
}
 800409c:	4618      	mov	r0, r3
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80040a8:	b580      	push	{r7, lr}
 80040aa:	b088      	sub	sp, #32
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80040b0:	2300      	movs	r3, #0
 80040b2:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80040b4:	2300      	movs	r3, #0
 80040b6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2b00      	cmp	r3, #0
 80040bc:	d101      	bne.n	80040c2 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 80040be:	2301      	movs	r3, #1
 80040c0:	e12a      	b.n	8004318 <HAL_ADC_Init+0x270>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80040c2:	687b      	ldr	r3, [r7, #4]
 80040c4:	691b      	ldr	r3, [r3, #16]
 80040c6:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d109      	bne.n	80040e4 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80040d0:	6878      	ldr	r0, [r7, #4]
 80040d2:	f7fc ff6d 	bl	8000fb0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	2200      	movs	r2, #0
 80040da:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2200      	movs	r2, #0
 80040e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	4618      	mov	r0, r3
 80040ea:	f7ff fef1 	bl	8003ed0 <LL_ADC_IsDeepPowerDownEnabled>
 80040ee:	4603      	mov	r3, r0
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d004      	beq.n	80040fe <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	4618      	mov	r0, r3
 80040fa:	f7ff fed7 	bl	8003eac <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	681b      	ldr	r3, [r3, #0]
 8004102:	4618      	mov	r0, r3
 8004104:	f7ff ff0c 	bl	8003f20 <LL_ADC_IsInternalRegulatorEnabled>
 8004108:	4603      	mov	r3, r0
 800410a:	2b00      	cmp	r3, #0
 800410c:	d113      	bne.n	8004136 <HAL_ADC_Init+0x8e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	681b      	ldr	r3, [r3, #0]
 8004112:	4618      	mov	r0, r3
 8004114:	f7ff fef0 	bl	8003ef8 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004118:	4b81      	ldr	r3, [pc, #516]	; (8004320 <HAL_ADC_Init+0x278>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	099b      	lsrs	r3, r3, #6
 800411e:	4a81      	ldr	r2, [pc, #516]	; (8004324 <HAL_ADC_Init+0x27c>)
 8004120:	fba2 2303 	umull	r2, r3, r2, r3
 8004124:	099b      	lsrs	r3, r3, #6
 8004126:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004128:	e002      	b.n	8004130 <HAL_ADC_Init+0x88>
    {
      wait_loop_index--;
 800412a:	68bb      	ldr	r3, [r7, #8]
 800412c:	3b01      	subs	r3, #1
 800412e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8004130:	68bb      	ldr	r3, [r7, #8]
 8004132:	2b00      	cmp	r3, #0
 8004134:	d1f9      	bne.n	800412a <HAL_ADC_Init+0x82>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4618      	mov	r0, r3
 800413c:	f7ff fef0 	bl	8003f20 <LL_ADC_IsInternalRegulatorEnabled>
 8004140:	4603      	mov	r3, r0
 8004142:	2b00      	cmp	r3, #0
 8004144:	d10d      	bne.n	8004162 <HAL_ADC_Init+0xba>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800414a:	f043 0210 	orr.w	r2, r3, #16
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004156:	f043 0201 	orr.w	r2, r3, #1
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	4618      	mov	r0, r3
 8004168:	f7ff ff64 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 800416c:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004172:	f003 0310 	and.w	r3, r3, #16
 8004176:	2b00      	cmp	r3, #0
 8004178:	f040 80c5 	bne.w	8004306 <HAL_ADC_Init+0x25e>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 800417c:	697b      	ldr	r3, [r7, #20]
 800417e:	2b00      	cmp	r3, #0
 8004180:	f040 80c1 	bne.w	8004306 <HAL_ADC_Init+0x25e>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004184:	687b      	ldr	r3, [r7, #4]
 8004186:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004188:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800418c:	f043 0202 	orr.w	r2, r3, #2
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	681b      	ldr	r3, [r3, #0]
 8004198:	4618      	mov	r0, r3
 800419a:	f7ff fefd 	bl	8003f98 <LL_ADC_IsEnabled>
 800419e:	4603      	mov	r3, r0
 80041a0:	2b00      	cmp	r3, #0
 80041a2:	d10b      	bne.n	80041bc <HAL_ADC_Init+0x114>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80041a4:	4860      	ldr	r0, [pc, #384]	; (8004328 <HAL_ADC_Init+0x280>)
 80041a6:	f7ff fef7 	bl	8003f98 <LL_ADC_IsEnabled>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d105      	bne.n	80041bc <HAL_ADC_Init+0x114>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	4619      	mov	r1, r3
 80041b6:	485d      	ldr	r0, [pc, #372]	; (800432c <HAL_ADC_Init+0x284>)
 80041b8:	f7ff fd6e 	bl	8003c98 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041bc:	687b      	ldr	r3, [r7, #4]
 80041be:	7e5b      	ldrb	r3, [r3, #25]
 80041c0:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041c6:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 80041cc:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 80041d2:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041da:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80041dc:	4313      	orrs	r3, r2
 80041de:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 3020 	ldrb.w	r3, [r3, #32]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d106      	bne.n	80041f8 <HAL_ADC_Init+0x150>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80041ee:	3b01      	subs	r3, #1
 80041f0:	045b      	lsls	r3, r3, #17
 80041f2:	69ba      	ldr	r2, [r7, #24]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80041f8:	687b      	ldr	r3, [r7, #4]
 80041fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80041fc:	2b00      	cmp	r3, #0
 80041fe:	d009      	beq.n	8004214 <HAL_ADC_Init+0x16c>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004200:	687b      	ldr	r3, [r7, #4]
 8004202:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004204:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800420c:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	4313      	orrs	r3, r2
 8004212:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8004214:	687b      	ldr	r3, [r7, #4]
 8004216:	681b      	ldr	r3, [r3, #0]
 8004218:	68da      	ldr	r2, [r3, #12]
 800421a:	4b45      	ldr	r3, [pc, #276]	; (8004330 <HAL_ADC_Init+0x288>)
 800421c:	4013      	ands	r3, r2
 800421e:	687a      	ldr	r2, [r7, #4]
 8004220:	6812      	ldr	r2, [r2, #0]
 8004222:	69b9      	ldr	r1, [r7, #24]
 8004224:	430b      	orrs	r3, r1
 8004226:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff01 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 8004232:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	681b      	ldr	r3, [r3, #0]
 8004238:	4618      	mov	r0, r3
 800423a:	f7ff ff22 	bl	8004082 <LL_ADC_INJ_IsConversionOngoing>
 800423e:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8004240:	693b      	ldr	r3, [r7, #16]
 8004242:	2b00      	cmp	r3, #0
 8004244:	d13d      	bne.n	80042c2 <HAL_ADC_Init+0x21a>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	2b00      	cmp	r3, #0
 800424a:	d13a      	bne.n	80042c2 <HAL_ADC_Init+0x21a>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8004250:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004258:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 800425a:	4313      	orrs	r3, r2
 800425c:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	681b      	ldr	r3, [r3, #0]
 8004262:	68db      	ldr	r3, [r3, #12]
 8004264:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004268:	f023 0302 	bic.w	r3, r3, #2
 800426c:	687a      	ldr	r2, [r7, #4]
 800426e:	6812      	ldr	r2, [r2, #0]
 8004270:	69b9      	ldr	r1, [r7, #24]
 8004272:	430b      	orrs	r3, r1
 8004274:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800427c:	2b01      	cmp	r3, #1
 800427e:	d118      	bne.n	80042b2 <HAL_ADC_Init+0x20a>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	691b      	ldr	r3, [r3, #16]
 8004286:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800428a:	f023 0304 	bic.w	r3, r3, #4
 800428e:	687a      	ldr	r2, [r7, #4]
 8004290:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004296:	4311      	orrs	r1, r2
 8004298:	687a      	ldr	r2, [r7, #4]
 800429a:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800429c:	4311      	orrs	r1, r2
 800429e:	687a      	ldr	r2, [r7, #4]
 80042a0:	6c92      	ldr	r2, [r2, #72]	; 0x48
 80042a2:	430a      	orrs	r2, r1
 80042a4:	431a      	orrs	r2, r3
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	f042 0201 	orr.w	r2, r2, #1
 80042ae:	611a      	str	r2, [r3, #16]
 80042b0:	e007      	b.n	80042c2 <HAL_ADC_Init+0x21a>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80042b2:	687b      	ldr	r3, [r7, #4]
 80042b4:	681b      	ldr	r3, [r3, #0]
 80042b6:	691a      	ldr	r2, [r3, #16]
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	f022 0201 	bic.w	r2, r2, #1
 80042c0:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	691b      	ldr	r3, [r3, #16]
 80042c6:	2b01      	cmp	r3, #1
 80042c8:	d10c      	bne.n	80042e4 <HAL_ADC_Init+0x23c>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042d0:	f023 010f 	bic.w	r1, r3, #15
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	69db      	ldr	r3, [r3, #28]
 80042d8:	1e5a      	subs	r2, r3, #1
 80042da:	687b      	ldr	r3, [r7, #4]
 80042dc:	681b      	ldr	r3, [r3, #0]
 80042de:	430a      	orrs	r2, r1
 80042e0:	631a      	str	r2, [r3, #48]	; 0x30
 80042e2:	e007      	b.n	80042f4 <HAL_ADC_Init+0x24c>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 80042e4:	687b      	ldr	r3, [r7, #4]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	681b      	ldr	r3, [r3, #0]
 80042ee:	f022 020f 	bic.w	r2, r2, #15
 80042f2:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042f8:	f023 0303 	bic.w	r3, r3, #3
 80042fc:	f043 0201 	orr.w	r2, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	655a      	str	r2, [r3, #84]	; 0x54
 8004304:	e007      	b.n	8004316 <HAL_ADC_Init+0x26e>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800430a:	f043 0210 	orr.w	r2, r3, #16
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8004316:	7ffb      	ldrb	r3, [r7, #31]
}
 8004318:	4618      	mov	r0, r3
 800431a:	3720      	adds	r7, #32
 800431c:	46bd      	mov	sp, r7
 800431e:	bd80      	pop	{r7, pc}
 8004320:	20000200 	.word	0x20000200
 8004324:	053e2d63 	.word	0x053e2d63
 8004328:	50040000 	.word	0x50040000
 800432c:	50040300 	.word	0x50040300
 8004330:	fff0c007 	.word	0xfff0c007

08004334 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8004334:	b580      	push	{r7, lr}
 8004336:	b084      	sub	sp, #16
 8004338:	af00      	add	r7, sp, #0
 800433a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004342:	2b01      	cmp	r3, #1
 8004344:	d101      	bne.n	800434a <HAL_ADC_Stop+0x16>
 8004346:	2302      	movs	r3, #2
 8004348:	e023      	b.n	8004392 <HAL_ADC_Stop+0x5e>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* 1. Stop potential conversion on going, on ADC groups regular and injected */
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 8004352:	2103      	movs	r1, #3
 8004354:	6878      	ldr	r0, [r7, #4]
 8004356:	f000 fc17 	bl	8004b88 <ADC_ConversionStop>
 800435a:	4603      	mov	r3, r0
 800435c:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 800435e:	7bfb      	ldrb	r3, [r7, #15]
 8004360:	2b00      	cmp	r3, #0
 8004362:	d111      	bne.n	8004388 <HAL_ADC_Stop+0x54>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 8004364:	6878      	ldr	r0, [r7, #4]
 8004366:	f000 fd1d 	bl	8004da4 <ADC_Disable>
 800436a:	4603      	mov	r3, r0
 800436c:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 800436e:	7bfb      	ldrb	r3, [r7, #15]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d109      	bne.n	8004388 <HAL_ADC_Stop+0x54>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004378:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800437c:	f023 0301 	bic.w	r3, r3, #1
 8004380:	f043 0201 	orr.w	r2, r3, #1
 8004384:	687b      	ldr	r3, [r7, #4]
 8004386:	655a      	str	r2, [r3, #84]	; 0x54
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	2200      	movs	r2, #0
 800438c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004390:	7bfb      	ldrb	r3, [r7, #15]
}
 8004392:	4618      	mov	r0, r3
 8004394:	3710      	adds	r7, #16
 8004396:	46bd      	mov	sp, r7
 8004398:	bd80      	pop	{r7, pc}
	...

0800439c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800439c:	b580      	push	{r7, lr}
 800439e:	b086      	sub	sp, #24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	681b      	ldr	r3, [r3, #0]
 80043ac:	4618      	mov	r0, r3
 80043ae:	f7ff fe41 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 80043b2:	4603      	mov	r3, r0
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d167      	bne.n	8004488 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d101      	bne.n	80043c6 <HAL_ADC_Start_DMA+0x2a>
 80043c2:	2302      	movs	r3, #2
 80043c4:	e063      	b.n	800448e <HAL_ADC_Start_DMA+0xf2>
 80043c6:	68fb      	ldr	r3, [r7, #12]
 80043c8:	2201      	movs	r2, #1
 80043ca:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
#endif
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 80043ce:	68f8      	ldr	r0, [r7, #12]
 80043d0:	f000 fc8e 	bl	8004cf0 <ADC_Enable>
 80043d4:	4603      	mov	r3, r0
 80043d6:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 80043d8:	7dfb      	ldrb	r3, [r7, #23]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d14f      	bne.n	800447e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 80043de:	68fb      	ldr	r3, [r7, #12]
 80043e0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043e2:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80043e6:	f023 0301 	bic.w	r3, r3, #1
 80043ea:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	655a      	str	r2, [r3, #84]	; 0x54
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
        }
#endif

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80043f2:	68fb      	ldr	r3, [r7, #12]
 80043f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043f6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d006      	beq.n	800440c <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004402:	f023 0206 	bic.w	r2, r3, #6
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	659a      	str	r2, [r3, #88]	; 0x58
 800440a:	e002      	b.n	8004412 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 800440c:	68fb      	ldr	r3, [r7, #12]
 800440e:	2200      	movs	r2, #0
 8004410:	659a      	str	r2, [r3, #88]	; 0x58
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004416:	4a20      	ldr	r2, [pc, #128]	; (8004498 <HAL_ADC_Start_DMA+0xfc>)
 8004418:	62da      	str	r2, [r3, #44]	; 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800441e:	4a1f      	ldr	r2, [pc, #124]	; (800449c <HAL_ADC_Start_DMA+0x100>)
 8004420:	631a      	str	r2, [r3, #48]	; 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004426:	4a1e      	ldr	r2, [pc, #120]	; (80044a0 <HAL_ADC_Start_DMA+0x104>)
 8004428:	635a      	str	r2, [r3, #52]	; 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	221c      	movs	r2, #28
 8004430:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	2200      	movs	r2, #0
 8004436:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	685a      	ldr	r2, [r3, #4]
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	f042 0210 	orr.w	r2, r2, #16
 8004448:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	68da      	ldr	r2, [r3, #12]
 8004450:	68fb      	ldr	r3, [r7, #12]
 8004452:	681b      	ldr	r3, [r3, #0]
 8004454:	f042 0201 	orr.w	r2, r2, #1
 8004458:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	3340      	adds	r3, #64	; 0x40
 8004464:	4619      	mov	r1, r3
 8004466:	68ba      	ldr	r2, [r7, #8]
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	f000 ff51 	bl	8005310 <HAL_DMA_Start_IT>
 800446e:	4603      	mov	r3, r0
 8004470:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4618      	mov	r0, r3
 8004478:	f7ff fdb4 	bl	8003fe4 <LL_ADC_REG_StartConversion>
 800447c:	e006      	b.n	800448c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 800447e:	68fb      	ldr	r3, [r7, #12]
 8004480:	2200      	movs	r2, #0
 8004482:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
 8004486:	e001      	b.n	800448c <HAL_ADC_Start_DMA+0xf0>
    }
#endif
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8004488:	2302      	movs	r3, #2
 800448a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 800448c:	7dfb      	ldrb	r3, [r7, #23]
}
 800448e:	4618      	mov	r0, r3
 8004490:	3718      	adds	r7, #24
 8004492:	46bd      	mov	sp, r7
 8004494:	bd80      	pop	{r7, pc}
 8004496:	bf00      	nop
 8004498:	08004e55 	.word	0x08004e55
 800449c:	08004f2d 	.word	0x08004f2d
 80044a0:	08004f49 	.word	0x08004f49

080044a4 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80044a4:	b480      	push	{r7}
 80044a6:	b083      	sub	sp, #12
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 80044ac:	bf00      	nop
 80044ae:	370c      	adds	r7, #12
 80044b0:	46bd      	mov	sp, r7
 80044b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b6:	4770      	bx	lr

080044b8 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80044b8:	b480      	push	{r7}
 80044ba:	b083      	sub	sp, #12
 80044bc:	af00      	add	r7, sp, #0
 80044be:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 80044c0:	bf00      	nop
 80044c2:	370c      	adds	r7, #12
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80044cc:	b480      	push	{r7}
 80044ce:	b083      	sub	sp, #12
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 80044d4:	bf00      	nop
 80044d6:	370c      	adds	r7, #12
 80044d8:	46bd      	mov	sp, r7
 80044da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044de:	4770      	bx	lr

080044e0 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80044e0:	b580      	push	{r7, lr}
 80044e2:	b0a6      	sub	sp, #152	; 0x98
 80044e4:	af00      	add	r7, sp, #0
 80044e6:	6078      	str	r0, [r7, #4]
 80044e8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80044ea:	2300      	movs	r3, #0
 80044ec:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 80044f0:	2300      	movs	r3, #0
 80044f2:	60bb      	str	r3, [r7, #8]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80044f4:	687b      	ldr	r3, [r7, #4]
 80044f6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044fa:	2b01      	cmp	r3, #1
 80044fc:	d101      	bne.n	8004502 <HAL_ADC_ConfigChannel+0x22>
 80044fe:	2302      	movs	r3, #2
 8004500:	e338      	b.n	8004b74 <HAL_ADC_ConfigChannel+0x694>
 8004502:	687b      	ldr	r3, [r7, #4]
 8004504:	2201      	movs	r2, #1
 8004506:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	4618      	mov	r0, r3
 8004510:	f7ff fd90 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 8004514:	4603      	mov	r3, r0
 8004516:	2b00      	cmp	r3, #0
 8004518:	f040 831d 	bne.w	8004b56 <HAL_ADC_ConfigChannel+0x676>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	2b05      	cmp	r3, #5
 8004522:	d824      	bhi.n	800456e <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	685b      	ldr	r3, [r3, #4]
 8004528:	3b02      	subs	r3, #2
 800452a:	2b03      	cmp	r3, #3
 800452c:	d81b      	bhi.n	8004566 <HAL_ADC_ConfigChannel+0x86>
 800452e:	a201      	add	r2, pc, #4	; (adr r2, 8004534 <HAL_ADC_ConfigChannel+0x54>)
 8004530:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004534:	08004545 	.word	0x08004545
 8004538:	0800454d 	.word	0x0800454d
 800453c:	08004555 	.word	0x08004555
 8004540:	0800455d 	.word	0x0800455d
      {
        case 2U: sConfig->Rank = ADC_REGULAR_RANK_2; break;
 8004544:	683b      	ldr	r3, [r7, #0]
 8004546:	220c      	movs	r2, #12
 8004548:	605a      	str	r2, [r3, #4]
 800454a:	e011      	b.n	8004570 <HAL_ADC_ConfigChannel+0x90>
        case 3U: sConfig->Rank = ADC_REGULAR_RANK_3; break;
 800454c:	683b      	ldr	r3, [r7, #0]
 800454e:	2212      	movs	r2, #18
 8004550:	605a      	str	r2, [r3, #4]
 8004552:	e00d      	b.n	8004570 <HAL_ADC_ConfigChannel+0x90>
        case 4U: sConfig->Rank = ADC_REGULAR_RANK_4; break;
 8004554:	683b      	ldr	r3, [r7, #0]
 8004556:	2218      	movs	r2, #24
 8004558:	605a      	str	r2, [r3, #4]
 800455a:	e009      	b.n	8004570 <HAL_ADC_ConfigChannel+0x90>
        case 5U: sConfig->Rank = ADC_REGULAR_RANK_5; break;
 800455c:	683b      	ldr	r3, [r7, #0]
 800455e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004562:	605a      	str	r2, [r3, #4]
 8004564:	e004      	b.n	8004570 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default: sConfig->Rank = ADC_REGULAR_RANK_1; break;
 8004566:	683b      	ldr	r3, [r7, #0]
 8004568:	2206      	movs	r2, #6
 800456a:	605a      	str	r2, [r3, #4]
 800456c:	e000      	b.n	8004570 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 800456e:	bf00      	nop
    #endif
    
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6818      	ldr	r0, [r3, #0]
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	6859      	ldr	r1, [r3, #4]
 8004578:	683b      	ldr	r3, [r7, #0]
 800457a:	681b      	ldr	r3, [r3, #0]
 800457c:	461a      	mov	r2, r3
 800457e:	f7ff fc20 	bl	8003dc2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	4618      	mov	r0, r3
 8004588:	f7ff fd54 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 800458c:	f8c7 0090 	str.w	r0, [r7, #144]	; 0x90
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	4618      	mov	r0, r3
 8004596:	f7ff fd74 	bl	8004082 <LL_ADC_INJ_IsConversionOngoing>
 800459a:	f8c7 008c 	str.w	r0, [r7, #140]	; 0x8c
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 800459e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	f040 8148 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x358>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80045a8:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80045ac:	2b00      	cmp	r3, #0
 80045ae:	f040 8143 	bne.w	8004838 <HAL_ADC_ConfigChannel+0x358>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6818      	ldr	r0, [r3, #0]
 80045b6:	683b      	ldr	r3, [r7, #0]
 80045b8:	6819      	ldr	r1, [r3, #0]
 80045ba:	683b      	ldr	r3, [r7, #0]
 80045bc:	689b      	ldr	r3, [r3, #8]
 80045be:	461a      	mov	r2, r3
 80045c0:	f7ff fc28 	bl	8003e14 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	695a      	ldr	r2, [r3, #20]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	68db      	ldr	r3, [r3, #12]
 80045ce:	08db      	lsrs	r3, r3, #3
 80045d0:	f003 0303 	and.w	r3, r3, #3
 80045d4:	005b      	lsls	r3, r3, #1
 80045d6:	fa02 f303 	lsl.w	r3, r2, r3
 80045da:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80045de:	683b      	ldr	r3, [r7, #0]
 80045e0:	691b      	ldr	r3, [r3, #16]
 80045e2:	2b04      	cmp	r3, #4
 80045e4:	d00a      	beq.n	80045fc <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6818      	ldr	r0, [r3, #0]
 80045ea:	683b      	ldr	r3, [r7, #0]
 80045ec:	6919      	ldr	r1, [r3, #16]
 80045ee:	683b      	ldr	r3, [r7, #0]
 80045f0:	681a      	ldr	r2, [r3, #0]
 80045f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80045f6:	f7ff fb83 	bl	8003d00 <LL_ADC_SetOffset>
 80045fa:	e11d      	b.n	8004838 <HAL_ADC_ConfigChannel+0x358>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	2100      	movs	r1, #0
 8004602:	4618      	mov	r0, r3
 8004604:	f7ff fb9e 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 8004608:	4603      	mov	r3, r0
 800460a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800460e:	2b00      	cmp	r3, #0
 8004610:	d10a      	bne.n	8004628 <HAL_ADC_ConfigChannel+0x148>
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	2100      	movs	r1, #0
 8004618:	4618      	mov	r0, r3
 800461a:	f7ff fb93 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 800461e:	4603      	mov	r3, r0
 8004620:	0e9b      	lsrs	r3, r3, #26
 8004622:	f003 021f 	and.w	r2, r3, #31
 8004626:	e012      	b.n	800464e <HAL_ADC_ConfigChannel+0x16e>
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	2100      	movs	r1, #0
 800462e:	4618      	mov	r0, r3
 8004630:	f7ff fb88 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 8004634:	4603      	mov	r3, r0
 8004636:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800463a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800463e:	fa93 f3a3 	rbit	r3, r3
 8004642:	67fb      	str	r3, [r7, #124]	; 0x7c
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8004644:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8004646:	fab3 f383 	clz	r3, r3
 800464a:	b2db      	uxtb	r3, r3
 800464c:	461a      	mov	r2, r3
 800464e:	683b      	ldr	r3, [r7, #0]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004656:	2b00      	cmp	r3, #0
 8004658:	d105      	bne.n	8004666 <HAL_ADC_ConfigChannel+0x186>
 800465a:	683b      	ldr	r3, [r7, #0]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	0e9b      	lsrs	r3, r3, #26
 8004660:	f003 031f 	and.w	r3, r3, #31
 8004664:	e00a      	b.n	800467c <HAL_ADC_ConfigChannel+0x19c>
 8004666:	683b      	ldr	r3, [r7, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	67bb      	str	r3, [r7, #120]	; 0x78
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800466c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800466e:	fa93 f3a3 	rbit	r3, r3
 8004672:	677b      	str	r3, [r7, #116]	; 0x74
  return result;
 8004674:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004676:	fab3 f383 	clz	r3, r3
 800467a:	b2db      	uxtb	r3, r3
 800467c:	429a      	cmp	r2, r3
 800467e:	d106      	bne.n	800468e <HAL_ADC_ConfigChannel+0x1ae>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	2200      	movs	r2, #0
 8004686:	2100      	movs	r1, #0
 8004688:	4618      	mov	r0, r3
 800468a:	f7ff fb6f 	bl	8003d6c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	2101      	movs	r1, #1
 8004694:	4618      	mov	r0, r3
 8004696:	f7ff fb55 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 800469a:	4603      	mov	r3, r0
 800469c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d10a      	bne.n	80046ba <HAL_ADC_ConfigChannel+0x1da>
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	2101      	movs	r1, #1
 80046aa:	4618      	mov	r0, r3
 80046ac:	f7ff fb4a 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 80046b0:	4603      	mov	r3, r0
 80046b2:	0e9b      	lsrs	r3, r3, #26
 80046b4:	f003 021f 	and.w	r2, r3, #31
 80046b8:	e010      	b.n	80046dc <HAL_ADC_ConfigChannel+0x1fc>
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	2101      	movs	r1, #1
 80046c0:	4618      	mov	r0, r3
 80046c2:	f7ff fb3f 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 80046c6:	4603      	mov	r3, r0
 80046c8:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046ca:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80046cc:	fa93 f3a3 	rbit	r3, r3
 80046d0:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 80046d2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80046d4:	fab3 f383 	clz	r3, r3
 80046d8:	b2db      	uxtb	r3, r3
 80046da:	461a      	mov	r2, r3
 80046dc:	683b      	ldr	r3, [r7, #0]
 80046de:	681b      	ldr	r3, [r3, #0]
 80046e0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	d105      	bne.n	80046f4 <HAL_ADC_ConfigChannel+0x214>
 80046e8:	683b      	ldr	r3, [r7, #0]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	0e9b      	lsrs	r3, r3, #26
 80046ee:	f003 031f 	and.w	r3, r3, #31
 80046f2:	e00a      	b.n	800470a <HAL_ADC_ConfigChannel+0x22a>
 80046f4:	683b      	ldr	r3, [r7, #0]
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046fa:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 80046fc:	fa93 f3a3 	rbit	r3, r3
 8004700:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8004702:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8004704:	fab3 f383 	clz	r3, r3
 8004708:	b2db      	uxtb	r3, r3
 800470a:	429a      	cmp	r2, r3
 800470c:	d106      	bne.n	800471c <HAL_ADC_ConfigChannel+0x23c>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	2200      	movs	r2, #0
 8004714:	2101      	movs	r1, #1
 8004716:	4618      	mov	r0, r3
 8004718:	f7ff fb28 	bl	8003d6c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	2102      	movs	r1, #2
 8004722:	4618      	mov	r0, r3
 8004724:	f7ff fb0e 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 8004728:	4603      	mov	r3, r0
 800472a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800472e:	2b00      	cmp	r3, #0
 8004730:	d10a      	bne.n	8004748 <HAL_ADC_ConfigChannel+0x268>
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	681b      	ldr	r3, [r3, #0]
 8004736:	2102      	movs	r1, #2
 8004738:	4618      	mov	r0, r3
 800473a:	f7ff fb03 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 800473e:	4603      	mov	r3, r0
 8004740:	0e9b      	lsrs	r3, r3, #26
 8004742:	f003 021f 	and.w	r2, r3, #31
 8004746:	e010      	b.n	800476a <HAL_ADC_ConfigChannel+0x28a>
 8004748:	687b      	ldr	r3, [r7, #4]
 800474a:	681b      	ldr	r3, [r3, #0]
 800474c:	2102      	movs	r1, #2
 800474e:	4618      	mov	r0, r3
 8004750:	f7ff faf8 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 8004754:	4603      	mov	r3, r0
 8004756:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004758:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800475a:	fa93 f3a3 	rbit	r3, r3
 800475e:	65fb      	str	r3, [r7, #92]	; 0x5c
  return result;
 8004760:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004762:	fab3 f383 	clz	r3, r3
 8004766:	b2db      	uxtb	r3, r3
 8004768:	461a      	mov	r2, r3
 800476a:	683b      	ldr	r3, [r7, #0]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004772:	2b00      	cmp	r3, #0
 8004774:	d105      	bne.n	8004782 <HAL_ADC_ConfigChannel+0x2a2>
 8004776:	683b      	ldr	r3, [r7, #0]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	0e9b      	lsrs	r3, r3, #26
 800477c:	f003 031f 	and.w	r3, r3, #31
 8004780:	e00a      	b.n	8004798 <HAL_ADC_ConfigChannel+0x2b8>
 8004782:	683b      	ldr	r3, [r7, #0]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004788:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 800478a:	fa93 f3a3 	rbit	r3, r3
 800478e:	657b      	str	r3, [r7, #84]	; 0x54
  return result;
 8004790:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8004792:	fab3 f383 	clz	r3, r3
 8004796:	b2db      	uxtb	r3, r3
 8004798:	429a      	cmp	r2, r3
 800479a:	d106      	bne.n	80047aa <HAL_ADC_ConfigChannel+0x2ca>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 800479c:	687b      	ldr	r3, [r7, #4]
 800479e:	681b      	ldr	r3, [r3, #0]
 80047a0:	2200      	movs	r2, #0
 80047a2:	2102      	movs	r1, #2
 80047a4:	4618      	mov	r0, r3
 80047a6:	f7ff fae1 	bl	8003d6c <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	2103      	movs	r1, #3
 80047b0:	4618      	mov	r0, r3
 80047b2:	f7ff fac7 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 80047b6:	4603      	mov	r3, r0
 80047b8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80047bc:	2b00      	cmp	r3, #0
 80047be:	d10a      	bne.n	80047d6 <HAL_ADC_ConfigChannel+0x2f6>
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	2103      	movs	r1, #3
 80047c6:	4618      	mov	r0, r3
 80047c8:	f7ff fabc 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 80047cc:	4603      	mov	r3, r0
 80047ce:	0e9b      	lsrs	r3, r3, #26
 80047d0:	f003 021f 	and.w	r2, r3, #31
 80047d4:	e010      	b.n	80047f8 <HAL_ADC_ConfigChannel+0x318>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	2103      	movs	r1, #3
 80047dc:	4618      	mov	r0, r3
 80047de:	f7ff fab1 	bl	8003d44 <LL_ADC_GetOffsetChannel>
 80047e2:	4603      	mov	r3, r0
 80047e4:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047e6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80047e8:	fa93 f3a3 	rbit	r3, r3
 80047ec:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 80047ee:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80047f0:	fab3 f383 	clz	r3, r3
 80047f4:	b2db      	uxtb	r3, r3
 80047f6:	461a      	mov	r2, r3
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004800:	2b00      	cmp	r3, #0
 8004802:	d105      	bne.n	8004810 <HAL_ADC_ConfigChannel+0x330>
 8004804:	683b      	ldr	r3, [r7, #0]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	0e9b      	lsrs	r3, r3, #26
 800480a:	f003 031f 	and.w	r3, r3, #31
 800480e:	e00a      	b.n	8004826 <HAL_ADC_ConfigChannel+0x346>
 8004810:	683b      	ldr	r3, [r7, #0]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004816:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004818:	fa93 f3a3 	rbit	r3, r3
 800481c:	647b      	str	r3, [r7, #68]	; 0x44
  return result;
 800481e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004820:	fab3 f383 	clz	r3, r3
 8004824:	b2db      	uxtb	r3, r3
 8004826:	429a      	cmp	r2, r3
 8004828:	d106      	bne.n	8004838 <HAL_ADC_ConfigChannel+0x358>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	2200      	movs	r2, #0
 8004830:	2103      	movs	r1, #3
 8004832:	4618      	mov	r0, r3
 8004834:	f7ff fa9a 	bl	8003d6c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	4618      	mov	r0, r3
 800483e:	f7ff fbab 	bl	8003f98 <LL_ADC_IsEnabled>
 8004842:	4603      	mov	r3, r0
 8004844:	2b00      	cmp	r3, #0
 8004846:	f040 810c 	bne.w	8004a62 <HAL_ADC_ConfigChannel+0x582>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6818      	ldr	r0, [r3, #0]
 800484e:	683b      	ldr	r3, [r7, #0]
 8004850:	6819      	ldr	r1, [r3, #0]
 8004852:	683b      	ldr	r3, [r7, #0]
 8004854:	68db      	ldr	r3, [r3, #12]
 8004856:	461a      	mov	r2, r3
 8004858:	f7ff fb04 	bl	8003e64 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 800485c:	683b      	ldr	r3, [r7, #0]
 800485e:	68db      	ldr	r3, [r3, #12]
 8004860:	4aa8      	ldr	r2, [pc, #672]	; (8004b04 <HAL_ADC_ConfigChannel+0x624>)
 8004862:	4293      	cmp	r3, r2
 8004864:	f040 80fd 	bne.w	8004a62 <HAL_ADC_ConfigChannel+0x582>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800486c:	683b      	ldr	r3, [r7, #0]
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004874:	2b00      	cmp	r3, #0
 8004876:	d10b      	bne.n	8004890 <HAL_ADC_ConfigChannel+0x3b0>
 8004878:	683b      	ldr	r3, [r7, #0]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	0e9b      	lsrs	r3, r3, #26
 800487e:	3301      	adds	r3, #1
 8004880:	f003 031f 	and.w	r3, r3, #31
 8004884:	2b09      	cmp	r3, #9
 8004886:	bf94      	ite	ls
 8004888:	2301      	movls	r3, #1
 800488a:	2300      	movhi	r3, #0
 800488c:	b2db      	uxtb	r3, r3
 800488e:	e012      	b.n	80048b6 <HAL_ADC_ConfigChannel+0x3d6>
 8004890:	683b      	ldr	r3, [r7, #0]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004896:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004898:	fa93 f3a3 	rbit	r3, r3
 800489c:	63fb      	str	r3, [r7, #60]	; 0x3c
  return result;
 800489e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80048a0:	fab3 f383 	clz	r3, r3
 80048a4:	b2db      	uxtb	r3, r3
 80048a6:	3301      	adds	r3, #1
 80048a8:	f003 031f 	and.w	r3, r3, #31
 80048ac:	2b09      	cmp	r3, #9
 80048ae:	bf94      	ite	ls
 80048b0:	2301      	movls	r3, #1
 80048b2:	2300      	movhi	r3, #0
 80048b4:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d064      	beq.n	8004984 <HAL_ADC_ConfigChannel+0x4a4>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80048ba:	683b      	ldr	r3, [r7, #0]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d107      	bne.n	80048d6 <HAL_ADC_ConfigChannel+0x3f6>
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	0e9b      	lsrs	r3, r3, #26
 80048cc:	3301      	adds	r3, #1
 80048ce:	069b      	lsls	r3, r3, #26
 80048d0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048d4:	e00e      	b.n	80048f4 <HAL_ADC_ConfigChannel+0x414>
 80048d6:	683b      	ldr	r3, [r7, #0]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048dc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80048de:	fa93 f3a3 	rbit	r3, r3
 80048e2:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 80048e4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80048e6:	fab3 f383 	clz	r3, r3
 80048ea:	b2db      	uxtb	r3, r3
 80048ec:	3301      	adds	r3, #1
 80048ee:	069b      	lsls	r3, r3, #26
 80048f0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d109      	bne.n	8004914 <HAL_ADC_ConfigChannel+0x434>
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	0e9b      	lsrs	r3, r3, #26
 8004906:	3301      	adds	r3, #1
 8004908:	f003 031f 	and.w	r3, r3, #31
 800490c:	2101      	movs	r1, #1
 800490e:	fa01 f303 	lsl.w	r3, r1, r3
 8004912:	e010      	b.n	8004936 <HAL_ADC_ConfigChannel+0x456>
 8004914:	683b      	ldr	r3, [r7, #0]
 8004916:	681b      	ldr	r3, [r3, #0]
 8004918:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800491a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800491c:	fa93 f3a3 	rbit	r3, r3
 8004920:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8004922:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004924:	fab3 f383 	clz	r3, r3
 8004928:	b2db      	uxtb	r3, r3
 800492a:	3301      	adds	r3, #1
 800492c:	f003 031f 	and.w	r3, r3, #31
 8004930:	2101      	movs	r1, #1
 8004932:	fa01 f303 	lsl.w	r3, r1, r3
 8004936:	ea42 0103 	orr.w	r1, r2, r3
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004942:	2b00      	cmp	r3, #0
 8004944:	d10a      	bne.n	800495c <HAL_ADC_ConfigChannel+0x47c>
 8004946:	683b      	ldr	r3, [r7, #0]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	0e9b      	lsrs	r3, r3, #26
 800494c:	3301      	adds	r3, #1
 800494e:	f003 021f 	and.w	r2, r3, #31
 8004952:	4613      	mov	r3, r2
 8004954:	005b      	lsls	r3, r3, #1
 8004956:	4413      	add	r3, r2
 8004958:	051b      	lsls	r3, r3, #20
 800495a:	e011      	b.n	8004980 <HAL_ADC_ConfigChannel+0x4a0>
 800495c:	683b      	ldr	r3, [r7, #0]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004964:	fa93 f3a3 	rbit	r3, r3
 8004968:	627b      	str	r3, [r7, #36]	; 0x24
  return result;
 800496a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800496c:	fab3 f383 	clz	r3, r3
 8004970:	b2db      	uxtb	r3, r3
 8004972:	3301      	adds	r3, #1
 8004974:	f003 021f 	and.w	r2, r3, #31
 8004978:	4613      	mov	r3, r2
 800497a:	005b      	lsls	r3, r3, #1
 800497c:	4413      	add	r3, r2
 800497e:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004980:	430b      	orrs	r3, r1
 8004982:	e069      	b.n	8004a58 <HAL_ADC_ConfigChannel+0x578>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004984:	683b      	ldr	r3, [r7, #0]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800498c:	2b00      	cmp	r3, #0
 800498e:	d107      	bne.n	80049a0 <HAL_ADC_ConfigChannel+0x4c0>
 8004990:	683b      	ldr	r3, [r7, #0]
 8004992:	681b      	ldr	r3, [r3, #0]
 8004994:	0e9b      	lsrs	r3, r3, #26
 8004996:	3301      	adds	r3, #1
 8004998:	069b      	lsls	r3, r3, #26
 800499a:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 800499e:	e00e      	b.n	80049be <HAL_ADC_ConfigChannel+0x4de>
 80049a0:	683b      	ldr	r3, [r7, #0]
 80049a2:	681b      	ldr	r3, [r3, #0]
 80049a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049a6:	6a3b      	ldr	r3, [r7, #32]
 80049a8:	fa93 f3a3 	rbit	r3, r3
 80049ac:	61fb      	str	r3, [r7, #28]
  return result;
 80049ae:	69fb      	ldr	r3, [r7, #28]
 80049b0:	fab3 f383 	clz	r3, r3
 80049b4:	b2db      	uxtb	r3, r3
 80049b6:	3301      	adds	r3, #1
 80049b8:	069b      	lsls	r3, r3, #26
 80049ba:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 80049be:	683b      	ldr	r3, [r7, #0]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80049c6:	2b00      	cmp	r3, #0
 80049c8:	d109      	bne.n	80049de <HAL_ADC_ConfigChannel+0x4fe>
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	0e9b      	lsrs	r3, r3, #26
 80049d0:	3301      	adds	r3, #1
 80049d2:	f003 031f 	and.w	r3, r3, #31
 80049d6:	2101      	movs	r1, #1
 80049d8:	fa01 f303 	lsl.w	r3, r1, r3
 80049dc:	e010      	b.n	8004a00 <HAL_ADC_ConfigChannel+0x520>
 80049de:	683b      	ldr	r3, [r7, #0]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80049e4:	69bb      	ldr	r3, [r7, #24]
 80049e6:	fa93 f3a3 	rbit	r3, r3
 80049ea:	617b      	str	r3, [r7, #20]
  return result;
 80049ec:	697b      	ldr	r3, [r7, #20]
 80049ee:	fab3 f383 	clz	r3, r3
 80049f2:	b2db      	uxtb	r3, r3
 80049f4:	3301      	adds	r3, #1
 80049f6:	f003 031f 	and.w	r3, r3, #31
 80049fa:	2101      	movs	r1, #1
 80049fc:	fa01 f303 	lsl.w	r3, r1, r3
 8004a00:	ea42 0103 	orr.w	r1, r2, r3
 8004a04:	683b      	ldr	r3, [r7, #0]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d10d      	bne.n	8004a2c <HAL_ADC_ConfigChannel+0x54c>
 8004a10:	683b      	ldr	r3, [r7, #0]
 8004a12:	681b      	ldr	r3, [r3, #0]
 8004a14:	0e9b      	lsrs	r3, r3, #26
 8004a16:	3301      	adds	r3, #1
 8004a18:	f003 021f 	and.w	r2, r3, #31
 8004a1c:	4613      	mov	r3, r2
 8004a1e:	005b      	lsls	r3, r3, #1
 8004a20:	4413      	add	r3, r2
 8004a22:	3b1e      	subs	r3, #30
 8004a24:	051b      	lsls	r3, r3, #20
 8004a26:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004a2a:	e014      	b.n	8004a56 <HAL_ADC_ConfigChannel+0x576>
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a32:	693b      	ldr	r3, [r7, #16]
 8004a34:	fa93 f3a3 	rbit	r3, r3
 8004a38:	60fb      	str	r3, [r7, #12]
  return result;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	fab3 f383 	clz	r3, r3
 8004a40:	b2db      	uxtb	r3, r3
 8004a42:	3301      	adds	r3, #1
 8004a44:	f003 021f 	and.w	r2, r3, #31
 8004a48:	4613      	mov	r3, r2
 8004a4a:	005b      	lsls	r3, r3, #1
 8004a4c:	4413      	add	r3, r2
 8004a4e:	3b1e      	subs	r3, #30
 8004a50:	051b      	lsls	r3, r3, #20
 8004a52:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004a56:	430b      	orrs	r3, r1
 8004a58:	683a      	ldr	r2, [r7, #0]
 8004a5a:	6892      	ldr	r2, [r2, #8]
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	f7ff f9d9 	bl	8003e14 <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8004a62:	683b      	ldr	r3, [r7, #0]
 8004a64:	681a      	ldr	r2, [r3, #0]
 8004a66:	4b28      	ldr	r3, [pc, #160]	; (8004b08 <HAL_ADC_ConfigChannel+0x628>)
 8004a68:	4013      	ands	r3, r2
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d07c      	beq.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a6e:	4827      	ldr	r0, [pc, #156]	; (8004b0c <HAL_ADC_ConfigChannel+0x62c>)
 8004a70:	f7ff f938 	bl	8003ce4 <LL_ADC_GetCommonPathInternalCh>
 8004a74:	f8c7 0084 	str.w	r0, [r7, #132]	; 0x84

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8004a78:	683b      	ldr	r3, [r7, #0]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	4a24      	ldr	r2, [pc, #144]	; (8004b10 <HAL_ADC_ConfigChannel+0x630>)
 8004a7e:	4293      	cmp	r3, r2
 8004a80:	d126      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x5f0>
 8004a82:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a86:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8004a8a:	2b00      	cmp	r3, #0
 8004a8c:	d120      	bne.n	8004ad0 <HAL_ADC_ConfigChannel+0x5f0>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	4a20      	ldr	r2, [pc, #128]	; (8004b14 <HAL_ADC_ConfigChannel+0x634>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d167      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004a98:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004a9c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	481a      	ldr	r0, [pc, #104]	; (8004b0c <HAL_ADC_ConfigChannel+0x62c>)
 8004aa4:	f7ff f90b 	bl	8003cbe <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8004aa8:	4b1b      	ldr	r3, [pc, #108]	; (8004b18 <HAL_ADC_ConfigChannel+0x638>)
 8004aaa:	681b      	ldr	r3, [r3, #0]
 8004aac:	099b      	lsrs	r3, r3, #6
 8004aae:	4a1b      	ldr	r2, [pc, #108]	; (8004b1c <HAL_ADC_ConfigChannel+0x63c>)
 8004ab0:	fba2 2303 	umull	r2, r3, r2, r3
 8004ab4:	099a      	lsrs	r2, r3, #6
 8004ab6:	4613      	mov	r3, r2
 8004ab8:	005b      	lsls	r3, r3, #1
 8004aba:	4413      	add	r3, r2
 8004abc:	009b      	lsls	r3, r3, #2
 8004abe:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004ac0:	e002      	b.n	8004ac8 <HAL_ADC_ConfigChannel+0x5e8>
          {
            wait_loop_index--;
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	3b01      	subs	r3, #1
 8004ac6:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8004ac8:	68bb      	ldr	r3, [r7, #8]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d1f9      	bne.n	8004ac2 <HAL_ADC_ConfigChannel+0x5e2>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8004ace:	e04b      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8004ad0:	683b      	ldr	r3, [r7, #0]
 8004ad2:	681b      	ldr	r3, [r3, #0]
 8004ad4:	4a12      	ldr	r2, [pc, #72]	; (8004b20 <HAL_ADC_ConfigChannel+0x640>)
 8004ad6:	4293      	cmp	r3, r2
 8004ad8:	d124      	bne.n	8004b24 <HAL_ADC_ConfigChannel+0x644>
 8004ada:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004ade:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004ae2:	2b00      	cmp	r3, #0
 8004ae4:	d11e      	bne.n	8004b24 <HAL_ADC_ConfigChannel+0x644>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a0a      	ldr	r2, [pc, #40]	; (8004b14 <HAL_ADC_ConfigChannel+0x634>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d13b      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004af0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004af4:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8004af8:	4619      	mov	r1, r3
 8004afa:	4804      	ldr	r0, [pc, #16]	; (8004b0c <HAL_ADC_ConfigChannel+0x62c>)
 8004afc:	f7ff f8df 	bl	8003cbe <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8004b00:	e032      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
 8004b02:	bf00      	nop
 8004b04:	407f0000 	.word	0x407f0000
 8004b08:	80080000 	.word	0x80080000
 8004b0c:	50040300 	.word	0x50040300
 8004b10:	c7520000 	.word	0xc7520000
 8004b14:	50040000 	.word	0x50040000
 8004b18:	20000200 	.word	0x20000200
 8004b1c:	053e2d63 	.word	0x053e2d63
 8004b20:	cb840000 	.word	0xcb840000
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8004b24:	683b      	ldr	r3, [r7, #0]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	4a14      	ldr	r2, [pc, #80]	; (8004b7c <HAL_ADC_ConfigChannel+0x69c>)
 8004b2a:	4293      	cmp	r3, r2
 8004b2c:	d11c      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8004b2e:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b32:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b36:	2b00      	cmp	r3, #0
 8004b38:	d116      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8004b3a:	687b      	ldr	r3, [r7, #4]
 8004b3c:	681b      	ldr	r3, [r3, #0]
 8004b3e:	4a10      	ldr	r2, [pc, #64]	; (8004b80 <HAL_ADC_ConfigChannel+0x6a0>)
 8004b40:	4293      	cmp	r3, r2
 8004b42:	d111      	bne.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8004b44:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004b48:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8004b4c:	4619      	mov	r1, r3
 8004b4e:	480d      	ldr	r0, [pc, #52]	; (8004b84 <HAL_ADC_ConfigChannel+0x6a4>)
 8004b50:	f7ff f8b5 	bl	8003cbe <LL_ADC_SetCommonPathInternalCh>
 8004b54:	e008      	b.n	8004b68 <HAL_ADC_ConfigChannel+0x688>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b5a:	f043 0220 	orr.w	r2, r3, #32
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8004b62:	2301      	movs	r3, #1
 8004b64:	f887 3097 	strb.w	r3, [r7, #151]	; 0x97
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8004b70:	f897 3097 	ldrb.w	r3, [r7, #151]	; 0x97
}
 8004b74:	4618      	mov	r0, r3
 8004b76:	3798      	adds	r7, #152	; 0x98
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	bd80      	pop	{r7, pc}
 8004b7c:	80000001 	.word	0x80000001
 8004b80:	50040000 	.word	0x50040000
 8004b84:	50040300 	.word	0x50040300

08004b88 <ADC_ConversionStop>:
  *            @arg @ref ADC_INJECTED_GROUP          ADC injected conversion type.
  *            @arg @ref ADC_REGULAR_INJECTED_GROUP  ADC regular and injected conversion type.
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc, uint32_t ConversionGroup)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	b088      	sub	sp, #32
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t Conversion_Timeout_CPU_cycles = 0UL;
 8004b92:	2300      	movs	r3, #0
 8004b94:	61fb      	str	r3, [r7, #28]
  uint32_t conversion_group_reassigned = ConversionGroup;
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CONVERSION_GROUP(ConversionGroup));

  /* Verification if ADC is not already stopped (on regular and injected      */
  /* groups) to bypass this function if not needed.                           */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	f7ff fa48 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 8004ba4:	6138      	str	r0, [r7, #16]
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ba6:	687b      	ldr	r3, [r7, #4]
 8004ba8:	681b      	ldr	r3, [r3, #0]
 8004baa:	4618      	mov	r0, r3
 8004bac:	f7ff fa69 	bl	8004082 <LL_ADC_INJ_IsConversionOngoing>
 8004bb0:	60f8      	str	r0, [r7, #12]
  if ((tmp_adc_is_conversion_on_going_regular != 0UL)
 8004bb2:	693b      	ldr	r3, [r7, #16]
 8004bb4:	2b00      	cmp	r3, #0
 8004bb6:	d103      	bne.n	8004bc0 <ADC_ConversionStop+0x38>
      || (tmp_adc_is_conversion_on_going_injected != 0UL)
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	2b00      	cmp	r3, #0
 8004bbc:	f000 8090 	beq.w	8004ce0 <ADC_ConversionStop+0x158>
    /* auto-delay mode.                                                       */
    /* In auto-injection mode, regular group stop ADC_CR_ADSTP is used (not   */
    /* injected group stop ADC_CR_JADSTP).                                    */
    /* Procedure to be followed: Wait until JEOS=1, clear JEOS, set ADSTP=1   */
    /* (see reference manual).                                                */
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	681b      	ldr	r3, [r3, #0]
 8004bc4:	68db      	ldr	r3, [r3, #12]
 8004bc6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004bca:	2b00      	cmp	r3, #0
 8004bcc:	d02a      	beq.n	8004c24 <ADC_ConversionStop+0x9c>
        && (hadc->Init.ContinuousConvMode == ENABLE)
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	7e5b      	ldrb	r3, [r3, #25]
 8004bd2:	2b01      	cmp	r3, #1
 8004bd4:	d126      	bne.n	8004c24 <ADC_ConversionStop+0x9c>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	7e1b      	ldrb	r3, [r3, #24]
 8004bda:	2b01      	cmp	r3, #1
 8004bdc:	d122      	bne.n	8004c24 <ADC_ConversionStop+0x9c>
       )
    {
      /* Use stop of regular group */
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 8004bde:	2301      	movs	r3, #1
 8004be0:	61bb      	str	r3, [r7, #24]

      /* Wait until JEOS=1 (maximum Timeout: 4 injected conversions) */
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004be2:	e014      	b.n	8004c0e <ADC_ConversionStop+0x86>
      {
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8004be4:	69fb      	ldr	r3, [r7, #28]
 8004be6:	4a41      	ldr	r2, [pc, #260]	; (8004cec <ADC_ConversionStop+0x164>)
 8004be8:	4293      	cmp	r3, r2
 8004bea:	d90d      	bls.n	8004c08 <ADC_ConversionStop+0x80>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bf0:	f043 0210 	orr.w	r2, r3, #16
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	655a      	str	r2, [r3, #84]	; 0x54

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004bfc:	f043 0201 	orr.w	r2, r3, #1
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	659a      	str	r2, [r3, #88]	; 0x58

          return HAL_ERROR;
 8004c04:	2301      	movs	r3, #1
 8004c06:	e06c      	b.n	8004ce2 <ADC_ConversionStop+0x15a>
        }
        Conversion_Timeout_CPU_cycles ++;
 8004c08:	69fb      	ldr	r3, [r7, #28]
 8004c0a:	3301      	adds	r3, #1
 8004c0c:	61fb      	str	r3, [r7, #28]
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681b      	ldr	r3, [r3, #0]
 8004c14:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c18:	2b40      	cmp	r3, #64	; 0x40
 8004c1a:	d1e3      	bne.n	8004be4 <ADC_ConversionStop+0x5c>
      }

      /* Clear JEOS */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2240      	movs	r2, #64	; 0x40
 8004c22:	601a      	str	r2, [r3, #0]
    }

    /* Stop potential conversion on going on ADC group regular */
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 8004c24:	69bb      	ldr	r3, [r7, #24]
 8004c26:	2b02      	cmp	r3, #2
 8004c28:	d014      	beq.n	8004c54 <ADC_ConversionStop+0xcc>
    {
      /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	4618      	mov	r0, r3
 8004c30:	f7ff fa00 	bl	8004034 <LL_ADC_REG_IsConversionOngoing>
 8004c34:	4603      	mov	r3, r0
 8004c36:	2b00      	cmp	r3, #0
 8004c38:	d00c      	beq.n	8004c54 <ADC_ConversionStop+0xcc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004c3a:	687b      	ldr	r3, [r7, #4]
 8004c3c:	681b      	ldr	r3, [r3, #0]
 8004c3e:	4618      	mov	r0, r3
 8004c40:	f7ff f9bd 	bl	8003fbe <LL_ADC_IsDisableOngoing>
 8004c44:	4603      	mov	r3, r0
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d104      	bne.n	8004c54 <ADC_ConversionStop+0xcc>
        {
          /* Stop ADC group regular conversion */
          LL_ADC_REG_StopConversion(hadc->Instance);
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	681b      	ldr	r3, [r3, #0]
 8004c4e:	4618      	mov	r0, r3
 8004c50:	f7ff f9dc 	bl	800400c <LL_ADC_REG_StopConversion>
        }
      }
    }

    /* Stop potential conversion on going on ADC group injected */
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 8004c54:	69bb      	ldr	r3, [r7, #24]
 8004c56:	2b01      	cmp	r3, #1
 8004c58:	d014      	beq.n	8004c84 <ADC_ConversionStop+0xfc>
    {
      /* Software is allowed to set JADSTP only when JADSTART=1 and ADDIS=0 */
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	4618      	mov	r0, r3
 8004c60:	f7ff fa0f 	bl	8004082 <LL_ADC_INJ_IsConversionOngoing>
 8004c64:	4603      	mov	r3, r0
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00c      	beq.n	8004c84 <ADC_ConversionStop+0xfc>
      {
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8004c6a:	687b      	ldr	r3, [r7, #4]
 8004c6c:	681b      	ldr	r3, [r3, #0]
 8004c6e:	4618      	mov	r0, r3
 8004c70:	f7ff f9a5 	bl	8003fbe <LL_ADC_IsDisableOngoing>
 8004c74:	4603      	mov	r3, r0
 8004c76:	2b00      	cmp	r3, #0
 8004c78:	d104      	bne.n	8004c84 <ADC_ConversionStop+0xfc>
        {
          /* Stop ADC group injected conversion */
          LL_ADC_INJ_StopConversion(hadc->Instance);
 8004c7a:	687b      	ldr	r3, [r7, #4]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	4618      	mov	r0, r3
 8004c80:	f7ff f9eb 	bl	800405a <LL_ADC_INJ_StopConversion>
        }
      }
    }

    /* Selection of start and stop bits with respect to the regular or injected group */
    switch (conversion_group_reassigned)
 8004c84:	69bb      	ldr	r3, [r7, #24]
 8004c86:	2b02      	cmp	r3, #2
 8004c88:	d004      	beq.n	8004c94 <ADC_ConversionStop+0x10c>
 8004c8a:	2b03      	cmp	r3, #3
 8004c8c:	d105      	bne.n	8004c9a <ADC_ConversionStop+0x112>
    {
      case ADC_REGULAR_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 8004c8e:	230c      	movs	r3, #12
 8004c90:	617b      	str	r3, [r7, #20]
        break;
 8004c92:	e005      	b.n	8004ca0 <ADC_ConversionStop+0x118>
      case ADC_INJECTED_GROUP:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_JADSTART;
 8004c94:	2308      	movs	r3, #8
 8004c96:	617b      	str	r3, [r7, #20]
        break;
 8004c98:	e002      	b.n	8004ca0 <ADC_ConversionStop+0x118>
      /* Case ADC_REGULAR_GROUP only*/
      default:
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8004c9a:	2304      	movs	r3, #4
 8004c9c:	617b      	str	r3, [r7, #20]
        break;
 8004c9e:	bf00      	nop
    }

    /* Wait for conversion effectively stopped */
    tickstart = HAL_GetTick();
 8004ca0:	f7fe ffcc 	bl	8003c3c <HAL_GetTick>
 8004ca4:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004ca6:	e014      	b.n	8004cd2 <ADC_ConversionStop+0x14a>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8004ca8:	f7fe ffc8 	bl	8003c3c <HAL_GetTick>
 8004cac:	4602      	mov	r2, r0
 8004cae:	68bb      	ldr	r3, [r7, #8]
 8004cb0:	1ad3      	subs	r3, r2, r3
 8004cb2:	2b05      	cmp	r3, #5
 8004cb4:	d90d      	bls.n	8004cd2 <ADC_ConversionStop+0x14a>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004cba:	f043 0210 	orr.w	r2, r3, #16
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004cc6:	f043 0201 	orr.w	r2, r3, #1
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	e007      	b.n	8004ce2 <ADC_ConversionStop+0x15a>
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	689a      	ldr	r2, [r3, #8]
 8004cd8:	697b      	ldr	r3, [r7, #20]
 8004cda:	4013      	ands	r3, r2
 8004cdc:	2b00      	cmp	r3, #0
 8004cde:	d1e3      	bne.n	8004ca8 <ADC_ConversionStop+0x120>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8004ce0:	2300      	movs	r3, #0
}
 8004ce2:	4618      	mov	r0, r3
 8004ce4:	3720      	adds	r7, #32
 8004ce6:	46bd      	mov	sp, r7
 8004ce8:	bd80      	pop	{r7, pc}
 8004cea:	bf00      	nop
 8004cec:	a33fffff 	.word	0xa33fffff

08004cf0 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8004cf0:	b580      	push	{r7, lr}
 8004cf2:	b084      	sub	sp, #16
 8004cf4:	af00      	add	r7, sp, #0
 8004cf6:	6078      	str	r0, [r7, #4]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	4618      	mov	r0, r3
 8004cfe:	f7ff f94b 	bl	8003f98 <LL_ADC_IsEnabled>
 8004d02:	4603      	mov	r3, r0
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d146      	bne.n	8004d96 <ADC_Enable+0xa6>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	681b      	ldr	r3, [r3, #0]
 8004d0c:	689a      	ldr	r2, [r3, #8]
 8004d0e:	4b24      	ldr	r3, [pc, #144]	; (8004da0 <ADC_Enable+0xb0>)
 8004d10:	4013      	ands	r3, r2
 8004d12:	2b00      	cmp	r3, #0
 8004d14:	d00d      	beq.n	8004d32 <ADC_Enable+0x42>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d1a:	f043 0210 	orr.w	r2, r3, #16
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	655a      	str	r2, [r3, #84]	; 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d26:	f043 0201 	orr.w	r2, r3, #1
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8004d2e:	2301      	movs	r3, #1
 8004d30:	e032      	b.n	8004d98 <ADC_Enable+0xa8>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	681b      	ldr	r3, [r3, #0]
 8004d36:	4618      	mov	r0, r3
 8004d38:	f7ff f906 	bl	8003f48 <LL_ADC_Enable>

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 8004d3c:	f7fe ff7e 	bl	8003c3c <HAL_GetTick>
 8004d40:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d42:	e021      	b.n	8004d88 <ADC_Enable+0x98>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	681b      	ldr	r3, [r3, #0]
 8004d48:	4618      	mov	r0, r3
 8004d4a:	f7ff f925 	bl	8003f98 <LL_ADC_IsEnabled>
 8004d4e:	4603      	mov	r3, r0
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d104      	bne.n	8004d5e <ADC_Enable+0x6e>
      {
        LL_ADC_Enable(hadc->Instance);
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	681b      	ldr	r3, [r3, #0]
 8004d58:	4618      	mov	r0, r3
 8004d5a:	f7ff f8f5 	bl	8003f48 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8004d5e:	f7fe ff6d 	bl	8003c3c <HAL_GetTick>
 8004d62:	4602      	mov	r2, r0
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	1ad3      	subs	r3, r2, r3
 8004d68:	2b02      	cmp	r3, #2
 8004d6a:	d90d      	bls.n	8004d88 <ADC_Enable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004d70:	f043 0210 	orr.w	r2, r3, #16
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d7c:	f043 0201 	orr.w	r2, r3, #1
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004d84:	2301      	movs	r3, #1
 8004d86:	e007      	b.n	8004d98 <ADC_Enable+0xa8>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f003 0301 	and.w	r3, r3, #1
 8004d92:	2b01      	cmp	r3, #1
 8004d94:	d1d6      	bne.n	8004d44 <ADC_Enable+0x54>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004d96:	2300      	movs	r3, #0
}
 8004d98:	4618      	mov	r0, r3
 8004d9a:	3710      	adds	r7, #16
 8004d9c:	46bd      	mov	sp, r7
 8004d9e:	bd80      	pop	{r7, pc}
 8004da0:	8000003f 	.word	0x8000003f

08004da4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	4618      	mov	r0, r3
 8004db2:	f7ff f904 	bl	8003fbe <LL_ADC_IsDisableOngoing>
 8004db6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	4618      	mov	r0, r3
 8004dbe:	f7ff f8eb 	bl	8003f98 <LL_ADC_IsEnabled>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d040      	beq.n	8004e4a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	d13d      	bne.n	8004e4a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	681b      	ldr	r3, [r3, #0]
 8004dd2:	689b      	ldr	r3, [r3, #8]
 8004dd4:	f003 030d 	and.w	r3, r3, #13
 8004dd8:	2b01      	cmp	r3, #1
 8004dda:	d10c      	bne.n	8004df6 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	4618      	mov	r0, r3
 8004de2:	f7ff f8c5 	bl	8003f70 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	2203      	movs	r2, #3
 8004dec:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8004dee:	f7fe ff25 	bl	8003c3c <HAL_GetTick>
 8004df2:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004df4:	e022      	b.n	8004e3c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004dfa:	f043 0210 	orr.w	r2, r3, #16
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	655a      	str	r2, [r3, #84]	; 0x54
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e06:	f043 0201 	orr.w	r2, r3, #1
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	659a      	str	r2, [r3, #88]	; 0x58
      return HAL_ERROR;
 8004e0e:	2301      	movs	r3, #1
 8004e10:	e01c      	b.n	8004e4c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8004e12:	f7fe ff13 	bl	8003c3c <HAL_GetTick>
 8004e16:	4602      	mov	r2, r0
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	1ad3      	subs	r3, r2, r3
 8004e1c:	2b02      	cmp	r3, #2
 8004e1e:	d90d      	bls.n	8004e3c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e24:	f043 0210 	orr.w	r2, r3, #16
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	655a      	str	r2, [r3, #84]	; 0x54

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004e30:	f043 0201 	orr.w	r2, r3, #1
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	659a      	str	r2, [r3, #88]	; 0x58

        return HAL_ERROR;
 8004e38:	2301      	movs	r3, #1
 8004e3a:	e007      	b.n	8004e4c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	689b      	ldr	r3, [r3, #8]
 8004e42:	f003 0301 	and.w	r3, r3, #1
 8004e46:	2b00      	cmp	r3, #0
 8004e48:	d1e3      	bne.n	8004e12 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8004e4a:	2300      	movs	r3, #0
}
 8004e4c:	4618      	mov	r0, r3
 8004e4e:	3710      	adds	r7, #16
 8004e50:	46bd      	mov	sp, r7
 8004e52:	bd80      	pop	{r7, pc}

08004e54 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8004e54:	b580      	push	{r7, lr}
 8004e56:	b084      	sub	sp, #16
 8004e58:	af00      	add	r7, sp, #0
 8004e5a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004e60:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004e62:	68fb      	ldr	r3, [r7, #12]
 8004e64:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e66:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d14b      	bne.n	8004f06 <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004e72:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	655a      	str	r2, [r3, #84]	; 0x54

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	f003 0308 	and.w	r3, r3, #8
 8004e84:	2b00      	cmp	r3, #0
 8004e86:	d021      	beq.n	8004ecc <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	4618      	mov	r0, r3
 8004e8e:	f7fe ff85 	bl	8003d9c <LL_ADC_REG_IsTriggerSourceSWStart>
 8004e92:	4603      	mov	r3, r0
 8004e94:	2b00      	cmp	r3, #0
 8004e96:	d032      	beq.n	8004efe <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	68db      	ldr	r3, [r3, #12]
 8004e9e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004ea2:	2b00      	cmp	r3, #0
 8004ea4:	d12b      	bne.n	8004efe <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eaa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	655a      	str	r2, [r3, #84]	; 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004eb2:	68fb      	ldr	r3, [r7, #12]
 8004eb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eb6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eba:	2b00      	cmp	r3, #0
 8004ebc:	d11f      	bne.n	8004efe <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ebe:	68fb      	ldr	r3, [r7, #12]
 8004ec0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ec2:	f043 0201 	orr.w	r2, r3, #1
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	655a      	str	r2, [r3, #84]	; 0x54
 8004eca:	e018      	b.n	8004efe <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	f003 0302 	and.w	r3, r3, #2
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d111      	bne.n	8004efe <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004eda:	68fb      	ldr	r3, [r7, #12]
 8004edc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ede:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004ee2:	68fb      	ldr	r3, [r7, #12]
 8004ee4:	655a      	str	r2, [r3, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004ee6:	68fb      	ldr	r3, [r7, #12]
 8004ee8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004eea:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d105      	bne.n	8004efe <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ef6:	f043 0201 	orr.w	r2, r3, #1
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	655a      	str	r2, [r3, #84]	; 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8004efe:	68f8      	ldr	r0, [r7, #12]
 8004f00:	f7ff fad0 	bl	80044a4 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8004f04:	e00e      	b.n	8004f24 <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004f06:	68fb      	ldr	r3, [r7, #12]
 8004f08:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f0a:	f003 0310 	and.w	r3, r3, #16
 8004f0e:	2b00      	cmp	r3, #0
 8004f10:	d003      	beq.n	8004f1a <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 8004f12:	68f8      	ldr	r0, [r7, #12]
 8004f14:	f7ff fada 	bl	80044cc <HAL_ADC_ErrorCallback>
}
 8004f18:	e004      	b.n	8004f24 <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004f1e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	4798      	blx	r3
}
 8004f24:	bf00      	nop
 8004f26:	3710      	adds	r7, #16
 8004f28:	46bd      	mov	sp, r7
 8004f2a:	bd80      	pop	{r7, pc}

08004f2c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004f2c:	b580      	push	{r7, lr}
 8004f2e:	b084      	sub	sp, #16
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f34:	687b      	ldr	r3, [r7, #4]
 8004f36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f38:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004f3a:	68f8      	ldr	r0, [r7, #12]
 8004f3c:	f7ff fabc 	bl	80044b8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f40:	bf00      	nop
 8004f42:	3710      	adds	r7, #16
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}

08004f48 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8004f48:	b580      	push	{r7, lr}
 8004f4a:	b084      	sub	sp, #16
 8004f4c:	af00      	add	r7, sp, #0
 8004f4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f54:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004f5a:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004f66:	f043 0204 	orr.w	r2, r3, #4
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f7ff faac 	bl	80044cc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004f74:	bf00      	nop
 8004f76:	3710      	adds	r7, #16
 8004f78:	46bd      	mov	sp, r7
 8004f7a:	bd80      	pop	{r7, pc}

08004f7c <__NVIC_SetPriorityGrouping>:
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	f003 0307 	and.w	r3, r3, #7
 8004f8a:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004f8c:	4b0c      	ldr	r3, [pc, #48]	; (8004fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8004f8e:	68db      	ldr	r3, [r3, #12]
 8004f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004f92:	68ba      	ldr	r2, [r7, #8]
 8004f94:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004f98:	4013      	ands	r3, r2
 8004f9a:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004fa0:	68bb      	ldr	r3, [r7, #8]
 8004fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004fa4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004fa8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004fae:	4a04      	ldr	r2, [pc, #16]	; (8004fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8004fb0:	68bb      	ldr	r3, [r7, #8]
 8004fb2:	60d3      	str	r3, [r2, #12]
}
 8004fb4:	bf00      	nop
 8004fb6:	3714      	adds	r7, #20
 8004fb8:	46bd      	mov	sp, r7
 8004fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fbe:	4770      	bx	lr
 8004fc0:	e000ed00 	.word	0xe000ed00

08004fc4 <__NVIC_GetPriorityGrouping>:
{
 8004fc4:	b480      	push	{r7}
 8004fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004fc8:	4b04      	ldr	r3, [pc, #16]	; (8004fdc <__NVIC_GetPriorityGrouping+0x18>)
 8004fca:	68db      	ldr	r3, [r3, #12]
 8004fcc:	0a1b      	lsrs	r3, r3, #8
 8004fce:	f003 0307 	and.w	r3, r3, #7
}
 8004fd2:	4618      	mov	r0, r3
 8004fd4:	46bd      	mov	sp, r7
 8004fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fda:	4770      	bx	lr
 8004fdc:	e000ed00 	.word	0xe000ed00

08004fe0 <__NVIC_EnableIRQ>:
{
 8004fe0:	b480      	push	{r7}
 8004fe2:	b083      	sub	sp, #12
 8004fe4:	af00      	add	r7, sp, #0
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004fee:	2b00      	cmp	r3, #0
 8004ff0:	db0b      	blt.n	800500a <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004ff2:	79fb      	ldrb	r3, [r7, #7]
 8004ff4:	f003 021f 	and.w	r2, r3, #31
 8004ff8:	4907      	ldr	r1, [pc, #28]	; (8005018 <__NVIC_EnableIRQ+0x38>)
 8004ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004ffe:	095b      	lsrs	r3, r3, #5
 8005000:	2001      	movs	r0, #1
 8005002:	fa00 f202 	lsl.w	r2, r0, r2
 8005006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800500a:	bf00      	nop
 800500c:	370c      	adds	r7, #12
 800500e:	46bd      	mov	sp, r7
 8005010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005014:	4770      	bx	lr
 8005016:	bf00      	nop
 8005018:	e000e100 	.word	0xe000e100

0800501c <__NVIC_SetPriority>:
{
 800501c:	b480      	push	{r7}
 800501e:	b083      	sub	sp, #12
 8005020:	af00      	add	r7, sp, #0
 8005022:	4603      	mov	r3, r0
 8005024:	6039      	str	r1, [r7, #0]
 8005026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8005028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800502c:	2b00      	cmp	r3, #0
 800502e:	db0a      	blt.n	8005046 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005030:	683b      	ldr	r3, [r7, #0]
 8005032:	b2da      	uxtb	r2, r3
 8005034:	490c      	ldr	r1, [pc, #48]	; (8005068 <__NVIC_SetPriority+0x4c>)
 8005036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800503a:	0112      	lsls	r2, r2, #4
 800503c:	b2d2      	uxtb	r2, r2
 800503e:	440b      	add	r3, r1
 8005040:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8005044:	e00a      	b.n	800505c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	b2da      	uxtb	r2, r3
 800504a:	4908      	ldr	r1, [pc, #32]	; (800506c <__NVIC_SetPriority+0x50>)
 800504c:	79fb      	ldrb	r3, [r7, #7]
 800504e:	f003 030f 	and.w	r3, r3, #15
 8005052:	3b04      	subs	r3, #4
 8005054:	0112      	lsls	r2, r2, #4
 8005056:	b2d2      	uxtb	r2, r2
 8005058:	440b      	add	r3, r1
 800505a:	761a      	strb	r2, [r3, #24]
}
 800505c:	bf00      	nop
 800505e:	370c      	adds	r7, #12
 8005060:	46bd      	mov	sp, r7
 8005062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005066:	4770      	bx	lr
 8005068:	e000e100 	.word	0xe000e100
 800506c:	e000ed00 	.word	0xe000ed00

08005070 <NVIC_EncodePriority>:
{
 8005070:	b480      	push	{r7}
 8005072:	b089      	sub	sp, #36	; 0x24
 8005074:	af00      	add	r7, sp, #0
 8005076:	60f8      	str	r0, [r7, #12]
 8005078:	60b9      	str	r1, [r7, #8]
 800507a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	f003 0307 	and.w	r3, r3, #7
 8005082:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005084:	69fb      	ldr	r3, [r7, #28]
 8005086:	f1c3 0307 	rsb	r3, r3, #7
 800508a:	2b04      	cmp	r3, #4
 800508c:	bf28      	it	cs
 800508e:	2304      	movcs	r3, #4
 8005090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	3304      	adds	r3, #4
 8005096:	2b06      	cmp	r3, #6
 8005098:	d902      	bls.n	80050a0 <NVIC_EncodePriority+0x30>
 800509a:	69fb      	ldr	r3, [r7, #28]
 800509c:	3b03      	subs	r3, #3
 800509e:	e000      	b.n	80050a2 <NVIC_EncodePriority+0x32>
 80050a0:	2300      	movs	r3, #0
 80050a2:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050a4:	f04f 32ff 	mov.w	r2, #4294967295
 80050a8:	69bb      	ldr	r3, [r7, #24]
 80050aa:	fa02 f303 	lsl.w	r3, r2, r3
 80050ae:	43da      	mvns	r2, r3
 80050b0:	68bb      	ldr	r3, [r7, #8]
 80050b2:	401a      	ands	r2, r3
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80050b8:	f04f 31ff 	mov.w	r1, #4294967295
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	fa01 f303 	lsl.w	r3, r1, r3
 80050c2:	43d9      	mvns	r1, r3
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80050c8:	4313      	orrs	r3, r2
}
 80050ca:	4618      	mov	r0, r3
 80050cc:	3724      	adds	r7, #36	; 0x24
 80050ce:	46bd      	mov	sp, r7
 80050d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050d4:	4770      	bx	lr
	...

080050d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80050d8:	b580      	push	{r7, lr}
 80050da:	b082      	sub	sp, #8
 80050dc:	af00      	add	r7, sp, #0
 80050de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	3b01      	subs	r3, #1
 80050e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80050e8:	d301      	bcc.n	80050ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80050ea:	2301      	movs	r3, #1
 80050ec:	e00f      	b.n	800510e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80050ee:	4a0a      	ldr	r2, [pc, #40]	; (8005118 <SysTick_Config+0x40>)
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	3b01      	subs	r3, #1
 80050f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80050f6:	210f      	movs	r1, #15
 80050f8:	f04f 30ff 	mov.w	r0, #4294967295
 80050fc:	f7ff ff8e 	bl	800501c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005100:	4b05      	ldr	r3, [pc, #20]	; (8005118 <SysTick_Config+0x40>)
 8005102:	2200      	movs	r2, #0
 8005104:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005106:	4b04      	ldr	r3, [pc, #16]	; (8005118 <SysTick_Config+0x40>)
 8005108:	2207      	movs	r2, #7
 800510a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800510c:	2300      	movs	r3, #0
}
 800510e:	4618      	mov	r0, r3
 8005110:	3708      	adds	r7, #8
 8005112:	46bd      	mov	sp, r7
 8005114:	bd80      	pop	{r7, pc}
 8005116:	bf00      	nop
 8005118:	e000e010 	.word	0xe000e010

0800511c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800511c:	b580      	push	{r7, lr}
 800511e:	b082      	sub	sp, #8
 8005120:	af00      	add	r7, sp, #0
 8005122:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8005124:	6878      	ldr	r0, [r7, #4]
 8005126:	f7ff ff29 	bl	8004f7c <__NVIC_SetPriorityGrouping>
}
 800512a:	bf00      	nop
 800512c:	3708      	adds	r7, #8
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}

08005132 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005132:	b580      	push	{r7, lr}
 8005134:	b086      	sub	sp, #24
 8005136:	af00      	add	r7, sp, #0
 8005138:	4603      	mov	r3, r0
 800513a:	60b9      	str	r1, [r7, #8]
 800513c:	607a      	str	r2, [r7, #4]
 800513e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8005140:	2300      	movs	r3, #0
 8005142:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8005144:	f7ff ff3e 	bl	8004fc4 <__NVIC_GetPriorityGrouping>
 8005148:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800514a:	687a      	ldr	r2, [r7, #4]
 800514c:	68b9      	ldr	r1, [r7, #8]
 800514e:	6978      	ldr	r0, [r7, #20]
 8005150:	f7ff ff8e 	bl	8005070 <NVIC_EncodePriority>
 8005154:	4602      	mov	r2, r0
 8005156:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800515a:	4611      	mov	r1, r2
 800515c:	4618      	mov	r0, r3
 800515e:	f7ff ff5d 	bl	800501c <__NVIC_SetPriority>
}
 8005162:	bf00      	nop
 8005164:	3718      	adds	r7, #24
 8005166:	46bd      	mov	sp, r7
 8005168:	bd80      	pop	{r7, pc}

0800516a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800516a:	b580      	push	{r7, lr}
 800516c:	b082      	sub	sp, #8
 800516e:	af00      	add	r7, sp, #0
 8005170:	4603      	mov	r3, r0
 8005172:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8005174:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8005178:	4618      	mov	r0, r3
 800517a:	f7ff ff31 	bl	8004fe0 <__NVIC_EnableIRQ>
}
 800517e:	bf00      	nop
 8005180:	3708      	adds	r7, #8
 8005182:	46bd      	mov	sp, r7
 8005184:	bd80      	pop	{r7, pc}

08005186 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8005186:	b580      	push	{r7, lr}
 8005188:	b082      	sub	sp, #8
 800518a:	af00      	add	r7, sp, #0
 800518c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f7ff ffa2 	bl	80050d8 <SysTick_Config>
 8005194:	4603      	mov	r3, r0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3708      	adds	r7, #8
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
	...

080051a0 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80051a0:	b480      	push	{r7}
 80051a2:	b085      	sub	sp, #20
 80051a4:	af00      	add	r7, sp, #0
 80051a6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80051a8:	687b      	ldr	r3, [r7, #4]
 80051aa:	2b00      	cmp	r3, #0
 80051ac:	d101      	bne.n	80051b2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80051ae:	2301      	movs	r3, #1
 80051b0:	e098      	b.n	80052e4 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	681b      	ldr	r3, [r3, #0]
 80051b6:	461a      	mov	r2, r3
 80051b8:	4b4d      	ldr	r3, [pc, #308]	; (80052f0 <HAL_DMA_Init+0x150>)
 80051ba:	429a      	cmp	r2, r3
 80051bc:	d80f      	bhi.n	80051de <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80051be:	687b      	ldr	r3, [r7, #4]
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	461a      	mov	r2, r3
 80051c4:	4b4b      	ldr	r3, [pc, #300]	; (80052f4 <HAL_DMA_Init+0x154>)
 80051c6:	4413      	add	r3, r2
 80051c8:	4a4b      	ldr	r2, [pc, #300]	; (80052f8 <HAL_DMA_Init+0x158>)
 80051ca:	fba2 2303 	umull	r2, r3, r2, r3
 80051ce:	091b      	lsrs	r3, r3, #4
 80051d0:	009a      	lsls	r2, r3, #2
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80051d6:	687b      	ldr	r3, [r7, #4]
 80051d8:	4a48      	ldr	r2, [pc, #288]	; (80052fc <HAL_DMA_Init+0x15c>)
 80051da:	641a      	str	r2, [r3, #64]	; 0x40
 80051dc:	e00e      	b.n	80051fc <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	461a      	mov	r2, r3
 80051e4:	4b46      	ldr	r3, [pc, #280]	; (8005300 <HAL_DMA_Init+0x160>)
 80051e6:	4413      	add	r3, r2
 80051e8:	4a43      	ldr	r2, [pc, #268]	; (80052f8 <HAL_DMA_Init+0x158>)
 80051ea:	fba2 2303 	umull	r2, r3, r2, r3
 80051ee:	091b      	lsrs	r3, r3, #4
 80051f0:	009a      	lsls	r2, r3, #2
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a42      	ldr	r2, [pc, #264]	; (8005304 <HAL_DMA_Init+0x164>)
 80051fa:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2202      	movs	r2, #2
 8005200:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8005212:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005216:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8005220:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005222:	687b      	ldr	r3, [r7, #4]
 8005224:	691b      	ldr	r3, [r3, #16]
 8005226:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800522c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	699b      	ldr	r3, [r3, #24]
 8005232:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005238:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800523a:	687b      	ldr	r3, [r7, #4]
 800523c:	6a1b      	ldr	r3, [r3, #32]
 800523e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8005240:	68fa      	ldr	r2, [r7, #12]
 8005242:	4313      	orrs	r3, r2
 8005244:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681b      	ldr	r3, [r3, #0]
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	689b      	ldr	r3, [r3, #8]
 8005252:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8005256:	d039      	beq.n	80052cc <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800525c:	4a27      	ldr	r2, [pc, #156]	; (80052fc <HAL_DMA_Init+0x15c>)
 800525e:	4293      	cmp	r3, r2
 8005260:	d11a      	bne.n	8005298 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005262:	4b29      	ldr	r3, [pc, #164]	; (8005308 <HAL_DMA_Init+0x168>)
 8005264:	681a      	ldr	r2, [r3, #0]
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800526a:	f003 031c 	and.w	r3, r3, #28
 800526e:	210f      	movs	r1, #15
 8005270:	fa01 f303 	lsl.w	r3, r1, r3
 8005274:	43db      	mvns	r3, r3
 8005276:	4924      	ldr	r1, [pc, #144]	; (8005308 <HAL_DMA_Init+0x168>)
 8005278:	4013      	ands	r3, r2
 800527a:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 800527c:	4b22      	ldr	r3, [pc, #136]	; (8005308 <HAL_DMA_Init+0x168>)
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	6859      	ldr	r1, [r3, #4]
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005288:	f003 031c 	and.w	r3, r3, #28
 800528c:	fa01 f303 	lsl.w	r3, r1, r3
 8005290:	491d      	ldr	r1, [pc, #116]	; (8005308 <HAL_DMA_Init+0x168>)
 8005292:	4313      	orrs	r3, r2
 8005294:	600b      	str	r3, [r1, #0]
 8005296:	e019      	b.n	80052cc <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8005298:	4b1c      	ldr	r3, [pc, #112]	; (800530c <HAL_DMA_Init+0x16c>)
 800529a:	681a      	ldr	r2, [r3, #0]
 800529c:	687b      	ldr	r3, [r7, #4]
 800529e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052a0:	f003 031c 	and.w	r3, r3, #28
 80052a4:	210f      	movs	r1, #15
 80052a6:	fa01 f303 	lsl.w	r3, r1, r3
 80052aa:	43db      	mvns	r3, r3
 80052ac:	4917      	ldr	r1, [pc, #92]	; (800530c <HAL_DMA_Init+0x16c>)
 80052ae:	4013      	ands	r3, r2
 80052b0:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80052b2:	4b16      	ldr	r3, [pc, #88]	; (800530c <HAL_DMA_Init+0x16c>)
 80052b4:	681a      	ldr	r2, [r3, #0]
 80052b6:	687b      	ldr	r3, [r7, #4]
 80052b8:	6859      	ldr	r1, [r3, #4]
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80052be:	f003 031c 	and.w	r3, r3, #28
 80052c2:	fa01 f303 	lsl.w	r3, r1, r3
 80052c6:	4911      	ldr	r1, [pc, #68]	; (800530c <HAL_DMA_Init+0x16c>)
 80052c8:	4313      	orrs	r3, r2
 80052ca:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80052cc:	687b      	ldr	r3, [r7, #4]
 80052ce:	2200      	movs	r2, #0
 80052d0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	2201      	movs	r2, #1
 80052d6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	2200      	movs	r2, #0
 80052de:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80052e2:	2300      	movs	r3, #0
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr
 80052f0:	40020407 	.word	0x40020407
 80052f4:	bffdfff8 	.word	0xbffdfff8
 80052f8:	cccccccd 	.word	0xcccccccd
 80052fc:	40020000 	.word	0x40020000
 8005300:	bffdfbf8 	.word	0xbffdfbf8
 8005304:	40020400 	.word	0x40020400
 8005308:	400200a8 	.word	0x400200a8
 800530c:	400204a8 	.word	0x400204a8

08005310 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005310:	b580      	push	{r7, lr}
 8005312:	b086      	sub	sp, #24
 8005314:	af00      	add	r7, sp, #0
 8005316:	60f8      	str	r0, [r7, #12]
 8005318:	60b9      	str	r1, [r7, #8]
 800531a:	607a      	str	r2, [r7, #4]
 800531c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800531e:	2300      	movs	r3, #0
 8005320:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8005328:	2b01      	cmp	r3, #1
 800532a:	d101      	bne.n	8005330 <HAL_DMA_Start_IT+0x20>
 800532c:	2302      	movs	r3, #2
 800532e:	e04b      	b.n	80053c8 <HAL_DMA_Start_IT+0xb8>
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8005338:	68fb      	ldr	r3, [r7, #12]
 800533a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800533e:	b2db      	uxtb	r3, r3
 8005340:	2b01      	cmp	r3, #1
 8005342:	d13a      	bne.n	80053ba <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8005344:	68fb      	ldr	r3, [r7, #12]
 8005346:	2202      	movs	r2, #2
 8005348:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800534c:	68fb      	ldr	r3, [r7, #12]
 800534e:	2200      	movs	r2, #0
 8005350:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8005352:	68fb      	ldr	r3, [r7, #12]
 8005354:	681b      	ldr	r3, [r3, #0]
 8005356:	681a      	ldr	r2, [r3, #0]
 8005358:	68fb      	ldr	r3, [r7, #12]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	f022 0201 	bic.w	r2, r2, #1
 8005360:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005362:	683b      	ldr	r3, [r7, #0]
 8005364:	687a      	ldr	r2, [r7, #4]
 8005366:	68b9      	ldr	r1, [r7, #8]
 8005368:	68f8      	ldr	r0, [r7, #12]
 800536a:	f000 f921 	bl	80055b0 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 800536e:	68fb      	ldr	r3, [r7, #12]
 8005370:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005372:	2b00      	cmp	r3, #0
 8005374:	d008      	beq.n	8005388 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f042 020e 	orr.w	r2, r2, #14
 8005384:	601a      	str	r2, [r3, #0]
 8005386:	e00f      	b.n	80053a8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	681a      	ldr	r2, [r3, #0]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	f022 0204 	bic.w	r2, r2, #4
 8005396:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	681a      	ldr	r2, [r3, #0]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	f042 020a 	orr.w	r2, r2, #10
 80053a6:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	681a      	ldr	r2, [r3, #0]
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f042 0201 	orr.w	r2, r2, #1
 80053b6:	601a      	str	r2, [r3, #0]
 80053b8:	e005      	b.n	80053c6 <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80053c2:	2302      	movs	r3, #2
 80053c4:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80053c6:	7dfb      	ldrb	r3, [r7, #23]
}
 80053c8:	4618      	mov	r0, r3
 80053ca:	3718      	adds	r7, #24
 80053cc:	46bd      	mov	sp, r7
 80053ce:	bd80      	pop	{r7, pc}

080053d0 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80053d0:	b580      	push	{r7, lr}
 80053d2:	b084      	sub	sp, #16
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053d8:	2300      	movs	r3, #0
 80053da:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80053e2:	b2db      	uxtb	r3, r3
 80053e4:	2b02      	cmp	r3, #2
 80053e6:	d005      	beq.n	80053f4 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	2204      	movs	r2, #4
 80053ec:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 80053ee:	2301      	movs	r3, #1
 80053f0:	73fb      	strb	r3, [r7, #15]
 80053f2:	e029      	b.n	8005448 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	681a      	ldr	r2, [r3, #0]
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	f022 020e 	bic.w	r2, r2, #14
 8005402:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8005404:	687b      	ldr	r3, [r7, #4]
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	681a      	ldr	r2, [r3, #0]
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	f022 0201 	bic.w	r2, r2, #1
 8005412:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005418:	f003 021c 	and.w	r2, r3, #28
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005420:	2101      	movs	r1, #1
 8005422:	fa01 f202 	lsl.w	r2, r1, r2
 8005426:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005428:	687b      	ldr	r3, [r7, #4]
 800542a:	2201      	movs	r2, #1
 800542c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005430:	687b      	ldr	r3, [r7, #4]
 8005432:	2200      	movs	r2, #0
 8005434:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8005438:	687b      	ldr	r3, [r7, #4]
 800543a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800543c:	2b00      	cmp	r3, #0
 800543e:	d003      	beq.n	8005448 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8005440:	687b      	ldr	r3, [r7, #4]
 8005442:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005444:	6878      	ldr	r0, [r7, #4]
 8005446:	4798      	blx	r3
    }
  }
  return status;
 8005448:	7bfb      	ldrb	r3, [r7, #15]
}
 800544a:	4618      	mov	r0, r3
 800544c:	3710      	adds	r7, #16
 800544e:	46bd      	mov	sp, r7
 8005450:	bd80      	pop	{r7, pc}

08005452 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8005452:	b580      	push	{r7, lr}
 8005454:	b084      	sub	sp, #16
 8005456:	af00      	add	r7, sp, #0
 8005458:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 800545a:	687b      	ldr	r3, [r7, #4]
 800545c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	681b      	ldr	r3, [r3, #0]
 8005468:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800546e:	f003 031c 	and.w	r3, r3, #28
 8005472:	2204      	movs	r2, #4
 8005474:	409a      	lsls	r2, r3
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	4013      	ands	r3, r2
 800547a:	2b00      	cmp	r3, #0
 800547c:	d026      	beq.n	80054cc <HAL_DMA_IRQHandler+0x7a>
 800547e:	68bb      	ldr	r3, [r7, #8]
 8005480:	f003 0304 	and.w	r3, r3, #4
 8005484:	2b00      	cmp	r3, #0
 8005486:	d021      	beq.n	80054cc <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f003 0320 	and.w	r3, r3, #32
 8005492:	2b00      	cmp	r3, #0
 8005494:	d107      	bne.n	80054a6 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	681a      	ldr	r2, [r3, #0]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	f022 0204 	bic.w	r2, r2, #4
 80054a4:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 80054a6:	687b      	ldr	r3, [r7, #4]
 80054a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054aa:	f003 021c 	and.w	r2, r3, #28
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054b2:	2104      	movs	r1, #4
 80054b4:	fa01 f202 	lsl.w	r2, r1, r2
 80054b8:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 80054ba:	687b      	ldr	r3, [r7, #4]
 80054bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d071      	beq.n	80055a6 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80054c6:	6878      	ldr	r0, [r7, #4]
 80054c8:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 80054ca:	e06c      	b.n	80055a6 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80054d0:	f003 031c 	and.w	r3, r3, #28
 80054d4:	2202      	movs	r2, #2
 80054d6:	409a      	lsls	r2, r3
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	4013      	ands	r3, r2
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d02e      	beq.n	800553e <HAL_DMA_IRQHandler+0xec>
 80054e0:	68bb      	ldr	r3, [r7, #8]
 80054e2:	f003 0302 	and.w	r3, r3, #2
 80054e6:	2b00      	cmp	r3, #0
 80054e8:	d029      	beq.n	800553e <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	681b      	ldr	r3, [r3, #0]
 80054ee:	681b      	ldr	r3, [r3, #0]
 80054f0:	f003 0320 	and.w	r3, r3, #32
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d10b      	bne.n	8005510 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	681a      	ldr	r2, [r3, #0]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f022 020a 	bic.w	r2, r2, #10
 8005506:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	2201      	movs	r2, #1
 800550c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005514:	f003 021c 	and.w	r2, r3, #28
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800551c:	2102      	movs	r1, #2
 800551e:	fa01 f202 	lsl.w	r2, r1, r2
 8005522:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	2200      	movs	r2, #0
 8005528:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 800552c:	687b      	ldr	r3, [r7, #4]
 800552e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005530:	2b00      	cmp	r3, #0
 8005532:	d038      	beq.n	80055a6 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800553c:	e033      	b.n	80055a6 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 800553e:	687b      	ldr	r3, [r7, #4]
 8005540:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005542:	f003 031c 	and.w	r3, r3, #28
 8005546:	2208      	movs	r2, #8
 8005548:	409a      	lsls	r2, r3
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	4013      	ands	r3, r2
 800554e:	2b00      	cmp	r3, #0
 8005550:	d02a      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x156>
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	f003 0308 	and.w	r3, r3, #8
 8005558:	2b00      	cmp	r3, #0
 800555a:	d025      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	681a      	ldr	r2, [r3, #0]
 8005562:	687b      	ldr	r3, [r7, #4]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	f022 020e 	bic.w	r2, r2, #14
 800556a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005570:	f003 021c 	and.w	r2, r3, #28
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005578:	2101      	movs	r1, #1
 800557a:	fa01 f202 	lsl.w	r2, r1, r2
 800557e:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8005586:	687b      	ldr	r3, [r7, #4]
 8005588:	2201      	movs	r2, #1
 800558a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800559a:	2b00      	cmp	r3, #0
 800559c:	d004      	beq.n	80055a8 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80055a2:	6878      	ldr	r0, [r7, #4]
 80055a4:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 80055a6:	bf00      	nop
 80055a8:	bf00      	nop
}
 80055aa:	3710      	adds	r7, #16
 80055ac:	46bd      	mov	sp, r7
 80055ae:	bd80      	pop	{r7, pc}

080055b0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80055b0:	b480      	push	{r7}
 80055b2:	b085      	sub	sp, #20
 80055b4:	af00      	add	r7, sp, #0
 80055b6:	60f8      	str	r0, [r7, #12]
 80055b8:	60b9      	str	r1, [r7, #8]
 80055ba:	607a      	str	r2, [r7, #4]
 80055bc:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055c2:	f003 021c 	and.w	r2, r3, #28
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80055ca:	2101      	movs	r1, #1
 80055cc:	fa01 f202 	lsl.w	r2, r1, r2
 80055d0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80055d2:	68fb      	ldr	r3, [r7, #12]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	683a      	ldr	r2, [r7, #0]
 80055d8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80055da:	68fb      	ldr	r3, [r7, #12]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	2b10      	cmp	r3, #16
 80055e0:	d108      	bne.n	80055f4 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80055e2:	68fb      	ldr	r3, [r7, #12]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	687a      	ldr	r2, [r7, #4]
 80055e8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80055ea:	68fb      	ldr	r3, [r7, #12]
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80055f2:	e007      	b.n	8005604 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 80055f4:	68fb      	ldr	r3, [r7, #12]
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	68ba      	ldr	r2, [r7, #8]
 80055fa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	687a      	ldr	r2, [r7, #4]
 8005602:	60da      	str	r2, [r3, #12]
}
 8005604:	bf00      	nop
 8005606:	3714      	adds	r7, #20
 8005608:	46bd      	mov	sp, r7
 800560a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560e:	4770      	bx	lr

08005610 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005610:	b480      	push	{r7}
 8005612:	b087      	sub	sp, #28
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800561a:	2300      	movs	r3, #0
 800561c:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800561e:	e154      	b.n	80058ca <HAL_GPIO_Init+0x2ba>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8005620:	683b      	ldr	r3, [r7, #0]
 8005622:	681a      	ldr	r2, [r3, #0]
 8005624:	2101      	movs	r1, #1
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	fa01 f303 	lsl.w	r3, r1, r3
 800562c:	4013      	ands	r3, r2
 800562e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2b00      	cmp	r3, #0
 8005634:	f000 8146 	beq.w	80058c4 <HAL_GPIO_Init+0x2b4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005638:	683b      	ldr	r3, [r7, #0]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	2b02      	cmp	r3, #2
 800563e:	d003      	beq.n	8005648 <HAL_GPIO_Init+0x38>
 8005640:	683b      	ldr	r3, [r7, #0]
 8005642:	685b      	ldr	r3, [r3, #4]
 8005644:	2b12      	cmp	r3, #18
 8005646:	d123      	bne.n	8005690 <HAL_GPIO_Init+0x80>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	08da      	lsrs	r2, r3, #3
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	3208      	adds	r2, #8
 8005650:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005654:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005656:	697b      	ldr	r3, [r7, #20]
 8005658:	f003 0307 	and.w	r3, r3, #7
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	220f      	movs	r2, #15
 8005660:	fa02 f303 	lsl.w	r3, r2, r3
 8005664:	43db      	mvns	r3, r3
 8005666:	693a      	ldr	r2, [r7, #16]
 8005668:	4013      	ands	r3, r2
 800566a:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	691a      	ldr	r2, [r3, #16]
 8005670:	697b      	ldr	r3, [r7, #20]
 8005672:	f003 0307 	and.w	r3, r3, #7
 8005676:	009b      	lsls	r3, r3, #2
 8005678:	fa02 f303 	lsl.w	r3, r2, r3
 800567c:	693a      	ldr	r2, [r7, #16]
 800567e:	4313      	orrs	r3, r2
 8005680:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005682:	697b      	ldr	r3, [r7, #20]
 8005684:	08da      	lsrs	r2, r3, #3
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	3208      	adds	r2, #8
 800568a:	6939      	ldr	r1, [r7, #16]
 800568c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005696:	697b      	ldr	r3, [r7, #20]
 8005698:	005b      	lsls	r3, r3, #1
 800569a:	2203      	movs	r2, #3
 800569c:	fa02 f303 	lsl.w	r3, r2, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	4013      	ands	r3, r2
 80056a6:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80056a8:	683b      	ldr	r3, [r7, #0]
 80056aa:	685b      	ldr	r3, [r3, #4]
 80056ac:	f003 0203 	and.w	r2, r3, #3
 80056b0:	697b      	ldr	r3, [r7, #20]
 80056b2:	005b      	lsls	r3, r3, #1
 80056b4:	fa02 f303 	lsl.w	r3, r2, r3
 80056b8:	693a      	ldr	r2, [r7, #16]
 80056ba:	4313      	orrs	r3, r2
 80056bc:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	693a      	ldr	r2, [r7, #16]
 80056c2:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056c4:	683b      	ldr	r3, [r7, #0]
 80056c6:	685b      	ldr	r3, [r3, #4]
 80056c8:	2b01      	cmp	r3, #1
 80056ca:	d00b      	beq.n	80056e4 <HAL_GPIO_Init+0xd4>
 80056cc:	683b      	ldr	r3, [r7, #0]
 80056ce:	685b      	ldr	r3, [r3, #4]
 80056d0:	2b02      	cmp	r3, #2
 80056d2:	d007      	beq.n	80056e4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056d4:	683b      	ldr	r3, [r7, #0]
 80056d6:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80056d8:	2b11      	cmp	r3, #17
 80056da:	d003      	beq.n	80056e4 <HAL_GPIO_Init+0xd4>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80056dc:	683b      	ldr	r3, [r7, #0]
 80056de:	685b      	ldr	r3, [r3, #4]
 80056e0:	2b12      	cmp	r3, #18
 80056e2:	d130      	bne.n	8005746 <HAL_GPIO_Init+0x136>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80056e4:	687b      	ldr	r3, [r7, #4]
 80056e6:	689b      	ldr	r3, [r3, #8]
 80056e8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80056ea:	697b      	ldr	r3, [r7, #20]
 80056ec:	005b      	lsls	r3, r3, #1
 80056ee:	2203      	movs	r2, #3
 80056f0:	fa02 f303 	lsl.w	r3, r2, r3
 80056f4:	43db      	mvns	r3, r3
 80056f6:	693a      	ldr	r2, [r7, #16]
 80056f8:	4013      	ands	r3, r2
 80056fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80056fc:	683b      	ldr	r3, [r7, #0]
 80056fe:	68da      	ldr	r2, [r3, #12]
 8005700:	697b      	ldr	r3, [r7, #20]
 8005702:	005b      	lsls	r3, r3, #1
 8005704:	fa02 f303 	lsl.w	r3, r2, r3
 8005708:	693a      	ldr	r2, [r7, #16]
 800570a:	4313      	orrs	r3, r2
 800570c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	693a      	ldr	r2, [r7, #16]
 8005712:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800571a:	2201      	movs	r2, #1
 800571c:	697b      	ldr	r3, [r7, #20]
 800571e:	fa02 f303 	lsl.w	r3, r2, r3
 8005722:	43db      	mvns	r3, r3
 8005724:	693a      	ldr	r2, [r7, #16]
 8005726:	4013      	ands	r3, r2
 8005728:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800572a:	683b      	ldr	r3, [r7, #0]
 800572c:	685b      	ldr	r3, [r3, #4]
 800572e:	091b      	lsrs	r3, r3, #4
 8005730:	f003 0201 	and.w	r2, r3, #1
 8005734:	697b      	ldr	r3, [r7, #20]
 8005736:	fa02 f303 	lsl.w	r3, r2, r3
 800573a:	693a      	ldr	r2, [r7, #16]
 800573c:	4313      	orrs	r3, r2
 800573e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	693a      	ldr	r2, [r7, #16]
 8005744:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800574c:	697b      	ldr	r3, [r7, #20]
 800574e:	005b      	lsls	r3, r3, #1
 8005750:	2203      	movs	r2, #3
 8005752:	fa02 f303 	lsl.w	r3, r2, r3
 8005756:	43db      	mvns	r3, r3
 8005758:	693a      	ldr	r2, [r7, #16]
 800575a:	4013      	ands	r3, r2
 800575c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 800575e:	683b      	ldr	r3, [r7, #0]
 8005760:	689a      	ldr	r2, [r3, #8]
 8005762:	697b      	ldr	r3, [r7, #20]
 8005764:	005b      	lsls	r3, r3, #1
 8005766:	fa02 f303 	lsl.w	r3, r2, r3
 800576a:	693a      	ldr	r2, [r7, #16]
 800576c:	4313      	orrs	r3, r2
 800576e:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	693a      	ldr	r2, [r7, #16]
 8005774:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005776:	683b      	ldr	r3, [r7, #0]
 8005778:	685b      	ldr	r3, [r3, #4]
 800577a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800577e:	2b00      	cmp	r3, #0
 8005780:	f000 80a0 	beq.w	80058c4 <HAL_GPIO_Init+0x2b4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005784:	4b58      	ldr	r3, [pc, #352]	; (80058e8 <HAL_GPIO_Init+0x2d8>)
 8005786:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005788:	4a57      	ldr	r2, [pc, #348]	; (80058e8 <HAL_GPIO_Init+0x2d8>)
 800578a:	f043 0301 	orr.w	r3, r3, #1
 800578e:	6613      	str	r3, [r2, #96]	; 0x60
 8005790:	4b55      	ldr	r3, [pc, #340]	; (80058e8 <HAL_GPIO_Init+0x2d8>)
 8005792:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005794:	f003 0301 	and.w	r3, r3, #1
 8005798:	60bb      	str	r3, [r7, #8]
 800579a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800579c:	4a53      	ldr	r2, [pc, #332]	; (80058ec <HAL_GPIO_Init+0x2dc>)
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	089b      	lsrs	r3, r3, #2
 80057a2:	3302      	adds	r3, #2
 80057a4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80057a8:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80057aa:	697b      	ldr	r3, [r7, #20]
 80057ac:	f003 0303 	and.w	r3, r3, #3
 80057b0:	009b      	lsls	r3, r3, #2
 80057b2:	220f      	movs	r2, #15
 80057b4:	fa02 f303 	lsl.w	r3, r2, r3
 80057b8:	43db      	mvns	r3, r3
 80057ba:	693a      	ldr	r2, [r7, #16]
 80057bc:	4013      	ands	r3, r2
 80057be:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80057c6:	d019      	beq.n	80057fc <HAL_GPIO_Init+0x1ec>
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	4a49      	ldr	r2, [pc, #292]	; (80058f0 <HAL_GPIO_Init+0x2e0>)
 80057cc:	4293      	cmp	r3, r2
 80057ce:	d013      	beq.n	80057f8 <HAL_GPIO_Init+0x1e8>
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	4a48      	ldr	r2, [pc, #288]	; (80058f4 <HAL_GPIO_Init+0x2e4>)
 80057d4:	4293      	cmp	r3, r2
 80057d6:	d00d      	beq.n	80057f4 <HAL_GPIO_Init+0x1e4>
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	4a47      	ldr	r2, [pc, #284]	; (80058f8 <HAL_GPIO_Init+0x2e8>)
 80057dc:	4293      	cmp	r3, r2
 80057de:	d007      	beq.n	80057f0 <HAL_GPIO_Init+0x1e0>
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	4a46      	ldr	r2, [pc, #280]	; (80058fc <HAL_GPIO_Init+0x2ec>)
 80057e4:	4293      	cmp	r3, r2
 80057e6:	d101      	bne.n	80057ec <HAL_GPIO_Init+0x1dc>
 80057e8:	2304      	movs	r3, #4
 80057ea:	e008      	b.n	80057fe <HAL_GPIO_Init+0x1ee>
 80057ec:	2307      	movs	r3, #7
 80057ee:	e006      	b.n	80057fe <HAL_GPIO_Init+0x1ee>
 80057f0:	2303      	movs	r3, #3
 80057f2:	e004      	b.n	80057fe <HAL_GPIO_Init+0x1ee>
 80057f4:	2302      	movs	r3, #2
 80057f6:	e002      	b.n	80057fe <HAL_GPIO_Init+0x1ee>
 80057f8:	2301      	movs	r3, #1
 80057fa:	e000      	b.n	80057fe <HAL_GPIO_Init+0x1ee>
 80057fc:	2300      	movs	r3, #0
 80057fe:	697a      	ldr	r2, [r7, #20]
 8005800:	f002 0203 	and.w	r2, r2, #3
 8005804:	0092      	lsls	r2, r2, #2
 8005806:	4093      	lsls	r3, r2
 8005808:	693a      	ldr	r2, [r7, #16]
 800580a:	4313      	orrs	r3, r2
 800580c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800580e:	4937      	ldr	r1, [pc, #220]	; (80058ec <HAL_GPIO_Init+0x2dc>)
 8005810:	697b      	ldr	r3, [r7, #20]
 8005812:	089b      	lsrs	r3, r3, #2
 8005814:	3302      	adds	r3, #2
 8005816:	693a      	ldr	r2, [r7, #16]
 8005818:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 800581c:	4b38      	ldr	r3, [pc, #224]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 800581e:	681b      	ldr	r3, [r3, #0]
 8005820:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	43db      	mvns	r3, r3
 8005826:	693a      	ldr	r2, [r7, #16]
 8005828:	4013      	ands	r3, r2
 800582a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005834:	2b00      	cmp	r3, #0
 8005836:	d003      	beq.n	8005840 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8005838:	693a      	ldr	r2, [r7, #16]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	4313      	orrs	r3, r2
 800583e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005840:	4a2f      	ldr	r2, [pc, #188]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 8005842:	693b      	ldr	r3, [r7, #16]
 8005844:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8005846:	4b2e      	ldr	r3, [pc, #184]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 8005848:	685b      	ldr	r3, [r3, #4]
 800584a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800584c:	68fb      	ldr	r3, [r7, #12]
 800584e:	43db      	mvns	r3, r3
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	4013      	ands	r3, r2
 8005854:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8005856:	683b      	ldr	r3, [r7, #0]
 8005858:	685b      	ldr	r3, [r3, #4]
 800585a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800585e:	2b00      	cmp	r3, #0
 8005860:	d003      	beq.n	800586a <HAL_GPIO_Init+0x25a>
        {
          temp |= iocurrent;
 8005862:	693a      	ldr	r2, [r7, #16]
 8005864:	68fb      	ldr	r3, [r7, #12]
 8005866:	4313      	orrs	r3, r2
 8005868:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800586a:	4a25      	ldr	r2, [pc, #148]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005870:	4b23      	ldr	r3, [pc, #140]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 8005872:	689b      	ldr	r3, [r3, #8]
 8005874:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	43db      	mvns	r3, r3
 800587a:	693a      	ldr	r2, [r7, #16]
 800587c:	4013      	ands	r3, r2
 800587e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005880:	683b      	ldr	r3, [r7, #0]
 8005882:	685b      	ldr	r3, [r3, #4]
 8005884:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005888:	2b00      	cmp	r3, #0
 800588a:	d003      	beq.n	8005894 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 800588c:	693a      	ldr	r2, [r7, #16]
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	4313      	orrs	r3, r2
 8005892:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005894:	4a1a      	ldr	r2, [pc, #104]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 8005896:	693b      	ldr	r3, [r7, #16]
 8005898:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800589a:	4b19      	ldr	r3, [pc, #100]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 800589c:	68db      	ldr	r3, [r3, #12]
 800589e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	43db      	mvns	r3, r3
 80058a4:	693a      	ldr	r2, [r7, #16]
 80058a6:	4013      	ands	r3, r2
 80058a8:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80058aa:	683b      	ldr	r3, [r7, #0]
 80058ac:	685b      	ldr	r3, [r3, #4]
 80058ae:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80058b2:	2b00      	cmp	r3, #0
 80058b4:	d003      	beq.n	80058be <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 80058b6:	693a      	ldr	r2, [r7, #16]
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	4313      	orrs	r3, r2
 80058bc:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80058be:	4a10      	ldr	r2, [pc, #64]	; (8005900 <HAL_GPIO_Init+0x2f0>)
 80058c0:	693b      	ldr	r3, [r7, #16]
 80058c2:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80058c4:	697b      	ldr	r3, [r7, #20]
 80058c6:	3301      	adds	r3, #1
 80058c8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80058ca:	683b      	ldr	r3, [r7, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	697b      	ldr	r3, [r7, #20]
 80058d0:	fa22 f303 	lsr.w	r3, r2, r3
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f47f aea3 	bne.w	8005620 <HAL_GPIO_Init+0x10>
  }
}
 80058da:	bf00      	nop
 80058dc:	371c      	adds	r7, #28
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	40021000 	.word	0x40021000
 80058ec:	40010000 	.word	0x40010000
 80058f0:	48000400 	.word	0x48000400
 80058f4:	48000800 	.word	0x48000800
 80058f8:	48000c00 	.word	0x48000c00
 80058fc:	48001000 	.word	0x48001000
 8005900:	40010400 	.word	0x40010400

08005904 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005904:	b480      	push	{r7}
 8005906:	b085      	sub	sp, #20
 8005908:	af00      	add	r7, sp, #0
 800590a:	6078      	str	r0, [r7, #4]
 800590c:	460b      	mov	r3, r1
 800590e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	691a      	ldr	r2, [r3, #16]
 8005914:	887b      	ldrh	r3, [r7, #2]
 8005916:	4013      	ands	r3, r2
 8005918:	2b00      	cmp	r3, #0
 800591a:	d002      	beq.n	8005922 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800591c:	2301      	movs	r3, #1
 800591e:	73fb      	strb	r3, [r7, #15]
 8005920:	e001      	b.n	8005926 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005922:	2300      	movs	r3, #0
 8005924:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005926:	7bfb      	ldrb	r3, [r7, #15]
}
 8005928:	4618      	mov	r0, r3
 800592a:	3714      	adds	r7, #20
 800592c:	46bd      	mov	sp, r7
 800592e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005932:	4770      	bx	lr

08005934 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005934:	b480      	push	{r7}
 8005936:	b083      	sub	sp, #12
 8005938:	af00      	add	r7, sp, #0
 800593a:	6078      	str	r0, [r7, #4]
 800593c:	460b      	mov	r3, r1
 800593e:	807b      	strh	r3, [r7, #2]
 8005940:	4613      	mov	r3, r2
 8005942:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005944:	787b      	ldrb	r3, [r7, #1]
 8005946:	2b00      	cmp	r3, #0
 8005948:	d003      	beq.n	8005952 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800594a:	887a      	ldrh	r2, [r7, #2]
 800594c:	687b      	ldr	r3, [r7, #4]
 800594e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8005950:	e002      	b.n	8005958 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8005952:	887a      	ldrh	r2, [r7, #2]
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005958:	bf00      	nop
 800595a:	370c      	adds	r7, #12
 800595c:	46bd      	mov	sp, r7
 800595e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005962:	4770      	bx	lr

08005964 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005964:	b480      	push	{r7}
 8005966:	b083      	sub	sp, #12
 8005968:	af00      	add	r7, sp, #0
 800596a:	6078      	str	r0, [r7, #4]
 800596c:	460b      	mov	r3, r1
 800596e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) != 0x00u)
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	695a      	ldr	r2, [r3, #20]
 8005974:	887b      	ldrh	r3, [r7, #2]
 8005976:	4013      	ands	r3, r2
 8005978:	2b00      	cmp	r3, #0
 800597a:	d003      	beq.n	8005984 <HAL_GPIO_TogglePin+0x20>
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800597c:	887a      	ldrh	r2, [r7, #2]
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	629a      	str	r2, [r3, #40]	; 0x28
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
  }
}
 8005982:	e002      	b.n	800598a <HAL_GPIO_TogglePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8005984:	887a      	ldrh	r2, [r7, #2]
 8005986:	687b      	ldr	r3, [r7, #4]
 8005988:	619a      	str	r2, [r3, #24]
}
 800598a:	bf00      	nop
 800598c:	370c      	adds	r7, #12
 800598e:	46bd      	mov	sp, r7
 8005990:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005994:	4770      	bx	lr
	...

08005998 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
 800599e:	4603      	mov	r3, r0
 80059a0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 80059a2:	4b08      	ldr	r3, [pc, #32]	; (80059c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059a4:	695a      	ldr	r2, [r3, #20]
 80059a6:	88fb      	ldrh	r3, [r7, #6]
 80059a8:	4013      	ands	r3, r2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d006      	beq.n	80059bc <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80059ae:	4a05      	ldr	r2, [pc, #20]	; (80059c4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80059b0:	88fb      	ldrh	r3, [r7, #6]
 80059b2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80059b4:	88fb      	ldrh	r3, [r7, #6]
 80059b6:	4618      	mov	r0, r3
 80059b8:	f7fb fcb6 	bl	8001328 <HAL_GPIO_EXTI_Callback>
  }
}
 80059bc:	bf00      	nop
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}
 80059c4:	40010400 	.word	0x40010400

080059c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80059c8:	b580      	push	{r7, lr}
 80059ca:	b082      	sub	sp, #8
 80059cc:	af00      	add	r7, sp, #0
 80059ce:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	2b00      	cmp	r3, #0
 80059d4:	d101      	bne.n	80059da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80059d6:	2301      	movs	r3, #1
 80059d8:	e081      	b.n	8005ade <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80059e0:	b2db      	uxtb	r3, r3
 80059e2:	2b00      	cmp	r3, #0
 80059e4:	d106      	bne.n	80059f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7fb fce6 	bl	80013c0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	2224      	movs	r2, #36	; 0x24
 80059f8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	681a      	ldr	r2, [r3, #0]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f022 0201 	bic.w	r2, r2, #1
 8005a0a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	685a      	ldr	r2, [r3, #4]
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	681b      	ldr	r3, [r3, #0]
 8005a14:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005a18:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	681b      	ldr	r3, [r3, #0]
 8005a1e:	689a      	ldr	r2, [r3, #8]
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	681b      	ldr	r3, [r3, #0]
 8005a24:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a28:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	68db      	ldr	r3, [r3, #12]
 8005a2e:	2b01      	cmp	r3, #1
 8005a30:	d107      	bne.n	8005a42 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	689a      	ldr	r2, [r3, #8]
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005a3e:	609a      	str	r2, [r3, #8]
 8005a40:	e006      	b.n	8005a50 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	689a      	ldr	r2, [r3, #8]
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005a4e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	68db      	ldr	r3, [r3, #12]
 8005a54:	2b02      	cmp	r3, #2
 8005a56:	d104      	bne.n	8005a62 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005a60:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	681b      	ldr	r3, [r3, #0]
 8005a66:	685b      	ldr	r3, [r3, #4]
 8005a68:	687a      	ldr	r2, [r7, #4]
 8005a6a:	6812      	ldr	r2, [r2, #0]
 8005a6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005a70:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005a74:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	68da      	ldr	r2, [r3, #12]
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	681b      	ldr	r3, [r3, #0]
 8005a80:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005a84:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	691a      	ldr	r2, [r3, #16]
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	695b      	ldr	r3, [r3, #20]
 8005a8e:	ea42 0103 	orr.w	r1, r2, r3
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	699b      	ldr	r3, [r3, #24]
 8005a96:	021a      	lsls	r2, r3, #8
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	430a      	orrs	r2, r1
 8005a9e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	69d9      	ldr	r1, [r3, #28]
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	6a1a      	ldr	r2, [r3, #32]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	430a      	orrs	r2, r1
 8005aae:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f042 0201 	orr.w	r2, r2, #1
 8005abe:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	2220      	movs	r2, #32
 8005aca:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	2200      	movs	r2, #0
 8005ad2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2200      	movs	r2, #0
 8005ad8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8005adc:	2300      	movs	r3, #0
}
 8005ade:	4618      	mov	r0, r3
 8005ae0:	3708      	adds	r7, #8
 8005ae2:	46bd      	mov	sp, r7
 8005ae4:	bd80      	pop	{r7, pc}
	...

08005ae8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005ae8:	b580      	push	{r7, lr}
 8005aea:	b088      	sub	sp, #32
 8005aec:	af02      	add	r7, sp, #8
 8005aee:	60f8      	str	r0, [r7, #12]
 8005af0:	4608      	mov	r0, r1
 8005af2:	4611      	mov	r1, r2
 8005af4:	461a      	mov	r2, r3
 8005af6:	4603      	mov	r3, r0
 8005af8:	817b      	strh	r3, [r7, #10]
 8005afa:	460b      	mov	r3, r1
 8005afc:	813b      	strh	r3, [r7, #8]
 8005afe:	4613      	mov	r3, r2
 8005b00:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005b02:	68fb      	ldr	r3, [r7, #12]
 8005b04:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b20      	cmp	r3, #32
 8005b0c:	f040 80fd 	bne.w	8005d0a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b10:	6a3b      	ldr	r3, [r7, #32]
 8005b12:	2b00      	cmp	r3, #0
 8005b14:	d002      	beq.n	8005b1c <HAL_I2C_Mem_Read+0x34>
 8005b16:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d105      	bne.n	8005b28 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8005b1c:	68fb      	ldr	r3, [r7, #12]
 8005b1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005b22:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8005b24:	2301      	movs	r3, #1
 8005b26:	e0f1      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005b2e:	2b01      	cmp	r3, #1
 8005b30:	d101      	bne.n	8005b36 <HAL_I2C_Mem_Read+0x4e>
 8005b32:	2302      	movs	r3, #2
 8005b34:	e0ea      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	2201      	movs	r2, #1
 8005b3a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005b3e:	f7fe f87d 	bl	8003c3c <HAL_GetTick>
 8005b42:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005b44:	697b      	ldr	r3, [r7, #20]
 8005b46:	9300      	str	r3, [sp, #0]
 8005b48:	2319      	movs	r3, #25
 8005b4a:	2201      	movs	r2, #1
 8005b4c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005b50:	68f8      	ldr	r0, [r7, #12]
 8005b52:	f000 f95b 	bl	8005e0c <I2C_WaitOnFlagUntilTimeout>
 8005b56:	4603      	mov	r3, r0
 8005b58:	2b00      	cmp	r3, #0
 8005b5a:	d001      	beq.n	8005b60 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8005b5c:	2301      	movs	r3, #1
 8005b5e:	e0d5      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	2222      	movs	r2, #34	; 0x22
 8005b64:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	2240      	movs	r2, #64	; 0x40
 8005b6c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005b70:	68fb      	ldr	r3, [r7, #12]
 8005b72:	2200      	movs	r2, #0
 8005b74:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6a3a      	ldr	r2, [r7, #32]
 8005b7a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8005b80:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005b82:	68fb      	ldr	r3, [r7, #12]
 8005b84:	2200      	movs	r2, #0
 8005b86:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005b88:	88f8      	ldrh	r0, [r7, #6]
 8005b8a:	893a      	ldrh	r2, [r7, #8]
 8005b8c:	8979      	ldrh	r1, [r7, #10]
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	9301      	str	r3, [sp, #4]
 8005b92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b94:	9300      	str	r3, [sp, #0]
 8005b96:	4603      	mov	r3, r0
 8005b98:	68f8      	ldr	r0, [r7, #12]
 8005b9a:	f000 f8bf 	bl	8005d1c <I2C_RequestMemoryRead>
 8005b9e:	4603      	mov	r3, r0
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d005      	beq.n	8005bb0 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	2200      	movs	r2, #0
 8005ba8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8005bac:	2301      	movs	r3, #1
 8005bae:	e0ad      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005bb0:	68fb      	ldr	r3, [r7, #12]
 8005bb2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bb4:	b29b      	uxth	r3, r3
 8005bb6:	2bff      	cmp	r3, #255	; 0xff
 8005bb8:	d90e      	bls.n	8005bd8 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	22ff      	movs	r2, #255	; 0xff
 8005bbe:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005bc0:	68fb      	ldr	r3, [r7, #12]
 8005bc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005bc4:	b2da      	uxtb	r2, r3
 8005bc6:	8979      	ldrh	r1, [r7, #10]
 8005bc8:	4b52      	ldr	r3, [pc, #328]	; (8005d14 <HAL_I2C_Mem_Read+0x22c>)
 8005bca:	9300      	str	r3, [sp, #0]
 8005bcc:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005bd0:	68f8      	ldr	r0, [r7, #12]
 8005bd2:	f000 fa3d 	bl	8006050 <I2C_TransferConfig>
 8005bd6:	e00f      	b.n	8005bf8 <HAL_I2C_Mem_Read+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005bdc:	b29a      	uxth	r2, r3
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005be6:	b2da      	uxtb	r2, r3
 8005be8:	8979      	ldrh	r1, [r7, #10]
 8005bea:	4b4a      	ldr	r3, [pc, #296]	; (8005d14 <HAL_I2C_Mem_Read+0x22c>)
 8005bec:	9300      	str	r3, [sp, #0]
 8005bee:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005bf2:	68f8      	ldr	r0, [r7, #12]
 8005bf4:	f000 fa2c 	bl	8006050 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8005bf8:	697b      	ldr	r3, [r7, #20]
 8005bfa:	9300      	str	r3, [sp, #0]
 8005bfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005bfe:	2200      	movs	r2, #0
 8005c00:	2104      	movs	r1, #4
 8005c02:	68f8      	ldr	r0, [r7, #12]
 8005c04:	f000 f902 	bl	8005e0c <I2C_WaitOnFlagUntilTimeout>
 8005c08:	4603      	mov	r3, r0
 8005c0a:	2b00      	cmp	r3, #0
 8005c0c:	d001      	beq.n	8005c12 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8005c0e:	2301      	movs	r3, #1
 8005c10:	e07c      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c1c:	b2d2      	uxtb	r2, r2
 8005c1e:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005c24:	1c5a      	adds	r2, r3, #1
 8005c26:	68fb      	ldr	r3, [r7, #12]
 8005c28:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8005c2a:	68fb      	ldr	r3, [r7, #12]
 8005c2c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c2e:	3b01      	subs	r3, #1
 8005c30:	b29a      	uxth	r2, r3
 8005c32:	68fb      	ldr	r3, [r7, #12]
 8005c34:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c3a:	b29b      	uxth	r3, r3
 8005c3c:	3b01      	subs	r3, #1
 8005c3e:	b29a      	uxth	r2, r3
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c48:	b29b      	uxth	r3, r3
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d034      	beq.n	8005cb8 <HAL_I2C_Mem_Read+0x1d0>
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d130      	bne.n	8005cb8 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005c56:	697b      	ldr	r3, [r7, #20]
 8005c58:	9300      	str	r3, [sp, #0]
 8005c5a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005c5c:	2200      	movs	r2, #0
 8005c5e:	2180      	movs	r1, #128	; 0x80
 8005c60:	68f8      	ldr	r0, [r7, #12]
 8005c62:	f000 f8d3 	bl	8005e0c <I2C_WaitOnFlagUntilTimeout>
 8005c66:	4603      	mov	r3, r0
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d001      	beq.n	8005c70 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8005c6c:	2301      	movs	r3, #1
 8005c6e:	e04d      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	2bff      	cmp	r3, #255	; 0xff
 8005c78:	d90e      	bls.n	8005c98 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	22ff      	movs	r2, #255	; 0xff
 8005c7e:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005c80:	68fb      	ldr	r3, [r7, #12]
 8005c82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005c84:	b2da      	uxtb	r2, r3
 8005c86:	8979      	ldrh	r1, [r7, #10]
 8005c88:	2300      	movs	r3, #0
 8005c8a:	9300      	str	r3, [sp, #0]
 8005c8c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005c90:	68f8      	ldr	r0, [r7, #12]
 8005c92:	f000 f9dd 	bl	8006050 <I2C_TransferConfig>
 8005c96:	e00f      	b.n	8005cb8 <HAL_I2C_Mem_Read+0x1d0>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005ca6:	b2da      	uxtb	r2, r3
 8005ca8:	8979      	ldrh	r1, [r7, #10]
 8005caa:	2300      	movs	r3, #0
 8005cac:	9300      	str	r3, [sp, #0]
 8005cae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005cb2:	68f8      	ldr	r0, [r7, #12]
 8005cb4:	f000 f9cc 	bl	8006050 <I2C_TransferConfig>
        }
      }
    }
    while (hi2c->XferCount > 0U);
 8005cb8:	68fb      	ldr	r3, [r7, #12]
 8005cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005cbc:	b29b      	uxth	r3, r3
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d19a      	bne.n	8005bf8 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005cc2:	697a      	ldr	r2, [r7, #20]
 8005cc4:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005cc6:	68f8      	ldr	r0, [r7, #12]
 8005cc8:	f000 f920 	bl	8005f0c <I2C_WaitOnSTOPFlagUntilTimeout>
 8005ccc:	4603      	mov	r3, r0
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d001      	beq.n	8005cd6 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8005cd2:	2301      	movs	r3, #1
 8005cd4:	e01a      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	2220      	movs	r2, #32
 8005cdc:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	6859      	ldr	r1, [r3, #4]
 8005ce4:	68fb      	ldr	r3, [r7, #12]
 8005ce6:	681a      	ldr	r2, [r3, #0]
 8005ce8:	4b0b      	ldr	r3, [pc, #44]	; (8005d18 <HAL_I2C_Mem_Read+0x230>)
 8005cea:	400b      	ands	r3, r1
 8005cec:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	2220      	movs	r2, #32
 8005cf2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005cf6:	68fb      	ldr	r3, [r7, #12]
 8005cf8:	2200      	movs	r2, #0
 8005cfa:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	2200      	movs	r2, #0
 8005d02:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005d06:	2300      	movs	r3, #0
 8005d08:	e000      	b.n	8005d0c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005d0a:	2302      	movs	r3, #2
  }
}
 8005d0c:	4618      	mov	r0, r3
 8005d0e:	3718      	adds	r7, #24
 8005d10:	46bd      	mov	sp, r7
 8005d12:	bd80      	pop	{r7, pc}
 8005d14:	80002400 	.word	0x80002400
 8005d18:	fe00e800 	.word	0xfe00e800

08005d1c <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8005d1c:	b580      	push	{r7, lr}
 8005d1e:	b086      	sub	sp, #24
 8005d20:	af02      	add	r7, sp, #8
 8005d22:	60f8      	str	r0, [r7, #12]
 8005d24:	4608      	mov	r0, r1
 8005d26:	4611      	mov	r1, r2
 8005d28:	461a      	mov	r2, r3
 8005d2a:	4603      	mov	r3, r0
 8005d2c:	817b      	strh	r3, [r7, #10]
 8005d2e:	460b      	mov	r3, r1
 8005d30:	813b      	strh	r3, [r7, #8]
 8005d32:	4613      	mov	r3, r2
 8005d34:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8005d36:	88fb      	ldrh	r3, [r7, #6]
 8005d38:	b2da      	uxtb	r2, r3
 8005d3a:	8979      	ldrh	r1, [r7, #10]
 8005d3c:	4b20      	ldr	r3, [pc, #128]	; (8005dc0 <I2C_RequestMemoryRead+0xa4>)
 8005d3e:	9300      	str	r3, [sp, #0]
 8005d40:	2300      	movs	r3, #0
 8005d42:	68f8      	ldr	r0, [r7, #12]
 8005d44:	f000 f984 	bl	8006050 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d48:	69fa      	ldr	r2, [r7, #28]
 8005d4a:	69b9      	ldr	r1, [r7, #24]
 8005d4c:	68f8      	ldr	r0, [r7, #12]
 8005d4e:	f000 f89d 	bl	8005e8c <I2C_WaitOnTXISFlagUntilTimeout>
 8005d52:	4603      	mov	r3, r0
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d001      	beq.n	8005d5c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8005d58:	2301      	movs	r3, #1
 8005d5a:	e02c      	b.n	8005db6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005d5c:	88fb      	ldrh	r3, [r7, #6]
 8005d5e:	2b01      	cmp	r3, #1
 8005d60:	d105      	bne.n	8005d6e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d62:	893b      	ldrh	r3, [r7, #8]
 8005d64:	b2da      	uxtb	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	629a      	str	r2, [r3, #40]	; 0x28
 8005d6c:	e015      	b.n	8005d9a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005d6e:	893b      	ldrh	r3, [r7, #8]
 8005d70:	0a1b      	lsrs	r3, r3, #8
 8005d72:	b29b      	uxth	r3, r3
 8005d74:	b2da      	uxtb	r2, r3
 8005d76:	68fb      	ldr	r3, [r7, #12]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005d7c:	69fa      	ldr	r2, [r7, #28]
 8005d7e:	69b9      	ldr	r1, [r7, #24]
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 f883 	bl	8005e8c <I2C_WaitOnTXISFlagUntilTimeout>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d001      	beq.n	8005d90 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8005d8c:	2301      	movs	r3, #1
 8005d8e:	e012      	b.n	8005db6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005d90:	893b      	ldrh	r3, [r7, #8]
 8005d92:	b2da      	uxtb	r2, r3
 8005d94:	68fb      	ldr	r3, [r7, #12]
 8005d96:	681b      	ldr	r3, [r3, #0]
 8005d98:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8005d9a:	69fb      	ldr	r3, [r7, #28]
 8005d9c:	9300      	str	r3, [sp, #0]
 8005d9e:	69bb      	ldr	r3, [r7, #24]
 8005da0:	2200      	movs	r2, #0
 8005da2:	2140      	movs	r1, #64	; 0x40
 8005da4:	68f8      	ldr	r0, [r7, #12]
 8005da6:	f000 f831 	bl	8005e0c <I2C_WaitOnFlagUntilTimeout>
 8005daa:	4603      	mov	r3, r0
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d001      	beq.n	8005db4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8005db0:	2301      	movs	r3, #1
 8005db2:	e000      	b.n	8005db6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8005db4:	2300      	movs	r3, #0
}
 8005db6:	4618      	mov	r0, r3
 8005db8:	3710      	adds	r7, #16
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd80      	pop	{r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	80002000 	.word	0x80002000

08005dc4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8005dc4:	b480      	push	{r7}
 8005dc6:	b083      	sub	sp, #12
 8005dc8:	af00      	add	r7, sp, #0
 8005dca:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	699b      	ldr	r3, [r3, #24]
 8005dd2:	f003 0302 	and.w	r3, r3, #2
 8005dd6:	2b02      	cmp	r3, #2
 8005dd8:	d103      	bne.n	8005de2 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	2200      	movs	r2, #0
 8005de0:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005de2:	687b      	ldr	r3, [r7, #4]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	699b      	ldr	r3, [r3, #24]
 8005de8:	f003 0301 	and.w	r3, r3, #1
 8005dec:	2b01      	cmp	r3, #1
 8005dee:	d007      	beq.n	8005e00 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	699a      	ldr	r2, [r3, #24]
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	f042 0201 	orr.w	r2, r2, #1
 8005dfe:	619a      	str	r2, [r3, #24]
  }
}
 8005e00:	bf00      	nop
 8005e02:	370c      	adds	r7, #12
 8005e04:	46bd      	mov	sp, r7
 8005e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0a:	4770      	bx	lr

08005e0c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8005e0c:	b580      	push	{r7, lr}
 8005e0e:	b084      	sub	sp, #16
 8005e10:	af00      	add	r7, sp, #0
 8005e12:	60f8      	str	r0, [r7, #12]
 8005e14:	60b9      	str	r1, [r7, #8]
 8005e16:	603b      	str	r3, [r7, #0]
 8005e18:	4613      	mov	r3, r2
 8005e1a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e1c:	e022      	b.n	8005e64 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e1e:	683b      	ldr	r3, [r7, #0]
 8005e20:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e24:	d01e      	beq.n	8005e64 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e26:	f7fd ff09 	bl	8003c3c <HAL_GetTick>
 8005e2a:	4602      	mov	r2, r0
 8005e2c:	69bb      	ldr	r3, [r7, #24]
 8005e2e:	1ad3      	subs	r3, r2, r3
 8005e30:	683a      	ldr	r2, [r7, #0]
 8005e32:	429a      	cmp	r2, r3
 8005e34:	d302      	bcc.n	8005e3c <I2C_WaitOnFlagUntilTimeout+0x30>
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	2b00      	cmp	r3, #0
 8005e3a:	d113      	bne.n	8005e64 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005e40:	f043 0220 	orr.w	r2, r3, #32
 8005e44:	68fb      	ldr	r3, [r7, #12]
 8005e46:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	2220      	movs	r2, #32
 8005e4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e50:	68fb      	ldr	r3, [r7, #12]
 8005e52:	2200      	movs	r2, #0
 8005e54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	2200      	movs	r2, #0
 8005e5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005e60:	2301      	movs	r3, #1
 8005e62:	e00f      	b.n	8005e84 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005e64:	68fb      	ldr	r3, [r7, #12]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	699a      	ldr	r2, [r3, #24]
 8005e6a:	68bb      	ldr	r3, [r7, #8]
 8005e6c:	4013      	ands	r3, r2
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	429a      	cmp	r2, r3
 8005e72:	bf0c      	ite	eq
 8005e74:	2301      	moveq	r3, #1
 8005e76:	2300      	movne	r3, #0
 8005e78:	b2db      	uxtb	r3, r3
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	79fb      	ldrb	r3, [r7, #7]
 8005e7e:	429a      	cmp	r2, r3
 8005e80:	d0cd      	beq.n	8005e1e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005e82:	2300      	movs	r3, #0
}
 8005e84:	4618      	mov	r0, r3
 8005e86:	3710      	adds	r7, #16
 8005e88:	46bd      	mov	sp, r7
 8005e8a:	bd80      	pop	{r7, pc}

08005e8c <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005e8c:	b580      	push	{r7, lr}
 8005e8e:	b084      	sub	sp, #16
 8005e90:	af00      	add	r7, sp, #0
 8005e92:	60f8      	str	r0, [r7, #12]
 8005e94:	60b9      	str	r1, [r7, #8]
 8005e96:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005e98:	e02c      	b.n	8005ef4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005e9a:	687a      	ldr	r2, [r7, #4]
 8005e9c:	68b9      	ldr	r1, [r7, #8]
 8005e9e:	68f8      	ldr	r0, [r7, #12]
 8005ea0:	f000 f870 	bl	8005f84 <I2C_IsAcknowledgeFailed>
 8005ea4:	4603      	mov	r3, r0
 8005ea6:	2b00      	cmp	r3, #0
 8005ea8:	d001      	beq.n	8005eae <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005eaa:	2301      	movs	r3, #1
 8005eac:	e02a      	b.n	8005f04 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005eae:	68bb      	ldr	r3, [r7, #8]
 8005eb0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005eb4:	d01e      	beq.n	8005ef4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005eb6:	f7fd fec1 	bl	8003c3c <HAL_GetTick>
 8005eba:	4602      	mov	r2, r0
 8005ebc:	687b      	ldr	r3, [r7, #4]
 8005ebe:	1ad3      	subs	r3, r2, r3
 8005ec0:	68ba      	ldr	r2, [r7, #8]
 8005ec2:	429a      	cmp	r2, r3
 8005ec4:	d302      	bcc.n	8005ecc <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005ec6:	68bb      	ldr	r3, [r7, #8]
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d113      	bne.n	8005ef4 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005ecc:	68fb      	ldr	r3, [r7, #12]
 8005ece:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ed0:	f043 0220 	orr.w	r2, r3, #32
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005ed8:	68fb      	ldr	r3, [r7, #12]
 8005eda:	2220      	movs	r2, #32
 8005edc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005ee0:	68fb      	ldr	r3, [r7, #12]
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	2200      	movs	r2, #0
 8005eec:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005ef0:	2301      	movs	r3, #1
 8005ef2:	e007      	b.n	8005f04 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ef4:	68fb      	ldr	r3, [r7, #12]
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	699b      	ldr	r3, [r3, #24]
 8005efa:	f003 0302 	and.w	r3, r3, #2
 8005efe:	2b02      	cmp	r3, #2
 8005f00:	d1cb      	bne.n	8005e9a <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005f02:	2300      	movs	r3, #0
}
 8005f04:	4618      	mov	r0, r3
 8005f06:	3710      	adds	r7, #16
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	bd80      	pop	{r7, pc}

08005f0c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f0c:	b580      	push	{r7, lr}
 8005f0e:	b084      	sub	sp, #16
 8005f10:	af00      	add	r7, sp, #0
 8005f12:	60f8      	str	r0, [r7, #12]
 8005f14:	60b9      	str	r1, [r7, #8]
 8005f16:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f18:	e028      	b.n	8005f6c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005f1a:	687a      	ldr	r2, [r7, #4]
 8005f1c:	68b9      	ldr	r1, [r7, #8]
 8005f1e:	68f8      	ldr	r0, [r7, #12]
 8005f20:	f000 f830 	bl	8005f84 <I2C_IsAcknowledgeFailed>
 8005f24:	4603      	mov	r3, r0
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d001      	beq.n	8005f2e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005f2a:	2301      	movs	r3, #1
 8005f2c:	e026      	b.n	8005f7c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f2e:	f7fd fe85 	bl	8003c3c <HAL_GetTick>
 8005f32:	4602      	mov	r2, r0
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	1ad3      	subs	r3, r2, r3
 8005f38:	68ba      	ldr	r2, [r7, #8]
 8005f3a:	429a      	cmp	r2, r3
 8005f3c:	d302      	bcc.n	8005f44 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005f3e:	68bb      	ldr	r3, [r7, #8]
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d113      	bne.n	8005f6c <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005f44:	68fb      	ldr	r3, [r7, #12]
 8005f46:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f48:	f043 0220 	orr.w	r2, r3, #32
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	2220      	movs	r2, #32
 8005f54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2200      	movs	r2, #0
 8005f5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005f60:	68fb      	ldr	r3, [r7, #12]
 8005f62:	2200      	movs	r2, #0
 8005f64:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005f68:	2301      	movs	r3, #1
 8005f6a:	e007      	b.n	8005f7c <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	699b      	ldr	r3, [r3, #24]
 8005f72:	f003 0320 	and.w	r3, r3, #32
 8005f76:	2b20      	cmp	r3, #32
 8005f78:	d1cf      	bne.n	8005f1a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005f7a:	2300      	movs	r3, #0
}
 8005f7c:	4618      	mov	r0, r3
 8005f7e:	3710      	adds	r7, #16
 8005f80:	46bd      	mov	sp, r7
 8005f82:	bd80      	pop	{r7, pc}

08005f84 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005f84:	b580      	push	{r7, lr}
 8005f86:	b084      	sub	sp, #16
 8005f88:	af00      	add	r7, sp, #0
 8005f8a:	60f8      	str	r0, [r7, #12]
 8005f8c:	60b9      	str	r1, [r7, #8]
 8005f8e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	699b      	ldr	r3, [r3, #24]
 8005f96:	f003 0310 	and.w	r3, r3, #16
 8005f9a:	2b10      	cmp	r3, #16
 8005f9c:	d151      	bne.n	8006042 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005f9e:	e022      	b.n	8005fe6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005fa0:	68bb      	ldr	r3, [r7, #8]
 8005fa2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa6:	d01e      	beq.n	8005fe6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005fa8:	f7fd fe48 	bl	8003c3c <HAL_GetTick>
 8005fac:	4602      	mov	r2, r0
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	1ad3      	subs	r3, r2, r3
 8005fb2:	68ba      	ldr	r2, [r7, #8]
 8005fb4:	429a      	cmp	r2, r3
 8005fb6:	d302      	bcc.n	8005fbe <I2C_IsAcknowledgeFailed+0x3a>
 8005fb8:	68bb      	ldr	r3, [r7, #8]
 8005fba:	2b00      	cmp	r3, #0
 8005fbc:	d113      	bne.n	8005fe6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005fbe:	68fb      	ldr	r3, [r7, #12]
 8005fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fc2:	f043 0220 	orr.w	r2, r3, #32
 8005fc6:	68fb      	ldr	r3, [r7, #12]
 8005fc8:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	2220      	movs	r2, #32
 8005fce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	2200      	movs	r2, #0
 8005fd6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005fda:	68fb      	ldr	r3, [r7, #12]
 8005fdc:	2200      	movs	r2, #0
 8005fde:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005fe2:	2301      	movs	r3, #1
 8005fe4:	e02e      	b.n	8006044 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005fe6:	68fb      	ldr	r3, [r7, #12]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	699b      	ldr	r3, [r3, #24]
 8005fec:	f003 0320 	and.w	r3, r3, #32
 8005ff0:	2b20      	cmp	r3, #32
 8005ff2:	d1d5      	bne.n	8005fa0 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005ff4:	68fb      	ldr	r3, [r7, #12]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	2210      	movs	r2, #16
 8005ffa:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005ffc:	68fb      	ldr	r3, [r7, #12]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2220      	movs	r2, #32
 8006002:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8006004:	68f8      	ldr	r0, [r7, #12]
 8006006:	f7ff fedd 	bl	8005dc4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	681b      	ldr	r3, [r3, #0]
 800600e:	6859      	ldr	r1, [r3, #4]
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	4b0d      	ldr	r3, [pc, #52]	; (800604c <I2C_IsAcknowledgeFailed+0xc8>)
 8006016:	400b      	ands	r3, r1
 8006018:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800601a:	68fb      	ldr	r3, [r7, #12]
 800601c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800601e:	f043 0204 	orr.w	r2, r3, #4
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	2220      	movs	r2, #32
 800602a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	2200      	movs	r2, #0
 8006032:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	2200      	movs	r2, #0
 800603a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 800603e:	2301      	movs	r3, #1
 8006040:	e000      	b.n	8006044 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8006042:	2300      	movs	r3, #0
}
 8006044:	4618      	mov	r0, r3
 8006046:	3710      	adds	r7, #16
 8006048:	46bd      	mov	sp, r7
 800604a:	bd80      	pop	{r7, pc}
 800604c:	fe00e800 	.word	0xfe00e800

08006050 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_READ Generate Restart for read request.
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode, uint32_t Request)
{
 8006050:	b480      	push	{r7}
 8006052:	b085      	sub	sp, #20
 8006054:	af00      	add	r7, sp, #0
 8006056:	60f8      	str	r0, [r7, #12]
 8006058:	607b      	str	r3, [r7, #4]
 800605a:	460b      	mov	r3, r1
 800605c:	817b      	strh	r3, [r7, #10]
 800605e:	4613      	mov	r3, r2
 8006060:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	685a      	ldr	r2, [r3, #4]
 8006068:	69bb      	ldr	r3, [r7, #24]
 800606a:	0d5b      	lsrs	r3, r3, #21
 800606c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8006070:	4b0d      	ldr	r3, [pc, #52]	; (80060a8 <I2C_TransferConfig+0x58>)
 8006072:	430b      	orrs	r3, r1
 8006074:	43db      	mvns	r3, r3
 8006076:	ea02 0103 	and.w	r1, r2, r3
 800607a:	897b      	ldrh	r3, [r7, #10]
 800607c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8006080:	7a7b      	ldrb	r3, [r7, #9]
 8006082:	041b      	lsls	r3, r3, #16
 8006084:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8006088:	431a      	orrs	r2, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	431a      	orrs	r2, r3
 800608e:	69bb      	ldr	r3, [r7, #24]
 8006090:	431a      	orrs	r2, r3
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	430a      	orrs	r2, r1
 8006098:	605a      	str	r2, [r3, #4]
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800609a:	bf00      	nop
 800609c:	3714      	adds	r7, #20
 800609e:	46bd      	mov	sp, r7
 80060a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060a4:	4770      	bx	lr
 80060a6:	bf00      	nop
 80060a8:	03ff63ff 	.word	0x03ff63ff

080060ac <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80060ac:	b480      	push	{r7}
 80060ae:	b083      	sub	sp, #12
 80060b0:	af00      	add	r7, sp, #0
 80060b2:	6078      	str	r0, [r7, #4]
 80060b4:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80060bc:	b2db      	uxtb	r3, r3
 80060be:	2b20      	cmp	r3, #32
 80060c0:	d138      	bne.n	8006134 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d101      	bne.n	80060d0 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80060cc:	2302      	movs	r3, #2
 80060ce:	e032      	b.n	8006136 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	2201      	movs	r2, #1
 80060d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	2224      	movs	r2, #36	; 0x24
 80060dc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	681a      	ldr	r2, [r3, #0]
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	681b      	ldr	r3, [r3, #0]
 80060ea:	f022 0201 	bic.w	r2, r2, #1
 80060ee:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	681b      	ldr	r3, [r3, #0]
 80060f4:	681a      	ldr	r2, [r3, #0]
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80060fe:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8006100:	687b      	ldr	r3, [r7, #4]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	6819      	ldr	r1, [r3, #0]
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	683a      	ldr	r2, [r7, #0]
 800610c:	430a      	orrs	r2, r1
 800610e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	681a      	ldr	r2, [r3, #0]
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	681b      	ldr	r3, [r3, #0]
 800611a:	f042 0201 	orr.w	r2, r2, #1
 800611e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	2220      	movs	r2, #32
 8006124:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	2200      	movs	r2, #0
 800612c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8006130:	2300      	movs	r3, #0
 8006132:	e000      	b.n	8006136 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8006134:	2302      	movs	r3, #2
  }
}
 8006136:	4618      	mov	r0, r3
 8006138:	370c      	adds	r7, #12
 800613a:	46bd      	mov	sp, r7
 800613c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006140:	4770      	bx	lr

08006142 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006142:	b480      	push	{r7}
 8006144:	b085      	sub	sp, #20
 8006146:	af00      	add	r7, sp, #0
 8006148:	6078      	str	r0, [r7, #4]
 800614a:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8006152:	b2db      	uxtb	r3, r3
 8006154:	2b20      	cmp	r3, #32
 8006156:	d139      	bne.n	80061cc <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8006158:	687b      	ldr	r3, [r7, #4]
 800615a:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800615e:	2b01      	cmp	r3, #1
 8006160:	d101      	bne.n	8006166 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8006162:	2302      	movs	r3, #2
 8006164:	e033      	b.n	80061ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	2201      	movs	r2, #1
 800616a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 800616e:	687b      	ldr	r3, [r7, #4]
 8006170:	2224      	movs	r2, #36	; 0x24
 8006172:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	681b      	ldr	r3, [r3, #0]
 800617a:	681a      	ldr	r2, [r3, #0]
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	f022 0201 	bic.w	r2, r2, #1
 8006184:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	681b      	ldr	r3, [r3, #0]
 800618c:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8006194:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8006196:	683b      	ldr	r3, [r7, #0]
 8006198:	021b      	lsls	r3, r3, #8
 800619a:	68fa      	ldr	r2, [r7, #12]
 800619c:	4313      	orrs	r3, r2
 800619e:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80061a0:	687b      	ldr	r3, [r7, #4]
 80061a2:	681b      	ldr	r3, [r3, #0]
 80061a4:	68fa      	ldr	r2, [r7, #12]
 80061a6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	681b      	ldr	r3, [r3, #0]
 80061ac:	681a      	ldr	r2, [r3, #0]
 80061ae:	687b      	ldr	r3, [r7, #4]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	f042 0201 	orr.w	r2, r2, #1
 80061b6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2220      	movs	r2, #32
 80061bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80061c0:	687b      	ldr	r3, [r7, #4]
 80061c2:	2200      	movs	r2, #0
 80061c4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80061c8:	2300      	movs	r3, #0
 80061ca:	e000      	b.n	80061ce <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80061cc:	2302      	movs	r3, #2
  }
}
 80061ce:	4618      	mov	r0, r3
 80061d0:	3714      	adds	r7, #20
 80061d2:	46bd      	mov	sp, r7
 80061d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d8:	4770      	bx	lr
	...

080061dc <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 80061dc:	b480      	push	{r7}
 80061de:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 80061e0:	4b04      	ldr	r3, [pc, #16]	; (80061f4 <HAL_PWREx_GetVoltageRange+0x18>)
 80061e2:	681b      	ldr	r3, [r3, #0]
 80061e4:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	46bd      	mov	sp, r7
 80061ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f0:	4770      	bx	lr
 80061f2:	bf00      	nop
 80061f4:	40007000 	.word	0x40007000

080061f8 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80061f8:	b480      	push	{r7}
 80061fa:	b085      	sub	sp, #20
 80061fc:	af00      	add	r7, sp, #0
 80061fe:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006206:	d130      	bne.n	800626a <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8006208:	4b23      	ldr	r3, [pc, #140]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006210:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006214:	d038      	beq.n	8006288 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8006216:	4b20      	ldr	r3, [pc, #128]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006218:	681b      	ldr	r3, [r3, #0]
 800621a:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 800621e:	4a1e      	ldr	r2, [pc, #120]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006220:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006224:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8006226:	4b1d      	ldr	r3, [pc, #116]	; (800629c <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	2232      	movs	r2, #50	; 0x32
 800622c:	fb02 f303 	mul.w	r3, r2, r3
 8006230:	4a1b      	ldr	r2, [pc, #108]	; (80062a0 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8006232:	fba2 2303 	umull	r2, r3, r2, r3
 8006236:	0c9b      	lsrs	r3, r3, #18
 8006238:	3301      	adds	r3, #1
 800623a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800623c:	e002      	b.n	8006244 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	3b01      	subs	r3, #1
 8006242:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8006244:	4b14      	ldr	r3, [pc, #80]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006246:	695b      	ldr	r3, [r3, #20]
 8006248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800624c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006250:	d102      	bne.n	8006258 <HAL_PWREx_ControlVoltageScaling+0x60>
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	2b00      	cmp	r3, #0
 8006256:	d1f2      	bne.n	800623e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8006258:	4b0f      	ldr	r3, [pc, #60]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800625a:	695b      	ldr	r3, [r3, #20]
 800625c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006260:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006264:	d110      	bne.n	8006288 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8006266:	2303      	movs	r3, #3
 8006268:	e00f      	b.n	800628a <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 800626a:	4b0b      	ldr	r3, [pc, #44]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800626c:	681b      	ldr	r3, [r3, #0]
 800626e:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8006272:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8006276:	d007      	beq.n	8006288 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8006278:	4b07      	ldr	r3, [pc, #28]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8006280:	4a05      	ldr	r2, [pc, #20]	; (8006298 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8006282:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006286:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8006288:	2300      	movs	r3, #0
}
 800628a:	4618      	mov	r0, r3
 800628c:	3714      	adds	r7, #20
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40007000 	.word	0x40007000
 800629c:	20000200 	.word	0x20000200
 80062a0:	431bde83 	.word	0x431bde83

080062a4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b088      	sub	sp, #32
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d101      	bne.n	80062b6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80062b2:	2301      	movs	r3, #1
 80062b4:	e3db      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80062b6:	4ba4      	ldr	r3, [pc, #656]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80062b8:	689b      	ldr	r3, [r3, #8]
 80062ba:	f003 030c 	and.w	r3, r3, #12
 80062be:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 80062c0:	4ba1      	ldr	r3, [pc, #644]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80062c2:	68db      	ldr	r3, [r3, #12]
 80062c4:	f003 0303 	and.w	r3, r3, #3
 80062c8:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f003 0310 	and.w	r3, r3, #16
 80062d2:	2b00      	cmp	r3, #0
 80062d4:	f000 80e1 	beq.w	800649a <HAL_RCC_OscConfig+0x1f6>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80062d8:	69bb      	ldr	r3, [r7, #24]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d007      	beq.n	80062ee <HAL_RCC_OscConfig+0x4a>
 80062de:	69bb      	ldr	r3, [r7, #24]
 80062e0:	2b0c      	cmp	r3, #12
 80062e2:	f040 8088 	bne.w	80063f6 <HAL_RCC_OscConfig+0x152>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	f040 8084 	bne.w	80063f6 <HAL_RCC_OscConfig+0x152>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80062ee:	4b96      	ldr	r3, [pc, #600]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	f003 0302 	and.w	r3, r3, #2
 80062f6:	2b00      	cmp	r3, #0
 80062f8:	d005      	beq.n	8006306 <HAL_RCC_OscConfig+0x62>
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	699b      	ldr	r3, [r3, #24]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d101      	bne.n	8006306 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8006302:	2301      	movs	r3, #1
 8006304:	e3b3      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	6a1a      	ldr	r2, [r3, #32]
 800630a:	4b8f      	ldr	r3, [pc, #572]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0308 	and.w	r3, r3, #8
 8006312:	2b00      	cmp	r3, #0
 8006314:	d004      	beq.n	8006320 <HAL_RCC_OscConfig+0x7c>
 8006316:	4b8c      	ldr	r3, [pc, #560]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800631e:	e005      	b.n	800632c <HAL_RCC_OscConfig+0x88>
 8006320:	4b89      	ldr	r3, [pc, #548]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006322:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006326:	091b      	lsrs	r3, r3, #4
 8006328:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800632c:	4293      	cmp	r3, r2
 800632e:	d223      	bcs.n	8006378 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006330:	687b      	ldr	r3, [r7, #4]
 8006332:	6a1b      	ldr	r3, [r3, #32]
 8006334:	4618      	mov	r0, r3
 8006336:	f000 fd47 	bl	8006dc8 <RCC_SetFlashLatencyFromMSIRange>
 800633a:	4603      	mov	r3, r0
 800633c:	2b00      	cmp	r3, #0
 800633e:	d001      	beq.n	8006344 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8006340:	2301      	movs	r3, #1
 8006342:	e394      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006344:	4b80      	ldr	r3, [pc, #512]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4a7f      	ldr	r2, [pc, #508]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800634a:	f043 0308 	orr.w	r3, r3, #8
 800634e:	6013      	str	r3, [r2, #0]
 8006350:	4b7d      	ldr	r3, [pc, #500]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	6a1b      	ldr	r3, [r3, #32]
 800635c:	497a      	ldr	r1, [pc, #488]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800635e:	4313      	orrs	r3, r2
 8006360:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006362:	4b79      	ldr	r3, [pc, #484]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006364:	685b      	ldr	r3, [r3, #4]
 8006366:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	69db      	ldr	r3, [r3, #28]
 800636e:	021b      	lsls	r3, r3, #8
 8006370:	4975      	ldr	r1, [pc, #468]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006372:	4313      	orrs	r3, r2
 8006374:	604b      	str	r3, [r1, #4]
 8006376:	e022      	b.n	80063be <HAL_RCC_OscConfig+0x11a>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006378:	4b73      	ldr	r3, [pc, #460]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	4a72      	ldr	r2, [pc, #456]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800637e:	f043 0308 	orr.w	r3, r3, #8
 8006382:	6013      	str	r3, [r2, #0]
 8006384:	4b70      	ldr	r3, [pc, #448]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800638c:	687b      	ldr	r3, [r7, #4]
 800638e:	6a1b      	ldr	r3, [r3, #32]
 8006390:	496d      	ldr	r1, [pc, #436]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006392:	4313      	orrs	r3, r2
 8006394:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8006396:	4b6c      	ldr	r3, [pc, #432]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006398:	685b      	ldr	r3, [r3, #4]
 800639a:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	69db      	ldr	r3, [r3, #28]
 80063a2:	021b      	lsls	r3, r3, #8
 80063a4:	4968      	ldr	r1, [pc, #416]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80063a6:	4313      	orrs	r3, r2
 80063a8:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	6a1b      	ldr	r3, [r3, #32]
 80063ae:	4618      	mov	r0, r3
 80063b0:	f000 fd0a 	bl	8006dc8 <RCC_SetFlashLatencyFromMSIRange>
 80063b4:	4603      	mov	r3, r0
 80063b6:	2b00      	cmp	r3, #0
 80063b8:	d001      	beq.n	80063be <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_ERROR;
 80063ba:	2301      	movs	r3, #1
 80063bc:	e357      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80063be:	f000 fc41 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 80063c2:	4601      	mov	r1, r0
 80063c4:	4b60      	ldr	r3, [pc, #384]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80063c6:	689b      	ldr	r3, [r3, #8]
 80063c8:	091b      	lsrs	r3, r3, #4
 80063ca:	f003 030f 	and.w	r3, r3, #15
 80063ce:	4a5f      	ldr	r2, [pc, #380]	; (800654c <HAL_RCC_OscConfig+0x2a8>)
 80063d0:	5cd3      	ldrb	r3, [r2, r3]
 80063d2:	f003 031f 	and.w	r3, r3, #31
 80063d6:	fa21 f303 	lsr.w	r3, r1, r3
 80063da:	4a5d      	ldr	r2, [pc, #372]	; (8006550 <HAL_RCC_OscConfig+0x2ac>)
 80063dc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80063de:	4b5d      	ldr	r3, [pc, #372]	; (8006554 <HAL_RCC_OscConfig+0x2b0>)
 80063e0:	681b      	ldr	r3, [r3, #0]
 80063e2:	4618      	mov	r0, r3
 80063e4:	f7fd fbde 	bl	8003ba4 <HAL_InitTick>
 80063e8:	4603      	mov	r3, r0
 80063ea:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80063ec:	7bfb      	ldrb	r3, [r7, #15]
 80063ee:	2b00      	cmp	r3, #0
 80063f0:	d052      	beq.n	8006498 <HAL_RCC_OscConfig+0x1f4>
        {
          return status;
 80063f2:	7bfb      	ldrb	r3, [r7, #15]
 80063f4:	e33b      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80063f6:	687b      	ldr	r3, [r7, #4]
 80063f8:	699b      	ldr	r3, [r3, #24]
 80063fa:	2b00      	cmp	r3, #0
 80063fc:	d032      	beq.n	8006464 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80063fe:	4b52      	ldr	r3, [pc, #328]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	4a51      	ldr	r2, [pc, #324]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006404:	f043 0301 	orr.w	r3, r3, #1
 8006408:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800640a:	f7fd fc17 	bl	8003c3c <HAL_GetTick>
 800640e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006410:	e008      	b.n	8006424 <HAL_RCC_OscConfig+0x180>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006412:	f7fd fc13 	bl	8003c3c <HAL_GetTick>
 8006416:	4602      	mov	r2, r0
 8006418:	693b      	ldr	r3, [r7, #16]
 800641a:	1ad3      	subs	r3, r2, r3
 800641c:	2b02      	cmp	r3, #2
 800641e:	d901      	bls.n	8006424 <HAL_RCC_OscConfig+0x180>
          {
            return HAL_TIMEOUT;
 8006420:	2303      	movs	r3, #3
 8006422:	e324      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006424:	4b48      	ldr	r3, [pc, #288]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006426:	681b      	ldr	r3, [r3, #0]
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b00      	cmp	r3, #0
 800642e:	d0f0      	beq.n	8006412 <HAL_RCC_OscConfig+0x16e>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006430:	4b45      	ldr	r3, [pc, #276]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	4a44      	ldr	r2, [pc, #272]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006436:	f043 0308 	orr.w	r3, r3, #8
 800643a:	6013      	str	r3, [r2, #0]
 800643c:	4b42      	ldr	r3, [pc, #264]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	6a1b      	ldr	r3, [r3, #32]
 8006448:	493f      	ldr	r1, [pc, #252]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800644a:	4313      	orrs	r3, r2
 800644c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800644e:	4b3e      	ldr	r3, [pc, #248]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	69db      	ldr	r3, [r3, #28]
 800645a:	021b      	lsls	r3, r3, #8
 800645c:	493a      	ldr	r1, [pc, #232]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800645e:	4313      	orrs	r3, r2
 8006460:	604b      	str	r3, [r1, #4]
 8006462:	e01a      	b.n	800649a <HAL_RCC_OscConfig+0x1f6>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006464:	4b38      	ldr	r3, [pc, #224]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4a37      	ldr	r2, [pc, #220]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800646a:	f023 0301 	bic.w	r3, r3, #1
 800646e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006470:	f7fd fbe4 	bl	8003c3c <HAL_GetTick>
 8006474:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006476:	e008      	b.n	800648a <HAL_RCC_OscConfig+0x1e6>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006478:	f7fd fbe0 	bl	8003c3c <HAL_GetTick>
 800647c:	4602      	mov	r2, r0
 800647e:	693b      	ldr	r3, [r7, #16]
 8006480:	1ad3      	subs	r3, r2, r3
 8006482:	2b02      	cmp	r3, #2
 8006484:	d901      	bls.n	800648a <HAL_RCC_OscConfig+0x1e6>
          {
            return HAL_TIMEOUT;
 8006486:	2303      	movs	r3, #3
 8006488:	e2f1      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 800648a:	4b2f      	ldr	r3, [pc, #188]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	f003 0302 	and.w	r3, r3, #2
 8006492:	2b00      	cmp	r3, #0
 8006494:	d1f0      	bne.n	8006478 <HAL_RCC_OscConfig+0x1d4>
 8006496:	e000      	b.n	800649a <HAL_RCC_OscConfig+0x1f6>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006498:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	681b      	ldr	r3, [r3, #0]
 800649e:	f003 0301 	and.w	r3, r3, #1
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d074      	beq.n	8006590 <HAL_RCC_OscConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80064a6:	69bb      	ldr	r3, [r7, #24]
 80064a8:	2b08      	cmp	r3, #8
 80064aa:	d005      	beq.n	80064b8 <HAL_RCC_OscConfig+0x214>
 80064ac:	69bb      	ldr	r3, [r7, #24]
 80064ae:	2b0c      	cmp	r3, #12
 80064b0:	d10e      	bne.n	80064d0 <HAL_RCC_OscConfig+0x22c>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80064b2:	697b      	ldr	r3, [r7, #20]
 80064b4:	2b03      	cmp	r3, #3
 80064b6:	d10b      	bne.n	80064d0 <HAL_RCC_OscConfig+0x22c>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80064b8:	4b23      	ldr	r3, [pc, #140]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80064c0:	2b00      	cmp	r3, #0
 80064c2:	d064      	beq.n	800658e <HAL_RCC_OscConfig+0x2ea>
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	685b      	ldr	r3, [r3, #4]
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d160      	bne.n	800658e <HAL_RCC_OscConfig+0x2ea>
      {
        return HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	e2ce      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	685b      	ldr	r3, [r3, #4]
 80064d4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064d8:	d106      	bne.n	80064e8 <HAL_RCC_OscConfig+0x244>
 80064da:	4b1b      	ldr	r3, [pc, #108]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80064dc:	681b      	ldr	r3, [r3, #0]
 80064de:	4a1a      	ldr	r2, [pc, #104]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80064e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80064e4:	6013      	str	r3, [r2, #0]
 80064e6:	e01d      	b.n	8006524 <HAL_RCC_OscConfig+0x280>
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	685b      	ldr	r3, [r3, #4]
 80064ec:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80064f0:	d10c      	bne.n	800650c <HAL_RCC_OscConfig+0x268>
 80064f2:	4b15      	ldr	r3, [pc, #84]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80064f4:	681b      	ldr	r3, [r3, #0]
 80064f6:	4a14      	ldr	r2, [pc, #80]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 80064f8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80064fc:	6013      	str	r3, [r2, #0]
 80064fe:	4b12      	ldr	r3, [pc, #72]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	4a11      	ldr	r2, [pc, #68]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006504:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006508:	6013      	str	r3, [r2, #0]
 800650a:	e00b      	b.n	8006524 <HAL_RCC_OscConfig+0x280>
 800650c:	4b0e      	ldr	r3, [pc, #56]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800650e:	681b      	ldr	r3, [r3, #0]
 8006510:	4a0d      	ldr	r2, [pc, #52]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 8006512:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006516:	6013      	str	r3, [r2, #0]
 8006518:	4b0b      	ldr	r3, [pc, #44]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800651a:	681b      	ldr	r3, [r3, #0]
 800651c:	4a0a      	ldr	r2, [pc, #40]	; (8006548 <HAL_RCC_OscConfig+0x2a4>)
 800651e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006522:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	2b00      	cmp	r3, #0
 800652a:	d01c      	beq.n	8006566 <HAL_RCC_OscConfig+0x2c2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800652c:	f7fd fb86 	bl	8003c3c <HAL_GetTick>
 8006530:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006532:	e011      	b.n	8006558 <HAL_RCC_OscConfig+0x2b4>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006534:	f7fd fb82 	bl	8003c3c <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	693b      	ldr	r3, [r7, #16]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b64      	cmp	r3, #100	; 0x64
 8006540:	d90a      	bls.n	8006558 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e293      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
 8006546:	bf00      	nop
 8006548:	40021000 	.word	0x40021000
 800654c:	0800d720 	.word	0x0800d720
 8006550:	20000200 	.word	0x20000200
 8006554:	20000204 	.word	0x20000204
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006558:	4bae      	ldr	r3, [pc, #696]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006560:	2b00      	cmp	r3, #0
 8006562:	d0e7      	beq.n	8006534 <HAL_RCC_OscConfig+0x290>
 8006564:	e014      	b.n	8006590 <HAL_RCC_OscConfig+0x2ec>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006566:	f7fd fb69 	bl	8003c3c <HAL_GetTick>
 800656a:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800656c:	e008      	b.n	8006580 <HAL_RCC_OscConfig+0x2dc>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800656e:	f7fd fb65 	bl	8003c3c <HAL_GetTick>
 8006572:	4602      	mov	r2, r0
 8006574:	693b      	ldr	r3, [r7, #16]
 8006576:	1ad3      	subs	r3, r2, r3
 8006578:	2b64      	cmp	r3, #100	; 0x64
 800657a:	d901      	bls.n	8006580 <HAL_RCC_OscConfig+0x2dc>
          {
            return HAL_TIMEOUT;
 800657c:	2303      	movs	r3, #3
 800657e:	e276      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8006580:	4ba4      	ldr	r3, [pc, #656]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006588:	2b00      	cmp	r3, #0
 800658a:	d1f0      	bne.n	800656e <HAL_RCC_OscConfig+0x2ca>
 800658c:	e000      	b.n	8006590 <HAL_RCC_OscConfig+0x2ec>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800658e:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	f003 0302 	and.w	r3, r3, #2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d060      	beq.n	800665e <HAL_RCC_OscConfig+0x3ba>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800659c:	69bb      	ldr	r3, [r7, #24]
 800659e:	2b04      	cmp	r3, #4
 80065a0:	d005      	beq.n	80065ae <HAL_RCC_OscConfig+0x30a>
 80065a2:	69bb      	ldr	r3, [r7, #24]
 80065a4:	2b0c      	cmp	r3, #12
 80065a6:	d119      	bne.n	80065dc <HAL_RCC_OscConfig+0x338>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80065a8:	697b      	ldr	r3, [r7, #20]
 80065aa:	2b02      	cmp	r3, #2
 80065ac:	d116      	bne.n	80065dc <HAL_RCC_OscConfig+0x338>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065ae:	4b99      	ldr	r3, [pc, #612]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80065b0:	681b      	ldr	r3, [r3, #0]
 80065b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80065b6:	2b00      	cmp	r3, #0
 80065b8:	d005      	beq.n	80065c6 <HAL_RCC_OscConfig+0x322>
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	68db      	ldr	r3, [r3, #12]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d101      	bne.n	80065c6 <HAL_RCC_OscConfig+0x322>
      {
        return HAL_ERROR;
 80065c2:	2301      	movs	r3, #1
 80065c4:	e253      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80065c6:	4b93      	ldr	r3, [pc, #588]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	691b      	ldr	r3, [r3, #16]
 80065d2:	061b      	lsls	r3, r3, #24
 80065d4:	498f      	ldr	r1, [pc, #572]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80065d6:	4313      	orrs	r3, r2
 80065d8:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80065da:	e040      	b.n	800665e <HAL_RCC_OscConfig+0x3ba>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	d023      	beq.n	800662c <HAL_RCC_OscConfig+0x388>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80065e4:	4b8b      	ldr	r3, [pc, #556]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80065e6:	681b      	ldr	r3, [r3, #0]
 80065e8:	4a8a      	ldr	r2, [pc, #552]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80065ea:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80065ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80065f0:	f7fd fb24 	bl	8003c3c <HAL_GetTick>
 80065f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80065f6:	e008      	b.n	800660a <HAL_RCC_OscConfig+0x366>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80065f8:	f7fd fb20 	bl	8003c3c <HAL_GetTick>
 80065fc:	4602      	mov	r2, r0
 80065fe:	693b      	ldr	r3, [r7, #16]
 8006600:	1ad3      	subs	r3, r2, r3
 8006602:	2b02      	cmp	r3, #2
 8006604:	d901      	bls.n	800660a <HAL_RCC_OscConfig+0x366>
          {
            return HAL_TIMEOUT;
 8006606:	2303      	movs	r3, #3
 8006608:	e231      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800660a:	4b82      	ldr	r3, [pc, #520]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 800660c:	681b      	ldr	r3, [r3, #0]
 800660e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006612:	2b00      	cmp	r3, #0
 8006614:	d0f0      	beq.n	80065f8 <HAL_RCC_OscConfig+0x354>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006616:	4b7f      	ldr	r3, [pc, #508]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006618:	685b      	ldr	r3, [r3, #4]
 800661a:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	691b      	ldr	r3, [r3, #16]
 8006622:	061b      	lsls	r3, r3, #24
 8006624:	497b      	ldr	r1, [pc, #492]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006626:	4313      	orrs	r3, r2
 8006628:	604b      	str	r3, [r1, #4]
 800662a:	e018      	b.n	800665e <HAL_RCC_OscConfig+0x3ba>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800662c:	4b79      	ldr	r3, [pc, #484]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 800662e:	681b      	ldr	r3, [r3, #0]
 8006630:	4a78      	ldr	r2, [pc, #480]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006632:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006636:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006638:	f7fd fb00 	bl	8003c3c <HAL_GetTick>
 800663c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800663e:	e008      	b.n	8006652 <HAL_RCC_OscConfig+0x3ae>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006640:	f7fd fafc 	bl	8003c3c <HAL_GetTick>
 8006644:	4602      	mov	r2, r0
 8006646:	693b      	ldr	r3, [r7, #16]
 8006648:	1ad3      	subs	r3, r2, r3
 800664a:	2b02      	cmp	r3, #2
 800664c:	d901      	bls.n	8006652 <HAL_RCC_OscConfig+0x3ae>
          {
            return HAL_TIMEOUT;
 800664e:	2303      	movs	r3, #3
 8006650:	e20d      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006652:	4b70      	ldr	r3, [pc, #448]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800665a:	2b00      	cmp	r3, #0
 800665c:	d1f0      	bne.n	8006640 <HAL_RCC_OscConfig+0x39c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800665e:	687b      	ldr	r3, [r7, #4]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	f003 0308 	and.w	r3, r3, #8
 8006666:	2b00      	cmp	r3, #0
 8006668:	d03c      	beq.n	80066e4 <HAL_RCC_OscConfig+0x440>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800666a:	687b      	ldr	r3, [r7, #4]
 800666c:	695b      	ldr	r3, [r3, #20]
 800666e:	2b00      	cmp	r3, #0
 8006670:	d01c      	beq.n	80066ac <HAL_RCC_OscConfig+0x408>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006672:	4b68      	ldr	r3, [pc, #416]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006674:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006678:	4a66      	ldr	r2, [pc, #408]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 800667a:	f043 0301 	orr.w	r3, r3, #1
 800667e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006682:	f7fd fadb 	bl	8003c3c <HAL_GetTick>
 8006686:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8006688:	e008      	b.n	800669c <HAL_RCC_OscConfig+0x3f8>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800668a:	f7fd fad7 	bl	8003c3c <HAL_GetTick>
 800668e:	4602      	mov	r2, r0
 8006690:	693b      	ldr	r3, [r7, #16]
 8006692:	1ad3      	subs	r3, r2, r3
 8006694:	2b02      	cmp	r3, #2
 8006696:	d901      	bls.n	800669c <HAL_RCC_OscConfig+0x3f8>
        {
          return HAL_TIMEOUT;
 8006698:	2303      	movs	r3, #3
 800669a:	e1e8      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800669c:	4b5d      	ldr	r3, [pc, #372]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 800669e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066a2:	f003 0302 	and.w	r3, r3, #2
 80066a6:	2b00      	cmp	r3, #0
 80066a8:	d0ef      	beq.n	800668a <HAL_RCC_OscConfig+0x3e6>
 80066aa:	e01b      	b.n	80066e4 <HAL_RCC_OscConfig+0x440>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80066ac:	4b59      	ldr	r3, [pc, #356]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80066ae:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066b2:	4a58      	ldr	r2, [pc, #352]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80066b4:	f023 0301 	bic.w	r3, r3, #1
 80066b8:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80066bc:	f7fd fabe 	bl	8003c3c <HAL_GetTick>
 80066c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066c2:	e008      	b.n	80066d6 <HAL_RCC_OscConfig+0x432>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80066c4:	f7fd faba 	bl	8003c3c <HAL_GetTick>
 80066c8:	4602      	mov	r2, r0
 80066ca:	693b      	ldr	r3, [r7, #16]
 80066cc:	1ad3      	subs	r3, r2, r3
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	d901      	bls.n	80066d6 <HAL_RCC_OscConfig+0x432>
        {
          return HAL_TIMEOUT;
 80066d2:	2303      	movs	r3, #3
 80066d4:	e1cb      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80066d6:	4b4f      	ldr	r3, [pc, #316]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80066d8:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80066dc:	f003 0302 	and.w	r3, r3, #2
 80066e0:	2b00      	cmp	r3, #0
 80066e2:	d1ef      	bne.n	80066c4 <HAL_RCC_OscConfig+0x420>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	681b      	ldr	r3, [r3, #0]
 80066e8:	f003 0304 	and.w	r3, r3, #4
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	f000 80a5 	beq.w	800683c <HAL_RCC_OscConfig+0x598>
  {
    FlagStatus       pwrclkchanged = RESET;
 80066f2:	2300      	movs	r3, #0
 80066f4:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80066f6:	4b47      	ldr	r3, [pc, #284]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80066f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80066fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80066fe:	2b00      	cmp	r3, #0
 8006700:	d10d      	bne.n	800671e <HAL_RCC_OscConfig+0x47a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006702:	4b44      	ldr	r3, [pc, #272]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006704:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006706:	4a43      	ldr	r2, [pc, #268]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800670c:	6593      	str	r3, [r2, #88]	; 0x58
 800670e:	4b41      	ldr	r3, [pc, #260]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006710:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006716:	60bb      	str	r3, [r7, #8]
 8006718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800671a:	2301      	movs	r3, #1
 800671c:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800671e:	4b3e      	ldr	r3, [pc, #248]	; (8006818 <HAL_RCC_OscConfig+0x574>)
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006726:	2b00      	cmp	r3, #0
 8006728:	d118      	bne.n	800675c <HAL_RCC_OscConfig+0x4b8>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800672a:	4b3b      	ldr	r3, [pc, #236]	; (8006818 <HAL_RCC_OscConfig+0x574>)
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	4a3a      	ldr	r2, [pc, #232]	; (8006818 <HAL_RCC_OscConfig+0x574>)
 8006730:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006736:	f7fd fa81 	bl	8003c3c <HAL_GetTick>
 800673a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800673c:	e008      	b.n	8006750 <HAL_RCC_OscConfig+0x4ac>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800673e:	f7fd fa7d 	bl	8003c3c <HAL_GetTick>
 8006742:	4602      	mov	r2, r0
 8006744:	693b      	ldr	r3, [r7, #16]
 8006746:	1ad3      	subs	r3, r2, r3
 8006748:	2b02      	cmp	r3, #2
 800674a:	d901      	bls.n	8006750 <HAL_RCC_OscConfig+0x4ac>
        {
          return HAL_TIMEOUT;
 800674c:	2303      	movs	r3, #3
 800674e:	e18e      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8006750:	4b31      	ldr	r3, [pc, #196]	; (8006818 <HAL_RCC_OscConfig+0x574>)
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006758:	2b00      	cmp	r3, #0
 800675a:	d0f0      	beq.n	800673e <HAL_RCC_OscConfig+0x49a>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800675c:	687b      	ldr	r3, [r7, #4]
 800675e:	689b      	ldr	r3, [r3, #8]
 8006760:	2b01      	cmp	r3, #1
 8006762:	d108      	bne.n	8006776 <HAL_RCC_OscConfig+0x4d2>
 8006764:	4b2b      	ldr	r3, [pc, #172]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006766:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800676a:	4a2a      	ldr	r2, [pc, #168]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 800676c:	f043 0301 	orr.w	r3, r3, #1
 8006770:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006774:	e024      	b.n	80067c0 <HAL_RCC_OscConfig+0x51c>
 8006776:	687b      	ldr	r3, [r7, #4]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	2b05      	cmp	r3, #5
 800677c:	d110      	bne.n	80067a0 <HAL_RCC_OscConfig+0x4fc>
 800677e:	4b25      	ldr	r3, [pc, #148]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006780:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006784:	4a23      	ldr	r2, [pc, #140]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006786:	f043 0304 	orr.w	r3, r3, #4
 800678a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800678e:	4b21      	ldr	r3, [pc, #132]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006790:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006794:	4a1f      	ldr	r2, [pc, #124]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 8006796:	f043 0301 	orr.w	r3, r3, #1
 800679a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800679e:	e00f      	b.n	80067c0 <HAL_RCC_OscConfig+0x51c>
 80067a0:	4b1c      	ldr	r3, [pc, #112]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80067a2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067a6:	4a1b      	ldr	r2, [pc, #108]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80067a8:	f023 0301 	bic.w	r3, r3, #1
 80067ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80067b0:	4b18      	ldr	r3, [pc, #96]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80067b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067b6:	4a17      	ldr	r2, [pc, #92]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80067b8:	f023 0304 	bic.w	r3, r3, #4
 80067bc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	689b      	ldr	r3, [r3, #8]
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	d016      	beq.n	80067f6 <HAL_RCC_OscConfig+0x552>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067c8:	f7fd fa38 	bl	8003c3c <HAL_GetTick>
 80067cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067ce:	e00a      	b.n	80067e6 <HAL_RCC_OscConfig+0x542>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067d0:	f7fd fa34 	bl	8003c3c <HAL_GetTick>
 80067d4:	4602      	mov	r2, r0
 80067d6:	693b      	ldr	r3, [r7, #16]
 80067d8:	1ad3      	subs	r3, r2, r3
 80067da:	f241 3288 	movw	r2, #5000	; 0x1388
 80067de:	4293      	cmp	r3, r2
 80067e0:	d901      	bls.n	80067e6 <HAL_RCC_OscConfig+0x542>
        {
          return HAL_TIMEOUT;
 80067e2:	2303      	movs	r3, #3
 80067e4:	e143      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80067e6:	4b0b      	ldr	r3, [pc, #44]	; (8006814 <HAL_RCC_OscConfig+0x570>)
 80067e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80067ec:	f003 0302 	and.w	r3, r3, #2
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0ed      	beq.n	80067d0 <HAL_RCC_OscConfig+0x52c>
 80067f4:	e019      	b.n	800682a <HAL_RCC_OscConfig+0x586>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80067f6:	f7fd fa21 	bl	8003c3c <HAL_GetTick>
 80067fa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80067fc:	e00e      	b.n	800681c <HAL_RCC_OscConfig+0x578>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80067fe:	f7fd fa1d 	bl	8003c3c <HAL_GetTick>
 8006802:	4602      	mov	r2, r0
 8006804:	693b      	ldr	r3, [r7, #16]
 8006806:	1ad3      	subs	r3, r2, r3
 8006808:	f241 3288 	movw	r2, #5000	; 0x1388
 800680c:	4293      	cmp	r3, r2
 800680e:	d905      	bls.n	800681c <HAL_RCC_OscConfig+0x578>
        {
          return HAL_TIMEOUT;
 8006810:	2303      	movs	r3, #3
 8006812:	e12c      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
 8006814:	40021000 	.word	0x40021000
 8006818:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800681c:	4b96      	ldr	r3, [pc, #600]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 800681e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006822:	f003 0302 	and.w	r3, r3, #2
 8006826:	2b00      	cmp	r3, #0
 8006828:	d1e9      	bne.n	80067fe <HAL_RCC_OscConfig+0x55a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800682a:	7ffb      	ldrb	r3, [r7, #31]
 800682c:	2b01      	cmp	r3, #1
 800682e:	d105      	bne.n	800683c <HAL_RCC_OscConfig+0x598>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006830:	4b91      	ldr	r3, [pc, #580]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006832:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006834:	4a90      	ldr	r2, [pc, #576]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006836:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800683a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	681b      	ldr	r3, [r3, #0]
 8006840:	f003 0320 	and.w	r3, r3, #32
 8006844:	2b00      	cmp	r3, #0
 8006846:	d03c      	beq.n	80068c2 <HAL_RCC_OscConfig+0x61e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800684c:	2b00      	cmp	r3, #0
 800684e:	d01c      	beq.n	800688a <HAL_RCC_OscConfig+0x5e6>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006850:	4b89      	ldr	r3, [pc, #548]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006852:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006856:	4a88      	ldr	r2, [pc, #544]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006858:	f043 0301 	orr.w	r3, r3, #1
 800685c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006860:	f7fd f9ec 	bl	8003c3c <HAL_GetTick>
 8006864:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006866:	e008      	b.n	800687a <HAL_RCC_OscConfig+0x5d6>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006868:	f7fd f9e8 	bl	8003c3c <HAL_GetTick>
 800686c:	4602      	mov	r2, r0
 800686e:	693b      	ldr	r3, [r7, #16]
 8006870:	1ad3      	subs	r3, r2, r3
 8006872:	2b02      	cmp	r3, #2
 8006874:	d901      	bls.n	800687a <HAL_RCC_OscConfig+0x5d6>
        {
          return HAL_TIMEOUT;
 8006876:	2303      	movs	r3, #3
 8006878:	e0f9      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800687a:	4b7f      	ldr	r3, [pc, #508]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 800687c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006880:	f003 0302 	and.w	r3, r3, #2
 8006884:	2b00      	cmp	r3, #0
 8006886:	d0ef      	beq.n	8006868 <HAL_RCC_OscConfig+0x5c4>
 8006888:	e01b      	b.n	80068c2 <HAL_RCC_OscConfig+0x61e>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800688a:	4b7b      	ldr	r3, [pc, #492]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 800688c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006890:	4a79      	ldr	r2, [pc, #484]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006892:	f023 0301 	bic.w	r3, r3, #1
 8006896:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800689a:	f7fd f9cf 	bl	8003c3c <HAL_GetTick>
 800689e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068a0:	e008      	b.n	80068b4 <HAL_RCC_OscConfig+0x610>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80068a2:	f7fd f9cb 	bl	8003c3c <HAL_GetTick>
 80068a6:	4602      	mov	r2, r0
 80068a8:	693b      	ldr	r3, [r7, #16]
 80068aa:	1ad3      	subs	r3, r2, r3
 80068ac:	2b02      	cmp	r3, #2
 80068ae:	d901      	bls.n	80068b4 <HAL_RCC_OscConfig+0x610>
        {
          return HAL_TIMEOUT;
 80068b0:	2303      	movs	r3, #3
 80068b2:	e0dc      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80068b4:	4b70      	ldr	r3, [pc, #448]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80068b6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80068ba:	f003 0302 	and.w	r3, r3, #2
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d1ef      	bne.n	80068a2 <HAL_RCC_OscConfig+0x5fe>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80068c2:	687b      	ldr	r3, [r7, #4]
 80068c4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	f000 80d0 	beq.w	8006a6c <HAL_RCC_OscConfig+0x7c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_CFGR_SWS_PLL)
 80068cc:	69bb      	ldr	r3, [r7, #24]
 80068ce:	2b0c      	cmp	r3, #12
 80068d0:	f000 808d 	beq.w	80069ee <HAL_RCC_OscConfig+0x74a>
    {
      if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80068d8:	2b02      	cmp	r3, #2
 80068da:	d15a      	bne.n	8006992 <HAL_RCC_OscConfig+0x6ee>
#endif /* RCC_PLLP_SUPPORT */
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80068dc:	4b66      	ldr	r3, [pc, #408]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	4a65      	ldr	r2, [pc, #404]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80068e2:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80068e6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068e8:	f7fd f9a8 	bl	8003c3c <HAL_GetTick>
 80068ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80068ee:	e008      	b.n	8006902 <HAL_RCC_OscConfig+0x65e>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80068f0:	f7fd f9a4 	bl	8003c3c <HAL_GetTick>
 80068f4:	4602      	mov	r2, r0
 80068f6:	693b      	ldr	r3, [r7, #16]
 80068f8:	1ad3      	subs	r3, r2, r3
 80068fa:	2b02      	cmp	r3, #2
 80068fc:	d901      	bls.n	8006902 <HAL_RCC_OscConfig+0x65e>
          {
            return HAL_TIMEOUT;
 80068fe:	2303      	movs	r3, #3
 8006900:	e0b5      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8006902:	4b5d      	ldr	r3, [pc, #372]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800690a:	2b00      	cmp	r3, #0
 800690c:	d1f0      	bne.n	80068f0 <HAL_RCC_OscConfig+0x64c>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800690e:	4b5a      	ldr	r3, [pc, #360]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006910:	68da      	ldr	r2, [r3, #12]
 8006912:	4b5a      	ldr	r3, [pc, #360]	; (8006a7c <HAL_RCC_OscConfig+0x7d8>)
 8006914:	4013      	ands	r3, r2
 8006916:	687a      	ldr	r2, [r7, #4]
 8006918:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800691a:	687a      	ldr	r2, [r7, #4]
 800691c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800691e:	3a01      	subs	r2, #1
 8006920:	0112      	lsls	r2, r2, #4
 8006922:	4311      	orrs	r1, r2
 8006924:	687a      	ldr	r2, [r7, #4]
 8006926:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006928:	0212      	lsls	r2, r2, #8
 800692a:	4311      	orrs	r1, r2
 800692c:	687a      	ldr	r2, [r7, #4]
 800692e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006930:	0852      	lsrs	r2, r2, #1
 8006932:	3a01      	subs	r2, #1
 8006934:	0552      	lsls	r2, r2, #21
 8006936:	4311      	orrs	r1, r2
 8006938:	687a      	ldr	r2, [r7, #4]
 800693a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800693c:	0852      	lsrs	r2, r2, #1
 800693e:	3a01      	subs	r2, #1
 8006940:	0652      	lsls	r2, r2, #25
 8006942:	4311      	orrs	r1, r2
 8006944:	687a      	ldr	r2, [r7, #4]
 8006946:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8006948:	06d2      	lsls	r2, r2, #27
 800694a:	430a      	orrs	r2, r1
 800694c:	494a      	ldr	r1, [pc, #296]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 800694e:	4313      	orrs	r3, r2
 8006950:	60cb      	str	r3, [r1, #12]
#endif
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006952:	4b49      	ldr	r3, [pc, #292]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	4a48      	ldr	r2, [pc, #288]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006958:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800695c:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800695e:	4b46      	ldr	r3, [pc, #280]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006960:	68db      	ldr	r3, [r3, #12]
 8006962:	4a45      	ldr	r2, [pc, #276]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006964:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006968:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800696a:	f7fd f967 	bl	8003c3c <HAL_GetTick>
 800696e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006970:	e008      	b.n	8006984 <HAL_RCC_OscConfig+0x6e0>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006972:	f7fd f963 	bl	8003c3c <HAL_GetTick>
 8006976:	4602      	mov	r2, r0
 8006978:	693b      	ldr	r3, [r7, #16]
 800697a:	1ad3      	subs	r3, r2, r3
 800697c:	2b02      	cmp	r3, #2
 800697e:	d901      	bls.n	8006984 <HAL_RCC_OscConfig+0x6e0>
          {
            return HAL_TIMEOUT;
 8006980:	2303      	movs	r3, #3
 8006982:	e074      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006984:	4b3c      	ldr	r3, [pc, #240]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d0f0      	beq.n	8006972 <HAL_RCC_OscConfig+0x6ce>
 8006990:	e06c      	b.n	8006a6c <HAL_RCC_OscConfig+0x7c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006992:	4b39      	ldr	r3, [pc, #228]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4a38      	ldr	r2, [pc, #224]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 8006998:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800699c:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 800699e:	4b36      	ldr	r3, [pc, #216]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069a0:	681b      	ldr	r3, [r3, #0]
 80069a2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d105      	bne.n	80069b6 <HAL_RCC_OscConfig+0x712>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 80069aa:	4b33      	ldr	r3, [pc, #204]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069ac:	68db      	ldr	r3, [r3, #12]
 80069ae:	4a32      	ldr	r2, [pc, #200]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069b0:	f023 0303 	bic.w	r3, r3, #3
 80069b4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80069b6:	4b30      	ldr	r3, [pc, #192]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069b8:	68db      	ldr	r3, [r3, #12]
 80069ba:	4a2f      	ldr	r2, [pc, #188]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069bc:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80069c0:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80069c4:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80069c6:	f7fd f939 	bl	8003c3c <HAL_GetTick>
 80069ca:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069cc:	e008      	b.n	80069e0 <HAL_RCC_OscConfig+0x73c>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80069ce:	f7fd f935 	bl	8003c3c <HAL_GetTick>
 80069d2:	4602      	mov	r2, r0
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	1ad3      	subs	r3, r2, r3
 80069d8:	2b02      	cmp	r3, #2
 80069da:	d901      	bls.n	80069e0 <HAL_RCC_OscConfig+0x73c>
          {
            return HAL_TIMEOUT;
 80069dc:	2303      	movs	r3, #3
 80069de:	e046      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80069e0:	4b25      	ldr	r3, [pc, #148]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d1f0      	bne.n	80069ce <HAL_RCC_OscConfig+0x72a>
 80069ec:	e03e      	b.n	8006a6c <HAL_RCC_OscConfig+0x7c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069f2:	2b01      	cmp	r3, #1
 80069f4:	d101      	bne.n	80069fa <HAL_RCC_OscConfig+0x756>
      {
        return HAL_ERROR;
 80069f6:	2301      	movs	r3, #1
 80069f8:	e039      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
      }
      else
      {
        pll_config = RCC->PLLCFGR;
 80069fa:	4b1f      	ldr	r3, [pc, #124]	; (8006a78 <HAL_RCC_OscConfig+0x7d4>)
 80069fc:	68db      	ldr	r3, [r3, #12]
 80069fe:	617b      	str	r3, [r7, #20]
        /* Do not return HAL_ERROR if request repeats the current configuration */
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	f003 0203 	and.w	r2, r3, #3
 8006a06:	687b      	ldr	r3, [r7, #4]
 8006a08:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d12c      	bne.n	8006a68 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006a18:	3b01      	subs	r3, #1
 8006a1a:	011b      	lsls	r3, r3, #4
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006a1c:	429a      	cmp	r2, r3
 8006a1e:	d123      	bne.n	8006a68 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a20:	697b      	ldr	r3, [r7, #20]
 8006a22:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006a2a:	021b      	lsls	r3, r3, #8
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006a2c:	429a      	cmp	r2, r3
 8006a2e:	d11b      	bne.n	8006a68 <HAL_RCC_OscConfig+0x7c4>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006a36:	687b      	ldr	r3, [r7, #4]
 8006a38:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006a3a:	06db      	lsls	r3, r3, #27
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006a3c:	429a      	cmp	r2, r3
 8006a3e:	d113      	bne.n	8006a68 <HAL_RCC_OscConfig+0x7c4>
#else
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a40:	697b      	ldr	r3, [r7, #20]
 8006a42:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006a46:	687b      	ldr	r3, [r7, #4]
 8006a48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a4a:	085b      	lsrs	r3, r3, #1
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	055b      	lsls	r3, r3, #21
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8006a50:	429a      	cmp	r2, r3
 8006a52:	d109      	bne.n	8006a68 <HAL_RCC_OscConfig+0x7c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006a54:	697b      	ldr	r3, [r7, #20]
 8006a56:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a5e:	085b      	lsrs	r3, r3, #1
 8006a60:	3b01      	subs	r3, #1
 8006a62:	065b      	lsls	r3, r3, #25
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006a64:	429a      	cmp	r2, r3
 8006a66:	d001      	beq.n	8006a6c <HAL_RCC_OscConfig+0x7c8>
        {
          return HAL_ERROR;
 8006a68:	2301      	movs	r3, #1
 8006a6a:	e000      	b.n	8006a6e <HAL_RCC_OscConfig+0x7ca>
        }
      }
    }
  }
  return HAL_OK;
 8006a6c:	2300      	movs	r3, #0
}
 8006a6e:	4618      	mov	r0, r3
 8006a70:	3720      	adds	r7, #32
 8006a72:	46bd      	mov	sp, r7
 8006a74:	bd80      	pop	{r7, pc}
 8006a76:	bf00      	nop
 8006a78:	40021000 	.word	0x40021000
 8006a7c:	019d808c 	.word	0x019d808c

08006a80 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006a80:	b580      	push	{r7, lr}
 8006a82:	b084      	sub	sp, #16
 8006a84:	af00      	add	r7, sp, #0
 8006a86:	6078      	str	r0, [r7, #4]
 8006a88:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	2b00      	cmp	r3, #0
 8006a8e:	d101      	bne.n	8006a94 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006a90:	2301      	movs	r3, #1
 8006a92:	e0c8      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006a94:	4b66      	ldr	r3, [pc, #408]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006a96:	681b      	ldr	r3, [r3, #0]
 8006a98:	f003 0307 	and.w	r3, r3, #7
 8006a9c:	683a      	ldr	r2, [r7, #0]
 8006a9e:	429a      	cmp	r2, r3
 8006aa0:	d910      	bls.n	8006ac4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006aa2:	4b63      	ldr	r3, [pc, #396]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006aa4:	681b      	ldr	r3, [r3, #0]
 8006aa6:	f023 0207 	bic.w	r2, r3, #7
 8006aaa:	4961      	ldr	r1, [pc, #388]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006aac:	683b      	ldr	r3, [r7, #0]
 8006aae:	4313      	orrs	r3, r2
 8006ab0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ab2:	4b5f      	ldr	r3, [pc, #380]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f003 0307 	and.w	r3, r3, #7
 8006aba:	683a      	ldr	r2, [r7, #0]
 8006abc:	429a      	cmp	r2, r3
 8006abe:	d001      	beq.n	8006ac4 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8006ac0:	2301      	movs	r3, #1
 8006ac2:	e0b0      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006ac4:	687b      	ldr	r3, [r7, #4]
 8006ac6:	681b      	ldr	r3, [r3, #0]
 8006ac8:	f003 0301 	and.w	r3, r3, #1
 8006acc:	2b00      	cmp	r3, #0
 8006ace:	d04c      	beq.n	8006b6a <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	685b      	ldr	r3, [r3, #4]
 8006ad4:	2b03      	cmp	r3, #3
 8006ad6:	d107      	bne.n	8006ae8 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006ad8:	4b56      	ldr	r3, [pc, #344]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8006ae0:	2b00      	cmp	r3, #0
 8006ae2:	d121      	bne.n	8006b28 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006ae4:	2301      	movs	r3, #1
 8006ae6:	e09e      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	685b      	ldr	r3, [r3, #4]
 8006aec:	2b02      	cmp	r3, #2
 8006aee:	d107      	bne.n	8006b00 <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006af0:	4b50      	ldr	r3, [pc, #320]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006af2:	681b      	ldr	r3, [r3, #0]
 8006af4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006af8:	2b00      	cmp	r3, #0
 8006afa:	d115      	bne.n	8006b28 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006afc:	2301      	movs	r3, #1
 8006afe:	e092      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	685b      	ldr	r3, [r3, #4]
 8006b04:	2b00      	cmp	r3, #0
 8006b06:	d107      	bne.n	8006b18 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006b08:	4b4a      	ldr	r3, [pc, #296]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f003 0302 	and.w	r3, r3, #2
 8006b10:	2b00      	cmp	r3, #0
 8006b12:	d109      	bne.n	8006b28 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006b14:	2301      	movs	r3, #1
 8006b16:	e086      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006b18:	4b46      	ldr	r3, [pc, #280]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b1a:	681b      	ldr	r3, [r3, #0]
 8006b1c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d101      	bne.n	8006b28 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006b24:	2301      	movs	r3, #1
 8006b26:	e07e      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006b28:	4b42      	ldr	r3, [pc, #264]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b2a:	689b      	ldr	r3, [r3, #8]
 8006b2c:	f023 0203 	bic.w	r2, r3, #3
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	685b      	ldr	r3, [r3, #4]
 8006b34:	493f      	ldr	r1, [pc, #252]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b36:	4313      	orrs	r3, r2
 8006b38:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006b3a:	f7fd f87f 	bl	8003c3c <HAL_GetTick>
 8006b3e:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b40:	e00a      	b.n	8006b58 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006b42:	f7fd f87b 	bl	8003c3c <HAL_GetTick>
 8006b46:	4602      	mov	r2, r0
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	1ad3      	subs	r3, r2, r3
 8006b4c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006b50:	4293      	cmp	r3, r2
 8006b52:	d901      	bls.n	8006b58 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8006b54:	2303      	movs	r3, #3
 8006b56:	e066      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006b58:	4b36      	ldr	r3, [pc, #216]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b5a:	689b      	ldr	r3, [r3, #8]
 8006b5c:	f003 020c 	and.w	r2, r3, #12
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	685b      	ldr	r3, [r3, #4]
 8006b64:	009b      	lsls	r3, r3, #2
 8006b66:	429a      	cmp	r2, r3
 8006b68:	d1eb      	bne.n	8006b42 <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	681b      	ldr	r3, [r3, #0]
 8006b6e:	f003 0302 	and.w	r3, r3, #2
 8006b72:	2b00      	cmp	r3, #0
 8006b74:	d008      	beq.n	8006b88 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8006b76:	4b2f      	ldr	r3, [pc, #188]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b78:	689b      	ldr	r3, [r3, #8]
 8006b7a:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006b7e:	687b      	ldr	r3, [r7, #4]
 8006b80:	689b      	ldr	r3, [r3, #8]
 8006b82:	492c      	ldr	r1, [pc, #176]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006b84:	4313      	orrs	r3, r2
 8006b86:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006b88:	4b29      	ldr	r3, [pc, #164]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	f003 0307 	and.w	r3, r3, #7
 8006b90:	683a      	ldr	r2, [r7, #0]
 8006b92:	429a      	cmp	r2, r3
 8006b94:	d210      	bcs.n	8006bb8 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006b96:	4b26      	ldr	r3, [pc, #152]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	f023 0207 	bic.w	r2, r3, #7
 8006b9e:	4924      	ldr	r1, [pc, #144]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	4313      	orrs	r3, r2
 8006ba4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006ba6:	4b22      	ldr	r3, [pc, #136]	; (8006c30 <HAL_RCC_ClockConfig+0x1b0>)
 8006ba8:	681b      	ldr	r3, [r3, #0]
 8006baa:	f003 0307 	and.w	r3, r3, #7
 8006bae:	683a      	ldr	r2, [r7, #0]
 8006bb0:	429a      	cmp	r2, r3
 8006bb2:	d001      	beq.n	8006bb8 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006bb4:	2301      	movs	r3, #1
 8006bb6:	e036      	b.n	8006c26 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	f003 0304 	and.w	r3, r3, #4
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d008      	beq.n	8006bd6 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006bc4:	4b1b      	ldr	r3, [pc, #108]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006bc6:	689b      	ldr	r3, [r3, #8]
 8006bc8:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	68db      	ldr	r3, [r3, #12]
 8006bd0:	4918      	ldr	r1, [pc, #96]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006bd2:	4313      	orrs	r3, r2
 8006bd4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	681b      	ldr	r3, [r3, #0]
 8006bda:	f003 0308 	and.w	r3, r3, #8
 8006bde:	2b00      	cmp	r3, #0
 8006be0:	d009      	beq.n	8006bf6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8006be2:	4b14      	ldr	r3, [pc, #80]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006be4:	689b      	ldr	r3, [r3, #8]
 8006be6:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	691b      	ldr	r3, [r3, #16]
 8006bee:	00db      	lsls	r3, r3, #3
 8006bf0:	4910      	ldr	r1, [pc, #64]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006bf2:	4313      	orrs	r3, r2
 8006bf4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006bf6:	f000 f825 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 8006bfa:	4601      	mov	r1, r0
 8006bfc:	4b0d      	ldr	r3, [pc, #52]	; (8006c34 <HAL_RCC_ClockConfig+0x1b4>)
 8006bfe:	689b      	ldr	r3, [r3, #8]
 8006c00:	091b      	lsrs	r3, r3, #4
 8006c02:	f003 030f 	and.w	r3, r3, #15
 8006c06:	4a0c      	ldr	r2, [pc, #48]	; (8006c38 <HAL_RCC_ClockConfig+0x1b8>)
 8006c08:	5cd3      	ldrb	r3, [r2, r3]
 8006c0a:	f003 031f 	and.w	r3, r3, #31
 8006c0e:	fa21 f303 	lsr.w	r3, r1, r3
 8006c12:	4a0a      	ldr	r2, [pc, #40]	; (8006c3c <HAL_RCC_ClockConfig+0x1bc>)
 8006c14:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006c16:	4b0a      	ldr	r3, [pc, #40]	; (8006c40 <HAL_RCC_ClockConfig+0x1c0>)
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	f7fc ffc2 	bl	8003ba4 <HAL_InitTick>
 8006c20:	4603      	mov	r3, r0
 8006c22:	72fb      	strb	r3, [r7, #11]

  return status;
 8006c24:	7afb      	ldrb	r3, [r7, #11]
}
 8006c26:	4618      	mov	r0, r3
 8006c28:	3710      	adds	r7, #16
 8006c2a:	46bd      	mov	sp, r7
 8006c2c:	bd80      	pop	{r7, pc}
 8006c2e:	bf00      	nop
 8006c30:	40022000 	.word	0x40022000
 8006c34:	40021000 	.word	0x40021000
 8006c38:	0800d720 	.word	0x0800d720
 8006c3c:	20000200 	.word	0x20000200
 8006c40:	20000204 	.word	0x20000204

08006c44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006c44:	b480      	push	{r7}
 8006c46:	b089      	sub	sp, #36	; 0x24
 8006c48:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	61fb      	str	r3, [r7, #28]
 8006c4e:	2300      	movs	r3, #0
 8006c50:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8006c52:	4b3d      	ldr	r3, [pc, #244]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006c54:	689b      	ldr	r3, [r3, #8]
 8006c56:	f003 030c 	and.w	r3, r3, #12
 8006c5a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006c5c:	4b3a      	ldr	r3, [pc, #232]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006c5e:	68db      	ldr	r3, [r3, #12]
 8006c60:	f003 0303 	and.w	r3, r3, #3
 8006c64:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8006c66:	693b      	ldr	r3, [r7, #16]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d005      	beq.n	8006c78 <HAL_RCC_GetSysClockFreq+0x34>
 8006c6c:	693b      	ldr	r3, [r7, #16]
 8006c6e:	2b0c      	cmp	r3, #12
 8006c70:	d121      	bne.n	8006cb6 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8006c72:	68fb      	ldr	r3, [r7, #12]
 8006c74:	2b01      	cmp	r3, #1
 8006c76:	d11e      	bne.n	8006cb6 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8006c78:	4b33      	ldr	r3, [pc, #204]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f003 0308 	and.w	r3, r3, #8
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d107      	bne.n	8006c94 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006c84:	4b30      	ldr	r3, [pc, #192]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006c86:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006c8a:	0a1b      	lsrs	r3, r3, #8
 8006c8c:	f003 030f 	and.w	r3, r3, #15
 8006c90:	61fb      	str	r3, [r7, #28]
 8006c92:	e005      	b.n	8006ca0 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006c94:	4b2c      	ldr	r3, [pc, #176]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	091b      	lsrs	r3, r3, #4
 8006c9a:	f003 030f 	and.w	r3, r3, #15
 8006c9e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006ca0:	4a2a      	ldr	r2, [pc, #168]	; (8006d4c <HAL_RCC_GetSysClockFreq+0x108>)
 8006ca2:	69fb      	ldr	r3, [r7, #28]
 8006ca4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006ca8:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006caa:	693b      	ldr	r3, [r7, #16]
 8006cac:	2b00      	cmp	r3, #0
 8006cae:	d10d      	bne.n	8006ccc <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006cb0:	69fb      	ldr	r3, [r7, #28]
 8006cb2:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006cb4:	e00a      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006cb6:	693b      	ldr	r3, [r7, #16]
 8006cb8:	2b04      	cmp	r3, #4
 8006cba:	d102      	bne.n	8006cc2 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006cbc:	4b24      	ldr	r3, [pc, #144]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006cbe:	61bb      	str	r3, [r7, #24]
 8006cc0:	e004      	b.n	8006ccc <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006cc2:	693b      	ldr	r3, [r7, #16]
 8006cc4:	2b08      	cmp	r3, #8
 8006cc6:	d101      	bne.n	8006ccc <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006cc8:	4b22      	ldr	r3, [pc, #136]	; (8006d54 <HAL_RCC_GetSysClockFreq+0x110>)
 8006cca:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006ccc:	693b      	ldr	r3, [r7, #16]
 8006cce:	2b0c      	cmp	r3, #12
 8006cd0:	d133      	bne.n	8006d3a <HAL_RCC_GetSysClockFreq+0xf6>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006cd2:	4b1d      	ldr	r3, [pc, #116]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006cd4:	68db      	ldr	r3, [r3, #12]
 8006cd6:	f003 0303 	and.w	r3, r3, #3
 8006cda:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b02      	cmp	r3, #2
 8006ce0:	d002      	beq.n	8006ce8 <HAL_RCC_GetSysClockFreq+0xa4>
 8006ce2:	2b03      	cmp	r3, #3
 8006ce4:	d003      	beq.n	8006cee <HAL_RCC_GetSysClockFreq+0xaa>
 8006ce6:	e005      	b.n	8006cf4 <HAL_RCC_GetSysClockFreq+0xb0>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006ce8:	4b19      	ldr	r3, [pc, #100]	; (8006d50 <HAL_RCC_GetSysClockFreq+0x10c>)
 8006cea:	617b      	str	r3, [r7, #20]
      break;
 8006cec:	e005      	b.n	8006cfa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006cee:	4b19      	ldr	r3, [pc, #100]	; (8006d54 <HAL_RCC_GetSysClockFreq+0x110>)
 8006cf0:	617b      	str	r3, [r7, #20]
      break;
 8006cf2:	e002      	b.n	8006cfa <HAL_RCC_GetSysClockFreq+0xb6>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006cf4:	69fb      	ldr	r3, [r7, #28]
 8006cf6:	617b      	str	r3, [r7, #20]
      break;
 8006cf8:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006cfa:	4b13      	ldr	r3, [pc, #76]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006cfc:	68db      	ldr	r3, [r3, #12]
 8006cfe:	091b      	lsrs	r3, r3, #4
 8006d00:	f003 0307 	and.w	r3, r3, #7
 8006d04:	3301      	adds	r3, #1
 8006d06:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006d08:	4b0f      	ldr	r3, [pc, #60]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006d0a:	68db      	ldr	r3, [r3, #12]
 8006d0c:	0a1b      	lsrs	r3, r3, #8
 8006d0e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d12:	697a      	ldr	r2, [r7, #20]
 8006d14:	fb02 f203 	mul.w	r2, r2, r3
 8006d18:	687b      	ldr	r3, [r7, #4]
 8006d1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d1e:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006d20:	4b09      	ldr	r3, [pc, #36]	; (8006d48 <HAL_RCC_GetSysClockFreq+0x104>)
 8006d22:	68db      	ldr	r3, [r3, #12]
 8006d24:	0e5b      	lsrs	r3, r3, #25
 8006d26:	f003 0303 	and.w	r3, r3, #3
 8006d2a:	3301      	adds	r3, #1
 8006d2c:	005b      	lsls	r3, r3, #1
 8006d2e:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006d30:	697a      	ldr	r2, [r7, #20]
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	fbb2 f3f3 	udiv	r3, r2, r3
 8006d38:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006d3a:	69bb      	ldr	r3, [r7, #24]
}
 8006d3c:	4618      	mov	r0, r3
 8006d3e:	3724      	adds	r7, #36	; 0x24
 8006d40:	46bd      	mov	sp, r7
 8006d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d46:	4770      	bx	lr
 8006d48:	40021000 	.word	0x40021000
 8006d4c:	0800d738 	.word	0x0800d738
 8006d50:	00f42400 	.word	0x00f42400
 8006d54:	007a1200 	.word	0x007a1200

08006d58 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006d58:	b480      	push	{r7}
 8006d5a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006d5c:	4b03      	ldr	r3, [pc, #12]	; (8006d6c <HAL_RCC_GetHCLKFreq+0x14>)
 8006d5e:	681b      	ldr	r3, [r3, #0]
}
 8006d60:	4618      	mov	r0, r3
 8006d62:	46bd      	mov	sp, r7
 8006d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d68:	4770      	bx	lr
 8006d6a:	bf00      	nop
 8006d6c:	20000200 	.word	0x20000200

08006d70 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006d70:	b580      	push	{r7, lr}
 8006d72:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006d74:	f7ff fff0 	bl	8006d58 <HAL_RCC_GetHCLKFreq>
 8006d78:	4601      	mov	r1, r0
 8006d7a:	4b06      	ldr	r3, [pc, #24]	; (8006d94 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006d7c:	689b      	ldr	r3, [r3, #8]
 8006d7e:	0a1b      	lsrs	r3, r3, #8
 8006d80:	f003 0307 	and.w	r3, r3, #7
 8006d84:	4a04      	ldr	r2, [pc, #16]	; (8006d98 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006d86:	5cd3      	ldrb	r3, [r2, r3]
 8006d88:	f003 031f 	and.w	r3, r3, #31
 8006d8c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006d90:	4618      	mov	r0, r3
 8006d92:	bd80      	pop	{r7, pc}
 8006d94:	40021000 	.word	0x40021000
 8006d98:	0800d730 	.word	0x0800d730

08006d9c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006da0:	f7ff ffda 	bl	8006d58 <HAL_RCC_GetHCLKFreq>
 8006da4:	4601      	mov	r1, r0
 8006da6:	4b06      	ldr	r3, [pc, #24]	; (8006dc0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8006da8:	689b      	ldr	r3, [r3, #8]
 8006daa:	0adb      	lsrs	r3, r3, #11
 8006dac:	f003 0307 	and.w	r3, r3, #7
 8006db0:	4a04      	ldr	r2, [pc, #16]	; (8006dc4 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006db2:	5cd3      	ldrb	r3, [r2, r3]
 8006db4:	f003 031f 	and.w	r3, r3, #31
 8006db8:	fa21 f303 	lsr.w	r3, r1, r3
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	40021000 	.word	0x40021000
 8006dc4:	0800d730 	.word	0x0800d730

08006dc8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b086      	sub	sp, #24
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006dd4:	4b2a      	ldr	r3, [pc, #168]	; (8006e80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006ddc:	2b00      	cmp	r3, #0
 8006dde:	d003      	beq.n	8006de8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006de0:	f7ff f9fc 	bl	80061dc <HAL_PWREx_GetVoltageRange>
 8006de4:	6178      	str	r0, [r7, #20]
 8006de6:	e014      	b.n	8006e12 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006de8:	4b25      	ldr	r3, [pc, #148]	; (8006e80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006dec:	4a24      	ldr	r2, [pc, #144]	; (8006e80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006dee:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006df2:	6593      	str	r3, [r2, #88]	; 0x58
 8006df4:	4b22      	ldr	r3, [pc, #136]	; (8006e80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006df6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006df8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006dfc:	60fb      	str	r3, [r7, #12]
 8006dfe:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006e00:	f7ff f9ec 	bl	80061dc <HAL_PWREx_GetVoltageRange>
 8006e04:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006e06:	4b1e      	ldr	r3, [pc, #120]	; (8006e80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e0a:	4a1d      	ldr	r2, [pc, #116]	; (8006e80 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006e0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e10:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006e12:	697b      	ldr	r3, [r7, #20]
 8006e14:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006e18:	d10b      	bne.n	8006e32 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2b80      	cmp	r3, #128	; 0x80
 8006e1e:	d919      	bls.n	8006e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	2ba0      	cmp	r3, #160	; 0xa0
 8006e24:	d902      	bls.n	8006e2c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e26:	2302      	movs	r3, #2
 8006e28:	613b      	str	r3, [r7, #16]
 8006e2a:	e013      	b.n	8006e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e2c:	2301      	movs	r3, #1
 8006e2e:	613b      	str	r3, [r7, #16]
 8006e30:	e010      	b.n	8006e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	2b80      	cmp	r3, #128	; 0x80
 8006e36:	d902      	bls.n	8006e3e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006e38:	2303      	movs	r3, #3
 8006e3a:	613b      	str	r3, [r7, #16]
 8006e3c:	e00a      	b.n	8006e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	2b80      	cmp	r3, #128	; 0x80
 8006e42:	d102      	bne.n	8006e4a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006e44:	2302      	movs	r3, #2
 8006e46:	613b      	str	r3, [r7, #16]
 8006e48:	e004      	b.n	8006e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2b70      	cmp	r3, #112	; 0x70
 8006e4e:	d101      	bne.n	8006e54 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006e50:	2301      	movs	r3, #1
 8006e52:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006e54:	4b0b      	ldr	r3, [pc, #44]	; (8006e84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e56:	681b      	ldr	r3, [r3, #0]
 8006e58:	f023 0207 	bic.w	r2, r3, #7
 8006e5c:	4909      	ldr	r1, [pc, #36]	; (8006e84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e5e:	693b      	ldr	r3, [r7, #16]
 8006e60:	4313      	orrs	r3, r2
 8006e62:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006e64:	4b07      	ldr	r3, [pc, #28]	; (8006e84 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	f003 0307 	and.w	r3, r3, #7
 8006e6c:	693a      	ldr	r2, [r7, #16]
 8006e6e:	429a      	cmp	r2, r3
 8006e70:	d001      	beq.n	8006e76 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006e72:	2301      	movs	r3, #1
 8006e74:	e000      	b.n	8006e78 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	3718      	adds	r7, #24
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	bd80      	pop	{r7, pc}
 8006e80:	40021000 	.word	0x40021000
 8006e84:	40022000 	.word	0x40022000

08006e88 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006e88:	b580      	push	{r7, lr}
 8006e8a:	b086      	sub	sp, #24
 8006e8c:	af00      	add	r7, sp, #0
 8006e8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006e90:	2300      	movs	r3, #0
 8006e92:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006e94:	2300      	movs	r3, #0
 8006e96:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ea0:	2b00      	cmp	r3, #0
 8006ea2:	d02f      	beq.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ea8:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006eac:	d005      	beq.n	8006eba <HAL_RCCEx_PeriphCLKConfig+0x32>
 8006eae:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006eb2:	d015      	beq.n	8006ee0 <HAL_RCCEx_PeriphCLKConfig+0x58>
 8006eb4:	2b00      	cmp	r3, #0
 8006eb6:	d007      	beq.n	8006ec8 <HAL_RCCEx_PeriphCLKConfig+0x40>
 8006eb8:	e00f      	b.n	8006eda <HAL_RCCEx_PeriphCLKConfig+0x52>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated form System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006eba:	4b5d      	ldr	r3, [pc, #372]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006ebc:	68db      	ldr	r3, [r3, #12]
 8006ebe:	4a5c      	ldr	r2, [pc, #368]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006ec0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ec4:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ec6:	e00c      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x5a>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006ec8:	687b      	ldr	r3, [r7, #4]
 8006eca:	3304      	adds	r3, #4
 8006ecc:	2100      	movs	r1, #0
 8006ece:	4618      	mov	r0, r3
 8006ed0:	f000 fa1e 	bl	8007310 <RCCEx_PLLSAI1_Config>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006ed8:	e003      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
#endif /* STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	74fb      	strb	r3, [r7, #19]
      break;
 8006ede:	e000      	b.n	8006ee2 <HAL_RCCEx_PeriphCLKConfig+0x5a>
      break;
 8006ee0:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006ee2:	7cfb      	ldrb	r3, [r7, #19]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d10b      	bne.n	8006f00 <HAL_RCCEx_PeriphCLKConfig+0x78>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ee8:	4b51      	ldr	r3, [pc, #324]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006eea:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006eee:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006ef6:	494e      	ldr	r1, [pc, #312]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006ef8:	4313      	orrs	r3, r2
 8006efa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006efe:	e001      	b.n	8006f04 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f00:	7cfb      	ldrb	r3, [r7, #19]
 8006f02:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006f0c:	2b00      	cmp	r3, #0
 8006f0e:	f000 809e 	beq.w	800704e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006f12:	2300      	movs	r3, #0
 8006f14:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006f16:	4b46      	ldr	r3, [pc, #280]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006f18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f1a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d101      	bne.n	8006f26 <HAL_RCCEx_PeriphCLKConfig+0x9e>
 8006f22:	2301      	movs	r3, #1
 8006f24:	e000      	b.n	8006f28 <HAL_RCCEx_PeriphCLKConfig+0xa0>
 8006f26:	2300      	movs	r3, #0
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d00d      	beq.n	8006f48 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006f2c:	4b40      	ldr	r3, [pc, #256]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006f2e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f30:	4a3f      	ldr	r2, [pc, #252]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006f32:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006f36:	6593      	str	r3, [r2, #88]	; 0x58
 8006f38:	4b3d      	ldr	r3, [pc, #244]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006f3a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006f3c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006f40:	60bb      	str	r3, [r7, #8]
 8006f42:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006f44:	2301      	movs	r3, #1
 8006f46:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006f48:	4b3a      	ldr	r3, [pc, #232]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	4a39      	ldr	r2, [pc, #228]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f4e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006f52:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006f54:	f7fc fe72 	bl	8003c3c <HAL_GetTick>
 8006f58:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006f5a:	e009      	b.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006f5c:	f7fc fe6e 	bl	8003c3c <HAL_GetTick>
 8006f60:	4602      	mov	r2, r0
 8006f62:	68fb      	ldr	r3, [r7, #12]
 8006f64:	1ad3      	subs	r3, r2, r3
 8006f66:	2b02      	cmp	r3, #2
 8006f68:	d902      	bls.n	8006f70 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        ret = HAL_TIMEOUT;
 8006f6a:	2303      	movs	r3, #3
 8006f6c:	74fb      	strb	r3, [r7, #19]
        break;
 8006f6e:	e005      	b.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0xf4>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006f70:	4b30      	ldr	r3, [pc, #192]	; (8007034 <HAL_RCCEx_PeriphCLKConfig+0x1ac>)
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006f78:	2b00      	cmp	r3, #0
 8006f7a:	d0ef      	beq.n	8006f5c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      }
    }

    if(ret == HAL_OK)
 8006f7c:	7cfb      	ldrb	r3, [r7, #19]
 8006f7e:	2b00      	cmp	r3, #0
 8006f80:	d15a      	bne.n	8007038 <HAL_RCCEx_PeriphCLKConfig+0x1b0>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006f82:	4b2b      	ldr	r3, [pc, #172]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006f84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006f8c:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	2b00      	cmp	r3, #0
 8006f92:	d01e      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x14a>
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8006f98:	697a      	ldr	r2, [r7, #20]
 8006f9a:	429a      	cmp	r2, r3
 8006f9c:	d019      	beq.n	8006fd2 <HAL_RCCEx_PeriphCLKConfig+0x14a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006f9e:	4b24      	ldr	r3, [pc, #144]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006fa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fa4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006fa8:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006faa:	4b21      	ldr	r3, [pc, #132]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006fac:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fb0:	4a1f      	ldr	r2, [pc, #124]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006fb2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006fb6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006fba:	4b1d      	ldr	r3, [pc, #116]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006fbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006fc0:	4a1b      	ldr	r2, [pc, #108]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006fc2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006fc6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006fca:	4a19      	ldr	r2, [pc, #100]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006fcc:	697b      	ldr	r3, [r7, #20]
 8006fce:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	f003 0301 	and.w	r3, r3, #1
 8006fd8:	2b00      	cmp	r3, #0
 8006fda:	d016      	beq.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x182>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006fdc:	f7fc fe2e 	bl	8003c3c <HAL_GetTick>
 8006fe0:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006fe2:	e00b      	b.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x174>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006fe4:	f7fc fe2a 	bl	8003c3c <HAL_GetTick>
 8006fe8:	4602      	mov	r2, r0
 8006fea:	68fb      	ldr	r3, [r7, #12]
 8006fec:	1ad3      	subs	r3, r2, r3
 8006fee:	f241 3288 	movw	r2, #5000	; 0x1388
 8006ff2:	4293      	cmp	r3, r2
 8006ff4:	d902      	bls.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0x174>
          {
            ret = HAL_TIMEOUT;
 8006ff6:	2303      	movs	r3, #3
 8006ff8:	74fb      	strb	r3, [r7, #19]
            break;
 8006ffa:	e006      	b.n	800700a <HAL_RCCEx_PeriphCLKConfig+0x182>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006ffc:	4b0c      	ldr	r3, [pc, #48]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8006ffe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007002:	f003 0302 	and.w	r3, r3, #2
 8007006:	2b00      	cmp	r3, #0
 8007008:	d0ec      	beq.n	8006fe4 <HAL_RCCEx_PeriphCLKConfig+0x15c>
          }
        }
      }

      if(ret == HAL_OK)
 800700a:	7cfb      	ldrb	r3, [r7, #19]
 800700c:	2b00      	cmp	r3, #0
 800700e:	d10b      	bne.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0x1a0>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007010:	4b07      	ldr	r3, [pc, #28]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8007012:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007016:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800701e:	4904      	ldr	r1, [pc, #16]	; (8007030 <HAL_RCCEx_PeriphCLKConfig+0x1a8>)
 8007020:	4313      	orrs	r3, r2
 8007022:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8007026:	e009      	b.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8007028:	7cfb      	ldrb	r3, [r7, #19]
 800702a:	74bb      	strb	r3, [r7, #18]
 800702c:	e006      	b.n	800703c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 800702e:	bf00      	nop
 8007030:	40021000 	.word	0x40021000
 8007034:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007038:	7cfb      	ldrb	r3, [r7, #19]
 800703a:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800703c:	7c7b      	ldrb	r3, [r7, #17]
 800703e:	2b01      	cmp	r3, #1
 8007040:	d105      	bne.n	800704e <HAL_RCCEx_PeriphCLKConfig+0x1c6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007042:	4bb2      	ldr	r3, [pc, #712]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007044:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8007046:	4ab1      	ldr	r2, [pc, #708]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007048:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800704c:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	681b      	ldr	r3, [r3, #0]
 8007052:	f003 0301 	and.w	r3, r3, #1
 8007056:	2b00      	cmp	r3, #0
 8007058:	d00a      	beq.n	8007070 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800705a:	4bac      	ldr	r3, [pc, #688]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800705c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007060:	f023 0203 	bic.w	r2, r3, #3
 8007064:	687b      	ldr	r3, [r7, #4]
 8007066:	6a1b      	ldr	r3, [r3, #32]
 8007068:	49a8      	ldr	r1, [pc, #672]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800706a:	4313      	orrs	r3, r2
 800706c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007070:	687b      	ldr	r3, [r7, #4]
 8007072:	681b      	ldr	r3, [r3, #0]
 8007074:	f003 0302 	and.w	r3, r3, #2
 8007078:	2b00      	cmp	r3, #0
 800707a:	d00a      	beq.n	8007092 <HAL_RCCEx_PeriphCLKConfig+0x20a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 800707c:	4ba3      	ldr	r3, [pc, #652]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800707e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007082:	f023 020c 	bic.w	r2, r3, #12
 8007086:	687b      	ldr	r3, [r7, #4]
 8007088:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800708a:	49a0      	ldr	r1, [pc, #640]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800708c:	4313      	orrs	r3, r2
 800708e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	f003 0304 	and.w	r3, r3, #4
 800709a:	2b00      	cmp	r3, #0
 800709c:	d00a      	beq.n	80070b4 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 800709e:	4b9b      	ldr	r3, [pc, #620]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80070a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070a4:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80070ac:	4997      	ldr	r1, [pc, #604]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80070ae:	4313      	orrs	r3, r2
 80070b0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80070b4:	687b      	ldr	r3, [r7, #4]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f003 0320 	and.w	r3, r3, #32
 80070bc:	2b00      	cmp	r3, #0
 80070be:	d00a      	beq.n	80070d6 <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80070c0:	4b92      	ldr	r3, [pc, #584]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80070c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070c6:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ce:	498f      	ldr	r1, [pc, #572]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80070d0:	4313      	orrs	r3, r2
 80070d2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80070de:	2b00      	cmp	r3, #0
 80070e0:	d00a      	beq.n	80070f8 <HAL_RCCEx_PeriphCLKConfig+0x270>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80070e2:	4b8a      	ldr	r3, [pc, #552]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80070e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80070e8:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80070f0:	4986      	ldr	r1, [pc, #536]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80070f2:	4313      	orrs	r3, r2
 80070f4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	681b      	ldr	r3, [r3, #0]
 80070fc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007100:	2b00      	cmp	r3, #0
 8007102:	d00a      	beq.n	800711a <HAL_RCCEx_PeriphCLKConfig+0x292>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8007104:	4b81      	ldr	r3, [pc, #516]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007106:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800710a:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007112:	497e      	ldr	r1, [pc, #504]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007114:	4313      	orrs	r3, r2
 8007116:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	681b      	ldr	r3, [r3, #0]
 800711e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007122:	2b00      	cmp	r3, #0
 8007124:	d00a      	beq.n	800713c <HAL_RCCEx_PeriphCLKConfig+0x2b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007126:	4b79      	ldr	r3, [pc, #484]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007128:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800712c:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8007130:	687b      	ldr	r3, [r7, #4]
 8007132:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007134:	4975      	ldr	r1, [pc, #468]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007136:	4313      	orrs	r3, r2
 8007138:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 800713c:	687b      	ldr	r3, [r7, #4]
 800713e:	681b      	ldr	r3, [r3, #0]
 8007140:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007144:	2b00      	cmp	r3, #0
 8007146:	d00a      	beq.n	800715e <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007148:	4b70      	ldr	r3, [pc, #448]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800714a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800714e:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8007156:	496d      	ldr	r1, [pc, #436]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007158:	4313      	orrs	r3, r2
 800715a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	681b      	ldr	r3, [r3, #0]
 8007162:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007166:	2b00      	cmp	r3, #0
 8007168:	d00a      	beq.n	8007180 <HAL_RCCEx_PeriphCLKConfig+0x2f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800716a:	4b68      	ldr	r3, [pc, #416]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800716c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007170:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007178:	4964      	ldr	r1, [pc, #400]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800717a:	4313      	orrs	r3, r2
 800717c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	681b      	ldr	r3, [r3, #0]
 8007184:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8007188:	2b00      	cmp	r3, #0
 800718a:	d028      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x356>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800718c:	4b5f      	ldr	r3, [pc, #380]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800718e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007192:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800719a:	495c      	ldr	r1, [pc, #368]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800719c:	4313      	orrs	r3, r2
 800719e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071a6:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 80071aa:	d106      	bne.n	80071ba <HAL_RCCEx_PeriphCLKConfig+0x332>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80071ac:	4b57      	ldr	r3, [pc, #348]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80071ae:	68db      	ldr	r3, [r3, #12]
 80071b0:	4a56      	ldr	r2, [pc, #344]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80071b2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80071b6:	60d3      	str	r3, [r2, #12]
 80071b8:	e011      	b.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x356>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80071be:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80071c2:	d10c      	bne.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x356>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	3304      	adds	r3, #4
 80071c8:	2101      	movs	r1, #1
 80071ca:	4618      	mov	r0, r3
 80071cc:	f000 f8a0 	bl	8007310 <RCCEx_PLLSAI1_Config>
 80071d0:	4603      	mov	r3, r0
 80071d2:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 80071d4:	7cfb      	ldrb	r3, [r7, #19]
 80071d6:	2b00      	cmp	r3, #0
 80071d8:	d001      	beq.n	80071de <HAL_RCCEx_PeriphCLKConfig+0x356>
        {
          /* set overall return value */
          status = ret;
 80071da:	7cfb      	ldrb	r3, [r7, #19]
 80071dc:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 80071de:	687b      	ldr	r3, [r7, #4]
 80071e0:	681b      	ldr	r3, [r3, #0]
 80071e2:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d028      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80071ea:	4b48      	ldr	r3, [pc, #288]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80071ec:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80071f0:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80071f8:	4944      	ldr	r1, [pc, #272]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007204:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007208:	d106      	bne.n	8007218 <HAL_RCCEx_PeriphCLKConfig+0x390>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800720a:	4b40      	ldr	r3, [pc, #256]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800720c:	68db      	ldr	r3, [r3, #12]
 800720e:	4a3f      	ldr	r2, [pc, #252]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007210:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007214:	60d3      	str	r3, [r2, #12]
 8007216:	e011      	b.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800721c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8007220:	d10c      	bne.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	3304      	adds	r3, #4
 8007226:	2101      	movs	r1, #1
 8007228:	4618      	mov	r0, r3
 800722a:	f000 f871 	bl	8007310 <RCCEx_PLLSAI1_Config>
 800722e:	4603      	mov	r3, r0
 8007230:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007232:	7cfb      	ldrb	r3, [r7, #19]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d001      	beq.n	800723c <HAL_RCCEx_PeriphCLKConfig+0x3b4>
      {
        /* set overall return value */
        status = ret;
 8007238:	7cfb      	ldrb	r3, [r7, #19]
 800723a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d028      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007248:	4b30      	ldr	r3, [pc, #192]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800724a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800724e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007256:	492d      	ldr	r1, [pc, #180]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 8007258:	4313      	orrs	r3, r2
 800725a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007262:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8007266:	d106      	bne.n	8007276 <HAL_RCCEx_PeriphCLKConfig+0x3ee>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007268:	4b28      	ldr	r3, [pc, #160]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800726a:	68db      	ldr	r3, [r3, #12]
 800726c:	4a27      	ldr	r2, [pc, #156]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 800726e:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007272:	60d3      	str	r3, [r2, #12]
 8007274:	e011      	b.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x412>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800727a:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 800727e:	d10c      	bne.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	3304      	adds	r3, #4
 8007284:	2101      	movs	r1, #1
 8007286:	4618      	mov	r0, r3
 8007288:	f000 f842 	bl	8007310 <RCCEx_PLLSAI1_Config>
 800728c:	4603      	mov	r3, r0
 800728e:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007290:	7cfb      	ldrb	r3, [r7, #19]
 8007292:	2b00      	cmp	r3, #0
 8007294:	d001      	beq.n	800729a <HAL_RCCEx_PeriphCLKConfig+0x412>
      {
        /* set overall return value */
        status = ret;
 8007296:	7cfb      	ldrb	r3, [r7, #19]
 8007298:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	d01c      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x458>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80072a6:	4b19      	ldr	r3, [pc, #100]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80072a8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072ac:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072b4:	4915      	ldr	r1, [pc, #84]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80072b6:	4313      	orrs	r3, r2
 80072b8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80072bc:	687b      	ldr	r3, [r7, #4]
 80072be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80072c0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80072c4:	d10c      	bne.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80072c6:	687b      	ldr	r3, [r7, #4]
 80072c8:	3304      	adds	r3, #4
 80072ca:	2102      	movs	r1, #2
 80072cc:	4618      	mov	r0, r3
 80072ce:	f000 f81f 	bl	8007310 <RCCEx_PLLSAI1_Config>
 80072d2:	4603      	mov	r3, r0
 80072d4:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80072d6:	7cfb      	ldrb	r3, [r7, #19]
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d001      	beq.n	80072e0 <HAL_RCCEx_PeriphCLKConfig+0x458>
      {
        /* set overall return value */
        status = ret;
 80072dc:	7cfb      	ldrb	r3, [r7, #19]
 80072de:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	681b      	ldr	r3, [r3, #0]
 80072e4:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d00a      	beq.n	8007302 <HAL_RCCEx_PeriphCLKConfig+0x47a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80072ec:	4b07      	ldr	r3, [pc, #28]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80072ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80072f2:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80072fa:	4904      	ldr	r1, [pc, #16]	; (800730c <HAL_RCCEx_PeriphCLKConfig+0x484>)
 80072fc:	4313      	orrs	r3, r2
 80072fe:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007302:	7cbb      	ldrb	r3, [r7, #18]
}
 8007304:	4618      	mov	r0, r3
 8007306:	3718      	adds	r7, #24
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}
 800730c:	40021000 	.word	0x40021000

08007310 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007310:	b580      	push	{r7, lr}
 8007312:	b084      	sub	sp, #16
 8007314:	af00      	add	r7, sp, #0
 8007316:	6078      	str	r0, [r7, #4]
 8007318:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800731a:	2300      	movs	r3, #0
 800731c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800731e:	4b73      	ldr	r3, [pc, #460]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007320:	68db      	ldr	r3, [r3, #12]
 8007322:	f003 0303 	and.w	r3, r3, #3
 8007326:	2b00      	cmp	r3, #0
 8007328:	d018      	beq.n	800735c <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800732a:	4b70      	ldr	r3, [pc, #448]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800732c:	68db      	ldr	r3, [r3, #12]
 800732e:	f003 0203 	and.w	r2, r3, #3
 8007332:	687b      	ldr	r3, [r7, #4]
 8007334:	681b      	ldr	r3, [r3, #0]
 8007336:	429a      	cmp	r2, r3
 8007338:	d10d      	bne.n	8007356 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
       ||
 800733e:	2b00      	cmp	r3, #0
 8007340:	d009      	beq.n	8007356 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8007342:	4b6a      	ldr	r3, [pc, #424]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007344:	68db      	ldr	r3, [r3, #12]
 8007346:	091b      	lsrs	r3, r3, #4
 8007348:	f003 0307 	and.w	r3, r3, #7
 800734c:	1c5a      	adds	r2, r3, #1
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	685b      	ldr	r3, [r3, #4]
       ||
 8007352:	429a      	cmp	r2, r3
 8007354:	d044      	beq.n	80073e0 <RCCEx_PLLSAI1_Config+0xd0>
#endif
      )
    {
      status = HAL_ERROR;
 8007356:	2301      	movs	r3, #1
 8007358:	73fb      	strb	r3, [r7, #15]
 800735a:	e041      	b.n	80073e0 <RCCEx_PLLSAI1_Config+0xd0>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	2b02      	cmp	r3, #2
 8007362:	d00c      	beq.n	800737e <RCCEx_PLLSAI1_Config+0x6e>
 8007364:	2b03      	cmp	r3, #3
 8007366:	d013      	beq.n	8007390 <RCCEx_PLLSAI1_Config+0x80>
 8007368:	2b01      	cmp	r3, #1
 800736a:	d120      	bne.n	80073ae <RCCEx_PLLSAI1_Config+0x9e>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 800736c:	4b5f      	ldr	r3, [pc, #380]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800736e:	681b      	ldr	r3, [r3, #0]
 8007370:	f003 0302 	and.w	r3, r3, #2
 8007374:	2b00      	cmp	r3, #0
 8007376:	d11d      	bne.n	80073b4 <RCCEx_PLLSAI1_Config+0xa4>
      {
        status = HAL_ERROR;
 8007378:	2301      	movs	r3, #1
 800737a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800737c:	e01a      	b.n	80073b4 <RCCEx_PLLSAI1_Config+0xa4>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 800737e:	4b5b      	ldr	r3, [pc, #364]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007386:	2b00      	cmp	r3, #0
 8007388:	d116      	bne.n	80073b8 <RCCEx_PLLSAI1_Config+0xa8>
      {
        status = HAL_ERROR;
 800738a:	2301      	movs	r3, #1
 800738c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800738e:	e013      	b.n	80073b8 <RCCEx_PLLSAI1_Config+0xa8>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8007390:	4b56      	ldr	r3, [pc, #344]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8007398:	2b00      	cmp	r3, #0
 800739a:	d10f      	bne.n	80073bc <RCCEx_PLLSAI1_Config+0xac>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 800739c:	4b53      	ldr	r3, [pc, #332]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800739e:	681b      	ldr	r3, [r3, #0]
 80073a0:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80073a4:	2b00      	cmp	r3, #0
 80073a6:	d109      	bne.n	80073bc <RCCEx_PLLSAI1_Config+0xac>
        {
          status = HAL_ERROR;
 80073a8:	2301      	movs	r3, #1
 80073aa:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80073ac:	e006      	b.n	80073bc <RCCEx_PLLSAI1_Config+0xac>
    default:
      status = HAL_ERROR;
 80073ae:	2301      	movs	r3, #1
 80073b0:	73fb      	strb	r3, [r7, #15]
      break;
 80073b2:	e004      	b.n	80073be <RCCEx_PLLSAI1_Config+0xae>
      break;
 80073b4:	bf00      	nop
 80073b6:	e002      	b.n	80073be <RCCEx_PLLSAI1_Config+0xae>
      break;
 80073b8:	bf00      	nop
 80073ba:	e000      	b.n	80073be <RCCEx_PLLSAI1_Config+0xae>
      break;
 80073bc:	bf00      	nop
    }

    if(status == HAL_OK)
 80073be:	7bfb      	ldrb	r3, [r7, #15]
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d10d      	bne.n	80073e0 <RCCEx_PLLSAI1_Config+0xd0>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 80073c4:	4b49      	ldr	r3, [pc, #292]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80073c6:	68db      	ldr	r3, [r3, #12]
 80073c8:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 80073cc:	687b      	ldr	r3, [r7, #4]
 80073ce:	6819      	ldr	r1, [r3, #0]
 80073d0:	687b      	ldr	r3, [r7, #4]
 80073d2:	685b      	ldr	r3, [r3, #4]
 80073d4:	3b01      	subs	r3, #1
 80073d6:	011b      	lsls	r3, r3, #4
 80073d8:	430b      	orrs	r3, r1
 80073da:	4944      	ldr	r1, [pc, #272]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80073dc:	4313      	orrs	r3, r2
 80073de:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 80073e0:	7bfb      	ldrb	r3, [r7, #15]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d17c      	bne.n	80074e0 <RCCEx_PLLSAI1_Config+0x1d0>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 80073e6:	4b41      	ldr	r3, [pc, #260]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	4a40      	ldr	r2, [pc, #256]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80073ec:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80073f0:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80073f2:	f7fc fc23 	bl	8003c3c <HAL_GetTick>
 80073f6:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 80073f8:	e009      	b.n	800740e <RCCEx_PLLSAI1_Config+0xfe>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80073fa:	f7fc fc1f 	bl	8003c3c <HAL_GetTick>
 80073fe:	4602      	mov	r2, r0
 8007400:	68bb      	ldr	r3, [r7, #8]
 8007402:	1ad3      	subs	r3, r2, r3
 8007404:	2b02      	cmp	r3, #2
 8007406:	d902      	bls.n	800740e <RCCEx_PLLSAI1_Config+0xfe>
      {
        status = HAL_TIMEOUT;
 8007408:	2303      	movs	r3, #3
 800740a:	73fb      	strb	r3, [r7, #15]
        break;
 800740c:	e005      	b.n	800741a <RCCEx_PLLSAI1_Config+0x10a>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800740e:	4b37      	ldr	r3, [pc, #220]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8007416:	2b00      	cmp	r3, #0
 8007418:	d1ef      	bne.n	80073fa <RCCEx_PLLSAI1_Config+0xea>
      }
    }

    if(status == HAL_OK)
 800741a:	7bfb      	ldrb	r3, [r7, #15]
 800741c:	2b00      	cmp	r3, #0
 800741e:	d15f      	bne.n	80074e0 <RCCEx_PLLSAI1_Config+0x1d0>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007420:	683b      	ldr	r3, [r7, #0]
 8007422:	2b00      	cmp	r3, #0
 8007424:	d110      	bne.n	8007448 <RCCEx_PLLSAI1_Config+0x138>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007426:	4b31      	ldr	r3, [pc, #196]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007428:	691b      	ldr	r3, [r3, #16]
 800742a:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 800742e:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007432:	687a      	ldr	r2, [r7, #4]
 8007434:	6892      	ldr	r2, [r2, #8]
 8007436:	0211      	lsls	r1, r2, #8
 8007438:	687a      	ldr	r2, [r7, #4]
 800743a:	68d2      	ldr	r2, [r2, #12]
 800743c:	06d2      	lsls	r2, r2, #27
 800743e:	430a      	orrs	r2, r1
 8007440:	492a      	ldr	r1, [pc, #168]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007442:	4313      	orrs	r3, r2
 8007444:	610b      	str	r3, [r1, #16]
 8007446:	e027      	b.n	8007498 <RCCEx_PLLSAI1_Config+0x188>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8007448:	683b      	ldr	r3, [r7, #0]
 800744a:	2b01      	cmp	r3, #1
 800744c:	d112      	bne.n	8007474 <RCCEx_PLLSAI1_Config+0x164>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800744e:	4b27      	ldr	r3, [pc, #156]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007450:	691b      	ldr	r3, [r3, #16]
 8007452:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8007456:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 800745a:	687a      	ldr	r2, [r7, #4]
 800745c:	6892      	ldr	r2, [r2, #8]
 800745e:	0211      	lsls	r1, r2, #8
 8007460:	687a      	ldr	r2, [r7, #4]
 8007462:	6912      	ldr	r2, [r2, #16]
 8007464:	0852      	lsrs	r2, r2, #1
 8007466:	3a01      	subs	r2, #1
 8007468:	0552      	lsls	r2, r2, #21
 800746a:	430a      	orrs	r2, r1
 800746c:	491f      	ldr	r1, [pc, #124]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800746e:	4313      	orrs	r3, r2
 8007470:	610b      	str	r3, [r1, #16]
 8007472:	e011      	b.n	8007498 <RCCEx_PLLSAI1_Config+0x188>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8007474:	4b1d      	ldr	r3, [pc, #116]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007476:	691b      	ldr	r3, [r3, #16]
 8007478:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 800747c:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007480:	687a      	ldr	r2, [r7, #4]
 8007482:	6892      	ldr	r2, [r2, #8]
 8007484:	0211      	lsls	r1, r2, #8
 8007486:	687a      	ldr	r2, [r7, #4]
 8007488:	6952      	ldr	r2, [r2, #20]
 800748a:	0852      	lsrs	r2, r2, #1
 800748c:	3a01      	subs	r2, #1
 800748e:	0652      	lsls	r2, r2, #25
 8007490:	430a      	orrs	r2, r1
 8007492:	4916      	ldr	r1, [pc, #88]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 8007494:	4313      	orrs	r3, r2
 8007496:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8007498:	4b14      	ldr	r3, [pc, #80]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	4a13      	ldr	r2, [pc, #76]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 800749e:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80074a2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80074a4:	f7fc fbca 	bl	8003c3c <HAL_GetTick>
 80074a8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80074aa:	e009      	b.n	80074c0 <RCCEx_PLLSAI1_Config+0x1b0>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 80074ac:	f7fc fbc6 	bl	8003c3c <HAL_GetTick>
 80074b0:	4602      	mov	r2, r0
 80074b2:	68bb      	ldr	r3, [r7, #8]
 80074b4:	1ad3      	subs	r3, r2, r3
 80074b6:	2b02      	cmp	r3, #2
 80074b8:	d902      	bls.n	80074c0 <RCCEx_PLLSAI1_Config+0x1b0>
        {
          status = HAL_TIMEOUT;
 80074ba:	2303      	movs	r3, #3
 80074bc:	73fb      	strb	r3, [r7, #15]
          break;
 80074be:	e005      	b.n	80074cc <RCCEx_PLLSAI1_Config+0x1bc>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 80074c0:	4b0a      	ldr	r3, [pc, #40]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d0ef      	beq.n	80074ac <RCCEx_PLLSAI1_Config+0x19c>
        }
      }

      if(status == HAL_OK)
 80074cc:	7bfb      	ldrb	r3, [r7, #15]
 80074ce:	2b00      	cmp	r3, #0
 80074d0:	d106      	bne.n	80074e0 <RCCEx_PLLSAI1_Config+0x1d0>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 80074d2:	4b06      	ldr	r3, [pc, #24]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80074d4:	691a      	ldr	r2, [r3, #16]
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	699b      	ldr	r3, [r3, #24]
 80074da:	4904      	ldr	r1, [pc, #16]	; (80074ec <RCCEx_PLLSAI1_Config+0x1dc>)
 80074dc:	4313      	orrs	r3, r2
 80074de:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 80074e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80074e2:	4618      	mov	r0, r3
 80074e4:	3710      	adds	r7, #16
 80074e6:	46bd      	mov	sp, r7
 80074e8:	bd80      	pop	{r7, pc}
 80074ea:	bf00      	nop
 80074ec:	40021000 	.word	0x40021000

080074f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074f0:	b580      	push	{r7, lr}
 80074f2:	b082      	sub	sp, #8
 80074f4:	af00      	add	r7, sp, #0
 80074f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d101      	bne.n	8007502 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074fe:	2301      	movs	r3, #1
 8007500:	e01d      	b.n	800753e <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007508:	b2db      	uxtb	r3, r3
 800750a:	2b00      	cmp	r3, #0
 800750c:	d106      	bne.n	800751c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	2200      	movs	r2, #0
 8007512:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8007516:	6878      	ldr	r0, [r7, #4]
 8007518:	f7fb ffe6 	bl	80034e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800751c:	687b      	ldr	r3, [r7, #4]
 800751e:	2202      	movs	r2, #2
 8007520:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	681a      	ldr	r2, [r3, #0]
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	3304      	adds	r3, #4
 800752c:	4619      	mov	r1, r3
 800752e:	4610      	mov	r0, r2
 8007530:	f000 fade 	bl	8007af0 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007534:	687b      	ldr	r3, [r7, #4]
 8007536:	2201      	movs	r2, #1
 8007538:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	3708      	adds	r7, #8
 8007542:	46bd      	mov	sp, r7
 8007544:	bd80      	pop	{r7, pc}
	...

08007548 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007548:	b480      	push	{r7}
 800754a:	b085      	sub	sp, #20
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	68da      	ldr	r2, [r3, #12]
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	681b      	ldr	r3, [r3, #0]
 800755a:	f042 0201 	orr.w	r2, r2, #1
 800755e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	689a      	ldr	r2, [r3, #8]
 8007566:	4b0c      	ldr	r3, [pc, #48]	; (8007598 <HAL_TIM_Base_Start_IT+0x50>)
 8007568:	4013      	ands	r3, r2
 800756a:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2b06      	cmp	r3, #6
 8007570:	d00b      	beq.n	800758a <HAL_TIM_Base_Start_IT+0x42>
 8007572:	68fb      	ldr	r3, [r7, #12]
 8007574:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007578:	d007      	beq.n	800758a <HAL_TIM_Base_Start_IT+0x42>
  {
    __HAL_TIM_ENABLE(htim);
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	681b      	ldr	r3, [r3, #0]
 800757e:	681a      	ldr	r2, [r3, #0]
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	f042 0201 	orr.w	r2, r2, #1
 8007588:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800758a:	2300      	movs	r3, #0
}
 800758c:	4618      	mov	r0, r3
 800758e:	3714      	adds	r7, #20
 8007590:	46bd      	mov	sp, r7
 8007592:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007596:	4770      	bx	lr
 8007598:	00010007 	.word	0x00010007

0800759c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b084      	sub	sp, #16
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
 80075a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	681b      	ldr	r3, [r3, #0]
 80075aa:	2201      	movs	r2, #1
 80075ac:	6839      	ldr	r1, [r7, #0]
 80075ae:	4618      	mov	r0, r3
 80075b0:	f000 fb9c 	bl	8007cec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	4a19      	ldr	r2, [pc, #100]	; (8007620 <HAL_TIM_PWM_Start+0x84>)
 80075ba:	4293      	cmp	r3, r2
 80075bc:	d009      	beq.n	80075d2 <HAL_TIM_PWM_Start+0x36>
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	681b      	ldr	r3, [r3, #0]
 80075c2:	4a18      	ldr	r2, [pc, #96]	; (8007624 <HAL_TIM_PWM_Start+0x88>)
 80075c4:	4293      	cmp	r3, r2
 80075c6:	d004      	beq.n	80075d2 <HAL_TIM_PWM_Start+0x36>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	681b      	ldr	r3, [r3, #0]
 80075cc:	4a16      	ldr	r2, [pc, #88]	; (8007628 <HAL_TIM_PWM_Start+0x8c>)
 80075ce:	4293      	cmp	r3, r2
 80075d0:	d101      	bne.n	80075d6 <HAL_TIM_PWM_Start+0x3a>
 80075d2:	2301      	movs	r3, #1
 80075d4:	e000      	b.n	80075d8 <HAL_TIM_PWM_Start+0x3c>
 80075d6:	2300      	movs	r3, #0
 80075d8:	2b00      	cmp	r3, #0
 80075da:	d007      	beq.n	80075ec <HAL_TIM_PWM_Start+0x50>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	681b      	ldr	r3, [r3, #0]
 80075e0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80075ea:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	681b      	ldr	r3, [r3, #0]
 80075f0:	689a      	ldr	r2, [r3, #8]
 80075f2:	4b0e      	ldr	r3, [pc, #56]	; (800762c <HAL_TIM_PWM_Start+0x90>)
 80075f4:	4013      	ands	r3, r2
 80075f6:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2b06      	cmp	r3, #6
 80075fc:	d00b      	beq.n	8007616 <HAL_TIM_PWM_Start+0x7a>
 80075fe:	68fb      	ldr	r3, [r7, #12]
 8007600:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8007604:	d007      	beq.n	8007616 <HAL_TIM_PWM_Start+0x7a>
  {
    __HAL_TIM_ENABLE(htim);
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	681b      	ldr	r3, [r3, #0]
 800760a:	681a      	ldr	r2, [r3, #0]
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	f042 0201 	orr.w	r2, r2, #1
 8007614:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007616:	2300      	movs	r3, #0
}
 8007618:	4618      	mov	r0, r3
 800761a:	3710      	adds	r7, #16
 800761c:	46bd      	mov	sp, r7
 800761e:	bd80      	pop	{r7, pc}
 8007620:	40012c00 	.word	0x40012c00
 8007624:	40014000 	.word	0x40014000
 8007628:	40014400 	.word	0x40014400
 800762c:	00010007 	.word	0x00010007

08007630 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8007630:	b580      	push	{r7, lr}
 8007632:	b082      	sub	sp, #8
 8007634:	af00      	add	r7, sp, #0
 8007636:	6078      	str	r0, [r7, #4]
 8007638:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	2200      	movs	r2, #0
 8007640:	6839      	ldr	r1, [r7, #0]
 8007642:	4618      	mov	r0, r3
 8007644:	f000 fb52 	bl	8007cec <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	681b      	ldr	r3, [r3, #0]
 800764c:	4a25      	ldr	r2, [pc, #148]	; (80076e4 <HAL_TIM_PWM_Stop+0xb4>)
 800764e:	4293      	cmp	r3, r2
 8007650:	d009      	beq.n	8007666 <HAL_TIM_PWM_Stop+0x36>
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	4a24      	ldr	r2, [pc, #144]	; (80076e8 <HAL_TIM_PWM_Stop+0xb8>)
 8007658:	4293      	cmp	r3, r2
 800765a:	d004      	beq.n	8007666 <HAL_TIM_PWM_Stop+0x36>
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	4a22      	ldr	r2, [pc, #136]	; (80076ec <HAL_TIM_PWM_Stop+0xbc>)
 8007662:	4293      	cmp	r3, r2
 8007664:	d101      	bne.n	800766a <HAL_TIM_PWM_Stop+0x3a>
 8007666:	2301      	movs	r3, #1
 8007668:	e000      	b.n	800766c <HAL_TIM_PWM_Stop+0x3c>
 800766a:	2300      	movs	r3, #0
 800766c:	2b00      	cmp	r3, #0
 800766e:	d017      	beq.n	80076a0 <HAL_TIM_PWM_Stop+0x70>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	6a1a      	ldr	r2, [r3, #32]
 8007676:	f241 1311 	movw	r3, #4369	; 0x1111
 800767a:	4013      	ands	r3, r2
 800767c:	2b00      	cmp	r3, #0
 800767e:	d10f      	bne.n	80076a0 <HAL_TIM_PWM_Stop+0x70>
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	6a1a      	ldr	r2, [r3, #32]
 8007686:	f240 4344 	movw	r3, #1092	; 0x444
 800768a:	4013      	ands	r3, r2
 800768c:	2b00      	cmp	r3, #0
 800768e:	d107      	bne.n	80076a0 <HAL_TIM_PWM_Stop+0x70>
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800769e:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	6a1a      	ldr	r2, [r3, #32]
 80076a6:	f241 1311 	movw	r3, #4369	; 0x1111
 80076aa:	4013      	ands	r3, r2
 80076ac:	2b00      	cmp	r3, #0
 80076ae:	d10f      	bne.n	80076d0 <HAL_TIM_PWM_Stop+0xa0>
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	6a1a      	ldr	r2, [r3, #32]
 80076b6:	f240 4344 	movw	r3, #1092	; 0x444
 80076ba:	4013      	ands	r3, r2
 80076bc:	2b00      	cmp	r3, #0
 80076be:	d107      	bne.n	80076d0 <HAL_TIM_PWM_Stop+0xa0>
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	681a      	ldr	r2, [r3, #0]
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	681b      	ldr	r3, [r3, #0]
 80076ca:	f022 0201 	bic.w	r2, r2, #1
 80076ce:	601a      	str	r2, [r3, #0]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 80076d8:	2300      	movs	r3, #0
}
 80076da:	4618      	mov	r0, r3
 80076dc:	3708      	adds	r7, #8
 80076de:	46bd      	mov	sp, r7
 80076e0:	bd80      	pop	{r7, pc}
 80076e2:	bf00      	nop
 80076e4:	40012c00 	.word	0x40012c00
 80076e8:	40014000 	.word	0x40014000
 80076ec:	40014400 	.word	0x40014400

080076f0 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80076f0:	b580      	push	{r7, lr}
 80076f2:	b082      	sub	sp, #8
 80076f4:	af00      	add	r7, sp, #0
 80076f6:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	681b      	ldr	r3, [r3, #0]
 80076fc:	691b      	ldr	r3, [r3, #16]
 80076fe:	f003 0302 	and.w	r3, r3, #2
 8007702:	2b02      	cmp	r3, #2
 8007704:	d122      	bne.n	800774c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007706:	687b      	ldr	r3, [r7, #4]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	68db      	ldr	r3, [r3, #12]
 800770c:	f003 0302 	and.w	r3, r3, #2
 8007710:	2b02      	cmp	r3, #2
 8007712:	d11b      	bne.n	800774c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007714:	687b      	ldr	r3, [r7, #4]
 8007716:	681b      	ldr	r3, [r3, #0]
 8007718:	f06f 0202 	mvn.w	r2, #2
 800771c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	2201      	movs	r2, #1
 8007722:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	699b      	ldr	r3, [r3, #24]
 800772a:	f003 0303 	and.w	r3, r3, #3
 800772e:	2b00      	cmp	r3, #0
 8007730:	d003      	beq.n	800773a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8007732:	6878      	ldr	r0, [r7, #4]
 8007734:	f000 f9be 	bl	8007ab4 <HAL_TIM_IC_CaptureCallback>
 8007738:	e005      	b.n	8007746 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800773a:	6878      	ldr	r0, [r7, #4]
 800773c:	f000 f9b0 	bl	8007aa0 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007740:	6878      	ldr	r0, [r7, #4]
 8007742:	f000 f9c1 	bl	8007ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007746:	687b      	ldr	r3, [r7, #4]
 8007748:	2200      	movs	r2, #0
 800774a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	691b      	ldr	r3, [r3, #16]
 8007752:	f003 0304 	and.w	r3, r3, #4
 8007756:	2b04      	cmp	r3, #4
 8007758:	d122      	bne.n	80077a0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	68db      	ldr	r3, [r3, #12]
 8007760:	f003 0304 	and.w	r3, r3, #4
 8007764:	2b04      	cmp	r3, #4
 8007766:	d11b      	bne.n	80077a0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	f06f 0204 	mvn.w	r2, #4
 8007770:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8007772:	687b      	ldr	r3, [r7, #4]
 8007774:	2202      	movs	r2, #2
 8007776:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	681b      	ldr	r3, [r3, #0]
 800777c:	699b      	ldr	r3, [r3, #24]
 800777e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007782:	2b00      	cmp	r3, #0
 8007784:	d003      	beq.n	800778e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007786:	6878      	ldr	r0, [r7, #4]
 8007788:	f000 f994 	bl	8007ab4 <HAL_TIM_IC_CaptureCallback>
 800778c:	e005      	b.n	800779a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800778e:	6878      	ldr	r0, [r7, #4]
 8007790:	f000 f986 	bl	8007aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007794:	6878      	ldr	r0, [r7, #4]
 8007796:	f000 f997 	bl	8007ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	2200      	movs	r2, #0
 800779e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	f003 0308 	and.w	r3, r3, #8
 80077aa:	2b08      	cmp	r3, #8
 80077ac:	d122      	bne.n	80077f4 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	681b      	ldr	r3, [r3, #0]
 80077b2:	68db      	ldr	r3, [r3, #12]
 80077b4:	f003 0308 	and.w	r3, r3, #8
 80077b8:	2b08      	cmp	r3, #8
 80077ba:	d11b      	bne.n	80077f4 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	681b      	ldr	r3, [r3, #0]
 80077c0:	f06f 0208 	mvn.w	r2, #8
 80077c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	2204      	movs	r2, #4
 80077ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80077cc:	687b      	ldr	r3, [r7, #4]
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	69db      	ldr	r3, [r3, #28]
 80077d2:	f003 0303 	and.w	r3, r3, #3
 80077d6:	2b00      	cmp	r3, #0
 80077d8:	d003      	beq.n	80077e2 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80077da:	6878      	ldr	r0, [r7, #4]
 80077dc:	f000 f96a 	bl	8007ab4 <HAL_TIM_IC_CaptureCallback>
 80077e0:	e005      	b.n	80077ee <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80077e2:	6878      	ldr	r0, [r7, #4]
 80077e4:	f000 f95c 	bl	8007aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80077e8:	6878      	ldr	r0, [r7, #4]
 80077ea:	f000 f96d 	bl	8007ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	2200      	movs	r2, #0
 80077f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	691b      	ldr	r3, [r3, #16]
 80077fa:	f003 0310 	and.w	r3, r3, #16
 80077fe:	2b10      	cmp	r3, #16
 8007800:	d122      	bne.n	8007848 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	68db      	ldr	r3, [r3, #12]
 8007808:	f003 0310 	and.w	r3, r3, #16
 800780c:	2b10      	cmp	r3, #16
 800780e:	d11b      	bne.n	8007848 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8007810:	687b      	ldr	r3, [r7, #4]
 8007812:	681b      	ldr	r3, [r3, #0]
 8007814:	f06f 0210 	mvn.w	r2, #16
 8007818:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	2208      	movs	r2, #8
 800781e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007820:	687b      	ldr	r3, [r7, #4]
 8007822:	681b      	ldr	r3, [r3, #0]
 8007824:	69db      	ldr	r3, [r3, #28]
 8007826:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800782e:	6878      	ldr	r0, [r7, #4]
 8007830:	f000 f940 	bl	8007ab4 <HAL_TIM_IC_CaptureCallback>
 8007834:	e005      	b.n	8007842 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007836:	6878      	ldr	r0, [r7, #4]
 8007838:	f000 f932 	bl	8007aa0 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f000 f943 	bl	8007ac8 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	2200      	movs	r2, #0
 8007846:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	681b      	ldr	r3, [r3, #0]
 800784c:	691b      	ldr	r3, [r3, #16]
 800784e:	f003 0301 	and.w	r3, r3, #1
 8007852:	2b01      	cmp	r3, #1
 8007854:	d10e      	bne.n	8007874 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	68db      	ldr	r3, [r3, #12]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b01      	cmp	r3, #1
 8007862:	d107      	bne.n	8007874 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	681b      	ldr	r3, [r3, #0]
 8007868:	f06f 0201 	mvn.w	r2, #1
 800786c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800786e:	6878      	ldr	r0, [r7, #4]
 8007870:	f7fb fe9c 	bl	80035ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	691b      	ldr	r3, [r3, #16]
 800787a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800787e:	2b80      	cmp	r3, #128	; 0x80
 8007880:	d10e      	bne.n	80078a0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	68db      	ldr	r3, [r3, #12]
 8007888:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800788c:	2b80      	cmp	r3, #128	; 0x80
 800788e:	d107      	bne.n	80078a0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007898:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800789a:	6878      	ldr	r0, [r7, #4]
 800789c:	f000 faac 	bl	8007df8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 80078a0:	687b      	ldr	r3, [r7, #4]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	691b      	ldr	r3, [r3, #16]
 80078a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80078aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80078ae:	d10e      	bne.n	80078ce <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 80078b0:	687b      	ldr	r3, [r7, #4]
 80078b2:	681b      	ldr	r3, [r3, #0]
 80078b4:	68db      	ldr	r3, [r3, #12]
 80078b6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80078ba:	2b80      	cmp	r3, #128	; 0x80
 80078bc:	d107      	bne.n	80078ce <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f46f 7280 	mvn.w	r2, #256	; 0x100
 80078c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 80078c8:	6878      	ldr	r0, [r7, #4]
 80078ca:	f000 fa9f 	bl	8007e0c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	691b      	ldr	r3, [r3, #16]
 80078d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078d8:	2b40      	cmp	r3, #64	; 0x40
 80078da:	d10e      	bne.n	80078fa <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	68db      	ldr	r3, [r3, #12]
 80078e2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80078e6:	2b40      	cmp	r3, #64	; 0x40
 80078e8:	d107      	bne.n	80078fa <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 80078ea:	687b      	ldr	r3, [r7, #4]
 80078ec:	681b      	ldr	r3, [r3, #0]
 80078ee:	f06f 0240 	mvn.w	r2, #64	; 0x40
 80078f2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80078f4:	6878      	ldr	r0, [r7, #4]
 80078f6:	f000 f8f1 	bl	8007adc <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	691b      	ldr	r3, [r3, #16]
 8007900:	f003 0320 	and.w	r3, r3, #32
 8007904:	2b20      	cmp	r3, #32
 8007906:	d10e      	bne.n	8007926 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007908:	687b      	ldr	r3, [r7, #4]
 800790a:	681b      	ldr	r3, [r3, #0]
 800790c:	68db      	ldr	r3, [r3, #12]
 800790e:	f003 0320 	and.w	r3, r3, #32
 8007912:	2b20      	cmp	r3, #32
 8007914:	d107      	bne.n	8007926 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	f06f 0220 	mvn.w	r2, #32
 800791e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007920:	6878      	ldr	r0, [r7, #4]
 8007922:	f000 fa5f 	bl	8007de4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8007926:	bf00      	nop
 8007928:	3708      	adds	r7, #8
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800792e:	b580      	push	{r7, lr}
 8007930:	b084      	sub	sp, #16
 8007932:	af00      	add	r7, sp, #0
 8007934:	6078      	str	r0, [r7, #4]
 8007936:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800793e:	2b01      	cmp	r3, #1
 8007940:	d101      	bne.n	8007946 <HAL_TIM_ConfigClockSource+0x18>
 8007942:	2302      	movs	r3, #2
 8007944:	e0a8      	b.n	8007a98 <HAL_TIM_ConfigClockSource+0x16a>
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	2201      	movs	r2, #1
 800794a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2202      	movs	r2, #2
 8007952:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	689b      	ldr	r3, [r3, #8]
 800795c:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800795e:	68fb      	ldr	r3, [r7, #12]
 8007960:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007964:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8007968:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800796a:	68fb      	ldr	r3, [r7, #12]
 800796c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007970:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	681b      	ldr	r3, [r3, #0]
 8007976:	68fa      	ldr	r2, [r7, #12]
 8007978:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800797a:	683b      	ldr	r3, [r7, #0]
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	2b40      	cmp	r3, #64	; 0x40
 8007980:	d067      	beq.n	8007a52 <HAL_TIM_ConfigClockSource+0x124>
 8007982:	2b40      	cmp	r3, #64	; 0x40
 8007984:	d80b      	bhi.n	800799e <HAL_TIM_ConfigClockSource+0x70>
 8007986:	2b10      	cmp	r3, #16
 8007988:	d073      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x144>
 800798a:	2b10      	cmp	r3, #16
 800798c:	d802      	bhi.n	8007994 <HAL_TIM_ConfigClockSource+0x66>
 800798e:	2b00      	cmp	r3, #0
 8007990:	d06f      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x144>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
      break;
    }

    default:
      break;
 8007992:	e078      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 8007994:	2b20      	cmp	r3, #32
 8007996:	d06c      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x144>
 8007998:	2b30      	cmp	r3, #48	; 0x30
 800799a:	d06a      	beq.n	8007a72 <HAL_TIM_ConfigClockSource+0x144>
      break;
 800799c:	e073      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 800799e:	2b70      	cmp	r3, #112	; 0x70
 80079a0:	d00d      	beq.n	80079be <HAL_TIM_ConfigClockSource+0x90>
 80079a2:	2b70      	cmp	r3, #112	; 0x70
 80079a4:	d804      	bhi.n	80079b0 <HAL_TIM_ConfigClockSource+0x82>
 80079a6:	2b50      	cmp	r3, #80	; 0x50
 80079a8:	d033      	beq.n	8007a12 <HAL_TIM_ConfigClockSource+0xe4>
 80079aa:	2b60      	cmp	r3, #96	; 0x60
 80079ac:	d041      	beq.n	8007a32 <HAL_TIM_ConfigClockSource+0x104>
      break;
 80079ae:	e06a      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
  switch (sClockSourceConfig->ClockSource)
 80079b0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80079b4:	d066      	beq.n	8007a84 <HAL_TIM_ConfigClockSource+0x156>
 80079b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079ba:	d017      	beq.n	80079ec <HAL_TIM_ConfigClockSource+0xbe>
      break;
 80079bc:	e063      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6899      	ldr	r1, [r3, #8]
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
 80079ce:	f000 f96d 	bl	8007cac <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	689b      	ldr	r3, [r3, #8]
 80079d8:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80079e0:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	681b      	ldr	r3, [r3, #0]
 80079e6:	68fa      	ldr	r2, [r7, #12]
 80079e8:	609a      	str	r2, [r3, #8]
      break;
 80079ea:	e04c      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ETR_SetConfig(htim->Instance,
 80079ec:	687b      	ldr	r3, [r7, #4]
 80079ee:	6818      	ldr	r0, [r3, #0]
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	6899      	ldr	r1, [r3, #8]
 80079f4:	683b      	ldr	r3, [r7, #0]
 80079f6:	685a      	ldr	r2, [r3, #4]
 80079f8:	683b      	ldr	r3, [r7, #0]
 80079fa:	68db      	ldr	r3, [r3, #12]
 80079fc:	f000 f956 	bl	8007cac <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	689a      	ldr	r2, [r3, #8]
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	681b      	ldr	r3, [r3, #0]
 8007a0a:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8007a0e:	609a      	str	r2, [r3, #8]
      break;
 8007a10:	e039      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6818      	ldr	r0, [r3, #0]
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	6859      	ldr	r1, [r3, #4]
 8007a1a:	683b      	ldr	r3, [r7, #0]
 8007a1c:	68db      	ldr	r3, [r3, #12]
 8007a1e:	461a      	mov	r2, r3
 8007a20:	f000 f8ca 	bl	8007bb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	681b      	ldr	r3, [r3, #0]
 8007a28:	2150      	movs	r1, #80	; 0x50
 8007a2a:	4618      	mov	r0, r3
 8007a2c:	f000 f923 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007a30:	e029      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	6818      	ldr	r0, [r3, #0]
 8007a36:	683b      	ldr	r3, [r7, #0]
 8007a38:	6859      	ldr	r1, [r3, #4]
 8007a3a:	683b      	ldr	r3, [r7, #0]
 8007a3c:	68db      	ldr	r3, [r3, #12]
 8007a3e:	461a      	mov	r2, r3
 8007a40:	f000 f8e9 	bl	8007c16 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681b      	ldr	r3, [r3, #0]
 8007a48:	2160      	movs	r1, #96	; 0x60
 8007a4a:	4618      	mov	r0, r3
 8007a4c:	f000 f913 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007a50:	e019      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	6818      	ldr	r0, [r3, #0]
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	6859      	ldr	r1, [r3, #4]
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	68db      	ldr	r3, [r3, #12]
 8007a5e:	461a      	mov	r2, r3
 8007a60:	f000 f8aa 	bl	8007bb8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	2140      	movs	r1, #64	; 0x40
 8007a6a:	4618      	mov	r0, r3
 8007a6c:	f000 f903 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007a70:	e009      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681a      	ldr	r2, [r3, #0]
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	681b      	ldr	r3, [r3, #0]
 8007a7a:	4619      	mov	r1, r3
 8007a7c:	4610      	mov	r0, r2
 8007a7e:	f000 f8fa 	bl	8007c76 <TIM_ITRx_SetConfig>
      break;
 8007a82:	e000      	b.n	8007a86 <HAL_TIM_ConfigClockSource+0x158>
      break;
 8007a84:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	2201      	movs	r2, #1
 8007a8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2200      	movs	r2, #0
 8007a92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007a96:	2300      	movs	r3, #0
}
 8007a98:	4618      	mov	r0, r3
 8007a9a:	3710      	adds	r7, #16
 8007a9c:	46bd      	mov	sp, r7
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8007aa0:	b480      	push	{r7}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8007aa8:	bf00      	nop
 8007aaa:	370c      	adds	r7, #12
 8007aac:	46bd      	mov	sp, r7
 8007aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ab2:	4770      	bx	lr

08007ab4 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8007ab4:	b480      	push	{r7}
 8007ab6:	b083      	sub	sp, #12
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8007abc:	bf00      	nop
 8007abe:	370c      	adds	r7, #12
 8007ac0:	46bd      	mov	sp, r7
 8007ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ac6:	4770      	bx	lr

08007ac8 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8007ac8:	b480      	push	{r7}
 8007aca:	b083      	sub	sp, #12
 8007acc:	af00      	add	r7, sp, #0
 8007ace:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8007ad0:	bf00      	nop
 8007ad2:	370c      	adds	r7, #12
 8007ad4:	46bd      	mov	sp, r7
 8007ad6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ada:	4770      	bx	lr

08007adc <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b083      	sub	sp, #12
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007ae4:	bf00      	nop
 8007ae6:	370c      	adds	r7, #12
 8007ae8:	46bd      	mov	sp, r7
 8007aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aee:	4770      	bx	lr

08007af0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8007af0:	b480      	push	{r7}
 8007af2:	b085      	sub	sp, #20
 8007af4:	af00      	add	r7, sp, #0
 8007af6:	6078      	str	r0, [r7, #4]
 8007af8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	681b      	ldr	r3, [r3, #0]
 8007afe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	4a2a      	ldr	r2, [pc, #168]	; (8007bac <TIM_Base_SetConfig+0xbc>)
 8007b04:	4293      	cmp	r3, r2
 8007b06:	d003      	beq.n	8007b10 <TIM_Base_SetConfig+0x20>
 8007b08:	687b      	ldr	r3, [r7, #4]
 8007b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b0e:	d108      	bne.n	8007b22 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007b16:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	685b      	ldr	r3, [r3, #4]
 8007b1c:	68fa      	ldr	r2, [r7, #12]
 8007b1e:	4313      	orrs	r3, r2
 8007b20:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	4a21      	ldr	r2, [pc, #132]	; (8007bac <TIM_Base_SetConfig+0xbc>)
 8007b26:	4293      	cmp	r3, r2
 8007b28:	d00b      	beq.n	8007b42 <TIM_Base_SetConfig+0x52>
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007b30:	d007      	beq.n	8007b42 <TIM_Base_SetConfig+0x52>
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	4a1e      	ldr	r2, [pc, #120]	; (8007bb0 <TIM_Base_SetConfig+0xc0>)
 8007b36:	4293      	cmp	r3, r2
 8007b38:	d003      	beq.n	8007b42 <TIM_Base_SetConfig+0x52>
 8007b3a:	687b      	ldr	r3, [r7, #4]
 8007b3c:	4a1d      	ldr	r2, [pc, #116]	; (8007bb4 <TIM_Base_SetConfig+0xc4>)
 8007b3e:	4293      	cmp	r3, r2
 8007b40:	d108      	bne.n	8007b54 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b42:	68fb      	ldr	r3, [r7, #12]
 8007b44:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b48:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b4a:	683b      	ldr	r3, [r7, #0]
 8007b4c:	68db      	ldr	r3, [r3, #12]
 8007b4e:	68fa      	ldr	r2, [r7, #12]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b54:	68fb      	ldr	r3, [r7, #12]
 8007b56:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007b5a:	683b      	ldr	r3, [r7, #0]
 8007b5c:	695b      	ldr	r3, [r3, #20]
 8007b5e:	4313      	orrs	r3, r2
 8007b60:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	68fa      	ldr	r2, [r7, #12]
 8007b66:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b68:	683b      	ldr	r3, [r7, #0]
 8007b6a:	689a      	ldr	r2, [r3, #8]
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	681a      	ldr	r2, [r3, #0]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	4a0c      	ldr	r2, [pc, #48]	; (8007bac <TIM_Base_SetConfig+0xbc>)
 8007b7c:	4293      	cmp	r3, r2
 8007b7e:	d007      	beq.n	8007b90 <TIM_Base_SetConfig+0xa0>
 8007b80:	687b      	ldr	r3, [r7, #4]
 8007b82:	4a0b      	ldr	r2, [pc, #44]	; (8007bb0 <TIM_Base_SetConfig+0xc0>)
 8007b84:	4293      	cmp	r3, r2
 8007b86:	d003      	beq.n	8007b90 <TIM_Base_SetConfig+0xa0>
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	4a0a      	ldr	r2, [pc, #40]	; (8007bb4 <TIM_Base_SetConfig+0xc4>)
 8007b8c:	4293      	cmp	r3, r2
 8007b8e:	d103      	bne.n	8007b98 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	691a      	ldr	r2, [r3, #16]
 8007b94:	687b      	ldr	r3, [r7, #4]
 8007b96:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2201      	movs	r2, #1
 8007b9c:	615a      	str	r2, [r3, #20]
}
 8007b9e:	bf00      	nop
 8007ba0:	3714      	adds	r7, #20
 8007ba2:	46bd      	mov	sp, r7
 8007ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba8:	4770      	bx	lr
 8007baa:	bf00      	nop
 8007bac:	40012c00 	.word	0x40012c00
 8007bb0:	40014000 	.word	0x40014000
 8007bb4:	40014400 	.word	0x40014400

08007bb8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bb8:	b480      	push	{r7}
 8007bba:	b087      	sub	sp, #28
 8007bbc:	af00      	add	r7, sp, #0
 8007bbe:	60f8      	str	r0, [r7, #12]
 8007bc0:	60b9      	str	r1, [r7, #8]
 8007bc2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bc4:	68fb      	ldr	r3, [r7, #12]
 8007bc6:	6a1b      	ldr	r3, [r3, #32]
 8007bc8:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bca:	68fb      	ldr	r3, [r7, #12]
 8007bcc:	6a1b      	ldr	r3, [r3, #32]
 8007bce:	f023 0201 	bic.w	r2, r3, #1
 8007bd2:	68fb      	ldr	r3, [r7, #12]
 8007bd4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	699b      	ldr	r3, [r3, #24]
 8007bda:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007bdc:	693b      	ldr	r3, [r7, #16]
 8007bde:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007be2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007be4:	687b      	ldr	r3, [r7, #4]
 8007be6:	011b      	lsls	r3, r3, #4
 8007be8:	693a      	ldr	r2, [r7, #16]
 8007bea:	4313      	orrs	r3, r2
 8007bec:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bee:	697b      	ldr	r3, [r7, #20]
 8007bf0:	f023 030a 	bic.w	r3, r3, #10
 8007bf4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007bf6:	697a      	ldr	r2, [r7, #20]
 8007bf8:	68bb      	ldr	r3, [r7, #8]
 8007bfa:	4313      	orrs	r3, r2
 8007bfc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007bfe:	68fb      	ldr	r3, [r7, #12]
 8007c00:	693a      	ldr	r2, [r7, #16]
 8007c02:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	697a      	ldr	r2, [r7, #20]
 8007c08:	621a      	str	r2, [r3, #32]
}
 8007c0a:	bf00      	nop
 8007c0c:	371c      	adds	r7, #28
 8007c0e:	46bd      	mov	sp, r7
 8007c10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c14:	4770      	bx	lr

08007c16 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c16:	b480      	push	{r7}
 8007c18:	b087      	sub	sp, #28
 8007c1a:	af00      	add	r7, sp, #0
 8007c1c:	60f8      	str	r0, [r7, #12]
 8007c1e:	60b9      	str	r1, [r7, #8]
 8007c20:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	6a1b      	ldr	r3, [r3, #32]
 8007c26:	f023 0210 	bic.w	r2, r3, #16
 8007c2a:	68fb      	ldr	r3, [r7, #12]
 8007c2c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	699b      	ldr	r3, [r3, #24]
 8007c32:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c3a:	697b      	ldr	r3, [r7, #20]
 8007c3c:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8007c40:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c42:	687b      	ldr	r3, [r7, #4]
 8007c44:	031b      	lsls	r3, r3, #12
 8007c46:	697a      	ldr	r2, [r7, #20]
 8007c48:	4313      	orrs	r3, r2
 8007c4a:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c4c:	693b      	ldr	r3, [r7, #16]
 8007c4e:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007c52:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c54:	68bb      	ldr	r3, [r7, #8]
 8007c56:	011b      	lsls	r3, r3, #4
 8007c58:	693a      	ldr	r2, [r7, #16]
 8007c5a:	4313      	orrs	r3, r2
 8007c5c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	697a      	ldr	r2, [r7, #20]
 8007c62:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c64:	68fb      	ldr	r3, [r7, #12]
 8007c66:	693a      	ldr	r2, [r7, #16]
 8007c68:	621a      	str	r2, [r3, #32]
}
 8007c6a:	bf00      	nop
 8007c6c:	371c      	adds	r7, #28
 8007c6e:	46bd      	mov	sp, r7
 8007c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c74:	4770      	bx	lr

08007c76 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c76:	b480      	push	{r7}
 8007c78:	b085      	sub	sp, #20
 8007c7a:	af00      	add	r7, sp, #0
 8007c7c:	6078      	str	r0, [r7, #4]
 8007c7e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c80:	687b      	ldr	r3, [r7, #4]
 8007c82:	689b      	ldr	r3, [r3, #8]
 8007c84:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c8c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c8e:	683a      	ldr	r2, [r7, #0]
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	4313      	orrs	r3, r2
 8007c94:	f043 0307 	orr.w	r3, r3, #7
 8007c98:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c9a:	687b      	ldr	r3, [r7, #4]
 8007c9c:	68fa      	ldr	r2, [r7, #12]
 8007c9e:	609a      	str	r2, [r3, #8]
}
 8007ca0:	bf00      	nop
 8007ca2:	3714      	adds	r7, #20
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007caa:	4770      	bx	lr

08007cac <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cac:	b480      	push	{r7}
 8007cae:	b087      	sub	sp, #28
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	60f8      	str	r0, [r7, #12]
 8007cb4:	60b9      	str	r1, [r7, #8]
 8007cb6:	607a      	str	r2, [r7, #4]
 8007cb8:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cba:	68fb      	ldr	r3, [r7, #12]
 8007cbc:	689b      	ldr	r3, [r3, #8]
 8007cbe:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007cc0:	697b      	ldr	r3, [r7, #20]
 8007cc2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8007cc6:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cc8:	683b      	ldr	r3, [r7, #0]
 8007cca:	021a      	lsls	r2, r3, #8
 8007ccc:	687b      	ldr	r3, [r7, #4]
 8007cce:	431a      	orrs	r2, r3
 8007cd0:	68bb      	ldr	r3, [r7, #8]
 8007cd2:	4313      	orrs	r3, r2
 8007cd4:	697a      	ldr	r2, [r7, #20]
 8007cd6:	4313      	orrs	r3, r2
 8007cd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	697a      	ldr	r2, [r7, #20]
 8007cde:	609a      	str	r2, [r3, #8]
}
 8007ce0:	bf00      	nop
 8007ce2:	371c      	adds	r7, #28
 8007ce4:	46bd      	mov	sp, r7
 8007ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cea:	4770      	bx	lr

08007cec <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8007cec:	b480      	push	{r7}
 8007cee:	b087      	sub	sp, #28
 8007cf0:	af00      	add	r7, sp, #0
 8007cf2:	60f8      	str	r0, [r7, #12]
 8007cf4:	60b9      	str	r1, [r7, #8]
 8007cf6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8007cf8:	68bb      	ldr	r3, [r7, #8]
 8007cfa:	f003 031f 	and.w	r3, r3, #31
 8007cfe:	2201      	movs	r2, #1
 8007d00:	fa02 f303 	lsl.w	r3, r2, r3
 8007d04:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8007d06:	68fb      	ldr	r3, [r7, #12]
 8007d08:	6a1a      	ldr	r2, [r3, #32]
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	43db      	mvns	r3, r3
 8007d0e:	401a      	ands	r2, r3
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	6a1a      	ldr	r2, [r3, #32]
 8007d18:	68bb      	ldr	r3, [r7, #8]
 8007d1a:	f003 031f 	and.w	r3, r3, #31
 8007d1e:	6879      	ldr	r1, [r7, #4]
 8007d20:	fa01 f303 	lsl.w	r3, r1, r3
 8007d24:	431a      	orrs	r2, r3
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	621a      	str	r2, [r3, #32]
}
 8007d2a:	bf00      	nop
 8007d2c:	371c      	adds	r7, #28
 8007d2e:	46bd      	mov	sp, r7
 8007d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d34:	4770      	bx	lr
	...

08007d38 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007d38:	b480      	push	{r7}
 8007d3a:	b085      	sub	sp, #20
 8007d3c:	af00      	add	r7, sp, #0
 8007d3e:	6078      	str	r0, [r7, #4]
 8007d40:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_SYNCHRO_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007d48:	2b01      	cmp	r3, #1
 8007d4a:	d101      	bne.n	8007d50 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d4c:	2302      	movs	r3, #2
 8007d4e:	e040      	b.n	8007dd2 <HAL_TIMEx_MasterConfigSynchronization+0x9a>
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	2201      	movs	r2, #1
 8007d54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	2202      	movs	r2, #2
 8007d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	681b      	ldr	r3, [r3, #0]
 8007d64:	685b      	ldr	r3, [r3, #4]
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	689b      	ldr	r3, [r3, #8]
 8007d6e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a1a      	ldr	r2, [pc, #104]	; (8007de0 <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d108      	bne.n	8007d8c <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007d80:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007d82:	683b      	ldr	r3, [r7, #0]
 8007d84:	685b      	ldr	r3, [r3, #4]
 8007d86:	68fa      	ldr	r2, [r7, #12]
 8007d88:	4313      	orrs	r3, r2
 8007d8a:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d8c:	68fb      	ldr	r3, [r7, #12]
 8007d8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007d92:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d94:	683b      	ldr	r3, [r7, #0]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	68fa      	ldr	r2, [r7, #12]
 8007d9a:	4313      	orrs	r3, r2
 8007d9c:	60fb      	str	r3, [r7, #12]

  /* Reset the MSM Bit */
  tmpsmcr &= ~TIM_SMCR_MSM;
 8007d9e:	68bb      	ldr	r3, [r7, #8]
 8007da0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007da4:	60bb      	str	r3, [r7, #8]
  /* Set master mode */
  tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007da6:	683b      	ldr	r3, [r7, #0]
 8007da8:	689b      	ldr	r3, [r3, #8]
 8007daa:	68ba      	ldr	r2, [r7, #8]
 8007dac:	4313      	orrs	r3, r2
 8007dae:	60bb      	str	r3, [r7, #8]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	605a      	str	r2, [r3, #4]

  /* Update TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8007db8:	687b      	ldr	r3, [r7, #4]
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	68ba      	ldr	r2, [r7, #8]
 8007dbe:	609a      	str	r2, [r3, #8]

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2201      	movs	r2, #1
 8007dc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	2200      	movs	r2, #0
 8007dcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007dd0:	2300      	movs	r3, #0
}
 8007dd2:	4618      	mov	r0, r3
 8007dd4:	3714      	adds	r7, #20
 8007dd6:	46bd      	mov	sp, r7
 8007dd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ddc:	4770      	bx	lr
 8007dde:	bf00      	nop
 8007de0:	40012c00 	.word	0x40012c00

08007de4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007de4:	b480      	push	{r7}
 8007de6:	b083      	sub	sp, #12
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007dec:	bf00      	nop
 8007dee:	370c      	adds	r7, #12
 8007df0:	46bd      	mov	sp, r7
 8007df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df6:	4770      	bx	lr

08007df8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007df8:	b480      	push	{r7}
 8007dfa:	b083      	sub	sp, #12
 8007dfc:	af00      	add	r7, sp, #0
 8007dfe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007e00:	bf00      	nop
 8007e02:	370c      	adds	r7, #12
 8007e04:	46bd      	mov	sp, r7
 8007e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0a:	4770      	bx	lr

08007e0c <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8007e0c:	b480      	push	{r7}
 8007e0e:	b083      	sub	sp, #12
 8007e10:	af00      	add	r7, sp, #0
 8007e12:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8007e14:	bf00      	nop
 8007e16:	370c      	adds	r7, #12
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b082      	sub	sp, #8
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	2b00      	cmp	r3, #0
 8007e2c:	d101      	bne.n	8007e32 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e2e:	2301      	movs	r3, #1
 8007e30:	e040      	b.n	8007eb4 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007e36:	2b00      	cmp	r3, #0
 8007e38:	d106      	bne.n	8007e48 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e3a:	687b      	ldr	r3, [r7, #4]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e42:	6878      	ldr	r0, [r7, #4]
 8007e44:	f7fb fc22 	bl	800368c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2224      	movs	r2, #36	; 0x24
 8007e4c:	675a      	str	r2, [r3, #116]	; 0x74

  __HAL_UART_DISABLE(huart);
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	681a      	ldr	r2, [r3, #0]
 8007e54:	687b      	ldr	r3, [r7, #4]
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f022 0201 	bic.w	r2, r2, #1
 8007e5c:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 fb02 	bl	8008468 <UART_SetConfig>
 8007e64:	4603      	mov	r3, r0
 8007e66:	2b01      	cmp	r3, #1
 8007e68:	d101      	bne.n	8007e6e <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8007e6a:	2301      	movs	r3, #1
 8007e6c:	e022      	b.n	8007eb4 <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007e72:	2b00      	cmp	r3, #0
 8007e74:	d002      	beq.n	8007e7c <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 8007e76:	6878      	ldr	r0, [r7, #4]
 8007e78:	f000 fde8 	bl	8008a4c <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e7c:	687b      	ldr	r3, [r7, #4]
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	685a      	ldr	r2, [r3, #4]
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	681b      	ldr	r3, [r3, #0]
 8007e86:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007e8a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	681b      	ldr	r3, [r3, #0]
 8007e90:	689a      	ldr	r2, [r3, #8]
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007e9a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	681b      	ldr	r3, [r3, #0]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f042 0201 	orr.w	r2, r2, #1
 8007eaa:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007eac:	6878      	ldr	r0, [r7, #4]
 8007eae:	f000 fe6f 	bl	8008b90 <UART_CheckIdleState>
 8007eb2:	4603      	mov	r3, r0
}
 8007eb4:	4618      	mov	r0, r3
 8007eb6:	3708      	adds	r7, #8
 8007eb8:	46bd      	mov	sp, r7
 8007eba:	bd80      	pop	{r7, pc}

08007ebc <HAL_UART_Transmit>:
  * @param Size    Amount of data to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007ebc:	b580      	push	{r7, lr}
 8007ebe:	b08a      	sub	sp, #40	; 0x28
 8007ec0:	af02      	add	r7, sp, #8
 8007ec2:	60f8      	str	r0, [r7, #12]
 8007ec4:	60b9      	str	r1, [r7, #8]
 8007ec6:	603b      	str	r3, [r7, #0]
 8007ec8:	4613      	mov	r3, r2
 8007eca:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ed0:	2b20      	cmp	r3, #32
 8007ed2:	f040 8081 	bne.w	8007fd8 <HAL_UART_Transmit+0x11c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d002      	beq.n	8007ee2 <HAL_UART_Transmit+0x26>
 8007edc:	88fb      	ldrh	r3, [r7, #6]
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d101      	bne.n	8007ee6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8007ee2:	2301      	movs	r3, #1
 8007ee4:	e079      	b.n	8007fda <HAL_UART_Transmit+0x11e>
    }

    __HAL_LOCK(huart);
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8007eec:	2b01      	cmp	r3, #1
 8007eee:	d101      	bne.n	8007ef4 <HAL_UART_Transmit+0x38>
 8007ef0:	2302      	movs	r3, #2
 8007ef2:	e072      	b.n	8007fda <HAL_UART_Transmit+0x11e>
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	2201      	movs	r2, #1
 8007ef8:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	2200      	movs	r2, #0
 8007f00:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	2221      	movs	r2, #33	; 0x21
 8007f06:	675a      	str	r2, [r3, #116]	; 0x74

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8007f08:	f7fb fe98 	bl	8003c3c <HAL_GetTick>
 8007f0c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	88fa      	ldrh	r2, [r7, #6]
 8007f12:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8007f16:	68fb      	ldr	r3, [r7, #12]
 8007f18:	88fa      	ldrh	r2, [r7, #6]
 8007f1a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	689b      	ldr	r3, [r3, #8]
 8007f22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007f26:	d108      	bne.n	8007f3a <HAL_UART_Transmit+0x7e>
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	691b      	ldr	r3, [r3, #16]
 8007f2c:	2b00      	cmp	r3, #0
 8007f2e:	d104      	bne.n	8007f3a <HAL_UART_Transmit+0x7e>
    {
      pdata8bits  = NULL;
 8007f30:	2300      	movs	r3, #0
 8007f32:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8007f34:	68bb      	ldr	r3, [r7, #8]
 8007f36:	61bb      	str	r3, [r7, #24]
 8007f38:	e003      	b.n	8007f42 <HAL_UART_Transmit+0x86>
    }
    else
    {
      pdata8bits  = pData;
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f3e:	2300      	movs	r3, #0
 8007f40:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f42:	e02d      	b.n	8007fa0 <HAL_UART_Transmit+0xe4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	9300      	str	r3, [sp, #0]
 8007f48:	697b      	ldr	r3, [r7, #20]
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	2180      	movs	r1, #128	; 0x80
 8007f4e:	68f8      	ldr	r0, [r7, #12]
 8007f50:	f000 fe63 	bl	8008c1a <UART_WaitOnFlagUntilTimeout>
 8007f54:	4603      	mov	r3, r0
 8007f56:	2b00      	cmp	r3, #0
 8007f58:	d001      	beq.n	8007f5e <HAL_UART_Transmit+0xa2>
      {
        return HAL_TIMEOUT;
 8007f5a:	2303      	movs	r3, #3
 8007f5c:	e03d      	b.n	8007fda <HAL_UART_Transmit+0x11e>
      }
      if (pdata8bits == NULL)
 8007f5e:	69fb      	ldr	r3, [r7, #28]
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d10b      	bne.n	8007f7c <HAL_UART_Transmit+0xc0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f64:	69bb      	ldr	r3, [r7, #24]
 8007f66:	881a      	ldrh	r2, [r3, #0]
 8007f68:	68fb      	ldr	r3, [r7, #12]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f70:	b292      	uxth	r2, r2
 8007f72:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8007f74:	69bb      	ldr	r3, [r7, #24]
 8007f76:	3302      	adds	r3, #2
 8007f78:	61bb      	str	r3, [r7, #24]
 8007f7a:	e008      	b.n	8007f8e <HAL_UART_Transmit+0xd2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f7c:	69fb      	ldr	r3, [r7, #28]
 8007f7e:	781a      	ldrb	r2, [r3, #0]
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	b292      	uxth	r2, r2
 8007f86:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	3301      	adds	r3, #1
 8007f8c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f8e:	68fb      	ldr	r3, [r7, #12]
 8007f90:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007f94:	b29b      	uxth	r3, r3
 8007f96:	3b01      	subs	r3, #1
 8007f98:	b29a      	uxth	r2, r3
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8007fa0:	68fb      	ldr	r3, [r7, #12]
 8007fa2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8007fa6:	b29b      	uxth	r3, r3
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d1cb      	bne.n	8007f44 <HAL_UART_Transmit+0x88>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007fac:	683b      	ldr	r3, [r7, #0]
 8007fae:	9300      	str	r3, [sp, #0]
 8007fb0:	697b      	ldr	r3, [r7, #20]
 8007fb2:	2200      	movs	r2, #0
 8007fb4:	2140      	movs	r1, #64	; 0x40
 8007fb6:	68f8      	ldr	r0, [r7, #12]
 8007fb8:	f000 fe2f 	bl	8008c1a <UART_WaitOnFlagUntilTimeout>
 8007fbc:	4603      	mov	r3, r0
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <HAL_UART_Transmit+0x10a>
    {
      return HAL_TIMEOUT;
 8007fc2:	2303      	movs	r3, #3
 8007fc4:	e009      	b.n	8007fda <HAL_UART_Transmit+0x11e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007fc6:	68fb      	ldr	r3, [r7, #12]
 8007fc8:	2220      	movs	r2, #32
 8007fca:	675a      	str	r2, [r3, #116]	; 0x74

    __HAL_UNLOCK(huart);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	2200      	movs	r2, #0
 8007fd0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    return HAL_OK;
 8007fd4:	2300      	movs	r3, #0
 8007fd6:	e000      	b.n	8007fda <HAL_UART_Transmit+0x11e>
  }
  else
  {
    return HAL_BUSY;
 8007fd8:	2302      	movs	r3, #2
  }
}
 8007fda:	4618      	mov	r0, r3
 8007fdc:	3720      	adds	r7, #32
 8007fde:	46bd      	mov	sp, r7
 8007fe0:	bd80      	pop	{r7, pc}
	...

08007fe4 <HAL_UART_Transmit_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007fe4:	b480      	push	{r7}
 8007fe6:	b085      	sub	sp, #20
 8007fe8:	af00      	add	r7, sp, #0
 8007fea:	60f8      	str	r0, [r7, #12]
 8007fec:	60b9      	str	r1, [r7, #8]
 8007fee:	4613      	mov	r3, r2
 8007ff0:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ff2:	68fb      	ldr	r3, [r7, #12]
 8007ff4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8007ff6:	2b20      	cmp	r3, #32
 8007ff8:	d144      	bne.n	8008084 <HAL_UART_Transmit_IT+0xa0>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ffa:	68bb      	ldr	r3, [r7, #8]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d002      	beq.n	8008006 <HAL_UART_Transmit_IT+0x22>
 8008000:	88fb      	ldrh	r3, [r7, #6]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d101      	bne.n	800800a <HAL_UART_Transmit_IT+0x26>
    {
      return HAL_ERROR;
 8008006:	2301      	movs	r3, #1
 8008008:	e03d      	b.n	8008086 <HAL_UART_Transmit_IT+0xa2>
    }

    __HAL_LOCK(huart);
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 8008010:	2b01      	cmp	r3, #1
 8008012:	d101      	bne.n	8008018 <HAL_UART_Transmit_IT+0x34>
 8008014:	2302      	movs	r3, #2
 8008016:	e036      	b.n	8008086 <HAL_UART_Transmit_IT+0xa2>
 8008018:	68fb      	ldr	r3, [r7, #12]
 800801a:	2201      	movs	r2, #1
 800801c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pTxBuffPtr  = pData;
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	68ba      	ldr	r2, [r7, #8]
 8008024:	64da      	str	r2, [r3, #76]	; 0x4c
    huart->TxXferSize  = Size;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	88fa      	ldrh	r2, [r7, #6]
 800802a:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	88fa      	ldrh	r2, [r7, #6]
 8008032:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    huart->TxISR       = NULL;
 8008036:	68fb      	ldr	r3, [r7, #12]
 8008038:	2200      	movs	r2, #0
 800803a:	665a      	str	r2, [r3, #100]	; 0x64

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2200      	movs	r2, #0
 8008040:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	2221      	movs	r2, #33	; 0x21
 8008046:	675a      	str	r2, [r3, #116]	; 0x74
      /* Enable the Transmit Data Register Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
    }
#else
    /* Set the Tx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	689b      	ldr	r3, [r3, #8]
 800804c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008050:	d107      	bne.n	8008062 <HAL_UART_Transmit_IT+0x7e>
 8008052:	68fb      	ldr	r3, [r7, #12]
 8008054:	691b      	ldr	r3, [r3, #16]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d103      	bne.n	8008062 <HAL_UART_Transmit_IT+0x7e>
    {
      huart->TxISR = UART_TxISR_16BIT;
 800805a:	68fb      	ldr	r3, [r7, #12]
 800805c:	4a0d      	ldr	r2, [pc, #52]	; (8008094 <HAL_UART_Transmit_IT+0xb0>)
 800805e:	665a      	str	r2, [r3, #100]	; 0x64
 8008060:	e002      	b.n	8008068 <HAL_UART_Transmit_IT+0x84>
    }
    else
    {
      huart->TxISR = UART_TxISR_8BIT;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	4a0c      	ldr	r2, [pc, #48]	; (8008098 <HAL_UART_Transmit_IT+0xb4>)
 8008066:	665a      	str	r2, [r3, #100]	; 0x64
    }

    __HAL_UNLOCK(huart);
 8008068:	68fb      	ldr	r3, [r7, #12]
 800806a:	2200      	movs	r2, #0
 800806c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the Transmit Data Register Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	681b      	ldr	r3, [r3, #0]
 8008074:	681a      	ldr	r2, [r3, #0]
 8008076:	68fb      	ldr	r3, [r7, #12]
 8008078:	681b      	ldr	r3, [r3, #0]
 800807a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800807e:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 8008080:	2300      	movs	r3, #0
 8008082:	e000      	b.n	8008086 <HAL_UART_Transmit_IT+0xa2>
  }
  else
  {
    return HAL_BUSY;
 8008084:	2302      	movs	r3, #2
  }
}
 8008086:	4618      	mov	r0, r3
 8008088:	3714      	adds	r7, #20
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	08008d8b 	.word	0x08008d8b
 8008098:	08008d17 	.word	0x08008d17

0800809c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer.
  * @param Size  Amount of data to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800809c:	b480      	push	{r7}
 800809e:	b085      	sub	sp, #20
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	60f8      	str	r0, [r7, #12]
 80080a4:	60b9      	str	r1, [r7, #8]
 80080a6:	4613      	mov	r3, r2
 80080a8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80080aa:	68fb      	ldr	r3, [r7, #12]
 80080ac:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080ae:	2b20      	cmp	r3, #32
 80080b0:	f040 808a 	bne.w	80081c8 <HAL_UART_Receive_IT+0x12c>
  {
    if ((pData == NULL) || (Size == 0U))
 80080b4:	68bb      	ldr	r3, [r7, #8]
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d002      	beq.n	80080c0 <HAL_UART_Receive_IT+0x24>
 80080ba:	88fb      	ldrh	r3, [r7, #6]
 80080bc:	2b00      	cmp	r3, #0
 80080be:	d101      	bne.n	80080c4 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 80080c0:	2301      	movs	r3, #1
 80080c2:	e082      	b.n	80081ca <HAL_UART_Receive_IT+0x12e>
    }

    __HAL_LOCK(huart);
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 80080ca:	2b01      	cmp	r3, #1
 80080cc:	d101      	bne.n	80080d2 <HAL_UART_Receive_IT+0x36>
 80080ce:	2302      	movs	r3, #2
 80080d0:	e07b      	b.n	80081ca <HAL_UART_Receive_IT+0x12e>
 80080d2:	68fb      	ldr	r3, [r7, #12]
 80080d4:	2201      	movs	r2, #1
 80080d6:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    huart->pRxBuffPtr  = pData;
 80080da:	68fb      	ldr	r3, [r7, #12]
 80080dc:	68ba      	ldr	r2, [r7, #8]
 80080de:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferSize  = Size;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	88fa      	ldrh	r2, [r7, #6]
 80080e4:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58
    huart->RxXferCount = Size;
 80080e8:	68fb      	ldr	r3, [r7, #12]
 80080ea:	88fa      	ldrh	r2, [r7, #6]
 80080ec:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    huart->RxISR       = NULL;
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2200      	movs	r2, #0
 80080f4:	661a      	str	r2, [r3, #96]	; 0x60

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 80080f6:	68fb      	ldr	r3, [r7, #12]
 80080f8:	689b      	ldr	r3, [r3, #8]
 80080fa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80080fe:	d10e      	bne.n	800811e <HAL_UART_Receive_IT+0x82>
 8008100:	68fb      	ldr	r3, [r7, #12]
 8008102:	691b      	ldr	r3, [r3, #16]
 8008104:	2b00      	cmp	r3, #0
 8008106:	d105      	bne.n	8008114 <HAL_UART_Receive_IT+0x78>
 8008108:	68fb      	ldr	r3, [r7, #12]
 800810a:	f240 12ff 	movw	r2, #511	; 0x1ff
 800810e:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008112:	e02d      	b.n	8008170 <HAL_UART_Receive_IT+0xd4>
 8008114:	68fb      	ldr	r3, [r7, #12]
 8008116:	22ff      	movs	r2, #255	; 0xff
 8008118:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800811c:	e028      	b.n	8008170 <HAL_UART_Receive_IT+0xd4>
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	689b      	ldr	r3, [r3, #8]
 8008122:	2b00      	cmp	r3, #0
 8008124:	d10d      	bne.n	8008142 <HAL_UART_Receive_IT+0xa6>
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	691b      	ldr	r3, [r3, #16]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d104      	bne.n	8008138 <HAL_UART_Receive_IT+0x9c>
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	22ff      	movs	r2, #255	; 0xff
 8008132:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008136:	e01b      	b.n	8008170 <HAL_UART_Receive_IT+0xd4>
 8008138:	68fb      	ldr	r3, [r7, #12]
 800813a:	227f      	movs	r2, #127	; 0x7f
 800813c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008140:	e016      	b.n	8008170 <HAL_UART_Receive_IT+0xd4>
 8008142:	68fb      	ldr	r3, [r7, #12]
 8008144:	689b      	ldr	r3, [r3, #8]
 8008146:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 800814a:	d10d      	bne.n	8008168 <HAL_UART_Receive_IT+0xcc>
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	691b      	ldr	r3, [r3, #16]
 8008150:	2b00      	cmp	r3, #0
 8008152:	d104      	bne.n	800815e <HAL_UART_Receive_IT+0xc2>
 8008154:	68fb      	ldr	r3, [r7, #12]
 8008156:	227f      	movs	r2, #127	; 0x7f
 8008158:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 800815c:	e008      	b.n	8008170 <HAL_UART_Receive_IT+0xd4>
 800815e:	68fb      	ldr	r3, [r7, #12]
 8008160:	223f      	movs	r2, #63	; 0x3f
 8008162:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
 8008166:	e003      	b.n	8008170 <HAL_UART_Receive_IT+0xd4>
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	2200      	movs	r2, #0
 800816c:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008170:	68fb      	ldr	r3, [r7, #12]
 8008172:	2200      	movs	r2, #0
 8008174:	67da      	str	r2, [r3, #124]	; 0x7c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	2222      	movs	r2, #34	; 0x22
 800817a:	679a      	str	r2, [r3, #120]	; 0x78

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	681b      	ldr	r3, [r3, #0]
 8008180:	689a      	ldr	r2, [r3, #8]
 8008182:	68fb      	ldr	r3, [r7, #12]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f042 0201 	orr.w	r2, r2, #1
 800818a:	609a      	str	r2, [r3, #8]
      /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
    }
#else
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800818c:	68fb      	ldr	r3, [r7, #12]
 800818e:	689b      	ldr	r3, [r3, #8]
 8008190:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008194:	d107      	bne.n	80081a6 <HAL_UART_Receive_IT+0x10a>
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	691b      	ldr	r3, [r3, #16]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d103      	bne.n	80081a6 <HAL_UART_Receive_IT+0x10a>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	4a0d      	ldr	r2, [pc, #52]	; (80081d8 <HAL_UART_Receive_IT+0x13c>)
 80081a2:	661a      	str	r2, [r3, #96]	; 0x60
 80081a4:	e002      	b.n	80081ac <HAL_UART_Receive_IT+0x110>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80081a6:	68fb      	ldr	r3, [r7, #12]
 80081a8:	4a0c      	ldr	r2, [pc, #48]	; (80081dc <HAL_UART_Receive_IT+0x140>)
 80081aa:	661a      	str	r2, [r3, #96]	; 0x60
    }

    __HAL_UNLOCK(huart);
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2200      	movs	r2, #0
 80081b0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	681a      	ldr	r2, [r3, #0]
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	681b      	ldr	r3, [r3, #0]
 80081be:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80081c2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

    return HAL_OK;
 80081c4:	2300      	movs	r3, #0
 80081c6:	e000      	b.n	80081ca <HAL_UART_Receive_IT+0x12e>
  }
  else
  {
    return HAL_BUSY;
 80081c8:	2302      	movs	r3, #2
  }
}
 80081ca:	4618      	mov	r0, r3
 80081cc:	3714      	adds	r7, #20
 80081ce:	46bd      	mov	sp, r7
 80081d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081d4:	4770      	bx	lr
 80081d6:	bf00      	nop
 80081d8:	08008ee3 	.word	0x08008ee3
 80081dc:	08008e39 	.word	0x08008e39

080081e0 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80081e0:	b580      	push	{r7, lr}
 80081e2:	b088      	sub	sp, #32
 80081e4:	af00      	add	r7, sp, #0
 80081e6:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	681b      	ldr	r3, [r3, #0]
 80081ec:	69db      	ldr	r3, [r3, #28]
 80081ee:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681b      	ldr	r3, [r3, #0]
 80081f6:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	681b      	ldr	r3, [r3, #0]
 80081fc:	689b      	ldr	r3, [r3, #8]
 80081fe:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE));
 8008200:	69fb      	ldr	r3, [r7, #28]
 8008202:	f003 030f 	and.w	r3, r3, #15
 8008206:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8008208:	693b      	ldr	r3, [r7, #16]
 800820a:	2b00      	cmp	r3, #0
 800820c:	d113      	bne.n	8008236 <HAL_UART_IRQHandler+0x56>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 800820e:	69fb      	ldr	r3, [r7, #28]
 8008210:	f003 0320 	and.w	r3, r3, #32
 8008214:	2b00      	cmp	r3, #0
 8008216:	d00e      	beq.n	8008236 <HAL_UART_IRQHandler+0x56>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008218:	69bb      	ldr	r3, [r7, #24]
 800821a:	f003 0320 	and.w	r3, r3, #32
 800821e:	2b00      	cmp	r3, #0
 8008220:	d009      	beq.n	8008236 <HAL_UART_IRQHandler+0x56>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8008222:	687b      	ldr	r3, [r7, #4]
 8008224:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008226:	2b00      	cmp	r3, #0
 8008228:	f000 80ff 	beq.w	800842a <HAL_UART_IRQHandler+0x24a>
      {
        huart->RxISR(huart);
 800822c:	687b      	ldr	r3, [r7, #4]
 800822e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	4798      	blx	r3
      }
      return;
 8008234:	e0f9      	b.n	800842a <HAL_UART_IRQHandler+0x24a>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8008236:	693b      	ldr	r3, [r7, #16]
 8008238:	2b00      	cmp	r3, #0
 800823a:	f000 80c1 	beq.w	80083c0 <HAL_UART_IRQHandler+0x1e0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	f003 0301 	and.w	r3, r3, #1
 8008244:	2b00      	cmp	r3, #0
 8008246:	d105      	bne.n	8008254 <HAL_UART_IRQHandler+0x74>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != 0U)))
 8008248:	69bb      	ldr	r3, [r7, #24]
 800824a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800824e:	2b00      	cmp	r3, #0
 8008250:	f000 80b6 	beq.w	80083c0 <HAL_UART_IRQHandler+0x1e0>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008254:	69fb      	ldr	r3, [r7, #28]
 8008256:	f003 0301 	and.w	r3, r3, #1
 800825a:	2b00      	cmp	r3, #0
 800825c:	d00e      	beq.n	800827c <HAL_UART_IRQHandler+0x9c>
 800825e:	69bb      	ldr	r3, [r7, #24]
 8008260:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008264:	2b00      	cmp	r3, #0
 8008266:	d009      	beq.n	800827c <HAL_UART_IRQHandler+0x9c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	2201      	movs	r2, #1
 800826e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008270:	687b      	ldr	r3, [r7, #4]
 8008272:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008274:	f043 0201 	orr.w	r2, r3, #1
 8008278:	687b      	ldr	r3, [r7, #4]
 800827a:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800827c:	69fb      	ldr	r3, [r7, #28]
 800827e:	f003 0302 	and.w	r3, r3, #2
 8008282:	2b00      	cmp	r3, #0
 8008284:	d00e      	beq.n	80082a4 <HAL_UART_IRQHandler+0xc4>
 8008286:	697b      	ldr	r3, [r7, #20]
 8008288:	f003 0301 	and.w	r3, r3, #1
 800828c:	2b00      	cmp	r3, #0
 800828e:	d009      	beq.n	80082a4 <HAL_UART_IRQHandler+0xc4>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	681b      	ldr	r3, [r3, #0]
 8008294:	2202      	movs	r2, #2
 8008296:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008298:	687b      	ldr	r3, [r7, #4]
 800829a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800829c:	f043 0204 	orr.w	r2, r3, #4
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80082a4:	69fb      	ldr	r3, [r7, #28]
 80082a6:	f003 0304 	and.w	r3, r3, #4
 80082aa:	2b00      	cmp	r3, #0
 80082ac:	d00e      	beq.n	80082cc <HAL_UART_IRQHandler+0xec>
 80082ae:	697b      	ldr	r3, [r7, #20]
 80082b0:	f003 0301 	and.w	r3, r3, #1
 80082b4:	2b00      	cmp	r3, #0
 80082b6:	d009      	beq.n	80082cc <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	681b      	ldr	r3, [r3, #0]
 80082bc:	2204      	movs	r2, #4
 80082be:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082c4:	f043 0202 	orr.w	r2, r3, #2
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	67da      	str	r2, [r3, #124]	; 0x7c
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 80082cc:	69fb      	ldr	r3, [r7, #28]
 80082ce:	f003 0308 	and.w	r3, r3, #8
 80082d2:	2b00      	cmp	r3, #0
 80082d4:	d013      	beq.n	80082fe <HAL_UART_IRQHandler+0x11e>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80082d6:	69bb      	ldr	r3, [r7, #24]
 80082d8:	f003 0320 	and.w	r3, r3, #32
 80082dc:	2b00      	cmp	r3, #0
 80082de:	d104      	bne.n	80082ea <HAL_UART_IRQHandler+0x10a>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80082e0:	697b      	ldr	r3, [r7, #20]
 80082e2:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80082e6:	2b00      	cmp	r3, #0
 80082e8:	d009      	beq.n	80082fe <HAL_UART_IRQHandler+0x11e>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	2208      	movs	r2, #8
 80082f0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80082f6:	f043 0208 	orr.w	r2, r3, #8
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	67da      	str	r2, [r3, #124]	; 0x7c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80082fe:	687b      	ldr	r3, [r7, #4]
 8008300:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008302:	2b00      	cmp	r3, #0
 8008304:	f000 8093 	beq.w	800842e <HAL_UART_IRQHandler+0x24e>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8008308:	69fb      	ldr	r3, [r7, #28]
 800830a:	f003 0320 	and.w	r3, r3, #32
 800830e:	2b00      	cmp	r3, #0
 8008310:	d00c      	beq.n	800832c <HAL_UART_IRQHandler+0x14c>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	f003 0320 	and.w	r3, r3, #32
 8008318:	2b00      	cmp	r3, #0
 800831a:	d007      	beq.n	800832c <HAL_UART_IRQHandler+0x14c>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 800831c:	687b      	ldr	r3, [r7, #4]
 800831e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008320:	2b00      	cmp	r3, #0
 8008322:	d003      	beq.n	800832c <HAL_UART_IRQHandler+0x14c>
        {
          huart->RxISR(huart);
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8008328:	6878      	ldr	r0, [r7, #4]
 800832a:	4798      	blx	r3
        }
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      errorcode = huart->ErrorCode;
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008330:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	681b      	ldr	r3, [r3, #0]
 8008336:	689b      	ldr	r3, [r3, #8]
 8008338:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800833c:	2b40      	cmp	r3, #64	; 0x40
 800833e:	d004      	beq.n	800834a <HAL_UART_IRQHandler+0x16a>
          ((errorcode & HAL_UART_ERROR_ORE) != 0U))
 8008340:	68fb      	ldr	r3, [r7, #12]
 8008342:	f003 0308 	and.w	r3, r3, #8
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008346:	2b00      	cmp	r3, #0
 8008348:	d031      	beq.n	80083ae <HAL_UART_IRQHandler+0x1ce>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800834a:	6878      	ldr	r0, [r7, #4]
 800834c:	f000 fcad 	bl	8008caa <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008350:	687b      	ldr	r3, [r7, #4]
 8008352:	681b      	ldr	r3, [r3, #0]
 8008354:	689b      	ldr	r3, [r3, #8]
 8008356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800835a:	2b40      	cmp	r3, #64	; 0x40
 800835c:	d123      	bne.n	80083a6 <HAL_UART_IRQHandler+0x1c6>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800835e:	687b      	ldr	r3, [r7, #4]
 8008360:	681b      	ldr	r3, [r3, #0]
 8008362:	689a      	ldr	r2, [r3, #8]
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800836c:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008372:	2b00      	cmp	r3, #0
 8008374:	d013      	beq.n	800839e <HAL_UART_IRQHandler+0x1be>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008376:	687b      	ldr	r3, [r7, #4]
 8008378:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800837a:	4a30      	ldr	r2, [pc, #192]	; (800843c <HAL_UART_IRQHandler+0x25c>)
 800837c:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800837e:	687b      	ldr	r3, [r7, #4]
 8008380:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008382:	4618      	mov	r0, r3
 8008384:	f7fd f824 	bl	80053d0 <HAL_DMA_Abort_IT>
 8008388:	4603      	mov	r3, r0
 800838a:	2b00      	cmp	r3, #0
 800838c:	d016      	beq.n	80083bc <HAL_UART_IRQHandler+0x1dc>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8008392:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008394:	687a      	ldr	r2, [r7, #4]
 8008396:	6ed2      	ldr	r2, [r2, #108]	; 0x6c
 8008398:	4610      	mov	r0, r2
 800839a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800839c:	e00e      	b.n	80083bc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800839e:	6878      	ldr	r0, [r7, #4]
 80083a0:	f000 f858 	bl	8008454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083a4:	e00a      	b.n	80083bc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f000 f854 	bl	8008454 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083ac:	e006      	b.n	80083bc <HAL_UART_IRQHandler+0x1dc>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80083ae:	6878      	ldr	r0, [r7, #4]
 80083b0:	f000 f850 	bl	8008454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2200      	movs	r2, #0
 80083b8:	67da      	str	r2, [r3, #124]	; 0x7c
      }
    }
    return;
 80083ba:	e038      	b.n	800842e <HAL_UART_IRQHandler+0x24e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80083bc:	bf00      	nop
    return;
 80083be:	e036      	b.n	800842e <HAL_UART_IRQHandler+0x24e>

  } /* End if some error occurs */

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80083c0:	69fb      	ldr	r3, [r7, #28]
 80083c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d00d      	beq.n	80083e6 <HAL_UART_IRQHandler+0x206>
 80083ca:	697b      	ldr	r3, [r7, #20]
 80083cc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80083d0:	2b00      	cmp	r3, #0
 80083d2:	d008      	beq.n	80083e6 <HAL_UART_IRQHandler+0x206>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80083dc:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 80083de:	6878      	ldr	r0, [r7, #4]
 80083e0:	f000 fdd4 	bl	8008f8c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 80083e4:	e026      	b.n	8008434 <HAL_UART_IRQHandler+0x254>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 80083e6:	69fb      	ldr	r3, [r7, #28]
 80083e8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	d00d      	beq.n	800840c <HAL_UART_IRQHandler+0x22c>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 80083f0:	69bb      	ldr	r3, [r7, #24]
 80083f2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80083f6:	2b00      	cmp	r3, #0
 80083f8:	d008      	beq.n	800840c <HAL_UART_IRQHandler+0x22c>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 80083fa:	687b      	ldr	r3, [r7, #4]
 80083fc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d017      	beq.n	8008432 <HAL_UART_IRQHandler+0x252>
    {
      huart->TxISR(huart);
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	4798      	blx	r3
    }
    return;
 800840a:	e012      	b.n	8008432 <HAL_UART_IRQHandler+0x252>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008412:	2b00      	cmp	r3, #0
 8008414:	d00e      	beq.n	8008434 <HAL_UART_IRQHandler+0x254>
 8008416:	69bb      	ldr	r3, [r7, #24]
 8008418:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800841c:	2b00      	cmp	r3, #0
 800841e:	d009      	beq.n	8008434 <HAL_UART_IRQHandler+0x254>
  {
    UART_EndTransmit_IT(huart);
 8008420:	6878      	ldr	r0, [r7, #4]
 8008422:	f000 fcf0 	bl	8008e06 <UART_EndTransmit_IT>
    return;
 8008426:	bf00      	nop
 8008428:	e004      	b.n	8008434 <HAL_UART_IRQHandler+0x254>
      return;
 800842a:	bf00      	nop
 800842c:	e002      	b.n	8008434 <HAL_UART_IRQHandler+0x254>
    return;
 800842e:	bf00      	nop
 8008430:	e000      	b.n	8008434 <HAL_UART_IRQHandler+0x254>
    return;
 8008432:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8008434:	3720      	adds	r7, #32
 8008436:	46bd      	mov	sp, r7
 8008438:	bd80      	pop	{r7, pc}
 800843a:	bf00      	nop
 800843c:	08008ceb 	.word	0x08008ceb

08008440 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008440:	b480      	push	{r7}
 8008442:	b083      	sub	sp, #12
 8008444:	af00      	add	r7, sp, #0
 8008446:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8008448:	bf00      	nop
 800844a:	370c      	adds	r7, #12
 800844c:	46bd      	mov	sp, r7
 800844e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008452:	4770      	bx	lr

08008454 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008454:	b480      	push	{r7}
 8008456:	b083      	sub	sp, #12
 8008458:	af00      	add	r7, sp, #0
 800845a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800845c:	bf00      	nop
 800845e:	370c      	adds	r7, #12
 8008460:	46bd      	mov	sp, r7
 8008462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008466:	4770      	bx	lr

08008468 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8008468:	e92d 4890 	stmdb	sp!, {r4, r7, fp, lr}
 800846c:	b088      	sub	sp, #32
 800846e:	af00      	add	r7, sp, #0
 8008470:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv                   = 0x00000000U;
 8008472:	2300      	movs	r3, #0
 8008474:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef ret               = HAL_OK;
 8008476:	2300      	movs	r3, #0
 8008478:	74fb      	strb	r3, [r7, #19]
  uint32_t lpuart_ker_ck_pres         = 0x00000000U;
 800847a:	2300      	movs	r3, #0
 800847c:	60fb      	str	r3, [r7, #12]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	689a      	ldr	r2, [r3, #8]
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	691b      	ldr	r3, [r3, #16]
 8008486:	431a      	orrs	r2, r3
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	695b      	ldr	r3, [r3, #20]
 800848c:	431a      	orrs	r2, r3
 800848e:	687b      	ldr	r3, [r7, #4]
 8008490:	69db      	ldr	r3, [r3, #28]
 8008492:	4313      	orrs	r3, r2
 8008494:	61fb      	str	r3, [r7, #28]
#if defined(USART_CR1_FIFOEN)
  tmpreg |= (uint32_t)huart->FifoMode;
#endif /* USART_CR1_FIFOEN */
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008496:	687b      	ldr	r3, [r7, #4]
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	681a      	ldr	r2, [r3, #0]
 800849c:	4baf      	ldr	r3, [pc, #700]	; (800875c <UART_SetConfig+0x2f4>)
 800849e:	4013      	ands	r3, r2
 80084a0:	687a      	ldr	r2, [r7, #4]
 80084a2:	6812      	ldr	r2, [r2, #0]
 80084a4:	69f9      	ldr	r1, [r7, #28]
 80084a6:	430b      	orrs	r3, r1
 80084a8:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80084aa:	687b      	ldr	r3, [r7, #4]
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80084b4:	687b      	ldr	r3, [r7, #4]
 80084b6:	68da      	ldr	r2, [r3, #12]
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	681b      	ldr	r3, [r3, #0]
 80084bc:	430a      	orrs	r2, r1
 80084be:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80084c0:	687b      	ldr	r3, [r7, #4]
 80084c2:	699b      	ldr	r3, [r3, #24]
 80084c4:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80084c6:	687b      	ldr	r3, [r7, #4]
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	4aa5      	ldr	r2, [pc, #660]	; (8008760 <UART_SetConfig+0x2f8>)
 80084cc:	4293      	cmp	r3, r2
 80084ce:	d004      	beq.n	80084da <UART_SetConfig+0x72>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80084d0:	687b      	ldr	r3, [r7, #4]
 80084d2:	6a1b      	ldr	r3, [r3, #32]
 80084d4:	69fa      	ldr	r2, [r7, #28]
 80084d6:	4313      	orrs	r3, r2
 80084d8:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	681b      	ldr	r3, [r3, #0]
 80084de:	689b      	ldr	r3, [r3, #8]
 80084e0:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 80084e4:	687b      	ldr	r3, [r7, #4]
 80084e6:	681b      	ldr	r3, [r3, #0]
 80084e8:	69fa      	ldr	r2, [r7, #28]
 80084ea:	430a      	orrs	r2, r1
 80084ec:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	681b      	ldr	r3, [r3, #0]
 80084f2:	4a9c      	ldr	r2, [pc, #624]	; (8008764 <UART_SetConfig+0x2fc>)
 80084f4:	4293      	cmp	r3, r2
 80084f6:	d121      	bne.n	800853c <UART_SetConfig+0xd4>
 80084f8:	4b9b      	ldr	r3, [pc, #620]	; (8008768 <UART_SetConfig+0x300>)
 80084fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80084fe:	f003 0303 	and.w	r3, r3, #3
 8008502:	2b03      	cmp	r3, #3
 8008504:	d816      	bhi.n	8008534 <UART_SetConfig+0xcc>
 8008506:	a201      	add	r2, pc, #4	; (adr r2, 800850c <UART_SetConfig+0xa4>)
 8008508:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800850c:	0800851d 	.word	0x0800851d
 8008510:	08008529 	.word	0x08008529
 8008514:	08008523 	.word	0x08008523
 8008518:	0800852f 	.word	0x0800852f
 800851c:	2301      	movs	r3, #1
 800851e:	76fb      	strb	r3, [r7, #27]
 8008520:	e098      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008522:	2302      	movs	r3, #2
 8008524:	76fb      	strb	r3, [r7, #27]
 8008526:	e095      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008528:	2304      	movs	r3, #4
 800852a:	76fb      	strb	r3, [r7, #27]
 800852c:	e092      	b.n	8008654 <UART_SetConfig+0x1ec>
 800852e:	2308      	movs	r3, #8
 8008530:	76fb      	strb	r3, [r7, #27]
 8008532:	e08f      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008534:	2310      	movs	r3, #16
 8008536:	76fb      	strb	r3, [r7, #27]
 8008538:	bf00      	nop
 800853a:	e08b      	b.n	8008654 <UART_SetConfig+0x1ec>
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	681b      	ldr	r3, [r3, #0]
 8008540:	4a8a      	ldr	r2, [pc, #552]	; (800876c <UART_SetConfig+0x304>)
 8008542:	4293      	cmp	r3, r2
 8008544:	d134      	bne.n	80085b0 <UART_SetConfig+0x148>
 8008546:	4b88      	ldr	r3, [pc, #544]	; (8008768 <UART_SetConfig+0x300>)
 8008548:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800854c:	f003 030c 	and.w	r3, r3, #12
 8008550:	2b0c      	cmp	r3, #12
 8008552:	d829      	bhi.n	80085a8 <UART_SetConfig+0x140>
 8008554:	a201      	add	r2, pc, #4	; (adr r2, 800855c <UART_SetConfig+0xf4>)
 8008556:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800855a:	bf00      	nop
 800855c:	08008591 	.word	0x08008591
 8008560:	080085a9 	.word	0x080085a9
 8008564:	080085a9 	.word	0x080085a9
 8008568:	080085a9 	.word	0x080085a9
 800856c:	0800859d 	.word	0x0800859d
 8008570:	080085a9 	.word	0x080085a9
 8008574:	080085a9 	.word	0x080085a9
 8008578:	080085a9 	.word	0x080085a9
 800857c:	08008597 	.word	0x08008597
 8008580:	080085a9 	.word	0x080085a9
 8008584:	080085a9 	.word	0x080085a9
 8008588:	080085a9 	.word	0x080085a9
 800858c:	080085a3 	.word	0x080085a3
 8008590:	2300      	movs	r3, #0
 8008592:	76fb      	strb	r3, [r7, #27]
 8008594:	e05e      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008596:	2302      	movs	r3, #2
 8008598:	76fb      	strb	r3, [r7, #27]
 800859a:	e05b      	b.n	8008654 <UART_SetConfig+0x1ec>
 800859c:	2304      	movs	r3, #4
 800859e:	76fb      	strb	r3, [r7, #27]
 80085a0:	e058      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085a2:	2308      	movs	r3, #8
 80085a4:	76fb      	strb	r3, [r7, #27]
 80085a6:	e055      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085a8:	2310      	movs	r3, #16
 80085aa:	76fb      	strb	r3, [r7, #27]
 80085ac:	bf00      	nop
 80085ae:	e051      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	4a6e      	ldr	r2, [pc, #440]	; (8008770 <UART_SetConfig+0x308>)
 80085b6:	4293      	cmp	r3, r2
 80085b8:	d120      	bne.n	80085fc <UART_SetConfig+0x194>
 80085ba:	4b6b      	ldr	r3, [pc, #428]	; (8008768 <UART_SetConfig+0x300>)
 80085bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80085c0:	f003 0330 	and.w	r3, r3, #48	; 0x30
 80085c4:	2b10      	cmp	r3, #16
 80085c6:	d00f      	beq.n	80085e8 <UART_SetConfig+0x180>
 80085c8:	2b10      	cmp	r3, #16
 80085ca:	d802      	bhi.n	80085d2 <UART_SetConfig+0x16a>
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d005      	beq.n	80085dc <UART_SetConfig+0x174>
 80085d0:	e010      	b.n	80085f4 <UART_SetConfig+0x18c>
 80085d2:	2b20      	cmp	r3, #32
 80085d4:	d005      	beq.n	80085e2 <UART_SetConfig+0x17a>
 80085d6:	2b30      	cmp	r3, #48	; 0x30
 80085d8:	d009      	beq.n	80085ee <UART_SetConfig+0x186>
 80085da:	e00b      	b.n	80085f4 <UART_SetConfig+0x18c>
 80085dc:	2300      	movs	r3, #0
 80085de:	76fb      	strb	r3, [r7, #27]
 80085e0:	e038      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085e2:	2302      	movs	r3, #2
 80085e4:	76fb      	strb	r3, [r7, #27]
 80085e6:	e035      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085e8:	2304      	movs	r3, #4
 80085ea:	76fb      	strb	r3, [r7, #27]
 80085ec:	e032      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085ee:	2308      	movs	r3, #8
 80085f0:	76fb      	strb	r3, [r7, #27]
 80085f2:	e02f      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085f4:	2310      	movs	r3, #16
 80085f6:	76fb      	strb	r3, [r7, #27]
 80085f8:	bf00      	nop
 80085fa:	e02b      	b.n	8008654 <UART_SetConfig+0x1ec>
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	4a57      	ldr	r2, [pc, #348]	; (8008760 <UART_SetConfig+0x2f8>)
 8008602:	4293      	cmp	r3, r2
 8008604:	d124      	bne.n	8008650 <UART_SetConfig+0x1e8>
 8008606:	4b58      	ldr	r3, [pc, #352]	; (8008768 <UART_SetConfig+0x300>)
 8008608:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800860c:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008610:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008614:	d012      	beq.n	800863c <UART_SetConfig+0x1d4>
 8008616:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800861a:	d802      	bhi.n	8008622 <UART_SetConfig+0x1ba>
 800861c:	2b00      	cmp	r3, #0
 800861e:	d007      	beq.n	8008630 <UART_SetConfig+0x1c8>
 8008620:	e012      	b.n	8008648 <UART_SetConfig+0x1e0>
 8008622:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008626:	d006      	beq.n	8008636 <UART_SetConfig+0x1ce>
 8008628:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800862c:	d009      	beq.n	8008642 <UART_SetConfig+0x1da>
 800862e:	e00b      	b.n	8008648 <UART_SetConfig+0x1e0>
 8008630:	2300      	movs	r3, #0
 8008632:	76fb      	strb	r3, [r7, #27]
 8008634:	e00e      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008636:	2302      	movs	r3, #2
 8008638:	76fb      	strb	r3, [r7, #27]
 800863a:	e00b      	b.n	8008654 <UART_SetConfig+0x1ec>
 800863c:	2304      	movs	r3, #4
 800863e:	76fb      	strb	r3, [r7, #27]
 8008640:	e008      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008642:	2308      	movs	r3, #8
 8008644:	76fb      	strb	r3, [r7, #27]
 8008646:	e005      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008648:	2310      	movs	r3, #16
 800864a:	76fb      	strb	r3, [r7, #27]
 800864c:	bf00      	nop
 800864e:	e001      	b.n	8008654 <UART_SetConfig+0x1ec>
 8008650:	2310      	movs	r3, #16
 8008652:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008654:	687b      	ldr	r3, [r7, #4]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	4a41      	ldr	r2, [pc, #260]	; (8008760 <UART_SetConfig+0x2f8>)
 800865a:	4293      	cmp	r3, r2
 800865c:	f040 80f4 	bne.w	8008848 <UART_SetConfig+0x3e0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008660:	7efb      	ldrb	r3, [r7, #27]
 8008662:	2b08      	cmp	r3, #8
 8008664:	d823      	bhi.n	80086ae <UART_SetConfig+0x246>
 8008666:	a201      	add	r2, pc, #4	; (adr r2, 800866c <UART_SetConfig+0x204>)
 8008668:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800866c:	08008691 	.word	0x08008691
 8008670:	080086af 	.word	0x080086af
 8008674:	08008699 	.word	0x08008699
 8008678:	080086af 	.word	0x080086af
 800867c:	0800869f 	.word	0x0800869f
 8008680:	080086af 	.word	0x080086af
 8008684:	080086af 	.word	0x080086af
 8008688:	080086af 	.word	0x080086af
 800868c:	080086a7 	.word	0x080086a7
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetPCLK1Freq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetPCLK1Freq();
 8008690:	f7fe fb6e 	bl	8006d70 <HAL_RCC_GetPCLK1Freq>
 8008694:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008696:	e00d      	b.n	80086b4 <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)HSI_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)HSI_VALUE;
 8008698:	4b36      	ldr	r3, [pc, #216]	; (8008774 <UART_SetConfig+0x30c>)
 800869a:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 800869c:	e00a      	b.n	80086b4 <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = (HAL_RCC_GetSysClockFreq() / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = HAL_RCC_GetSysClockFreq();
 800869e:	f7fe fad1 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 80086a2:	60f8      	str	r0, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80086a4:	e006      	b.n	80086b4 <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        lpuart_ker_ck_pres = ((uint32_t)LSE_VALUE / UART_GET_DIV_FACTOR(huart->Init.ClockPrescaler));
#else
        lpuart_ker_ck_pres = (uint32_t)LSE_VALUE;
 80086a6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80086aa:	60fb      	str	r3, [r7, #12]
#endif /* USART_PRESC_PRESCALER */
        break;
 80086ac:	e002      	b.n	80086b4 <UART_SetConfig+0x24c>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 80086ae:	2301      	movs	r3, #1
 80086b0:	74fb      	strb	r3, [r7, #19]
        break;
 80086b2:	bf00      	nop
    }

    /* if proper clock source reported */
    if (lpuart_ker_ck_pres != 0U)
 80086b4:	68fb      	ldr	r3, [r7, #12]
 80086b6:	2b00      	cmp	r3, #0
 80086b8:	f000 81b9 	beq.w	8008a2e <UART_SetConfig+0x5c6>
    {
      /* ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	685a      	ldr	r2, [r3, #4]
 80086c0:	4613      	mov	r3, r2
 80086c2:	005b      	lsls	r3, r3, #1
 80086c4:	4413      	add	r3, r2
 80086c6:	68fa      	ldr	r2, [r7, #12]
 80086c8:	429a      	cmp	r2, r3
 80086ca:	d305      	bcc.n	80086d8 <UART_SetConfig+0x270>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80086cc:	687b      	ldr	r3, [r7, #4]
 80086ce:	685b      	ldr	r3, [r3, #4]
 80086d0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80086d2:	68fa      	ldr	r2, [r7, #12]
 80086d4:	429a      	cmp	r2, r3
 80086d6:	d902      	bls.n	80086de <UART_SetConfig+0x276>
      {
        ret = HAL_ERROR;
 80086d8:	2301      	movs	r3, #1
 80086da:	74fb      	strb	r3, [r7, #19]
 80086dc:	e1a7      	b.n	8008a2e <UART_SetConfig+0x5c6>
      }
      else
      {
        switch (clocksource)
 80086de:	7efb      	ldrb	r3, [r7, #27]
 80086e0:	2b08      	cmp	r3, #8
 80086e2:	f200 809e 	bhi.w	8008822 <UART_SetConfig+0x3ba>
 80086e6:	a201      	add	r2, pc, #4	; (adr r2, 80086ec <UART_SetConfig+0x284>)
 80086e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086ec:	08008711 	.word	0x08008711
 80086f0:	08008823 	.word	0x08008823
 80086f4:	08008779 	.word	0x08008779
 80086f8:	08008823 	.word	0x08008823
 80086fc:	080087ad 	.word	0x080087ad
 8008700:	08008823 	.word	0x08008823
 8008704:	08008823 	.word	0x08008823
 8008708:	08008823 	.word	0x08008823
 800870c:	080087f9 	.word	0x080087f9
        {
          case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008710:	f7fe fb2e 	bl	8006d70 <HAL_RCC_GetPCLK1Freq>
 8008714:	4603      	mov	r3, r0
 8008716:	4619      	mov	r1, r3
 8008718:	f04f 0200 	mov.w	r2, #0
 800871c:	f04f 0300 	mov.w	r3, #0
 8008720:	f04f 0400 	mov.w	r4, #0
 8008724:	0214      	lsls	r4, r2, #8
 8008726:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 800872a:	020b      	lsls	r3, r1, #8
 800872c:	687a      	ldr	r2, [r7, #4]
 800872e:	6852      	ldr	r2, [r2, #4]
 8008730:	0852      	lsrs	r2, r2, #1
 8008732:	4611      	mov	r1, r2
 8008734:	f04f 0200 	mov.w	r2, #0
 8008738:	eb13 0b01 	adds.w	fp, r3, r1
 800873c:	eb44 0c02 	adc.w	ip, r4, r2
 8008740:	4658      	mov	r0, fp
 8008742:	4661      	mov	r1, ip
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	685b      	ldr	r3, [r3, #4]
 8008748:	f04f 0400 	mov.w	r4, #0
 800874c:	461a      	mov	r2, r3
 800874e:	4623      	mov	r3, r4
 8008750:	f7f8 fa2a 	bl	8000ba8 <__aeabi_uldivmod>
 8008754:	4603      	mov	r3, r0
 8008756:	460c      	mov	r4, r1
 8008758:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 800875a:	e065      	b.n	8008828 <UART_SetConfig+0x3c0>
 800875c:	efff69f3 	.word	0xefff69f3
 8008760:	40008000 	.word	0x40008000
 8008764:	40013800 	.word	0x40013800
 8008768:	40021000 	.word	0x40021000
 800876c:	40004400 	.word	0x40004400
 8008770:	40004800 	.word	0x40004800
 8008774:	00f42400 	.word	0x00f42400
          case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HSI_VALUE, huart->Init.BaudRate));
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	685b      	ldr	r3, [r3, #4]
 800877c:	085b      	lsrs	r3, r3, #1
 800877e:	f04f 0400 	mov.w	r4, #0
 8008782:	49b1      	ldr	r1, [pc, #708]	; (8008a48 <UART_SetConfig+0x5e0>)
 8008784:	f04f 0200 	mov.w	r2, #0
 8008788:	eb13 0b01 	adds.w	fp, r3, r1
 800878c:	eb44 0c02 	adc.w	ip, r4, r2
 8008790:	4658      	mov	r0, fp
 8008792:	4661      	mov	r1, ip
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	f04f 0400 	mov.w	r4, #0
 800879c:	461a      	mov	r2, r3
 800879e:	4623      	mov	r3, r4
 80087a0:	f7f8 fa02 	bl	8000ba8 <__aeabi_uldivmod>
 80087a4:	4603      	mov	r3, r0
 80087a6:	460c      	mov	r4, r1
 80087a8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80087aa:	e03d      	b.n	8008828 <UART_SetConfig+0x3c0>
          case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80087ac:	f7fe fa4a 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 80087b0:	4603      	mov	r3, r0
 80087b2:	4619      	mov	r1, r3
 80087b4:	f04f 0200 	mov.w	r2, #0
 80087b8:	f04f 0300 	mov.w	r3, #0
 80087bc:	f04f 0400 	mov.w	r4, #0
 80087c0:	0214      	lsls	r4, r2, #8
 80087c2:	ea44 6411 	orr.w	r4, r4, r1, lsr #24
 80087c6:	020b      	lsls	r3, r1, #8
 80087c8:	687a      	ldr	r2, [r7, #4]
 80087ca:	6852      	ldr	r2, [r2, #4]
 80087cc:	0852      	lsrs	r2, r2, #1
 80087ce:	4611      	mov	r1, r2
 80087d0:	f04f 0200 	mov.w	r2, #0
 80087d4:	eb13 0b01 	adds.w	fp, r3, r1
 80087d8:	eb44 0c02 	adc.w	ip, r4, r2
 80087dc:	4658      	mov	r0, fp
 80087de:	4661      	mov	r1, ip
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	685b      	ldr	r3, [r3, #4]
 80087e4:	f04f 0400 	mov.w	r4, #0
 80087e8:	461a      	mov	r2, r3
 80087ea:	4623      	mov	r3, r4
 80087ec:	f7f8 f9dc 	bl	8000ba8 <__aeabi_uldivmod>
 80087f0:	4603      	mov	r3, r0
 80087f2:	460c      	mov	r4, r1
 80087f4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 80087f6:	e017      	b.n	8008828 <UART_SetConfig+0x3c0>
          case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
            usartdiv = (uint32_t)(UART_DIV_LPUART(LSE_VALUE, huart->Init.BaudRate));
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	685b      	ldr	r3, [r3, #4]
 80087fc:	085b      	lsrs	r3, r3, #1
 80087fe:	f04f 0400 	mov.w	r4, #0
 8008802:	f513 0000 	adds.w	r0, r3, #8388608	; 0x800000
 8008806:	f144 0100 	adc.w	r1, r4, #0
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	f04f 0400 	mov.w	r4, #0
 8008812:	461a      	mov	r2, r3
 8008814:	4623      	mov	r3, r4
 8008816:	f7f8 f9c7 	bl	8000ba8 <__aeabi_uldivmod>
 800881a:	4603      	mov	r3, r0
 800881c:	460c      	mov	r4, r1
 800881e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
            break;
 8008820:	e002      	b.n	8008828 <UART_SetConfig+0x3c0>
          case UART_CLOCKSOURCE_UNDEFINED:
          default:
            ret = HAL_ERROR;
 8008822:	2301      	movs	r3, #1
 8008824:	74fb      	strb	r3, [r7, #19]
            break;
 8008826:	bf00      	nop
        }

        /* It is forbidden to write values lower than 0x300 in the LPUART_BRR register */
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008828:	697b      	ldr	r3, [r7, #20]
 800882a:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800882e:	d308      	bcc.n	8008842 <UART_SetConfig+0x3da>
 8008830:	697b      	ldr	r3, [r7, #20]
 8008832:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008836:	d204      	bcs.n	8008842 <UART_SetConfig+0x3da>
        {
          huart->Instance->BRR = usartdiv;
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	697a      	ldr	r2, [r7, #20]
 800883e:	60da      	str	r2, [r3, #12]
 8008840:	e0f5      	b.n	8008a2e <UART_SetConfig+0x5c6>
        }
        else
        {
          ret = HAL_ERROR;
 8008842:	2301      	movs	r3, #1
 8008844:	74fb      	strb	r3, [r7, #19]
 8008846:	e0f2      	b.n	8008a2e <UART_SetConfig+0x5c6>
        }
      } /*   if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) || (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (lpuart_ker_ck_pres != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	69db      	ldr	r3, [r3, #28]
 800884c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008850:	d17f      	bne.n	8008952 <UART_SetConfig+0x4ea>
  {
    switch (clocksource)
 8008852:	7efb      	ldrb	r3, [r7, #27]
 8008854:	2b08      	cmp	r3, #8
 8008856:	d85c      	bhi.n	8008912 <UART_SetConfig+0x4aa>
 8008858:	a201      	add	r2, pc, #4	; (adr r2, 8008860 <UART_SetConfig+0x3f8>)
 800885a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800885e:	bf00      	nop
 8008860:	08008885 	.word	0x08008885
 8008864:	080088a3 	.word	0x080088a3
 8008868:	080088c1 	.word	0x080088c1
 800886c:	08008913 	.word	0x08008913
 8008870:	080088dd 	.word	0x080088dd
 8008874:	08008913 	.word	0x08008913
 8008878:	08008913 	.word	0x08008913
 800887c:	08008913 	.word	0x08008913
 8008880:	080088fb 	.word	0x080088fb
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008884:	f7fe fa74 	bl	8006d70 <HAL_RCC_GetPCLK1Freq>
 8008888:	4603      	mov	r3, r0
 800888a:	005a      	lsls	r2, r3, #1
 800888c:	687b      	ldr	r3, [r7, #4]
 800888e:	685b      	ldr	r3, [r3, #4]
 8008890:	085b      	lsrs	r3, r3, #1
 8008892:	441a      	add	r2, r3
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	685b      	ldr	r3, [r3, #4]
 8008898:	fbb2 f3f3 	udiv	r3, r2, r3
 800889c:	b29b      	uxth	r3, r3
 800889e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80088a0:	e03a      	b.n	8008918 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80088a2:	f7fe fa7b 	bl	8006d9c <HAL_RCC_GetPCLK2Freq>
 80088a6:	4603      	mov	r3, r0
 80088a8:	005a      	lsls	r2, r3, #1
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	085b      	lsrs	r3, r3, #1
 80088b0:	441a      	add	r2, r3
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	685b      	ldr	r3, [r3, #4]
 80088b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80088ba:	b29b      	uxth	r3, r3
 80088bc:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80088be:	e02b      	b.n	8008918 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	685b      	ldr	r3, [r3, #4]
 80088c4:	085b      	lsrs	r3, r3, #1
 80088c6:	f103 73f4 	add.w	r3, r3, #31981568	; 0x1e80000
 80088ca:	f503 4390 	add.w	r3, r3, #18432	; 0x4800
 80088ce:	687a      	ldr	r2, [r7, #4]
 80088d0:	6852      	ldr	r2, [r2, #4]
 80088d2:	fbb3 f3f2 	udiv	r3, r3, r2
 80088d6:	b29b      	uxth	r3, r3
 80088d8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80088da:	e01d      	b.n	8008918 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80088dc:	f7fe f9b2 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 80088e0:	4603      	mov	r3, r0
 80088e2:	005a      	lsls	r2, r3, #1
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	685b      	ldr	r3, [r3, #4]
 80088e8:	085b      	lsrs	r3, r3, #1
 80088ea:	441a      	add	r2, r3
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	685b      	ldr	r3, [r3, #4]
 80088f0:	fbb2 f3f3 	udiv	r3, r2, r3
 80088f4:	b29b      	uxth	r3, r3
 80088f6:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80088f8:	e00e      	b.n	8008918 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	085b      	lsrs	r3, r3, #1
 8008900:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 8008904:	687b      	ldr	r3, [r7, #4]
 8008906:	685b      	ldr	r3, [r3, #4]
 8008908:	fbb2 f3f3 	udiv	r3, r2, r3
 800890c:	b29b      	uxth	r3, r3
 800890e:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008910:	e002      	b.n	8008918 <UART_SetConfig+0x4b0>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008912:	2301      	movs	r3, #1
 8008914:	74fb      	strb	r3, [r7, #19]
        break;
 8008916:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008918:	697b      	ldr	r3, [r7, #20]
 800891a:	2b0f      	cmp	r3, #15
 800891c:	d916      	bls.n	800894c <UART_SetConfig+0x4e4>
 800891e:	697b      	ldr	r3, [r7, #20]
 8008920:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008924:	d212      	bcs.n	800894c <UART_SetConfig+0x4e4>
    {
      brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008926:	697b      	ldr	r3, [r7, #20]
 8008928:	b29b      	uxth	r3, r3
 800892a:	f023 030f 	bic.w	r3, r3, #15
 800892e:	817b      	strh	r3, [r7, #10]
      brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	085b      	lsrs	r3, r3, #1
 8008934:	b29b      	uxth	r3, r3
 8008936:	f003 0307 	and.w	r3, r3, #7
 800893a:	b29a      	uxth	r2, r3
 800893c:	897b      	ldrh	r3, [r7, #10]
 800893e:	4313      	orrs	r3, r2
 8008940:	817b      	strh	r3, [r7, #10]
      huart->Instance->BRR = brrtemp;
 8008942:	687b      	ldr	r3, [r7, #4]
 8008944:	681b      	ldr	r3, [r3, #0]
 8008946:	897a      	ldrh	r2, [r7, #10]
 8008948:	60da      	str	r2, [r3, #12]
 800894a:	e070      	b.n	8008a2e <UART_SetConfig+0x5c6>
    }
    else
    {
      ret = HAL_ERROR;
 800894c:	2301      	movs	r3, #1
 800894e:	74fb      	strb	r3, [r7, #19]
 8008950:	e06d      	b.n	8008a2e <UART_SetConfig+0x5c6>
    }
  }
  else
  {
    switch (clocksource)
 8008952:	7efb      	ldrb	r3, [r7, #27]
 8008954:	2b08      	cmp	r3, #8
 8008956:	d859      	bhi.n	8008a0c <UART_SetConfig+0x5a4>
 8008958:	a201      	add	r2, pc, #4	; (adr r2, 8008960 <UART_SetConfig+0x4f8>)
 800895a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800895e:	bf00      	nop
 8008960:	08008985 	.word	0x08008985
 8008964:	080089a1 	.word	0x080089a1
 8008968:	080089bd 	.word	0x080089bd
 800896c:	08008a0d 	.word	0x08008a0d
 8008970:	080089d9 	.word	0x080089d9
 8008974:	08008a0d 	.word	0x08008a0d
 8008978:	08008a0d 	.word	0x08008a0d
 800897c:	08008a0d 	.word	0x08008a0d
 8008980:	080089f5 	.word	0x080089f5
    {
      case UART_CLOCKSOURCE_PCLK1:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8008984:	f7fe f9f4 	bl	8006d70 <HAL_RCC_GetPCLK1Freq>
 8008988:	4602      	mov	r2, r0
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	685b      	ldr	r3, [r3, #4]
 800898e:	085b      	lsrs	r3, r3, #1
 8008990:	441a      	add	r2, r3
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	685b      	ldr	r3, [r3, #4]
 8008996:	fbb2 f3f3 	udiv	r3, r2, r3
 800899a:	b29b      	uxth	r3, r3
 800899c:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 800899e:	e038      	b.n	8008a12 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_PCLK2:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK2Freq(), huart->Init.BaudRate));
 80089a0:	f7fe f9fc 	bl	8006d9c <HAL_RCC_GetPCLK2Freq>
 80089a4:	4602      	mov	r2, r0
 80089a6:	687b      	ldr	r3, [r7, #4]
 80089a8:	685b      	ldr	r3, [r3, #4]
 80089aa:	085b      	lsrs	r3, r3, #1
 80089ac:	441a      	add	r2, r3
 80089ae:	687b      	ldr	r3, [r7, #4]
 80089b0:	685b      	ldr	r3, [r3, #4]
 80089b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80089b6:	b29b      	uxth	r3, r3
 80089b8:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80089ba:	e02a      	b.n	8008a12 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_HSI:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 80089bc:	687b      	ldr	r3, [r7, #4]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	085b      	lsrs	r3, r3, #1
 80089c2:	f503 0374 	add.w	r3, r3, #15990784	; 0xf40000
 80089c6:	f503 5310 	add.w	r3, r3, #9216	; 0x2400
 80089ca:	687a      	ldr	r2, [r7, #4]
 80089cc:	6852      	ldr	r2, [r2, #4]
 80089ce:	fbb3 f3f2 	udiv	r3, r3, r2
 80089d2:	b29b      	uxth	r3, r3
 80089d4:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80089d6:	e01c      	b.n	8008a12 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_SYSCLK:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 80089d8:	f7fe f934 	bl	8006c44 <HAL_RCC_GetSysClockFreq>
 80089dc:	4602      	mov	r2, r0
 80089de:	687b      	ldr	r3, [r7, #4]
 80089e0:	685b      	ldr	r3, [r3, #4]
 80089e2:	085b      	lsrs	r3, r3, #1
 80089e4:	441a      	add	r2, r3
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	685b      	ldr	r3, [r3, #4]
 80089ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80089ee:	b29b      	uxth	r3, r3
 80089f0:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 80089f2:	e00e      	b.n	8008a12 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_LSE:
#if defined(USART_PRESC_PRESCALER)
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16((uint32_t)LSE_VALUE, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
        usartdiv = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 80089f4:	687b      	ldr	r3, [r7, #4]
 80089f6:	685b      	ldr	r3, [r3, #4]
 80089f8:	085b      	lsrs	r3, r3, #1
 80089fa:	f503 4200 	add.w	r2, r3, #32768	; 0x8000
 80089fe:	687b      	ldr	r3, [r7, #4]
 8008a00:	685b      	ldr	r3, [r3, #4]
 8008a02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008a06:	b29b      	uxth	r3, r3
 8008a08:	617b      	str	r3, [r7, #20]
#endif /* USART_PRESC_PRESCALER */
        break;
 8008a0a:	e002      	b.n	8008a12 <UART_SetConfig+0x5aa>
      case UART_CLOCKSOURCE_UNDEFINED:
      default:
        ret = HAL_ERROR;
 8008a0c:	2301      	movs	r3, #1
 8008a0e:	74fb      	strb	r3, [r7, #19]
        break;
 8008a10:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	2b0f      	cmp	r3, #15
 8008a16:	d908      	bls.n	8008a2a <UART_SetConfig+0x5c2>
 8008a18:	697b      	ldr	r3, [r7, #20]
 8008a1a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008a1e:	d204      	bcs.n	8008a2a <UART_SetConfig+0x5c2>
    {
      huart->Instance->BRR = usartdiv;
 8008a20:	687b      	ldr	r3, [r7, #4]
 8008a22:	681b      	ldr	r3, [r3, #0]
 8008a24:	697a      	ldr	r2, [r7, #20]
 8008a26:	60da      	str	r2, [r3, #12]
 8008a28:	e001      	b.n	8008a2e <UART_SetConfig+0x5c6>
    }
    else
    {
      ret = HAL_ERROR;
 8008a2a:	2301      	movs	r3, #1
 8008a2c:	74fb      	strb	r3, [r7, #19]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008a2e:	687b      	ldr	r3, [r7, #4]
 8008a30:	2200      	movs	r2, #0
 8008a32:	661a      	str	r2, [r3, #96]	; 0x60
  huart->TxISR = NULL;
 8008a34:	687b      	ldr	r3, [r7, #4]
 8008a36:	2200      	movs	r2, #0
 8008a38:	665a      	str	r2, [r3, #100]	; 0x64

  return ret;
 8008a3a:	7cfb      	ldrb	r3, [r7, #19]
}
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	3720      	adds	r7, #32
 8008a40:	46bd      	mov	sp, r7
 8008a42:	e8bd 8890 	ldmia.w	sp!, {r4, r7, fp, pc}
 8008a46:	bf00      	nop
 8008a48:	f4240000 	.word	0xf4240000

08008a4c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008a4c:	b480      	push	{r7}
 8008a4e:	b083      	sub	sp, #12
 8008a50:	af00      	add	r7, sp, #0
 8008a52:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a58:	f003 0301 	and.w	r3, r3, #1
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d00a      	beq.n	8008a76 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	681b      	ldr	r3, [r3, #0]
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008a6a:	687b      	ldr	r3, [r7, #4]
 8008a6c:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008a6e:	687b      	ldr	r3, [r7, #4]
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	430a      	orrs	r2, r1
 8008a74:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a7a:	f003 0302 	and.w	r3, r3, #2
 8008a7e:	2b00      	cmp	r3, #0
 8008a80:	d00a      	beq.n	8008a98 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008a82:	687b      	ldr	r3, [r7, #4]
 8008a84:	681b      	ldr	r3, [r3, #0]
 8008a86:	685b      	ldr	r3, [r3, #4]
 8008a88:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008a8c:	687b      	ldr	r3, [r7, #4]
 8008a8e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	681b      	ldr	r3, [r3, #0]
 8008a94:	430a      	orrs	r2, r1
 8008a96:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008a98:	687b      	ldr	r3, [r7, #4]
 8008a9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a9c:	f003 0304 	and.w	r3, r3, #4
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d00a      	beq.n	8008aba <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008aa4:	687b      	ldr	r3, [r7, #4]
 8008aa6:	681b      	ldr	r3, [r3, #0]
 8008aa8:	685b      	ldr	r3, [r3, #4]
 8008aaa:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008aae:	687b      	ldr	r3, [r7, #4]
 8008ab0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008ab2:	687b      	ldr	r3, [r7, #4]
 8008ab4:	681b      	ldr	r3, [r3, #0]
 8008ab6:	430a      	orrs	r2, r1
 8008ab8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008abe:	f003 0308 	and.w	r3, r3, #8
 8008ac2:	2b00      	cmp	r3, #0
 8008ac4:	d00a      	beq.n	8008adc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008ac6:	687b      	ldr	r3, [r7, #4]
 8008ac8:	681b      	ldr	r3, [r3, #0]
 8008aca:	685b      	ldr	r3, [r3, #4]
 8008acc:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008ad0:	687b      	ldr	r3, [r7, #4]
 8008ad2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	430a      	orrs	r2, r1
 8008ada:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008adc:	687b      	ldr	r3, [r7, #4]
 8008ade:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ae0:	f003 0310 	and.w	r3, r3, #16
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	d00a      	beq.n	8008afe <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	681b      	ldr	r3, [r3, #0]
 8008aec:	689b      	ldr	r3, [r3, #8]
 8008aee:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008af2:	687b      	ldr	r3, [r7, #4]
 8008af4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	681b      	ldr	r3, [r3, #0]
 8008afa:	430a      	orrs	r2, r1
 8008afc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008afe:	687b      	ldr	r3, [r7, #4]
 8008b00:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b02:	f003 0320 	and.w	r3, r3, #32
 8008b06:	2b00      	cmp	r3, #0
 8008b08:	d00a      	beq.n	8008b20 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008b0a:	687b      	ldr	r3, [r7, #4]
 8008b0c:	681b      	ldr	r3, [r3, #0]
 8008b0e:	689b      	ldr	r3, [r3, #8]
 8008b10:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	681b      	ldr	r3, [r3, #0]
 8008b1c:	430a      	orrs	r2, r1
 8008b1e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008b20:	687b      	ldr	r3, [r7, #4]
 8008b22:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b24:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008b28:	2b00      	cmp	r3, #0
 8008b2a:	d01a      	beq.n	8008b62 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008b2c:	687b      	ldr	r3, [r7, #4]
 8008b2e:	681b      	ldr	r3, [r3, #0]
 8008b30:	685b      	ldr	r3, [r3, #4]
 8008b32:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008b36:	687b      	ldr	r3, [r7, #4]
 8008b38:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	430a      	orrs	r2, r1
 8008b40:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b46:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008b4a:	d10a      	bne.n	8008b62 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008b4c:	687b      	ldr	r3, [r7, #4]
 8008b4e:	681b      	ldr	r3, [r3, #0]
 8008b50:	685b      	ldr	r3, [r3, #4]
 8008b52:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	681b      	ldr	r3, [r3, #0]
 8008b5e:	430a      	orrs	r2, r1
 8008b60:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b66:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008b6a:	2b00      	cmp	r3, #0
 8008b6c:	d00a      	beq.n	8008b84 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008b6e:	687b      	ldr	r3, [r7, #4]
 8008b70:	681b      	ldr	r3, [r3, #0]
 8008b72:	685b      	ldr	r3, [r3, #4]
 8008b74:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008b7c:	687b      	ldr	r3, [r7, #4]
 8008b7e:	681b      	ldr	r3, [r3, #0]
 8008b80:	430a      	orrs	r2, r1
 8008b82:	605a      	str	r2, [r3, #4]
  }
}
 8008b84:	bf00      	nop
 8008b86:	370c      	adds	r7, #12
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b8e:	4770      	bx	lr

08008b90 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008b90:	b580      	push	{r7, lr}
 8008b92:	b086      	sub	sp, #24
 8008b94:	af02      	add	r7, sp, #8
 8008b96:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	2200      	movs	r2, #0
 8008b9c:	67da      	str	r2, [r3, #124]	; 0x7c

  /* Init tickstart for timeout managment*/
  tickstart = HAL_GetTick();
 8008b9e:	f7fb f84d 	bl	8003c3c <HAL_GetTick>
 8008ba2:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	681b      	ldr	r3, [r3, #0]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	f003 0308 	and.w	r3, r3, #8
 8008bae:	2b08      	cmp	r3, #8
 8008bb0:	d10e      	bne.n	8008bd0 <UART_CheckIdleState+0x40>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bb2:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008bb6:	9300      	str	r3, [sp, #0]
 8008bb8:	68fb      	ldr	r3, [r7, #12]
 8008bba:	2200      	movs	r2, #0
 8008bbc:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 f82a 	bl	8008c1a <UART_WaitOnFlagUntilTimeout>
 8008bc6:	4603      	mov	r3, r0
 8008bc8:	2b00      	cmp	r3, #0
 8008bca:	d001      	beq.n	8008bd0 <UART_CheckIdleState+0x40>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bcc:	2303      	movs	r3, #3
 8008bce:	e020      	b.n	8008c12 <UART_CheckIdleState+0x82>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f003 0304 	and.w	r3, r3, #4
 8008bda:	2b04      	cmp	r3, #4
 8008bdc:	d10e      	bne.n	8008bfc <UART_CheckIdleState+0x6c>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008bde:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008be2:	9300      	str	r3, [sp, #0]
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	2200      	movs	r2, #0
 8008be8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f000 f814 	bl	8008c1a <UART_WaitOnFlagUntilTimeout>
 8008bf2:	4603      	mov	r3, r0
 8008bf4:	2b00      	cmp	r3, #0
 8008bf6:	d001      	beq.n	8008bfc <UART_CheckIdleState+0x6c>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008bf8:	2303      	movs	r3, #3
 8008bfa:	e00a      	b.n	8008c12 <UART_CheckIdleState+0x82>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008bfc:	687b      	ldr	r3, [r7, #4]
 8008bfe:	2220      	movs	r2, #32
 8008c00:	675a      	str	r2, [r3, #116]	; 0x74
  huart->RxState = HAL_UART_STATE_READY;
 8008c02:	687b      	ldr	r3, [r7, #4]
 8008c04:	2220      	movs	r2, #32
 8008c06:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UNLOCK(huart);
 8008c08:	687b      	ldr	r3, [r7, #4]
 8008c0a:	2200      	movs	r2, #0
 8008c0c:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  return HAL_OK;
 8008c10:	2300      	movs	r3, #0
}
 8008c12:	4618      	mov	r0, r3
 8008c14:	3710      	adds	r7, #16
 8008c16:	46bd      	mov	sp, r7
 8008c18:	bd80      	pop	{r7, pc}

08008c1a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008c1a:	b580      	push	{r7, lr}
 8008c1c:	b084      	sub	sp, #16
 8008c1e:	af00      	add	r7, sp, #0
 8008c20:	60f8      	str	r0, [r7, #12]
 8008c22:	60b9      	str	r1, [r7, #8]
 8008c24:	603b      	str	r3, [r7, #0]
 8008c26:	4613      	mov	r3, r2
 8008c28:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c2a:	e02a      	b.n	8008c82 <UART_WaitOnFlagUntilTimeout+0x68>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008c2c:	69bb      	ldr	r3, [r7, #24]
 8008c2e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c32:	d026      	beq.n	8008c82 <UART_WaitOnFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008c34:	f7fb f802 	bl	8003c3c <HAL_GetTick>
 8008c38:	4602      	mov	r2, r0
 8008c3a:	683b      	ldr	r3, [r7, #0]
 8008c3c:	1ad3      	subs	r3, r2, r3
 8008c3e:	69ba      	ldr	r2, [r7, #24]
 8008c40:	429a      	cmp	r2, r3
 8008c42:	d302      	bcc.n	8008c4a <UART_WaitOnFlagUntilTimeout+0x30>
 8008c44:	69bb      	ldr	r3, [r7, #24]
 8008c46:	2b00      	cmp	r3, #0
 8008c48:	d11b      	bne.n	8008c82 <UART_WaitOnFlagUntilTimeout+0x68>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8008c4a:	68fb      	ldr	r3, [r7, #12]
 8008c4c:	681b      	ldr	r3, [r3, #0]
 8008c4e:	681a      	ldr	r2, [r3, #0]
 8008c50:	68fb      	ldr	r3, [r7, #12]
 8008c52:	681b      	ldr	r3, [r3, #0]
 8008c54:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008c58:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c5a:	68fb      	ldr	r3, [r7, #12]
 8008c5c:	681b      	ldr	r3, [r3, #0]
 8008c5e:	689a      	ldr	r2, [r3, #8]
 8008c60:	68fb      	ldr	r3, [r7, #12]
 8008c62:	681b      	ldr	r3, [r3, #0]
 8008c64:	f022 0201 	bic.w	r2, r2, #1
 8008c68:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	2220      	movs	r2, #32
 8008c6e:	675a      	str	r2, [r3, #116]	; 0x74
        huart->RxState = HAL_UART_STATE_READY;
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	2220      	movs	r2, #32
 8008c74:	679a      	str	r2, [r3, #120]	; 0x78

        __HAL_UNLOCK(huart);
 8008c76:	68fb      	ldr	r3, [r7, #12]
 8008c78:	2200      	movs	r2, #0
 8008c7a:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

        return HAL_TIMEOUT;
 8008c7e:	2303      	movs	r3, #3
 8008c80:	e00f      	b.n	8008ca2 <UART_WaitOnFlagUntilTimeout+0x88>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008c82:	68fb      	ldr	r3, [r7, #12]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	69da      	ldr	r2, [r3, #28]
 8008c88:	68bb      	ldr	r3, [r7, #8]
 8008c8a:	4013      	ands	r3, r2
 8008c8c:	68ba      	ldr	r2, [r7, #8]
 8008c8e:	429a      	cmp	r2, r3
 8008c90:	bf0c      	ite	eq
 8008c92:	2301      	moveq	r3, #1
 8008c94:	2300      	movne	r3, #0
 8008c96:	b2db      	uxtb	r3, r3
 8008c98:	461a      	mov	r2, r3
 8008c9a:	79fb      	ldrb	r3, [r7, #7]
 8008c9c:	429a      	cmp	r2, r3
 8008c9e:	d0c5      	beq.n	8008c2c <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8008ca0:	2300      	movs	r3, #0
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008caa:	b480      	push	{r7}
 8008cac:	b083      	sub	sp, #12
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	681a      	ldr	r2, [r3, #0]
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008cc0:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	681b      	ldr	r3, [r3, #0]
 8008cc6:	689a      	ldr	r2, [r3, #8]
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	681b      	ldr	r3, [r3, #0]
 8008ccc:	f022 0201 	bic.w	r2, r2, #1
 8008cd0:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	2220      	movs	r2, #32
 8008cd6:	679a      	str	r2, [r3, #120]	; 0x78

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	2200      	movs	r2, #0
 8008cdc:	661a      	str	r2, [r3, #96]	; 0x60
}
 8008cde:	bf00      	nop
 8008ce0:	370c      	adds	r7, #12
 8008ce2:	46bd      	mov	sp, r7
 8008ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ce8:	4770      	bx	lr

08008cea <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008cea:	b580      	push	{r7, lr}
 8008cec:	b084      	sub	sp, #16
 8008cee:	af00      	add	r7, sp, #0
 8008cf0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cf6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008cf8:	68fb      	ldr	r3, [r7, #12]
 8008cfa:	2200      	movs	r2, #0
 8008cfc:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8008d00:	68fb      	ldr	r3, [r7, #12]
 8008d02:	2200      	movs	r2, #0
 8008d04:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008d08:	68f8      	ldr	r0, [r7, #12]
 8008d0a:	f7ff fba3 	bl	8008454 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d0e:	bf00      	nop
 8008d10:	3710      	adds	r7, #16
 8008d12:	46bd      	mov	sp, r7
 8008d14:	bd80      	pop	{r7, pc}

08008d16 <UART_TxISR_8BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008d16:	b480      	push	{r7}
 8008d18:	b083      	sub	sp, #12
 8008d1a:	af00      	add	r7, sp, #0
 8008d1c:	6078      	str	r0, [r7, #4]
  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d22:	2b21      	cmp	r3, #33	; 0x21
 8008d24:	d12b      	bne.n	8008d7e <UART_TxISR_8BIT+0x68>
  {
    if (huart->TxXferCount == 0U)
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008d2c:	b29b      	uxth	r3, r3
 8008d2e:	2b00      	cmp	r3, #0
 8008d30:	d110      	bne.n	8008d54 <UART_TxISR_8BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	681b      	ldr	r3, [r3, #0]
 8008d36:	681a      	ldr	r2, [r3, #0]
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	681b      	ldr	r3, [r3, #0]
 8008d3c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008d40:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d42:	687b      	ldr	r3, [r7, #4]
 8008d44:	681b      	ldr	r3, [r3, #0]
 8008d46:	681a      	ldr	r2, [r3, #0]
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	681b      	ldr	r3, [r3, #0]
 8008d4c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008d50:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
      huart->pTxBuffPtr++;
      huart->TxXferCount--;
    }
  }
}
 8008d52:	e014      	b.n	8008d7e <UART_TxISR_8BIT+0x68>
      huart->Instance->TDR = (uint8_t)(*huart->pTxBuffPtr & (uint8_t)0xFF);
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d58:	781a      	ldrb	r2, [r3, #0]
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	b292      	uxth	r2, r2
 8008d60:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr++;
 8008d62:	687b      	ldr	r3, [r7, #4]
 8008d64:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008d66:	1c5a      	adds	r2, r3, #1
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008d72:	b29b      	uxth	r3, r3
 8008d74:	3b01      	subs	r3, #1
 8008d76:	b29a      	uxth	r2, r3
 8008d78:	687b      	ldr	r3, [r7, #4]
 8008d7a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008d7e:	bf00      	nop
 8008d80:	370c      	adds	r7, #12
 8008d82:	46bd      	mov	sp, r7
 8008d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d88:	4770      	bx	lr

08008d8a <UART_TxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Transmit_IT().
  * @param huart UART handle.
  * @retval None
  */
static void UART_TxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008d8a:	b480      	push	{r7}
 8008d8c:	b085      	sub	sp, #20
 8008d8e:	af00      	add	r7, sp, #0
 8008d90:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008d92:	687b      	ldr	r3, [r7, #4]
 8008d94:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008d96:	2b21      	cmp	r3, #33	; 0x21
 8008d98:	d12f      	bne.n	8008dfa <UART_TxISR_16BIT+0x70>
  {
    if (huart->TxXferCount == 0U)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008da0:	b29b      	uxth	r3, r3
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d110      	bne.n	8008dc8 <UART_TxISR_16BIT+0x3e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE_TXFNFIE);
#else
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_TXEIE);
 8008da6:	687b      	ldr	r3, [r7, #4]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	681a      	ldr	r2, [r3, #0]
 8008dac:	687b      	ldr	r3, [r7, #4]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008db4:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Enable the UART Transmit Complete Interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	681a      	ldr	r2, [r3, #0]
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008dc4:	601a      	str	r2, [r3, #0]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
      huart->pTxBuffPtr += 2U;
      huart->TxXferCount--;
    }
  }
}
 8008dc6:	e018      	b.n	8008dfa <UART_TxISR_16BIT+0x70>
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008dcc:	60fb      	str	r3, [r7, #12]
      huart->Instance->TDR = (((uint32_t)(*tmp)) & 0x01FFUL);
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	881a      	ldrh	r2, [r3, #0]
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	681b      	ldr	r3, [r3, #0]
 8008dd6:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008dda:	b292      	uxth	r2, r2
 8008ddc:	851a      	strh	r2, [r3, #40]	; 0x28
      huart->pTxBuffPtr += 2U;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8008de2:	1c9a      	adds	r2, r3, #2
 8008de4:	687b      	ldr	r3, [r7, #4]
 8008de6:	64da      	str	r2, [r3, #76]	; 0x4c
      huart->TxXferCount--;
 8008de8:	687b      	ldr	r3, [r7, #4]
 8008dea:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008dee:	b29b      	uxth	r3, r3
 8008df0:	3b01      	subs	r3, #1
 8008df2:	b29a      	uxth	r2, r3
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
}
 8008dfa:	bf00      	nop
 8008dfc:	3714      	adds	r7, #20
 8008dfe:	46bd      	mov	sp, r7
 8008e00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e04:	4770      	bx	lr

08008e06 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008e06:	b580      	push	{r7, lr}
 8008e08:	b082      	sub	sp, #8
 8008e0a:	af00      	add	r7, sp, #0
 8008e0c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	681b      	ldr	r3, [r3, #0]
 8008e12:	681a      	ldr	r2, [r3, #0]
 8008e14:	687b      	ldr	r3, [r7, #4]
 8008e16:	681b      	ldr	r3, [r3, #0]
 8008e18:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008e1c:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008e1e:	687b      	ldr	r3, [r7, #4]
 8008e20:	2220      	movs	r2, #32
 8008e22:	675a      	str	r2, [r3, #116]	; 0x74

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	2200      	movs	r2, #0
 8008e28:	665a      	str	r2, [r3, #100]	; 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008e2a:	6878      	ldr	r0, [r7, #4]
 8008e2c:	f7ff fb08 	bl	8008440 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008e30:	bf00      	nop
 8008e32:	3708      	adds	r7, #8
 8008e34:	46bd      	mov	sp, r7
 8008e36:	bd80      	pop	{r7, pc}

08008e38 <UART_RxISR_8BIT>:
  * @brief RX interrrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 8008e38:	b580      	push	{r7, lr}
 8008e3a:	b084      	sub	sp, #16
 8008e3c:	af00      	add	r7, sp, #0
 8008e3e:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008e46:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008e48:	687b      	ldr	r3, [r7, #4]
 8008e4a:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008e4c:	2b22      	cmp	r3, #34	; 0x22
 8008e4e:	d13a      	bne.n	8008ec6 <UART_RxISR_8BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008e50:	687b      	ldr	r3, [r7, #4]
 8008e52:	681b      	ldr	r3, [r3, #0]
 8008e54:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008e56:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 8008e58:	89bb      	ldrh	r3, [r7, #12]
 8008e5a:	b2d9      	uxtb	r1, r3
 8008e5c:	89fb      	ldrh	r3, [r7, #14]
 8008e5e:	b2da      	uxtb	r2, r3
 8008e60:	687b      	ldr	r3, [r7, #4]
 8008e62:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e64:	400a      	ands	r2, r1
 8008e66:	b2d2      	uxtb	r2, r2
 8008e68:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008e6e:	1c5a      	adds	r2, r3, #1
 8008e70:	687b      	ldr	r3, [r7, #4]
 8008e72:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008e74:	687b      	ldr	r3, [r7, #4]
 8008e76:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e7a:	b29b      	uxth	r3, r3
 8008e7c:	3b01      	subs	r3, #1
 8008e7e:	b29a      	uxth	r2, r3
 8008e80:	687b      	ldr	r3, [r7, #4]
 8008e82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008e8c:	b29b      	uxth	r3, r3
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	d123      	bne.n	8008eda <UART_RxISR_8BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	681b      	ldr	r3, [r3, #0]
 8008e96:	681a      	ldr	r2, [r3, #0]
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008ea0:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008ea2:	687b      	ldr	r3, [r7, #4]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	689a      	ldr	r2, [r3, #8]
 8008ea8:	687b      	ldr	r3, [r7, #4]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	f022 0201 	bic.w	r2, r2, #1
 8008eb0:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	2220      	movs	r2, #32
 8008eb6:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	2200      	movs	r2, #0
 8008ebc:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008ebe:	6878      	ldr	r0, [r7, #4]
 8008ec0:	f7fa fc7c 	bl	80037bc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008ec4:	e009      	b.n	8008eda <UART_RxISR_8BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008ec6:	687b      	ldr	r3, [r7, #4]
 8008ec8:	681b      	ldr	r3, [r3, #0]
 8008eca:	8b1b      	ldrh	r3, [r3, #24]
 8008ecc:	b29a      	uxth	r2, r3
 8008ece:	687b      	ldr	r3, [r7, #4]
 8008ed0:	681b      	ldr	r3, [r3, #0]
 8008ed2:	f042 0208 	orr.w	r2, r2, #8
 8008ed6:	b292      	uxth	r2, r2
 8008ed8:	831a      	strh	r2, [r3, #24]
}
 8008eda:	bf00      	nop
 8008edc:	3710      	adds	r7, #16
 8008ede:	46bd      	mov	sp, r7
 8008ee0:	bd80      	pop	{r7, pc}

08008ee2 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8008ee2:	b580      	push	{r7, lr}
 8008ee4:	b084      	sub	sp, #16
 8008ee6:	af00      	add	r7, sp, #0
 8008ee8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 8008eea:	687b      	ldr	r3, [r7, #4]
 8008eec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8008ef0:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8008ef2:	687b      	ldr	r3, [r7, #4]
 8008ef4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008ef6:	2b22      	cmp	r3, #34	; 0x22
 8008ef8:	d13a      	bne.n	8008f70 <UART_RxISR_16BIT+0x8e>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8008efa:	687b      	ldr	r3, [r7, #4]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8008f00:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 8008f02:	687b      	ldr	r3, [r7, #4]
 8008f04:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f06:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 8008f08:	89ba      	ldrh	r2, [r7, #12]
 8008f0a:	89fb      	ldrh	r3, [r7, #14]
 8008f0c:	4013      	ands	r3, r2
 8008f0e:	b29a      	uxth	r2, r3
 8008f10:	68bb      	ldr	r3, [r7, #8]
 8008f12:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 8008f14:	687b      	ldr	r3, [r7, #4]
 8008f16:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008f18:	1c9a      	adds	r2, r3, #2
 8008f1a:	687b      	ldr	r3, [r7, #4]
 8008f1c:	655a      	str	r2, [r3, #84]	; 0x54
    huart->RxXferCount--;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008f24:	b29b      	uxth	r3, r3
 8008f26:	3b01      	subs	r3, #1
 8008f28:	b29a      	uxth	r2, r3
 8008f2a:	687b      	ldr	r3, [r7, #4]
 8008f2c:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    if (huart->RxXferCount == 0U)
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8008f36:	b29b      	uxth	r3, r3
 8008f38:	2b00      	cmp	r3, #0
 8008f3a:	d123      	bne.n	8008f84 <UART_RxISR_16BIT+0xa2>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
#if defined(USART_CR1_FIFOEN)
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	681a      	ldr	r2, [r3, #0]
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	681b      	ldr	r3, [r3, #0]
 8008f46:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8008f4a:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	681b      	ldr	r3, [r3, #0]
 8008f50:	689a      	ldr	r2, [r3, #8]
 8008f52:	687b      	ldr	r3, [r7, #4]
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	f022 0201 	bic.w	r2, r2, #1
 8008f5a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8008f5c:	687b      	ldr	r3, [r7, #4]
 8008f5e:	2220      	movs	r2, #32
 8008f60:	679a      	str	r2, [r3, #120]	; 0x78

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8008f62:	687b      	ldr	r3, [r7, #4]
 8008f64:	2200      	movs	r2, #0
 8008f66:	661a      	str	r2, [r3, #96]	; 0x60
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8008f68:	6878      	ldr	r0, [r7, #4]
 8008f6a:	f7fa fc27 	bl	80037bc <HAL_UART_RxCpltCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8008f6e:	e009      	b.n	8008f84 <UART_RxISR_16BIT+0xa2>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8008f70:	687b      	ldr	r3, [r7, #4]
 8008f72:	681b      	ldr	r3, [r3, #0]
 8008f74:	8b1b      	ldrh	r3, [r3, #24]
 8008f76:	b29a      	uxth	r2, r3
 8008f78:	687b      	ldr	r3, [r7, #4]
 8008f7a:	681b      	ldr	r3, [r3, #0]
 8008f7c:	f042 0208 	orr.w	r2, r2, #8
 8008f80:	b292      	uxth	r2, r2
 8008f82:	831a      	strh	r2, [r3, #24]
}
 8008f84:	bf00      	nop
 8008f86:	3710      	adds	r7, #16
 8008f88:	46bd      	mov	sp, r7
 8008f8a:	bd80      	pop	{r7, pc}

08008f8c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008f8c:	b480      	push	{r7}
 8008f8e:	b083      	sub	sp, #12
 8008f90:	af00      	add	r7, sp, #0
 8008f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008f94:	bf00      	nop
 8008f96:	370c      	adds	r7, #12
 8008f98:	46bd      	mov	sp, r7
 8008f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9e:	4770      	bx	lr

08008fa0 <irmp_init>:
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
#ifndef ANALYZE
void
irmp_init (void)
{
 8008fa0:	b480      	push	{r7}
 8008fa2:	af00      	add	r7, sp, #0
#endif

#if IRMP_LOGGING == 1
    irmp_uart_init ();
#endif
}
 8008fa4:	bf00      	nop
 8008fa6:	46bd      	mov	sp, r7
 8008fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fac:	4770      	bx	lr
	...

08008fb0 <irmp_get_data>:
 *  @return    TRUE: successful, FALSE: failed
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_get_data (IRMP_DATA * irmp_data_p)
{
 8008fb0:	b480      	push	{r7}
 8008fb2:	b085      	sub	sp, #20
 8008fb4:	af00      	add	r7, sp, #0
 8008fb6:	6078      	str	r0, [r7, #4]
    uint_fast8_t   rtc = FALSE;
 8008fb8:	2300      	movs	r3, #0
 8008fba:	60fb      	str	r3, [r7, #12]
#if IRMP_SUPPORT_MERLIN_PROTOCOL == 1
    uint_fast8_t   cmd_len = 0;
#endif

    if (irmp_ir_detected)
 8008fbc:	4b4d      	ldr	r3, [pc, #308]	; (80090f4 <irmp_get_data+0x144>)
 8008fbe:	681b      	ldr	r3, [r3, #0]
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	f000 808f 	beq.w	80090e4 <irmp_get_data+0x134>
    {
        switch (irmp_protocol)
 8008fc6:	4b4c      	ldr	r3, [pc, #304]	; (80090f8 <irmp_get_data+0x148>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b03      	cmp	r3, #3
 8008fcc:	d004      	beq.n	8008fd8 <irmp_get_data+0x28>
 8008fce:	2b32      	cmp	r3, #50	; 0x32
 8008fd0:	d049      	beq.n	8009066 <irmp_get_data+0xb6>
 8008fd2:	2b02      	cmp	r3, #2
 8008fd4:	d019      	beq.n	800900a <irmp_get_data+0x5a>
 8008fd6:	e056      	b.n	8009086 <irmp_get_data+0xd6>
        {
#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
            case IRMP_SAMSUNG_PROTOCOL:
                if ((irmp_command >> 8) == (~irmp_command & 0x00FF))
 8008fd8:	4b48      	ldr	r3, [pc, #288]	; (80090fc <irmp_get_data+0x14c>)
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	0a1a      	lsrs	r2, r3, #8
 8008fde:	4b47      	ldr	r3, [pc, #284]	; (80090fc <irmp_get_data+0x14c>)
 8008fe0:	681b      	ldr	r3, [r3, #0]
 8008fe2:	43db      	mvns	r3, r3
 8008fe4:	b2db      	uxtb	r3, r3
 8008fe6:	429a      	cmp	r2, r3
 8008fe8:	d150      	bne.n	800908c <irmp_get_data+0xdc>
                {
                    irmp_command &= 0xff;
 8008fea:	4b44      	ldr	r3, [pc, #272]	; (80090fc <irmp_get_data+0x14c>)
 8008fec:	681b      	ldr	r3, [r3, #0]
 8008fee:	b2db      	uxtb	r3, r3
 8008ff0:	4a42      	ldr	r2, [pc, #264]	; (80090fc <irmp_get_data+0x14c>)
 8008ff2:	6013      	str	r3, [r2, #0]
                    irmp_command |= irmp_id << 8;
 8008ff4:	4b42      	ldr	r3, [pc, #264]	; (8009100 <irmp_get_data+0x150>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	021a      	lsls	r2, r3, #8
 8008ffa:	4b40      	ldr	r3, [pc, #256]	; (80090fc <irmp_get_data+0x14c>)
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	4313      	orrs	r3, r2
 8009000:	4a3e      	ldr	r2, [pc, #248]	; (80090fc <irmp_get_data+0x14c>)
 8009002:	6013      	str	r3, [r2, #0]
                    rtc = TRUE;
 8009004:	2301      	movs	r3, #1
 8009006:	60fb      	str	r3, [r7, #12]
                }
                break;
 8009008:	e040      	b.n	800908c <irmp_get_data+0xdc>
#endif
#endif

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
            case IRMP_NEC_PROTOCOL:
                if ((irmp_command >> 8) == (~irmp_command & 0x00FF))
 800900a:	4b3c      	ldr	r3, [pc, #240]	; (80090fc <irmp_get_data+0x14c>)
 800900c:	681b      	ldr	r3, [r3, #0]
 800900e:	0a1a      	lsrs	r2, r3, #8
 8009010:	4b3a      	ldr	r3, [pc, #232]	; (80090fc <irmp_get_data+0x14c>)
 8009012:	681b      	ldr	r3, [r3, #0]
 8009014:	43db      	mvns	r3, r3
 8009016:	b2db      	uxtb	r3, r3
 8009018:	429a      	cmp	r2, r3
 800901a:	d107      	bne.n	800902c <irmp_get_data+0x7c>
                {
                    irmp_command &= 0xff;
 800901c:	4b37      	ldr	r3, [pc, #220]	; (80090fc <irmp_get_data+0x14c>)
 800901e:	681b      	ldr	r3, [r3, #0]
 8009020:	b2db      	uxtb	r3, r3
 8009022:	4a36      	ldr	r2, [pc, #216]	; (80090fc <irmp_get_data+0x14c>)
 8009024:	6013      	str	r3, [r2, #0]
                    rtc = TRUE;
 8009026:	2301      	movs	r3, #1
 8009028:	60fb      	str	r3, [r7, #12]
                    ANALYZE_PRINTF ("Switching to ONKYO protocol\n");
#endif // ANALYZE
                    irmp_protocol = IRMP_ONKYO_PROTOCOL;
                    rtc = TRUE;
                }
                break;
 800902a:	e032      	b.n	8009092 <irmp_get_data+0xe2>
                else if (irmp_address == 0x87EE)
 800902c:	4b35      	ldr	r3, [pc, #212]	; (8009104 <irmp_get_data+0x154>)
 800902e:	681b      	ldr	r3, [r3, #0]
 8009030:	f248 72ee 	movw	r2, #34798	; 0x87ee
 8009034:	4293      	cmp	r3, r2
 8009036:	d110      	bne.n	800905a <irmp_get_data+0xaa>
                    irmp_protocol = IRMP_APPLE_PROTOCOL;
 8009038:	4b2f      	ldr	r3, [pc, #188]	; (80090f8 <irmp_get_data+0x148>)
 800903a:	220b      	movs	r2, #11
 800903c:	601a      	str	r2, [r3, #0]
                    irmp_address = (irmp_command & 0xFF00) >> 8;
 800903e:	4b2f      	ldr	r3, [pc, #188]	; (80090fc <irmp_get_data+0x14c>)
 8009040:	681b      	ldr	r3, [r3, #0]
 8009042:	0a1b      	lsrs	r3, r3, #8
 8009044:	b2db      	uxtb	r3, r3
 8009046:	4a2f      	ldr	r2, [pc, #188]	; (8009104 <irmp_get_data+0x154>)
 8009048:	6013      	str	r3, [r2, #0]
                    irmp_command &= 0x00FF;
 800904a:	4b2c      	ldr	r3, [pc, #176]	; (80090fc <irmp_get_data+0x14c>)
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	b2db      	uxtb	r3, r3
 8009050:	4a2a      	ldr	r2, [pc, #168]	; (80090fc <irmp_get_data+0x14c>)
 8009052:	6013      	str	r3, [r2, #0]
                    rtc = TRUE;
 8009054:	2301      	movs	r3, #1
 8009056:	60fb      	str	r3, [r7, #12]
                break;
 8009058:	e01b      	b.n	8009092 <irmp_get_data+0xe2>
                    irmp_protocol = IRMP_ONKYO_PROTOCOL;
 800905a:	4b27      	ldr	r3, [pc, #156]	; (80090f8 <irmp_get_data+0x148>)
 800905c:	2238      	movs	r2, #56	; 0x38
 800905e:	601a      	str	r2, [r3, #0]
                    rtc = TRUE;
 8009060:	2301      	movs	r3, #1
 8009062:	60fb      	str	r3, [r7, #12]
                break;
 8009064:	e015      	b.n	8009092 <irmp_get_data+0xe2>
#endif


#if IRMP_SUPPORT_NEC_PROTOCOL == 1
            case IRMP_VINCENT_PROTOCOL:
                if ((irmp_command >> 8) == (irmp_command & 0x00FF))
 8009066:	4b25      	ldr	r3, [pc, #148]	; (80090fc <irmp_get_data+0x14c>)
 8009068:	681b      	ldr	r3, [r3, #0]
 800906a:	0a1a      	lsrs	r2, r3, #8
 800906c:	4b23      	ldr	r3, [pc, #140]	; (80090fc <irmp_get_data+0x14c>)
 800906e:	681b      	ldr	r3, [r3, #0]
 8009070:	b2db      	uxtb	r3, r3
 8009072:	429a      	cmp	r2, r3
 8009074:	d10c      	bne.n	8009090 <irmp_get_data+0xe0>
                {
                    irmp_command &= 0xff;
 8009076:	4b21      	ldr	r3, [pc, #132]	; (80090fc <irmp_get_data+0x14c>)
 8009078:	681b      	ldr	r3, [r3, #0]
 800907a:	b2db      	uxtb	r3, r3
 800907c:	4a1f      	ldr	r2, [pc, #124]	; (80090fc <irmp_get_data+0x14c>)
 800907e:	6013      	str	r3, [r2, #0]
                    rtc = TRUE;
 8009080:	2301      	movs	r3, #1
 8009082:	60fb      	str	r3, [r7, #12]
                }
                break;
 8009084:	e004      	b.n	8009090 <irmp_get_data+0xe0>
                }
                break;
#endif
            default:
            {
                rtc = TRUE;
 8009086:	2301      	movs	r3, #1
 8009088:	60fb      	str	r3, [r7, #12]
                break;
 800908a:	e002      	b.n	8009092 <irmp_get_data+0xe2>
                break;
 800908c:	bf00      	nop
 800908e:	e000      	b.n	8009092 <irmp_get_data+0xe2>
                break;
 8009090:	bf00      	nop
            }
        }

        if (rtc)
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d016      	beq.n	80090c6 <irmp_get_data+0x116>
        {
            irmp_data_p->protocol = irmp_protocol;
 8009098:	4b17      	ldr	r3, [pc, #92]	; (80090f8 <irmp_get_data+0x148>)
 800909a:	681b      	ldr	r3, [r3, #0]
 800909c:	b2da      	uxtb	r2, r3
 800909e:	687b      	ldr	r3, [r7, #4]
 80090a0:	701a      	strb	r2, [r3, #0]
            irmp_data_p->address  = irmp_address;
 80090a2:	4b18      	ldr	r3, [pc, #96]	; (8009104 <irmp_get_data+0x154>)
 80090a4:	681b      	ldr	r3, [r3, #0]
 80090a6:	b29a      	uxth	r2, r3
 80090a8:	687b      	ldr	r3, [r7, #4]
 80090aa:	f8a3 2001 	strh.w	r2, [r3, #1]
            irmp_data_p->command  = irmp_command;
 80090ae:	4b13      	ldr	r3, [pc, #76]	; (80090fc <irmp_get_data+0x14c>)
 80090b0:	681b      	ldr	r3, [r3, #0]
 80090b2:	b29a      	uxth	r2, r3
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	f8a3 2003 	strh.w	r2, [r3, #3]
            irmp_data_p->flags    = irmp_flags;
 80090ba:	4b13      	ldr	r3, [pc, #76]	; (8009108 <irmp_get_data+0x158>)
 80090bc:	681b      	ldr	r3, [r3, #0]
 80090be:	b2da      	uxtb	r2, r3
 80090c0:	687b      	ldr	r3, [r7, #4]
 80090c2:	715a      	strb	r2, [r3, #5]
 80090c4:	e002      	b.n	80090cc <irmp_get_data+0x11c>
            irmp_data_p->flags   |= cmd_len;
#endif
        }
        else
        {
            irmp_protocol = IRMP_UNKNOWN_PROTOCOL;
 80090c6:	4b0c      	ldr	r3, [pc, #48]	; (80090f8 <irmp_get_data+0x148>)
 80090c8:	2200      	movs	r2, #0
 80090ca:	601a      	str	r2, [r3, #0]
        }

        irmp_command  = 0;                                      // don't reset irmp_protocol here, needed for detection of NEC & JVC repetition frames!
 80090cc:	4b0b      	ldr	r3, [pc, #44]	; (80090fc <irmp_get_data+0x14c>)
 80090ce:	2200      	movs	r2, #0
 80090d0:	601a      	str	r2, [r3, #0]
        irmp_address  = 0;
 80090d2:	4b0c      	ldr	r3, [pc, #48]	; (8009104 <irmp_get_data+0x154>)
 80090d4:	2200      	movs	r2, #0
 80090d6:	601a      	str	r2, [r3, #0]
        irmp_flags    = 0;
 80090d8:	4b0b      	ldr	r3, [pc, #44]	; (8009108 <irmp_get_data+0x158>)
 80090da:	2200      	movs	r2, #0
 80090dc:	601a      	str	r2, [r3, #0]

        irmp_ir_detected = FALSE;
 80090de:	4b05      	ldr	r3, [pc, #20]	; (80090f4 <irmp_get_data+0x144>)
 80090e0:	2200      	movs	r2, #0
 80090e2:	601a      	str	r2, [r3, #0]
    }

    return rtc;
 80090e4:	68fb      	ldr	r3, [r7, #12]
}
 80090e6:	4618      	mov	r0, r3
 80090e8:	3714      	adds	r7, #20
 80090ea:	46bd      	mov	sp, r7
 80090ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090f0:	4770      	bx	lr
 80090f2:	bf00      	nop
 80090f4:	2000091c 	.word	0x2000091c
 80090f8:	20000920 	.word	0x20000920
 80090fc:	20000928 	.word	0x20000928
 8009100:	2000092c 	.word	0x2000092c
 8009104:	20000924 	.word	0x20000924
 8009108:	20000930 	.word	0x20000930

0800910c <irmp_store_bit>:
// verhindert, dass irmp_store_bit() inline compiliert wird:
// static void irmp_store_bit (uint_fast8_t) __attribute__ ((noinline));

static void
irmp_store_bit (uint_fast8_t value)
{
 800910c:	b480      	push	{r7}
 800910e:	b083      	sub	sp, #12
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
        first_bit = value;
    }
    else
#endif

    if (irmp_bit >= irmp_param.address_offset && irmp_bit < irmp_param.address_end)
 8009114:	4b65      	ldr	r3, [pc, #404]	; (80092ac <irmp_store_bit+0x1a0>)
 8009116:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009118:	4b65      	ldr	r3, [pc, #404]	; (80092b0 <irmp_store_bit+0x1a4>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	429a      	cmp	r2, r3
 800911e:	d822      	bhi.n	8009166 <irmp_store_bit+0x5a>
 8009120:	4b62      	ldr	r3, [pc, #392]	; (80092ac <irmp_store_bit+0x1a0>)
 8009122:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8009124:	4b62      	ldr	r3, [pc, #392]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	429a      	cmp	r2, r3
 800912a:	d91c      	bls.n	8009166 <irmp_store_bit+0x5a>
    {
        if (irmp_param.lsb_first)
 800912c:	4b5f      	ldr	r3, [pc, #380]	; (80092ac <irmp_store_bit+0x1a0>)
 800912e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009130:	2b00      	cmp	r3, #0
 8009132:	d00c      	beq.n	800914e <irmp_store_bit+0x42>
        {
            irmp_tmp_address |= (((uint_fast16_t) (value)) << (irmp_bit - irmp_param.address_offset));   // CV wants cast
 8009134:	4b5e      	ldr	r3, [pc, #376]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009136:	681a      	ldr	r2, [r3, #0]
 8009138:	4b5c      	ldr	r3, [pc, #368]	; (80092ac <irmp_store_bit+0x1a0>)
 800913a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800913c:	1ad3      	subs	r3, r2, r3
 800913e:	687a      	ldr	r2, [r7, #4]
 8009140:	409a      	lsls	r2, r3
 8009142:	4b5c      	ldr	r3, [pc, #368]	; (80092b4 <irmp_store_bit+0x1a8>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	4313      	orrs	r3, r2
 8009148:	4a5a      	ldr	r2, [pc, #360]	; (80092b4 <irmp_store_bit+0x1a8>)
 800914a:	6013      	str	r3, [r2, #0]
        if (irmp_param.lsb_first)
 800914c:	e033      	b.n	80091b6 <irmp_store_bit+0xaa>
        }
        else
        {
            irmp_tmp_address <<= 1;
 800914e:	4b59      	ldr	r3, [pc, #356]	; (80092b4 <irmp_store_bit+0x1a8>)
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	005b      	lsls	r3, r3, #1
 8009154:	4a57      	ldr	r2, [pc, #348]	; (80092b4 <irmp_store_bit+0x1a8>)
 8009156:	6013      	str	r3, [r2, #0]
            irmp_tmp_address |= value;
 8009158:	4b56      	ldr	r3, [pc, #344]	; (80092b4 <irmp_store_bit+0x1a8>)
 800915a:	681a      	ldr	r2, [r3, #0]
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	4313      	orrs	r3, r2
 8009160:	4a54      	ldr	r2, [pc, #336]	; (80092b4 <irmp_store_bit+0x1a8>)
 8009162:	6013      	str	r3, [r2, #0]
        if (irmp_param.lsb_first)
 8009164:	e027      	b.n	80091b6 <irmp_store_bit+0xaa>
        }
    }
    else if (irmp_bit >= irmp_param.command_offset && irmp_bit < irmp_param.command_end)
 8009166:	4b51      	ldr	r3, [pc, #324]	; (80092ac <irmp_store_bit+0x1a0>)
 8009168:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800916a:	4b51      	ldr	r3, [pc, #324]	; (80092b0 <irmp_store_bit+0x1a4>)
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	429a      	cmp	r2, r3
 8009170:	d821      	bhi.n	80091b6 <irmp_store_bit+0xaa>
 8009172:	4b4e      	ldr	r3, [pc, #312]	; (80092ac <irmp_store_bit+0x1a0>)
 8009174:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8009176:	4b4e      	ldr	r3, [pc, #312]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009178:	681b      	ldr	r3, [r3, #0]
 800917a:	429a      	cmp	r2, r3
 800917c:	d91b      	bls.n	80091b6 <irmp_store_bit+0xaa>
    {
        if (irmp_param.lsb_first)
 800917e:	4b4b      	ldr	r3, [pc, #300]	; (80092ac <irmp_store_bit+0x1a0>)
 8009180:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009182:	2b00      	cmp	r3, #0
 8009184:	d00c      	beq.n	80091a0 <irmp_store_bit+0x94>
                irmp_tmp_id |= (((uint_fast16_t) (value)) << (irmp_bit - 32));   // CV wants cast
            }
            else
#endif
            {
                irmp_tmp_command |= (((uint_fast16_t) (value)) << (irmp_bit - irmp_param.command_offset));   // CV wants cast
 8009186:	4b4a      	ldr	r3, [pc, #296]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009188:	681a      	ldr	r2, [r3, #0]
 800918a:	4b48      	ldr	r3, [pc, #288]	; (80092ac <irmp_store_bit+0x1a0>)
 800918c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800918e:	1ad3      	subs	r3, r2, r3
 8009190:	687a      	ldr	r2, [r7, #4]
 8009192:	409a      	lsls	r2, r3
 8009194:	4b48      	ldr	r3, [pc, #288]	; (80092b8 <irmp_store_bit+0x1ac>)
 8009196:	681b      	ldr	r3, [r3, #0]
 8009198:	4313      	orrs	r3, r2
 800919a:	4a47      	ldr	r2, [pc, #284]	; (80092b8 <irmp_store_bit+0x1ac>)
 800919c:	6013      	str	r3, [r2, #0]
 800919e:	e00a      	b.n	80091b6 <irmp_store_bit+0xaa>
            }
        }
        else
        {
            irmp_tmp_command <<= 1;
 80091a0:	4b45      	ldr	r3, [pc, #276]	; (80092b8 <irmp_store_bit+0x1ac>)
 80091a2:	681b      	ldr	r3, [r3, #0]
 80091a4:	005b      	lsls	r3, r3, #1
 80091a6:	4a44      	ldr	r2, [pc, #272]	; (80092b8 <irmp_store_bit+0x1ac>)
 80091a8:	6013      	str	r3, [r2, #0]
            irmp_tmp_command |= value;
 80091aa:	4b43      	ldr	r3, [pc, #268]	; (80092b8 <irmp_store_bit+0x1ac>)
 80091ac:	681a      	ldr	r2, [r3, #0]
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	4313      	orrs	r3, r2
 80091b2:	4a41      	ldr	r2, [pc, #260]	; (80092b8 <irmp_store_bit+0x1ac>)
 80091b4:	6013      	str	r3, [r2, #0]
    }
    else
#endif

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit >= SAMSUNG_ID_OFFSET && irmp_bit < SAMSUNG_ID_OFFSET + SAMSUNG_ID_LEN)
 80091b6:	4b3d      	ldr	r3, [pc, #244]	; (80092ac <irmp_store_bit+0x1a0>)
 80091b8:	681b      	ldr	r3, [r3, #0]
 80091ba:	2b03      	cmp	r3, #3
 80091bc:	d112      	bne.n	80091e4 <irmp_store_bit+0xd8>
 80091be:	4b3c      	ldr	r3, [pc, #240]	; (80092b0 <irmp_store_bit+0x1a4>)
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	2b10      	cmp	r3, #16
 80091c4:	d90e      	bls.n	80091e4 <irmp_store_bit+0xd8>
 80091c6:	4b3a      	ldr	r3, [pc, #232]	; (80092b0 <irmp_store_bit+0x1a4>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	2b14      	cmp	r3, #20
 80091cc:	d80a      	bhi.n	80091e4 <irmp_store_bit+0xd8>
    {
        irmp_tmp_id |= (((uint_fast16_t) (value)) << (irmp_bit - SAMSUNG_ID_OFFSET));                    // store with LSB first
 80091ce:	4b38      	ldr	r3, [pc, #224]	; (80092b0 <irmp_store_bit+0x1a4>)
 80091d0:	681b      	ldr	r3, [r3, #0]
 80091d2:	3b11      	subs	r3, #17
 80091d4:	687a      	ldr	r2, [r7, #4]
 80091d6:	409a      	lsls	r2, r3
 80091d8:	4b38      	ldr	r3, [pc, #224]	; (80092bc <irmp_store_bit+0x1b0>)
 80091da:	681b      	ldr	r3, [r3, #0]
 80091dc:	4313      	orrs	r3, r2
 80091de:	4a37      	ldr	r2, [pc, #220]	; (80092bc <irmp_store_bit+0x1b0>)
 80091e0:	6013      	str	r3, [r2, #0]
 80091e2:	e058      	b.n	8009296 <irmp_store_bit+0x18a>
    }
    else
#endif

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
    if (irmp_param.protocol == IRMP_KASEIKYO_PROTOCOL)
 80091e4:	4b31      	ldr	r3, [pc, #196]	; (80092ac <irmp_store_bit+0x1a0>)
 80091e6:	681b      	ldr	r3, [r3, #0]
 80091e8:	2b05      	cmp	r3, #5
 80091ea:	d154      	bne.n	8009296 <irmp_store_bit+0x18a>
    {
        if (irmp_bit >= 20 && irmp_bit < 24)
 80091ec:	4b30      	ldr	r3, [pc, #192]	; (80092b0 <irmp_store_bit+0x1a4>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	2b13      	cmp	r3, #19
 80091f2:	d90e      	bls.n	8009212 <irmp_store_bit+0x106>
 80091f4:	4b2e      	ldr	r3, [pc, #184]	; (80092b0 <irmp_store_bit+0x1a4>)
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	2b17      	cmp	r3, #23
 80091fa:	d80a      	bhi.n	8009212 <irmp_store_bit+0x106>
        {
            irmp_tmp_command |= (((uint_fast16_t) (value)) << (irmp_bit - 8));      // store 4 system bits (genre 1) in upper nibble with LSB first
 80091fc:	4b2c      	ldr	r3, [pc, #176]	; (80092b0 <irmp_store_bit+0x1a4>)
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	3b08      	subs	r3, #8
 8009202:	687a      	ldr	r2, [r7, #4]
 8009204:	409a      	lsls	r2, r3
 8009206:	4b2c      	ldr	r3, [pc, #176]	; (80092b8 <irmp_store_bit+0x1ac>)
 8009208:	681b      	ldr	r3, [r3, #0]
 800920a:	4313      	orrs	r3, r2
 800920c:	4a2a      	ldr	r2, [pc, #168]	; (80092b8 <irmp_store_bit+0x1ac>)
 800920e:	6013      	str	r3, [r2, #0]
 8009210:	e011      	b.n	8009236 <irmp_store_bit+0x12a>
        }
        else if (irmp_bit >= 24 && irmp_bit < 28)
 8009212:	4b27      	ldr	r3, [pc, #156]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009214:	681b      	ldr	r3, [r3, #0]
 8009216:	2b17      	cmp	r3, #23
 8009218:	d90d      	bls.n	8009236 <irmp_store_bit+0x12a>
 800921a:	4b25      	ldr	r3, [pc, #148]	; (80092b0 <irmp_store_bit+0x1a4>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	2b1b      	cmp	r3, #27
 8009220:	d809      	bhi.n	8009236 <irmp_store_bit+0x12a>
        {
            genre2 |= (((uint_fast8_t) (value)) << (irmp_bit - 20));                // store 4 system bits (genre 2) in upper nibble with LSB first
 8009222:	4b23      	ldr	r3, [pc, #140]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009224:	681b      	ldr	r3, [r3, #0]
 8009226:	3b14      	subs	r3, #20
 8009228:	687a      	ldr	r2, [r7, #4]
 800922a:	409a      	lsls	r2, r3
 800922c:	4b24      	ldr	r3, [pc, #144]	; (80092c0 <irmp_store_bit+0x1b4>)
 800922e:	681b      	ldr	r3, [r3, #0]
 8009230:	4313      	orrs	r3, r2
 8009232:	4a23      	ldr	r2, [pc, #140]	; (80092c0 <irmp_store_bit+0x1b4>)
 8009234:	6013      	str	r3, [r2, #0]
        }

        if (irmp_bit < KASEIKYO_COMPLETE_DATA_LEN)
 8009236:	4b1e      	ldr	r3, [pc, #120]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	2b2f      	cmp	r3, #47	; 0x2f
 800923c:	d82b      	bhi.n	8009296 <irmp_store_bit+0x18a>
        {
            if (value)
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	2b00      	cmp	r3, #0
 8009242:	d013      	beq.n	800926c <irmp_store_bit+0x160>
            {
                xor_check[irmp_bit / 8] |= 1 << (irmp_bit % 8);
 8009244:	4b1a      	ldr	r3, [pc, #104]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009246:	681b      	ldr	r3, [r3, #0]
 8009248:	08db      	lsrs	r3, r3, #3
 800924a:	4a1e      	ldr	r2, [pc, #120]	; (80092c4 <irmp_store_bit+0x1b8>)
 800924c:	5cd2      	ldrb	r2, [r2, r3]
 800924e:	b251      	sxtb	r1, r2
 8009250:	4a17      	ldr	r2, [pc, #92]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009252:	6812      	ldr	r2, [r2, #0]
 8009254:	f002 0207 	and.w	r2, r2, #7
 8009258:	2001      	movs	r0, #1
 800925a:	fa00 f202 	lsl.w	r2, r0, r2
 800925e:	b252      	sxtb	r2, r2
 8009260:	430a      	orrs	r2, r1
 8009262:	b252      	sxtb	r2, r2
 8009264:	b2d1      	uxtb	r1, r2
 8009266:	4a17      	ldr	r2, [pc, #92]	; (80092c4 <irmp_store_bit+0x1b8>)
 8009268:	54d1      	strb	r1, [r2, r3]
 800926a:	e014      	b.n	8009296 <irmp_store_bit+0x18a>
            }
            else
            {
                xor_check[irmp_bit / 8] &= ~(1 << (irmp_bit % 8));
 800926c:	4b10      	ldr	r3, [pc, #64]	; (80092b0 <irmp_store_bit+0x1a4>)
 800926e:	681b      	ldr	r3, [r3, #0]
 8009270:	08db      	lsrs	r3, r3, #3
 8009272:	4a14      	ldr	r2, [pc, #80]	; (80092c4 <irmp_store_bit+0x1b8>)
 8009274:	5cd2      	ldrb	r2, [r2, r3]
 8009276:	b251      	sxtb	r1, r2
 8009278:	4a0d      	ldr	r2, [pc, #52]	; (80092b0 <irmp_store_bit+0x1a4>)
 800927a:	6812      	ldr	r2, [r2, #0]
 800927c:	f002 0207 	and.w	r2, r2, #7
 8009280:	2001      	movs	r0, #1
 8009282:	fa00 f202 	lsl.w	r2, r0, r2
 8009286:	b252      	sxtb	r2, r2
 8009288:	43d2      	mvns	r2, r2
 800928a:	b252      	sxtb	r2, r2
 800928c:	400a      	ands	r2, r1
 800928e:	b252      	sxtb	r2, r2
 8009290:	b2d1      	uxtb	r1, r2
 8009292:	4a0c      	ldr	r2, [pc, #48]	; (80092c4 <irmp_store_bit+0x1b8>)
 8009294:	54d1      	strb	r1, [r2, r3]
#endif // IRMP_SUPPORT_MITSU_HEAVY_PROTOCOL
    {
        ;
    }

    irmp_bit++;
 8009296:	4b06      	ldr	r3, [pc, #24]	; (80092b0 <irmp_store_bit+0x1a4>)
 8009298:	681b      	ldr	r3, [r3, #0]
 800929a:	3301      	adds	r3, #1
 800929c:	4a04      	ldr	r2, [pc, #16]	; (80092b0 <irmp_store_bit+0x1a4>)
 800929e:	6013      	str	r3, [r2, #0]
}
 80092a0:	bf00      	nop
 80092a2:	370c      	adds	r7, #12
 80092a4:	46bd      	mov	sp, r7
 80092a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092aa:	4770      	bx	lr
 80092ac:	200008d8 	.word	0x200008d8
 80092b0:	200008d4 	.word	0x200008d4
 80092b4:	20000934 	.word	0x20000934
 80092b8:	20000938 	.word	0x20000938
 80092bc:	2000093c 	.word	0x2000093c
 80092c0:	20000948 	.word	0x20000948
 80092c4:	20000940 	.word	0x20000940

080092c8 <irmp_ISR>:
 *  @details  ISR routine, called 10000 times per second
 *---------------------------------------------------------------------------------------------------------------------------------------------------
 */
uint_fast8_t
irmp_ISR (void)
{
 80092c8:	b580      	push	{r7, lr}
 80092ca:	b084      	sub	sp, #16
 80092cc:	af00      	add	r7, sp, #0
    irmp_input = input(IRMP_GPIO_STRUCT->IDR)
#elif defined(__MBED__)
    //irmp_input = inputPin;
    irmp_input = gpio_read (&gpioIRin);
#else
    irmp_input = input(IRMP_PIN);
 80092ce:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80092d2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80092d6:	f7fc fb15 	bl	8005904 <HAL_GPIO_ReadPin>
 80092da:	4603      	mov	r3, r0
 80092dc:	607b      	str	r3, [r7, #4]
    }
#endif // IRMP_USE_CALLBACK == 1

    irmp_log(irmp_input);                                                       // log ir signal, if IRMP_LOGGING defined

    if (! irmp_ir_detected)                                                     // ir code already detected?
 80092de:	4b8c      	ldr	r3, [pc, #560]	; (8009510 <irmp_ISR+0x248>)
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	2b00      	cmp	r3, #0
 80092e4:	f040 8369 	bne.w	80099ba <irmp_ISR+0x6f2>
    {                                                                           // no...
        if (! irmp_start_bit_detected)                                          // start bit detected?
 80092e8:	4b8a      	ldr	r3, [pc, #552]	; (8009514 <irmp_ISR+0x24c>)
 80092ea:	681b      	ldr	r3, [r3, #0]
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d135      	bne.n	800935c <irmp_ISR+0x94>
        {                                                                       // no...
            if (! irmp_input)                                                   // receiving burst?
 80092f0:	687b      	ldr	r3, [r7, #4]
 80092f2:	2b00      	cmp	r3, #0
 80092f4:	d105      	bne.n	8009302 <irmp_ISR+0x3a>
                if (! irmp_pulse_time)
                {
                    ANALYZE_PRINTF("%8.3fms [starting pulse]\n", (double) (time_counter * 1000) / F_INTERRUPTS);
                }
#endif // ANALYZE
                irmp_pulse_time++;                                              // increment counter
 80092f6:	4b88      	ldr	r3, [pc, #544]	; (8009518 <irmp_ISR+0x250>)
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	3301      	adds	r3, #1
 80092fc:	4a86      	ldr	r2, [pc, #536]	; (8009518 <irmp_ISR+0x250>)
 80092fe:	6013      	str	r3, [r2, #0]
 8009300:	e35b      	b.n	80099ba <irmp_ISR+0x6f2>
            }
            else
            {                                                                   // no...
                if (irmp_pulse_time)                                            // it's dark....
 8009302:	4b85      	ldr	r3, [pc, #532]	; (8009518 <irmp_ISR+0x250>)
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d01b      	beq.n	8009342 <irmp_ISR+0x7a>
                {                                                               // set flags for counting the time of darkness...
                    irmp_start_bit_detected = 1;
 800930a:	4b82      	ldr	r3, [pc, #520]	; (8009514 <irmp_ISR+0x24c>)
 800930c:	2201      	movs	r2, #1
 800930e:	601a      	str	r2, [r3, #0]
                    wait_for_start_space    = 1;
 8009310:	4b82      	ldr	r3, [pc, #520]	; (800951c <irmp_ISR+0x254>)
 8009312:	2201      	movs	r2, #1
 8009314:	601a      	str	r2, [r3, #0]
                    wait_for_space          = 0;
 8009316:	4b82      	ldr	r3, [pc, #520]	; (8009520 <irmp_ISR+0x258>)
 8009318:	2200      	movs	r2, #0
 800931a:	601a      	str	r2, [r3, #0]
                    irmp_tmp_command        = 0;
 800931c:	4b81      	ldr	r3, [pc, #516]	; (8009524 <irmp_ISR+0x25c>)
 800931e:	2200      	movs	r2, #0
 8009320:	601a      	str	r2, [r3, #0]
                    irmp_tmp_address        = 0;
 8009322:	4b81      	ldr	r3, [pc, #516]	; (8009528 <irmp_ISR+0x260>)
 8009324:	2200      	movs	r2, #0
 8009326:	601a      	str	r2, [r3, #0]
#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                    genre2                  = 0;
 8009328:	4b80      	ldr	r3, [pc, #512]	; (800952c <irmp_ISR+0x264>)
 800932a:	2200      	movs	r2, #0
 800932c:	601a      	str	r2, [r3, #0]
#endif
#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    irmp_tmp_id = 0;
 800932e:	4b80      	ldr	r3, [pc, #512]	; (8009530 <irmp_ISR+0x268>)
 8009330:	2200      	movs	r2, #0
 8009332:	601a      	str	r2, [r3, #0]
#endif
#if IRMP_SUPPORT_LGAIR_PROTOCOL == 1
                    irmp_lgair_command      = 0;
                    irmp_lgair_address      = 0;
#endif
                    irmp_bit                = 0xff;
 8009334:	4b7f      	ldr	r3, [pc, #508]	; (8009534 <irmp_ISR+0x26c>)
 8009336:	22ff      	movs	r2, #255	; 0xff
 8009338:	601a      	str	r2, [r3, #0]
                    irmp_pause_time         = 1;                                // 1st pause: set to 1, not to 0!
 800933a:	4b7f      	ldr	r3, [pc, #508]	; (8009538 <irmp_ISR+0x270>)
 800933c:	2201      	movs	r2, #1
 800933e:	701a      	strb	r2, [r3, #0]
 8009340:	e33b      	b.n	80099ba <irmp_ISR+0x6f2>
                    rc5_cmd_bit6            = 0;                                // fm 2010-03-07: bugfix: reset it after incomplete RC5 frame!
#endif
                }
                else
                {
                    if (key_repetition_len < 0xFFFF)                            // avoid overflow of counter
 8009342:	4b7e      	ldr	r3, [pc, #504]	; (800953c <irmp_ISR+0x274>)
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 800934a:	4293      	cmp	r3, r2
 800934c:	f200 8335 	bhi.w	80099ba <irmp_ISR+0x6f2>
                    {
                        key_repetition_len++;
 8009350:	4b7a      	ldr	r3, [pc, #488]	; (800953c <irmp_ISR+0x274>)
 8009352:	681b      	ldr	r3, [r3, #0]
 8009354:	3301      	adds	r3, #1
 8009356:	4a79      	ldr	r2, [pc, #484]	; (800953c <irmp_ISR+0x274>)
 8009358:	6013      	str	r3, [r2, #0]
 800935a:	e32e      	b.n	80099ba <irmp_ISR+0x6f2>
                }
            }
        }
        else
        {
            if (wait_for_start_space)                                           // we have received start bit...
 800935c:	4b6f      	ldr	r3, [pc, #444]	; (800951c <irmp_ISR+0x254>)
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	2b00      	cmp	r3, #0
 8009362:	f000 80a5 	beq.w	80094b0 <irmp_ISR+0x1e8>
            {                                                                   // ...and are counting the time of darkness
                if (irmp_input)                                                 // still dark?
 8009366:	687b      	ldr	r3, [r7, #4]
 8009368:	2b00      	cmp	r3, #0
 800936a:	d014      	beq.n	8009396 <irmp_ISR+0xce>
                {                                                               // yes
                    irmp_pause_time++;                                          // increment counter
 800936c:	4b72      	ldr	r3, [pc, #456]	; (8009538 <irmp_ISR+0x270>)
 800936e:	781b      	ldrb	r3, [r3, #0]
 8009370:	3301      	adds	r3, #1
 8009372:	b2da      	uxtb	r2, r3
 8009374:	4b70      	ldr	r3, [pc, #448]	; (8009538 <irmp_ISR+0x270>)
 8009376:	701a      	strb	r2, [r3, #0]

#if IRMP_SUPPORT_NIKON_PROTOCOL == 1
                    if (((irmp_pulse_time < NIKON_START_BIT_PULSE_LEN_MIN || irmp_pulse_time > NIKON_START_BIT_PULSE_LEN_MAX) && irmp_pause_time > IRMP_TIMEOUT_LEN) ||
                         irmp_pause_time > IRMP_TIMEOUT_NIKON_LEN)
#else
                    if (irmp_pause_time > IRMP_TIMEOUT_LEN)                     // timeout?
 8009378:	4b6f      	ldr	r3, [pc, #444]	; (8009538 <irmp_ISR+0x270>)
 800937a:	781b      	ldrb	r3, [r3, #0]
 800937c:	2be9      	cmp	r3, #233	; 0xe9
 800937e:	f240 823a 	bls.w	80097f6 <irmp_ISR+0x52e>
                            ANALYZE_PRINTF ("%8.3fms error 1: pause after start bit pulse %d too long: %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                        }

                        irmp_start_bit_detected = 0;                            // reset flags, let's wait for another start bit
 8009382:	4b64      	ldr	r3, [pc, #400]	; (8009514 <irmp_ISR+0x24c>)
 8009384:	2200      	movs	r2, #0
 8009386:	601a      	str	r2, [r3, #0]
                        irmp_pulse_time         = 0;
 8009388:	4b63      	ldr	r3, [pc, #396]	; (8009518 <irmp_ISR+0x250>)
 800938a:	2200      	movs	r2, #0
 800938c:	601a      	str	r2, [r3, #0]
                        irmp_pause_time         = 0;
 800938e:	4b6a      	ldr	r3, [pc, #424]	; (8009538 <irmp_ISR+0x270>)
 8009390:	2200      	movs	r2, #0
 8009392:	701a      	strb	r2, [r3, #0]
 8009394:	e22f      	b.n	80097f6 <irmp_ISR+0x52e>
                    }
                }
                else
                {                                                               // receiving first data pulse!
                    IRMP_PARAMETER * irmp_param_p;
                    irmp_param_p = (IRMP_PARAMETER *) 0;
 8009396:	2300      	movs	r3, #0
 8009398:	60fb      	str	r3, [r7, #12]
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms [start-bit: pulse = %2d, pause = %2d]\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_pulse_time, irmp_pause_time);
#endif // ANALYZE

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                    if (irmp_pulse_time >= SIRCS_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SIRCS_START_BIT_PULSE_LEN_MAX &&
 800939a:	4b5f      	ldr	r3, [pc, #380]	; (8009518 <irmp_ISR+0x250>)
 800939c:	681b      	ldr	r3, [r3, #0]
 800939e:	2b1e      	cmp	r3, #30
 80093a0:	d90e      	bls.n	80093c0 <irmp_ISR+0xf8>
 80093a2:	4b5d      	ldr	r3, [pc, #372]	; (8009518 <irmp_ISR+0x250>)
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	2b29      	cmp	r3, #41	; 0x29
 80093a8:	d80a      	bhi.n	80093c0 <irmp_ISR+0xf8>
                        irmp_pause_time >= SIRCS_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SIRCS_START_BIT_PAUSE_LEN_MAX)
 80093aa:	4b63      	ldr	r3, [pc, #396]	; (8009538 <irmp_ISR+0x270>)
 80093ac:	781b      	ldrb	r3, [r3, #0]
                    if (irmp_pulse_time >= SIRCS_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SIRCS_START_BIT_PULSE_LEN_MAX &&
 80093ae:	2b05      	cmp	r3, #5
 80093b0:	d906      	bls.n	80093c0 <irmp_ISR+0xf8>
                        irmp_pause_time >= SIRCS_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SIRCS_START_BIT_PAUSE_LEN_MAX)
 80093b2:	4b61      	ldr	r3, [pc, #388]	; (8009538 <irmp_ISR+0x270>)
 80093b4:	781b      	ldrb	r3, [r3, #0]
 80093b6:	2b0a      	cmp	r3, #10
 80093b8:	d802      	bhi.n	80093c0 <irmp_ISR+0xf8>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = SIRCS, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        SIRCS_START_BIT_PULSE_LEN_MIN, SIRCS_START_BIT_PULSE_LEN_MAX,
                                        SIRCS_START_BIT_PAUSE_LEN_MIN, SIRCS_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &sircs_param;
 80093ba:	4b61      	ldr	r3, [pc, #388]	; (8009540 <irmp_ISR+0x278>)
 80093bc:	60fb      	str	r3, [r7, #12]
 80093be:	e061      	b.n	8009484 <irmp_ISR+0x1bc>
                    }
                    else
#endif // IRMP_SUPPORT_JVC_PROTOCOL == 1

#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                    if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
 80093c0:	4b55      	ldr	r3, [pc, #340]	; (8009518 <irmp_ISR+0x250>)
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	2b5d      	cmp	r3, #93	; 0x5d
 80093c6:	d90e      	bls.n	80093e6 <irmp_ISR+0x11e>
 80093c8:	4b53      	ldr	r3, [pc, #332]	; (8009518 <irmp_ISR+0x250>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	2bb1      	cmp	r3, #177	; 0xb1
 80093ce:	d80a      	bhi.n	80093e6 <irmp_ISR+0x11e>
                        irmp_pause_time >= NEC_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= NEC_START_BIT_PAUSE_LEN_MAX)
 80093d0:	4b59      	ldr	r3, [pc, #356]	; (8009538 <irmp_ISR+0x270>)
 80093d2:	781b      	ldrb	r3, [r3, #0]
                    if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
 80093d4:	2b2d      	cmp	r3, #45	; 0x2d
 80093d6:	d906      	bls.n	80093e6 <irmp_ISR+0x11e>
                        irmp_pause_time >= NEC_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= NEC_START_BIT_PAUSE_LEN_MAX)
 80093d8:	4b57      	ldr	r3, [pc, #348]	; (8009538 <irmp_ISR+0x270>)
 80093da:	781b      	ldrb	r3, [r3, #0]
 80093dc:	2b59      	cmp	r3, #89	; 0x59
 80093de:	d802      	bhi.n	80093e6 <irmp_ISR+0x11e>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = NEC, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        NEC_START_BIT_PULSE_LEN_MIN, NEC_START_BIT_PULSE_LEN_MAX,
                                        NEC_START_BIT_PAUSE_LEN_MIN, NEC_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &nec_param;
 80093e0:	4b58      	ldr	r3, [pc, #352]	; (8009544 <irmp_ISR+0x27c>)
 80093e2:	60fb      	str	r3, [r7, #12]
 80093e4:	e04e      	b.n	8009484 <irmp_ISR+0x1bc>
#endif
                    }
                    else if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN        && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
 80093e6:	4b4c      	ldr	r3, [pc, #304]	; (8009518 <irmp_ISR+0x250>)
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	2b5d      	cmp	r3, #93	; 0x5d
 80093ec:	d90e      	bls.n	800940c <irmp_ISR+0x144>
 80093ee:	4b4a      	ldr	r3, [pc, #296]	; (8009518 <irmp_ISR+0x250>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2bb1      	cmp	r3, #177	; 0xb1
 80093f4:	d80a      	bhi.n	800940c <irmp_ISR+0x144>
                             irmp_pause_time >= NEC_REPEAT_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= NEC_REPEAT_START_BIT_PAUSE_LEN_MAX)
 80093f6:	4b50      	ldr	r3, [pc, #320]	; (8009538 <irmp_ISR+0x270>)
 80093f8:	781b      	ldrb	r3, [r3, #0]
                    else if (irmp_pulse_time >= NEC_START_BIT_PULSE_LEN_MIN        && irmp_pulse_time <= NEC_START_BIT_PULSE_LEN_MAX &&
 80093fa:	2b16      	cmp	r3, #22
 80093fc:	d906      	bls.n	800940c <irmp_ISR+0x144>
                             irmp_pause_time >= NEC_REPEAT_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= NEC_REPEAT_START_BIT_PAUSE_LEN_MAX)
 80093fe:	4b4e      	ldr	r3, [pc, #312]	; (8009538 <irmp_ISR+0x270>)
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	2b2d      	cmp	r3, #45	; 0x2d
 8009404:	d802      	bhi.n	800940c <irmp_ISR+0x144>
                            ANALYZE_PRINTF ("protocol = NEC (repetition frame), start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                            NEC_START_BIT_PULSE_LEN_MIN, NEC_START_BIT_PULSE_LEN_MAX,
                                            NEC_REPEAT_START_BIT_PAUSE_LEN_MIN, NEC_REPEAT_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE

                            irmp_param_p = (IRMP_PARAMETER *) &nec_rep_param;
 8009406:	4b50      	ldr	r3, [pc, #320]	; (8009548 <irmp_ISR+0x280>)
 8009408:	60fb      	str	r3, [r7, #12]
 800940a:	e03b      	b.n	8009484 <irmp_ISR+0x1bc>
                    }
                    else
#endif // IRMP_SUPPORT_NIKON_PROTOCOL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_pulse_time >= SAMSUNG_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_START_BIT_PULSE_LEN_MAX &&
 800940c:	4b42      	ldr	r3, [pc, #264]	; (8009518 <irmp_ISR+0x250>)
 800940e:	681b      	ldr	r3, [r3, #0]
 8009410:	2b3b      	cmp	r3, #59	; 0x3b
 8009412:	d90e      	bls.n	8009432 <irmp_ISR+0x16a>
 8009414:	4b40      	ldr	r3, [pc, #256]	; (8009518 <irmp_ISR+0x250>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b4b      	cmp	r3, #75	; 0x4b
 800941a:	d80a      	bhi.n	8009432 <irmp_ISR+0x16a>
                        irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
 800941c:	4b46      	ldr	r3, [pc, #280]	; (8009538 <irmp_ISR+0x270>)
 800941e:	781b      	ldrb	r3, [r3, #0]
                    if (irmp_pulse_time >= SAMSUNG_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_START_BIT_PULSE_LEN_MAX &&
 8009420:	2b3b      	cmp	r3, #59	; 0x3b
 8009422:	d906      	bls.n	8009432 <irmp_ISR+0x16a>
                        irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
 8009424:	4b44      	ldr	r3, [pc, #272]	; (8009538 <irmp_ISR+0x270>)
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	2b4b      	cmp	r3, #75	; 0x4b
 800942a:	d802      	bhi.n	8009432 <irmp_ISR+0x16a>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = SAMSUNG, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        SAMSUNG_START_BIT_PULSE_LEN_MIN, SAMSUNG_START_BIT_PULSE_LEN_MAX,
                                        SAMSUNG_START_BIT_PAUSE_LEN_MIN, SAMSUNG_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &samsung_param;
 800942c:	4b47      	ldr	r3, [pc, #284]	; (800954c <irmp_ISR+0x284>)
 800942e:	60fb      	str	r3, [r7, #12]
 8009430:	e028      	b.n	8009484 <irmp_ISR+0x1bc>
                    }
                    else
#endif // IRMP_SUPPORT_MATSUSHITA_PROTOCOL == 1

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                    if (irmp_pulse_time >= KASEIKYO_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= KASEIKYO_START_BIT_PULSE_LEN_MAX &&
 8009432:	4b39      	ldr	r3, [pc, #228]	; (8009518 <irmp_ISR+0x250>)
 8009434:	681b      	ldr	r3, [r3, #0]
 8009436:	2b27      	cmp	r3, #39	; 0x27
 8009438:	d90e      	bls.n	8009458 <irmp_ISR+0x190>
 800943a:	4b37      	ldr	r3, [pc, #220]	; (8009518 <irmp_ISR+0x250>)
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	2b3e      	cmp	r3, #62	; 0x3e
 8009440:	d80a      	bhi.n	8009458 <irmp_ISR+0x190>
                        irmp_pause_time >= KASEIKYO_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= KASEIKYO_START_BIT_PAUSE_LEN_MAX)
 8009442:	4b3d      	ldr	r3, [pc, #244]	; (8009538 <irmp_ISR+0x270>)
 8009444:	781b      	ldrb	r3, [r3, #0]
                    if (irmp_pulse_time >= KASEIKYO_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= KASEIKYO_START_BIT_PULSE_LEN_MAX &&
 8009446:	2b12      	cmp	r3, #18
 8009448:	d906      	bls.n	8009458 <irmp_ISR+0x190>
                        irmp_pause_time >= KASEIKYO_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= KASEIKYO_START_BIT_PAUSE_LEN_MAX)
 800944a:	4b3b      	ldr	r3, [pc, #236]	; (8009538 <irmp_ISR+0x270>)
 800944c:	781b      	ldrb	r3, [r3, #0]
 800944e:	2b1f      	cmp	r3, #31
 8009450:	d802      	bhi.n	8009458 <irmp_ISR+0x190>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = KASEIKYO, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        KASEIKYO_START_BIT_PULSE_LEN_MIN, KASEIKYO_START_BIT_PULSE_LEN_MAX,
                                        KASEIKYO_START_BIT_PAUSE_LEN_MIN, KASEIKYO_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &kaseikyo_param;
 8009452:	4b3f      	ldr	r3, [pc, #252]	; (8009550 <irmp_ISR+0x288>)
 8009454:	60fb      	str	r3, [r7, #12]
 8009456:	e015      	b.n	8009484 <irmp_ISR+0x1bc>
                    }
                    else
#endif // IRMP_SUPPORT_IRMP16_PROTOCOL == 1

#if IRMP_SUPPORT_GREE_PROTOCOL == 1
                    if (irmp_pulse_time >= GREE_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= GREE_START_BIT_PULSE_LEN_MAX &&
 8009458:	4b2f      	ldr	r3, [pc, #188]	; (8009518 <irmp_ISR+0x250>)
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	2b8e      	cmp	r3, #142	; 0x8e
 800945e:	d90e      	bls.n	800947e <irmp_ISR+0x1b6>
 8009460:	4b2d      	ldr	r3, [pc, #180]	; (8009518 <irmp_ISR+0x250>)
 8009462:	681b      	ldr	r3, [r3, #0]
 8009464:	2bd9      	cmp	r3, #217	; 0xd9
 8009466:	d80a      	bhi.n	800947e <irmp_ISR+0x1b6>
                        irmp_pause_time >= GREE_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= GREE_START_BIT_PAUSE_LEN_MAX)
 8009468:	4b33      	ldr	r3, [pc, #204]	; (8009538 <irmp_ISR+0x270>)
 800946a:	781b      	ldrb	r3, [r3, #0]
                    if (irmp_pulse_time >= GREE_START_BIT_PULSE_LEN_MIN && irmp_pulse_time <= GREE_START_BIT_PULSE_LEN_MAX &&
 800946c:	2b46      	cmp	r3, #70	; 0x46
 800946e:	d906      	bls.n	800947e <irmp_ISR+0x1b6>
                        irmp_pause_time >= GREE_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= GREE_START_BIT_PAUSE_LEN_MAX)
 8009470:	4b31      	ldr	r3, [pc, #196]	; (8009538 <irmp_ISR+0x270>)
 8009472:	781b      	ldrb	r3, [r3, #0]
 8009474:	2b6d      	cmp	r3, #109	; 0x6d
 8009476:	d802      	bhi.n	800947e <irmp_ISR+0x1b6>
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = GREE, start bit timings: pulse: %3d - %3d, pause: %3d - %3d\n",
                                        GREE_START_BIT_PULSE_LEN_MIN, GREE_START_BIT_PULSE_LEN_MAX,
                                        GREE_START_BIT_PAUSE_LEN_MIN, GREE_START_BIT_PAUSE_LEN_MAX);
#endif // ANALYZE
                        irmp_param_p = (IRMP_PARAMETER *) &gree_param;
 8009478:	4b36      	ldr	r3, [pc, #216]	; (8009554 <irmp_ISR+0x28c>)
 800947a:	60fb      	str	r3, [r7, #12]
 800947c:	e002      	b.n	8009484 <irmp_ISR+0x1bc>
#endif // IRMP_SUPPORT_RCMM_PROTOCOL == 1
                    {
#ifdef ANALYZE
                        ANALYZE_PRINTF ("protocol = UNKNOWN\n");
#endif // ANALYZE
                        irmp_start_bit_detected = 0;                            // wait for another start bit...
 800947e:	4b25      	ldr	r3, [pc, #148]	; (8009514 <irmp_ISR+0x24c>)
 8009480:	2200      	movs	r2, #0
 8009482:	601a      	str	r2, [r3, #0]
                    }

                    if (irmp_start_bit_detected)
 8009484:	4b23      	ldr	r3, [pc, #140]	; (8009514 <irmp_ISR+0x24c>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d004      	beq.n	8009496 <irmp_ISR+0x1ce>
                    {
                        memcpy_P (&irmp_param, irmp_param_p, sizeof (IRMP_PARAMETER));
 800948c:	2244      	movs	r2, #68	; 0x44
 800948e:	68f9      	ldr	r1, [r7, #12]
 8009490:	4831      	ldr	r0, [pc, #196]	; (8009558 <irmp_ISR+0x290>)
 8009492:	f000 faf1 	bl	8009a78 <memcpy>
                        ANALYZE_PRINTF ("complete_len:   %3d\n", irmp_param.complete_len);
                        ANALYZE_PRINTF ("stop_bit:       %3d\n", irmp_param.stop_bit);
#endif // ANALYZE
                    }

                    irmp_bit = 0;
 8009496:	4b27      	ldr	r3, [pc, #156]	; (8009534 <irmp_ISR+0x26c>)
 8009498:	2200      	movs	r2, #0
 800949a:	601a      	str	r2, [r3, #0]
#endif // IRMP_SUPPORT_THOMSON_PROTOCOL == 1
                    {
                        ;                                                       // else do nothing
                    }

                    irmp_pulse_time = 1;                                        // set counter to 1, not 0
 800949c:	4b1e      	ldr	r3, [pc, #120]	; (8009518 <irmp_ISR+0x250>)
 800949e:	2201      	movs	r2, #1
 80094a0:	601a      	str	r2, [r3, #0]
                    irmp_pause_time = 0;
 80094a2:	4b25      	ldr	r3, [pc, #148]	; (8009538 <irmp_ISR+0x270>)
 80094a4:	2200      	movs	r2, #0
 80094a6:	701a      	strb	r2, [r3, #0]
                    wait_for_start_space = 0;
 80094a8:	4b1c      	ldr	r3, [pc, #112]	; (800951c <irmp_ISR+0x254>)
 80094aa:	2200      	movs	r2, #0
 80094ac:	601a      	str	r2, [r3, #0]
 80094ae:	e1a2      	b.n	80097f6 <irmp_ISR+0x52e>
                }
            }
            else if (wait_for_space)                                            // the data section....
 80094b0:	4b1b      	ldr	r3, [pc, #108]	; (8009520 <irmp_ISR+0x258>)
 80094b2:	681b      	ldr	r3, [r3, #0]
 80094b4:	2b00      	cmp	r3, #0
 80094b6:	f000 818f 	beq.w	80097d8 <irmp_ISR+0x510>
            {                                                                   // counting the time of darkness....
                uint_fast8_t got_light = FALSE;
 80094ba:	2300      	movs	r3, #0
 80094bc:	60bb      	str	r3, [r7, #8]

                if (irmp_input)                                                 // still dark?
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	f000 80c9 	beq.w	8009658 <irmp_ISR+0x390>
                {                                                               // yes...
                    if (irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 1)
 80094c6:	4b24      	ldr	r3, [pc, #144]	; (8009558 <irmp_ISR+0x290>)
 80094c8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80094ca:	4b1a      	ldr	r3, [pc, #104]	; (8009534 <irmp_ISR+0x26c>)
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	429a      	cmp	r2, r3
 80094d0:	d144      	bne.n	800955c <irmp_ISR+0x294>
 80094d2:	4b21      	ldr	r3, [pc, #132]	; (8009558 <irmp_ISR+0x290>)
 80094d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094d6:	2b01      	cmp	r3, #1
 80094d8:	d140      	bne.n	800955c <irmp_ISR+0x294>
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER) ||
#endif
#if IRMP_SUPPORT_SERIAL == 1
                            (irmp_param.flags & IRMP_PARAM_FLAG_IS_SERIAL) ||
#endif
                            (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max))
 80094da:	4b1f      	ldr	r3, [pc, #124]	; (8009558 <irmp_ISR+0x290>)
 80094dc:	695a      	ldr	r2, [r3, #20]
 80094de:	4b0e      	ldr	r3, [pc, #56]	; (8009518 <irmp_ISR+0x250>)
 80094e0:	681b      	ldr	r3, [r3, #0]
                        if (
 80094e2:	429a      	cmp	r2, r3
 80094e4:	d809      	bhi.n	80094fa <irmp_ISR+0x232>
                            (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max))
 80094e6:	4b1c      	ldr	r3, [pc, #112]	; (8009558 <irmp_ISR+0x290>)
 80094e8:	699a      	ldr	r2, [r3, #24]
 80094ea:	4b0b      	ldr	r3, [pc, #44]	; (8009518 <irmp_ISR+0x250>)
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	429a      	cmp	r2, r3
 80094f0:	d303      	bcc.n	80094fa <irmp_ISR+0x232>
                            if (! (irmp_param.flags & IRMP_PARAM_FLAG_IS_MANCHESTER))
                            {
                                ANALYZE_PRINTF ("stop bit detected\n");
                            }
#endif // ANALYZE
                            irmp_param.stop_bit = 0;
 80094f2:	4b19      	ldr	r3, [pc, #100]	; (8009558 <irmp_ISR+0x290>)
 80094f4:	2200      	movs	r2, #0
 80094f6:	639a      	str	r2, [r3, #56]	; 0x38
                        if (
 80094f8:	e0b0      	b.n	800965c <irmp_ISR+0x394>
                        {
#ifdef ANALYZE
                            ANALYZE_PRINTF ("error: stop bit timing wrong, irmp_bit = %d, irmp_pulse_time = %d, pulse_0_len_min = %d, pulse_0_len_max = %d\n",
                                            irmp_bit, irmp_pulse_time, irmp_param.pulse_0_len_min, irmp_param.pulse_0_len_max);
#endif // ANALYZE
                            irmp_start_bit_detected = 0;                        // wait for another start bit...
 80094fa:	4b06      	ldr	r3, [pc, #24]	; (8009514 <irmp_ISR+0x24c>)
 80094fc:	2200      	movs	r2, #0
 80094fe:	601a      	str	r2, [r3, #0]
                            irmp_pulse_time         = 0;
 8009500:	4b05      	ldr	r3, [pc, #20]	; (8009518 <irmp_ISR+0x250>)
 8009502:	2200      	movs	r2, #0
 8009504:	601a      	str	r2, [r3, #0]
                            irmp_pause_time         = 0;
 8009506:	4b0c      	ldr	r3, [pc, #48]	; (8009538 <irmp_ISR+0x270>)
 8009508:	2200      	movs	r2, #0
 800950a:	701a      	strb	r2, [r3, #0]
                        if (
 800950c:	e0a6      	b.n	800965c <irmp_ISR+0x394>
 800950e:	bf00      	nop
 8009510:	2000091c 	.word	0x2000091c
 8009514:	2000094c 	.word	0x2000094c
 8009518:	20000950 	.word	0x20000950
 800951c:	20000954 	.word	0x20000954
 8009520:	20000958 	.word	0x20000958
 8009524:	20000938 	.word	0x20000938
 8009528:	20000934 	.word	0x20000934
 800952c:	20000948 	.word	0x20000948
 8009530:	2000093c 	.word	0x2000093c
 8009534:	200008d4 	.word	0x200008d4
 8009538:	2000095c 	.word	0x2000095c
 800953c:	20000960 	.word	0x20000960
 8009540:	0800d768 	.word	0x0800d768
 8009544:	0800d7ac 	.word	0x0800d7ac
 8009548:	0800d7f0 	.word	0x0800d7f0
 800954c:	0800d834 	.word	0x0800d834
 8009550:	0800d878 	.word	0x0800d878
 8009554:	0800d8bc 	.word	0x0800d8bc
 8009558:	200008d8 	.word	0x200008d8
                        }
                    }
                    else
                    {
                        irmp_pause_time++;                                                          // increment counter
 800955c:	4b91      	ldr	r3, [pc, #580]	; (80097a4 <irmp_ISR+0x4dc>)
 800955e:	781b      	ldrb	r3, [r3, #0]
 8009560:	3301      	adds	r3, #1
 8009562:	b2da      	uxtb	r2, r3
 8009564:	4b8f      	ldr	r3, [pc, #572]	; (80097a4 <irmp_ISR+0x4dc>)
 8009566:	701a      	strb	r2, [r3, #0]

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL &&                           // Sony has a variable number of bits:
 8009568:	4b8f      	ldr	r3, [pc, #572]	; (80097a8 <irmp_ISR+0x4e0>)
 800956a:	681b      	ldr	r3, [r3, #0]
 800956c:	2b01      	cmp	r3, #1
 800956e:	d123      	bne.n	80095b8 <irmp_ISR+0x2f0>
                            irmp_pause_time > SIRCS_PAUSE_LEN_MAX &&                                // minimum is 12
 8009570:	4b8c      	ldr	r3, [pc, #560]	; (80097a4 <irmp_ISR+0x4dc>)
 8009572:	781b      	ldrb	r3, [r3, #0]
                        if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL &&                           // Sony has a variable number of bits:
 8009574:	2b0b      	cmp	r3, #11
 8009576:	d91f      	bls.n	80095b8 <irmp_ISR+0x2f0>
                            irmp_bit >= 12 - 1)                                                     // pause too long?
 8009578:	4b8c      	ldr	r3, [pc, #560]	; (80097ac <irmp_ISR+0x4e4>)
 800957a:	681b      	ldr	r3, [r3, #0]
                            irmp_pause_time > SIRCS_PAUSE_LEN_MAX &&                                // minimum is 12
 800957c:	2b0a      	cmp	r3, #10
 800957e:	d91b      	bls.n	80095b8 <irmp_ISR+0x2f0>
                        {                                                                           // yes, break and close this frame
                            irmp_param.complete_len = irmp_bit + 1;                                 // set new complete length
 8009580:	4b8a      	ldr	r3, [pc, #552]	; (80097ac <irmp_ISR+0x4e4>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	3301      	adds	r3, #1
 8009586:	4a88      	ldr	r2, [pc, #544]	; (80097a8 <irmp_ISR+0x4e0>)
 8009588:	6353      	str	r3, [r2, #52]	; 0x34
                            got_light = TRUE;                                                       // this is a lie, but helps (generates stop bit)
 800958a:	2301      	movs	r3, #1
 800958c:	60bb      	str	r3, [r7, #8]
                            irmp_tmp_address |= (irmp_bit - SIRCS_MINIMUM_DATA_LEN + 1) << 8;       // new: store number of additional bits in upper byte of address!
 800958e:	4b87      	ldr	r3, [pc, #540]	; (80097ac <irmp_ISR+0x4e4>)
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	3b0b      	subs	r3, #11
 8009594:	021a      	lsls	r2, r3, #8
 8009596:	4b86      	ldr	r3, [pc, #536]	; (80097b0 <irmp_ISR+0x4e8>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4313      	orrs	r3, r2
 800959c:	4a84      	ldr	r2, [pc, #528]	; (80097b0 <irmp_ISR+0x4e8>)
 800959e:	6013      	str	r3, [r2, #0]
                            irmp_param.command_end = irmp_param.command_offset + irmp_bit + 1;      // correct command length
 80095a0:	4b81      	ldr	r3, [pc, #516]	; (80097a8 <irmp_ISR+0x4e0>)
 80095a2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80095a4:	4b81      	ldr	r3, [pc, #516]	; (80097ac <irmp_ISR+0x4e4>)
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	4413      	add	r3, r2
 80095aa:	3301      	adds	r3, #1
 80095ac:	4a7e      	ldr	r2, [pc, #504]	; (80097a8 <irmp_ISR+0x4e0>)
 80095ae:	6313      	str	r3, [r2, #48]	; 0x30
                            irmp_pause_time = SIRCS_PAUSE_LEN_MAX - 1;                              // correct pause length
 80095b0:	4b7c      	ldr	r3, [pc, #496]	; (80097a4 <irmp_ISR+0x4dc>)
 80095b2:	220a      	movs	r2, #10
 80095b4:	701a      	strb	r2, [r3, #0]
 80095b6:	e051      	b.n	800965c <irmp_ISR+0x394>
                            got_light = TRUE;                                   // this is a lie, but generates a stop bit ;-)
                            irmp_param.stop_bit = TRUE;                         // set flag
                        }
                        else
#endif // IRMP_SUPPORT_MANCHESTER == 1
                        if (irmp_pause_time > IRMP_TIMEOUT_LEN)                 // timeout?
 80095b8:	4b7a      	ldr	r3, [pc, #488]	; (80097a4 <irmp_ISR+0x4dc>)
 80095ba:	781b      	ldrb	r3, [r3, #0]
 80095bc:	2be9      	cmp	r3, #233	; 0xe9
 80095be:	d94d      	bls.n	800965c <irmp_ISR+0x394>
                        {                                                       // yes...
                            if (irmp_bit == irmp_param.complete_len - 1 && irmp_param.stop_bit == 0)
 80095c0:	4b79      	ldr	r3, [pc, #484]	; (80097a8 <irmp_ISR+0x4e0>)
 80095c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80095c4:	1e5a      	subs	r2, r3, #1
 80095c6:	4b79      	ldr	r3, [pc, #484]	; (80097ac <irmp_ISR+0x4e4>)
 80095c8:	681b      	ldr	r3, [r3, #0]
 80095ca:	429a      	cmp	r2, r3
 80095cc:	d109      	bne.n	80095e2 <irmp_ISR+0x31a>
 80095ce:	4b76      	ldr	r3, [pc, #472]	; (80097a8 <irmp_ISR+0x4e0>)
 80095d0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d105      	bne.n	80095e2 <irmp_ISR+0x31a>
                            {
                                irmp_bit++;
 80095d6:	4b75      	ldr	r3, [pc, #468]	; (80097ac <irmp_ISR+0x4e4>)
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	3301      	adds	r3, #1
 80095dc:	4a73      	ldr	r2, [pc, #460]	; (80097ac <irmp_ISR+0x4e4>)
 80095de:	6013      	str	r3, [r2, #0]
 80095e0:	e03c      	b.n	800965c <irmp_ISR+0x394>
                            }
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                            else if ((irmp_param.protocol == IRMP_NEC_PROTOCOL || irmp_param.protocol == IRMP_NEC42_PROTOCOL) && irmp_bit == 0)
 80095e2:	4b71      	ldr	r3, [pc, #452]	; (80097a8 <irmp_ISR+0x4e0>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	2b02      	cmp	r3, #2
 80095e8:	d003      	beq.n	80095f2 <irmp_ISR+0x32a>
 80095ea:	4b6f      	ldr	r3, [pc, #444]	; (80097a8 <irmp_ISR+0x4e0>)
 80095ec:	681b      	ldr	r3, [r3, #0]
 80095ee:	2b1c      	cmp	r3, #28
 80095f0:	d128      	bne.n	8009644 <irmp_ISR+0x37c>
 80095f2:	4b6e      	ldr	r3, [pc, #440]	; (80097ac <irmp_ISR+0x4e4>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d124      	bne.n	8009644 <irmp_ISR+0x37c>
                            {                                                               // it was a non-standard repetition frame
#ifdef ANALYZE                                                                              // with 4500us pause instead of 2250us
                                ANALYZE_PRINTF ("Detected non-standard repetition frame, switching to NEC repetition\n");
#endif // ANALYZE
                                if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
 80095fa:	4b6e      	ldr	r3, [pc, #440]	; (80097b4 <irmp_ISR+0x4ec>)
 80095fc:	681b      	ldr	r3, [r3, #0]
 80095fe:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8009602:	d21b      	bcs.n	800963c <irmp_ISR+0x374>
                                {
                                    irmp_param.stop_bit     = TRUE;                         // set flag
 8009604:	4b68      	ldr	r3, [pc, #416]	; (80097a8 <irmp_ISR+0x4e0>)
 8009606:	2201      	movs	r2, #1
 8009608:	639a      	str	r2, [r3, #56]	; 0x38
                                    irmp_param.protocol     = IRMP_NEC_PROTOCOL;            // switch protocol
 800960a:	4b67      	ldr	r3, [pc, #412]	; (80097a8 <irmp_ISR+0x4e0>)
 800960c:	2202      	movs	r2, #2
 800960e:	601a      	str	r2, [r3, #0]
                                    irmp_param.complete_len = irmp_bit;                     // patch length: 16 or 17
 8009610:	4b66      	ldr	r3, [pc, #408]	; (80097ac <irmp_ISR+0x4e4>)
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	4a64      	ldr	r2, [pc, #400]	; (80097a8 <irmp_ISR+0x4e0>)
 8009616:	6353      	str	r3, [r2, #52]	; 0x34
                                    irmp_tmp_address = last_irmp_address;                   // address is last address
 8009618:	4b67      	ldr	r3, [pc, #412]	; (80097b8 <irmp_ISR+0x4f0>)
 800961a:	681b      	ldr	r3, [r3, #0]
 800961c:	4a64      	ldr	r2, [pc, #400]	; (80097b0 <irmp_ISR+0x4e8>)
 800961e:	6013      	str	r3, [r2, #0]
                                    irmp_tmp_command = last_irmp_command;                   // command is last command
 8009620:	4b66      	ldr	r3, [pc, #408]	; (80097bc <irmp_ISR+0x4f4>)
 8009622:	681b      	ldr	r3, [r3, #0]
 8009624:	4a66      	ldr	r2, [pc, #408]	; (80097c0 <irmp_ISR+0x4f8>)
 8009626:	6013      	str	r3, [r2, #0]
                                    irmp_flags |= IRMP_FLAG_REPETITION;
 8009628:	4b66      	ldr	r3, [pc, #408]	; (80097c4 <irmp_ISR+0x4fc>)
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	f043 0301 	orr.w	r3, r3, #1
 8009630:	4a64      	ldr	r2, [pc, #400]	; (80097c4 <irmp_ISR+0x4fc>)
 8009632:	6013      	str	r3, [r2, #0]
                                    key_repetition_len = 0;
 8009634:	4b5f      	ldr	r3, [pc, #380]	; (80097b4 <irmp_ISR+0x4ec>)
 8009636:	2200      	movs	r2, #0
 8009638:	601a      	str	r2, [r3, #0]
                                if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
 800963a:	e00f      	b.n	800965c <irmp_ISR+0x394>
                                {
#ifdef ANALYZE
                                    ANALYZE_PRINTF ("ignoring NEC repetition frame: timeout occured, key_repetition_len = %d > %d\n",
                                                    key_repetition_len, NEC_FRAME_REPEAT_PAUSE_LEN_MAX);
#endif // ANALYZE
                                    irmp_ir_detected = FALSE;
 800963c:	4b62      	ldr	r3, [pc, #392]	; (80097c8 <irmp_ISR+0x500>)
 800963e:	2200      	movs	r2, #0
 8009640:	601a      	str	r2, [r3, #0]
                                if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
 8009642:	e00b      	b.n	800965c <irmp_ISR+0x394>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 2: pause %d after data bit %d too long\n", irmp_pause_time, irmp_bit);
                                ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                                irmp_start_bit_detected = 0;                    // wait for another start bit...
 8009644:	4b61      	ldr	r3, [pc, #388]	; (80097cc <irmp_ISR+0x504>)
 8009646:	2200      	movs	r2, #0
 8009648:	601a      	str	r2, [r3, #0]
                                irmp_pulse_time         = 0;
 800964a:	4b61      	ldr	r3, [pc, #388]	; (80097d0 <irmp_ISR+0x508>)
 800964c:	2200      	movs	r2, #0
 800964e:	601a      	str	r2, [r3, #0]
                                irmp_pause_time         = 0;
 8009650:	4b54      	ldr	r3, [pc, #336]	; (80097a4 <irmp_ISR+0x4dc>)
 8009652:	2200      	movs	r2, #0
 8009654:	701a      	strb	r2, [r3, #0]
 8009656:	e001      	b.n	800965c <irmp_ISR+0x394>
                        }
                    }
                }
                else
                {                                                               // got light now!
                    got_light = TRUE;
 8009658:	2301      	movs	r3, #1
 800965a:	60bb      	str	r3, [r7, #8]
                }

                if (got_light)
 800965c:	68bb      	ldr	r3, [r7, #8]
 800965e:	2b00      	cmp	r3, #0
 8009660:	f000 80c9 	beq.w	80097f6 <irmp_ISR+0x52e>
                    }
                    else
#endif // IRMP_SUPPORT_SERIAL == 1

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                    if (irmp_param.protocol == IRMP_SAMSUNG_PROTOCOL && irmp_bit == 16)       // Samsung: 16th bit
 8009664:	4b50      	ldr	r3, [pc, #320]	; (80097a8 <irmp_ISR+0x4e0>)
 8009666:	681b      	ldr	r3, [r3, #0]
 8009668:	2b03      	cmp	r3, #3
 800966a:	d14e      	bne.n	800970a <irmp_ISR+0x442>
 800966c:	4b4f      	ldr	r3, [pc, #316]	; (80097ac <irmp_ISR+0x4e4>)
 800966e:	681b      	ldr	r3, [r3, #0]
 8009670:	2b10      	cmp	r3, #16
 8009672:	d14a      	bne.n	800970a <irmp_ISR+0x442>
                    {
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
 8009674:	4b56      	ldr	r3, [pc, #344]	; (80097d0 <irmp_ISR+0x508>)
 8009676:	681b      	ldr	r3, [r3, #0]
 8009678:	2b04      	cmp	r3, #4
 800967a:	d914      	bls.n	80096a6 <irmp_ISR+0x3de>
 800967c:	4b54      	ldr	r3, [pc, #336]	; (80097d0 <irmp_ISR+0x508>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	2b0c      	cmp	r3, #12
 8009682:	d810      	bhi.n	80096a6 <irmp_ISR+0x3de>
                            irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
 8009684:	4b47      	ldr	r3, [pc, #284]	; (80097a4 <irmp_ISR+0x4dc>)
 8009686:	781b      	ldrb	r3, [r3, #0]
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
 8009688:	2b3b      	cmp	r3, #59	; 0x3b
 800968a:	d90c      	bls.n	80096a6 <irmp_ISR+0x3de>
                            irmp_pause_time >= SAMSUNG_START_BIT_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_START_BIT_PAUSE_LEN_MAX)
 800968c:	4b45      	ldr	r3, [pc, #276]	; (80097a4 <irmp_ISR+0x4dc>)
 800968e:	781b      	ldrb	r3, [r3, #0]
 8009690:	2b4b      	cmp	r3, #75	; 0x4b
 8009692:	d808      	bhi.n	80096a6 <irmp_ISR+0x3de>
                        {
#ifdef ANALYZE
                            ANALYZE_PRINTF ("SYNC\n");
#endif // ANALYZE
                            wait_for_space = 0;
 8009694:	4b4f      	ldr	r3, [pc, #316]	; (80097d4 <irmp_ISR+0x50c>)
 8009696:	2200      	movs	r2, #0
 8009698:	601a      	str	r2, [r3, #0]
                            irmp_bit++;
 800969a:	4b44      	ldr	r3, [pc, #272]	; (80097ac <irmp_ISR+0x4e4>)
 800969c:	681b      	ldr	r3, [r3, #0]
 800969e:	3301      	adds	r3, #1
 80096a0:	4a42      	ldr	r2, [pc, #264]	; (80097ac <irmp_ISR+0x4e4>)
 80096a2:	6013      	str	r3, [r2, #0]
 80096a4:	e030      	b.n	8009708 <irmp_ISR+0x440>
                        }
                        else  if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX)
 80096a6:	4b4a      	ldr	r3, [pc, #296]	; (80097d0 <irmp_ISR+0x508>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	2b04      	cmp	r3, #4
 80096ac:	d925      	bls.n	80096fa <irmp_ISR+0x432>
 80096ae:	4b48      	ldr	r3, [pc, #288]	; (80097d0 <irmp_ISR+0x508>)
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	2b0c      	cmp	r3, #12
 80096b4:	d821      	bhi.n	80096fa <irmp_ISR+0x432>
                            irmp_param.complete_len     = SAMSUNG48_COMPLETE_DATA_LEN;
#else
#ifdef ANALYZE
                            ANALYZE_PRINTF ("Switching to SAMSUNG32 protocol ");
#endif // ANALYZE
                            irmp_param.protocol         = IRMP_SAMSUNG32_PROTOCOL;
 80096b6:	4b3c      	ldr	r3, [pc, #240]	; (80097a8 <irmp_ISR+0x4e0>)
 80096b8:	220a      	movs	r2, #10
 80096ba:	601a      	str	r2, [r3, #0]
                            irmp_param.command_offset   = SAMSUNG32_COMMAND_OFFSET;
 80096bc:	4b3a      	ldr	r3, [pc, #232]	; (80097a8 <irmp_ISR+0x4e0>)
 80096be:	2210      	movs	r2, #16
 80096c0:	62da      	str	r2, [r3, #44]	; 0x2c
                            irmp_param.command_end      = SAMSUNG32_COMMAND_OFFSET + SAMSUNG32_COMMAND_LEN;
 80096c2:	4b39      	ldr	r3, [pc, #228]	; (80097a8 <irmp_ISR+0x4e0>)
 80096c4:	2220      	movs	r2, #32
 80096c6:	631a      	str	r2, [r3, #48]	; 0x30
                            irmp_param.complete_len     = SAMSUNG32_COMPLETE_DATA_LEN;
 80096c8:	4b37      	ldr	r3, [pc, #220]	; (80097a8 <irmp_ISR+0x4e0>)
 80096ca:	2220      	movs	r2, #32
 80096cc:	635a      	str	r2, [r3, #52]	; 0x34
#endif
                            if (irmp_pause_time >= SAMSUNG_1_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_1_PAUSE_LEN_MAX)
 80096ce:	4b35      	ldr	r3, [pc, #212]	; (80097a4 <irmp_ISR+0x4dc>)
 80096d0:	781b      	ldrb	r3, [r3, #0]
 80096d2:	2b0e      	cmp	r3, #14
 80096d4:	d90a      	bls.n	80096ec <irmp_ISR+0x424>
 80096d6:	4b33      	ldr	r3, [pc, #204]	; (80097a4 <irmp_ISR+0x4dc>)
 80096d8:	781b      	ldrb	r3, [r3, #0]
 80096da:	2b1e      	cmp	r3, #30
 80096dc:	d806      	bhi.n	80096ec <irmp_ISR+0x424>
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ('1');
                                ANALYZE_NEWLINE ();
#endif // ANALYZE
                                irmp_store_bit (1);
 80096de:	2001      	movs	r0, #1
 80096e0:	f7ff fd14 	bl	800910c <irmp_store_bit>
                                wait_for_space = 0;
 80096e4:	4b3b      	ldr	r3, [pc, #236]	; (80097d4 <irmp_ISR+0x50c>)
 80096e6:	2200      	movs	r2, #0
 80096e8:	601a      	str	r2, [r3, #0]
                            if (irmp_pause_time >= SAMSUNG_1_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_1_PAUSE_LEN_MAX)
 80096ea:	e00d      	b.n	8009708 <irmp_ISR+0x440>
                            {
#ifdef ANALYZE
                                ANALYZE_PUTCHAR ('0');
                                ANALYZE_NEWLINE ();
#endif // ANALYZE
                                irmp_store_bit (0);
 80096ec:	2000      	movs	r0, #0
 80096ee:	f7ff fd0d 	bl	800910c <irmp_store_bit>
                                wait_for_space = 0;
 80096f2:	4b38      	ldr	r3, [pc, #224]	; (80097d4 <irmp_ISR+0x50c>)
 80096f4:	2200      	movs	r2, #0
 80096f6:	601a      	str	r2, [r3, #0]
                            if (irmp_pause_time >= SAMSUNG_1_PAUSE_LEN_MIN && irmp_pause_time <= SAMSUNG_1_PAUSE_LEN_MAX)
 80096f8:	e006      	b.n	8009708 <irmp_ISR+0x440>
                        {                                                           // timing incorrect!
#ifdef ANALYZE
                            ANALYZE_PRINTF ("error 3 Samsung: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                            ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                            irmp_start_bit_detected = 0;                            // reset flags and wait for next start bit
 80096fa:	4b34      	ldr	r3, [pc, #208]	; (80097cc <irmp_ISR+0x504>)
 80096fc:	2200      	movs	r2, #0
 80096fe:	601a      	str	r2, [r3, #0]
                            irmp_pause_time         = 0;
 8009700:	4b28      	ldr	r3, [pc, #160]	; (80097a4 <irmp_ISR+0x4dc>)
 8009702:	2200      	movs	r2, #0
 8009704:	701a      	strb	r2, [r3, #0]
                        if (irmp_pulse_time >= SAMSUNG_PULSE_LEN_MIN && irmp_pulse_time <= SAMSUNG_PULSE_LEN_MAX &&
 8009706:	e048      	b.n	800979a <irmp_ISR+0x4d2>
 8009708:	e047      	b.n	800979a <irmp_ISR+0x4d2>
                        wait_for_space = 0;
                    }
                    else
#endif

                    if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max &&
 800970a:	4b27      	ldr	r3, [pc, #156]	; (80097a8 <irmp_ISR+0x4e0>)
 800970c:	685a      	ldr	r2, [r3, #4]
 800970e:	4b30      	ldr	r3, [pc, #192]	; (80097d0 <irmp_ISR+0x508>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	429a      	cmp	r2, r3
 8009714:	d81a      	bhi.n	800974c <irmp_ISR+0x484>
 8009716:	4b24      	ldr	r3, [pc, #144]	; (80097a8 <irmp_ISR+0x4e0>)
 8009718:	689a      	ldr	r2, [r3, #8]
 800971a:	4b2d      	ldr	r3, [pc, #180]	; (80097d0 <irmp_ISR+0x508>)
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	429a      	cmp	r2, r3
 8009720:	d314      	bcc.n	800974c <irmp_ISR+0x484>
                        irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
 8009722:	4b20      	ldr	r3, [pc, #128]	; (80097a4 <irmp_ISR+0x4dc>)
 8009724:	781b      	ldrb	r3, [r3, #0]
 8009726:	461a      	mov	r2, r3
 8009728:	4b1f      	ldr	r3, [pc, #124]	; (80097a8 <irmp_ISR+0x4e0>)
 800972a:	68db      	ldr	r3, [r3, #12]
                    if (irmp_pulse_time >= irmp_param.pulse_1_len_min && irmp_pulse_time <= irmp_param.pulse_1_len_max &&
 800972c:	429a      	cmp	r2, r3
 800972e:	d30d      	bcc.n	800974c <irmp_ISR+0x484>
                        irmp_pause_time >= irmp_param.pause_1_len_min && irmp_pause_time <= irmp_param.pause_1_len_max)
 8009730:	4b1c      	ldr	r3, [pc, #112]	; (80097a4 <irmp_ISR+0x4dc>)
 8009732:	781b      	ldrb	r3, [r3, #0]
 8009734:	461a      	mov	r2, r3
 8009736:	4b1c      	ldr	r3, [pc, #112]	; (80097a8 <irmp_ISR+0x4e0>)
 8009738:	691b      	ldr	r3, [r3, #16]
 800973a:	429a      	cmp	r2, r3
 800973c:	d806      	bhi.n	800974c <irmp_ISR+0x484>
                    {                                                               // pulse & pause timings correct for "1"?
#ifdef ANALYZE
                        ANALYZE_PUTCHAR ('1');
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (1);
 800973e:	2001      	movs	r0, #1
 8009740:	f7ff fce4 	bl	800910c <irmp_store_bit>
                        wait_for_space = 0;
 8009744:	4b23      	ldr	r3, [pc, #140]	; (80097d4 <irmp_ISR+0x50c>)
 8009746:	2200      	movs	r2, #0
 8009748:	601a      	str	r2, [r3, #0]
 800974a:	e026      	b.n	800979a <irmp_ISR+0x4d2>
                    }
                    else if (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max &&
 800974c:	4b16      	ldr	r3, [pc, #88]	; (80097a8 <irmp_ISR+0x4e0>)
 800974e:	695a      	ldr	r2, [r3, #20]
 8009750:	4b1f      	ldr	r3, [pc, #124]	; (80097d0 <irmp_ISR+0x508>)
 8009752:	681b      	ldr	r3, [r3, #0]
 8009754:	429a      	cmp	r2, r3
 8009756:	d81a      	bhi.n	800978e <irmp_ISR+0x4c6>
 8009758:	4b13      	ldr	r3, [pc, #76]	; (80097a8 <irmp_ISR+0x4e0>)
 800975a:	699a      	ldr	r2, [r3, #24]
 800975c:	4b1c      	ldr	r3, [pc, #112]	; (80097d0 <irmp_ISR+0x508>)
 800975e:	681b      	ldr	r3, [r3, #0]
 8009760:	429a      	cmp	r2, r3
 8009762:	d314      	bcc.n	800978e <irmp_ISR+0x4c6>
                             irmp_pause_time >= irmp_param.pause_0_len_min && irmp_pause_time <= irmp_param.pause_0_len_max)
 8009764:	4b0f      	ldr	r3, [pc, #60]	; (80097a4 <irmp_ISR+0x4dc>)
 8009766:	781b      	ldrb	r3, [r3, #0]
 8009768:	461a      	mov	r2, r3
 800976a:	4b0f      	ldr	r3, [pc, #60]	; (80097a8 <irmp_ISR+0x4e0>)
 800976c:	69db      	ldr	r3, [r3, #28]
                    else if (irmp_pulse_time >= irmp_param.pulse_0_len_min && irmp_pulse_time <= irmp_param.pulse_0_len_max &&
 800976e:	429a      	cmp	r2, r3
 8009770:	d30d      	bcc.n	800978e <irmp_ISR+0x4c6>
                             irmp_pause_time >= irmp_param.pause_0_len_min && irmp_pause_time <= irmp_param.pause_0_len_max)
 8009772:	4b0c      	ldr	r3, [pc, #48]	; (80097a4 <irmp_ISR+0x4dc>)
 8009774:	781b      	ldrb	r3, [r3, #0]
 8009776:	461a      	mov	r2, r3
 8009778:	4b0b      	ldr	r3, [pc, #44]	; (80097a8 <irmp_ISR+0x4e0>)
 800977a:	6a1b      	ldr	r3, [r3, #32]
 800977c:	429a      	cmp	r2, r3
 800977e:	d806      	bhi.n	800978e <irmp_ISR+0x4c6>
                    {                                                               // pulse & pause timings correct for "0"?
#ifdef ANALYZE
                        ANALYZE_PUTCHAR ('0');
                        ANALYZE_NEWLINE ();
#endif // ANALYZE
                        irmp_store_bit (0);
 8009780:	2000      	movs	r0, #0
 8009782:	f7ff fcc3 	bl	800910c <irmp_store_bit>
                        wait_for_space = 0;
 8009786:	4b13      	ldr	r3, [pc, #76]	; (80097d4 <irmp_ISR+0x50c>)
 8009788:	2200      	movs	r2, #0
 800978a:	601a      	str	r2, [r3, #0]
 800978c:	e005      	b.n	800979a <irmp_ISR+0x4d2>
                    {                                                               // timing incorrect!
#ifdef ANALYZE
                        ANALYZE_PRINTF ("error 3: timing not correct: data bit %d,  pulse: %d, pause: %d\n", irmp_bit, irmp_pulse_time, irmp_pause_time);
                        ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                        irmp_start_bit_detected = 0;                                // reset flags and wait for next start bit
 800978e:	4b0f      	ldr	r3, [pc, #60]	; (80097cc <irmp_ISR+0x504>)
 8009790:	2200      	movs	r2, #0
 8009792:	601a      	str	r2, [r3, #0]
                        irmp_pause_time         = 0;
 8009794:	4b03      	ldr	r3, [pc, #12]	; (80097a4 <irmp_ISR+0x4dc>)
 8009796:	2200      	movs	r2, #0
 8009798:	701a      	strb	r2, [r3, #0]
                    }

                    irmp_pulse_time = 1;                                            // set counter to 1, not 0
 800979a:	4b0d      	ldr	r3, [pc, #52]	; (80097d0 <irmp_ISR+0x508>)
 800979c:	2201      	movs	r2, #1
 800979e:	601a      	str	r2, [r3, #0]
 80097a0:	e029      	b.n	80097f6 <irmp_ISR+0x52e>
 80097a2:	bf00      	nop
 80097a4:	2000095c 	.word	0x2000095c
 80097a8:	200008d8 	.word	0x200008d8
 80097ac:	200008d4 	.word	0x200008d4
 80097b0:	20000934 	.word	0x20000934
 80097b4:	20000960 	.word	0x20000960
 80097b8:	2000020c 	.word	0x2000020c
 80097bc:	20000210 	.word	0x20000210
 80097c0:	20000938 	.word	0x20000938
 80097c4:	20000930 	.word	0x20000930
 80097c8:	2000091c 	.word	0x2000091c
 80097cc:	2000094c 	.word	0x2000094c
 80097d0:	20000950 	.word	0x20000950
 80097d4:	20000958 	.word	0x20000958
                }
            }
            else
            {                                                                       // counting the pulse length ...
                if (! irmp_input)                                                   // still light?
 80097d8:	687b      	ldr	r3, [r7, #4]
 80097da:	2b00      	cmp	r3, #0
 80097dc:	d105      	bne.n	80097ea <irmp_ISR+0x522>
                {                                                                   // yes...
                    irmp_pulse_time++;                                              // increment counter
 80097de:	4b7a      	ldr	r3, [pc, #488]	; (80099c8 <irmp_ISR+0x700>)
 80097e0:	681b      	ldr	r3, [r3, #0]
 80097e2:	3301      	adds	r3, #1
 80097e4:	4a78      	ldr	r2, [pc, #480]	; (80099c8 <irmp_ISR+0x700>)
 80097e6:	6013      	str	r3, [r2, #0]
 80097e8:	e005      	b.n	80097f6 <irmp_ISR+0x52e>
                }
                else
                {                                                                   // now it's dark!
                    wait_for_space  = 1;                                            // let's count the time (see above)
 80097ea:	4b78      	ldr	r3, [pc, #480]	; (80099cc <irmp_ISR+0x704>)
 80097ec:	2201      	movs	r2, #1
 80097ee:	601a      	str	r2, [r3, #0]
                    irmp_pause_time = 1;                                            // set pause counter to 1, not 0
 80097f0:	4b77      	ldr	r3, [pc, #476]	; (80099d0 <irmp_ISR+0x708>)
 80097f2:	2201      	movs	r2, #1
 80097f4:	701a      	strb	r2, [r3, #0]
                    }
#endif
                }
            }

            if (irmp_start_bit_detected && irmp_bit == irmp_param.complete_len && irmp_param.stop_bit == 0)    // enough bits received?
 80097f6:	4b77      	ldr	r3, [pc, #476]	; (80099d4 <irmp_ISR+0x70c>)
 80097f8:	681b      	ldr	r3, [r3, #0]
 80097fa:	2b00      	cmp	r3, #0
 80097fc:	f000 80dd 	beq.w	80099ba <irmp_ISR+0x6f2>
 8009800:	4b75      	ldr	r3, [pc, #468]	; (80099d8 <irmp_ISR+0x710>)
 8009802:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009804:	4b75      	ldr	r3, [pc, #468]	; (80099dc <irmp_ISR+0x714>)
 8009806:	681b      	ldr	r3, [r3, #0]
 8009808:	429a      	cmp	r2, r3
 800980a:	f040 80d6 	bne.w	80099ba <irmp_ISR+0x6f2>
 800980e:	4b72      	ldr	r3, [pc, #456]	; (80099d8 <irmp_ISR+0x710>)
 8009810:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009812:	2b00      	cmp	r3, #0
 8009814:	f040 80d1 	bne.w	80099ba <irmp_ISR+0x6f2>
            {
                if (last_irmp_command == irmp_tmp_command && key_repetition_len < AUTO_FRAME_REPETITION_LEN)
 8009818:	4b71      	ldr	r3, [pc, #452]	; (80099e0 <irmp_ISR+0x718>)
 800981a:	681a      	ldr	r2, [r3, #0]
 800981c:	4b71      	ldr	r3, [pc, #452]	; (80099e4 <irmp_ISR+0x71c>)
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	429a      	cmp	r2, r3
 8009822:	d10a      	bne.n	800983a <irmp_ISR+0x572>
 8009824:	4b70      	ldr	r3, [pc, #448]	; (80099e8 <irmp_ISR+0x720>)
 8009826:	681b      	ldr	r3, [r3, #0]
 8009828:	f5b3 6f96 	cmp.w	r3, #1200	; 0x4b0
 800982c:	d205      	bcs.n	800983a <irmp_ISR+0x572>
                {
                    repetition_frame_number++;
 800982e:	4b6f      	ldr	r3, [pc, #444]	; (80099ec <irmp_ISR+0x724>)
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3301      	adds	r3, #1
 8009834:	4a6d      	ldr	r2, [pc, #436]	; (80099ec <irmp_ISR+0x724>)
 8009836:	6013      	str	r3, [r2, #0]
 8009838:	e002      	b.n	8009840 <irmp_ISR+0x578>
                }
                else
                {
                    repetition_frame_number = 0;
 800983a:	4b6c      	ldr	r3, [pc, #432]	; (80099ec <irmp_ISR+0x724>)
 800983c:	2200      	movs	r2, #0
 800983e:	601a      	str	r2, [r3, #0]
                }

#if IRMP_SUPPORT_SIRCS_PROTOCOL == 1
                // if SIRCS protocol and the code will be repeated within 50 ms, we will ignore 2nd and 3rd repetition frame
                if (irmp_param.protocol == IRMP_SIRCS_PROTOCOL && (repetition_frame_number == 1 || repetition_frame_number == 2))
 8009840:	4b65      	ldr	r3, [pc, #404]	; (80099d8 <irmp_ISR+0x710>)
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d10b      	bne.n	8009860 <irmp_ISR+0x598>
 8009848:	4b68      	ldr	r3, [pc, #416]	; (80099ec <irmp_ISR+0x724>)
 800984a:	681b      	ldr	r3, [r3, #0]
 800984c:	2b01      	cmp	r3, #1
 800984e:	d003      	beq.n	8009858 <irmp_ISR+0x590>
 8009850:	4b66      	ldr	r3, [pc, #408]	; (80099ec <irmp_ISR+0x724>)
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	2b02      	cmp	r3, #2
 8009856:	d103      	bne.n	8009860 <irmp_ISR+0x598>
                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("code skipped: SIRCS auto repetition frame #%d, counter = %d, auto repetition len = %d\n",
                                    repetition_frame_number + 1, key_repetition_len, AUTO_FRAME_REPETITION_LEN);
#endif // ANALYZE
                    key_repetition_len = 0;
 8009858:	4b63      	ldr	r3, [pc, #396]	; (80099e8 <irmp_ISR+0x720>)
 800985a:	2200      	movs	r2, #0
 800985c:	601a      	str	r2, [r3, #0]
 800985e:	e079      	b.n	8009954 <irmp_ISR+0x68c>

                {
#ifdef ANALYZE
                    ANALYZE_PRINTF ("%8.3fms code detected, length = %d\n", (double) (time_counter * 1000) / F_INTERRUPTS, irmp_bit);
#endif // ANALYZE
                    irmp_ir_detected = TRUE;
 8009860:	4b63      	ldr	r3, [pc, #396]	; (80099f0 <irmp_ISR+0x728>)
 8009862:	2201      	movs	r2, #1
 8009864:	601a      	str	r2, [r3, #0]
                    }
                    else
#endif // IRMP_SUPPORT_NOKIA_PROTOCOL
                    {
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_NEC_PROTOCOL && irmp_bit == 0)  // repetition frame
 8009866:	4b5c      	ldr	r3, [pc, #368]	; (80099d8 <irmp_ISR+0x710>)
 8009868:	681b      	ldr	r3, [r3, #0]
 800986a:	2b02      	cmp	r3, #2
 800986c:	d11d      	bne.n	80098aa <irmp_ISR+0x5e2>
 800986e:	4b5b      	ldr	r3, [pc, #364]	; (80099dc <irmp_ISR+0x714>)
 8009870:	681b      	ldr	r3, [r3, #0]
 8009872:	2b00      	cmp	r3, #0
 8009874:	d119      	bne.n	80098aa <irmp_ISR+0x5e2>
                        {
                            if (key_repetition_len < NEC_FRAME_REPEAT_PAUSE_LEN_MAX)
 8009876:	4b5c      	ldr	r3, [pc, #368]	; (80099e8 <irmp_ISR+0x720>)
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 800987e:	d211      	bcs.n	80098a4 <irmp_ISR+0x5dc>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("Detected NEC repetition frame, key_repetition_len = %d\n", key_repetition_len);
                                ANALYZE_ONLY_NORMAL_PRINTF("REPETETION FRAME                ");
#endif // ANALYZE
                                irmp_tmp_address = last_irmp_address;                   // address is last address
 8009880:	4b5c      	ldr	r3, [pc, #368]	; (80099f4 <irmp_ISR+0x72c>)
 8009882:	681b      	ldr	r3, [r3, #0]
 8009884:	4a5c      	ldr	r2, [pc, #368]	; (80099f8 <irmp_ISR+0x730>)
 8009886:	6013      	str	r3, [r2, #0]
                                irmp_tmp_command = last_irmp_command;                   // command is last command
 8009888:	4b55      	ldr	r3, [pc, #340]	; (80099e0 <irmp_ISR+0x718>)
 800988a:	681b      	ldr	r3, [r3, #0]
 800988c:	4a55      	ldr	r2, [pc, #340]	; (80099e4 <irmp_ISR+0x71c>)
 800988e:	6013      	str	r3, [r2, #0]
                                irmp_flags |= IRMP_FLAG_REPETITION;
 8009890:	4b5a      	ldr	r3, [pc, #360]	; (80099fc <irmp_ISR+0x734>)
 8009892:	681b      	ldr	r3, [r3, #0]
 8009894:	f043 0301 	orr.w	r3, r3, #1
 8009898:	4a58      	ldr	r2, [pc, #352]	; (80099fc <irmp_ISR+0x734>)
 800989a:	6013      	str	r3, [r2, #0]
                                key_repetition_len = 0;
 800989c:	4b52      	ldr	r3, [pc, #328]	; (80099e8 <irmp_ISR+0x720>)
 800989e:	2200      	movs	r2, #0
 80098a0:	601a      	str	r2, [r3, #0]
 80098a2:	e002      	b.n	80098aa <irmp_ISR+0x5e2>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("Detected NEC repetition frame, ignoring it: timeout occured, key_repetition_len = %d > %d\n",
                                                key_repetition_len, NEC_FRAME_REPEAT_PAUSE_LEN_MAX);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
 80098a4:	4b52      	ldr	r3, [pc, #328]	; (80099f0 <irmp_ISR+0x728>)
 80098a6:	2200      	movs	r2, #0
 80098a8:	601a      	str	r2, [r3, #0]
                            }
                        }
#endif // IRMP_SUPPORT_NEC_PROTOCOL

#if IRMP_SUPPORT_KASEIKYO_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_KASEIKYO_PROTOCOL)
 80098aa:	4b4b      	ldr	r3, [pc, #300]	; (80099d8 <irmp_ISR+0x710>)
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	2b05      	cmp	r3, #5
 80098b0:	d138      	bne.n	8009924 <irmp_ISR+0x65c>
                        {
                            uint_fast8_t xor_value;

                            xor_value = (xor_check[0] & 0x0F) ^ ((xor_check[0] & 0xF0) >> 4) ^ (xor_check[1] & 0x0F) ^ ((xor_check[1] & 0xF0) >> 4);
 80098b2:	4b53      	ldr	r3, [pc, #332]	; (8009a00 <irmp_ISR+0x738>)
 80098b4:	781b      	ldrb	r3, [r3, #0]
 80098b6:	f003 030f 	and.w	r3, r3, #15
 80098ba:	4a51      	ldr	r2, [pc, #324]	; (8009a00 <irmp_ISR+0x738>)
 80098bc:	7812      	ldrb	r2, [r2, #0]
 80098be:	0912      	lsrs	r2, r2, #4
 80098c0:	b2d2      	uxtb	r2, r2
 80098c2:	405a      	eors	r2, r3
 80098c4:	4b4e      	ldr	r3, [pc, #312]	; (8009a00 <irmp_ISR+0x738>)
 80098c6:	785b      	ldrb	r3, [r3, #1]
 80098c8:	f003 030f 	and.w	r3, r3, #15
 80098cc:	4053      	eors	r3, r2
 80098ce:	4a4c      	ldr	r2, [pc, #304]	; (8009a00 <irmp_ISR+0x738>)
 80098d0:	7852      	ldrb	r2, [r2, #1]
 80098d2:	0912      	lsrs	r2, r2, #4
 80098d4:	b2d2      	uxtb	r2, r2
 80098d6:	4053      	eors	r3, r2
 80098d8:	603b      	str	r3, [r7, #0]

                            if (xor_value != (xor_check[2] & 0x0F))
 80098da:	4b49      	ldr	r3, [pc, #292]	; (8009a00 <irmp_ISR+0x738>)
 80098dc:	789b      	ldrb	r3, [r3, #2]
 80098de:	f003 030f 	and.w	r3, r3, #15
 80098e2:	683a      	ldr	r2, [r7, #0]
 80098e4:	429a      	cmp	r2, r3
 80098e6:	d002      	beq.n	80098ee <irmp_ISR+0x626>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 4: wrong XOR check for customer id: 0x%1x 0x%1x\n", xor_value, xor_check[2] & 0x0F);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
 80098e8:	4b41      	ldr	r3, [pc, #260]	; (80099f0 <irmp_ISR+0x728>)
 80098ea:	2200      	movs	r2, #0
 80098ec:	601a      	str	r2, [r3, #0]
                            }

                            xor_value = xor_check[2] ^ xor_check[3] ^ xor_check[4];
 80098ee:	4b44      	ldr	r3, [pc, #272]	; (8009a00 <irmp_ISR+0x738>)
 80098f0:	789a      	ldrb	r2, [r3, #2]
 80098f2:	4b43      	ldr	r3, [pc, #268]	; (8009a00 <irmp_ISR+0x738>)
 80098f4:	78db      	ldrb	r3, [r3, #3]
 80098f6:	4053      	eors	r3, r2
 80098f8:	b2da      	uxtb	r2, r3
 80098fa:	4b41      	ldr	r3, [pc, #260]	; (8009a00 <irmp_ISR+0x738>)
 80098fc:	791b      	ldrb	r3, [r3, #4]
 80098fe:	4053      	eors	r3, r2
 8009900:	b2db      	uxtb	r3, r3
 8009902:	603b      	str	r3, [r7, #0]

                            if (xor_value != xor_check[5])
 8009904:	4b3e      	ldr	r3, [pc, #248]	; (8009a00 <irmp_ISR+0x738>)
 8009906:	795b      	ldrb	r3, [r3, #5]
 8009908:	461a      	mov	r2, r3
 800990a:	683b      	ldr	r3, [r7, #0]
 800990c:	4293      	cmp	r3, r2
 800990e:	d002      	beq.n	8009916 <irmp_ISR+0x64e>
                            {
#ifdef ANALYZE
                                ANALYZE_PRINTF ("error 5: wrong XOR check for data bits: 0x%02x 0x%02x\n", xor_value, xor_check[5]);
#endif // ANALYZE
                                irmp_ir_detected = FALSE;
 8009910:	4b37      	ldr	r3, [pc, #220]	; (80099f0 <irmp_ISR+0x728>)
 8009912:	2200      	movs	r2, #0
 8009914:	601a      	str	r2, [r3, #0]
                            }

                            irmp_flags |= genre2;       // write the genre2 bits into MSB of the flag byte
 8009916:	4b39      	ldr	r3, [pc, #228]	; (80099fc <irmp_ISR+0x734>)
 8009918:	681a      	ldr	r2, [r3, #0]
 800991a:	4b3a      	ldr	r3, [pc, #232]	; (8009a04 <irmp_ISR+0x73c>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4313      	orrs	r3, r2
 8009920:	4a36      	ldr	r2, [pc, #216]	; (80099fc <irmp_ISR+0x734>)
 8009922:	6013      	str	r3, [r2, #0]
                            irmp_protocol = IRMP_RC6A_PROTOCOL;
                        }
                        else
#endif // IRMP_SUPPORT_RC6_PROTOCOL == 1
                        {
                            irmp_protocol = irmp_param.protocol;
 8009924:	4b2c      	ldr	r3, [pc, #176]	; (80099d8 <irmp_ISR+0x710>)
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	4a37      	ldr	r2, [pc, #220]	; (8009a08 <irmp_ISR+0x740>)
 800992a:	6013      	str	r3, [r2, #0]
                            irmp_tmp_command |= (irmp_tmp_address << 2) & 0x0F00;   // 000000CCCCAAAAAA -> 0000CCCC00000000
                            irmp_tmp_address &= 0x003F;
                        }
#endif

                        irmp_address = irmp_tmp_address;                            // store address
 800992c:	4b32      	ldr	r3, [pc, #200]	; (80099f8 <irmp_ISR+0x730>)
 800992e:	681b      	ldr	r3, [r3, #0]
 8009930:	4a36      	ldr	r2, [pc, #216]	; (8009a0c <irmp_ISR+0x744>)
 8009932:	6013      	str	r3, [r2, #0]
#if IRMP_SUPPORT_NEC_PROTOCOL == 1
                        if (irmp_param.protocol == IRMP_NEC_PROTOCOL)
 8009934:	4b28      	ldr	r3, [pc, #160]	; (80099d8 <irmp_ISR+0x710>)
 8009936:	681b      	ldr	r3, [r3, #0]
 8009938:	2b02      	cmp	r3, #2
 800993a:	d103      	bne.n	8009944 <irmp_ISR+0x67c>
                        {
                            last_irmp_address = irmp_tmp_address;                   // store as last address, too
 800993c:	4b2e      	ldr	r3, [pc, #184]	; (80099f8 <irmp_ISR+0x730>)
 800993e:	681b      	ldr	r3, [r3, #0]
 8009940:	4a2c      	ldr	r2, [pc, #176]	; (80099f4 <irmp_ISR+0x72c>)
 8009942:	6013      	str	r3, [r2, #0]
                        if (irmp_param.protocol == IRMP_S100_PROTOCOL)
                        {
                            irmp_tmp_command |= rc5_cmd_bit6;                       // store bit 6
                        }
#endif
                        irmp_command = irmp_tmp_command;                            // store command
 8009944:	4b27      	ldr	r3, [pc, #156]	; (80099e4 <irmp_ISR+0x71c>)
 8009946:	681b      	ldr	r3, [r3, #0]
 8009948:	4a31      	ldr	r2, [pc, #196]	; (8009a10 <irmp_ISR+0x748>)
 800994a:	6013      	str	r3, [r2, #0]

#if IRMP_SUPPORT_SAMSUNG_PROTOCOL == 1
                        irmp_id = irmp_tmp_id;
 800994c:	4b31      	ldr	r3, [pc, #196]	; (8009a14 <irmp_ISR+0x74c>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a31      	ldr	r2, [pc, #196]	; (8009a18 <irmp_ISR+0x750>)
 8009952:	6013      	str	r3, [r2, #0]
#endif
                    }
                }

                if (irmp_ir_detected)
 8009954:	4b26      	ldr	r3, [pc, #152]	; (80099f0 <irmp_ISR+0x728>)
 8009956:	681b      	ldr	r3, [r3, #0]
 8009958:	2b00      	cmp	r3, #0
 800995a:	d022      	beq.n	80099a2 <irmp_ISR+0x6da>
                {
                    if (last_irmp_command == irmp_tmp_command &&
 800995c:	4b20      	ldr	r3, [pc, #128]	; (80099e0 <irmp_ISR+0x718>)
 800995e:	681a      	ldr	r2, [r3, #0]
 8009960:	4b20      	ldr	r3, [pc, #128]	; (80099e4 <irmp_ISR+0x71c>)
 8009962:	681b      	ldr	r3, [r3, #0]
 8009964:	429a      	cmp	r2, r3
 8009966:	d111      	bne.n	800998c <irmp_ISR+0x6c4>
                        last_irmp_address == irmp_tmp_address &&
 8009968:	4b22      	ldr	r3, [pc, #136]	; (80099f4 <irmp_ISR+0x72c>)
 800996a:	681a      	ldr	r2, [r3, #0]
 800996c:	4b22      	ldr	r3, [pc, #136]	; (80099f8 <irmp_ISR+0x730>)
 800996e:	681b      	ldr	r3, [r3, #0]
                    if (last_irmp_command == irmp_tmp_command &&
 8009970:	429a      	cmp	r2, r3
 8009972:	d10b      	bne.n	800998c <irmp_ISR+0x6c4>
                        key_repetition_len < IRMP_KEY_REPETITION_LEN)
 8009974:	4b1c      	ldr	r3, [pc, #112]	; (80099e8 <irmp_ISR+0x720>)
 8009976:	681b      	ldr	r3, [r3, #0]
                        last_irmp_address == irmp_tmp_address &&
 8009978:	f640 02c9 	movw	r2, #2249	; 0x8c9
 800997c:	4293      	cmp	r3, r2
 800997e:	d805      	bhi.n	800998c <irmp_ISR+0x6c4>
                    {
                        irmp_flags |= IRMP_FLAG_REPETITION;
 8009980:	4b1e      	ldr	r3, [pc, #120]	; (80099fc <irmp_ISR+0x734>)
 8009982:	681b      	ldr	r3, [r3, #0]
 8009984:	f043 0301 	orr.w	r3, r3, #1
 8009988:	4a1c      	ldr	r2, [pc, #112]	; (80099fc <irmp_ISR+0x734>)
 800998a:	6013      	str	r3, [r2, #0]
                    }

                    last_irmp_address = irmp_tmp_address;                           // store as last address, too
 800998c:	4b1a      	ldr	r3, [pc, #104]	; (80099f8 <irmp_ISR+0x730>)
 800998e:	681b      	ldr	r3, [r3, #0]
 8009990:	4a18      	ldr	r2, [pc, #96]	; (80099f4 <irmp_ISR+0x72c>)
 8009992:	6013      	str	r3, [r2, #0]
                    last_irmp_command = irmp_tmp_command;                           // store as last command, too
 8009994:	4b13      	ldr	r3, [pc, #76]	; (80099e4 <irmp_ISR+0x71c>)
 8009996:	681b      	ldr	r3, [r3, #0]
 8009998:	4a11      	ldr	r2, [pc, #68]	; (80099e0 <irmp_ISR+0x718>)
 800999a:	6013      	str	r3, [r2, #0]

                    key_repetition_len = 0;
 800999c:	4b12      	ldr	r3, [pc, #72]	; (80099e8 <irmp_ISR+0x720>)
 800999e:	2200      	movs	r2, #0
 80099a0:	601a      	str	r2, [r3, #0]
#ifdef ANALYZE
                    ANALYZE_ONLY_NORMAL_PUTCHAR ('\n');
#endif // ANALYZE
                }

                irmp_start_bit_detected = 0;                                        // and wait for next start bit
 80099a2:	4b0c      	ldr	r3, [pc, #48]	; (80099d4 <irmp_ISR+0x70c>)
 80099a4:	2200      	movs	r2, #0
 80099a6:	601a      	str	r2, [r3, #0]
                irmp_tmp_command        = 0;
 80099a8:	4b0e      	ldr	r3, [pc, #56]	; (80099e4 <irmp_ISR+0x71c>)
 80099aa:	2200      	movs	r2, #0
 80099ac:	601a      	str	r2, [r3, #0]
                irmp_pulse_time         = 0;
 80099ae:	4b06      	ldr	r3, [pc, #24]	; (80099c8 <irmp_ISR+0x700>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	601a      	str	r2, [r3, #0]
                irmp_pause_time         = 0;
 80099b4:	4b06      	ldr	r3, [pc, #24]	; (80099d0 <irmp_ISR+0x708>)
 80099b6:	2200      	movs	r2, #0
 80099b8:	701a      	strb	r2, [r3, #0]

        irmp_idle();
    }
#endif // IRMP_USE_IDLE_CALL

    return (irmp_ir_detected);
 80099ba:	4b0d      	ldr	r3, [pc, #52]	; (80099f0 <irmp_ISR+0x728>)
 80099bc:	681b      	ldr	r3, [r3, #0]
}
 80099be:	4618      	mov	r0, r3
 80099c0:	3710      	adds	r7, #16
 80099c2:	46bd      	mov	sp, r7
 80099c4:	bd80      	pop	{r7, pc}
 80099c6:	bf00      	nop
 80099c8:	20000950 	.word	0x20000950
 80099cc:	20000958 	.word	0x20000958
 80099d0:	2000095c 	.word	0x2000095c
 80099d4:	2000094c 	.word	0x2000094c
 80099d8:	200008d8 	.word	0x200008d8
 80099dc:	200008d4 	.word	0x200008d4
 80099e0:	20000210 	.word	0x20000210
 80099e4:	20000938 	.word	0x20000938
 80099e8:	20000960 	.word	0x20000960
 80099ec:	20000964 	.word	0x20000964
 80099f0:	2000091c 	.word	0x2000091c
 80099f4:	2000020c 	.word	0x2000020c
 80099f8:	20000934 	.word	0x20000934
 80099fc:	20000930 	.word	0x20000930
 8009a00:	20000940 	.word	0x20000940
 8009a04:	20000948 	.word	0x20000948
 8009a08:	20000920 	.word	0x20000920
 8009a0c:	20000924 	.word	0x20000924
 8009a10:	20000928 	.word	0x20000928
 8009a14:	2000093c 	.word	0x2000093c
 8009a18:	2000092c 	.word	0x2000092c

08009a1c <atoi>:
 8009a1c:	220a      	movs	r2, #10
 8009a1e:	2100      	movs	r1, #0
 8009a20:	f000 be00 	b.w	800a624 <strtol>

08009a24 <__errno>:
 8009a24:	4b01      	ldr	r3, [pc, #4]	; (8009a2c <__errno+0x8>)
 8009a26:	6818      	ldr	r0, [r3, #0]
 8009a28:	4770      	bx	lr
 8009a2a:	bf00      	nop
 8009a2c:	20000214 	.word	0x20000214

08009a30 <__libc_init_array>:
 8009a30:	b570      	push	{r4, r5, r6, lr}
 8009a32:	4e0d      	ldr	r6, [pc, #52]	; (8009a68 <__libc_init_array+0x38>)
 8009a34:	4c0d      	ldr	r4, [pc, #52]	; (8009a6c <__libc_init_array+0x3c>)
 8009a36:	1ba4      	subs	r4, r4, r6
 8009a38:	10a4      	asrs	r4, r4, #2
 8009a3a:	2500      	movs	r5, #0
 8009a3c:	42a5      	cmp	r5, r4
 8009a3e:	d109      	bne.n	8009a54 <__libc_init_array+0x24>
 8009a40:	4e0b      	ldr	r6, [pc, #44]	; (8009a70 <__libc_init_array+0x40>)
 8009a42:	4c0c      	ldr	r4, [pc, #48]	; (8009a74 <__libc_init_array+0x44>)
 8009a44:	f002 fe48 	bl	800c6d8 <_init>
 8009a48:	1ba4      	subs	r4, r4, r6
 8009a4a:	10a4      	asrs	r4, r4, #2
 8009a4c:	2500      	movs	r5, #0
 8009a4e:	42a5      	cmp	r5, r4
 8009a50:	d105      	bne.n	8009a5e <__libc_init_array+0x2e>
 8009a52:	bd70      	pop	{r4, r5, r6, pc}
 8009a54:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009a58:	4798      	blx	r3
 8009a5a:	3501      	adds	r5, #1
 8009a5c:	e7ee      	b.n	8009a3c <__libc_init_array+0xc>
 8009a5e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8009a62:	4798      	blx	r3
 8009a64:	3501      	adds	r5, #1
 8009a66:	e7f2      	b.n	8009a4e <__libc_init_array+0x1e>
 8009a68:	0800dbd0 	.word	0x0800dbd0
 8009a6c:	0800dbd0 	.word	0x0800dbd0
 8009a70:	0800dbd0 	.word	0x0800dbd0
 8009a74:	0800dbd4 	.word	0x0800dbd4

08009a78 <memcpy>:
 8009a78:	b510      	push	{r4, lr}
 8009a7a:	1e43      	subs	r3, r0, #1
 8009a7c:	440a      	add	r2, r1
 8009a7e:	4291      	cmp	r1, r2
 8009a80:	d100      	bne.n	8009a84 <memcpy+0xc>
 8009a82:	bd10      	pop	{r4, pc}
 8009a84:	f811 4b01 	ldrb.w	r4, [r1], #1
 8009a88:	f803 4f01 	strb.w	r4, [r3, #1]!
 8009a8c:	e7f7      	b.n	8009a7e <memcpy+0x6>

08009a8e <memset>:
 8009a8e:	4402      	add	r2, r0
 8009a90:	4603      	mov	r3, r0
 8009a92:	4293      	cmp	r3, r2
 8009a94:	d100      	bne.n	8009a98 <memset+0xa>
 8009a96:	4770      	bx	lr
 8009a98:	f803 1b01 	strb.w	r1, [r3], #1
 8009a9c:	e7f9      	b.n	8009a92 <memset+0x4>

08009a9e <__cvt>:
 8009a9e:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8009aa2:	ec55 4b10 	vmov	r4, r5, d0
 8009aa6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 8009aa8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8009aac:	2d00      	cmp	r5, #0
 8009aae:	460e      	mov	r6, r1
 8009ab0:	4691      	mov	r9, r2
 8009ab2:	4619      	mov	r1, r3
 8009ab4:	bfb8      	it	lt
 8009ab6:	4622      	movlt	r2, r4
 8009ab8:	462b      	mov	r3, r5
 8009aba:	f027 0720 	bic.w	r7, r7, #32
 8009abe:	bfbb      	ittet	lt
 8009ac0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8009ac4:	461d      	movlt	r5, r3
 8009ac6:	2300      	movge	r3, #0
 8009ac8:	232d      	movlt	r3, #45	; 0x2d
 8009aca:	bfb8      	it	lt
 8009acc:	4614      	movlt	r4, r2
 8009ace:	2f46      	cmp	r7, #70	; 0x46
 8009ad0:	700b      	strb	r3, [r1, #0]
 8009ad2:	d004      	beq.n	8009ade <__cvt+0x40>
 8009ad4:	2f45      	cmp	r7, #69	; 0x45
 8009ad6:	d100      	bne.n	8009ada <__cvt+0x3c>
 8009ad8:	3601      	adds	r6, #1
 8009ada:	2102      	movs	r1, #2
 8009adc:	e000      	b.n	8009ae0 <__cvt+0x42>
 8009ade:	2103      	movs	r1, #3
 8009ae0:	ab03      	add	r3, sp, #12
 8009ae2:	9301      	str	r3, [sp, #4]
 8009ae4:	ab02      	add	r3, sp, #8
 8009ae6:	9300      	str	r3, [sp, #0]
 8009ae8:	4632      	mov	r2, r6
 8009aea:	4653      	mov	r3, sl
 8009aec:	ec45 4b10 	vmov	d0, r4, r5
 8009af0:	f000 fefa 	bl	800a8e8 <_dtoa_r>
 8009af4:	2f47      	cmp	r7, #71	; 0x47
 8009af6:	4680      	mov	r8, r0
 8009af8:	d102      	bne.n	8009b00 <__cvt+0x62>
 8009afa:	f019 0f01 	tst.w	r9, #1
 8009afe:	d026      	beq.n	8009b4e <__cvt+0xb0>
 8009b00:	2f46      	cmp	r7, #70	; 0x46
 8009b02:	eb08 0906 	add.w	r9, r8, r6
 8009b06:	d111      	bne.n	8009b2c <__cvt+0x8e>
 8009b08:	f898 3000 	ldrb.w	r3, [r8]
 8009b0c:	2b30      	cmp	r3, #48	; 0x30
 8009b0e:	d10a      	bne.n	8009b26 <__cvt+0x88>
 8009b10:	2200      	movs	r2, #0
 8009b12:	2300      	movs	r3, #0
 8009b14:	4620      	mov	r0, r4
 8009b16:	4629      	mov	r1, r5
 8009b18:	f7f6 ffd6 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b1c:	b918      	cbnz	r0, 8009b26 <__cvt+0x88>
 8009b1e:	f1c6 0601 	rsb	r6, r6, #1
 8009b22:	f8ca 6000 	str.w	r6, [sl]
 8009b26:	f8da 3000 	ldr.w	r3, [sl]
 8009b2a:	4499      	add	r9, r3
 8009b2c:	2200      	movs	r2, #0
 8009b2e:	2300      	movs	r3, #0
 8009b30:	4620      	mov	r0, r4
 8009b32:	4629      	mov	r1, r5
 8009b34:	f7f6 ffc8 	bl	8000ac8 <__aeabi_dcmpeq>
 8009b38:	b938      	cbnz	r0, 8009b4a <__cvt+0xac>
 8009b3a:	2230      	movs	r2, #48	; 0x30
 8009b3c:	9b03      	ldr	r3, [sp, #12]
 8009b3e:	454b      	cmp	r3, r9
 8009b40:	d205      	bcs.n	8009b4e <__cvt+0xb0>
 8009b42:	1c59      	adds	r1, r3, #1
 8009b44:	9103      	str	r1, [sp, #12]
 8009b46:	701a      	strb	r2, [r3, #0]
 8009b48:	e7f8      	b.n	8009b3c <__cvt+0x9e>
 8009b4a:	f8cd 900c 	str.w	r9, [sp, #12]
 8009b4e:	9b03      	ldr	r3, [sp, #12]
 8009b50:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8009b52:	eba3 0308 	sub.w	r3, r3, r8
 8009b56:	4640      	mov	r0, r8
 8009b58:	6013      	str	r3, [r2, #0]
 8009b5a:	b004      	add	sp, #16
 8009b5c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

08009b60 <__exponent>:
 8009b60:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8009b62:	2900      	cmp	r1, #0
 8009b64:	4604      	mov	r4, r0
 8009b66:	bfba      	itte	lt
 8009b68:	4249      	neglt	r1, r1
 8009b6a:	232d      	movlt	r3, #45	; 0x2d
 8009b6c:	232b      	movge	r3, #43	; 0x2b
 8009b6e:	2909      	cmp	r1, #9
 8009b70:	f804 2b02 	strb.w	r2, [r4], #2
 8009b74:	7043      	strb	r3, [r0, #1]
 8009b76:	dd20      	ble.n	8009bba <__exponent+0x5a>
 8009b78:	f10d 0307 	add.w	r3, sp, #7
 8009b7c:	461f      	mov	r7, r3
 8009b7e:	260a      	movs	r6, #10
 8009b80:	fb91 f5f6 	sdiv	r5, r1, r6
 8009b84:	fb06 1115 	mls	r1, r6, r5, r1
 8009b88:	3130      	adds	r1, #48	; 0x30
 8009b8a:	2d09      	cmp	r5, #9
 8009b8c:	f803 1c01 	strb.w	r1, [r3, #-1]
 8009b90:	f103 32ff 	add.w	r2, r3, #4294967295
 8009b94:	4629      	mov	r1, r5
 8009b96:	dc09      	bgt.n	8009bac <__exponent+0x4c>
 8009b98:	3130      	adds	r1, #48	; 0x30
 8009b9a:	3b02      	subs	r3, #2
 8009b9c:	f802 1c01 	strb.w	r1, [r2, #-1]
 8009ba0:	42bb      	cmp	r3, r7
 8009ba2:	4622      	mov	r2, r4
 8009ba4:	d304      	bcc.n	8009bb0 <__exponent+0x50>
 8009ba6:	1a10      	subs	r0, r2, r0
 8009ba8:	b003      	add	sp, #12
 8009baa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8009bac:	4613      	mov	r3, r2
 8009bae:	e7e7      	b.n	8009b80 <__exponent+0x20>
 8009bb0:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009bb4:	f804 2b01 	strb.w	r2, [r4], #1
 8009bb8:	e7f2      	b.n	8009ba0 <__exponent+0x40>
 8009bba:	2330      	movs	r3, #48	; 0x30
 8009bbc:	4419      	add	r1, r3
 8009bbe:	7083      	strb	r3, [r0, #2]
 8009bc0:	1d02      	adds	r2, r0, #4
 8009bc2:	70c1      	strb	r1, [r0, #3]
 8009bc4:	e7ef      	b.n	8009ba6 <__exponent+0x46>
	...

08009bc8 <_printf_float>:
 8009bc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009bcc:	b08d      	sub	sp, #52	; 0x34
 8009bce:	460c      	mov	r4, r1
 8009bd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 8009bd4:	4616      	mov	r6, r2
 8009bd6:	461f      	mov	r7, r3
 8009bd8:	4605      	mov	r5, r0
 8009bda:	f001 fdbb 	bl	800b754 <_localeconv_r>
 8009bde:	6803      	ldr	r3, [r0, #0]
 8009be0:	9304      	str	r3, [sp, #16]
 8009be2:	4618      	mov	r0, r3
 8009be4:	f7f6 faf4 	bl	80001d0 <strlen>
 8009be8:	2300      	movs	r3, #0
 8009bea:	930a      	str	r3, [sp, #40]	; 0x28
 8009bec:	f8d8 3000 	ldr.w	r3, [r8]
 8009bf0:	9005      	str	r0, [sp, #20]
 8009bf2:	3307      	adds	r3, #7
 8009bf4:	f023 0307 	bic.w	r3, r3, #7
 8009bf8:	f103 0208 	add.w	r2, r3, #8
 8009bfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 8009c00:	f8d4 b000 	ldr.w	fp, [r4]
 8009c04:	f8c8 2000 	str.w	r2, [r8]
 8009c08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c0c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8009c10:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8009c14:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8009c18:	9307      	str	r3, [sp, #28]
 8009c1a:	f8cd 8018 	str.w	r8, [sp, #24]
 8009c1e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c22:	4ba7      	ldr	r3, [pc, #668]	; (8009ec0 <_printf_float+0x2f8>)
 8009c24:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c28:	f7f6 ff80 	bl	8000b2c <__aeabi_dcmpun>
 8009c2c:	bb70      	cbnz	r0, 8009c8c <_printf_float+0xc4>
 8009c2e:	f04f 32ff 	mov.w	r2, #4294967295
 8009c32:	4ba3      	ldr	r3, [pc, #652]	; (8009ec0 <_printf_float+0x2f8>)
 8009c34:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8009c38:	f7f6 ff5a 	bl	8000af0 <__aeabi_dcmple>
 8009c3c:	bb30      	cbnz	r0, 8009c8c <_printf_float+0xc4>
 8009c3e:	2200      	movs	r2, #0
 8009c40:	2300      	movs	r3, #0
 8009c42:	4640      	mov	r0, r8
 8009c44:	4649      	mov	r1, r9
 8009c46:	f7f6 ff49 	bl	8000adc <__aeabi_dcmplt>
 8009c4a:	b110      	cbz	r0, 8009c52 <_printf_float+0x8a>
 8009c4c:	232d      	movs	r3, #45	; 0x2d
 8009c4e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009c52:	4a9c      	ldr	r2, [pc, #624]	; (8009ec4 <_printf_float+0x2fc>)
 8009c54:	4b9c      	ldr	r3, [pc, #624]	; (8009ec8 <_printf_float+0x300>)
 8009c56:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009c5a:	bf8c      	ite	hi
 8009c5c:	4690      	movhi	r8, r2
 8009c5e:	4698      	movls	r8, r3
 8009c60:	2303      	movs	r3, #3
 8009c62:	f02b 0204 	bic.w	r2, fp, #4
 8009c66:	6123      	str	r3, [r4, #16]
 8009c68:	6022      	str	r2, [r4, #0]
 8009c6a:	f04f 0900 	mov.w	r9, #0
 8009c6e:	9700      	str	r7, [sp, #0]
 8009c70:	4633      	mov	r3, r6
 8009c72:	aa0b      	add	r2, sp, #44	; 0x2c
 8009c74:	4621      	mov	r1, r4
 8009c76:	4628      	mov	r0, r5
 8009c78:	f000 f9e6 	bl	800a048 <_printf_common>
 8009c7c:	3001      	adds	r0, #1
 8009c7e:	f040 808d 	bne.w	8009d9c <_printf_float+0x1d4>
 8009c82:	f04f 30ff 	mov.w	r0, #4294967295
 8009c86:	b00d      	add	sp, #52	; 0x34
 8009c88:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009c8c:	4642      	mov	r2, r8
 8009c8e:	464b      	mov	r3, r9
 8009c90:	4640      	mov	r0, r8
 8009c92:	4649      	mov	r1, r9
 8009c94:	f7f6 ff4a 	bl	8000b2c <__aeabi_dcmpun>
 8009c98:	b110      	cbz	r0, 8009ca0 <_printf_float+0xd8>
 8009c9a:	4a8c      	ldr	r2, [pc, #560]	; (8009ecc <_printf_float+0x304>)
 8009c9c:	4b8c      	ldr	r3, [pc, #560]	; (8009ed0 <_printf_float+0x308>)
 8009c9e:	e7da      	b.n	8009c56 <_printf_float+0x8e>
 8009ca0:	6861      	ldr	r1, [r4, #4]
 8009ca2:	1c4b      	adds	r3, r1, #1
 8009ca4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 8009ca8:	a80a      	add	r0, sp, #40	; 0x28
 8009caa:	d13e      	bne.n	8009d2a <_printf_float+0x162>
 8009cac:	2306      	movs	r3, #6
 8009cae:	6063      	str	r3, [r4, #4]
 8009cb0:	2300      	movs	r3, #0
 8009cb2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 8009cb6:	ab09      	add	r3, sp, #36	; 0x24
 8009cb8:	9300      	str	r3, [sp, #0]
 8009cba:	ec49 8b10 	vmov	d0, r8, r9
 8009cbe:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8009cc2:	6022      	str	r2, [r4, #0]
 8009cc4:	f8cd a004 	str.w	sl, [sp, #4]
 8009cc8:	6861      	ldr	r1, [r4, #4]
 8009cca:	4628      	mov	r0, r5
 8009ccc:	f7ff fee7 	bl	8009a9e <__cvt>
 8009cd0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 8009cd4:	2b47      	cmp	r3, #71	; 0x47
 8009cd6:	4680      	mov	r8, r0
 8009cd8:	d109      	bne.n	8009cee <_printf_float+0x126>
 8009cda:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009cdc:	1cd8      	adds	r0, r3, #3
 8009cde:	db02      	blt.n	8009ce6 <_printf_float+0x11e>
 8009ce0:	6862      	ldr	r2, [r4, #4]
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	dd47      	ble.n	8009d76 <_printf_float+0x1ae>
 8009ce6:	f1aa 0a02 	sub.w	sl, sl, #2
 8009cea:	fa5f fa8a 	uxtb.w	sl, sl
 8009cee:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009cf2:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009cf4:	d824      	bhi.n	8009d40 <_printf_float+0x178>
 8009cf6:	3901      	subs	r1, #1
 8009cf8:	4652      	mov	r2, sl
 8009cfa:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8009cfe:	9109      	str	r1, [sp, #36]	; 0x24
 8009d00:	f7ff ff2e 	bl	8009b60 <__exponent>
 8009d04:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009d06:	1813      	adds	r3, r2, r0
 8009d08:	2a01      	cmp	r2, #1
 8009d0a:	4681      	mov	r9, r0
 8009d0c:	6123      	str	r3, [r4, #16]
 8009d0e:	dc02      	bgt.n	8009d16 <_printf_float+0x14e>
 8009d10:	6822      	ldr	r2, [r4, #0]
 8009d12:	07d1      	lsls	r1, r2, #31
 8009d14:	d501      	bpl.n	8009d1a <_printf_float+0x152>
 8009d16:	3301      	adds	r3, #1
 8009d18:	6123      	str	r3, [r4, #16]
 8009d1a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8009d1e:	2b00      	cmp	r3, #0
 8009d20:	d0a5      	beq.n	8009c6e <_printf_float+0xa6>
 8009d22:	232d      	movs	r3, #45	; 0x2d
 8009d24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8009d28:	e7a1      	b.n	8009c6e <_printf_float+0xa6>
 8009d2a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 8009d2e:	f000 8177 	beq.w	800a020 <_printf_float+0x458>
 8009d32:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 8009d36:	d1bb      	bne.n	8009cb0 <_printf_float+0xe8>
 8009d38:	2900      	cmp	r1, #0
 8009d3a:	d1b9      	bne.n	8009cb0 <_printf_float+0xe8>
 8009d3c:	2301      	movs	r3, #1
 8009d3e:	e7b6      	b.n	8009cae <_printf_float+0xe6>
 8009d40:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 8009d44:	d119      	bne.n	8009d7a <_printf_float+0x1b2>
 8009d46:	2900      	cmp	r1, #0
 8009d48:	6863      	ldr	r3, [r4, #4]
 8009d4a:	dd0c      	ble.n	8009d66 <_printf_float+0x19e>
 8009d4c:	6121      	str	r1, [r4, #16]
 8009d4e:	b913      	cbnz	r3, 8009d56 <_printf_float+0x18e>
 8009d50:	6822      	ldr	r2, [r4, #0]
 8009d52:	07d2      	lsls	r2, r2, #31
 8009d54:	d502      	bpl.n	8009d5c <_printf_float+0x194>
 8009d56:	3301      	adds	r3, #1
 8009d58:	440b      	add	r3, r1
 8009d5a:	6123      	str	r3, [r4, #16]
 8009d5c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009d5e:	65a3      	str	r3, [r4, #88]	; 0x58
 8009d60:	f04f 0900 	mov.w	r9, #0
 8009d64:	e7d9      	b.n	8009d1a <_printf_float+0x152>
 8009d66:	b913      	cbnz	r3, 8009d6e <_printf_float+0x1a6>
 8009d68:	6822      	ldr	r2, [r4, #0]
 8009d6a:	07d0      	lsls	r0, r2, #31
 8009d6c:	d501      	bpl.n	8009d72 <_printf_float+0x1aa>
 8009d6e:	3302      	adds	r3, #2
 8009d70:	e7f3      	b.n	8009d5a <_printf_float+0x192>
 8009d72:	2301      	movs	r3, #1
 8009d74:	e7f1      	b.n	8009d5a <_printf_float+0x192>
 8009d76:	f04f 0a67 	mov.w	sl, #103	; 0x67
 8009d7a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 8009d7e:	4293      	cmp	r3, r2
 8009d80:	db05      	blt.n	8009d8e <_printf_float+0x1c6>
 8009d82:	6822      	ldr	r2, [r4, #0]
 8009d84:	6123      	str	r3, [r4, #16]
 8009d86:	07d1      	lsls	r1, r2, #31
 8009d88:	d5e8      	bpl.n	8009d5c <_printf_float+0x194>
 8009d8a:	3301      	adds	r3, #1
 8009d8c:	e7e5      	b.n	8009d5a <_printf_float+0x192>
 8009d8e:	2b00      	cmp	r3, #0
 8009d90:	bfd4      	ite	le
 8009d92:	f1c3 0302 	rsble	r3, r3, #2
 8009d96:	2301      	movgt	r3, #1
 8009d98:	4413      	add	r3, r2
 8009d9a:	e7de      	b.n	8009d5a <_printf_float+0x192>
 8009d9c:	6823      	ldr	r3, [r4, #0]
 8009d9e:	055a      	lsls	r2, r3, #21
 8009da0:	d407      	bmi.n	8009db2 <_printf_float+0x1ea>
 8009da2:	6923      	ldr	r3, [r4, #16]
 8009da4:	4642      	mov	r2, r8
 8009da6:	4631      	mov	r1, r6
 8009da8:	4628      	mov	r0, r5
 8009daa:	47b8      	blx	r7
 8009dac:	3001      	adds	r0, #1
 8009dae:	d12b      	bne.n	8009e08 <_printf_float+0x240>
 8009db0:	e767      	b.n	8009c82 <_printf_float+0xba>
 8009db2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 8009db6:	f240 80dc 	bls.w	8009f72 <_printf_float+0x3aa>
 8009dba:	2200      	movs	r2, #0
 8009dbc:	2300      	movs	r3, #0
 8009dbe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009dc2:	f7f6 fe81 	bl	8000ac8 <__aeabi_dcmpeq>
 8009dc6:	2800      	cmp	r0, #0
 8009dc8:	d033      	beq.n	8009e32 <_printf_float+0x26a>
 8009dca:	2301      	movs	r3, #1
 8009dcc:	4a41      	ldr	r2, [pc, #260]	; (8009ed4 <_printf_float+0x30c>)
 8009dce:	4631      	mov	r1, r6
 8009dd0:	4628      	mov	r0, r5
 8009dd2:	47b8      	blx	r7
 8009dd4:	3001      	adds	r0, #1
 8009dd6:	f43f af54 	beq.w	8009c82 <_printf_float+0xba>
 8009dda:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009dde:	429a      	cmp	r2, r3
 8009de0:	db02      	blt.n	8009de8 <_printf_float+0x220>
 8009de2:	6823      	ldr	r3, [r4, #0]
 8009de4:	07d8      	lsls	r0, r3, #31
 8009de6:	d50f      	bpl.n	8009e08 <_printf_float+0x240>
 8009de8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009dec:	4631      	mov	r1, r6
 8009dee:	4628      	mov	r0, r5
 8009df0:	47b8      	blx	r7
 8009df2:	3001      	adds	r0, #1
 8009df4:	f43f af45 	beq.w	8009c82 <_printf_float+0xba>
 8009df8:	f04f 0800 	mov.w	r8, #0
 8009dfc:	f104 091a 	add.w	r9, r4, #26
 8009e00:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e02:	3b01      	subs	r3, #1
 8009e04:	4543      	cmp	r3, r8
 8009e06:	dc09      	bgt.n	8009e1c <_printf_float+0x254>
 8009e08:	6823      	ldr	r3, [r4, #0]
 8009e0a:	079b      	lsls	r3, r3, #30
 8009e0c:	f100 8103 	bmi.w	800a016 <_printf_float+0x44e>
 8009e10:	68e0      	ldr	r0, [r4, #12]
 8009e12:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8009e14:	4298      	cmp	r0, r3
 8009e16:	bfb8      	it	lt
 8009e18:	4618      	movlt	r0, r3
 8009e1a:	e734      	b.n	8009c86 <_printf_float+0xbe>
 8009e1c:	2301      	movs	r3, #1
 8009e1e:	464a      	mov	r2, r9
 8009e20:	4631      	mov	r1, r6
 8009e22:	4628      	mov	r0, r5
 8009e24:	47b8      	blx	r7
 8009e26:	3001      	adds	r0, #1
 8009e28:	f43f af2b 	beq.w	8009c82 <_printf_float+0xba>
 8009e2c:	f108 0801 	add.w	r8, r8, #1
 8009e30:	e7e6      	b.n	8009e00 <_printf_float+0x238>
 8009e32:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	dc2b      	bgt.n	8009e90 <_printf_float+0x2c8>
 8009e38:	2301      	movs	r3, #1
 8009e3a:	4a26      	ldr	r2, [pc, #152]	; (8009ed4 <_printf_float+0x30c>)
 8009e3c:	4631      	mov	r1, r6
 8009e3e:	4628      	mov	r0, r5
 8009e40:	47b8      	blx	r7
 8009e42:	3001      	adds	r0, #1
 8009e44:	f43f af1d 	beq.w	8009c82 <_printf_float+0xba>
 8009e48:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e4a:	b923      	cbnz	r3, 8009e56 <_printf_float+0x28e>
 8009e4c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e4e:	b913      	cbnz	r3, 8009e56 <_printf_float+0x28e>
 8009e50:	6823      	ldr	r3, [r4, #0]
 8009e52:	07d9      	lsls	r1, r3, #31
 8009e54:	d5d8      	bpl.n	8009e08 <_printf_float+0x240>
 8009e56:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009e5a:	4631      	mov	r1, r6
 8009e5c:	4628      	mov	r0, r5
 8009e5e:	47b8      	blx	r7
 8009e60:	3001      	adds	r0, #1
 8009e62:	f43f af0e 	beq.w	8009c82 <_printf_float+0xba>
 8009e66:	f04f 0900 	mov.w	r9, #0
 8009e6a:	f104 0a1a 	add.w	sl, r4, #26
 8009e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009e70:	425b      	negs	r3, r3
 8009e72:	454b      	cmp	r3, r9
 8009e74:	dc01      	bgt.n	8009e7a <_printf_float+0x2b2>
 8009e76:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009e78:	e794      	b.n	8009da4 <_printf_float+0x1dc>
 8009e7a:	2301      	movs	r3, #1
 8009e7c:	4652      	mov	r2, sl
 8009e7e:	4631      	mov	r1, r6
 8009e80:	4628      	mov	r0, r5
 8009e82:	47b8      	blx	r7
 8009e84:	3001      	adds	r0, #1
 8009e86:	f43f aefc 	beq.w	8009c82 <_printf_float+0xba>
 8009e8a:	f109 0901 	add.w	r9, r9, #1
 8009e8e:	e7ee      	b.n	8009e6e <_printf_float+0x2a6>
 8009e90:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009e92:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8009e94:	429a      	cmp	r2, r3
 8009e96:	bfa8      	it	ge
 8009e98:	461a      	movge	r2, r3
 8009e9a:	2a00      	cmp	r2, #0
 8009e9c:	4691      	mov	r9, r2
 8009e9e:	dd07      	ble.n	8009eb0 <_printf_float+0x2e8>
 8009ea0:	4613      	mov	r3, r2
 8009ea2:	4631      	mov	r1, r6
 8009ea4:	4642      	mov	r2, r8
 8009ea6:	4628      	mov	r0, r5
 8009ea8:	47b8      	blx	r7
 8009eaa:	3001      	adds	r0, #1
 8009eac:	f43f aee9 	beq.w	8009c82 <_printf_float+0xba>
 8009eb0:	f104 031a 	add.w	r3, r4, #26
 8009eb4:	f04f 0b00 	mov.w	fp, #0
 8009eb8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8009ebc:	9306      	str	r3, [sp, #24]
 8009ebe:	e015      	b.n	8009eec <_printf_float+0x324>
 8009ec0:	7fefffff 	.word	0x7fefffff
 8009ec4:	0800d908 	.word	0x0800d908
 8009ec8:	0800d904 	.word	0x0800d904
 8009ecc:	0800d910 	.word	0x0800d910
 8009ed0:	0800d90c 	.word	0x0800d90c
 8009ed4:	0800d914 	.word	0x0800d914
 8009ed8:	2301      	movs	r3, #1
 8009eda:	9a06      	ldr	r2, [sp, #24]
 8009edc:	4631      	mov	r1, r6
 8009ede:	4628      	mov	r0, r5
 8009ee0:	47b8      	blx	r7
 8009ee2:	3001      	adds	r0, #1
 8009ee4:	f43f aecd 	beq.w	8009c82 <_printf_float+0xba>
 8009ee8:	f10b 0b01 	add.w	fp, fp, #1
 8009eec:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 8009ef0:	ebaa 0309 	sub.w	r3, sl, r9
 8009ef4:	455b      	cmp	r3, fp
 8009ef6:	dcef      	bgt.n	8009ed8 <_printf_float+0x310>
 8009ef8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009efc:	429a      	cmp	r2, r3
 8009efe:	44d0      	add	r8, sl
 8009f00:	db15      	blt.n	8009f2e <_printf_float+0x366>
 8009f02:	6823      	ldr	r3, [r4, #0]
 8009f04:	07da      	lsls	r2, r3, #31
 8009f06:	d412      	bmi.n	8009f2e <_printf_float+0x366>
 8009f08:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009f0a:	9909      	ldr	r1, [sp, #36]	; 0x24
 8009f0c:	eba3 020a 	sub.w	r2, r3, sl
 8009f10:	eba3 0a01 	sub.w	sl, r3, r1
 8009f14:	4592      	cmp	sl, r2
 8009f16:	bfa8      	it	ge
 8009f18:	4692      	movge	sl, r2
 8009f1a:	f1ba 0f00 	cmp.w	sl, #0
 8009f1e:	dc0e      	bgt.n	8009f3e <_printf_float+0x376>
 8009f20:	f04f 0800 	mov.w	r8, #0
 8009f24:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009f28:	f104 091a 	add.w	r9, r4, #26
 8009f2c:	e019      	b.n	8009f62 <_printf_float+0x39a>
 8009f2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f32:	4631      	mov	r1, r6
 8009f34:	4628      	mov	r0, r5
 8009f36:	47b8      	blx	r7
 8009f38:	3001      	adds	r0, #1
 8009f3a:	d1e5      	bne.n	8009f08 <_printf_float+0x340>
 8009f3c:	e6a1      	b.n	8009c82 <_printf_float+0xba>
 8009f3e:	4653      	mov	r3, sl
 8009f40:	4642      	mov	r2, r8
 8009f42:	4631      	mov	r1, r6
 8009f44:	4628      	mov	r0, r5
 8009f46:	47b8      	blx	r7
 8009f48:	3001      	adds	r0, #1
 8009f4a:	d1e9      	bne.n	8009f20 <_printf_float+0x358>
 8009f4c:	e699      	b.n	8009c82 <_printf_float+0xba>
 8009f4e:	2301      	movs	r3, #1
 8009f50:	464a      	mov	r2, r9
 8009f52:	4631      	mov	r1, r6
 8009f54:	4628      	mov	r0, r5
 8009f56:	47b8      	blx	r7
 8009f58:	3001      	adds	r0, #1
 8009f5a:	f43f ae92 	beq.w	8009c82 <_printf_float+0xba>
 8009f5e:	f108 0801 	add.w	r8, r8, #1
 8009f62:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8009f66:	1a9b      	subs	r3, r3, r2
 8009f68:	eba3 030a 	sub.w	r3, r3, sl
 8009f6c:	4543      	cmp	r3, r8
 8009f6e:	dcee      	bgt.n	8009f4e <_printf_float+0x386>
 8009f70:	e74a      	b.n	8009e08 <_printf_float+0x240>
 8009f72:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8009f74:	2a01      	cmp	r2, #1
 8009f76:	dc01      	bgt.n	8009f7c <_printf_float+0x3b4>
 8009f78:	07db      	lsls	r3, r3, #31
 8009f7a:	d53a      	bpl.n	8009ff2 <_printf_float+0x42a>
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	4642      	mov	r2, r8
 8009f80:	4631      	mov	r1, r6
 8009f82:	4628      	mov	r0, r5
 8009f84:	47b8      	blx	r7
 8009f86:	3001      	adds	r0, #1
 8009f88:	f43f ae7b 	beq.w	8009c82 <_printf_float+0xba>
 8009f8c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8009f90:	4631      	mov	r1, r6
 8009f92:	4628      	mov	r0, r5
 8009f94:	47b8      	blx	r7
 8009f96:	3001      	adds	r0, #1
 8009f98:	f108 0801 	add.w	r8, r8, #1
 8009f9c:	f43f ae71 	beq.w	8009c82 <_printf_float+0xba>
 8009fa0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fa2:	2200      	movs	r2, #0
 8009fa4:	f103 3aff 	add.w	sl, r3, #4294967295
 8009fa8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8009fac:	2300      	movs	r3, #0
 8009fae:	f7f6 fd8b 	bl	8000ac8 <__aeabi_dcmpeq>
 8009fb2:	b9c8      	cbnz	r0, 8009fe8 <_printf_float+0x420>
 8009fb4:	4653      	mov	r3, sl
 8009fb6:	4642      	mov	r2, r8
 8009fb8:	4631      	mov	r1, r6
 8009fba:	4628      	mov	r0, r5
 8009fbc:	47b8      	blx	r7
 8009fbe:	3001      	adds	r0, #1
 8009fc0:	d10e      	bne.n	8009fe0 <_printf_float+0x418>
 8009fc2:	e65e      	b.n	8009c82 <_printf_float+0xba>
 8009fc4:	2301      	movs	r3, #1
 8009fc6:	4652      	mov	r2, sl
 8009fc8:	4631      	mov	r1, r6
 8009fca:	4628      	mov	r0, r5
 8009fcc:	47b8      	blx	r7
 8009fce:	3001      	adds	r0, #1
 8009fd0:	f43f ae57 	beq.w	8009c82 <_printf_float+0xba>
 8009fd4:	f108 0801 	add.w	r8, r8, #1
 8009fd8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8009fda:	3b01      	subs	r3, #1
 8009fdc:	4543      	cmp	r3, r8
 8009fde:	dcf1      	bgt.n	8009fc4 <_printf_float+0x3fc>
 8009fe0:	464b      	mov	r3, r9
 8009fe2:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8009fe6:	e6de      	b.n	8009da6 <_printf_float+0x1de>
 8009fe8:	f04f 0800 	mov.w	r8, #0
 8009fec:	f104 0a1a 	add.w	sl, r4, #26
 8009ff0:	e7f2      	b.n	8009fd8 <_printf_float+0x410>
 8009ff2:	2301      	movs	r3, #1
 8009ff4:	e7df      	b.n	8009fb6 <_printf_float+0x3ee>
 8009ff6:	2301      	movs	r3, #1
 8009ff8:	464a      	mov	r2, r9
 8009ffa:	4631      	mov	r1, r6
 8009ffc:	4628      	mov	r0, r5
 8009ffe:	47b8      	blx	r7
 800a000:	3001      	adds	r0, #1
 800a002:	f43f ae3e 	beq.w	8009c82 <_printf_float+0xba>
 800a006:	f108 0801 	add.w	r8, r8, #1
 800a00a:	68e3      	ldr	r3, [r4, #12]
 800a00c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a00e:	1a9b      	subs	r3, r3, r2
 800a010:	4543      	cmp	r3, r8
 800a012:	dcf0      	bgt.n	8009ff6 <_printf_float+0x42e>
 800a014:	e6fc      	b.n	8009e10 <_printf_float+0x248>
 800a016:	f04f 0800 	mov.w	r8, #0
 800a01a:	f104 0919 	add.w	r9, r4, #25
 800a01e:	e7f4      	b.n	800a00a <_printf_float+0x442>
 800a020:	2900      	cmp	r1, #0
 800a022:	f43f ae8b 	beq.w	8009d3c <_printf_float+0x174>
 800a026:	2300      	movs	r3, #0
 800a028:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800a02c:	ab09      	add	r3, sp, #36	; 0x24
 800a02e:	9300      	str	r3, [sp, #0]
 800a030:	ec49 8b10 	vmov	d0, r8, r9
 800a034:	6022      	str	r2, [r4, #0]
 800a036:	f8cd a004 	str.w	sl, [sp, #4]
 800a03a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800a03e:	4628      	mov	r0, r5
 800a040:	f7ff fd2d 	bl	8009a9e <__cvt>
 800a044:	4680      	mov	r8, r0
 800a046:	e648      	b.n	8009cda <_printf_float+0x112>

0800a048 <_printf_common>:
 800a048:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a04c:	4691      	mov	r9, r2
 800a04e:	461f      	mov	r7, r3
 800a050:	688a      	ldr	r2, [r1, #8]
 800a052:	690b      	ldr	r3, [r1, #16]
 800a054:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800a058:	4293      	cmp	r3, r2
 800a05a:	bfb8      	it	lt
 800a05c:	4613      	movlt	r3, r2
 800a05e:	f8c9 3000 	str.w	r3, [r9]
 800a062:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800a066:	4606      	mov	r6, r0
 800a068:	460c      	mov	r4, r1
 800a06a:	b112      	cbz	r2, 800a072 <_printf_common+0x2a>
 800a06c:	3301      	adds	r3, #1
 800a06e:	f8c9 3000 	str.w	r3, [r9]
 800a072:	6823      	ldr	r3, [r4, #0]
 800a074:	0699      	lsls	r1, r3, #26
 800a076:	bf42      	ittt	mi
 800a078:	f8d9 3000 	ldrmi.w	r3, [r9]
 800a07c:	3302      	addmi	r3, #2
 800a07e:	f8c9 3000 	strmi.w	r3, [r9]
 800a082:	6825      	ldr	r5, [r4, #0]
 800a084:	f015 0506 	ands.w	r5, r5, #6
 800a088:	d107      	bne.n	800a09a <_printf_common+0x52>
 800a08a:	f104 0a19 	add.w	sl, r4, #25
 800a08e:	68e3      	ldr	r3, [r4, #12]
 800a090:	f8d9 2000 	ldr.w	r2, [r9]
 800a094:	1a9b      	subs	r3, r3, r2
 800a096:	42ab      	cmp	r3, r5
 800a098:	dc28      	bgt.n	800a0ec <_printf_common+0xa4>
 800a09a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800a09e:	6822      	ldr	r2, [r4, #0]
 800a0a0:	3300      	adds	r3, #0
 800a0a2:	bf18      	it	ne
 800a0a4:	2301      	movne	r3, #1
 800a0a6:	0692      	lsls	r2, r2, #26
 800a0a8:	d42d      	bmi.n	800a106 <_printf_common+0xbe>
 800a0aa:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800a0ae:	4639      	mov	r1, r7
 800a0b0:	4630      	mov	r0, r6
 800a0b2:	47c0      	blx	r8
 800a0b4:	3001      	adds	r0, #1
 800a0b6:	d020      	beq.n	800a0fa <_printf_common+0xb2>
 800a0b8:	6823      	ldr	r3, [r4, #0]
 800a0ba:	68e5      	ldr	r5, [r4, #12]
 800a0bc:	f8d9 2000 	ldr.w	r2, [r9]
 800a0c0:	f003 0306 	and.w	r3, r3, #6
 800a0c4:	2b04      	cmp	r3, #4
 800a0c6:	bf08      	it	eq
 800a0c8:	1aad      	subeq	r5, r5, r2
 800a0ca:	68a3      	ldr	r3, [r4, #8]
 800a0cc:	6922      	ldr	r2, [r4, #16]
 800a0ce:	bf0c      	ite	eq
 800a0d0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800a0d4:	2500      	movne	r5, #0
 800a0d6:	4293      	cmp	r3, r2
 800a0d8:	bfc4      	itt	gt
 800a0da:	1a9b      	subgt	r3, r3, r2
 800a0dc:	18ed      	addgt	r5, r5, r3
 800a0de:	f04f 0900 	mov.w	r9, #0
 800a0e2:	341a      	adds	r4, #26
 800a0e4:	454d      	cmp	r5, r9
 800a0e6:	d11a      	bne.n	800a11e <_printf_common+0xd6>
 800a0e8:	2000      	movs	r0, #0
 800a0ea:	e008      	b.n	800a0fe <_printf_common+0xb6>
 800a0ec:	2301      	movs	r3, #1
 800a0ee:	4652      	mov	r2, sl
 800a0f0:	4639      	mov	r1, r7
 800a0f2:	4630      	mov	r0, r6
 800a0f4:	47c0      	blx	r8
 800a0f6:	3001      	adds	r0, #1
 800a0f8:	d103      	bne.n	800a102 <_printf_common+0xba>
 800a0fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a0fe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a102:	3501      	adds	r5, #1
 800a104:	e7c3      	b.n	800a08e <_printf_common+0x46>
 800a106:	18e1      	adds	r1, r4, r3
 800a108:	1c5a      	adds	r2, r3, #1
 800a10a:	2030      	movs	r0, #48	; 0x30
 800a10c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800a110:	4422      	add	r2, r4
 800a112:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800a116:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800a11a:	3302      	adds	r3, #2
 800a11c:	e7c5      	b.n	800a0aa <_printf_common+0x62>
 800a11e:	2301      	movs	r3, #1
 800a120:	4622      	mov	r2, r4
 800a122:	4639      	mov	r1, r7
 800a124:	4630      	mov	r0, r6
 800a126:	47c0      	blx	r8
 800a128:	3001      	adds	r0, #1
 800a12a:	d0e6      	beq.n	800a0fa <_printf_common+0xb2>
 800a12c:	f109 0901 	add.w	r9, r9, #1
 800a130:	e7d8      	b.n	800a0e4 <_printf_common+0x9c>
	...

0800a134 <_printf_i>:
 800a134:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a138:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800a13c:	460c      	mov	r4, r1
 800a13e:	7e09      	ldrb	r1, [r1, #24]
 800a140:	b085      	sub	sp, #20
 800a142:	296e      	cmp	r1, #110	; 0x6e
 800a144:	4617      	mov	r7, r2
 800a146:	4606      	mov	r6, r0
 800a148:	4698      	mov	r8, r3
 800a14a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800a14c:	f000 80b3 	beq.w	800a2b6 <_printf_i+0x182>
 800a150:	d822      	bhi.n	800a198 <_printf_i+0x64>
 800a152:	2963      	cmp	r1, #99	; 0x63
 800a154:	d036      	beq.n	800a1c4 <_printf_i+0x90>
 800a156:	d80a      	bhi.n	800a16e <_printf_i+0x3a>
 800a158:	2900      	cmp	r1, #0
 800a15a:	f000 80b9 	beq.w	800a2d0 <_printf_i+0x19c>
 800a15e:	2958      	cmp	r1, #88	; 0x58
 800a160:	f000 8083 	beq.w	800a26a <_printf_i+0x136>
 800a164:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a168:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800a16c:	e032      	b.n	800a1d4 <_printf_i+0xa0>
 800a16e:	2964      	cmp	r1, #100	; 0x64
 800a170:	d001      	beq.n	800a176 <_printf_i+0x42>
 800a172:	2969      	cmp	r1, #105	; 0x69
 800a174:	d1f6      	bne.n	800a164 <_printf_i+0x30>
 800a176:	6820      	ldr	r0, [r4, #0]
 800a178:	6813      	ldr	r3, [r2, #0]
 800a17a:	0605      	lsls	r5, r0, #24
 800a17c:	f103 0104 	add.w	r1, r3, #4
 800a180:	d52a      	bpl.n	800a1d8 <_printf_i+0xa4>
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	6011      	str	r1, [r2, #0]
 800a186:	2b00      	cmp	r3, #0
 800a188:	da03      	bge.n	800a192 <_printf_i+0x5e>
 800a18a:	222d      	movs	r2, #45	; 0x2d
 800a18c:	425b      	negs	r3, r3
 800a18e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800a192:	486f      	ldr	r0, [pc, #444]	; (800a350 <_printf_i+0x21c>)
 800a194:	220a      	movs	r2, #10
 800a196:	e039      	b.n	800a20c <_printf_i+0xd8>
 800a198:	2973      	cmp	r1, #115	; 0x73
 800a19a:	f000 809d 	beq.w	800a2d8 <_printf_i+0x1a4>
 800a19e:	d808      	bhi.n	800a1b2 <_printf_i+0x7e>
 800a1a0:	296f      	cmp	r1, #111	; 0x6f
 800a1a2:	d020      	beq.n	800a1e6 <_printf_i+0xb2>
 800a1a4:	2970      	cmp	r1, #112	; 0x70
 800a1a6:	d1dd      	bne.n	800a164 <_printf_i+0x30>
 800a1a8:	6823      	ldr	r3, [r4, #0]
 800a1aa:	f043 0320 	orr.w	r3, r3, #32
 800a1ae:	6023      	str	r3, [r4, #0]
 800a1b0:	e003      	b.n	800a1ba <_printf_i+0x86>
 800a1b2:	2975      	cmp	r1, #117	; 0x75
 800a1b4:	d017      	beq.n	800a1e6 <_printf_i+0xb2>
 800a1b6:	2978      	cmp	r1, #120	; 0x78
 800a1b8:	d1d4      	bne.n	800a164 <_printf_i+0x30>
 800a1ba:	2378      	movs	r3, #120	; 0x78
 800a1bc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800a1c0:	4864      	ldr	r0, [pc, #400]	; (800a354 <_printf_i+0x220>)
 800a1c2:	e055      	b.n	800a270 <_printf_i+0x13c>
 800a1c4:	6813      	ldr	r3, [r2, #0]
 800a1c6:	1d19      	adds	r1, r3, #4
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	6011      	str	r1, [r2, #0]
 800a1cc:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a1d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a1d4:	2301      	movs	r3, #1
 800a1d6:	e08c      	b.n	800a2f2 <_printf_i+0x1be>
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	6011      	str	r1, [r2, #0]
 800a1dc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800a1e0:	bf18      	it	ne
 800a1e2:	b21b      	sxthne	r3, r3
 800a1e4:	e7cf      	b.n	800a186 <_printf_i+0x52>
 800a1e6:	6813      	ldr	r3, [r2, #0]
 800a1e8:	6825      	ldr	r5, [r4, #0]
 800a1ea:	1d18      	adds	r0, r3, #4
 800a1ec:	6010      	str	r0, [r2, #0]
 800a1ee:	0628      	lsls	r0, r5, #24
 800a1f0:	d501      	bpl.n	800a1f6 <_printf_i+0xc2>
 800a1f2:	681b      	ldr	r3, [r3, #0]
 800a1f4:	e002      	b.n	800a1fc <_printf_i+0xc8>
 800a1f6:	0668      	lsls	r0, r5, #25
 800a1f8:	d5fb      	bpl.n	800a1f2 <_printf_i+0xbe>
 800a1fa:	881b      	ldrh	r3, [r3, #0]
 800a1fc:	4854      	ldr	r0, [pc, #336]	; (800a350 <_printf_i+0x21c>)
 800a1fe:	296f      	cmp	r1, #111	; 0x6f
 800a200:	bf14      	ite	ne
 800a202:	220a      	movne	r2, #10
 800a204:	2208      	moveq	r2, #8
 800a206:	2100      	movs	r1, #0
 800a208:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800a20c:	6865      	ldr	r5, [r4, #4]
 800a20e:	60a5      	str	r5, [r4, #8]
 800a210:	2d00      	cmp	r5, #0
 800a212:	f2c0 8095 	blt.w	800a340 <_printf_i+0x20c>
 800a216:	6821      	ldr	r1, [r4, #0]
 800a218:	f021 0104 	bic.w	r1, r1, #4
 800a21c:	6021      	str	r1, [r4, #0]
 800a21e:	2b00      	cmp	r3, #0
 800a220:	d13d      	bne.n	800a29e <_printf_i+0x16a>
 800a222:	2d00      	cmp	r5, #0
 800a224:	f040 808e 	bne.w	800a344 <_printf_i+0x210>
 800a228:	4665      	mov	r5, ip
 800a22a:	2a08      	cmp	r2, #8
 800a22c:	d10b      	bne.n	800a246 <_printf_i+0x112>
 800a22e:	6823      	ldr	r3, [r4, #0]
 800a230:	07db      	lsls	r3, r3, #31
 800a232:	d508      	bpl.n	800a246 <_printf_i+0x112>
 800a234:	6923      	ldr	r3, [r4, #16]
 800a236:	6862      	ldr	r2, [r4, #4]
 800a238:	429a      	cmp	r2, r3
 800a23a:	bfde      	ittt	le
 800a23c:	2330      	movle	r3, #48	; 0x30
 800a23e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800a242:	f105 35ff 	addle.w	r5, r5, #4294967295
 800a246:	ebac 0305 	sub.w	r3, ip, r5
 800a24a:	6123      	str	r3, [r4, #16]
 800a24c:	f8cd 8000 	str.w	r8, [sp]
 800a250:	463b      	mov	r3, r7
 800a252:	aa03      	add	r2, sp, #12
 800a254:	4621      	mov	r1, r4
 800a256:	4630      	mov	r0, r6
 800a258:	f7ff fef6 	bl	800a048 <_printf_common>
 800a25c:	3001      	adds	r0, #1
 800a25e:	d14d      	bne.n	800a2fc <_printf_i+0x1c8>
 800a260:	f04f 30ff 	mov.w	r0, #4294967295
 800a264:	b005      	add	sp, #20
 800a266:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a26a:	4839      	ldr	r0, [pc, #228]	; (800a350 <_printf_i+0x21c>)
 800a26c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800a270:	6813      	ldr	r3, [r2, #0]
 800a272:	6821      	ldr	r1, [r4, #0]
 800a274:	1d1d      	adds	r5, r3, #4
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	6015      	str	r5, [r2, #0]
 800a27a:	060a      	lsls	r2, r1, #24
 800a27c:	d50b      	bpl.n	800a296 <_printf_i+0x162>
 800a27e:	07ca      	lsls	r2, r1, #31
 800a280:	bf44      	itt	mi
 800a282:	f041 0120 	orrmi.w	r1, r1, #32
 800a286:	6021      	strmi	r1, [r4, #0]
 800a288:	b91b      	cbnz	r3, 800a292 <_printf_i+0x15e>
 800a28a:	6822      	ldr	r2, [r4, #0]
 800a28c:	f022 0220 	bic.w	r2, r2, #32
 800a290:	6022      	str	r2, [r4, #0]
 800a292:	2210      	movs	r2, #16
 800a294:	e7b7      	b.n	800a206 <_printf_i+0xd2>
 800a296:	064d      	lsls	r5, r1, #25
 800a298:	bf48      	it	mi
 800a29a:	b29b      	uxthmi	r3, r3
 800a29c:	e7ef      	b.n	800a27e <_printf_i+0x14a>
 800a29e:	4665      	mov	r5, ip
 800a2a0:	fbb3 f1f2 	udiv	r1, r3, r2
 800a2a4:	fb02 3311 	mls	r3, r2, r1, r3
 800a2a8:	5cc3      	ldrb	r3, [r0, r3]
 800a2aa:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800a2ae:	460b      	mov	r3, r1
 800a2b0:	2900      	cmp	r1, #0
 800a2b2:	d1f5      	bne.n	800a2a0 <_printf_i+0x16c>
 800a2b4:	e7b9      	b.n	800a22a <_printf_i+0xf6>
 800a2b6:	6813      	ldr	r3, [r2, #0]
 800a2b8:	6825      	ldr	r5, [r4, #0]
 800a2ba:	6961      	ldr	r1, [r4, #20]
 800a2bc:	1d18      	adds	r0, r3, #4
 800a2be:	6010      	str	r0, [r2, #0]
 800a2c0:	0628      	lsls	r0, r5, #24
 800a2c2:	681b      	ldr	r3, [r3, #0]
 800a2c4:	d501      	bpl.n	800a2ca <_printf_i+0x196>
 800a2c6:	6019      	str	r1, [r3, #0]
 800a2c8:	e002      	b.n	800a2d0 <_printf_i+0x19c>
 800a2ca:	066a      	lsls	r2, r5, #25
 800a2cc:	d5fb      	bpl.n	800a2c6 <_printf_i+0x192>
 800a2ce:	8019      	strh	r1, [r3, #0]
 800a2d0:	2300      	movs	r3, #0
 800a2d2:	6123      	str	r3, [r4, #16]
 800a2d4:	4665      	mov	r5, ip
 800a2d6:	e7b9      	b.n	800a24c <_printf_i+0x118>
 800a2d8:	6813      	ldr	r3, [r2, #0]
 800a2da:	1d19      	adds	r1, r3, #4
 800a2dc:	6011      	str	r1, [r2, #0]
 800a2de:	681d      	ldr	r5, [r3, #0]
 800a2e0:	6862      	ldr	r2, [r4, #4]
 800a2e2:	2100      	movs	r1, #0
 800a2e4:	4628      	mov	r0, r5
 800a2e6:	f7f5 ff7b 	bl	80001e0 <memchr>
 800a2ea:	b108      	cbz	r0, 800a2f0 <_printf_i+0x1bc>
 800a2ec:	1b40      	subs	r0, r0, r5
 800a2ee:	6060      	str	r0, [r4, #4]
 800a2f0:	6863      	ldr	r3, [r4, #4]
 800a2f2:	6123      	str	r3, [r4, #16]
 800a2f4:	2300      	movs	r3, #0
 800a2f6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800a2fa:	e7a7      	b.n	800a24c <_printf_i+0x118>
 800a2fc:	6923      	ldr	r3, [r4, #16]
 800a2fe:	462a      	mov	r2, r5
 800a300:	4639      	mov	r1, r7
 800a302:	4630      	mov	r0, r6
 800a304:	47c0      	blx	r8
 800a306:	3001      	adds	r0, #1
 800a308:	d0aa      	beq.n	800a260 <_printf_i+0x12c>
 800a30a:	6823      	ldr	r3, [r4, #0]
 800a30c:	079b      	lsls	r3, r3, #30
 800a30e:	d413      	bmi.n	800a338 <_printf_i+0x204>
 800a310:	68e0      	ldr	r0, [r4, #12]
 800a312:	9b03      	ldr	r3, [sp, #12]
 800a314:	4298      	cmp	r0, r3
 800a316:	bfb8      	it	lt
 800a318:	4618      	movlt	r0, r3
 800a31a:	e7a3      	b.n	800a264 <_printf_i+0x130>
 800a31c:	2301      	movs	r3, #1
 800a31e:	464a      	mov	r2, r9
 800a320:	4639      	mov	r1, r7
 800a322:	4630      	mov	r0, r6
 800a324:	47c0      	blx	r8
 800a326:	3001      	adds	r0, #1
 800a328:	d09a      	beq.n	800a260 <_printf_i+0x12c>
 800a32a:	3501      	adds	r5, #1
 800a32c:	68e3      	ldr	r3, [r4, #12]
 800a32e:	9a03      	ldr	r2, [sp, #12]
 800a330:	1a9b      	subs	r3, r3, r2
 800a332:	42ab      	cmp	r3, r5
 800a334:	dcf2      	bgt.n	800a31c <_printf_i+0x1e8>
 800a336:	e7eb      	b.n	800a310 <_printf_i+0x1dc>
 800a338:	2500      	movs	r5, #0
 800a33a:	f104 0919 	add.w	r9, r4, #25
 800a33e:	e7f5      	b.n	800a32c <_printf_i+0x1f8>
 800a340:	2b00      	cmp	r3, #0
 800a342:	d1ac      	bne.n	800a29e <_printf_i+0x16a>
 800a344:	7803      	ldrb	r3, [r0, #0]
 800a346:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800a34a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800a34e:	e76c      	b.n	800a22a <_printf_i+0xf6>
 800a350:	0800d916 	.word	0x0800d916
 800a354:	0800d927 	.word	0x0800d927

0800a358 <iprintf>:
 800a358:	b40f      	push	{r0, r1, r2, r3}
 800a35a:	4b0a      	ldr	r3, [pc, #40]	; (800a384 <iprintf+0x2c>)
 800a35c:	b513      	push	{r0, r1, r4, lr}
 800a35e:	681c      	ldr	r4, [r3, #0]
 800a360:	b124      	cbz	r4, 800a36c <iprintf+0x14>
 800a362:	69a3      	ldr	r3, [r4, #24]
 800a364:	b913      	cbnz	r3, 800a36c <iprintf+0x14>
 800a366:	4620      	mov	r0, r4
 800a368:	f001 f966 	bl	800b638 <__sinit>
 800a36c:	ab05      	add	r3, sp, #20
 800a36e:	9a04      	ldr	r2, [sp, #16]
 800a370:	68a1      	ldr	r1, [r4, #8]
 800a372:	9301      	str	r3, [sp, #4]
 800a374:	4620      	mov	r0, r4
 800a376:	f001 ff87 	bl	800c288 <_vfiprintf_r>
 800a37a:	b002      	add	sp, #8
 800a37c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800a380:	b004      	add	sp, #16
 800a382:	4770      	bx	lr
 800a384:	20000214 	.word	0x20000214

0800a388 <_puts_r>:
 800a388:	b570      	push	{r4, r5, r6, lr}
 800a38a:	460e      	mov	r6, r1
 800a38c:	4605      	mov	r5, r0
 800a38e:	b118      	cbz	r0, 800a398 <_puts_r+0x10>
 800a390:	6983      	ldr	r3, [r0, #24]
 800a392:	b90b      	cbnz	r3, 800a398 <_puts_r+0x10>
 800a394:	f001 f950 	bl	800b638 <__sinit>
 800a398:	69ab      	ldr	r3, [r5, #24]
 800a39a:	68ac      	ldr	r4, [r5, #8]
 800a39c:	b913      	cbnz	r3, 800a3a4 <_puts_r+0x1c>
 800a39e:	4628      	mov	r0, r5
 800a3a0:	f001 f94a 	bl	800b638 <__sinit>
 800a3a4:	4b23      	ldr	r3, [pc, #140]	; (800a434 <_puts_r+0xac>)
 800a3a6:	429c      	cmp	r4, r3
 800a3a8:	d117      	bne.n	800a3da <_puts_r+0x52>
 800a3aa:	686c      	ldr	r4, [r5, #4]
 800a3ac:	89a3      	ldrh	r3, [r4, #12]
 800a3ae:	071b      	lsls	r3, r3, #28
 800a3b0:	d51d      	bpl.n	800a3ee <_puts_r+0x66>
 800a3b2:	6923      	ldr	r3, [r4, #16]
 800a3b4:	b1db      	cbz	r3, 800a3ee <_puts_r+0x66>
 800a3b6:	3e01      	subs	r6, #1
 800a3b8:	68a3      	ldr	r3, [r4, #8]
 800a3ba:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800a3be:	3b01      	subs	r3, #1
 800a3c0:	60a3      	str	r3, [r4, #8]
 800a3c2:	b9e9      	cbnz	r1, 800a400 <_puts_r+0x78>
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	da2e      	bge.n	800a426 <_puts_r+0x9e>
 800a3c8:	4622      	mov	r2, r4
 800a3ca:	210a      	movs	r1, #10
 800a3cc:	4628      	mov	r0, r5
 800a3ce:	f000 f93f 	bl	800a650 <__swbuf_r>
 800a3d2:	3001      	adds	r0, #1
 800a3d4:	d011      	beq.n	800a3fa <_puts_r+0x72>
 800a3d6:	200a      	movs	r0, #10
 800a3d8:	e011      	b.n	800a3fe <_puts_r+0x76>
 800a3da:	4b17      	ldr	r3, [pc, #92]	; (800a438 <_puts_r+0xb0>)
 800a3dc:	429c      	cmp	r4, r3
 800a3de:	d101      	bne.n	800a3e4 <_puts_r+0x5c>
 800a3e0:	68ac      	ldr	r4, [r5, #8]
 800a3e2:	e7e3      	b.n	800a3ac <_puts_r+0x24>
 800a3e4:	4b15      	ldr	r3, [pc, #84]	; (800a43c <_puts_r+0xb4>)
 800a3e6:	429c      	cmp	r4, r3
 800a3e8:	bf08      	it	eq
 800a3ea:	68ec      	ldreq	r4, [r5, #12]
 800a3ec:	e7de      	b.n	800a3ac <_puts_r+0x24>
 800a3ee:	4621      	mov	r1, r4
 800a3f0:	4628      	mov	r0, r5
 800a3f2:	f000 f97f 	bl	800a6f4 <__swsetup_r>
 800a3f6:	2800      	cmp	r0, #0
 800a3f8:	d0dd      	beq.n	800a3b6 <_puts_r+0x2e>
 800a3fa:	f04f 30ff 	mov.w	r0, #4294967295
 800a3fe:	bd70      	pop	{r4, r5, r6, pc}
 800a400:	2b00      	cmp	r3, #0
 800a402:	da04      	bge.n	800a40e <_puts_r+0x86>
 800a404:	69a2      	ldr	r2, [r4, #24]
 800a406:	429a      	cmp	r2, r3
 800a408:	dc06      	bgt.n	800a418 <_puts_r+0x90>
 800a40a:	290a      	cmp	r1, #10
 800a40c:	d004      	beq.n	800a418 <_puts_r+0x90>
 800a40e:	6823      	ldr	r3, [r4, #0]
 800a410:	1c5a      	adds	r2, r3, #1
 800a412:	6022      	str	r2, [r4, #0]
 800a414:	7019      	strb	r1, [r3, #0]
 800a416:	e7cf      	b.n	800a3b8 <_puts_r+0x30>
 800a418:	4622      	mov	r2, r4
 800a41a:	4628      	mov	r0, r5
 800a41c:	f000 f918 	bl	800a650 <__swbuf_r>
 800a420:	3001      	adds	r0, #1
 800a422:	d1c9      	bne.n	800a3b8 <_puts_r+0x30>
 800a424:	e7e9      	b.n	800a3fa <_puts_r+0x72>
 800a426:	6823      	ldr	r3, [r4, #0]
 800a428:	200a      	movs	r0, #10
 800a42a:	1c5a      	adds	r2, r3, #1
 800a42c:	6022      	str	r2, [r4, #0]
 800a42e:	7018      	strb	r0, [r3, #0]
 800a430:	e7e5      	b.n	800a3fe <_puts_r+0x76>
 800a432:	bf00      	nop
 800a434:	0800d968 	.word	0x0800d968
 800a438:	0800d988 	.word	0x0800d988
 800a43c:	0800d948 	.word	0x0800d948

0800a440 <puts>:
 800a440:	4b02      	ldr	r3, [pc, #8]	; (800a44c <puts+0xc>)
 800a442:	4601      	mov	r1, r0
 800a444:	6818      	ldr	r0, [r3, #0]
 800a446:	f7ff bf9f 	b.w	800a388 <_puts_r>
 800a44a:	bf00      	nop
 800a44c:	20000214 	.word	0x20000214

0800a450 <sniprintf>:
 800a450:	b40c      	push	{r2, r3}
 800a452:	b530      	push	{r4, r5, lr}
 800a454:	4b17      	ldr	r3, [pc, #92]	; (800a4b4 <sniprintf+0x64>)
 800a456:	1e0c      	subs	r4, r1, #0
 800a458:	b09d      	sub	sp, #116	; 0x74
 800a45a:	681d      	ldr	r5, [r3, #0]
 800a45c:	da08      	bge.n	800a470 <sniprintf+0x20>
 800a45e:	238b      	movs	r3, #139	; 0x8b
 800a460:	602b      	str	r3, [r5, #0]
 800a462:	f04f 30ff 	mov.w	r0, #4294967295
 800a466:	b01d      	add	sp, #116	; 0x74
 800a468:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800a46c:	b002      	add	sp, #8
 800a46e:	4770      	bx	lr
 800a470:	f44f 7302 	mov.w	r3, #520	; 0x208
 800a474:	f8ad 3014 	strh.w	r3, [sp, #20]
 800a478:	bf14      	ite	ne
 800a47a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800a47e:	4623      	moveq	r3, r4
 800a480:	9304      	str	r3, [sp, #16]
 800a482:	9307      	str	r3, [sp, #28]
 800a484:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800a488:	9002      	str	r0, [sp, #8]
 800a48a:	9006      	str	r0, [sp, #24]
 800a48c:	f8ad 3016 	strh.w	r3, [sp, #22]
 800a490:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800a492:	ab21      	add	r3, sp, #132	; 0x84
 800a494:	a902      	add	r1, sp, #8
 800a496:	4628      	mov	r0, r5
 800a498:	9301      	str	r3, [sp, #4]
 800a49a:	f001 fdd3 	bl	800c044 <_svfiprintf_r>
 800a49e:	1c43      	adds	r3, r0, #1
 800a4a0:	bfbc      	itt	lt
 800a4a2:	238b      	movlt	r3, #139	; 0x8b
 800a4a4:	602b      	strlt	r3, [r5, #0]
 800a4a6:	2c00      	cmp	r4, #0
 800a4a8:	d0dd      	beq.n	800a466 <sniprintf+0x16>
 800a4aa:	9b02      	ldr	r3, [sp, #8]
 800a4ac:	2200      	movs	r2, #0
 800a4ae:	701a      	strb	r2, [r3, #0]
 800a4b0:	e7d9      	b.n	800a466 <sniprintf+0x16>
 800a4b2:	bf00      	nop
 800a4b4:	20000214 	.word	0x20000214

0800a4b8 <siprintf>:
 800a4b8:	b40e      	push	{r1, r2, r3}
 800a4ba:	b500      	push	{lr}
 800a4bc:	b09c      	sub	sp, #112	; 0x70
 800a4be:	ab1d      	add	r3, sp, #116	; 0x74
 800a4c0:	9002      	str	r0, [sp, #8]
 800a4c2:	9006      	str	r0, [sp, #24]
 800a4c4:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800a4c8:	4809      	ldr	r0, [pc, #36]	; (800a4f0 <siprintf+0x38>)
 800a4ca:	9107      	str	r1, [sp, #28]
 800a4cc:	9104      	str	r1, [sp, #16]
 800a4ce:	4909      	ldr	r1, [pc, #36]	; (800a4f4 <siprintf+0x3c>)
 800a4d0:	f853 2b04 	ldr.w	r2, [r3], #4
 800a4d4:	9105      	str	r1, [sp, #20]
 800a4d6:	6800      	ldr	r0, [r0, #0]
 800a4d8:	9301      	str	r3, [sp, #4]
 800a4da:	a902      	add	r1, sp, #8
 800a4dc:	f001 fdb2 	bl	800c044 <_svfiprintf_r>
 800a4e0:	9b02      	ldr	r3, [sp, #8]
 800a4e2:	2200      	movs	r2, #0
 800a4e4:	701a      	strb	r2, [r3, #0]
 800a4e6:	b01c      	add	sp, #112	; 0x70
 800a4e8:	f85d eb04 	ldr.w	lr, [sp], #4
 800a4ec:	b003      	add	sp, #12
 800a4ee:	4770      	bx	lr
 800a4f0:	20000214 	.word	0x20000214
 800a4f4:	ffff0208 	.word	0xffff0208

0800a4f8 <strstr>:
 800a4f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800a4fa:	7803      	ldrb	r3, [r0, #0]
 800a4fc:	b17b      	cbz	r3, 800a51e <strstr+0x26>
 800a4fe:	4604      	mov	r4, r0
 800a500:	7823      	ldrb	r3, [r4, #0]
 800a502:	4620      	mov	r0, r4
 800a504:	1c66      	adds	r6, r4, #1
 800a506:	b17b      	cbz	r3, 800a528 <strstr+0x30>
 800a508:	1e4a      	subs	r2, r1, #1
 800a50a:	1e63      	subs	r3, r4, #1
 800a50c:	f812 5f01 	ldrb.w	r5, [r2, #1]!
 800a510:	b14d      	cbz	r5, 800a526 <strstr+0x2e>
 800a512:	f813 7f01 	ldrb.w	r7, [r3, #1]!
 800a516:	42af      	cmp	r7, r5
 800a518:	4634      	mov	r4, r6
 800a51a:	d0f7      	beq.n	800a50c <strstr+0x14>
 800a51c:	e7f0      	b.n	800a500 <strstr+0x8>
 800a51e:	780b      	ldrb	r3, [r1, #0]
 800a520:	2b00      	cmp	r3, #0
 800a522:	bf18      	it	ne
 800a524:	2000      	movne	r0, #0
 800a526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800a528:	4618      	mov	r0, r3
 800a52a:	e7fc      	b.n	800a526 <strstr+0x2e>

0800a52c <_strtol_l.isra.0>:
 800a52c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a530:	4680      	mov	r8, r0
 800a532:	4689      	mov	r9, r1
 800a534:	4692      	mov	sl, r2
 800a536:	461e      	mov	r6, r3
 800a538:	460f      	mov	r7, r1
 800a53a:	463d      	mov	r5, r7
 800a53c:	9808      	ldr	r0, [sp, #32]
 800a53e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a542:	f001 f903 	bl	800b74c <__locale_ctype_ptr_l>
 800a546:	4420      	add	r0, r4
 800a548:	7843      	ldrb	r3, [r0, #1]
 800a54a:	f013 0308 	ands.w	r3, r3, #8
 800a54e:	d132      	bne.n	800a5b6 <_strtol_l.isra.0+0x8a>
 800a550:	2c2d      	cmp	r4, #45	; 0x2d
 800a552:	d132      	bne.n	800a5ba <_strtol_l.isra.0+0x8e>
 800a554:	787c      	ldrb	r4, [r7, #1]
 800a556:	1cbd      	adds	r5, r7, #2
 800a558:	2201      	movs	r2, #1
 800a55a:	2e00      	cmp	r6, #0
 800a55c:	d05d      	beq.n	800a61a <_strtol_l.isra.0+0xee>
 800a55e:	2e10      	cmp	r6, #16
 800a560:	d109      	bne.n	800a576 <_strtol_l.isra.0+0x4a>
 800a562:	2c30      	cmp	r4, #48	; 0x30
 800a564:	d107      	bne.n	800a576 <_strtol_l.isra.0+0x4a>
 800a566:	782b      	ldrb	r3, [r5, #0]
 800a568:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800a56c:	2b58      	cmp	r3, #88	; 0x58
 800a56e:	d14f      	bne.n	800a610 <_strtol_l.isra.0+0xe4>
 800a570:	786c      	ldrb	r4, [r5, #1]
 800a572:	2610      	movs	r6, #16
 800a574:	3502      	adds	r5, #2
 800a576:	2a00      	cmp	r2, #0
 800a578:	bf14      	ite	ne
 800a57a:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800a57e:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800a582:	2700      	movs	r7, #0
 800a584:	fbb1 fcf6 	udiv	ip, r1, r6
 800a588:	4638      	mov	r0, r7
 800a58a:	fb06 1e1c 	mls	lr, r6, ip, r1
 800a58e:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800a592:	2b09      	cmp	r3, #9
 800a594:	d817      	bhi.n	800a5c6 <_strtol_l.isra.0+0x9a>
 800a596:	461c      	mov	r4, r3
 800a598:	42a6      	cmp	r6, r4
 800a59a:	dd23      	ble.n	800a5e4 <_strtol_l.isra.0+0xb8>
 800a59c:	1c7b      	adds	r3, r7, #1
 800a59e:	d007      	beq.n	800a5b0 <_strtol_l.isra.0+0x84>
 800a5a0:	4584      	cmp	ip, r0
 800a5a2:	d31c      	bcc.n	800a5de <_strtol_l.isra.0+0xb2>
 800a5a4:	d101      	bne.n	800a5aa <_strtol_l.isra.0+0x7e>
 800a5a6:	45a6      	cmp	lr, r4
 800a5a8:	db19      	blt.n	800a5de <_strtol_l.isra.0+0xb2>
 800a5aa:	fb00 4006 	mla	r0, r0, r6, r4
 800a5ae:	2701      	movs	r7, #1
 800a5b0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a5b4:	e7eb      	b.n	800a58e <_strtol_l.isra.0+0x62>
 800a5b6:	462f      	mov	r7, r5
 800a5b8:	e7bf      	b.n	800a53a <_strtol_l.isra.0+0xe>
 800a5ba:	2c2b      	cmp	r4, #43	; 0x2b
 800a5bc:	bf04      	itt	eq
 800a5be:	1cbd      	addeq	r5, r7, #2
 800a5c0:	787c      	ldrbeq	r4, [r7, #1]
 800a5c2:	461a      	mov	r2, r3
 800a5c4:	e7c9      	b.n	800a55a <_strtol_l.isra.0+0x2e>
 800a5c6:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800a5ca:	2b19      	cmp	r3, #25
 800a5cc:	d801      	bhi.n	800a5d2 <_strtol_l.isra.0+0xa6>
 800a5ce:	3c37      	subs	r4, #55	; 0x37
 800a5d0:	e7e2      	b.n	800a598 <_strtol_l.isra.0+0x6c>
 800a5d2:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800a5d6:	2b19      	cmp	r3, #25
 800a5d8:	d804      	bhi.n	800a5e4 <_strtol_l.isra.0+0xb8>
 800a5da:	3c57      	subs	r4, #87	; 0x57
 800a5dc:	e7dc      	b.n	800a598 <_strtol_l.isra.0+0x6c>
 800a5de:	f04f 37ff 	mov.w	r7, #4294967295
 800a5e2:	e7e5      	b.n	800a5b0 <_strtol_l.isra.0+0x84>
 800a5e4:	1c7b      	adds	r3, r7, #1
 800a5e6:	d108      	bne.n	800a5fa <_strtol_l.isra.0+0xce>
 800a5e8:	2322      	movs	r3, #34	; 0x22
 800a5ea:	f8c8 3000 	str.w	r3, [r8]
 800a5ee:	4608      	mov	r0, r1
 800a5f0:	f1ba 0f00 	cmp.w	sl, #0
 800a5f4:	d107      	bne.n	800a606 <_strtol_l.isra.0+0xda>
 800a5f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5fa:	b102      	cbz	r2, 800a5fe <_strtol_l.isra.0+0xd2>
 800a5fc:	4240      	negs	r0, r0
 800a5fe:	f1ba 0f00 	cmp.w	sl, #0
 800a602:	d0f8      	beq.n	800a5f6 <_strtol_l.isra.0+0xca>
 800a604:	b10f      	cbz	r7, 800a60a <_strtol_l.isra.0+0xde>
 800a606:	f105 39ff 	add.w	r9, r5, #4294967295
 800a60a:	f8ca 9000 	str.w	r9, [sl]
 800a60e:	e7f2      	b.n	800a5f6 <_strtol_l.isra.0+0xca>
 800a610:	2430      	movs	r4, #48	; 0x30
 800a612:	2e00      	cmp	r6, #0
 800a614:	d1af      	bne.n	800a576 <_strtol_l.isra.0+0x4a>
 800a616:	2608      	movs	r6, #8
 800a618:	e7ad      	b.n	800a576 <_strtol_l.isra.0+0x4a>
 800a61a:	2c30      	cmp	r4, #48	; 0x30
 800a61c:	d0a3      	beq.n	800a566 <_strtol_l.isra.0+0x3a>
 800a61e:	260a      	movs	r6, #10
 800a620:	e7a9      	b.n	800a576 <_strtol_l.isra.0+0x4a>
	...

0800a624 <strtol>:
 800a624:	4b08      	ldr	r3, [pc, #32]	; (800a648 <strtol+0x24>)
 800a626:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800a628:	681c      	ldr	r4, [r3, #0]
 800a62a:	4d08      	ldr	r5, [pc, #32]	; (800a64c <strtol+0x28>)
 800a62c:	6a23      	ldr	r3, [r4, #32]
 800a62e:	2b00      	cmp	r3, #0
 800a630:	bf08      	it	eq
 800a632:	462b      	moveq	r3, r5
 800a634:	9300      	str	r3, [sp, #0]
 800a636:	4613      	mov	r3, r2
 800a638:	460a      	mov	r2, r1
 800a63a:	4601      	mov	r1, r0
 800a63c:	4620      	mov	r0, r4
 800a63e:	f7ff ff75 	bl	800a52c <_strtol_l.isra.0>
 800a642:	b003      	add	sp, #12
 800a644:	bd30      	pop	{r4, r5, pc}
 800a646:	bf00      	nop
 800a648:	20000214 	.word	0x20000214
 800a64c:	20000278 	.word	0x20000278

0800a650 <__swbuf_r>:
 800a650:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a652:	460e      	mov	r6, r1
 800a654:	4614      	mov	r4, r2
 800a656:	4605      	mov	r5, r0
 800a658:	b118      	cbz	r0, 800a662 <__swbuf_r+0x12>
 800a65a:	6983      	ldr	r3, [r0, #24]
 800a65c:	b90b      	cbnz	r3, 800a662 <__swbuf_r+0x12>
 800a65e:	f000 ffeb 	bl	800b638 <__sinit>
 800a662:	4b21      	ldr	r3, [pc, #132]	; (800a6e8 <__swbuf_r+0x98>)
 800a664:	429c      	cmp	r4, r3
 800a666:	d12a      	bne.n	800a6be <__swbuf_r+0x6e>
 800a668:	686c      	ldr	r4, [r5, #4]
 800a66a:	69a3      	ldr	r3, [r4, #24]
 800a66c:	60a3      	str	r3, [r4, #8]
 800a66e:	89a3      	ldrh	r3, [r4, #12]
 800a670:	071a      	lsls	r2, r3, #28
 800a672:	d52e      	bpl.n	800a6d2 <__swbuf_r+0x82>
 800a674:	6923      	ldr	r3, [r4, #16]
 800a676:	b363      	cbz	r3, 800a6d2 <__swbuf_r+0x82>
 800a678:	6923      	ldr	r3, [r4, #16]
 800a67a:	6820      	ldr	r0, [r4, #0]
 800a67c:	1ac0      	subs	r0, r0, r3
 800a67e:	6963      	ldr	r3, [r4, #20]
 800a680:	b2f6      	uxtb	r6, r6
 800a682:	4283      	cmp	r3, r0
 800a684:	4637      	mov	r7, r6
 800a686:	dc04      	bgt.n	800a692 <__swbuf_r+0x42>
 800a688:	4621      	mov	r1, r4
 800a68a:	4628      	mov	r0, r5
 800a68c:	f000 ff6a 	bl	800b564 <_fflush_r>
 800a690:	bb28      	cbnz	r0, 800a6de <__swbuf_r+0x8e>
 800a692:	68a3      	ldr	r3, [r4, #8]
 800a694:	3b01      	subs	r3, #1
 800a696:	60a3      	str	r3, [r4, #8]
 800a698:	6823      	ldr	r3, [r4, #0]
 800a69a:	1c5a      	adds	r2, r3, #1
 800a69c:	6022      	str	r2, [r4, #0]
 800a69e:	701e      	strb	r6, [r3, #0]
 800a6a0:	6963      	ldr	r3, [r4, #20]
 800a6a2:	3001      	adds	r0, #1
 800a6a4:	4283      	cmp	r3, r0
 800a6a6:	d004      	beq.n	800a6b2 <__swbuf_r+0x62>
 800a6a8:	89a3      	ldrh	r3, [r4, #12]
 800a6aa:	07db      	lsls	r3, r3, #31
 800a6ac:	d519      	bpl.n	800a6e2 <__swbuf_r+0x92>
 800a6ae:	2e0a      	cmp	r6, #10
 800a6b0:	d117      	bne.n	800a6e2 <__swbuf_r+0x92>
 800a6b2:	4621      	mov	r1, r4
 800a6b4:	4628      	mov	r0, r5
 800a6b6:	f000 ff55 	bl	800b564 <_fflush_r>
 800a6ba:	b190      	cbz	r0, 800a6e2 <__swbuf_r+0x92>
 800a6bc:	e00f      	b.n	800a6de <__swbuf_r+0x8e>
 800a6be:	4b0b      	ldr	r3, [pc, #44]	; (800a6ec <__swbuf_r+0x9c>)
 800a6c0:	429c      	cmp	r4, r3
 800a6c2:	d101      	bne.n	800a6c8 <__swbuf_r+0x78>
 800a6c4:	68ac      	ldr	r4, [r5, #8]
 800a6c6:	e7d0      	b.n	800a66a <__swbuf_r+0x1a>
 800a6c8:	4b09      	ldr	r3, [pc, #36]	; (800a6f0 <__swbuf_r+0xa0>)
 800a6ca:	429c      	cmp	r4, r3
 800a6cc:	bf08      	it	eq
 800a6ce:	68ec      	ldreq	r4, [r5, #12]
 800a6d0:	e7cb      	b.n	800a66a <__swbuf_r+0x1a>
 800a6d2:	4621      	mov	r1, r4
 800a6d4:	4628      	mov	r0, r5
 800a6d6:	f000 f80d 	bl	800a6f4 <__swsetup_r>
 800a6da:	2800      	cmp	r0, #0
 800a6dc:	d0cc      	beq.n	800a678 <__swbuf_r+0x28>
 800a6de:	f04f 37ff 	mov.w	r7, #4294967295
 800a6e2:	4638      	mov	r0, r7
 800a6e4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a6e6:	bf00      	nop
 800a6e8:	0800d968 	.word	0x0800d968
 800a6ec:	0800d988 	.word	0x0800d988
 800a6f0:	0800d948 	.word	0x0800d948

0800a6f4 <__swsetup_r>:
 800a6f4:	4b32      	ldr	r3, [pc, #200]	; (800a7c0 <__swsetup_r+0xcc>)
 800a6f6:	b570      	push	{r4, r5, r6, lr}
 800a6f8:	681d      	ldr	r5, [r3, #0]
 800a6fa:	4606      	mov	r6, r0
 800a6fc:	460c      	mov	r4, r1
 800a6fe:	b125      	cbz	r5, 800a70a <__swsetup_r+0x16>
 800a700:	69ab      	ldr	r3, [r5, #24]
 800a702:	b913      	cbnz	r3, 800a70a <__swsetup_r+0x16>
 800a704:	4628      	mov	r0, r5
 800a706:	f000 ff97 	bl	800b638 <__sinit>
 800a70a:	4b2e      	ldr	r3, [pc, #184]	; (800a7c4 <__swsetup_r+0xd0>)
 800a70c:	429c      	cmp	r4, r3
 800a70e:	d10f      	bne.n	800a730 <__swsetup_r+0x3c>
 800a710:	686c      	ldr	r4, [r5, #4]
 800a712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a716:	b29a      	uxth	r2, r3
 800a718:	0715      	lsls	r5, r2, #28
 800a71a:	d42c      	bmi.n	800a776 <__swsetup_r+0x82>
 800a71c:	06d0      	lsls	r0, r2, #27
 800a71e:	d411      	bmi.n	800a744 <__swsetup_r+0x50>
 800a720:	2209      	movs	r2, #9
 800a722:	6032      	str	r2, [r6, #0]
 800a724:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a728:	81a3      	strh	r3, [r4, #12]
 800a72a:	f04f 30ff 	mov.w	r0, #4294967295
 800a72e:	e03e      	b.n	800a7ae <__swsetup_r+0xba>
 800a730:	4b25      	ldr	r3, [pc, #148]	; (800a7c8 <__swsetup_r+0xd4>)
 800a732:	429c      	cmp	r4, r3
 800a734:	d101      	bne.n	800a73a <__swsetup_r+0x46>
 800a736:	68ac      	ldr	r4, [r5, #8]
 800a738:	e7eb      	b.n	800a712 <__swsetup_r+0x1e>
 800a73a:	4b24      	ldr	r3, [pc, #144]	; (800a7cc <__swsetup_r+0xd8>)
 800a73c:	429c      	cmp	r4, r3
 800a73e:	bf08      	it	eq
 800a740:	68ec      	ldreq	r4, [r5, #12]
 800a742:	e7e6      	b.n	800a712 <__swsetup_r+0x1e>
 800a744:	0751      	lsls	r1, r2, #29
 800a746:	d512      	bpl.n	800a76e <__swsetup_r+0x7a>
 800a748:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800a74a:	b141      	cbz	r1, 800a75e <__swsetup_r+0x6a>
 800a74c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800a750:	4299      	cmp	r1, r3
 800a752:	d002      	beq.n	800a75a <__swsetup_r+0x66>
 800a754:	4630      	mov	r0, r6
 800a756:	f001 fb73 	bl	800be40 <_free_r>
 800a75a:	2300      	movs	r3, #0
 800a75c:	6363      	str	r3, [r4, #52]	; 0x34
 800a75e:	89a3      	ldrh	r3, [r4, #12]
 800a760:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800a764:	81a3      	strh	r3, [r4, #12]
 800a766:	2300      	movs	r3, #0
 800a768:	6063      	str	r3, [r4, #4]
 800a76a:	6923      	ldr	r3, [r4, #16]
 800a76c:	6023      	str	r3, [r4, #0]
 800a76e:	89a3      	ldrh	r3, [r4, #12]
 800a770:	f043 0308 	orr.w	r3, r3, #8
 800a774:	81a3      	strh	r3, [r4, #12]
 800a776:	6923      	ldr	r3, [r4, #16]
 800a778:	b94b      	cbnz	r3, 800a78e <__swsetup_r+0x9a>
 800a77a:	89a3      	ldrh	r3, [r4, #12]
 800a77c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800a780:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800a784:	d003      	beq.n	800a78e <__swsetup_r+0x9a>
 800a786:	4621      	mov	r1, r4
 800a788:	4630      	mov	r0, r6
 800a78a:	f001 f815 	bl	800b7b8 <__smakebuf_r>
 800a78e:	89a2      	ldrh	r2, [r4, #12]
 800a790:	f012 0301 	ands.w	r3, r2, #1
 800a794:	d00c      	beq.n	800a7b0 <__swsetup_r+0xbc>
 800a796:	2300      	movs	r3, #0
 800a798:	60a3      	str	r3, [r4, #8]
 800a79a:	6963      	ldr	r3, [r4, #20]
 800a79c:	425b      	negs	r3, r3
 800a79e:	61a3      	str	r3, [r4, #24]
 800a7a0:	6923      	ldr	r3, [r4, #16]
 800a7a2:	b953      	cbnz	r3, 800a7ba <__swsetup_r+0xc6>
 800a7a4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800a7a8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800a7ac:	d1ba      	bne.n	800a724 <__swsetup_r+0x30>
 800a7ae:	bd70      	pop	{r4, r5, r6, pc}
 800a7b0:	0792      	lsls	r2, r2, #30
 800a7b2:	bf58      	it	pl
 800a7b4:	6963      	ldrpl	r3, [r4, #20]
 800a7b6:	60a3      	str	r3, [r4, #8]
 800a7b8:	e7f2      	b.n	800a7a0 <__swsetup_r+0xac>
 800a7ba:	2000      	movs	r0, #0
 800a7bc:	e7f7      	b.n	800a7ae <__swsetup_r+0xba>
 800a7be:	bf00      	nop
 800a7c0:	20000214 	.word	0x20000214
 800a7c4:	0800d968 	.word	0x0800d968
 800a7c8:	0800d988 	.word	0x0800d988
 800a7cc:	0800d948 	.word	0x0800d948

0800a7d0 <quorem>:
 800a7d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a7d4:	6903      	ldr	r3, [r0, #16]
 800a7d6:	690c      	ldr	r4, [r1, #16]
 800a7d8:	42a3      	cmp	r3, r4
 800a7da:	4680      	mov	r8, r0
 800a7dc:	f2c0 8082 	blt.w	800a8e4 <quorem+0x114>
 800a7e0:	3c01      	subs	r4, #1
 800a7e2:	f101 0714 	add.w	r7, r1, #20
 800a7e6:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800a7ea:	f100 0614 	add.w	r6, r0, #20
 800a7ee:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800a7f2:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a7f6:	eb06 030c 	add.w	r3, r6, ip
 800a7fa:	3501      	adds	r5, #1
 800a7fc:	eb07 090c 	add.w	r9, r7, ip
 800a800:	9301      	str	r3, [sp, #4]
 800a802:	fbb0 f5f5 	udiv	r5, r0, r5
 800a806:	b395      	cbz	r5, 800a86e <quorem+0x9e>
 800a808:	f04f 0a00 	mov.w	sl, #0
 800a80c:	4638      	mov	r0, r7
 800a80e:	46b6      	mov	lr, r6
 800a810:	46d3      	mov	fp, sl
 800a812:	f850 2b04 	ldr.w	r2, [r0], #4
 800a816:	b293      	uxth	r3, r2
 800a818:	fb05 a303 	mla	r3, r5, r3, sl
 800a81c:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800a820:	b29b      	uxth	r3, r3
 800a822:	ebab 0303 	sub.w	r3, fp, r3
 800a826:	0c12      	lsrs	r2, r2, #16
 800a828:	f8de b000 	ldr.w	fp, [lr]
 800a82c:	fb05 a202 	mla	r2, r5, r2, sl
 800a830:	fa13 f38b 	uxtah	r3, r3, fp
 800a834:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800a838:	fa1f fb82 	uxth.w	fp, r2
 800a83c:	f8de 2000 	ldr.w	r2, [lr]
 800a840:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800a844:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a848:	b29b      	uxth	r3, r3
 800a84a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a84e:	4581      	cmp	r9, r0
 800a850:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800a854:	f84e 3b04 	str.w	r3, [lr], #4
 800a858:	d2db      	bcs.n	800a812 <quorem+0x42>
 800a85a:	f856 300c 	ldr.w	r3, [r6, ip]
 800a85e:	b933      	cbnz	r3, 800a86e <quorem+0x9e>
 800a860:	9b01      	ldr	r3, [sp, #4]
 800a862:	3b04      	subs	r3, #4
 800a864:	429e      	cmp	r6, r3
 800a866:	461a      	mov	r2, r3
 800a868:	d330      	bcc.n	800a8cc <quorem+0xfc>
 800a86a:	f8c8 4010 	str.w	r4, [r8, #16]
 800a86e:	4640      	mov	r0, r8
 800a870:	f001 fa12 	bl	800bc98 <__mcmp>
 800a874:	2800      	cmp	r0, #0
 800a876:	db25      	blt.n	800a8c4 <quorem+0xf4>
 800a878:	3501      	adds	r5, #1
 800a87a:	4630      	mov	r0, r6
 800a87c:	f04f 0c00 	mov.w	ip, #0
 800a880:	f857 2b04 	ldr.w	r2, [r7], #4
 800a884:	f8d0 e000 	ldr.w	lr, [r0]
 800a888:	b293      	uxth	r3, r2
 800a88a:	ebac 0303 	sub.w	r3, ip, r3
 800a88e:	0c12      	lsrs	r2, r2, #16
 800a890:	fa13 f38e 	uxtah	r3, r3, lr
 800a894:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800a898:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800a89c:	b29b      	uxth	r3, r3
 800a89e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800a8a2:	45b9      	cmp	r9, r7
 800a8a4:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800a8a8:	f840 3b04 	str.w	r3, [r0], #4
 800a8ac:	d2e8      	bcs.n	800a880 <quorem+0xb0>
 800a8ae:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800a8b2:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800a8b6:	b92a      	cbnz	r2, 800a8c4 <quorem+0xf4>
 800a8b8:	3b04      	subs	r3, #4
 800a8ba:	429e      	cmp	r6, r3
 800a8bc:	461a      	mov	r2, r3
 800a8be:	d30b      	bcc.n	800a8d8 <quorem+0x108>
 800a8c0:	f8c8 4010 	str.w	r4, [r8, #16]
 800a8c4:	4628      	mov	r0, r5
 800a8c6:	b003      	add	sp, #12
 800a8c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8cc:	6812      	ldr	r2, [r2, #0]
 800a8ce:	3b04      	subs	r3, #4
 800a8d0:	2a00      	cmp	r2, #0
 800a8d2:	d1ca      	bne.n	800a86a <quorem+0x9a>
 800a8d4:	3c01      	subs	r4, #1
 800a8d6:	e7c5      	b.n	800a864 <quorem+0x94>
 800a8d8:	6812      	ldr	r2, [r2, #0]
 800a8da:	3b04      	subs	r3, #4
 800a8dc:	2a00      	cmp	r2, #0
 800a8de:	d1ef      	bne.n	800a8c0 <quorem+0xf0>
 800a8e0:	3c01      	subs	r4, #1
 800a8e2:	e7ea      	b.n	800a8ba <quorem+0xea>
 800a8e4:	2000      	movs	r0, #0
 800a8e6:	e7ee      	b.n	800a8c6 <quorem+0xf6>

0800a8e8 <_dtoa_r>:
 800a8e8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a8ec:	ec57 6b10 	vmov	r6, r7, d0
 800a8f0:	b097      	sub	sp, #92	; 0x5c
 800a8f2:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800a8f4:	9106      	str	r1, [sp, #24]
 800a8f6:	4604      	mov	r4, r0
 800a8f8:	920b      	str	r2, [sp, #44]	; 0x2c
 800a8fa:	9312      	str	r3, [sp, #72]	; 0x48
 800a8fc:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800a900:	e9cd 6700 	strd	r6, r7, [sp]
 800a904:	b93d      	cbnz	r5, 800a916 <_dtoa_r+0x2e>
 800a906:	2010      	movs	r0, #16
 800a908:	f000 ff96 	bl	800b838 <malloc>
 800a90c:	6260      	str	r0, [r4, #36]	; 0x24
 800a90e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800a912:	6005      	str	r5, [r0, #0]
 800a914:	60c5      	str	r5, [r0, #12]
 800a916:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a918:	6819      	ldr	r1, [r3, #0]
 800a91a:	b151      	cbz	r1, 800a932 <_dtoa_r+0x4a>
 800a91c:	685a      	ldr	r2, [r3, #4]
 800a91e:	604a      	str	r2, [r1, #4]
 800a920:	2301      	movs	r3, #1
 800a922:	4093      	lsls	r3, r2
 800a924:	608b      	str	r3, [r1, #8]
 800a926:	4620      	mov	r0, r4
 800a928:	f000 ffd4 	bl	800b8d4 <_Bfree>
 800a92c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a92e:	2200      	movs	r2, #0
 800a930:	601a      	str	r2, [r3, #0]
 800a932:	1e3b      	subs	r3, r7, #0
 800a934:	bfbb      	ittet	lt
 800a936:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800a93a:	9301      	strlt	r3, [sp, #4]
 800a93c:	2300      	movge	r3, #0
 800a93e:	2201      	movlt	r2, #1
 800a940:	bfac      	ite	ge
 800a942:	f8c8 3000 	strge.w	r3, [r8]
 800a946:	f8c8 2000 	strlt.w	r2, [r8]
 800a94a:	4baf      	ldr	r3, [pc, #700]	; (800ac08 <_dtoa_r+0x320>)
 800a94c:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800a950:	ea33 0308 	bics.w	r3, r3, r8
 800a954:	d114      	bne.n	800a980 <_dtoa_r+0x98>
 800a956:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a958:	f242 730f 	movw	r3, #9999	; 0x270f
 800a95c:	6013      	str	r3, [r2, #0]
 800a95e:	9b00      	ldr	r3, [sp, #0]
 800a960:	b923      	cbnz	r3, 800a96c <_dtoa_r+0x84>
 800a962:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800a966:	2800      	cmp	r0, #0
 800a968:	f000 8542 	beq.w	800b3f0 <_dtoa_r+0xb08>
 800a96c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a96e:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800ac1c <_dtoa_r+0x334>
 800a972:	2b00      	cmp	r3, #0
 800a974:	f000 8544 	beq.w	800b400 <_dtoa_r+0xb18>
 800a978:	f10b 0303 	add.w	r3, fp, #3
 800a97c:	f000 bd3e 	b.w	800b3fc <_dtoa_r+0xb14>
 800a980:	e9dd 6700 	ldrd	r6, r7, [sp]
 800a984:	2200      	movs	r2, #0
 800a986:	2300      	movs	r3, #0
 800a988:	4630      	mov	r0, r6
 800a98a:	4639      	mov	r1, r7
 800a98c:	f7f6 f89c 	bl	8000ac8 <__aeabi_dcmpeq>
 800a990:	4681      	mov	r9, r0
 800a992:	b168      	cbz	r0, 800a9b0 <_dtoa_r+0xc8>
 800a994:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800a996:	2301      	movs	r3, #1
 800a998:	6013      	str	r3, [r2, #0]
 800a99a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800a99c:	2b00      	cmp	r3, #0
 800a99e:	f000 8524 	beq.w	800b3ea <_dtoa_r+0xb02>
 800a9a2:	4b9a      	ldr	r3, [pc, #616]	; (800ac0c <_dtoa_r+0x324>)
 800a9a4:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800a9a6:	f103 3bff 	add.w	fp, r3, #4294967295
 800a9aa:	6013      	str	r3, [r2, #0]
 800a9ac:	f000 bd28 	b.w	800b400 <_dtoa_r+0xb18>
 800a9b0:	aa14      	add	r2, sp, #80	; 0x50
 800a9b2:	a915      	add	r1, sp, #84	; 0x54
 800a9b4:	ec47 6b10 	vmov	d0, r6, r7
 800a9b8:	4620      	mov	r0, r4
 800a9ba:	f001 f9e4 	bl	800bd86 <__d2b>
 800a9be:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800a9c2:	9004      	str	r0, [sp, #16]
 800a9c4:	2d00      	cmp	r5, #0
 800a9c6:	d07c      	beq.n	800aac2 <_dtoa_r+0x1da>
 800a9c8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800a9cc:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800a9d0:	46b2      	mov	sl, r6
 800a9d2:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800a9d6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800a9da:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800a9de:	2200      	movs	r2, #0
 800a9e0:	4b8b      	ldr	r3, [pc, #556]	; (800ac10 <_dtoa_r+0x328>)
 800a9e2:	4650      	mov	r0, sl
 800a9e4:	4659      	mov	r1, fp
 800a9e6:	f7f5 fc4f 	bl	8000288 <__aeabi_dsub>
 800a9ea:	a381      	add	r3, pc, #516	; (adr r3, 800abf0 <_dtoa_r+0x308>)
 800a9ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9f0:	f7f5 fe02 	bl	80005f8 <__aeabi_dmul>
 800a9f4:	a380      	add	r3, pc, #512	; (adr r3, 800abf8 <_dtoa_r+0x310>)
 800a9f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9fa:	f7f5 fc47 	bl	800028c <__adddf3>
 800a9fe:	4606      	mov	r6, r0
 800aa00:	4628      	mov	r0, r5
 800aa02:	460f      	mov	r7, r1
 800aa04:	f7f5 fd8e 	bl	8000524 <__aeabi_i2d>
 800aa08:	a37d      	add	r3, pc, #500	; (adr r3, 800ac00 <_dtoa_r+0x318>)
 800aa0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa0e:	f7f5 fdf3 	bl	80005f8 <__aeabi_dmul>
 800aa12:	4602      	mov	r2, r0
 800aa14:	460b      	mov	r3, r1
 800aa16:	4630      	mov	r0, r6
 800aa18:	4639      	mov	r1, r7
 800aa1a:	f7f5 fc37 	bl	800028c <__adddf3>
 800aa1e:	4606      	mov	r6, r0
 800aa20:	460f      	mov	r7, r1
 800aa22:	f7f6 f899 	bl	8000b58 <__aeabi_d2iz>
 800aa26:	2200      	movs	r2, #0
 800aa28:	4682      	mov	sl, r0
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	4630      	mov	r0, r6
 800aa2e:	4639      	mov	r1, r7
 800aa30:	f7f6 f854 	bl	8000adc <__aeabi_dcmplt>
 800aa34:	b148      	cbz	r0, 800aa4a <_dtoa_r+0x162>
 800aa36:	4650      	mov	r0, sl
 800aa38:	f7f5 fd74 	bl	8000524 <__aeabi_i2d>
 800aa3c:	4632      	mov	r2, r6
 800aa3e:	463b      	mov	r3, r7
 800aa40:	f7f6 f842 	bl	8000ac8 <__aeabi_dcmpeq>
 800aa44:	b908      	cbnz	r0, 800aa4a <_dtoa_r+0x162>
 800aa46:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa4a:	f1ba 0f16 	cmp.w	sl, #22
 800aa4e:	d859      	bhi.n	800ab04 <_dtoa_r+0x21c>
 800aa50:	4970      	ldr	r1, [pc, #448]	; (800ac14 <_dtoa_r+0x32c>)
 800aa52:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800aa56:	e9dd 2300 	ldrd	r2, r3, [sp]
 800aa5a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800aa5e:	f7f6 f85b 	bl	8000b18 <__aeabi_dcmpgt>
 800aa62:	2800      	cmp	r0, #0
 800aa64:	d050      	beq.n	800ab08 <_dtoa_r+0x220>
 800aa66:	f10a 3aff 	add.w	sl, sl, #4294967295
 800aa6a:	2300      	movs	r3, #0
 800aa6c:	930f      	str	r3, [sp, #60]	; 0x3c
 800aa6e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800aa70:	1b5d      	subs	r5, r3, r5
 800aa72:	f1b5 0801 	subs.w	r8, r5, #1
 800aa76:	bf49      	itett	mi
 800aa78:	f1c5 0301 	rsbmi	r3, r5, #1
 800aa7c:	2300      	movpl	r3, #0
 800aa7e:	9305      	strmi	r3, [sp, #20]
 800aa80:	f04f 0800 	movmi.w	r8, #0
 800aa84:	bf58      	it	pl
 800aa86:	9305      	strpl	r3, [sp, #20]
 800aa88:	f1ba 0f00 	cmp.w	sl, #0
 800aa8c:	db3e      	blt.n	800ab0c <_dtoa_r+0x224>
 800aa8e:	2300      	movs	r3, #0
 800aa90:	44d0      	add	r8, sl
 800aa92:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800aa96:	9307      	str	r3, [sp, #28]
 800aa98:	9b06      	ldr	r3, [sp, #24]
 800aa9a:	2b09      	cmp	r3, #9
 800aa9c:	f200 8090 	bhi.w	800abc0 <_dtoa_r+0x2d8>
 800aaa0:	2b05      	cmp	r3, #5
 800aaa2:	bfc4      	itt	gt
 800aaa4:	3b04      	subgt	r3, #4
 800aaa6:	9306      	strgt	r3, [sp, #24]
 800aaa8:	9b06      	ldr	r3, [sp, #24]
 800aaaa:	f1a3 0302 	sub.w	r3, r3, #2
 800aaae:	bfcc      	ite	gt
 800aab0:	2500      	movgt	r5, #0
 800aab2:	2501      	movle	r5, #1
 800aab4:	2b03      	cmp	r3, #3
 800aab6:	f200 808f 	bhi.w	800abd8 <_dtoa_r+0x2f0>
 800aaba:	e8df f003 	tbb	[pc, r3]
 800aabe:	7f7d      	.short	0x7f7d
 800aac0:	7131      	.short	0x7131
 800aac2:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800aac6:	441d      	add	r5, r3
 800aac8:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800aacc:	2820      	cmp	r0, #32
 800aace:	dd13      	ble.n	800aaf8 <_dtoa_r+0x210>
 800aad0:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800aad4:	9b00      	ldr	r3, [sp, #0]
 800aad6:	fa08 f800 	lsl.w	r8, r8, r0
 800aada:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800aade:	fa23 f000 	lsr.w	r0, r3, r0
 800aae2:	ea48 0000 	orr.w	r0, r8, r0
 800aae6:	f7f5 fd0d 	bl	8000504 <__aeabi_ui2d>
 800aaea:	2301      	movs	r3, #1
 800aaec:	4682      	mov	sl, r0
 800aaee:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800aaf2:	3d01      	subs	r5, #1
 800aaf4:	9313      	str	r3, [sp, #76]	; 0x4c
 800aaf6:	e772      	b.n	800a9de <_dtoa_r+0xf6>
 800aaf8:	9b00      	ldr	r3, [sp, #0]
 800aafa:	f1c0 0020 	rsb	r0, r0, #32
 800aafe:	fa03 f000 	lsl.w	r0, r3, r0
 800ab02:	e7f0      	b.n	800aae6 <_dtoa_r+0x1fe>
 800ab04:	2301      	movs	r3, #1
 800ab06:	e7b1      	b.n	800aa6c <_dtoa_r+0x184>
 800ab08:	900f      	str	r0, [sp, #60]	; 0x3c
 800ab0a:	e7b0      	b.n	800aa6e <_dtoa_r+0x186>
 800ab0c:	9b05      	ldr	r3, [sp, #20]
 800ab0e:	eba3 030a 	sub.w	r3, r3, sl
 800ab12:	9305      	str	r3, [sp, #20]
 800ab14:	f1ca 0300 	rsb	r3, sl, #0
 800ab18:	9307      	str	r3, [sp, #28]
 800ab1a:	2300      	movs	r3, #0
 800ab1c:	930e      	str	r3, [sp, #56]	; 0x38
 800ab1e:	e7bb      	b.n	800aa98 <_dtoa_r+0x1b0>
 800ab20:	2301      	movs	r3, #1
 800ab22:	930a      	str	r3, [sp, #40]	; 0x28
 800ab24:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab26:	2b00      	cmp	r3, #0
 800ab28:	dd59      	ble.n	800abde <_dtoa_r+0x2f6>
 800ab2a:	9302      	str	r3, [sp, #8]
 800ab2c:	4699      	mov	r9, r3
 800ab2e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800ab30:	2200      	movs	r2, #0
 800ab32:	6072      	str	r2, [r6, #4]
 800ab34:	2204      	movs	r2, #4
 800ab36:	f102 0014 	add.w	r0, r2, #20
 800ab3a:	4298      	cmp	r0, r3
 800ab3c:	6871      	ldr	r1, [r6, #4]
 800ab3e:	d953      	bls.n	800abe8 <_dtoa_r+0x300>
 800ab40:	4620      	mov	r0, r4
 800ab42:	f000 fe93 	bl	800b86c <_Balloc>
 800ab46:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ab48:	6030      	str	r0, [r6, #0]
 800ab4a:	f1b9 0f0e 	cmp.w	r9, #14
 800ab4e:	f8d3 b000 	ldr.w	fp, [r3]
 800ab52:	f200 80e6 	bhi.w	800ad22 <_dtoa_r+0x43a>
 800ab56:	2d00      	cmp	r5, #0
 800ab58:	f000 80e3 	beq.w	800ad22 <_dtoa_r+0x43a>
 800ab5c:	ed9d 7b00 	vldr	d7, [sp]
 800ab60:	f1ba 0f00 	cmp.w	sl, #0
 800ab64:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800ab68:	dd74      	ble.n	800ac54 <_dtoa_r+0x36c>
 800ab6a:	4a2a      	ldr	r2, [pc, #168]	; (800ac14 <_dtoa_r+0x32c>)
 800ab6c:	f00a 030f 	and.w	r3, sl, #15
 800ab70:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800ab74:	ed93 7b00 	vldr	d7, [r3]
 800ab78:	ea4f 162a 	mov.w	r6, sl, asr #4
 800ab7c:	06f0      	lsls	r0, r6, #27
 800ab7e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800ab82:	d565      	bpl.n	800ac50 <_dtoa_r+0x368>
 800ab84:	4b24      	ldr	r3, [pc, #144]	; (800ac18 <_dtoa_r+0x330>)
 800ab86:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ab8a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800ab8e:	f7f5 fe5d 	bl	800084c <__aeabi_ddiv>
 800ab92:	e9cd 0100 	strd	r0, r1, [sp]
 800ab96:	f006 060f 	and.w	r6, r6, #15
 800ab9a:	2503      	movs	r5, #3
 800ab9c:	4f1e      	ldr	r7, [pc, #120]	; (800ac18 <_dtoa_r+0x330>)
 800ab9e:	e04c      	b.n	800ac3a <_dtoa_r+0x352>
 800aba0:	2301      	movs	r3, #1
 800aba2:	930a      	str	r3, [sp, #40]	; 0x28
 800aba4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800aba6:	4453      	add	r3, sl
 800aba8:	f103 0901 	add.w	r9, r3, #1
 800abac:	9302      	str	r3, [sp, #8]
 800abae:	464b      	mov	r3, r9
 800abb0:	2b01      	cmp	r3, #1
 800abb2:	bfb8      	it	lt
 800abb4:	2301      	movlt	r3, #1
 800abb6:	e7ba      	b.n	800ab2e <_dtoa_r+0x246>
 800abb8:	2300      	movs	r3, #0
 800abba:	e7b2      	b.n	800ab22 <_dtoa_r+0x23a>
 800abbc:	2300      	movs	r3, #0
 800abbe:	e7f0      	b.n	800aba2 <_dtoa_r+0x2ba>
 800abc0:	2501      	movs	r5, #1
 800abc2:	2300      	movs	r3, #0
 800abc4:	9306      	str	r3, [sp, #24]
 800abc6:	950a      	str	r5, [sp, #40]	; 0x28
 800abc8:	f04f 33ff 	mov.w	r3, #4294967295
 800abcc:	9302      	str	r3, [sp, #8]
 800abce:	4699      	mov	r9, r3
 800abd0:	2200      	movs	r2, #0
 800abd2:	2312      	movs	r3, #18
 800abd4:	920b      	str	r2, [sp, #44]	; 0x2c
 800abd6:	e7aa      	b.n	800ab2e <_dtoa_r+0x246>
 800abd8:	2301      	movs	r3, #1
 800abda:	930a      	str	r3, [sp, #40]	; 0x28
 800abdc:	e7f4      	b.n	800abc8 <_dtoa_r+0x2e0>
 800abde:	2301      	movs	r3, #1
 800abe0:	9302      	str	r3, [sp, #8]
 800abe2:	4699      	mov	r9, r3
 800abe4:	461a      	mov	r2, r3
 800abe6:	e7f5      	b.n	800abd4 <_dtoa_r+0x2ec>
 800abe8:	3101      	adds	r1, #1
 800abea:	6071      	str	r1, [r6, #4]
 800abec:	0052      	lsls	r2, r2, #1
 800abee:	e7a2      	b.n	800ab36 <_dtoa_r+0x24e>
 800abf0:	636f4361 	.word	0x636f4361
 800abf4:	3fd287a7 	.word	0x3fd287a7
 800abf8:	8b60c8b3 	.word	0x8b60c8b3
 800abfc:	3fc68a28 	.word	0x3fc68a28
 800ac00:	509f79fb 	.word	0x509f79fb
 800ac04:	3fd34413 	.word	0x3fd34413
 800ac08:	7ff00000 	.word	0x7ff00000
 800ac0c:	0800d915 	.word	0x0800d915
 800ac10:	3ff80000 	.word	0x3ff80000
 800ac14:	0800d9e0 	.word	0x0800d9e0
 800ac18:	0800d9b8 	.word	0x0800d9b8
 800ac1c:	0800d941 	.word	0x0800d941
 800ac20:	07f1      	lsls	r1, r6, #31
 800ac22:	d508      	bpl.n	800ac36 <_dtoa_r+0x34e>
 800ac24:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800ac28:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ac2c:	f7f5 fce4 	bl	80005f8 <__aeabi_dmul>
 800ac30:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800ac34:	3501      	adds	r5, #1
 800ac36:	1076      	asrs	r6, r6, #1
 800ac38:	3708      	adds	r7, #8
 800ac3a:	2e00      	cmp	r6, #0
 800ac3c:	d1f0      	bne.n	800ac20 <_dtoa_r+0x338>
 800ac3e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800ac42:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ac46:	f7f5 fe01 	bl	800084c <__aeabi_ddiv>
 800ac4a:	e9cd 0100 	strd	r0, r1, [sp]
 800ac4e:	e01a      	b.n	800ac86 <_dtoa_r+0x39e>
 800ac50:	2502      	movs	r5, #2
 800ac52:	e7a3      	b.n	800ab9c <_dtoa_r+0x2b4>
 800ac54:	f000 80a0 	beq.w	800ad98 <_dtoa_r+0x4b0>
 800ac58:	f1ca 0600 	rsb	r6, sl, #0
 800ac5c:	4b9f      	ldr	r3, [pc, #636]	; (800aedc <_dtoa_r+0x5f4>)
 800ac5e:	4fa0      	ldr	r7, [pc, #640]	; (800aee0 <_dtoa_r+0x5f8>)
 800ac60:	f006 020f 	and.w	r2, r6, #15
 800ac64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ac68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac6c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800ac70:	f7f5 fcc2 	bl	80005f8 <__aeabi_dmul>
 800ac74:	e9cd 0100 	strd	r0, r1, [sp]
 800ac78:	1136      	asrs	r6, r6, #4
 800ac7a:	2300      	movs	r3, #0
 800ac7c:	2502      	movs	r5, #2
 800ac7e:	2e00      	cmp	r6, #0
 800ac80:	d17f      	bne.n	800ad82 <_dtoa_r+0x49a>
 800ac82:	2b00      	cmp	r3, #0
 800ac84:	d1e1      	bne.n	800ac4a <_dtoa_r+0x362>
 800ac86:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	f000 8087 	beq.w	800ad9c <_dtoa_r+0x4b4>
 800ac8e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800ac92:	2200      	movs	r2, #0
 800ac94:	4b93      	ldr	r3, [pc, #588]	; (800aee4 <_dtoa_r+0x5fc>)
 800ac96:	4630      	mov	r0, r6
 800ac98:	4639      	mov	r1, r7
 800ac9a:	f7f5 ff1f 	bl	8000adc <__aeabi_dcmplt>
 800ac9e:	2800      	cmp	r0, #0
 800aca0:	d07c      	beq.n	800ad9c <_dtoa_r+0x4b4>
 800aca2:	f1b9 0f00 	cmp.w	r9, #0
 800aca6:	d079      	beq.n	800ad9c <_dtoa_r+0x4b4>
 800aca8:	9b02      	ldr	r3, [sp, #8]
 800acaa:	2b00      	cmp	r3, #0
 800acac:	dd35      	ble.n	800ad1a <_dtoa_r+0x432>
 800acae:	f10a 33ff 	add.w	r3, sl, #4294967295
 800acb2:	9308      	str	r3, [sp, #32]
 800acb4:	4639      	mov	r1, r7
 800acb6:	2200      	movs	r2, #0
 800acb8:	4b8b      	ldr	r3, [pc, #556]	; (800aee8 <_dtoa_r+0x600>)
 800acba:	4630      	mov	r0, r6
 800acbc:	f7f5 fc9c 	bl	80005f8 <__aeabi_dmul>
 800acc0:	e9cd 0100 	strd	r0, r1, [sp]
 800acc4:	9f02      	ldr	r7, [sp, #8]
 800acc6:	3501      	adds	r5, #1
 800acc8:	4628      	mov	r0, r5
 800acca:	f7f5 fc2b 	bl	8000524 <__aeabi_i2d>
 800acce:	e9dd 2300 	ldrd	r2, r3, [sp]
 800acd2:	f7f5 fc91 	bl	80005f8 <__aeabi_dmul>
 800acd6:	2200      	movs	r2, #0
 800acd8:	4b84      	ldr	r3, [pc, #528]	; (800aeec <_dtoa_r+0x604>)
 800acda:	f7f5 fad7 	bl	800028c <__adddf3>
 800acde:	4605      	mov	r5, r0
 800ace0:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800ace4:	2f00      	cmp	r7, #0
 800ace6:	d15d      	bne.n	800ada4 <_dtoa_r+0x4bc>
 800ace8:	2200      	movs	r2, #0
 800acea:	4b81      	ldr	r3, [pc, #516]	; (800aef0 <_dtoa_r+0x608>)
 800acec:	e9dd 0100 	ldrd	r0, r1, [sp]
 800acf0:	f7f5 faca 	bl	8000288 <__aeabi_dsub>
 800acf4:	462a      	mov	r2, r5
 800acf6:	4633      	mov	r3, r6
 800acf8:	e9cd 0100 	strd	r0, r1, [sp]
 800acfc:	f7f5 ff0c 	bl	8000b18 <__aeabi_dcmpgt>
 800ad00:	2800      	cmp	r0, #0
 800ad02:	f040 8288 	bne.w	800b216 <_dtoa_r+0x92e>
 800ad06:	462a      	mov	r2, r5
 800ad08:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800ad0c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ad10:	f7f5 fee4 	bl	8000adc <__aeabi_dcmplt>
 800ad14:	2800      	cmp	r0, #0
 800ad16:	f040 827c 	bne.w	800b212 <_dtoa_r+0x92a>
 800ad1a:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800ad1e:	e9cd 2300 	strd	r2, r3, [sp]
 800ad22:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ad24:	2b00      	cmp	r3, #0
 800ad26:	f2c0 8150 	blt.w	800afca <_dtoa_r+0x6e2>
 800ad2a:	f1ba 0f0e 	cmp.w	sl, #14
 800ad2e:	f300 814c 	bgt.w	800afca <_dtoa_r+0x6e2>
 800ad32:	4b6a      	ldr	r3, [pc, #424]	; (800aedc <_dtoa_r+0x5f4>)
 800ad34:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ad38:	ed93 7b00 	vldr	d7, [r3]
 800ad3c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	ed8d 7b02 	vstr	d7, [sp, #8]
 800ad44:	f280 80d8 	bge.w	800aef8 <_dtoa_r+0x610>
 800ad48:	f1b9 0f00 	cmp.w	r9, #0
 800ad4c:	f300 80d4 	bgt.w	800aef8 <_dtoa_r+0x610>
 800ad50:	f040 825e 	bne.w	800b210 <_dtoa_r+0x928>
 800ad54:	2200      	movs	r2, #0
 800ad56:	4b66      	ldr	r3, [pc, #408]	; (800aef0 <_dtoa_r+0x608>)
 800ad58:	ec51 0b17 	vmov	r0, r1, d7
 800ad5c:	f7f5 fc4c 	bl	80005f8 <__aeabi_dmul>
 800ad60:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ad64:	f7f5 fece 	bl	8000b04 <__aeabi_dcmpge>
 800ad68:	464f      	mov	r7, r9
 800ad6a:	464e      	mov	r6, r9
 800ad6c:	2800      	cmp	r0, #0
 800ad6e:	f040 8234 	bne.w	800b1da <_dtoa_r+0x8f2>
 800ad72:	2331      	movs	r3, #49	; 0x31
 800ad74:	f10b 0501 	add.w	r5, fp, #1
 800ad78:	f88b 3000 	strb.w	r3, [fp]
 800ad7c:	f10a 0a01 	add.w	sl, sl, #1
 800ad80:	e22f      	b.n	800b1e2 <_dtoa_r+0x8fa>
 800ad82:	07f2      	lsls	r2, r6, #31
 800ad84:	d505      	bpl.n	800ad92 <_dtoa_r+0x4aa>
 800ad86:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ad8a:	f7f5 fc35 	bl	80005f8 <__aeabi_dmul>
 800ad8e:	3501      	adds	r5, #1
 800ad90:	2301      	movs	r3, #1
 800ad92:	1076      	asrs	r6, r6, #1
 800ad94:	3708      	adds	r7, #8
 800ad96:	e772      	b.n	800ac7e <_dtoa_r+0x396>
 800ad98:	2502      	movs	r5, #2
 800ad9a:	e774      	b.n	800ac86 <_dtoa_r+0x39e>
 800ad9c:	f8cd a020 	str.w	sl, [sp, #32]
 800ada0:	464f      	mov	r7, r9
 800ada2:	e791      	b.n	800acc8 <_dtoa_r+0x3e0>
 800ada4:	4b4d      	ldr	r3, [pc, #308]	; (800aedc <_dtoa_r+0x5f4>)
 800ada6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800adaa:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800adae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800adb0:	2b00      	cmp	r3, #0
 800adb2:	d047      	beq.n	800ae44 <_dtoa_r+0x55c>
 800adb4:	4602      	mov	r2, r0
 800adb6:	460b      	mov	r3, r1
 800adb8:	2000      	movs	r0, #0
 800adba:	494e      	ldr	r1, [pc, #312]	; (800aef4 <_dtoa_r+0x60c>)
 800adbc:	f7f5 fd46 	bl	800084c <__aeabi_ddiv>
 800adc0:	462a      	mov	r2, r5
 800adc2:	4633      	mov	r3, r6
 800adc4:	f7f5 fa60 	bl	8000288 <__aeabi_dsub>
 800adc8:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800adcc:	465d      	mov	r5, fp
 800adce:	e9dd 0100 	ldrd	r0, r1, [sp]
 800add2:	f7f5 fec1 	bl	8000b58 <__aeabi_d2iz>
 800add6:	4606      	mov	r6, r0
 800add8:	f7f5 fba4 	bl	8000524 <__aeabi_i2d>
 800addc:	4602      	mov	r2, r0
 800adde:	460b      	mov	r3, r1
 800ade0:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ade4:	f7f5 fa50 	bl	8000288 <__aeabi_dsub>
 800ade8:	3630      	adds	r6, #48	; 0x30
 800adea:	f805 6b01 	strb.w	r6, [r5], #1
 800adee:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800adf2:	e9cd 0100 	strd	r0, r1, [sp]
 800adf6:	f7f5 fe71 	bl	8000adc <__aeabi_dcmplt>
 800adfa:	2800      	cmp	r0, #0
 800adfc:	d163      	bne.n	800aec6 <_dtoa_r+0x5de>
 800adfe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ae02:	2000      	movs	r0, #0
 800ae04:	4937      	ldr	r1, [pc, #220]	; (800aee4 <_dtoa_r+0x5fc>)
 800ae06:	f7f5 fa3f 	bl	8000288 <__aeabi_dsub>
 800ae0a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800ae0e:	f7f5 fe65 	bl	8000adc <__aeabi_dcmplt>
 800ae12:	2800      	cmp	r0, #0
 800ae14:	f040 80b7 	bne.w	800af86 <_dtoa_r+0x69e>
 800ae18:	eba5 030b 	sub.w	r3, r5, fp
 800ae1c:	429f      	cmp	r7, r3
 800ae1e:	f77f af7c 	ble.w	800ad1a <_dtoa_r+0x432>
 800ae22:	2200      	movs	r2, #0
 800ae24:	4b30      	ldr	r3, [pc, #192]	; (800aee8 <_dtoa_r+0x600>)
 800ae26:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae2a:	f7f5 fbe5 	bl	80005f8 <__aeabi_dmul>
 800ae2e:	2200      	movs	r2, #0
 800ae30:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae34:	4b2c      	ldr	r3, [pc, #176]	; (800aee8 <_dtoa_r+0x600>)
 800ae36:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae3a:	f7f5 fbdd 	bl	80005f8 <__aeabi_dmul>
 800ae3e:	e9cd 0100 	strd	r0, r1, [sp]
 800ae42:	e7c4      	b.n	800adce <_dtoa_r+0x4e6>
 800ae44:	462a      	mov	r2, r5
 800ae46:	4633      	mov	r3, r6
 800ae48:	f7f5 fbd6 	bl	80005f8 <__aeabi_dmul>
 800ae4c:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800ae50:	eb0b 0507 	add.w	r5, fp, r7
 800ae54:	465e      	mov	r6, fp
 800ae56:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae5a:	f7f5 fe7d 	bl	8000b58 <__aeabi_d2iz>
 800ae5e:	4607      	mov	r7, r0
 800ae60:	f7f5 fb60 	bl	8000524 <__aeabi_i2d>
 800ae64:	3730      	adds	r7, #48	; 0x30
 800ae66:	4602      	mov	r2, r0
 800ae68:	460b      	mov	r3, r1
 800ae6a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae6e:	f7f5 fa0b 	bl	8000288 <__aeabi_dsub>
 800ae72:	f806 7b01 	strb.w	r7, [r6], #1
 800ae76:	42ae      	cmp	r6, r5
 800ae78:	e9cd 0100 	strd	r0, r1, [sp]
 800ae7c:	f04f 0200 	mov.w	r2, #0
 800ae80:	d126      	bne.n	800aed0 <_dtoa_r+0x5e8>
 800ae82:	4b1c      	ldr	r3, [pc, #112]	; (800aef4 <_dtoa_r+0x60c>)
 800ae84:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800ae88:	f7f5 fa00 	bl	800028c <__adddf3>
 800ae8c:	4602      	mov	r2, r0
 800ae8e:	460b      	mov	r3, r1
 800ae90:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ae94:	f7f5 fe40 	bl	8000b18 <__aeabi_dcmpgt>
 800ae98:	2800      	cmp	r0, #0
 800ae9a:	d174      	bne.n	800af86 <_dtoa_r+0x69e>
 800ae9c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800aea0:	2000      	movs	r0, #0
 800aea2:	4914      	ldr	r1, [pc, #80]	; (800aef4 <_dtoa_r+0x60c>)
 800aea4:	f7f5 f9f0 	bl	8000288 <__aeabi_dsub>
 800aea8:	4602      	mov	r2, r0
 800aeaa:	460b      	mov	r3, r1
 800aeac:	e9dd 0100 	ldrd	r0, r1, [sp]
 800aeb0:	f7f5 fe14 	bl	8000adc <__aeabi_dcmplt>
 800aeb4:	2800      	cmp	r0, #0
 800aeb6:	f43f af30 	beq.w	800ad1a <_dtoa_r+0x432>
 800aeba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800aebe:	2b30      	cmp	r3, #48	; 0x30
 800aec0:	f105 32ff 	add.w	r2, r5, #4294967295
 800aec4:	d002      	beq.n	800aecc <_dtoa_r+0x5e4>
 800aec6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800aeca:	e04a      	b.n	800af62 <_dtoa_r+0x67a>
 800aecc:	4615      	mov	r5, r2
 800aece:	e7f4      	b.n	800aeba <_dtoa_r+0x5d2>
 800aed0:	4b05      	ldr	r3, [pc, #20]	; (800aee8 <_dtoa_r+0x600>)
 800aed2:	f7f5 fb91 	bl	80005f8 <__aeabi_dmul>
 800aed6:	e9cd 0100 	strd	r0, r1, [sp]
 800aeda:	e7bc      	b.n	800ae56 <_dtoa_r+0x56e>
 800aedc:	0800d9e0 	.word	0x0800d9e0
 800aee0:	0800d9b8 	.word	0x0800d9b8
 800aee4:	3ff00000 	.word	0x3ff00000
 800aee8:	40240000 	.word	0x40240000
 800aeec:	401c0000 	.word	0x401c0000
 800aef0:	40140000 	.word	0x40140000
 800aef4:	3fe00000 	.word	0x3fe00000
 800aef8:	e9dd 6700 	ldrd	r6, r7, [sp]
 800aefc:	465d      	mov	r5, fp
 800aefe:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af02:	4630      	mov	r0, r6
 800af04:	4639      	mov	r1, r7
 800af06:	f7f5 fca1 	bl	800084c <__aeabi_ddiv>
 800af0a:	f7f5 fe25 	bl	8000b58 <__aeabi_d2iz>
 800af0e:	4680      	mov	r8, r0
 800af10:	f7f5 fb08 	bl	8000524 <__aeabi_i2d>
 800af14:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af18:	f7f5 fb6e 	bl	80005f8 <__aeabi_dmul>
 800af1c:	4602      	mov	r2, r0
 800af1e:	460b      	mov	r3, r1
 800af20:	4630      	mov	r0, r6
 800af22:	4639      	mov	r1, r7
 800af24:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800af28:	f7f5 f9ae 	bl	8000288 <__aeabi_dsub>
 800af2c:	f805 6b01 	strb.w	r6, [r5], #1
 800af30:	eba5 060b 	sub.w	r6, r5, fp
 800af34:	45b1      	cmp	r9, r6
 800af36:	4602      	mov	r2, r0
 800af38:	460b      	mov	r3, r1
 800af3a:	d139      	bne.n	800afb0 <_dtoa_r+0x6c8>
 800af3c:	f7f5 f9a6 	bl	800028c <__adddf3>
 800af40:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af44:	4606      	mov	r6, r0
 800af46:	460f      	mov	r7, r1
 800af48:	f7f5 fde6 	bl	8000b18 <__aeabi_dcmpgt>
 800af4c:	b9c8      	cbnz	r0, 800af82 <_dtoa_r+0x69a>
 800af4e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800af52:	4630      	mov	r0, r6
 800af54:	4639      	mov	r1, r7
 800af56:	f7f5 fdb7 	bl	8000ac8 <__aeabi_dcmpeq>
 800af5a:	b110      	cbz	r0, 800af62 <_dtoa_r+0x67a>
 800af5c:	f018 0f01 	tst.w	r8, #1
 800af60:	d10f      	bne.n	800af82 <_dtoa_r+0x69a>
 800af62:	9904      	ldr	r1, [sp, #16]
 800af64:	4620      	mov	r0, r4
 800af66:	f000 fcb5 	bl	800b8d4 <_Bfree>
 800af6a:	2300      	movs	r3, #0
 800af6c:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800af6e:	702b      	strb	r3, [r5, #0]
 800af70:	f10a 0301 	add.w	r3, sl, #1
 800af74:	6013      	str	r3, [r2, #0]
 800af76:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800af78:	2b00      	cmp	r3, #0
 800af7a:	f000 8241 	beq.w	800b400 <_dtoa_r+0xb18>
 800af7e:	601d      	str	r5, [r3, #0]
 800af80:	e23e      	b.n	800b400 <_dtoa_r+0xb18>
 800af82:	f8cd a020 	str.w	sl, [sp, #32]
 800af86:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800af8a:	2a39      	cmp	r2, #57	; 0x39
 800af8c:	f105 33ff 	add.w	r3, r5, #4294967295
 800af90:	d108      	bne.n	800afa4 <_dtoa_r+0x6bc>
 800af92:	459b      	cmp	fp, r3
 800af94:	d10a      	bne.n	800afac <_dtoa_r+0x6c4>
 800af96:	9b08      	ldr	r3, [sp, #32]
 800af98:	3301      	adds	r3, #1
 800af9a:	9308      	str	r3, [sp, #32]
 800af9c:	2330      	movs	r3, #48	; 0x30
 800af9e:	f88b 3000 	strb.w	r3, [fp]
 800afa2:	465b      	mov	r3, fp
 800afa4:	781a      	ldrb	r2, [r3, #0]
 800afa6:	3201      	adds	r2, #1
 800afa8:	701a      	strb	r2, [r3, #0]
 800afaa:	e78c      	b.n	800aec6 <_dtoa_r+0x5de>
 800afac:	461d      	mov	r5, r3
 800afae:	e7ea      	b.n	800af86 <_dtoa_r+0x69e>
 800afb0:	2200      	movs	r2, #0
 800afb2:	4b9b      	ldr	r3, [pc, #620]	; (800b220 <_dtoa_r+0x938>)
 800afb4:	f7f5 fb20 	bl	80005f8 <__aeabi_dmul>
 800afb8:	2200      	movs	r2, #0
 800afba:	2300      	movs	r3, #0
 800afbc:	4606      	mov	r6, r0
 800afbe:	460f      	mov	r7, r1
 800afc0:	f7f5 fd82 	bl	8000ac8 <__aeabi_dcmpeq>
 800afc4:	2800      	cmp	r0, #0
 800afc6:	d09a      	beq.n	800aefe <_dtoa_r+0x616>
 800afc8:	e7cb      	b.n	800af62 <_dtoa_r+0x67a>
 800afca:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800afcc:	2a00      	cmp	r2, #0
 800afce:	f000 808b 	beq.w	800b0e8 <_dtoa_r+0x800>
 800afd2:	9a06      	ldr	r2, [sp, #24]
 800afd4:	2a01      	cmp	r2, #1
 800afd6:	dc6e      	bgt.n	800b0b6 <_dtoa_r+0x7ce>
 800afd8:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800afda:	2a00      	cmp	r2, #0
 800afdc:	d067      	beq.n	800b0ae <_dtoa_r+0x7c6>
 800afde:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800afe2:	9f07      	ldr	r7, [sp, #28]
 800afe4:	9d05      	ldr	r5, [sp, #20]
 800afe6:	9a05      	ldr	r2, [sp, #20]
 800afe8:	2101      	movs	r1, #1
 800afea:	441a      	add	r2, r3
 800afec:	4620      	mov	r0, r4
 800afee:	9205      	str	r2, [sp, #20]
 800aff0:	4498      	add	r8, r3
 800aff2:	f000 fd0f 	bl	800ba14 <__i2b>
 800aff6:	4606      	mov	r6, r0
 800aff8:	2d00      	cmp	r5, #0
 800affa:	dd0c      	ble.n	800b016 <_dtoa_r+0x72e>
 800affc:	f1b8 0f00 	cmp.w	r8, #0
 800b000:	dd09      	ble.n	800b016 <_dtoa_r+0x72e>
 800b002:	4545      	cmp	r5, r8
 800b004:	9a05      	ldr	r2, [sp, #20]
 800b006:	462b      	mov	r3, r5
 800b008:	bfa8      	it	ge
 800b00a:	4643      	movge	r3, r8
 800b00c:	1ad2      	subs	r2, r2, r3
 800b00e:	9205      	str	r2, [sp, #20]
 800b010:	1aed      	subs	r5, r5, r3
 800b012:	eba8 0803 	sub.w	r8, r8, r3
 800b016:	9b07      	ldr	r3, [sp, #28]
 800b018:	b1eb      	cbz	r3, 800b056 <_dtoa_r+0x76e>
 800b01a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b01c:	2b00      	cmp	r3, #0
 800b01e:	d067      	beq.n	800b0f0 <_dtoa_r+0x808>
 800b020:	b18f      	cbz	r7, 800b046 <_dtoa_r+0x75e>
 800b022:	4631      	mov	r1, r6
 800b024:	463a      	mov	r2, r7
 800b026:	4620      	mov	r0, r4
 800b028:	f000 fd94 	bl	800bb54 <__pow5mult>
 800b02c:	9a04      	ldr	r2, [sp, #16]
 800b02e:	4601      	mov	r1, r0
 800b030:	4606      	mov	r6, r0
 800b032:	4620      	mov	r0, r4
 800b034:	f000 fcf7 	bl	800ba26 <__multiply>
 800b038:	9904      	ldr	r1, [sp, #16]
 800b03a:	9008      	str	r0, [sp, #32]
 800b03c:	4620      	mov	r0, r4
 800b03e:	f000 fc49 	bl	800b8d4 <_Bfree>
 800b042:	9b08      	ldr	r3, [sp, #32]
 800b044:	9304      	str	r3, [sp, #16]
 800b046:	9b07      	ldr	r3, [sp, #28]
 800b048:	1bda      	subs	r2, r3, r7
 800b04a:	d004      	beq.n	800b056 <_dtoa_r+0x76e>
 800b04c:	9904      	ldr	r1, [sp, #16]
 800b04e:	4620      	mov	r0, r4
 800b050:	f000 fd80 	bl	800bb54 <__pow5mult>
 800b054:	9004      	str	r0, [sp, #16]
 800b056:	2101      	movs	r1, #1
 800b058:	4620      	mov	r0, r4
 800b05a:	f000 fcdb 	bl	800ba14 <__i2b>
 800b05e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b060:	4607      	mov	r7, r0
 800b062:	2b00      	cmp	r3, #0
 800b064:	f000 81d0 	beq.w	800b408 <_dtoa_r+0xb20>
 800b068:	461a      	mov	r2, r3
 800b06a:	4601      	mov	r1, r0
 800b06c:	4620      	mov	r0, r4
 800b06e:	f000 fd71 	bl	800bb54 <__pow5mult>
 800b072:	9b06      	ldr	r3, [sp, #24]
 800b074:	2b01      	cmp	r3, #1
 800b076:	4607      	mov	r7, r0
 800b078:	dc40      	bgt.n	800b0fc <_dtoa_r+0x814>
 800b07a:	9b00      	ldr	r3, [sp, #0]
 800b07c:	2b00      	cmp	r3, #0
 800b07e:	d139      	bne.n	800b0f4 <_dtoa_r+0x80c>
 800b080:	9b01      	ldr	r3, [sp, #4]
 800b082:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b086:	2b00      	cmp	r3, #0
 800b088:	d136      	bne.n	800b0f8 <_dtoa_r+0x810>
 800b08a:	9b01      	ldr	r3, [sp, #4]
 800b08c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800b090:	0d1b      	lsrs	r3, r3, #20
 800b092:	051b      	lsls	r3, r3, #20
 800b094:	b12b      	cbz	r3, 800b0a2 <_dtoa_r+0x7ba>
 800b096:	9b05      	ldr	r3, [sp, #20]
 800b098:	3301      	adds	r3, #1
 800b09a:	9305      	str	r3, [sp, #20]
 800b09c:	f108 0801 	add.w	r8, r8, #1
 800b0a0:	2301      	movs	r3, #1
 800b0a2:	9307      	str	r3, [sp, #28]
 800b0a4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b0a6:	2b00      	cmp	r3, #0
 800b0a8:	d12a      	bne.n	800b100 <_dtoa_r+0x818>
 800b0aa:	2001      	movs	r0, #1
 800b0ac:	e030      	b.n	800b110 <_dtoa_r+0x828>
 800b0ae:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800b0b0:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800b0b4:	e795      	b.n	800afe2 <_dtoa_r+0x6fa>
 800b0b6:	9b07      	ldr	r3, [sp, #28]
 800b0b8:	f109 37ff 	add.w	r7, r9, #4294967295
 800b0bc:	42bb      	cmp	r3, r7
 800b0be:	bfbf      	itttt	lt
 800b0c0:	9b07      	ldrlt	r3, [sp, #28]
 800b0c2:	9707      	strlt	r7, [sp, #28]
 800b0c4:	1afa      	sublt	r2, r7, r3
 800b0c6:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800b0c8:	bfbb      	ittet	lt
 800b0ca:	189b      	addlt	r3, r3, r2
 800b0cc:	930e      	strlt	r3, [sp, #56]	; 0x38
 800b0ce:	1bdf      	subge	r7, r3, r7
 800b0d0:	2700      	movlt	r7, #0
 800b0d2:	f1b9 0f00 	cmp.w	r9, #0
 800b0d6:	bfb5      	itete	lt
 800b0d8:	9b05      	ldrlt	r3, [sp, #20]
 800b0da:	9d05      	ldrge	r5, [sp, #20]
 800b0dc:	eba3 0509 	sublt.w	r5, r3, r9
 800b0e0:	464b      	movge	r3, r9
 800b0e2:	bfb8      	it	lt
 800b0e4:	2300      	movlt	r3, #0
 800b0e6:	e77e      	b.n	800afe6 <_dtoa_r+0x6fe>
 800b0e8:	9f07      	ldr	r7, [sp, #28]
 800b0ea:	9d05      	ldr	r5, [sp, #20]
 800b0ec:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800b0ee:	e783      	b.n	800aff8 <_dtoa_r+0x710>
 800b0f0:	9a07      	ldr	r2, [sp, #28]
 800b0f2:	e7ab      	b.n	800b04c <_dtoa_r+0x764>
 800b0f4:	2300      	movs	r3, #0
 800b0f6:	e7d4      	b.n	800b0a2 <_dtoa_r+0x7ba>
 800b0f8:	9b00      	ldr	r3, [sp, #0]
 800b0fa:	e7d2      	b.n	800b0a2 <_dtoa_r+0x7ba>
 800b0fc:	2300      	movs	r3, #0
 800b0fe:	9307      	str	r3, [sp, #28]
 800b100:	693b      	ldr	r3, [r7, #16]
 800b102:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800b106:	6918      	ldr	r0, [r3, #16]
 800b108:	f000 fc36 	bl	800b978 <__hi0bits>
 800b10c:	f1c0 0020 	rsb	r0, r0, #32
 800b110:	4440      	add	r0, r8
 800b112:	f010 001f 	ands.w	r0, r0, #31
 800b116:	d047      	beq.n	800b1a8 <_dtoa_r+0x8c0>
 800b118:	f1c0 0320 	rsb	r3, r0, #32
 800b11c:	2b04      	cmp	r3, #4
 800b11e:	dd3b      	ble.n	800b198 <_dtoa_r+0x8b0>
 800b120:	9b05      	ldr	r3, [sp, #20]
 800b122:	f1c0 001c 	rsb	r0, r0, #28
 800b126:	4403      	add	r3, r0
 800b128:	9305      	str	r3, [sp, #20]
 800b12a:	4405      	add	r5, r0
 800b12c:	4480      	add	r8, r0
 800b12e:	9b05      	ldr	r3, [sp, #20]
 800b130:	2b00      	cmp	r3, #0
 800b132:	dd05      	ble.n	800b140 <_dtoa_r+0x858>
 800b134:	461a      	mov	r2, r3
 800b136:	9904      	ldr	r1, [sp, #16]
 800b138:	4620      	mov	r0, r4
 800b13a:	f000 fd59 	bl	800bbf0 <__lshift>
 800b13e:	9004      	str	r0, [sp, #16]
 800b140:	f1b8 0f00 	cmp.w	r8, #0
 800b144:	dd05      	ble.n	800b152 <_dtoa_r+0x86a>
 800b146:	4639      	mov	r1, r7
 800b148:	4642      	mov	r2, r8
 800b14a:	4620      	mov	r0, r4
 800b14c:	f000 fd50 	bl	800bbf0 <__lshift>
 800b150:	4607      	mov	r7, r0
 800b152:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b154:	b353      	cbz	r3, 800b1ac <_dtoa_r+0x8c4>
 800b156:	4639      	mov	r1, r7
 800b158:	9804      	ldr	r0, [sp, #16]
 800b15a:	f000 fd9d 	bl	800bc98 <__mcmp>
 800b15e:	2800      	cmp	r0, #0
 800b160:	da24      	bge.n	800b1ac <_dtoa_r+0x8c4>
 800b162:	2300      	movs	r3, #0
 800b164:	220a      	movs	r2, #10
 800b166:	9904      	ldr	r1, [sp, #16]
 800b168:	4620      	mov	r0, r4
 800b16a:	f000 fbca 	bl	800b902 <__multadd>
 800b16e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b170:	9004      	str	r0, [sp, #16]
 800b172:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b176:	2b00      	cmp	r3, #0
 800b178:	f000 814d 	beq.w	800b416 <_dtoa_r+0xb2e>
 800b17c:	2300      	movs	r3, #0
 800b17e:	4631      	mov	r1, r6
 800b180:	220a      	movs	r2, #10
 800b182:	4620      	mov	r0, r4
 800b184:	f000 fbbd 	bl	800b902 <__multadd>
 800b188:	9b02      	ldr	r3, [sp, #8]
 800b18a:	2b00      	cmp	r3, #0
 800b18c:	4606      	mov	r6, r0
 800b18e:	dc4f      	bgt.n	800b230 <_dtoa_r+0x948>
 800b190:	9b06      	ldr	r3, [sp, #24]
 800b192:	2b02      	cmp	r3, #2
 800b194:	dd4c      	ble.n	800b230 <_dtoa_r+0x948>
 800b196:	e011      	b.n	800b1bc <_dtoa_r+0x8d4>
 800b198:	d0c9      	beq.n	800b12e <_dtoa_r+0x846>
 800b19a:	9a05      	ldr	r2, [sp, #20]
 800b19c:	331c      	adds	r3, #28
 800b19e:	441a      	add	r2, r3
 800b1a0:	9205      	str	r2, [sp, #20]
 800b1a2:	441d      	add	r5, r3
 800b1a4:	4498      	add	r8, r3
 800b1a6:	e7c2      	b.n	800b12e <_dtoa_r+0x846>
 800b1a8:	4603      	mov	r3, r0
 800b1aa:	e7f6      	b.n	800b19a <_dtoa_r+0x8b2>
 800b1ac:	f1b9 0f00 	cmp.w	r9, #0
 800b1b0:	dc38      	bgt.n	800b224 <_dtoa_r+0x93c>
 800b1b2:	9b06      	ldr	r3, [sp, #24]
 800b1b4:	2b02      	cmp	r3, #2
 800b1b6:	dd35      	ble.n	800b224 <_dtoa_r+0x93c>
 800b1b8:	f8cd 9008 	str.w	r9, [sp, #8]
 800b1bc:	9b02      	ldr	r3, [sp, #8]
 800b1be:	b963      	cbnz	r3, 800b1da <_dtoa_r+0x8f2>
 800b1c0:	4639      	mov	r1, r7
 800b1c2:	2205      	movs	r2, #5
 800b1c4:	4620      	mov	r0, r4
 800b1c6:	f000 fb9c 	bl	800b902 <__multadd>
 800b1ca:	4601      	mov	r1, r0
 800b1cc:	4607      	mov	r7, r0
 800b1ce:	9804      	ldr	r0, [sp, #16]
 800b1d0:	f000 fd62 	bl	800bc98 <__mcmp>
 800b1d4:	2800      	cmp	r0, #0
 800b1d6:	f73f adcc 	bgt.w	800ad72 <_dtoa_r+0x48a>
 800b1da:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b1dc:	465d      	mov	r5, fp
 800b1de:	ea6f 0a03 	mvn.w	sl, r3
 800b1e2:	f04f 0900 	mov.w	r9, #0
 800b1e6:	4639      	mov	r1, r7
 800b1e8:	4620      	mov	r0, r4
 800b1ea:	f000 fb73 	bl	800b8d4 <_Bfree>
 800b1ee:	2e00      	cmp	r6, #0
 800b1f0:	f43f aeb7 	beq.w	800af62 <_dtoa_r+0x67a>
 800b1f4:	f1b9 0f00 	cmp.w	r9, #0
 800b1f8:	d005      	beq.n	800b206 <_dtoa_r+0x91e>
 800b1fa:	45b1      	cmp	r9, r6
 800b1fc:	d003      	beq.n	800b206 <_dtoa_r+0x91e>
 800b1fe:	4649      	mov	r1, r9
 800b200:	4620      	mov	r0, r4
 800b202:	f000 fb67 	bl	800b8d4 <_Bfree>
 800b206:	4631      	mov	r1, r6
 800b208:	4620      	mov	r0, r4
 800b20a:	f000 fb63 	bl	800b8d4 <_Bfree>
 800b20e:	e6a8      	b.n	800af62 <_dtoa_r+0x67a>
 800b210:	2700      	movs	r7, #0
 800b212:	463e      	mov	r6, r7
 800b214:	e7e1      	b.n	800b1da <_dtoa_r+0x8f2>
 800b216:	f8dd a020 	ldr.w	sl, [sp, #32]
 800b21a:	463e      	mov	r6, r7
 800b21c:	e5a9      	b.n	800ad72 <_dtoa_r+0x48a>
 800b21e:	bf00      	nop
 800b220:	40240000 	.word	0x40240000
 800b224:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b226:	f8cd 9008 	str.w	r9, [sp, #8]
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	f000 80fa 	beq.w	800b424 <_dtoa_r+0xb3c>
 800b230:	2d00      	cmp	r5, #0
 800b232:	dd05      	ble.n	800b240 <_dtoa_r+0x958>
 800b234:	4631      	mov	r1, r6
 800b236:	462a      	mov	r2, r5
 800b238:	4620      	mov	r0, r4
 800b23a:	f000 fcd9 	bl	800bbf0 <__lshift>
 800b23e:	4606      	mov	r6, r0
 800b240:	9b07      	ldr	r3, [sp, #28]
 800b242:	2b00      	cmp	r3, #0
 800b244:	d04c      	beq.n	800b2e0 <_dtoa_r+0x9f8>
 800b246:	6871      	ldr	r1, [r6, #4]
 800b248:	4620      	mov	r0, r4
 800b24a:	f000 fb0f 	bl	800b86c <_Balloc>
 800b24e:	6932      	ldr	r2, [r6, #16]
 800b250:	3202      	adds	r2, #2
 800b252:	4605      	mov	r5, r0
 800b254:	0092      	lsls	r2, r2, #2
 800b256:	f106 010c 	add.w	r1, r6, #12
 800b25a:	300c      	adds	r0, #12
 800b25c:	f7fe fc0c 	bl	8009a78 <memcpy>
 800b260:	2201      	movs	r2, #1
 800b262:	4629      	mov	r1, r5
 800b264:	4620      	mov	r0, r4
 800b266:	f000 fcc3 	bl	800bbf0 <__lshift>
 800b26a:	9b00      	ldr	r3, [sp, #0]
 800b26c:	f8cd b014 	str.w	fp, [sp, #20]
 800b270:	f003 0301 	and.w	r3, r3, #1
 800b274:	46b1      	mov	r9, r6
 800b276:	9307      	str	r3, [sp, #28]
 800b278:	4606      	mov	r6, r0
 800b27a:	4639      	mov	r1, r7
 800b27c:	9804      	ldr	r0, [sp, #16]
 800b27e:	f7ff faa7 	bl	800a7d0 <quorem>
 800b282:	4649      	mov	r1, r9
 800b284:	4605      	mov	r5, r0
 800b286:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b28a:	9804      	ldr	r0, [sp, #16]
 800b28c:	f000 fd04 	bl	800bc98 <__mcmp>
 800b290:	4632      	mov	r2, r6
 800b292:	9000      	str	r0, [sp, #0]
 800b294:	4639      	mov	r1, r7
 800b296:	4620      	mov	r0, r4
 800b298:	f000 fd18 	bl	800bccc <__mdiff>
 800b29c:	68c3      	ldr	r3, [r0, #12]
 800b29e:	4602      	mov	r2, r0
 800b2a0:	bb03      	cbnz	r3, 800b2e4 <_dtoa_r+0x9fc>
 800b2a2:	4601      	mov	r1, r0
 800b2a4:	9008      	str	r0, [sp, #32]
 800b2a6:	9804      	ldr	r0, [sp, #16]
 800b2a8:	f000 fcf6 	bl	800bc98 <__mcmp>
 800b2ac:	9a08      	ldr	r2, [sp, #32]
 800b2ae:	4603      	mov	r3, r0
 800b2b0:	4611      	mov	r1, r2
 800b2b2:	4620      	mov	r0, r4
 800b2b4:	9308      	str	r3, [sp, #32]
 800b2b6:	f000 fb0d 	bl	800b8d4 <_Bfree>
 800b2ba:	9b08      	ldr	r3, [sp, #32]
 800b2bc:	b9a3      	cbnz	r3, 800b2e8 <_dtoa_r+0xa00>
 800b2be:	9a06      	ldr	r2, [sp, #24]
 800b2c0:	b992      	cbnz	r2, 800b2e8 <_dtoa_r+0xa00>
 800b2c2:	9a07      	ldr	r2, [sp, #28]
 800b2c4:	b982      	cbnz	r2, 800b2e8 <_dtoa_r+0xa00>
 800b2c6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b2ca:	d029      	beq.n	800b320 <_dtoa_r+0xa38>
 800b2cc:	9b00      	ldr	r3, [sp, #0]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	dd01      	ble.n	800b2d6 <_dtoa_r+0x9ee>
 800b2d2:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800b2d6:	9b05      	ldr	r3, [sp, #20]
 800b2d8:	1c5d      	adds	r5, r3, #1
 800b2da:	f883 8000 	strb.w	r8, [r3]
 800b2de:	e782      	b.n	800b1e6 <_dtoa_r+0x8fe>
 800b2e0:	4630      	mov	r0, r6
 800b2e2:	e7c2      	b.n	800b26a <_dtoa_r+0x982>
 800b2e4:	2301      	movs	r3, #1
 800b2e6:	e7e3      	b.n	800b2b0 <_dtoa_r+0x9c8>
 800b2e8:	9a00      	ldr	r2, [sp, #0]
 800b2ea:	2a00      	cmp	r2, #0
 800b2ec:	db04      	blt.n	800b2f8 <_dtoa_r+0xa10>
 800b2ee:	d125      	bne.n	800b33c <_dtoa_r+0xa54>
 800b2f0:	9a06      	ldr	r2, [sp, #24]
 800b2f2:	bb1a      	cbnz	r2, 800b33c <_dtoa_r+0xa54>
 800b2f4:	9a07      	ldr	r2, [sp, #28]
 800b2f6:	bb0a      	cbnz	r2, 800b33c <_dtoa_r+0xa54>
 800b2f8:	2b00      	cmp	r3, #0
 800b2fa:	ddec      	ble.n	800b2d6 <_dtoa_r+0x9ee>
 800b2fc:	2201      	movs	r2, #1
 800b2fe:	9904      	ldr	r1, [sp, #16]
 800b300:	4620      	mov	r0, r4
 800b302:	f000 fc75 	bl	800bbf0 <__lshift>
 800b306:	4639      	mov	r1, r7
 800b308:	9004      	str	r0, [sp, #16]
 800b30a:	f000 fcc5 	bl	800bc98 <__mcmp>
 800b30e:	2800      	cmp	r0, #0
 800b310:	dc03      	bgt.n	800b31a <_dtoa_r+0xa32>
 800b312:	d1e0      	bne.n	800b2d6 <_dtoa_r+0x9ee>
 800b314:	f018 0f01 	tst.w	r8, #1
 800b318:	d0dd      	beq.n	800b2d6 <_dtoa_r+0x9ee>
 800b31a:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b31e:	d1d8      	bne.n	800b2d2 <_dtoa_r+0x9ea>
 800b320:	9b05      	ldr	r3, [sp, #20]
 800b322:	9a05      	ldr	r2, [sp, #20]
 800b324:	1c5d      	adds	r5, r3, #1
 800b326:	2339      	movs	r3, #57	; 0x39
 800b328:	7013      	strb	r3, [r2, #0]
 800b32a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b32e:	2b39      	cmp	r3, #57	; 0x39
 800b330:	f105 32ff 	add.w	r2, r5, #4294967295
 800b334:	d04f      	beq.n	800b3d6 <_dtoa_r+0xaee>
 800b336:	3301      	adds	r3, #1
 800b338:	7013      	strb	r3, [r2, #0]
 800b33a:	e754      	b.n	800b1e6 <_dtoa_r+0x8fe>
 800b33c:	9a05      	ldr	r2, [sp, #20]
 800b33e:	2b00      	cmp	r3, #0
 800b340:	f102 0501 	add.w	r5, r2, #1
 800b344:	dd06      	ble.n	800b354 <_dtoa_r+0xa6c>
 800b346:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800b34a:	d0e9      	beq.n	800b320 <_dtoa_r+0xa38>
 800b34c:	f108 0801 	add.w	r8, r8, #1
 800b350:	9b05      	ldr	r3, [sp, #20]
 800b352:	e7c2      	b.n	800b2da <_dtoa_r+0x9f2>
 800b354:	9a02      	ldr	r2, [sp, #8]
 800b356:	f805 8c01 	strb.w	r8, [r5, #-1]
 800b35a:	eba5 030b 	sub.w	r3, r5, fp
 800b35e:	4293      	cmp	r3, r2
 800b360:	d021      	beq.n	800b3a6 <_dtoa_r+0xabe>
 800b362:	2300      	movs	r3, #0
 800b364:	220a      	movs	r2, #10
 800b366:	9904      	ldr	r1, [sp, #16]
 800b368:	4620      	mov	r0, r4
 800b36a:	f000 faca 	bl	800b902 <__multadd>
 800b36e:	45b1      	cmp	r9, r6
 800b370:	9004      	str	r0, [sp, #16]
 800b372:	f04f 0300 	mov.w	r3, #0
 800b376:	f04f 020a 	mov.w	r2, #10
 800b37a:	4649      	mov	r1, r9
 800b37c:	4620      	mov	r0, r4
 800b37e:	d105      	bne.n	800b38c <_dtoa_r+0xaa4>
 800b380:	f000 fabf 	bl	800b902 <__multadd>
 800b384:	4681      	mov	r9, r0
 800b386:	4606      	mov	r6, r0
 800b388:	9505      	str	r5, [sp, #20]
 800b38a:	e776      	b.n	800b27a <_dtoa_r+0x992>
 800b38c:	f000 fab9 	bl	800b902 <__multadd>
 800b390:	4631      	mov	r1, r6
 800b392:	4681      	mov	r9, r0
 800b394:	2300      	movs	r3, #0
 800b396:	220a      	movs	r2, #10
 800b398:	4620      	mov	r0, r4
 800b39a:	f000 fab2 	bl	800b902 <__multadd>
 800b39e:	4606      	mov	r6, r0
 800b3a0:	e7f2      	b.n	800b388 <_dtoa_r+0xaa0>
 800b3a2:	f04f 0900 	mov.w	r9, #0
 800b3a6:	2201      	movs	r2, #1
 800b3a8:	9904      	ldr	r1, [sp, #16]
 800b3aa:	4620      	mov	r0, r4
 800b3ac:	f000 fc20 	bl	800bbf0 <__lshift>
 800b3b0:	4639      	mov	r1, r7
 800b3b2:	9004      	str	r0, [sp, #16]
 800b3b4:	f000 fc70 	bl	800bc98 <__mcmp>
 800b3b8:	2800      	cmp	r0, #0
 800b3ba:	dcb6      	bgt.n	800b32a <_dtoa_r+0xa42>
 800b3bc:	d102      	bne.n	800b3c4 <_dtoa_r+0xadc>
 800b3be:	f018 0f01 	tst.w	r8, #1
 800b3c2:	d1b2      	bne.n	800b32a <_dtoa_r+0xa42>
 800b3c4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800b3c8:	2b30      	cmp	r3, #48	; 0x30
 800b3ca:	f105 32ff 	add.w	r2, r5, #4294967295
 800b3ce:	f47f af0a 	bne.w	800b1e6 <_dtoa_r+0x8fe>
 800b3d2:	4615      	mov	r5, r2
 800b3d4:	e7f6      	b.n	800b3c4 <_dtoa_r+0xadc>
 800b3d6:	4593      	cmp	fp, r2
 800b3d8:	d105      	bne.n	800b3e6 <_dtoa_r+0xafe>
 800b3da:	2331      	movs	r3, #49	; 0x31
 800b3dc:	f10a 0a01 	add.w	sl, sl, #1
 800b3e0:	f88b 3000 	strb.w	r3, [fp]
 800b3e4:	e6ff      	b.n	800b1e6 <_dtoa_r+0x8fe>
 800b3e6:	4615      	mov	r5, r2
 800b3e8:	e79f      	b.n	800b32a <_dtoa_r+0xa42>
 800b3ea:	f8df b064 	ldr.w	fp, [pc, #100]	; 800b450 <_dtoa_r+0xb68>
 800b3ee:	e007      	b.n	800b400 <_dtoa_r+0xb18>
 800b3f0:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800b3f2:	f8df b060 	ldr.w	fp, [pc, #96]	; 800b454 <_dtoa_r+0xb6c>
 800b3f6:	b11b      	cbz	r3, 800b400 <_dtoa_r+0xb18>
 800b3f8:	f10b 0308 	add.w	r3, fp, #8
 800b3fc:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800b3fe:	6013      	str	r3, [r2, #0]
 800b400:	4658      	mov	r0, fp
 800b402:	b017      	add	sp, #92	; 0x5c
 800b404:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b408:	9b06      	ldr	r3, [sp, #24]
 800b40a:	2b01      	cmp	r3, #1
 800b40c:	f77f ae35 	ble.w	800b07a <_dtoa_r+0x792>
 800b410:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b412:	9307      	str	r3, [sp, #28]
 800b414:	e649      	b.n	800b0aa <_dtoa_r+0x7c2>
 800b416:	9b02      	ldr	r3, [sp, #8]
 800b418:	2b00      	cmp	r3, #0
 800b41a:	dc03      	bgt.n	800b424 <_dtoa_r+0xb3c>
 800b41c:	9b06      	ldr	r3, [sp, #24]
 800b41e:	2b02      	cmp	r3, #2
 800b420:	f73f aecc 	bgt.w	800b1bc <_dtoa_r+0x8d4>
 800b424:	465d      	mov	r5, fp
 800b426:	4639      	mov	r1, r7
 800b428:	9804      	ldr	r0, [sp, #16]
 800b42a:	f7ff f9d1 	bl	800a7d0 <quorem>
 800b42e:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800b432:	f805 8b01 	strb.w	r8, [r5], #1
 800b436:	9a02      	ldr	r2, [sp, #8]
 800b438:	eba5 030b 	sub.w	r3, r5, fp
 800b43c:	429a      	cmp	r2, r3
 800b43e:	ddb0      	ble.n	800b3a2 <_dtoa_r+0xaba>
 800b440:	2300      	movs	r3, #0
 800b442:	220a      	movs	r2, #10
 800b444:	9904      	ldr	r1, [sp, #16]
 800b446:	4620      	mov	r0, r4
 800b448:	f000 fa5b 	bl	800b902 <__multadd>
 800b44c:	9004      	str	r0, [sp, #16]
 800b44e:	e7ea      	b.n	800b426 <_dtoa_r+0xb3e>
 800b450:	0800d914 	.word	0x0800d914
 800b454:	0800d938 	.word	0x0800d938

0800b458 <__sflush_r>:
 800b458:	898a      	ldrh	r2, [r1, #12]
 800b45a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b45e:	4605      	mov	r5, r0
 800b460:	0710      	lsls	r0, r2, #28
 800b462:	460c      	mov	r4, r1
 800b464:	d458      	bmi.n	800b518 <__sflush_r+0xc0>
 800b466:	684b      	ldr	r3, [r1, #4]
 800b468:	2b00      	cmp	r3, #0
 800b46a:	dc05      	bgt.n	800b478 <__sflush_r+0x20>
 800b46c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b46e:	2b00      	cmp	r3, #0
 800b470:	dc02      	bgt.n	800b478 <__sflush_r+0x20>
 800b472:	2000      	movs	r0, #0
 800b474:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b478:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b47a:	2e00      	cmp	r6, #0
 800b47c:	d0f9      	beq.n	800b472 <__sflush_r+0x1a>
 800b47e:	2300      	movs	r3, #0
 800b480:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b484:	682f      	ldr	r7, [r5, #0]
 800b486:	6a21      	ldr	r1, [r4, #32]
 800b488:	602b      	str	r3, [r5, #0]
 800b48a:	d032      	beq.n	800b4f2 <__sflush_r+0x9a>
 800b48c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b48e:	89a3      	ldrh	r3, [r4, #12]
 800b490:	075a      	lsls	r2, r3, #29
 800b492:	d505      	bpl.n	800b4a0 <__sflush_r+0x48>
 800b494:	6863      	ldr	r3, [r4, #4]
 800b496:	1ac0      	subs	r0, r0, r3
 800b498:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b49a:	b10b      	cbz	r3, 800b4a0 <__sflush_r+0x48>
 800b49c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b49e:	1ac0      	subs	r0, r0, r3
 800b4a0:	2300      	movs	r3, #0
 800b4a2:	4602      	mov	r2, r0
 800b4a4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b4a6:	6a21      	ldr	r1, [r4, #32]
 800b4a8:	4628      	mov	r0, r5
 800b4aa:	47b0      	blx	r6
 800b4ac:	1c43      	adds	r3, r0, #1
 800b4ae:	89a3      	ldrh	r3, [r4, #12]
 800b4b0:	d106      	bne.n	800b4c0 <__sflush_r+0x68>
 800b4b2:	6829      	ldr	r1, [r5, #0]
 800b4b4:	291d      	cmp	r1, #29
 800b4b6:	d848      	bhi.n	800b54a <__sflush_r+0xf2>
 800b4b8:	4a29      	ldr	r2, [pc, #164]	; (800b560 <__sflush_r+0x108>)
 800b4ba:	40ca      	lsrs	r2, r1
 800b4bc:	07d6      	lsls	r6, r2, #31
 800b4be:	d544      	bpl.n	800b54a <__sflush_r+0xf2>
 800b4c0:	2200      	movs	r2, #0
 800b4c2:	6062      	str	r2, [r4, #4]
 800b4c4:	04d9      	lsls	r1, r3, #19
 800b4c6:	6922      	ldr	r2, [r4, #16]
 800b4c8:	6022      	str	r2, [r4, #0]
 800b4ca:	d504      	bpl.n	800b4d6 <__sflush_r+0x7e>
 800b4cc:	1c42      	adds	r2, r0, #1
 800b4ce:	d101      	bne.n	800b4d4 <__sflush_r+0x7c>
 800b4d0:	682b      	ldr	r3, [r5, #0]
 800b4d2:	b903      	cbnz	r3, 800b4d6 <__sflush_r+0x7e>
 800b4d4:	6560      	str	r0, [r4, #84]	; 0x54
 800b4d6:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b4d8:	602f      	str	r7, [r5, #0]
 800b4da:	2900      	cmp	r1, #0
 800b4dc:	d0c9      	beq.n	800b472 <__sflush_r+0x1a>
 800b4de:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b4e2:	4299      	cmp	r1, r3
 800b4e4:	d002      	beq.n	800b4ec <__sflush_r+0x94>
 800b4e6:	4628      	mov	r0, r5
 800b4e8:	f000 fcaa 	bl	800be40 <_free_r>
 800b4ec:	2000      	movs	r0, #0
 800b4ee:	6360      	str	r0, [r4, #52]	; 0x34
 800b4f0:	e7c0      	b.n	800b474 <__sflush_r+0x1c>
 800b4f2:	2301      	movs	r3, #1
 800b4f4:	4628      	mov	r0, r5
 800b4f6:	47b0      	blx	r6
 800b4f8:	1c41      	adds	r1, r0, #1
 800b4fa:	d1c8      	bne.n	800b48e <__sflush_r+0x36>
 800b4fc:	682b      	ldr	r3, [r5, #0]
 800b4fe:	2b00      	cmp	r3, #0
 800b500:	d0c5      	beq.n	800b48e <__sflush_r+0x36>
 800b502:	2b1d      	cmp	r3, #29
 800b504:	d001      	beq.n	800b50a <__sflush_r+0xb2>
 800b506:	2b16      	cmp	r3, #22
 800b508:	d101      	bne.n	800b50e <__sflush_r+0xb6>
 800b50a:	602f      	str	r7, [r5, #0]
 800b50c:	e7b1      	b.n	800b472 <__sflush_r+0x1a>
 800b50e:	89a3      	ldrh	r3, [r4, #12]
 800b510:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b514:	81a3      	strh	r3, [r4, #12]
 800b516:	e7ad      	b.n	800b474 <__sflush_r+0x1c>
 800b518:	690f      	ldr	r7, [r1, #16]
 800b51a:	2f00      	cmp	r7, #0
 800b51c:	d0a9      	beq.n	800b472 <__sflush_r+0x1a>
 800b51e:	0793      	lsls	r3, r2, #30
 800b520:	680e      	ldr	r6, [r1, #0]
 800b522:	bf08      	it	eq
 800b524:	694b      	ldreq	r3, [r1, #20]
 800b526:	600f      	str	r7, [r1, #0]
 800b528:	bf18      	it	ne
 800b52a:	2300      	movne	r3, #0
 800b52c:	eba6 0807 	sub.w	r8, r6, r7
 800b530:	608b      	str	r3, [r1, #8]
 800b532:	f1b8 0f00 	cmp.w	r8, #0
 800b536:	dd9c      	ble.n	800b472 <__sflush_r+0x1a>
 800b538:	4643      	mov	r3, r8
 800b53a:	463a      	mov	r2, r7
 800b53c:	6a21      	ldr	r1, [r4, #32]
 800b53e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b540:	4628      	mov	r0, r5
 800b542:	47b0      	blx	r6
 800b544:	2800      	cmp	r0, #0
 800b546:	dc06      	bgt.n	800b556 <__sflush_r+0xfe>
 800b548:	89a3      	ldrh	r3, [r4, #12]
 800b54a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b54e:	81a3      	strh	r3, [r4, #12]
 800b550:	f04f 30ff 	mov.w	r0, #4294967295
 800b554:	e78e      	b.n	800b474 <__sflush_r+0x1c>
 800b556:	4407      	add	r7, r0
 800b558:	eba8 0800 	sub.w	r8, r8, r0
 800b55c:	e7e9      	b.n	800b532 <__sflush_r+0xda>
 800b55e:	bf00      	nop
 800b560:	20400001 	.word	0x20400001

0800b564 <_fflush_r>:
 800b564:	b538      	push	{r3, r4, r5, lr}
 800b566:	690b      	ldr	r3, [r1, #16]
 800b568:	4605      	mov	r5, r0
 800b56a:	460c      	mov	r4, r1
 800b56c:	b1db      	cbz	r3, 800b5a6 <_fflush_r+0x42>
 800b56e:	b118      	cbz	r0, 800b578 <_fflush_r+0x14>
 800b570:	6983      	ldr	r3, [r0, #24]
 800b572:	b90b      	cbnz	r3, 800b578 <_fflush_r+0x14>
 800b574:	f000 f860 	bl	800b638 <__sinit>
 800b578:	4b0c      	ldr	r3, [pc, #48]	; (800b5ac <_fflush_r+0x48>)
 800b57a:	429c      	cmp	r4, r3
 800b57c:	d109      	bne.n	800b592 <_fflush_r+0x2e>
 800b57e:	686c      	ldr	r4, [r5, #4]
 800b580:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b584:	b17b      	cbz	r3, 800b5a6 <_fflush_r+0x42>
 800b586:	4621      	mov	r1, r4
 800b588:	4628      	mov	r0, r5
 800b58a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b58e:	f7ff bf63 	b.w	800b458 <__sflush_r>
 800b592:	4b07      	ldr	r3, [pc, #28]	; (800b5b0 <_fflush_r+0x4c>)
 800b594:	429c      	cmp	r4, r3
 800b596:	d101      	bne.n	800b59c <_fflush_r+0x38>
 800b598:	68ac      	ldr	r4, [r5, #8]
 800b59a:	e7f1      	b.n	800b580 <_fflush_r+0x1c>
 800b59c:	4b05      	ldr	r3, [pc, #20]	; (800b5b4 <_fflush_r+0x50>)
 800b59e:	429c      	cmp	r4, r3
 800b5a0:	bf08      	it	eq
 800b5a2:	68ec      	ldreq	r4, [r5, #12]
 800b5a4:	e7ec      	b.n	800b580 <_fflush_r+0x1c>
 800b5a6:	2000      	movs	r0, #0
 800b5a8:	bd38      	pop	{r3, r4, r5, pc}
 800b5aa:	bf00      	nop
 800b5ac:	0800d968 	.word	0x0800d968
 800b5b0:	0800d988 	.word	0x0800d988
 800b5b4:	0800d948 	.word	0x0800d948

0800b5b8 <std>:
 800b5b8:	2300      	movs	r3, #0
 800b5ba:	b510      	push	{r4, lr}
 800b5bc:	4604      	mov	r4, r0
 800b5be:	e9c0 3300 	strd	r3, r3, [r0]
 800b5c2:	6083      	str	r3, [r0, #8]
 800b5c4:	8181      	strh	r1, [r0, #12]
 800b5c6:	6643      	str	r3, [r0, #100]	; 0x64
 800b5c8:	81c2      	strh	r2, [r0, #14]
 800b5ca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b5ce:	6183      	str	r3, [r0, #24]
 800b5d0:	4619      	mov	r1, r3
 800b5d2:	2208      	movs	r2, #8
 800b5d4:	305c      	adds	r0, #92	; 0x5c
 800b5d6:	f7fe fa5a 	bl	8009a8e <memset>
 800b5da:	4b05      	ldr	r3, [pc, #20]	; (800b5f0 <std+0x38>)
 800b5dc:	6263      	str	r3, [r4, #36]	; 0x24
 800b5de:	4b05      	ldr	r3, [pc, #20]	; (800b5f4 <std+0x3c>)
 800b5e0:	62a3      	str	r3, [r4, #40]	; 0x28
 800b5e2:	4b05      	ldr	r3, [pc, #20]	; (800b5f8 <std+0x40>)
 800b5e4:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b5e6:	4b05      	ldr	r3, [pc, #20]	; (800b5fc <std+0x44>)
 800b5e8:	6224      	str	r4, [r4, #32]
 800b5ea:	6323      	str	r3, [r4, #48]	; 0x30
 800b5ec:	bd10      	pop	{r4, pc}
 800b5ee:	bf00      	nop
 800b5f0:	0800c4d5 	.word	0x0800c4d5
 800b5f4:	0800c4f7 	.word	0x0800c4f7
 800b5f8:	0800c52f 	.word	0x0800c52f
 800b5fc:	0800c553 	.word	0x0800c553

0800b600 <_cleanup_r>:
 800b600:	4901      	ldr	r1, [pc, #4]	; (800b608 <_cleanup_r+0x8>)
 800b602:	f000 b885 	b.w	800b710 <_fwalk_reent>
 800b606:	bf00      	nop
 800b608:	0800b565 	.word	0x0800b565

0800b60c <__sfmoreglue>:
 800b60c:	b570      	push	{r4, r5, r6, lr}
 800b60e:	1e4a      	subs	r2, r1, #1
 800b610:	2568      	movs	r5, #104	; 0x68
 800b612:	4355      	muls	r5, r2
 800b614:	460e      	mov	r6, r1
 800b616:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b61a:	f000 fc5f 	bl	800bedc <_malloc_r>
 800b61e:	4604      	mov	r4, r0
 800b620:	b140      	cbz	r0, 800b634 <__sfmoreglue+0x28>
 800b622:	2100      	movs	r1, #0
 800b624:	e9c0 1600 	strd	r1, r6, [r0]
 800b628:	300c      	adds	r0, #12
 800b62a:	60a0      	str	r0, [r4, #8]
 800b62c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b630:	f7fe fa2d 	bl	8009a8e <memset>
 800b634:	4620      	mov	r0, r4
 800b636:	bd70      	pop	{r4, r5, r6, pc}

0800b638 <__sinit>:
 800b638:	6983      	ldr	r3, [r0, #24]
 800b63a:	b510      	push	{r4, lr}
 800b63c:	4604      	mov	r4, r0
 800b63e:	bb33      	cbnz	r3, 800b68e <__sinit+0x56>
 800b640:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800b644:	6503      	str	r3, [r0, #80]	; 0x50
 800b646:	4b12      	ldr	r3, [pc, #72]	; (800b690 <__sinit+0x58>)
 800b648:	4a12      	ldr	r2, [pc, #72]	; (800b694 <__sinit+0x5c>)
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	6282      	str	r2, [r0, #40]	; 0x28
 800b64e:	4298      	cmp	r0, r3
 800b650:	bf04      	itt	eq
 800b652:	2301      	moveq	r3, #1
 800b654:	6183      	streq	r3, [r0, #24]
 800b656:	f000 f81f 	bl	800b698 <__sfp>
 800b65a:	6060      	str	r0, [r4, #4]
 800b65c:	4620      	mov	r0, r4
 800b65e:	f000 f81b 	bl	800b698 <__sfp>
 800b662:	60a0      	str	r0, [r4, #8]
 800b664:	4620      	mov	r0, r4
 800b666:	f000 f817 	bl	800b698 <__sfp>
 800b66a:	2200      	movs	r2, #0
 800b66c:	60e0      	str	r0, [r4, #12]
 800b66e:	2104      	movs	r1, #4
 800b670:	6860      	ldr	r0, [r4, #4]
 800b672:	f7ff ffa1 	bl	800b5b8 <std>
 800b676:	2201      	movs	r2, #1
 800b678:	2109      	movs	r1, #9
 800b67a:	68a0      	ldr	r0, [r4, #8]
 800b67c:	f7ff ff9c 	bl	800b5b8 <std>
 800b680:	2202      	movs	r2, #2
 800b682:	2112      	movs	r1, #18
 800b684:	68e0      	ldr	r0, [r4, #12]
 800b686:	f7ff ff97 	bl	800b5b8 <std>
 800b68a:	2301      	movs	r3, #1
 800b68c:	61a3      	str	r3, [r4, #24]
 800b68e:	bd10      	pop	{r4, pc}
 800b690:	0800d900 	.word	0x0800d900
 800b694:	0800b601 	.word	0x0800b601

0800b698 <__sfp>:
 800b698:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b69a:	4b1b      	ldr	r3, [pc, #108]	; (800b708 <__sfp+0x70>)
 800b69c:	681e      	ldr	r6, [r3, #0]
 800b69e:	69b3      	ldr	r3, [r6, #24]
 800b6a0:	4607      	mov	r7, r0
 800b6a2:	b913      	cbnz	r3, 800b6aa <__sfp+0x12>
 800b6a4:	4630      	mov	r0, r6
 800b6a6:	f7ff ffc7 	bl	800b638 <__sinit>
 800b6aa:	3648      	adds	r6, #72	; 0x48
 800b6ac:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b6b0:	3b01      	subs	r3, #1
 800b6b2:	d503      	bpl.n	800b6bc <__sfp+0x24>
 800b6b4:	6833      	ldr	r3, [r6, #0]
 800b6b6:	b133      	cbz	r3, 800b6c6 <__sfp+0x2e>
 800b6b8:	6836      	ldr	r6, [r6, #0]
 800b6ba:	e7f7      	b.n	800b6ac <__sfp+0x14>
 800b6bc:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b6c0:	b16d      	cbz	r5, 800b6de <__sfp+0x46>
 800b6c2:	3468      	adds	r4, #104	; 0x68
 800b6c4:	e7f4      	b.n	800b6b0 <__sfp+0x18>
 800b6c6:	2104      	movs	r1, #4
 800b6c8:	4638      	mov	r0, r7
 800b6ca:	f7ff ff9f 	bl	800b60c <__sfmoreglue>
 800b6ce:	6030      	str	r0, [r6, #0]
 800b6d0:	2800      	cmp	r0, #0
 800b6d2:	d1f1      	bne.n	800b6b8 <__sfp+0x20>
 800b6d4:	230c      	movs	r3, #12
 800b6d6:	603b      	str	r3, [r7, #0]
 800b6d8:	4604      	mov	r4, r0
 800b6da:	4620      	mov	r0, r4
 800b6dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b6de:	4b0b      	ldr	r3, [pc, #44]	; (800b70c <__sfp+0x74>)
 800b6e0:	6665      	str	r5, [r4, #100]	; 0x64
 800b6e2:	e9c4 5500 	strd	r5, r5, [r4]
 800b6e6:	60a5      	str	r5, [r4, #8]
 800b6e8:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800b6ec:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800b6f0:	2208      	movs	r2, #8
 800b6f2:	4629      	mov	r1, r5
 800b6f4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b6f8:	f7fe f9c9 	bl	8009a8e <memset>
 800b6fc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b700:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b704:	e7e9      	b.n	800b6da <__sfp+0x42>
 800b706:	bf00      	nop
 800b708:	0800d900 	.word	0x0800d900
 800b70c:	ffff0001 	.word	0xffff0001

0800b710 <_fwalk_reent>:
 800b710:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b714:	4680      	mov	r8, r0
 800b716:	4689      	mov	r9, r1
 800b718:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b71c:	2600      	movs	r6, #0
 800b71e:	b914      	cbnz	r4, 800b726 <_fwalk_reent+0x16>
 800b720:	4630      	mov	r0, r6
 800b722:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b726:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800b72a:	3f01      	subs	r7, #1
 800b72c:	d501      	bpl.n	800b732 <_fwalk_reent+0x22>
 800b72e:	6824      	ldr	r4, [r4, #0]
 800b730:	e7f5      	b.n	800b71e <_fwalk_reent+0xe>
 800b732:	89ab      	ldrh	r3, [r5, #12]
 800b734:	2b01      	cmp	r3, #1
 800b736:	d907      	bls.n	800b748 <_fwalk_reent+0x38>
 800b738:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b73c:	3301      	adds	r3, #1
 800b73e:	d003      	beq.n	800b748 <_fwalk_reent+0x38>
 800b740:	4629      	mov	r1, r5
 800b742:	4640      	mov	r0, r8
 800b744:	47c8      	blx	r9
 800b746:	4306      	orrs	r6, r0
 800b748:	3568      	adds	r5, #104	; 0x68
 800b74a:	e7ee      	b.n	800b72a <_fwalk_reent+0x1a>

0800b74c <__locale_ctype_ptr_l>:
 800b74c:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800b750:	4770      	bx	lr
	...

0800b754 <_localeconv_r>:
 800b754:	4b04      	ldr	r3, [pc, #16]	; (800b768 <_localeconv_r+0x14>)
 800b756:	681b      	ldr	r3, [r3, #0]
 800b758:	6a18      	ldr	r0, [r3, #32]
 800b75a:	4b04      	ldr	r3, [pc, #16]	; (800b76c <_localeconv_r+0x18>)
 800b75c:	2800      	cmp	r0, #0
 800b75e:	bf08      	it	eq
 800b760:	4618      	moveq	r0, r3
 800b762:	30f0      	adds	r0, #240	; 0xf0
 800b764:	4770      	bx	lr
 800b766:	bf00      	nop
 800b768:	20000214 	.word	0x20000214
 800b76c:	20000278 	.word	0x20000278

0800b770 <__swhatbuf_r>:
 800b770:	b570      	push	{r4, r5, r6, lr}
 800b772:	460e      	mov	r6, r1
 800b774:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800b778:	2900      	cmp	r1, #0
 800b77a:	b096      	sub	sp, #88	; 0x58
 800b77c:	4614      	mov	r4, r2
 800b77e:	461d      	mov	r5, r3
 800b780:	da07      	bge.n	800b792 <__swhatbuf_r+0x22>
 800b782:	2300      	movs	r3, #0
 800b784:	602b      	str	r3, [r5, #0]
 800b786:	89b3      	ldrh	r3, [r6, #12]
 800b788:	061a      	lsls	r2, r3, #24
 800b78a:	d410      	bmi.n	800b7ae <__swhatbuf_r+0x3e>
 800b78c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800b790:	e00e      	b.n	800b7b0 <__swhatbuf_r+0x40>
 800b792:	466a      	mov	r2, sp
 800b794:	f000 ff10 	bl	800c5b8 <_fstat_r>
 800b798:	2800      	cmp	r0, #0
 800b79a:	dbf2      	blt.n	800b782 <__swhatbuf_r+0x12>
 800b79c:	9a01      	ldr	r2, [sp, #4]
 800b79e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800b7a2:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800b7a6:	425a      	negs	r2, r3
 800b7a8:	415a      	adcs	r2, r3
 800b7aa:	602a      	str	r2, [r5, #0]
 800b7ac:	e7ee      	b.n	800b78c <__swhatbuf_r+0x1c>
 800b7ae:	2340      	movs	r3, #64	; 0x40
 800b7b0:	2000      	movs	r0, #0
 800b7b2:	6023      	str	r3, [r4, #0]
 800b7b4:	b016      	add	sp, #88	; 0x58
 800b7b6:	bd70      	pop	{r4, r5, r6, pc}

0800b7b8 <__smakebuf_r>:
 800b7b8:	898b      	ldrh	r3, [r1, #12]
 800b7ba:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800b7bc:	079d      	lsls	r5, r3, #30
 800b7be:	4606      	mov	r6, r0
 800b7c0:	460c      	mov	r4, r1
 800b7c2:	d507      	bpl.n	800b7d4 <__smakebuf_r+0x1c>
 800b7c4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800b7c8:	6023      	str	r3, [r4, #0]
 800b7ca:	6123      	str	r3, [r4, #16]
 800b7cc:	2301      	movs	r3, #1
 800b7ce:	6163      	str	r3, [r4, #20]
 800b7d0:	b002      	add	sp, #8
 800b7d2:	bd70      	pop	{r4, r5, r6, pc}
 800b7d4:	ab01      	add	r3, sp, #4
 800b7d6:	466a      	mov	r2, sp
 800b7d8:	f7ff ffca 	bl	800b770 <__swhatbuf_r>
 800b7dc:	9900      	ldr	r1, [sp, #0]
 800b7de:	4605      	mov	r5, r0
 800b7e0:	4630      	mov	r0, r6
 800b7e2:	f000 fb7b 	bl	800bedc <_malloc_r>
 800b7e6:	b948      	cbnz	r0, 800b7fc <__smakebuf_r+0x44>
 800b7e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ec:	059a      	lsls	r2, r3, #22
 800b7ee:	d4ef      	bmi.n	800b7d0 <__smakebuf_r+0x18>
 800b7f0:	f023 0303 	bic.w	r3, r3, #3
 800b7f4:	f043 0302 	orr.w	r3, r3, #2
 800b7f8:	81a3      	strh	r3, [r4, #12]
 800b7fa:	e7e3      	b.n	800b7c4 <__smakebuf_r+0xc>
 800b7fc:	4b0d      	ldr	r3, [pc, #52]	; (800b834 <__smakebuf_r+0x7c>)
 800b7fe:	62b3      	str	r3, [r6, #40]	; 0x28
 800b800:	89a3      	ldrh	r3, [r4, #12]
 800b802:	6020      	str	r0, [r4, #0]
 800b804:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800b808:	81a3      	strh	r3, [r4, #12]
 800b80a:	9b00      	ldr	r3, [sp, #0]
 800b80c:	6163      	str	r3, [r4, #20]
 800b80e:	9b01      	ldr	r3, [sp, #4]
 800b810:	6120      	str	r0, [r4, #16]
 800b812:	b15b      	cbz	r3, 800b82c <__smakebuf_r+0x74>
 800b814:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800b818:	4630      	mov	r0, r6
 800b81a:	f000 fedf 	bl	800c5dc <_isatty_r>
 800b81e:	b128      	cbz	r0, 800b82c <__smakebuf_r+0x74>
 800b820:	89a3      	ldrh	r3, [r4, #12]
 800b822:	f023 0303 	bic.w	r3, r3, #3
 800b826:	f043 0301 	orr.w	r3, r3, #1
 800b82a:	81a3      	strh	r3, [r4, #12]
 800b82c:	89a3      	ldrh	r3, [r4, #12]
 800b82e:	431d      	orrs	r5, r3
 800b830:	81a5      	strh	r5, [r4, #12]
 800b832:	e7cd      	b.n	800b7d0 <__smakebuf_r+0x18>
 800b834:	0800b601 	.word	0x0800b601

0800b838 <malloc>:
 800b838:	4b02      	ldr	r3, [pc, #8]	; (800b844 <malloc+0xc>)
 800b83a:	4601      	mov	r1, r0
 800b83c:	6818      	ldr	r0, [r3, #0]
 800b83e:	f000 bb4d 	b.w	800bedc <_malloc_r>
 800b842:	bf00      	nop
 800b844:	20000214 	.word	0x20000214

0800b848 <__ascii_mbtowc>:
 800b848:	b082      	sub	sp, #8
 800b84a:	b901      	cbnz	r1, 800b84e <__ascii_mbtowc+0x6>
 800b84c:	a901      	add	r1, sp, #4
 800b84e:	b142      	cbz	r2, 800b862 <__ascii_mbtowc+0x1a>
 800b850:	b14b      	cbz	r3, 800b866 <__ascii_mbtowc+0x1e>
 800b852:	7813      	ldrb	r3, [r2, #0]
 800b854:	600b      	str	r3, [r1, #0]
 800b856:	7812      	ldrb	r2, [r2, #0]
 800b858:	1c10      	adds	r0, r2, #0
 800b85a:	bf18      	it	ne
 800b85c:	2001      	movne	r0, #1
 800b85e:	b002      	add	sp, #8
 800b860:	4770      	bx	lr
 800b862:	4610      	mov	r0, r2
 800b864:	e7fb      	b.n	800b85e <__ascii_mbtowc+0x16>
 800b866:	f06f 0001 	mvn.w	r0, #1
 800b86a:	e7f8      	b.n	800b85e <__ascii_mbtowc+0x16>

0800b86c <_Balloc>:
 800b86c:	b570      	push	{r4, r5, r6, lr}
 800b86e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800b870:	4604      	mov	r4, r0
 800b872:	460e      	mov	r6, r1
 800b874:	b93d      	cbnz	r5, 800b886 <_Balloc+0x1a>
 800b876:	2010      	movs	r0, #16
 800b878:	f7ff ffde 	bl	800b838 <malloc>
 800b87c:	6260      	str	r0, [r4, #36]	; 0x24
 800b87e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800b882:	6005      	str	r5, [r0, #0]
 800b884:	60c5      	str	r5, [r0, #12]
 800b886:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800b888:	68eb      	ldr	r3, [r5, #12]
 800b88a:	b183      	cbz	r3, 800b8ae <_Balloc+0x42>
 800b88c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b88e:	68db      	ldr	r3, [r3, #12]
 800b890:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800b894:	b9b8      	cbnz	r0, 800b8c6 <_Balloc+0x5a>
 800b896:	2101      	movs	r1, #1
 800b898:	fa01 f506 	lsl.w	r5, r1, r6
 800b89c:	1d6a      	adds	r2, r5, #5
 800b89e:	0092      	lsls	r2, r2, #2
 800b8a0:	4620      	mov	r0, r4
 800b8a2:	f000 fabf 	bl	800be24 <_calloc_r>
 800b8a6:	b160      	cbz	r0, 800b8c2 <_Balloc+0x56>
 800b8a8:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800b8ac:	e00e      	b.n	800b8cc <_Balloc+0x60>
 800b8ae:	2221      	movs	r2, #33	; 0x21
 800b8b0:	2104      	movs	r1, #4
 800b8b2:	4620      	mov	r0, r4
 800b8b4:	f000 fab6 	bl	800be24 <_calloc_r>
 800b8b8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800b8ba:	60e8      	str	r0, [r5, #12]
 800b8bc:	68db      	ldr	r3, [r3, #12]
 800b8be:	2b00      	cmp	r3, #0
 800b8c0:	d1e4      	bne.n	800b88c <_Balloc+0x20>
 800b8c2:	2000      	movs	r0, #0
 800b8c4:	bd70      	pop	{r4, r5, r6, pc}
 800b8c6:	6802      	ldr	r2, [r0, #0]
 800b8c8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800b8cc:	2300      	movs	r3, #0
 800b8ce:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800b8d2:	e7f7      	b.n	800b8c4 <_Balloc+0x58>

0800b8d4 <_Bfree>:
 800b8d4:	b570      	push	{r4, r5, r6, lr}
 800b8d6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800b8d8:	4606      	mov	r6, r0
 800b8da:	460d      	mov	r5, r1
 800b8dc:	b93c      	cbnz	r4, 800b8ee <_Bfree+0x1a>
 800b8de:	2010      	movs	r0, #16
 800b8e0:	f7ff ffaa 	bl	800b838 <malloc>
 800b8e4:	6270      	str	r0, [r6, #36]	; 0x24
 800b8e6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800b8ea:	6004      	str	r4, [r0, #0]
 800b8ec:	60c4      	str	r4, [r0, #12]
 800b8ee:	b13d      	cbz	r5, 800b900 <_Bfree+0x2c>
 800b8f0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800b8f2:	686a      	ldr	r2, [r5, #4]
 800b8f4:	68db      	ldr	r3, [r3, #12]
 800b8f6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800b8fa:	6029      	str	r1, [r5, #0]
 800b8fc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800b900:	bd70      	pop	{r4, r5, r6, pc}

0800b902 <__multadd>:
 800b902:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b906:	690d      	ldr	r5, [r1, #16]
 800b908:	461f      	mov	r7, r3
 800b90a:	4606      	mov	r6, r0
 800b90c:	460c      	mov	r4, r1
 800b90e:	f101 0c14 	add.w	ip, r1, #20
 800b912:	2300      	movs	r3, #0
 800b914:	f8dc 0000 	ldr.w	r0, [ip]
 800b918:	b281      	uxth	r1, r0
 800b91a:	fb02 7101 	mla	r1, r2, r1, r7
 800b91e:	0c0f      	lsrs	r7, r1, #16
 800b920:	0c00      	lsrs	r0, r0, #16
 800b922:	fb02 7000 	mla	r0, r2, r0, r7
 800b926:	b289      	uxth	r1, r1
 800b928:	3301      	adds	r3, #1
 800b92a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800b92e:	429d      	cmp	r5, r3
 800b930:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800b934:	f84c 1b04 	str.w	r1, [ip], #4
 800b938:	dcec      	bgt.n	800b914 <__multadd+0x12>
 800b93a:	b1d7      	cbz	r7, 800b972 <__multadd+0x70>
 800b93c:	68a3      	ldr	r3, [r4, #8]
 800b93e:	42ab      	cmp	r3, r5
 800b940:	dc12      	bgt.n	800b968 <__multadd+0x66>
 800b942:	6861      	ldr	r1, [r4, #4]
 800b944:	4630      	mov	r0, r6
 800b946:	3101      	adds	r1, #1
 800b948:	f7ff ff90 	bl	800b86c <_Balloc>
 800b94c:	6922      	ldr	r2, [r4, #16]
 800b94e:	3202      	adds	r2, #2
 800b950:	f104 010c 	add.w	r1, r4, #12
 800b954:	4680      	mov	r8, r0
 800b956:	0092      	lsls	r2, r2, #2
 800b958:	300c      	adds	r0, #12
 800b95a:	f7fe f88d 	bl	8009a78 <memcpy>
 800b95e:	4621      	mov	r1, r4
 800b960:	4630      	mov	r0, r6
 800b962:	f7ff ffb7 	bl	800b8d4 <_Bfree>
 800b966:	4644      	mov	r4, r8
 800b968:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800b96c:	3501      	adds	r5, #1
 800b96e:	615f      	str	r7, [r3, #20]
 800b970:	6125      	str	r5, [r4, #16]
 800b972:	4620      	mov	r0, r4
 800b974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800b978 <__hi0bits>:
 800b978:	0c02      	lsrs	r2, r0, #16
 800b97a:	0412      	lsls	r2, r2, #16
 800b97c:	4603      	mov	r3, r0
 800b97e:	b9b2      	cbnz	r2, 800b9ae <__hi0bits+0x36>
 800b980:	0403      	lsls	r3, r0, #16
 800b982:	2010      	movs	r0, #16
 800b984:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800b988:	bf04      	itt	eq
 800b98a:	021b      	lsleq	r3, r3, #8
 800b98c:	3008      	addeq	r0, #8
 800b98e:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800b992:	bf04      	itt	eq
 800b994:	011b      	lsleq	r3, r3, #4
 800b996:	3004      	addeq	r0, #4
 800b998:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800b99c:	bf04      	itt	eq
 800b99e:	009b      	lsleq	r3, r3, #2
 800b9a0:	3002      	addeq	r0, #2
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	db06      	blt.n	800b9b4 <__hi0bits+0x3c>
 800b9a6:	005b      	lsls	r3, r3, #1
 800b9a8:	d503      	bpl.n	800b9b2 <__hi0bits+0x3a>
 800b9aa:	3001      	adds	r0, #1
 800b9ac:	4770      	bx	lr
 800b9ae:	2000      	movs	r0, #0
 800b9b0:	e7e8      	b.n	800b984 <__hi0bits+0xc>
 800b9b2:	2020      	movs	r0, #32
 800b9b4:	4770      	bx	lr

0800b9b6 <__lo0bits>:
 800b9b6:	6803      	ldr	r3, [r0, #0]
 800b9b8:	f013 0207 	ands.w	r2, r3, #7
 800b9bc:	4601      	mov	r1, r0
 800b9be:	d00b      	beq.n	800b9d8 <__lo0bits+0x22>
 800b9c0:	07da      	lsls	r2, r3, #31
 800b9c2:	d423      	bmi.n	800ba0c <__lo0bits+0x56>
 800b9c4:	0798      	lsls	r0, r3, #30
 800b9c6:	bf49      	itett	mi
 800b9c8:	085b      	lsrmi	r3, r3, #1
 800b9ca:	089b      	lsrpl	r3, r3, #2
 800b9cc:	2001      	movmi	r0, #1
 800b9ce:	600b      	strmi	r3, [r1, #0]
 800b9d0:	bf5c      	itt	pl
 800b9d2:	600b      	strpl	r3, [r1, #0]
 800b9d4:	2002      	movpl	r0, #2
 800b9d6:	4770      	bx	lr
 800b9d8:	b298      	uxth	r0, r3
 800b9da:	b9a8      	cbnz	r0, 800ba08 <__lo0bits+0x52>
 800b9dc:	0c1b      	lsrs	r3, r3, #16
 800b9de:	2010      	movs	r0, #16
 800b9e0:	f013 0fff 	tst.w	r3, #255	; 0xff
 800b9e4:	bf04      	itt	eq
 800b9e6:	0a1b      	lsreq	r3, r3, #8
 800b9e8:	3008      	addeq	r0, #8
 800b9ea:	071a      	lsls	r2, r3, #28
 800b9ec:	bf04      	itt	eq
 800b9ee:	091b      	lsreq	r3, r3, #4
 800b9f0:	3004      	addeq	r0, #4
 800b9f2:	079a      	lsls	r2, r3, #30
 800b9f4:	bf04      	itt	eq
 800b9f6:	089b      	lsreq	r3, r3, #2
 800b9f8:	3002      	addeq	r0, #2
 800b9fa:	07da      	lsls	r2, r3, #31
 800b9fc:	d402      	bmi.n	800ba04 <__lo0bits+0x4e>
 800b9fe:	085b      	lsrs	r3, r3, #1
 800ba00:	d006      	beq.n	800ba10 <__lo0bits+0x5a>
 800ba02:	3001      	adds	r0, #1
 800ba04:	600b      	str	r3, [r1, #0]
 800ba06:	4770      	bx	lr
 800ba08:	4610      	mov	r0, r2
 800ba0a:	e7e9      	b.n	800b9e0 <__lo0bits+0x2a>
 800ba0c:	2000      	movs	r0, #0
 800ba0e:	4770      	bx	lr
 800ba10:	2020      	movs	r0, #32
 800ba12:	4770      	bx	lr

0800ba14 <__i2b>:
 800ba14:	b510      	push	{r4, lr}
 800ba16:	460c      	mov	r4, r1
 800ba18:	2101      	movs	r1, #1
 800ba1a:	f7ff ff27 	bl	800b86c <_Balloc>
 800ba1e:	2201      	movs	r2, #1
 800ba20:	6144      	str	r4, [r0, #20]
 800ba22:	6102      	str	r2, [r0, #16]
 800ba24:	bd10      	pop	{r4, pc}

0800ba26 <__multiply>:
 800ba26:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ba2a:	4614      	mov	r4, r2
 800ba2c:	690a      	ldr	r2, [r1, #16]
 800ba2e:	6923      	ldr	r3, [r4, #16]
 800ba30:	429a      	cmp	r2, r3
 800ba32:	bfb8      	it	lt
 800ba34:	460b      	movlt	r3, r1
 800ba36:	4688      	mov	r8, r1
 800ba38:	bfbc      	itt	lt
 800ba3a:	46a0      	movlt	r8, r4
 800ba3c:	461c      	movlt	r4, r3
 800ba3e:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800ba42:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800ba46:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800ba4a:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800ba4e:	eb07 0609 	add.w	r6, r7, r9
 800ba52:	42b3      	cmp	r3, r6
 800ba54:	bfb8      	it	lt
 800ba56:	3101      	addlt	r1, #1
 800ba58:	f7ff ff08 	bl	800b86c <_Balloc>
 800ba5c:	f100 0514 	add.w	r5, r0, #20
 800ba60:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800ba64:	462b      	mov	r3, r5
 800ba66:	2200      	movs	r2, #0
 800ba68:	4573      	cmp	r3, lr
 800ba6a:	d316      	bcc.n	800ba9a <__multiply+0x74>
 800ba6c:	f104 0214 	add.w	r2, r4, #20
 800ba70:	f108 0114 	add.w	r1, r8, #20
 800ba74:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800ba78:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800ba7c:	9300      	str	r3, [sp, #0]
 800ba7e:	9b00      	ldr	r3, [sp, #0]
 800ba80:	9201      	str	r2, [sp, #4]
 800ba82:	4293      	cmp	r3, r2
 800ba84:	d80c      	bhi.n	800baa0 <__multiply+0x7a>
 800ba86:	2e00      	cmp	r6, #0
 800ba88:	dd03      	ble.n	800ba92 <__multiply+0x6c>
 800ba8a:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d05d      	beq.n	800bb4e <__multiply+0x128>
 800ba92:	6106      	str	r6, [r0, #16]
 800ba94:	b003      	add	sp, #12
 800ba96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba9a:	f843 2b04 	str.w	r2, [r3], #4
 800ba9e:	e7e3      	b.n	800ba68 <__multiply+0x42>
 800baa0:	f8b2 b000 	ldrh.w	fp, [r2]
 800baa4:	f1bb 0f00 	cmp.w	fp, #0
 800baa8:	d023      	beq.n	800baf2 <__multiply+0xcc>
 800baaa:	4689      	mov	r9, r1
 800baac:	46ac      	mov	ip, r5
 800baae:	f04f 0800 	mov.w	r8, #0
 800bab2:	f859 4b04 	ldr.w	r4, [r9], #4
 800bab6:	f8dc a000 	ldr.w	sl, [ip]
 800baba:	b2a3      	uxth	r3, r4
 800babc:	fa1f fa8a 	uxth.w	sl, sl
 800bac0:	fb0b a303 	mla	r3, fp, r3, sl
 800bac4:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800bac8:	f8dc 4000 	ldr.w	r4, [ip]
 800bacc:	4443      	add	r3, r8
 800bace:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bad2:	fb0b 840a 	mla	r4, fp, sl, r8
 800bad6:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800bada:	46e2      	mov	sl, ip
 800badc:	b29b      	uxth	r3, r3
 800bade:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bae2:	454f      	cmp	r7, r9
 800bae4:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800bae8:	f84a 3b04 	str.w	r3, [sl], #4
 800baec:	d82b      	bhi.n	800bb46 <__multiply+0x120>
 800baee:	f8cc 8004 	str.w	r8, [ip, #4]
 800baf2:	9b01      	ldr	r3, [sp, #4]
 800baf4:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800baf8:	3204      	adds	r2, #4
 800bafa:	f1ba 0f00 	cmp.w	sl, #0
 800bafe:	d020      	beq.n	800bb42 <__multiply+0x11c>
 800bb00:	682b      	ldr	r3, [r5, #0]
 800bb02:	4689      	mov	r9, r1
 800bb04:	46a8      	mov	r8, r5
 800bb06:	f04f 0b00 	mov.w	fp, #0
 800bb0a:	f8b9 c000 	ldrh.w	ip, [r9]
 800bb0e:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800bb12:	fb0a 440c 	mla	r4, sl, ip, r4
 800bb16:	445c      	add	r4, fp
 800bb18:	46c4      	mov	ip, r8
 800bb1a:	b29b      	uxth	r3, r3
 800bb1c:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800bb20:	f84c 3b04 	str.w	r3, [ip], #4
 800bb24:	f859 3b04 	ldr.w	r3, [r9], #4
 800bb28:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800bb2c:	0c1b      	lsrs	r3, r3, #16
 800bb2e:	fb0a b303 	mla	r3, sl, r3, fp
 800bb32:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800bb36:	454f      	cmp	r7, r9
 800bb38:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800bb3c:	d805      	bhi.n	800bb4a <__multiply+0x124>
 800bb3e:	f8c8 3004 	str.w	r3, [r8, #4]
 800bb42:	3504      	adds	r5, #4
 800bb44:	e79b      	b.n	800ba7e <__multiply+0x58>
 800bb46:	46d4      	mov	ip, sl
 800bb48:	e7b3      	b.n	800bab2 <__multiply+0x8c>
 800bb4a:	46e0      	mov	r8, ip
 800bb4c:	e7dd      	b.n	800bb0a <__multiply+0xe4>
 800bb4e:	3e01      	subs	r6, #1
 800bb50:	e799      	b.n	800ba86 <__multiply+0x60>
	...

0800bb54 <__pow5mult>:
 800bb54:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb58:	4615      	mov	r5, r2
 800bb5a:	f012 0203 	ands.w	r2, r2, #3
 800bb5e:	4606      	mov	r6, r0
 800bb60:	460f      	mov	r7, r1
 800bb62:	d007      	beq.n	800bb74 <__pow5mult+0x20>
 800bb64:	3a01      	subs	r2, #1
 800bb66:	4c21      	ldr	r4, [pc, #132]	; (800bbec <__pow5mult+0x98>)
 800bb68:	2300      	movs	r3, #0
 800bb6a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800bb6e:	f7ff fec8 	bl	800b902 <__multadd>
 800bb72:	4607      	mov	r7, r0
 800bb74:	10ad      	asrs	r5, r5, #2
 800bb76:	d035      	beq.n	800bbe4 <__pow5mult+0x90>
 800bb78:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800bb7a:	b93c      	cbnz	r4, 800bb8c <__pow5mult+0x38>
 800bb7c:	2010      	movs	r0, #16
 800bb7e:	f7ff fe5b 	bl	800b838 <malloc>
 800bb82:	6270      	str	r0, [r6, #36]	; 0x24
 800bb84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800bb88:	6004      	str	r4, [r0, #0]
 800bb8a:	60c4      	str	r4, [r0, #12]
 800bb8c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800bb90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800bb94:	b94c      	cbnz	r4, 800bbaa <__pow5mult+0x56>
 800bb96:	f240 2171 	movw	r1, #625	; 0x271
 800bb9a:	4630      	mov	r0, r6
 800bb9c:	f7ff ff3a 	bl	800ba14 <__i2b>
 800bba0:	2300      	movs	r3, #0
 800bba2:	f8c8 0008 	str.w	r0, [r8, #8]
 800bba6:	4604      	mov	r4, r0
 800bba8:	6003      	str	r3, [r0, #0]
 800bbaa:	f04f 0800 	mov.w	r8, #0
 800bbae:	07eb      	lsls	r3, r5, #31
 800bbb0:	d50a      	bpl.n	800bbc8 <__pow5mult+0x74>
 800bbb2:	4639      	mov	r1, r7
 800bbb4:	4622      	mov	r2, r4
 800bbb6:	4630      	mov	r0, r6
 800bbb8:	f7ff ff35 	bl	800ba26 <__multiply>
 800bbbc:	4639      	mov	r1, r7
 800bbbe:	4681      	mov	r9, r0
 800bbc0:	4630      	mov	r0, r6
 800bbc2:	f7ff fe87 	bl	800b8d4 <_Bfree>
 800bbc6:	464f      	mov	r7, r9
 800bbc8:	106d      	asrs	r5, r5, #1
 800bbca:	d00b      	beq.n	800bbe4 <__pow5mult+0x90>
 800bbcc:	6820      	ldr	r0, [r4, #0]
 800bbce:	b938      	cbnz	r0, 800bbe0 <__pow5mult+0x8c>
 800bbd0:	4622      	mov	r2, r4
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	4630      	mov	r0, r6
 800bbd6:	f7ff ff26 	bl	800ba26 <__multiply>
 800bbda:	6020      	str	r0, [r4, #0]
 800bbdc:	f8c0 8000 	str.w	r8, [r0]
 800bbe0:	4604      	mov	r4, r0
 800bbe2:	e7e4      	b.n	800bbae <__pow5mult+0x5a>
 800bbe4:	4638      	mov	r0, r7
 800bbe6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bbea:	bf00      	nop
 800bbec:	0800daa8 	.word	0x0800daa8

0800bbf0 <__lshift>:
 800bbf0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bbf4:	460c      	mov	r4, r1
 800bbf6:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800bbfa:	6923      	ldr	r3, [r4, #16]
 800bbfc:	6849      	ldr	r1, [r1, #4]
 800bbfe:	eb0a 0903 	add.w	r9, sl, r3
 800bc02:	68a3      	ldr	r3, [r4, #8]
 800bc04:	4607      	mov	r7, r0
 800bc06:	4616      	mov	r6, r2
 800bc08:	f109 0501 	add.w	r5, r9, #1
 800bc0c:	42ab      	cmp	r3, r5
 800bc0e:	db32      	blt.n	800bc76 <__lshift+0x86>
 800bc10:	4638      	mov	r0, r7
 800bc12:	f7ff fe2b 	bl	800b86c <_Balloc>
 800bc16:	2300      	movs	r3, #0
 800bc18:	4680      	mov	r8, r0
 800bc1a:	f100 0114 	add.w	r1, r0, #20
 800bc1e:	461a      	mov	r2, r3
 800bc20:	4553      	cmp	r3, sl
 800bc22:	db2b      	blt.n	800bc7c <__lshift+0x8c>
 800bc24:	6920      	ldr	r0, [r4, #16]
 800bc26:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800bc2a:	f104 0314 	add.w	r3, r4, #20
 800bc2e:	f016 021f 	ands.w	r2, r6, #31
 800bc32:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800bc36:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800bc3a:	d025      	beq.n	800bc88 <__lshift+0x98>
 800bc3c:	f1c2 0e20 	rsb	lr, r2, #32
 800bc40:	2000      	movs	r0, #0
 800bc42:	681e      	ldr	r6, [r3, #0]
 800bc44:	468a      	mov	sl, r1
 800bc46:	4096      	lsls	r6, r2
 800bc48:	4330      	orrs	r0, r6
 800bc4a:	f84a 0b04 	str.w	r0, [sl], #4
 800bc4e:	f853 0b04 	ldr.w	r0, [r3], #4
 800bc52:	459c      	cmp	ip, r3
 800bc54:	fa20 f00e 	lsr.w	r0, r0, lr
 800bc58:	d814      	bhi.n	800bc84 <__lshift+0x94>
 800bc5a:	6048      	str	r0, [r1, #4]
 800bc5c:	b108      	cbz	r0, 800bc62 <__lshift+0x72>
 800bc5e:	f109 0502 	add.w	r5, r9, #2
 800bc62:	3d01      	subs	r5, #1
 800bc64:	4638      	mov	r0, r7
 800bc66:	f8c8 5010 	str.w	r5, [r8, #16]
 800bc6a:	4621      	mov	r1, r4
 800bc6c:	f7ff fe32 	bl	800b8d4 <_Bfree>
 800bc70:	4640      	mov	r0, r8
 800bc72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bc76:	3101      	adds	r1, #1
 800bc78:	005b      	lsls	r3, r3, #1
 800bc7a:	e7c7      	b.n	800bc0c <__lshift+0x1c>
 800bc7c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800bc80:	3301      	adds	r3, #1
 800bc82:	e7cd      	b.n	800bc20 <__lshift+0x30>
 800bc84:	4651      	mov	r1, sl
 800bc86:	e7dc      	b.n	800bc42 <__lshift+0x52>
 800bc88:	3904      	subs	r1, #4
 800bc8a:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc8e:	f841 2f04 	str.w	r2, [r1, #4]!
 800bc92:	459c      	cmp	ip, r3
 800bc94:	d8f9      	bhi.n	800bc8a <__lshift+0x9a>
 800bc96:	e7e4      	b.n	800bc62 <__lshift+0x72>

0800bc98 <__mcmp>:
 800bc98:	6903      	ldr	r3, [r0, #16]
 800bc9a:	690a      	ldr	r2, [r1, #16]
 800bc9c:	1a9b      	subs	r3, r3, r2
 800bc9e:	b530      	push	{r4, r5, lr}
 800bca0:	d10c      	bne.n	800bcbc <__mcmp+0x24>
 800bca2:	0092      	lsls	r2, r2, #2
 800bca4:	3014      	adds	r0, #20
 800bca6:	3114      	adds	r1, #20
 800bca8:	1884      	adds	r4, r0, r2
 800bcaa:	4411      	add	r1, r2
 800bcac:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800bcb0:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800bcb4:	4295      	cmp	r5, r2
 800bcb6:	d003      	beq.n	800bcc0 <__mcmp+0x28>
 800bcb8:	d305      	bcc.n	800bcc6 <__mcmp+0x2e>
 800bcba:	2301      	movs	r3, #1
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	bd30      	pop	{r4, r5, pc}
 800bcc0:	42a0      	cmp	r0, r4
 800bcc2:	d3f3      	bcc.n	800bcac <__mcmp+0x14>
 800bcc4:	e7fa      	b.n	800bcbc <__mcmp+0x24>
 800bcc6:	f04f 33ff 	mov.w	r3, #4294967295
 800bcca:	e7f7      	b.n	800bcbc <__mcmp+0x24>

0800bccc <__mdiff>:
 800bccc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bcd0:	460d      	mov	r5, r1
 800bcd2:	4607      	mov	r7, r0
 800bcd4:	4611      	mov	r1, r2
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	4614      	mov	r4, r2
 800bcda:	f7ff ffdd 	bl	800bc98 <__mcmp>
 800bcde:	1e06      	subs	r6, r0, #0
 800bce0:	d108      	bne.n	800bcf4 <__mdiff+0x28>
 800bce2:	4631      	mov	r1, r6
 800bce4:	4638      	mov	r0, r7
 800bce6:	f7ff fdc1 	bl	800b86c <_Balloc>
 800bcea:	2301      	movs	r3, #1
 800bcec:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800bcf0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bcf4:	bfa4      	itt	ge
 800bcf6:	4623      	movge	r3, r4
 800bcf8:	462c      	movge	r4, r5
 800bcfa:	4638      	mov	r0, r7
 800bcfc:	6861      	ldr	r1, [r4, #4]
 800bcfe:	bfa6      	itte	ge
 800bd00:	461d      	movge	r5, r3
 800bd02:	2600      	movge	r6, #0
 800bd04:	2601      	movlt	r6, #1
 800bd06:	f7ff fdb1 	bl	800b86c <_Balloc>
 800bd0a:	692b      	ldr	r3, [r5, #16]
 800bd0c:	60c6      	str	r6, [r0, #12]
 800bd0e:	6926      	ldr	r6, [r4, #16]
 800bd10:	f105 0914 	add.w	r9, r5, #20
 800bd14:	f104 0214 	add.w	r2, r4, #20
 800bd18:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800bd1c:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800bd20:	f100 0514 	add.w	r5, r0, #20
 800bd24:	f04f 0e00 	mov.w	lr, #0
 800bd28:	f852 ab04 	ldr.w	sl, [r2], #4
 800bd2c:	f859 4b04 	ldr.w	r4, [r9], #4
 800bd30:	fa1e f18a 	uxtah	r1, lr, sl
 800bd34:	b2a3      	uxth	r3, r4
 800bd36:	1ac9      	subs	r1, r1, r3
 800bd38:	0c23      	lsrs	r3, r4, #16
 800bd3a:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800bd3e:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800bd42:	b289      	uxth	r1, r1
 800bd44:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800bd48:	45c8      	cmp	r8, r9
 800bd4a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800bd4e:	4694      	mov	ip, r2
 800bd50:	f845 3b04 	str.w	r3, [r5], #4
 800bd54:	d8e8      	bhi.n	800bd28 <__mdiff+0x5c>
 800bd56:	45bc      	cmp	ip, r7
 800bd58:	d304      	bcc.n	800bd64 <__mdiff+0x98>
 800bd5a:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800bd5e:	b183      	cbz	r3, 800bd82 <__mdiff+0xb6>
 800bd60:	6106      	str	r6, [r0, #16]
 800bd62:	e7c5      	b.n	800bcf0 <__mdiff+0x24>
 800bd64:	f85c 1b04 	ldr.w	r1, [ip], #4
 800bd68:	fa1e f381 	uxtah	r3, lr, r1
 800bd6c:	141a      	asrs	r2, r3, #16
 800bd6e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800bd72:	b29b      	uxth	r3, r3
 800bd74:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd78:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800bd7c:	f845 3b04 	str.w	r3, [r5], #4
 800bd80:	e7e9      	b.n	800bd56 <__mdiff+0x8a>
 800bd82:	3e01      	subs	r6, #1
 800bd84:	e7e9      	b.n	800bd5a <__mdiff+0x8e>

0800bd86 <__d2b>:
 800bd86:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800bd8a:	460e      	mov	r6, r1
 800bd8c:	2101      	movs	r1, #1
 800bd8e:	ec59 8b10 	vmov	r8, r9, d0
 800bd92:	4615      	mov	r5, r2
 800bd94:	f7ff fd6a 	bl	800b86c <_Balloc>
 800bd98:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800bd9c:	4607      	mov	r7, r0
 800bd9e:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bda2:	bb34      	cbnz	r4, 800bdf2 <__d2b+0x6c>
 800bda4:	9301      	str	r3, [sp, #4]
 800bda6:	f1b8 0300 	subs.w	r3, r8, #0
 800bdaa:	d027      	beq.n	800bdfc <__d2b+0x76>
 800bdac:	a802      	add	r0, sp, #8
 800bdae:	f840 3d08 	str.w	r3, [r0, #-8]!
 800bdb2:	f7ff fe00 	bl	800b9b6 <__lo0bits>
 800bdb6:	9900      	ldr	r1, [sp, #0]
 800bdb8:	b1f0      	cbz	r0, 800bdf8 <__d2b+0x72>
 800bdba:	9a01      	ldr	r2, [sp, #4]
 800bdbc:	f1c0 0320 	rsb	r3, r0, #32
 800bdc0:	fa02 f303 	lsl.w	r3, r2, r3
 800bdc4:	430b      	orrs	r3, r1
 800bdc6:	40c2      	lsrs	r2, r0
 800bdc8:	617b      	str	r3, [r7, #20]
 800bdca:	9201      	str	r2, [sp, #4]
 800bdcc:	9b01      	ldr	r3, [sp, #4]
 800bdce:	61bb      	str	r3, [r7, #24]
 800bdd0:	2b00      	cmp	r3, #0
 800bdd2:	bf14      	ite	ne
 800bdd4:	2102      	movne	r1, #2
 800bdd6:	2101      	moveq	r1, #1
 800bdd8:	6139      	str	r1, [r7, #16]
 800bdda:	b1c4      	cbz	r4, 800be0e <__d2b+0x88>
 800bddc:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800bde0:	4404      	add	r4, r0
 800bde2:	6034      	str	r4, [r6, #0]
 800bde4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800bde8:	6028      	str	r0, [r5, #0]
 800bdea:	4638      	mov	r0, r7
 800bdec:	b003      	add	sp, #12
 800bdee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800bdf2:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800bdf6:	e7d5      	b.n	800bda4 <__d2b+0x1e>
 800bdf8:	6179      	str	r1, [r7, #20]
 800bdfa:	e7e7      	b.n	800bdcc <__d2b+0x46>
 800bdfc:	a801      	add	r0, sp, #4
 800bdfe:	f7ff fdda 	bl	800b9b6 <__lo0bits>
 800be02:	9b01      	ldr	r3, [sp, #4]
 800be04:	617b      	str	r3, [r7, #20]
 800be06:	2101      	movs	r1, #1
 800be08:	6139      	str	r1, [r7, #16]
 800be0a:	3020      	adds	r0, #32
 800be0c:	e7e5      	b.n	800bdda <__d2b+0x54>
 800be0e:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800be12:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800be16:	6030      	str	r0, [r6, #0]
 800be18:	6918      	ldr	r0, [r3, #16]
 800be1a:	f7ff fdad 	bl	800b978 <__hi0bits>
 800be1e:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800be22:	e7e1      	b.n	800bde8 <__d2b+0x62>

0800be24 <_calloc_r>:
 800be24:	b538      	push	{r3, r4, r5, lr}
 800be26:	fb02 f401 	mul.w	r4, r2, r1
 800be2a:	4621      	mov	r1, r4
 800be2c:	f000 f856 	bl	800bedc <_malloc_r>
 800be30:	4605      	mov	r5, r0
 800be32:	b118      	cbz	r0, 800be3c <_calloc_r+0x18>
 800be34:	4622      	mov	r2, r4
 800be36:	2100      	movs	r1, #0
 800be38:	f7fd fe29 	bl	8009a8e <memset>
 800be3c:	4628      	mov	r0, r5
 800be3e:	bd38      	pop	{r3, r4, r5, pc}

0800be40 <_free_r>:
 800be40:	b538      	push	{r3, r4, r5, lr}
 800be42:	4605      	mov	r5, r0
 800be44:	2900      	cmp	r1, #0
 800be46:	d045      	beq.n	800bed4 <_free_r+0x94>
 800be48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800be4c:	1f0c      	subs	r4, r1, #4
 800be4e:	2b00      	cmp	r3, #0
 800be50:	bfb8      	it	lt
 800be52:	18e4      	addlt	r4, r4, r3
 800be54:	f000 fbfd 	bl	800c652 <__malloc_lock>
 800be58:	4a1f      	ldr	r2, [pc, #124]	; (800bed8 <_free_r+0x98>)
 800be5a:	6813      	ldr	r3, [r2, #0]
 800be5c:	4610      	mov	r0, r2
 800be5e:	b933      	cbnz	r3, 800be6e <_free_r+0x2e>
 800be60:	6063      	str	r3, [r4, #4]
 800be62:	6014      	str	r4, [r2, #0]
 800be64:	4628      	mov	r0, r5
 800be66:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800be6a:	f000 bbf3 	b.w	800c654 <__malloc_unlock>
 800be6e:	42a3      	cmp	r3, r4
 800be70:	d90c      	bls.n	800be8c <_free_r+0x4c>
 800be72:	6821      	ldr	r1, [r4, #0]
 800be74:	1862      	adds	r2, r4, r1
 800be76:	4293      	cmp	r3, r2
 800be78:	bf04      	itt	eq
 800be7a:	681a      	ldreq	r2, [r3, #0]
 800be7c:	685b      	ldreq	r3, [r3, #4]
 800be7e:	6063      	str	r3, [r4, #4]
 800be80:	bf04      	itt	eq
 800be82:	1852      	addeq	r2, r2, r1
 800be84:	6022      	streq	r2, [r4, #0]
 800be86:	6004      	str	r4, [r0, #0]
 800be88:	e7ec      	b.n	800be64 <_free_r+0x24>
 800be8a:	4613      	mov	r3, r2
 800be8c:	685a      	ldr	r2, [r3, #4]
 800be8e:	b10a      	cbz	r2, 800be94 <_free_r+0x54>
 800be90:	42a2      	cmp	r2, r4
 800be92:	d9fa      	bls.n	800be8a <_free_r+0x4a>
 800be94:	6819      	ldr	r1, [r3, #0]
 800be96:	1858      	adds	r0, r3, r1
 800be98:	42a0      	cmp	r0, r4
 800be9a:	d10b      	bne.n	800beb4 <_free_r+0x74>
 800be9c:	6820      	ldr	r0, [r4, #0]
 800be9e:	4401      	add	r1, r0
 800bea0:	1858      	adds	r0, r3, r1
 800bea2:	4282      	cmp	r2, r0
 800bea4:	6019      	str	r1, [r3, #0]
 800bea6:	d1dd      	bne.n	800be64 <_free_r+0x24>
 800bea8:	6810      	ldr	r0, [r2, #0]
 800beaa:	6852      	ldr	r2, [r2, #4]
 800beac:	605a      	str	r2, [r3, #4]
 800beae:	4401      	add	r1, r0
 800beb0:	6019      	str	r1, [r3, #0]
 800beb2:	e7d7      	b.n	800be64 <_free_r+0x24>
 800beb4:	d902      	bls.n	800bebc <_free_r+0x7c>
 800beb6:	230c      	movs	r3, #12
 800beb8:	602b      	str	r3, [r5, #0]
 800beba:	e7d3      	b.n	800be64 <_free_r+0x24>
 800bebc:	6820      	ldr	r0, [r4, #0]
 800bebe:	1821      	adds	r1, r4, r0
 800bec0:	428a      	cmp	r2, r1
 800bec2:	bf04      	itt	eq
 800bec4:	6811      	ldreq	r1, [r2, #0]
 800bec6:	6852      	ldreq	r2, [r2, #4]
 800bec8:	6062      	str	r2, [r4, #4]
 800beca:	bf04      	itt	eq
 800becc:	1809      	addeq	r1, r1, r0
 800bece:	6021      	streq	r1, [r4, #0]
 800bed0:	605c      	str	r4, [r3, #4]
 800bed2:	e7c7      	b.n	800be64 <_free_r+0x24>
 800bed4:	bd38      	pop	{r3, r4, r5, pc}
 800bed6:	bf00      	nop
 800bed8:	20000968 	.word	0x20000968

0800bedc <_malloc_r>:
 800bedc:	b570      	push	{r4, r5, r6, lr}
 800bede:	1ccd      	adds	r5, r1, #3
 800bee0:	f025 0503 	bic.w	r5, r5, #3
 800bee4:	3508      	adds	r5, #8
 800bee6:	2d0c      	cmp	r5, #12
 800bee8:	bf38      	it	cc
 800beea:	250c      	movcc	r5, #12
 800beec:	2d00      	cmp	r5, #0
 800beee:	4606      	mov	r6, r0
 800bef0:	db01      	blt.n	800bef6 <_malloc_r+0x1a>
 800bef2:	42a9      	cmp	r1, r5
 800bef4:	d903      	bls.n	800befe <_malloc_r+0x22>
 800bef6:	230c      	movs	r3, #12
 800bef8:	6033      	str	r3, [r6, #0]
 800befa:	2000      	movs	r0, #0
 800befc:	bd70      	pop	{r4, r5, r6, pc}
 800befe:	f000 fba8 	bl	800c652 <__malloc_lock>
 800bf02:	4a21      	ldr	r2, [pc, #132]	; (800bf88 <_malloc_r+0xac>)
 800bf04:	6814      	ldr	r4, [r2, #0]
 800bf06:	4621      	mov	r1, r4
 800bf08:	b991      	cbnz	r1, 800bf30 <_malloc_r+0x54>
 800bf0a:	4c20      	ldr	r4, [pc, #128]	; (800bf8c <_malloc_r+0xb0>)
 800bf0c:	6823      	ldr	r3, [r4, #0]
 800bf0e:	b91b      	cbnz	r3, 800bf18 <_malloc_r+0x3c>
 800bf10:	4630      	mov	r0, r6
 800bf12:	f000 facf 	bl	800c4b4 <_sbrk_r>
 800bf16:	6020      	str	r0, [r4, #0]
 800bf18:	4629      	mov	r1, r5
 800bf1a:	4630      	mov	r0, r6
 800bf1c:	f000 faca 	bl	800c4b4 <_sbrk_r>
 800bf20:	1c43      	adds	r3, r0, #1
 800bf22:	d124      	bne.n	800bf6e <_malloc_r+0x92>
 800bf24:	230c      	movs	r3, #12
 800bf26:	6033      	str	r3, [r6, #0]
 800bf28:	4630      	mov	r0, r6
 800bf2a:	f000 fb93 	bl	800c654 <__malloc_unlock>
 800bf2e:	e7e4      	b.n	800befa <_malloc_r+0x1e>
 800bf30:	680b      	ldr	r3, [r1, #0]
 800bf32:	1b5b      	subs	r3, r3, r5
 800bf34:	d418      	bmi.n	800bf68 <_malloc_r+0x8c>
 800bf36:	2b0b      	cmp	r3, #11
 800bf38:	d90f      	bls.n	800bf5a <_malloc_r+0x7e>
 800bf3a:	600b      	str	r3, [r1, #0]
 800bf3c:	50cd      	str	r5, [r1, r3]
 800bf3e:	18cc      	adds	r4, r1, r3
 800bf40:	4630      	mov	r0, r6
 800bf42:	f000 fb87 	bl	800c654 <__malloc_unlock>
 800bf46:	f104 000b 	add.w	r0, r4, #11
 800bf4a:	1d23      	adds	r3, r4, #4
 800bf4c:	f020 0007 	bic.w	r0, r0, #7
 800bf50:	1ac3      	subs	r3, r0, r3
 800bf52:	d0d3      	beq.n	800befc <_malloc_r+0x20>
 800bf54:	425a      	negs	r2, r3
 800bf56:	50e2      	str	r2, [r4, r3]
 800bf58:	e7d0      	b.n	800befc <_malloc_r+0x20>
 800bf5a:	428c      	cmp	r4, r1
 800bf5c:	684b      	ldr	r3, [r1, #4]
 800bf5e:	bf16      	itet	ne
 800bf60:	6063      	strne	r3, [r4, #4]
 800bf62:	6013      	streq	r3, [r2, #0]
 800bf64:	460c      	movne	r4, r1
 800bf66:	e7eb      	b.n	800bf40 <_malloc_r+0x64>
 800bf68:	460c      	mov	r4, r1
 800bf6a:	6849      	ldr	r1, [r1, #4]
 800bf6c:	e7cc      	b.n	800bf08 <_malloc_r+0x2c>
 800bf6e:	1cc4      	adds	r4, r0, #3
 800bf70:	f024 0403 	bic.w	r4, r4, #3
 800bf74:	42a0      	cmp	r0, r4
 800bf76:	d005      	beq.n	800bf84 <_malloc_r+0xa8>
 800bf78:	1a21      	subs	r1, r4, r0
 800bf7a:	4630      	mov	r0, r6
 800bf7c:	f000 fa9a 	bl	800c4b4 <_sbrk_r>
 800bf80:	3001      	adds	r0, #1
 800bf82:	d0cf      	beq.n	800bf24 <_malloc_r+0x48>
 800bf84:	6025      	str	r5, [r4, #0]
 800bf86:	e7db      	b.n	800bf40 <_malloc_r+0x64>
 800bf88:	20000968 	.word	0x20000968
 800bf8c:	2000096c 	.word	0x2000096c

0800bf90 <__ssputs_r>:
 800bf90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bf94:	688e      	ldr	r6, [r1, #8]
 800bf96:	429e      	cmp	r6, r3
 800bf98:	4682      	mov	sl, r0
 800bf9a:	460c      	mov	r4, r1
 800bf9c:	4690      	mov	r8, r2
 800bf9e:	4699      	mov	r9, r3
 800bfa0:	d837      	bhi.n	800c012 <__ssputs_r+0x82>
 800bfa2:	898a      	ldrh	r2, [r1, #12]
 800bfa4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800bfa8:	d031      	beq.n	800c00e <__ssputs_r+0x7e>
 800bfaa:	6825      	ldr	r5, [r4, #0]
 800bfac:	6909      	ldr	r1, [r1, #16]
 800bfae:	1a6f      	subs	r7, r5, r1
 800bfb0:	6965      	ldr	r5, [r4, #20]
 800bfb2:	2302      	movs	r3, #2
 800bfb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800bfb8:	fb95 f5f3 	sdiv	r5, r5, r3
 800bfbc:	f109 0301 	add.w	r3, r9, #1
 800bfc0:	443b      	add	r3, r7
 800bfc2:	429d      	cmp	r5, r3
 800bfc4:	bf38      	it	cc
 800bfc6:	461d      	movcc	r5, r3
 800bfc8:	0553      	lsls	r3, r2, #21
 800bfca:	d530      	bpl.n	800c02e <__ssputs_r+0x9e>
 800bfcc:	4629      	mov	r1, r5
 800bfce:	f7ff ff85 	bl	800bedc <_malloc_r>
 800bfd2:	4606      	mov	r6, r0
 800bfd4:	b950      	cbnz	r0, 800bfec <__ssputs_r+0x5c>
 800bfd6:	230c      	movs	r3, #12
 800bfd8:	f8ca 3000 	str.w	r3, [sl]
 800bfdc:	89a3      	ldrh	r3, [r4, #12]
 800bfde:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bfe2:	81a3      	strh	r3, [r4, #12]
 800bfe4:	f04f 30ff 	mov.w	r0, #4294967295
 800bfe8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bfec:	463a      	mov	r2, r7
 800bfee:	6921      	ldr	r1, [r4, #16]
 800bff0:	f7fd fd42 	bl	8009a78 <memcpy>
 800bff4:	89a3      	ldrh	r3, [r4, #12]
 800bff6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800bffa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bffe:	81a3      	strh	r3, [r4, #12]
 800c000:	6126      	str	r6, [r4, #16]
 800c002:	6165      	str	r5, [r4, #20]
 800c004:	443e      	add	r6, r7
 800c006:	1bed      	subs	r5, r5, r7
 800c008:	6026      	str	r6, [r4, #0]
 800c00a:	60a5      	str	r5, [r4, #8]
 800c00c:	464e      	mov	r6, r9
 800c00e:	454e      	cmp	r6, r9
 800c010:	d900      	bls.n	800c014 <__ssputs_r+0x84>
 800c012:	464e      	mov	r6, r9
 800c014:	4632      	mov	r2, r6
 800c016:	4641      	mov	r1, r8
 800c018:	6820      	ldr	r0, [r4, #0]
 800c01a:	f000 fb01 	bl	800c620 <memmove>
 800c01e:	68a3      	ldr	r3, [r4, #8]
 800c020:	1b9b      	subs	r3, r3, r6
 800c022:	60a3      	str	r3, [r4, #8]
 800c024:	6823      	ldr	r3, [r4, #0]
 800c026:	441e      	add	r6, r3
 800c028:	6026      	str	r6, [r4, #0]
 800c02a:	2000      	movs	r0, #0
 800c02c:	e7dc      	b.n	800bfe8 <__ssputs_r+0x58>
 800c02e:	462a      	mov	r2, r5
 800c030:	f000 fb11 	bl	800c656 <_realloc_r>
 800c034:	4606      	mov	r6, r0
 800c036:	2800      	cmp	r0, #0
 800c038:	d1e2      	bne.n	800c000 <__ssputs_r+0x70>
 800c03a:	6921      	ldr	r1, [r4, #16]
 800c03c:	4650      	mov	r0, sl
 800c03e:	f7ff feff 	bl	800be40 <_free_r>
 800c042:	e7c8      	b.n	800bfd6 <__ssputs_r+0x46>

0800c044 <_svfiprintf_r>:
 800c044:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c048:	461d      	mov	r5, r3
 800c04a:	898b      	ldrh	r3, [r1, #12]
 800c04c:	061f      	lsls	r7, r3, #24
 800c04e:	b09d      	sub	sp, #116	; 0x74
 800c050:	4680      	mov	r8, r0
 800c052:	460c      	mov	r4, r1
 800c054:	4616      	mov	r6, r2
 800c056:	d50f      	bpl.n	800c078 <_svfiprintf_r+0x34>
 800c058:	690b      	ldr	r3, [r1, #16]
 800c05a:	b96b      	cbnz	r3, 800c078 <_svfiprintf_r+0x34>
 800c05c:	2140      	movs	r1, #64	; 0x40
 800c05e:	f7ff ff3d 	bl	800bedc <_malloc_r>
 800c062:	6020      	str	r0, [r4, #0]
 800c064:	6120      	str	r0, [r4, #16]
 800c066:	b928      	cbnz	r0, 800c074 <_svfiprintf_r+0x30>
 800c068:	230c      	movs	r3, #12
 800c06a:	f8c8 3000 	str.w	r3, [r8]
 800c06e:	f04f 30ff 	mov.w	r0, #4294967295
 800c072:	e0c8      	b.n	800c206 <_svfiprintf_r+0x1c2>
 800c074:	2340      	movs	r3, #64	; 0x40
 800c076:	6163      	str	r3, [r4, #20]
 800c078:	2300      	movs	r3, #0
 800c07a:	9309      	str	r3, [sp, #36]	; 0x24
 800c07c:	2320      	movs	r3, #32
 800c07e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c082:	2330      	movs	r3, #48	; 0x30
 800c084:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c088:	9503      	str	r5, [sp, #12]
 800c08a:	f04f 0b01 	mov.w	fp, #1
 800c08e:	4637      	mov	r7, r6
 800c090:	463d      	mov	r5, r7
 800c092:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c096:	b10b      	cbz	r3, 800c09c <_svfiprintf_r+0x58>
 800c098:	2b25      	cmp	r3, #37	; 0x25
 800c09a:	d13e      	bne.n	800c11a <_svfiprintf_r+0xd6>
 800c09c:	ebb7 0a06 	subs.w	sl, r7, r6
 800c0a0:	d00b      	beq.n	800c0ba <_svfiprintf_r+0x76>
 800c0a2:	4653      	mov	r3, sl
 800c0a4:	4632      	mov	r2, r6
 800c0a6:	4621      	mov	r1, r4
 800c0a8:	4640      	mov	r0, r8
 800c0aa:	f7ff ff71 	bl	800bf90 <__ssputs_r>
 800c0ae:	3001      	adds	r0, #1
 800c0b0:	f000 80a4 	beq.w	800c1fc <_svfiprintf_r+0x1b8>
 800c0b4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c0b6:	4453      	add	r3, sl
 800c0b8:	9309      	str	r3, [sp, #36]	; 0x24
 800c0ba:	783b      	ldrb	r3, [r7, #0]
 800c0bc:	2b00      	cmp	r3, #0
 800c0be:	f000 809d 	beq.w	800c1fc <_svfiprintf_r+0x1b8>
 800c0c2:	2300      	movs	r3, #0
 800c0c4:	f04f 32ff 	mov.w	r2, #4294967295
 800c0c8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c0cc:	9304      	str	r3, [sp, #16]
 800c0ce:	9307      	str	r3, [sp, #28]
 800c0d0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c0d4:	931a      	str	r3, [sp, #104]	; 0x68
 800c0d6:	462f      	mov	r7, r5
 800c0d8:	2205      	movs	r2, #5
 800c0da:	f817 1b01 	ldrb.w	r1, [r7], #1
 800c0de:	4850      	ldr	r0, [pc, #320]	; (800c220 <_svfiprintf_r+0x1dc>)
 800c0e0:	f7f4 f87e 	bl	80001e0 <memchr>
 800c0e4:	9b04      	ldr	r3, [sp, #16]
 800c0e6:	b9d0      	cbnz	r0, 800c11e <_svfiprintf_r+0xda>
 800c0e8:	06d9      	lsls	r1, r3, #27
 800c0ea:	bf44      	itt	mi
 800c0ec:	2220      	movmi	r2, #32
 800c0ee:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c0f2:	071a      	lsls	r2, r3, #28
 800c0f4:	bf44      	itt	mi
 800c0f6:	222b      	movmi	r2, #43	; 0x2b
 800c0f8:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c0fc:	782a      	ldrb	r2, [r5, #0]
 800c0fe:	2a2a      	cmp	r2, #42	; 0x2a
 800c100:	d015      	beq.n	800c12e <_svfiprintf_r+0xea>
 800c102:	9a07      	ldr	r2, [sp, #28]
 800c104:	462f      	mov	r7, r5
 800c106:	2000      	movs	r0, #0
 800c108:	250a      	movs	r5, #10
 800c10a:	4639      	mov	r1, r7
 800c10c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c110:	3b30      	subs	r3, #48	; 0x30
 800c112:	2b09      	cmp	r3, #9
 800c114:	d94d      	bls.n	800c1b2 <_svfiprintf_r+0x16e>
 800c116:	b1b8      	cbz	r0, 800c148 <_svfiprintf_r+0x104>
 800c118:	e00f      	b.n	800c13a <_svfiprintf_r+0xf6>
 800c11a:	462f      	mov	r7, r5
 800c11c:	e7b8      	b.n	800c090 <_svfiprintf_r+0x4c>
 800c11e:	4a40      	ldr	r2, [pc, #256]	; (800c220 <_svfiprintf_r+0x1dc>)
 800c120:	1a80      	subs	r0, r0, r2
 800c122:	fa0b f000 	lsl.w	r0, fp, r0
 800c126:	4318      	orrs	r0, r3
 800c128:	9004      	str	r0, [sp, #16]
 800c12a:	463d      	mov	r5, r7
 800c12c:	e7d3      	b.n	800c0d6 <_svfiprintf_r+0x92>
 800c12e:	9a03      	ldr	r2, [sp, #12]
 800c130:	1d11      	adds	r1, r2, #4
 800c132:	6812      	ldr	r2, [r2, #0]
 800c134:	9103      	str	r1, [sp, #12]
 800c136:	2a00      	cmp	r2, #0
 800c138:	db01      	blt.n	800c13e <_svfiprintf_r+0xfa>
 800c13a:	9207      	str	r2, [sp, #28]
 800c13c:	e004      	b.n	800c148 <_svfiprintf_r+0x104>
 800c13e:	4252      	negs	r2, r2
 800c140:	f043 0302 	orr.w	r3, r3, #2
 800c144:	9207      	str	r2, [sp, #28]
 800c146:	9304      	str	r3, [sp, #16]
 800c148:	783b      	ldrb	r3, [r7, #0]
 800c14a:	2b2e      	cmp	r3, #46	; 0x2e
 800c14c:	d10c      	bne.n	800c168 <_svfiprintf_r+0x124>
 800c14e:	787b      	ldrb	r3, [r7, #1]
 800c150:	2b2a      	cmp	r3, #42	; 0x2a
 800c152:	d133      	bne.n	800c1bc <_svfiprintf_r+0x178>
 800c154:	9b03      	ldr	r3, [sp, #12]
 800c156:	1d1a      	adds	r2, r3, #4
 800c158:	681b      	ldr	r3, [r3, #0]
 800c15a:	9203      	str	r2, [sp, #12]
 800c15c:	2b00      	cmp	r3, #0
 800c15e:	bfb8      	it	lt
 800c160:	f04f 33ff 	movlt.w	r3, #4294967295
 800c164:	3702      	adds	r7, #2
 800c166:	9305      	str	r3, [sp, #20]
 800c168:	4d2e      	ldr	r5, [pc, #184]	; (800c224 <_svfiprintf_r+0x1e0>)
 800c16a:	7839      	ldrb	r1, [r7, #0]
 800c16c:	2203      	movs	r2, #3
 800c16e:	4628      	mov	r0, r5
 800c170:	f7f4 f836 	bl	80001e0 <memchr>
 800c174:	b138      	cbz	r0, 800c186 <_svfiprintf_r+0x142>
 800c176:	2340      	movs	r3, #64	; 0x40
 800c178:	1b40      	subs	r0, r0, r5
 800c17a:	fa03 f000 	lsl.w	r0, r3, r0
 800c17e:	9b04      	ldr	r3, [sp, #16]
 800c180:	4303      	orrs	r3, r0
 800c182:	3701      	adds	r7, #1
 800c184:	9304      	str	r3, [sp, #16]
 800c186:	7839      	ldrb	r1, [r7, #0]
 800c188:	4827      	ldr	r0, [pc, #156]	; (800c228 <_svfiprintf_r+0x1e4>)
 800c18a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c18e:	2206      	movs	r2, #6
 800c190:	1c7e      	adds	r6, r7, #1
 800c192:	f7f4 f825 	bl	80001e0 <memchr>
 800c196:	2800      	cmp	r0, #0
 800c198:	d038      	beq.n	800c20c <_svfiprintf_r+0x1c8>
 800c19a:	4b24      	ldr	r3, [pc, #144]	; (800c22c <_svfiprintf_r+0x1e8>)
 800c19c:	bb13      	cbnz	r3, 800c1e4 <_svfiprintf_r+0x1a0>
 800c19e:	9b03      	ldr	r3, [sp, #12]
 800c1a0:	3307      	adds	r3, #7
 800c1a2:	f023 0307 	bic.w	r3, r3, #7
 800c1a6:	3308      	adds	r3, #8
 800c1a8:	9303      	str	r3, [sp, #12]
 800c1aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c1ac:	444b      	add	r3, r9
 800c1ae:	9309      	str	r3, [sp, #36]	; 0x24
 800c1b0:	e76d      	b.n	800c08e <_svfiprintf_r+0x4a>
 800c1b2:	fb05 3202 	mla	r2, r5, r2, r3
 800c1b6:	2001      	movs	r0, #1
 800c1b8:	460f      	mov	r7, r1
 800c1ba:	e7a6      	b.n	800c10a <_svfiprintf_r+0xc6>
 800c1bc:	2300      	movs	r3, #0
 800c1be:	3701      	adds	r7, #1
 800c1c0:	9305      	str	r3, [sp, #20]
 800c1c2:	4619      	mov	r1, r3
 800c1c4:	250a      	movs	r5, #10
 800c1c6:	4638      	mov	r0, r7
 800c1c8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c1cc:	3a30      	subs	r2, #48	; 0x30
 800c1ce:	2a09      	cmp	r2, #9
 800c1d0:	d903      	bls.n	800c1da <_svfiprintf_r+0x196>
 800c1d2:	2b00      	cmp	r3, #0
 800c1d4:	d0c8      	beq.n	800c168 <_svfiprintf_r+0x124>
 800c1d6:	9105      	str	r1, [sp, #20]
 800c1d8:	e7c6      	b.n	800c168 <_svfiprintf_r+0x124>
 800c1da:	fb05 2101 	mla	r1, r5, r1, r2
 800c1de:	2301      	movs	r3, #1
 800c1e0:	4607      	mov	r7, r0
 800c1e2:	e7f0      	b.n	800c1c6 <_svfiprintf_r+0x182>
 800c1e4:	ab03      	add	r3, sp, #12
 800c1e6:	9300      	str	r3, [sp, #0]
 800c1e8:	4622      	mov	r2, r4
 800c1ea:	4b11      	ldr	r3, [pc, #68]	; (800c230 <_svfiprintf_r+0x1ec>)
 800c1ec:	a904      	add	r1, sp, #16
 800c1ee:	4640      	mov	r0, r8
 800c1f0:	f7fd fcea 	bl	8009bc8 <_printf_float>
 800c1f4:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c1f8:	4681      	mov	r9, r0
 800c1fa:	d1d6      	bne.n	800c1aa <_svfiprintf_r+0x166>
 800c1fc:	89a3      	ldrh	r3, [r4, #12]
 800c1fe:	065b      	lsls	r3, r3, #25
 800c200:	f53f af35 	bmi.w	800c06e <_svfiprintf_r+0x2a>
 800c204:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c206:	b01d      	add	sp, #116	; 0x74
 800c208:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c20c:	ab03      	add	r3, sp, #12
 800c20e:	9300      	str	r3, [sp, #0]
 800c210:	4622      	mov	r2, r4
 800c212:	4b07      	ldr	r3, [pc, #28]	; (800c230 <_svfiprintf_r+0x1ec>)
 800c214:	a904      	add	r1, sp, #16
 800c216:	4640      	mov	r0, r8
 800c218:	f7fd ff8c 	bl	800a134 <_printf_i>
 800c21c:	e7ea      	b.n	800c1f4 <_svfiprintf_r+0x1b0>
 800c21e:	bf00      	nop
 800c220:	0800dab4 	.word	0x0800dab4
 800c224:	0800daba 	.word	0x0800daba
 800c228:	0800dabe 	.word	0x0800dabe
 800c22c:	08009bc9 	.word	0x08009bc9
 800c230:	0800bf91 	.word	0x0800bf91

0800c234 <__sfputc_r>:
 800c234:	6893      	ldr	r3, [r2, #8]
 800c236:	3b01      	subs	r3, #1
 800c238:	2b00      	cmp	r3, #0
 800c23a:	b410      	push	{r4}
 800c23c:	6093      	str	r3, [r2, #8]
 800c23e:	da08      	bge.n	800c252 <__sfputc_r+0x1e>
 800c240:	6994      	ldr	r4, [r2, #24]
 800c242:	42a3      	cmp	r3, r4
 800c244:	db01      	blt.n	800c24a <__sfputc_r+0x16>
 800c246:	290a      	cmp	r1, #10
 800c248:	d103      	bne.n	800c252 <__sfputc_r+0x1e>
 800c24a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c24e:	f7fe b9ff 	b.w	800a650 <__swbuf_r>
 800c252:	6813      	ldr	r3, [r2, #0]
 800c254:	1c58      	adds	r0, r3, #1
 800c256:	6010      	str	r0, [r2, #0]
 800c258:	7019      	strb	r1, [r3, #0]
 800c25a:	4608      	mov	r0, r1
 800c25c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c260:	4770      	bx	lr

0800c262 <__sfputs_r>:
 800c262:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c264:	4606      	mov	r6, r0
 800c266:	460f      	mov	r7, r1
 800c268:	4614      	mov	r4, r2
 800c26a:	18d5      	adds	r5, r2, r3
 800c26c:	42ac      	cmp	r4, r5
 800c26e:	d101      	bne.n	800c274 <__sfputs_r+0x12>
 800c270:	2000      	movs	r0, #0
 800c272:	e007      	b.n	800c284 <__sfputs_r+0x22>
 800c274:	463a      	mov	r2, r7
 800c276:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c27a:	4630      	mov	r0, r6
 800c27c:	f7ff ffda 	bl	800c234 <__sfputc_r>
 800c280:	1c43      	adds	r3, r0, #1
 800c282:	d1f3      	bne.n	800c26c <__sfputs_r+0xa>
 800c284:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800c288 <_vfiprintf_r>:
 800c288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c28c:	460c      	mov	r4, r1
 800c28e:	b09d      	sub	sp, #116	; 0x74
 800c290:	4617      	mov	r7, r2
 800c292:	461d      	mov	r5, r3
 800c294:	4606      	mov	r6, r0
 800c296:	b118      	cbz	r0, 800c2a0 <_vfiprintf_r+0x18>
 800c298:	6983      	ldr	r3, [r0, #24]
 800c29a:	b90b      	cbnz	r3, 800c2a0 <_vfiprintf_r+0x18>
 800c29c:	f7ff f9cc 	bl	800b638 <__sinit>
 800c2a0:	4b7c      	ldr	r3, [pc, #496]	; (800c494 <_vfiprintf_r+0x20c>)
 800c2a2:	429c      	cmp	r4, r3
 800c2a4:	d158      	bne.n	800c358 <_vfiprintf_r+0xd0>
 800c2a6:	6874      	ldr	r4, [r6, #4]
 800c2a8:	89a3      	ldrh	r3, [r4, #12]
 800c2aa:	0718      	lsls	r0, r3, #28
 800c2ac:	d55e      	bpl.n	800c36c <_vfiprintf_r+0xe4>
 800c2ae:	6923      	ldr	r3, [r4, #16]
 800c2b0:	2b00      	cmp	r3, #0
 800c2b2:	d05b      	beq.n	800c36c <_vfiprintf_r+0xe4>
 800c2b4:	2300      	movs	r3, #0
 800c2b6:	9309      	str	r3, [sp, #36]	; 0x24
 800c2b8:	2320      	movs	r3, #32
 800c2ba:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800c2be:	2330      	movs	r3, #48	; 0x30
 800c2c0:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800c2c4:	9503      	str	r5, [sp, #12]
 800c2c6:	f04f 0b01 	mov.w	fp, #1
 800c2ca:	46b8      	mov	r8, r7
 800c2cc:	4645      	mov	r5, r8
 800c2ce:	f815 3b01 	ldrb.w	r3, [r5], #1
 800c2d2:	b10b      	cbz	r3, 800c2d8 <_vfiprintf_r+0x50>
 800c2d4:	2b25      	cmp	r3, #37	; 0x25
 800c2d6:	d154      	bne.n	800c382 <_vfiprintf_r+0xfa>
 800c2d8:	ebb8 0a07 	subs.w	sl, r8, r7
 800c2dc:	d00b      	beq.n	800c2f6 <_vfiprintf_r+0x6e>
 800c2de:	4653      	mov	r3, sl
 800c2e0:	463a      	mov	r2, r7
 800c2e2:	4621      	mov	r1, r4
 800c2e4:	4630      	mov	r0, r6
 800c2e6:	f7ff ffbc 	bl	800c262 <__sfputs_r>
 800c2ea:	3001      	adds	r0, #1
 800c2ec:	f000 80c2 	beq.w	800c474 <_vfiprintf_r+0x1ec>
 800c2f0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2f2:	4453      	add	r3, sl
 800c2f4:	9309      	str	r3, [sp, #36]	; 0x24
 800c2f6:	f898 3000 	ldrb.w	r3, [r8]
 800c2fa:	2b00      	cmp	r3, #0
 800c2fc:	f000 80ba 	beq.w	800c474 <_vfiprintf_r+0x1ec>
 800c300:	2300      	movs	r3, #0
 800c302:	f04f 32ff 	mov.w	r2, #4294967295
 800c306:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c30a:	9304      	str	r3, [sp, #16]
 800c30c:	9307      	str	r3, [sp, #28]
 800c30e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800c312:	931a      	str	r3, [sp, #104]	; 0x68
 800c314:	46a8      	mov	r8, r5
 800c316:	2205      	movs	r2, #5
 800c318:	f818 1b01 	ldrb.w	r1, [r8], #1
 800c31c:	485e      	ldr	r0, [pc, #376]	; (800c498 <_vfiprintf_r+0x210>)
 800c31e:	f7f3 ff5f 	bl	80001e0 <memchr>
 800c322:	9b04      	ldr	r3, [sp, #16]
 800c324:	bb78      	cbnz	r0, 800c386 <_vfiprintf_r+0xfe>
 800c326:	06d9      	lsls	r1, r3, #27
 800c328:	bf44      	itt	mi
 800c32a:	2220      	movmi	r2, #32
 800c32c:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c330:	071a      	lsls	r2, r3, #28
 800c332:	bf44      	itt	mi
 800c334:	222b      	movmi	r2, #43	; 0x2b
 800c336:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800c33a:	782a      	ldrb	r2, [r5, #0]
 800c33c:	2a2a      	cmp	r2, #42	; 0x2a
 800c33e:	d02a      	beq.n	800c396 <_vfiprintf_r+0x10e>
 800c340:	9a07      	ldr	r2, [sp, #28]
 800c342:	46a8      	mov	r8, r5
 800c344:	2000      	movs	r0, #0
 800c346:	250a      	movs	r5, #10
 800c348:	4641      	mov	r1, r8
 800c34a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c34e:	3b30      	subs	r3, #48	; 0x30
 800c350:	2b09      	cmp	r3, #9
 800c352:	d969      	bls.n	800c428 <_vfiprintf_r+0x1a0>
 800c354:	b360      	cbz	r0, 800c3b0 <_vfiprintf_r+0x128>
 800c356:	e024      	b.n	800c3a2 <_vfiprintf_r+0x11a>
 800c358:	4b50      	ldr	r3, [pc, #320]	; (800c49c <_vfiprintf_r+0x214>)
 800c35a:	429c      	cmp	r4, r3
 800c35c:	d101      	bne.n	800c362 <_vfiprintf_r+0xda>
 800c35e:	68b4      	ldr	r4, [r6, #8]
 800c360:	e7a2      	b.n	800c2a8 <_vfiprintf_r+0x20>
 800c362:	4b4f      	ldr	r3, [pc, #316]	; (800c4a0 <_vfiprintf_r+0x218>)
 800c364:	429c      	cmp	r4, r3
 800c366:	bf08      	it	eq
 800c368:	68f4      	ldreq	r4, [r6, #12]
 800c36a:	e79d      	b.n	800c2a8 <_vfiprintf_r+0x20>
 800c36c:	4621      	mov	r1, r4
 800c36e:	4630      	mov	r0, r6
 800c370:	f7fe f9c0 	bl	800a6f4 <__swsetup_r>
 800c374:	2800      	cmp	r0, #0
 800c376:	d09d      	beq.n	800c2b4 <_vfiprintf_r+0x2c>
 800c378:	f04f 30ff 	mov.w	r0, #4294967295
 800c37c:	b01d      	add	sp, #116	; 0x74
 800c37e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c382:	46a8      	mov	r8, r5
 800c384:	e7a2      	b.n	800c2cc <_vfiprintf_r+0x44>
 800c386:	4a44      	ldr	r2, [pc, #272]	; (800c498 <_vfiprintf_r+0x210>)
 800c388:	1a80      	subs	r0, r0, r2
 800c38a:	fa0b f000 	lsl.w	r0, fp, r0
 800c38e:	4318      	orrs	r0, r3
 800c390:	9004      	str	r0, [sp, #16]
 800c392:	4645      	mov	r5, r8
 800c394:	e7be      	b.n	800c314 <_vfiprintf_r+0x8c>
 800c396:	9a03      	ldr	r2, [sp, #12]
 800c398:	1d11      	adds	r1, r2, #4
 800c39a:	6812      	ldr	r2, [r2, #0]
 800c39c:	9103      	str	r1, [sp, #12]
 800c39e:	2a00      	cmp	r2, #0
 800c3a0:	db01      	blt.n	800c3a6 <_vfiprintf_r+0x11e>
 800c3a2:	9207      	str	r2, [sp, #28]
 800c3a4:	e004      	b.n	800c3b0 <_vfiprintf_r+0x128>
 800c3a6:	4252      	negs	r2, r2
 800c3a8:	f043 0302 	orr.w	r3, r3, #2
 800c3ac:	9207      	str	r2, [sp, #28]
 800c3ae:	9304      	str	r3, [sp, #16]
 800c3b0:	f898 3000 	ldrb.w	r3, [r8]
 800c3b4:	2b2e      	cmp	r3, #46	; 0x2e
 800c3b6:	d10e      	bne.n	800c3d6 <_vfiprintf_r+0x14e>
 800c3b8:	f898 3001 	ldrb.w	r3, [r8, #1]
 800c3bc:	2b2a      	cmp	r3, #42	; 0x2a
 800c3be:	d138      	bne.n	800c432 <_vfiprintf_r+0x1aa>
 800c3c0:	9b03      	ldr	r3, [sp, #12]
 800c3c2:	1d1a      	adds	r2, r3, #4
 800c3c4:	681b      	ldr	r3, [r3, #0]
 800c3c6:	9203      	str	r2, [sp, #12]
 800c3c8:	2b00      	cmp	r3, #0
 800c3ca:	bfb8      	it	lt
 800c3cc:	f04f 33ff 	movlt.w	r3, #4294967295
 800c3d0:	f108 0802 	add.w	r8, r8, #2
 800c3d4:	9305      	str	r3, [sp, #20]
 800c3d6:	4d33      	ldr	r5, [pc, #204]	; (800c4a4 <_vfiprintf_r+0x21c>)
 800c3d8:	f898 1000 	ldrb.w	r1, [r8]
 800c3dc:	2203      	movs	r2, #3
 800c3de:	4628      	mov	r0, r5
 800c3e0:	f7f3 fefe 	bl	80001e0 <memchr>
 800c3e4:	b140      	cbz	r0, 800c3f8 <_vfiprintf_r+0x170>
 800c3e6:	2340      	movs	r3, #64	; 0x40
 800c3e8:	1b40      	subs	r0, r0, r5
 800c3ea:	fa03 f000 	lsl.w	r0, r3, r0
 800c3ee:	9b04      	ldr	r3, [sp, #16]
 800c3f0:	4303      	orrs	r3, r0
 800c3f2:	f108 0801 	add.w	r8, r8, #1
 800c3f6:	9304      	str	r3, [sp, #16]
 800c3f8:	f898 1000 	ldrb.w	r1, [r8]
 800c3fc:	482a      	ldr	r0, [pc, #168]	; (800c4a8 <_vfiprintf_r+0x220>)
 800c3fe:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800c402:	2206      	movs	r2, #6
 800c404:	f108 0701 	add.w	r7, r8, #1
 800c408:	f7f3 feea 	bl	80001e0 <memchr>
 800c40c:	2800      	cmp	r0, #0
 800c40e:	d037      	beq.n	800c480 <_vfiprintf_r+0x1f8>
 800c410:	4b26      	ldr	r3, [pc, #152]	; (800c4ac <_vfiprintf_r+0x224>)
 800c412:	bb1b      	cbnz	r3, 800c45c <_vfiprintf_r+0x1d4>
 800c414:	9b03      	ldr	r3, [sp, #12]
 800c416:	3307      	adds	r3, #7
 800c418:	f023 0307 	bic.w	r3, r3, #7
 800c41c:	3308      	adds	r3, #8
 800c41e:	9303      	str	r3, [sp, #12]
 800c420:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c422:	444b      	add	r3, r9
 800c424:	9309      	str	r3, [sp, #36]	; 0x24
 800c426:	e750      	b.n	800c2ca <_vfiprintf_r+0x42>
 800c428:	fb05 3202 	mla	r2, r5, r2, r3
 800c42c:	2001      	movs	r0, #1
 800c42e:	4688      	mov	r8, r1
 800c430:	e78a      	b.n	800c348 <_vfiprintf_r+0xc0>
 800c432:	2300      	movs	r3, #0
 800c434:	f108 0801 	add.w	r8, r8, #1
 800c438:	9305      	str	r3, [sp, #20]
 800c43a:	4619      	mov	r1, r3
 800c43c:	250a      	movs	r5, #10
 800c43e:	4640      	mov	r0, r8
 800c440:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c444:	3a30      	subs	r2, #48	; 0x30
 800c446:	2a09      	cmp	r2, #9
 800c448:	d903      	bls.n	800c452 <_vfiprintf_r+0x1ca>
 800c44a:	2b00      	cmp	r3, #0
 800c44c:	d0c3      	beq.n	800c3d6 <_vfiprintf_r+0x14e>
 800c44e:	9105      	str	r1, [sp, #20]
 800c450:	e7c1      	b.n	800c3d6 <_vfiprintf_r+0x14e>
 800c452:	fb05 2101 	mla	r1, r5, r1, r2
 800c456:	2301      	movs	r3, #1
 800c458:	4680      	mov	r8, r0
 800c45a:	e7f0      	b.n	800c43e <_vfiprintf_r+0x1b6>
 800c45c:	ab03      	add	r3, sp, #12
 800c45e:	9300      	str	r3, [sp, #0]
 800c460:	4622      	mov	r2, r4
 800c462:	4b13      	ldr	r3, [pc, #76]	; (800c4b0 <_vfiprintf_r+0x228>)
 800c464:	a904      	add	r1, sp, #16
 800c466:	4630      	mov	r0, r6
 800c468:	f7fd fbae 	bl	8009bc8 <_printf_float>
 800c46c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800c470:	4681      	mov	r9, r0
 800c472:	d1d5      	bne.n	800c420 <_vfiprintf_r+0x198>
 800c474:	89a3      	ldrh	r3, [r4, #12]
 800c476:	065b      	lsls	r3, r3, #25
 800c478:	f53f af7e 	bmi.w	800c378 <_vfiprintf_r+0xf0>
 800c47c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800c47e:	e77d      	b.n	800c37c <_vfiprintf_r+0xf4>
 800c480:	ab03      	add	r3, sp, #12
 800c482:	9300      	str	r3, [sp, #0]
 800c484:	4622      	mov	r2, r4
 800c486:	4b0a      	ldr	r3, [pc, #40]	; (800c4b0 <_vfiprintf_r+0x228>)
 800c488:	a904      	add	r1, sp, #16
 800c48a:	4630      	mov	r0, r6
 800c48c:	f7fd fe52 	bl	800a134 <_printf_i>
 800c490:	e7ec      	b.n	800c46c <_vfiprintf_r+0x1e4>
 800c492:	bf00      	nop
 800c494:	0800d968 	.word	0x0800d968
 800c498:	0800dab4 	.word	0x0800dab4
 800c49c:	0800d988 	.word	0x0800d988
 800c4a0:	0800d948 	.word	0x0800d948
 800c4a4:	0800daba 	.word	0x0800daba
 800c4a8:	0800dabe 	.word	0x0800dabe
 800c4ac:	08009bc9 	.word	0x08009bc9
 800c4b0:	0800c263 	.word	0x0800c263

0800c4b4 <_sbrk_r>:
 800c4b4:	b538      	push	{r3, r4, r5, lr}
 800c4b6:	4c06      	ldr	r4, [pc, #24]	; (800c4d0 <_sbrk_r+0x1c>)
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	4605      	mov	r5, r0
 800c4bc:	4608      	mov	r0, r1
 800c4be:	6023      	str	r3, [r4, #0]
 800c4c0:	f7f6 ff64 	bl	800338c <_sbrk>
 800c4c4:	1c43      	adds	r3, r0, #1
 800c4c6:	d102      	bne.n	800c4ce <_sbrk_r+0x1a>
 800c4c8:	6823      	ldr	r3, [r4, #0]
 800c4ca:	b103      	cbz	r3, 800c4ce <_sbrk_r+0x1a>
 800c4cc:	602b      	str	r3, [r5, #0]
 800c4ce:	bd38      	pop	{r3, r4, r5, pc}
 800c4d0:	20000bac 	.word	0x20000bac

0800c4d4 <__sread>:
 800c4d4:	b510      	push	{r4, lr}
 800c4d6:	460c      	mov	r4, r1
 800c4d8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c4dc:	f000 f8e2 	bl	800c6a4 <_read_r>
 800c4e0:	2800      	cmp	r0, #0
 800c4e2:	bfab      	itete	ge
 800c4e4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800c4e6:	89a3      	ldrhlt	r3, [r4, #12]
 800c4e8:	181b      	addge	r3, r3, r0
 800c4ea:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800c4ee:	bfac      	ite	ge
 800c4f0:	6563      	strge	r3, [r4, #84]	; 0x54
 800c4f2:	81a3      	strhlt	r3, [r4, #12]
 800c4f4:	bd10      	pop	{r4, pc}

0800c4f6 <__swrite>:
 800c4f6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c4fa:	461f      	mov	r7, r3
 800c4fc:	898b      	ldrh	r3, [r1, #12]
 800c4fe:	05db      	lsls	r3, r3, #23
 800c500:	4605      	mov	r5, r0
 800c502:	460c      	mov	r4, r1
 800c504:	4616      	mov	r6, r2
 800c506:	d505      	bpl.n	800c514 <__swrite+0x1e>
 800c508:	2302      	movs	r3, #2
 800c50a:	2200      	movs	r2, #0
 800c50c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c510:	f000 f874 	bl	800c5fc <_lseek_r>
 800c514:	89a3      	ldrh	r3, [r4, #12]
 800c516:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c51a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c51e:	81a3      	strh	r3, [r4, #12]
 800c520:	4632      	mov	r2, r6
 800c522:	463b      	mov	r3, r7
 800c524:	4628      	mov	r0, r5
 800c526:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c52a:	f000 b823 	b.w	800c574 <_write_r>

0800c52e <__sseek>:
 800c52e:	b510      	push	{r4, lr}
 800c530:	460c      	mov	r4, r1
 800c532:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c536:	f000 f861 	bl	800c5fc <_lseek_r>
 800c53a:	1c43      	adds	r3, r0, #1
 800c53c:	89a3      	ldrh	r3, [r4, #12]
 800c53e:	bf15      	itete	ne
 800c540:	6560      	strne	r0, [r4, #84]	; 0x54
 800c542:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c546:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c54a:	81a3      	strheq	r3, [r4, #12]
 800c54c:	bf18      	it	ne
 800c54e:	81a3      	strhne	r3, [r4, #12]
 800c550:	bd10      	pop	{r4, pc}

0800c552 <__sclose>:
 800c552:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c556:	f000 b81f 	b.w	800c598 <_close_r>

0800c55a <__ascii_wctomb>:
 800c55a:	b149      	cbz	r1, 800c570 <__ascii_wctomb+0x16>
 800c55c:	2aff      	cmp	r2, #255	; 0xff
 800c55e:	bf85      	ittet	hi
 800c560:	238a      	movhi	r3, #138	; 0x8a
 800c562:	6003      	strhi	r3, [r0, #0]
 800c564:	700a      	strbls	r2, [r1, #0]
 800c566:	f04f 30ff 	movhi.w	r0, #4294967295
 800c56a:	bf98      	it	ls
 800c56c:	2001      	movls	r0, #1
 800c56e:	4770      	bx	lr
 800c570:	4608      	mov	r0, r1
 800c572:	4770      	bx	lr

0800c574 <_write_r>:
 800c574:	b538      	push	{r3, r4, r5, lr}
 800c576:	4c07      	ldr	r4, [pc, #28]	; (800c594 <_write_r+0x20>)
 800c578:	4605      	mov	r5, r0
 800c57a:	4608      	mov	r0, r1
 800c57c:	4611      	mov	r1, r2
 800c57e:	2200      	movs	r2, #0
 800c580:	6022      	str	r2, [r4, #0]
 800c582:	461a      	mov	r2, r3
 800c584:	f7f6 feb1 	bl	80032ea <_write>
 800c588:	1c43      	adds	r3, r0, #1
 800c58a:	d102      	bne.n	800c592 <_write_r+0x1e>
 800c58c:	6823      	ldr	r3, [r4, #0]
 800c58e:	b103      	cbz	r3, 800c592 <_write_r+0x1e>
 800c590:	602b      	str	r3, [r5, #0]
 800c592:	bd38      	pop	{r3, r4, r5, pc}
 800c594:	20000bac 	.word	0x20000bac

0800c598 <_close_r>:
 800c598:	b538      	push	{r3, r4, r5, lr}
 800c59a:	4c06      	ldr	r4, [pc, #24]	; (800c5b4 <_close_r+0x1c>)
 800c59c:	2300      	movs	r3, #0
 800c59e:	4605      	mov	r5, r0
 800c5a0:	4608      	mov	r0, r1
 800c5a2:	6023      	str	r3, [r4, #0]
 800c5a4:	f7f6 febd 	bl	8003322 <_close>
 800c5a8:	1c43      	adds	r3, r0, #1
 800c5aa:	d102      	bne.n	800c5b2 <_close_r+0x1a>
 800c5ac:	6823      	ldr	r3, [r4, #0]
 800c5ae:	b103      	cbz	r3, 800c5b2 <_close_r+0x1a>
 800c5b0:	602b      	str	r3, [r5, #0]
 800c5b2:	bd38      	pop	{r3, r4, r5, pc}
 800c5b4:	20000bac 	.word	0x20000bac

0800c5b8 <_fstat_r>:
 800c5b8:	b538      	push	{r3, r4, r5, lr}
 800c5ba:	4c07      	ldr	r4, [pc, #28]	; (800c5d8 <_fstat_r+0x20>)
 800c5bc:	2300      	movs	r3, #0
 800c5be:	4605      	mov	r5, r0
 800c5c0:	4608      	mov	r0, r1
 800c5c2:	4611      	mov	r1, r2
 800c5c4:	6023      	str	r3, [r4, #0]
 800c5c6:	f7f6 feb8 	bl	800333a <_fstat>
 800c5ca:	1c43      	adds	r3, r0, #1
 800c5cc:	d102      	bne.n	800c5d4 <_fstat_r+0x1c>
 800c5ce:	6823      	ldr	r3, [r4, #0]
 800c5d0:	b103      	cbz	r3, 800c5d4 <_fstat_r+0x1c>
 800c5d2:	602b      	str	r3, [r5, #0]
 800c5d4:	bd38      	pop	{r3, r4, r5, pc}
 800c5d6:	bf00      	nop
 800c5d8:	20000bac 	.word	0x20000bac

0800c5dc <_isatty_r>:
 800c5dc:	b538      	push	{r3, r4, r5, lr}
 800c5de:	4c06      	ldr	r4, [pc, #24]	; (800c5f8 <_isatty_r+0x1c>)
 800c5e0:	2300      	movs	r3, #0
 800c5e2:	4605      	mov	r5, r0
 800c5e4:	4608      	mov	r0, r1
 800c5e6:	6023      	str	r3, [r4, #0]
 800c5e8:	f7f6 feb7 	bl	800335a <_isatty>
 800c5ec:	1c43      	adds	r3, r0, #1
 800c5ee:	d102      	bne.n	800c5f6 <_isatty_r+0x1a>
 800c5f0:	6823      	ldr	r3, [r4, #0]
 800c5f2:	b103      	cbz	r3, 800c5f6 <_isatty_r+0x1a>
 800c5f4:	602b      	str	r3, [r5, #0]
 800c5f6:	bd38      	pop	{r3, r4, r5, pc}
 800c5f8:	20000bac 	.word	0x20000bac

0800c5fc <_lseek_r>:
 800c5fc:	b538      	push	{r3, r4, r5, lr}
 800c5fe:	4c07      	ldr	r4, [pc, #28]	; (800c61c <_lseek_r+0x20>)
 800c600:	4605      	mov	r5, r0
 800c602:	4608      	mov	r0, r1
 800c604:	4611      	mov	r1, r2
 800c606:	2200      	movs	r2, #0
 800c608:	6022      	str	r2, [r4, #0]
 800c60a:	461a      	mov	r2, r3
 800c60c:	f7f6 feb0 	bl	8003370 <_lseek>
 800c610:	1c43      	adds	r3, r0, #1
 800c612:	d102      	bne.n	800c61a <_lseek_r+0x1e>
 800c614:	6823      	ldr	r3, [r4, #0]
 800c616:	b103      	cbz	r3, 800c61a <_lseek_r+0x1e>
 800c618:	602b      	str	r3, [r5, #0]
 800c61a:	bd38      	pop	{r3, r4, r5, pc}
 800c61c:	20000bac 	.word	0x20000bac

0800c620 <memmove>:
 800c620:	4288      	cmp	r0, r1
 800c622:	b510      	push	{r4, lr}
 800c624:	eb01 0302 	add.w	r3, r1, r2
 800c628:	d807      	bhi.n	800c63a <memmove+0x1a>
 800c62a:	1e42      	subs	r2, r0, #1
 800c62c:	4299      	cmp	r1, r3
 800c62e:	d00a      	beq.n	800c646 <memmove+0x26>
 800c630:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c634:	f802 4f01 	strb.w	r4, [r2, #1]!
 800c638:	e7f8      	b.n	800c62c <memmove+0xc>
 800c63a:	4283      	cmp	r3, r0
 800c63c:	d9f5      	bls.n	800c62a <memmove+0xa>
 800c63e:	1881      	adds	r1, r0, r2
 800c640:	1ad2      	subs	r2, r2, r3
 800c642:	42d3      	cmn	r3, r2
 800c644:	d100      	bne.n	800c648 <memmove+0x28>
 800c646:	bd10      	pop	{r4, pc}
 800c648:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800c64c:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800c650:	e7f7      	b.n	800c642 <memmove+0x22>

0800c652 <__malloc_lock>:
 800c652:	4770      	bx	lr

0800c654 <__malloc_unlock>:
 800c654:	4770      	bx	lr

0800c656 <_realloc_r>:
 800c656:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c658:	4607      	mov	r7, r0
 800c65a:	4614      	mov	r4, r2
 800c65c:	460e      	mov	r6, r1
 800c65e:	b921      	cbnz	r1, 800c66a <_realloc_r+0x14>
 800c660:	4611      	mov	r1, r2
 800c662:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800c666:	f7ff bc39 	b.w	800bedc <_malloc_r>
 800c66a:	b922      	cbnz	r2, 800c676 <_realloc_r+0x20>
 800c66c:	f7ff fbe8 	bl	800be40 <_free_r>
 800c670:	4625      	mov	r5, r4
 800c672:	4628      	mov	r0, r5
 800c674:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c676:	f000 f827 	bl	800c6c8 <_malloc_usable_size_r>
 800c67a:	42a0      	cmp	r0, r4
 800c67c:	d20f      	bcs.n	800c69e <_realloc_r+0x48>
 800c67e:	4621      	mov	r1, r4
 800c680:	4638      	mov	r0, r7
 800c682:	f7ff fc2b 	bl	800bedc <_malloc_r>
 800c686:	4605      	mov	r5, r0
 800c688:	2800      	cmp	r0, #0
 800c68a:	d0f2      	beq.n	800c672 <_realloc_r+0x1c>
 800c68c:	4631      	mov	r1, r6
 800c68e:	4622      	mov	r2, r4
 800c690:	f7fd f9f2 	bl	8009a78 <memcpy>
 800c694:	4631      	mov	r1, r6
 800c696:	4638      	mov	r0, r7
 800c698:	f7ff fbd2 	bl	800be40 <_free_r>
 800c69c:	e7e9      	b.n	800c672 <_realloc_r+0x1c>
 800c69e:	4635      	mov	r5, r6
 800c6a0:	e7e7      	b.n	800c672 <_realloc_r+0x1c>
	...

0800c6a4 <_read_r>:
 800c6a4:	b538      	push	{r3, r4, r5, lr}
 800c6a6:	4c07      	ldr	r4, [pc, #28]	; (800c6c4 <_read_r+0x20>)
 800c6a8:	4605      	mov	r5, r0
 800c6aa:	4608      	mov	r0, r1
 800c6ac:	4611      	mov	r1, r2
 800c6ae:	2200      	movs	r2, #0
 800c6b0:	6022      	str	r2, [r4, #0]
 800c6b2:	461a      	mov	r2, r3
 800c6b4:	f7f6 fdfc 	bl	80032b0 <_read>
 800c6b8:	1c43      	adds	r3, r0, #1
 800c6ba:	d102      	bne.n	800c6c2 <_read_r+0x1e>
 800c6bc:	6823      	ldr	r3, [r4, #0]
 800c6be:	b103      	cbz	r3, 800c6c2 <_read_r+0x1e>
 800c6c0:	602b      	str	r3, [r5, #0]
 800c6c2:	bd38      	pop	{r3, r4, r5, pc}
 800c6c4:	20000bac 	.word	0x20000bac

0800c6c8 <_malloc_usable_size_r>:
 800c6c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c6cc:	1f18      	subs	r0, r3, #4
 800c6ce:	2b00      	cmp	r3, #0
 800c6d0:	bfbc      	itt	lt
 800c6d2:	580b      	ldrlt	r3, [r1, r0]
 800c6d4:	18c0      	addlt	r0, r0, r3
 800c6d6:	4770      	bx	lr

0800c6d8 <_init>:
 800c6d8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6da:	bf00      	nop
 800c6dc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6de:	bc08      	pop	{r3}
 800c6e0:	469e      	mov	lr, r3
 800c6e2:	4770      	bx	lr

0800c6e4 <_fini>:
 800c6e4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c6e6:	bf00      	nop
 800c6e8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c6ea:	bc08      	pop	{r3}
 800c6ec:	469e      	mov	lr, r3
 800c6ee:	4770      	bx	lr
