{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 23:43:41 2016 " "Info: Processing started: Tue Jun 14 23:43:41 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 101 -c 101 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 101 -c 101" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "101.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 101.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 101 " "Info: Found entity 1: 101" {  } { { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "101 " "Info: Elaborating entity \"101\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7476 7476:inst " "Info: Elaborating entity \"7476\" for hierarchy \"7476:inst\"" {  } { { "101.bdf" "inst" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 176 872 992 368 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "7476:inst " "Info: Elaborated megafunction instantiation \"7476:inst\"" {  } { { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 176 872 992 368 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6 " "Info: Implemented 6 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Info: Implemented 1 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Info: Implemented 3 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "243 " "Info: Peak virtual memory: 243 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 23:43:42 2016 " "Info: Processing ended: Tue Jun 14 23:43:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 23:43:43 2016 " "Info: Processing started: Tue Jun 14 23:43:43 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 101 -c 101 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off 101 -c 101" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "101 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design 101" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "d:/program files/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus2/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "3 3 " "Warning: No exact pin location assignment(s) for 3 pins of 3 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "y " "Info: Pin y not assigned to an exact location on the device" {  } { { "d:/program files/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus2/quartus/bin/pin_planner.ppl" { y } } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 424 776 952 440 "y" "" } } } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { y } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "x " "Info: Pin x not assigned to an exact location on the device" {  } { { "d:/program files/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus2/quartus/bin/pin_planner.ppl" { x } } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 208 368 536 224 "x" "" } } } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Info: Pin CLK not assigned to an exact location on the device" {  } { { "d:/program files/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus2/quartus/bin/pin_planner.ppl" { CLK } } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node CLK (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/quartus2/quartus/bin/pin_planner.ppl" { CLK } } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 1 1 0 " "Info: Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 1 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "0.558 ns register register " "Info: Estimated most critical path is register to register delay of 0.558 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7476:inst\|8 1 REG LAB_X26_Y26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X26_Y26; Fanout = 2; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.046 ns) + CELL(0.357 ns) 0.403 ns 7476:inst\|7~3 2 COMB LAB_X26_Y26 1 " "Info: 2: + IC(0.046 ns) + CELL(0.357 ns) = 0.403 ns; Loc. = LAB_X26_Y26; Fanout = 1; COMB Node = '7476:inst\|7~3'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.403 ns" { 7476:inst|8 7476:inst|7~3 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.558 ns 7476:inst\|7 3 REG LAB_X26_Y26 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.558 ns; Loc. = LAB_X26_Y26; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.512 ns ( 91.76 % ) " "Info: Total cell delay = 0.512 ns ( 91.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.046 ns ( 8.24 % ) " "Info: Total interconnect delay = 0.046 ns ( 8.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.558 ns" { 7476:inst|8 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X27_Y14 X40_Y27 " "Info: Peak interconnect usage is 0% of the available device resources in the region that extends from location X27_Y14 to location X40_Y27" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "1 " "Warning: Found 1 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "y 0 " "Info: Pin \"y\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "285 " "Info: Peak virtual memory: 285 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 23:43:45 2016 " "Info: Processing ended: Tue Jun 14 23:43:45 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 23:43:46 2016 " "Info: Processing started: Tue Jun 14 23:43:46 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 101 -c 101 " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off 101 -c 101" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "250 " "Info: Peak virtual memory: 250 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 23:43:48 2016 " "Info: Processing ended: Tue Jun 14 23:43:48 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 14 23:43:49 2016 " "Info: Processing started: Tue Jun 14 23:43:49 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off 101 -c 101 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off 101 -c 101 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } } { "d:/program files/quartus2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/quartus2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK register register 7476:inst\|8 7476:inst\|7 500.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 500.0 MHz between source register \"7476:inst\|8\" and destination register \"7476:inst\|7\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.501 ns + Longest register register " "Info: + Longest register to register delay is 0.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7476:inst\|8 1 REG LCFF_X26_Y26_N23 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N23; Fanout = 2; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.293 ns) + CELL(0.053 ns) 0.346 ns 7476:inst\|7~3 2 COMB LCCOMB_X26_Y26_N0 1 " "Info: 2: + IC(0.293 ns) + CELL(0.053 ns) = 0.346 ns; Loc. = LCCOMB_X26_Y26_N0; Fanout = 1; COMB Node = '7476:inst\|7~3'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.346 ns" { 7476:inst|8 7476:inst|7~3 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.501 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.501 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.208 ns ( 41.52 % ) " "Info: Total cell delay = 0.208 ns ( 41.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.293 ns ( 58.48 % ) " "Info: Total interconnect delay = 0.293 ns ( 58.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { 7476:inst|8 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { 7476:inst|8 {} 7476:inst|7~3 {} 7476:inst|7 {} } { 0.000ns 0.293ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.498 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.498 ns - Longest register " "Info: - Longest clock path from clock \"CLK\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N23 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N23; Fanout = 2; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.501 ns" { 7476:inst|8 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "0.501 ns" { 7476:inst|8 {} 7476:inst|7~3 {} 7476:inst|7 {} } { 0.000ns 0.293ns 0.000ns } { 0.000ns 0.053ns 0.155ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { 7476:inst|7 {} } {  } {  } "" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "7476:inst\|7 x CLK 2.886 ns register " "Info: tsu for register \"7476:inst\|7\" (data pin = \"x\", clock pin = \"CLK\") is 2.886 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.294 ns + Longest pin register " "Info: + Longest pin to register delay is 5.294 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x 1 PIN PIN_C1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C1; Fanout = 3; PIN Node = 'x'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 208 368 536 224 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.952 ns) + CELL(0.357 ns) 5.139 ns 7476:inst\|7~3 2 COMB LCCOMB_X26_Y26_N0 1 " "Info: 2: + IC(3.952 ns) + CELL(0.357 ns) = 5.139 ns; Loc. = LCCOMB_X26_Y26_N0; Fanout = 1; COMB Node = '7476:inst\|7~3'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.309 ns" { x 7476:inst|7~3 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 5.294 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 5.294 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.342 ns ( 25.35 % ) " "Info: Total cell delay = 1.342 ns ( 25.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.952 ns ( 74.65 % ) " "Info: Total interconnect delay = 3.952 ns ( 74.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { x 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { x {} x~combout {} 7476:inst|7~3 {} 7476:inst|7 {} } { 0.000ns 0.000ns 3.952ns 0.000ns } { 0.000ns 0.830ns 0.357ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.498 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.294 ns" { x 7476:inst|7~3 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.294 ns" { x {} x~combout {} 7476:inst|7~3 {} 7476:inst|7 {} } { 0.000ns 0.000ns 3.952ns 0.000ns } { 0.000ns 0.830ns 0.357ns 0.155ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK y 7476:inst\|7 5.637 ns register " "Info: tco from clock \"CLK\" to destination pin \"y\" through register \"7476:inst\|7\" is 5.637 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.498 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|7 3 REG LCFF_X26_Y26_N1 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.045 ns + Longest register pin " "Info: + Longest register to pin delay is 3.045 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns 7476:inst\|7 1 REG LCFF_X26_Y26_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N1; Fanout = 2; REG Node = '7476:inst\|7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { 7476:inst|7 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 288 256 320 368 "7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.272 ns) 0.512 ns inst7 2 COMB LCCOMB_X26_Y26_N22 1 " "Info: 2: + IC(0.240 ns) + CELL(0.272 ns) = 0.512 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 1; COMB Node = 'inst7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.512 ns" { 7476:inst|7 inst7 } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 408 688 752 456 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(2.046 ns) 3.045 ns y 3 PIN PIN_C9 0 " "Info: 3: + IC(0.487 ns) + CELL(2.046 ns) = 3.045 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'y'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { inst7 y } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 424 776 952 440 "y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.318 ns ( 76.12 % ) " "Info: Total cell delay = 2.318 ns ( 76.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.727 ns ( 23.88 % ) " "Info: Total interconnect delay = 0.727 ns ( 23.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { 7476:inst|7 inst7 y } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { 7476:inst|7 {} inst7 {} y {} } { 0.000ns 0.240ns 0.487ns } { 0.000ns 0.272ns 2.046ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|7 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|7 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.045 ns" { 7476:inst|7 inst7 y } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "3.045 ns" { 7476:inst|7 {} inst7 {} y {} } { 0.000ns 0.240ns 0.487ns } { 0.000ns 0.272ns 2.046ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "x y 7.325 ns Longest " "Info: Longest tpd from source pin \"x\" to destination pin \"y\" is 7.325 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x 1 PIN PIN_C1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C1; Fanout = 3; PIN Node = 'x'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 208 368 536 224 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.909 ns) + CELL(0.053 ns) 4.792 ns inst7 2 COMB LCCOMB_X26_Y26_N22 1 " "Info: 2: + IC(3.909 ns) + CELL(0.053 ns) = 4.792 ns; Loc. = LCCOMB_X26_Y26_N22; Fanout = 1; COMB Node = 'inst7'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "3.962 ns" { x inst7 } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 408 688 752 456 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.487 ns) + CELL(2.046 ns) 7.325 ns y 3 PIN PIN_C9 0 " "Info: 3: + IC(0.487 ns) + CELL(2.046 ns) = 7.325 ns; Loc. = PIN_C9; Fanout = 0; PIN Node = 'y'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.533 ns" { inst7 y } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 424 776 952 440 "y" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.929 ns ( 39.99 % ) " "Info: Total cell delay = 2.929 ns ( 39.99 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.396 ns ( 60.01 % ) " "Info: Total interconnect delay = 4.396 ns ( 60.01 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "7.325 ns" { x inst7 y } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "7.325 ns" { x {} x~combout {} inst7 {} y {} } { 0.000ns 0.000ns 3.909ns 0.487ns } { 0.000ns 0.830ns 0.053ns 2.046ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "7476:inst\|8 x CLK -2.402 ns register " "Info: th for register \"7476:inst\|8\" (data pin = \"x\", clock pin = \"CLK\") is -2.402 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.498 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns CLK 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns CLK~clkctrl 2 COMB CLKCTRL_G3 2 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 2; COMB Node = 'CLK~clkctrl'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 392 368 536 408 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns 7476:inst\|8 3 REG LCFF_X26_Y26_N23 2 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N23; Fanout = 2; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.049 ns - Shortest pin register " "Info: - Shortest pin to register delay is 5.049 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.830 ns) 0.830 ns x 1 PIN PIN_C1 3 " "Info: 1: + IC(0.000 ns) + CELL(0.830 ns) = 0.830 ns; Loc. = PIN_C1; Fanout = 3; PIN Node = 'x'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "" { x } "NODE_NAME" } } { "101.bdf" "" { Schematic "D:/苞力/Quartus2 project/101/101.bdf" { { 208 368 536 224 "x" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.910 ns) + CELL(0.309 ns) 5.049 ns 7476:inst\|8 2 REG LCFF_X26_Y26_N23 2 " "Info: 2: + IC(3.910 ns) + CELL(0.309 ns) = 5.049 ns; Loc. = LCFF_X26_Y26_N23; Fanout = 2; REG Node = '7476:inst\|8'" {  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "4.219 ns" { x 7476:inst|8 } "NODE_NAME" } } { "7476.bdf" "" { Schematic "d:/program files/quartus2/quartus/libraries/others/maxplus2/7476.bdf" { { 48 256 320 128 "8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.139 ns ( 22.56 % ) " "Info: Total cell delay = 1.139 ns ( 22.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.910 ns ( 77.44 % ) " "Info: Total interconnect delay = 3.910 ns ( 77.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { x 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { x {} x~combout {} 7476:inst|8 {} } { 0.000ns 0.000ns 3.910ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { CLK CLK~clkctrl 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { CLK {} CLK~combout {} CLK~clkctrl {} 7476:inst|8 {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/quartus2/quartus/bin/TimingClosureFloorplan.fld" "" "5.049 ns" { x 7476:inst|8 } "NODE_NAME" } } { "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/quartus2/quartus/bin/Technology_Viewer.qrui" "5.049 ns" { x {} x~combout {} 7476:inst|8 {} } { 0.000ns 0.000ns 3.910ns } { 0.000ns 0.830ns 0.309ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "197 " "Info: Peak virtual memory: 197 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 14 23:43:49 2016 " "Info: Processing ended: Tue Jun 14 23:43:49 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
